
ubuntu-preinstalled/systemd-hwdb:     file format elf32-littlearm


Disassembly of section .init:

00001bcc <.init>:
    1bcc:	push	{r3, lr}
    1bd0:	bl	3198 <ftello64@plt+0xf44>
    1bd4:	pop	{r3, pc}

Disassembly of section .plt:

00001bd8 <fdopen@plt-0x14>:
    1bd8:	push	{lr}		; (str lr, [sp, #-4]!)
    1bdc:	ldr	lr, [pc, #4]	; 1be8 <fdopen@plt-0x4>
    1be0:	add	lr, pc, lr
    1be4:	ldr	pc, [lr, #8]!
    1be8:	andeq	lr, r1, r4, lsr #3

00001bec <fdopen@plt>:
    1bec:	add	ip, pc, #0, 12
    1bf0:	add	ip, ip, #122880	; 0x1e000
    1bf4:	ldr	pc, [ip, #420]!	; 0x1a4

00001bf8 <calloc@plt>:
    1bf8:	add	ip, pc, #0, 12
    1bfc:	add	ip, ip, #122880	; 0x1e000
    1c00:	ldr	pc, [ip, #412]!	; 0x19c

00001c04 <strstr@plt>:
    1c04:	add	ip, pc, #0, 12
    1c08:	add	ip, ip, #122880	; 0x1e000
    1c0c:	ldr	pc, [ip, #404]!	; 0x194

00001c10 <raise@plt>:
    1c10:	add	ip, pc, #0, 12
    1c14:	add	ip, ip, #122880	; 0x1e000
    1c18:	ldr	pc, [ip, #396]!	; 0x18c

00001c1c <fsync@plt>:
    1c1c:	add	ip, pc, #0, 12
    1c20:	add	ip, ip, #122880	; 0x1e000
    1c24:	ldr	pc, [ip, #388]!	; 0x184

00001c28 <is_selinux_enabled@plt>:
    1c28:	add	ip, pc, #0, 12
    1c2c:	add	ip, ip, #122880	; 0x1e000
    1c30:	ldr	pc, [ip, #380]!	; 0x17c

00001c34 <get_current_dir_name@plt>:
    1c34:	add	ip, pc, #0, 12
    1c38:	add	ip, ip, #122880	; 0x1e000
    1c3c:	ldr	pc, [ip, #372]!	; 0x174

00001c40 <strcmp@plt>:
    1c40:			; <UNDEFINED> instruction: 0xe7fd4778
    1c44:	add	ip, pc, #0, 12
    1c48:	add	ip, ip, #122880	; 0x1e000
    1c4c:	ldr	pc, [ip, #360]!	; 0x168

00001c50 <__cxa_finalize@plt>:
    1c50:	add	ip, pc, #0, 12
    1c54:	add	ip, ip, #122880	; 0x1e000
    1c58:	ldr	pc, [ip, #352]!	; 0x160

00001c5c <basename@plt>:
    1c5c:	add	ip, pc, #0, 12
    1c60:	add	ip, ip, #122880	; 0x1e000
    1c64:	ldr	pc, [ip, #344]!	; 0x158

00001c68 <setsockopt@plt>:
    1c68:	add	ip, pc, #0, 12
    1c6c:	add	ip, ip, #122880	; 0x1e000
    1c70:	ldr	pc, [ip, #336]!	; 0x150

00001c74 <strcspn@plt>:
    1c74:	add	ip, pc, #0, 12
    1c78:	add	ip, ip, #122880	; 0x1e000
    1c7c:	ldr	pc, [ip, #328]!	; 0x148

00001c80 <secure_getenv@plt>:
    1c80:	add	ip, pc, #0, 12
    1c84:	add	ip, ip, #122880	; 0x1e000
    1c88:	ldr	pc, [ip, #320]!	; 0x140

00001c8c <read@plt>:
    1c8c:	add	ip, pc, #0, 12
    1c90:	add	ip, ip, #122880	; 0x1e000
    1c94:	ldr	pc, [ip, #312]!	; 0x138

00001c98 <gettid@plt>:
    1c98:	add	ip, pc, #0, 12
    1c9c:	add	ip, ip, #122880	; 0x1e000
    1ca0:	ldr	pc, [ip, #304]!	; 0x130

00001ca4 <fflush@plt>:
    1ca4:	add	ip, pc, #0, 12
    1ca8:	add	ip, ip, #122880	; 0x1e000
    1cac:	ldr	pc, [ip, #296]!	; 0x128

00001cb0 <getuid@plt>:
    1cb0:	add	ip, pc, #0, 12
    1cb4:	add	ip, ip, #122880	; 0x1e000
    1cb8:	ldr	pc, [ip, #288]!	; 0x120

00001cbc <memmove@plt>:
    1cbc:	add	ip, pc, #0, 12
    1cc0:	add	ip, ip, #122880	; 0x1e000
    1cc4:	ldr	pc, [ip, #280]!	; 0x118

00001cc8 <reallocarray@plt>:
    1cc8:	add	ip, pc, #0, 12
    1ccc:	add	ip, ip, #122880	; 0x1e000
    1cd0:	ldr	pc, [ip, #272]!	; 0x110

00001cd4 <strchrnul@plt>:
    1cd4:	add	ip, pc, #0, 12
    1cd8:	add	ip, ip, #122880	; 0x1e000
    1cdc:	ldr	pc, [ip, #264]!	; 0x108

00001ce0 <free@plt>:
    1ce0:			; <UNDEFINED> instruction: 0xe7fd4778
    1ce4:	add	ip, pc, #0, 12
    1ce8:	add	ip, ip, #122880	; 0x1e000
    1cec:	ldr	pc, [ip, #252]!	; 0xfc

00001cf0 <ferror@plt>:
    1cf0:	add	ip, pc, #0, 12
    1cf4:	add	ip, ip, #122880	; 0x1e000
    1cf8:	ldr	pc, [ip, #244]!	; 0xf4

00001cfc <strndup@plt>:
    1cfc:	add	ip, pc, #0, 12
    1d00:	add	ip, ip, #122880	; 0x1e000
    1d04:	ldr	pc, [ip, #236]!	; 0xec

00001d08 <clock_gettime@plt>:
    1d08:	add	ip, pc, #0, 12
    1d0c:	add	ip, ip, #122880	; 0x1e000
    1d10:	ldr	pc, [ip, #228]!	; 0xe4

00001d14 <__vsnprintf_chk@plt>:
    1d14:	add	ip, pc, #0, 12
    1d18:	add	ip, ip, #122880	; 0x1e000
    1d1c:	ldr	pc, [ip, #220]!	; 0xdc

00001d20 <memcpy@plt>:
    1d20:	add	ip, pc, #0, 12
    1d24:	add	ip, ip, #122880	; 0x1e000
    1d28:	ldr	pc, [ip, #212]!	; 0xd4

00001d2c <mmap64@plt>:
    1d2c:	add	ip, pc, #0, 12
    1d30:	add	ip, ip, #122880	; 0x1e000
    1d34:	ldr	pc, [ip, #204]!	; 0xcc

00001d38 <getfilecon_raw@plt>:
    1d38:	add	ip, pc, #0, 12
    1d3c:	add	ip, ip, #122880	; 0x1e000
    1d40:	ldr	pc, [ip, #196]!	; 0xc4

00001d44 <sendmsg@plt>:
    1d44:	add	ip, pc, #0, 12
    1d48:	add	ip, ip, #122880	; 0x1e000
    1d4c:	ldr	pc, [ip, #188]!	; 0xbc

00001d50 <memcmp@plt>:
    1d50:	add	ip, pc, #0, 12
    1d54:	add	ip, ip, #122880	; 0x1e000
    1d58:	ldr	pc, [ip, #180]!	; 0xb4

00001d5c <setfilecon_raw@plt>:
    1d5c:	add	ip, pc, #0, 12
    1d60:	add	ip, ip, #122880	; 0x1e000
    1d64:	ldr	pc, [ip, #172]!	; 0xac

00001d68 <stpcpy@plt>:
    1d68:	add	ip, pc, #0, 12
    1d6c:	add	ip, ip, #122880	; 0x1e000
    1d70:	ldr	pc, [ip, #164]!	; 0xa4

00001d74 <strdup@plt>:
    1d74:	add	ip, pc, #0, 12
    1d78:	add	ip, ip, #122880	; 0x1e000
    1d7c:	ldr	pc, [ip, #156]!	; 0x9c

00001d80 <__stack_chk_fail@plt>:
    1d80:	add	ip, pc, #0, 12
    1d84:	add	ip, ip, #122880	; 0x1e000
    1d88:	ldr	pc, [ip, #148]!	; 0x94

00001d8c <parse_printf_format@plt>:
    1d8c:	add	ip, pc, #0, 12
    1d90:	add	ip, ip, #122880	; 0x1e000
    1d94:	ldr	pc, [ip, #140]!	; 0x8c

00001d98 <setfscreatecon_raw@plt>:
    1d98:	add	ip, pc, #0, 12
    1d9c:	add	ip, ip, #122880	; 0x1e000
    1da0:	ldr	pc, [ip, #132]!	; 0x84

00001da4 <__register_atfork@plt>:
    1da4:			; <UNDEFINED> instruction: 0xe7fd4778
    1da8:	add	ip, pc, #0, 12
    1dac:	add	ip, ip, #122880	; 0x1e000
    1db0:	ldr	pc, [ip, #120]!	; 0x78

00001db4 <sysconf@plt>:
    1db4:	add	ip, pc, #0, 12
    1db8:	add	ip, ip, #122880	; 0x1e000
    1dbc:	ldr	pc, [ip, #112]!	; 0x70

00001dc0 <unlink@plt>:
    1dc0:	add	ip, pc, #0, 12
    1dc4:	add	ip, ip, #122880	; 0x1e000
    1dc8:	ldr	pc, [ip, #104]!	; 0x68

00001dcc <dup2@plt>:
    1dcc:	add	ip, pc, #0, 12
    1dd0:	add	ip, ip, #122880	; 0x1e000
    1dd4:	ldr	pc, [ip, #96]!	; 0x60

00001dd8 <realloc@plt>:
    1dd8:	add	ip, pc, #0, 12
    1ddc:	add	ip, ip, #122880	; 0x1e000
    1de0:	ldr	pc, [ip, #88]!	; 0x58

00001de4 <localtime_r@plt>:
    1de4:	add	ip, pc, #0, 12
    1de8:	add	ip, ip, #122880	; 0x1e000
    1dec:	ldr	pc, [ip, #80]!	; 0x50

00001df0 <strcasecmp@plt>:
    1df0:	add	ip, pc, #0, 12
    1df4:	add	ip, ip, #122880	; 0x1e000
    1df8:	ldr	pc, [ip, #72]!	; 0x48

00001dfc <funlockfile@plt>:
    1dfc:	add	ip, pc, #0, 12
    1e00:	add	ip, ip, #122880	; 0x1e000
    1e04:	ldr	pc, [ip, #64]!	; 0x40

00001e08 <geteuid@plt>:
    1e08:	add	ip, pc, #0, 12
    1e0c:	add	ip, ip, #122880	; 0x1e000
    1e10:	ldr	pc, [ip, #56]!	; 0x38

00001e14 <__fxstatat64@plt>:
    1e14:	add	ip, pc, #0, 12
    1e18:	add	ip, ip, #122880	; 0x1e000
    1e1c:	ldr	pc, [ip, #48]!	; 0x30

00001e20 <__fxstat64@plt>:
    1e20:	add	ip, pc, #0, 12
    1e24:	add	ip, ip, #122880	; 0x1e000
    1e28:	ldr	pc, [ip, #40]!	; 0x28

00001e2c <getegid@plt>:
    1e2c:	add	ip, pc, #0, 12
    1e30:	add	ip, ip, #122880	; 0x1e000
    1e34:	ldr	pc, [ip, #32]!

00001e38 <__memcpy_chk@plt>:
    1e38:	add	ip, pc, #0, 12
    1e3c:	add	ip, ip, #122880	; 0x1e000
    1e40:	ldr	pc, [ip, #24]!

00001e44 <mkostemp64@plt>:
    1e44:	add	ip, pc, #0, 12
    1e48:	add	ip, ip, #122880	; 0x1e000
    1e4c:	ldr	pc, [ip, #16]!

00001e50 <fwrite@plt>:
    1e50:	add	ip, pc, #0, 12
    1e54:	add	ip, ip, #122880	; 0x1e000
    1e58:	ldr	pc, [ip, #8]!

00001e5c <getsockopt@plt>:
    1e5c:	add	ip, pc, #0, 12
    1e60:	add	ip, ip, #122880	; 0x1e000
    1e64:	ldr	pc, [ip, #0]!

00001e68 <getxattr@plt>:
    1e68:	add	ip, pc, #0, 12
    1e6c:	add	ip, ip, #118784	; 0x1d000
    1e70:	ldr	pc, [ip, #4088]!	; 0xff8

00001e74 <usleep@plt>:
    1e74:	add	ip, pc, #0, 12
    1e78:	add	ip, ip, #118784	; 0x1d000
    1e7c:	ldr	pc, [ip, #4080]!	; 0xff0

00001e80 <selabel_close@plt>:
    1e80:	add	ip, pc, #0, 12
    1e84:	add	ip, ip, #118784	; 0x1d000
    1e88:	ldr	pc, [ip, #4072]!	; 0xfe8

00001e8c <fread@plt>:
    1e8c:	add	ip, pc, #0, 12
    1e90:	add	ip, ip, #118784	; 0x1d000
    1e94:	ldr	pc, [ip, #4064]!	; 0xfe0

00001e98 <opendir@plt>:
    1e98:	add	ip, pc, #0, 12
    1e9c:	add	ip, ip, #118784	; 0x1d000
    1ea0:	ldr	pc, [ip, #4056]!	; 0xfd8

00001ea4 <setxattr@plt>:
    1ea4:	add	ip, pc, #0, 12
    1ea8:	add	ip, ip, #118784	; 0x1d000
    1eac:	ldr	pc, [ip, #4048]!	; 0xfd0

00001eb0 <fnmatch@plt>:
    1eb0:	add	ip, pc, #0, 12
    1eb4:	add	ip, ip, #118784	; 0x1d000
    1eb8:	ldr	pc, [ip, #4040]!	; 0xfc8

00001ebc <open64@plt>:
    1ebc:	add	ip, pc, #0, 12
    1ec0:	add	ip, ip, #118784	; 0x1d000
    1ec4:	ldr	pc, [ip, #4032]!	; 0xfc0

00001ec8 <__asprintf_chk@plt>:
    1ec8:	add	ip, pc, #0, 12
    1ecc:	add	ip, ip, #118784	; 0x1d000
    1ed0:	ldr	pc, [ip, #4024]!	; 0xfb8

00001ed4 <getenv@plt>:
    1ed4:	add	ip, pc, #0, 12
    1ed8:	add	ip, ip, #118784	; 0x1d000
    1edc:	ldr	pc, [ip, #4016]!	; 0xfb0

00001ee0 <ppoll@plt>:
    1ee0:	add	ip, pc, #0, 12
    1ee4:	add	ip, ip, #118784	; 0x1d000
    1ee8:	ldr	pc, [ip, #4008]!	; 0xfa8

00001eec <puts@plt>:
    1eec:	add	ip, pc, #0, 12
    1ef0:	add	ip, ip, #118784	; 0x1d000
    1ef4:	ldr	pc, [ip, #4000]!	; 0xfa0

00001ef8 <malloc@plt>:
    1ef8:	add	ip, pc, #0, 12
    1efc:	add	ip, ip, #118784	; 0x1d000
    1f00:	ldr	pc, [ip, #3992]!	; 0xf98

00001f04 <__libc_start_main@plt>:
    1f04:	add	ip, pc, #0, 12
    1f08:	add	ip, ip, #118784	; 0x1d000
    1f0c:	ldr	pc, [ip, #3984]!	; 0xf90

00001f10 <readlinkat@plt>:
    1f10:	add	ip, pc, #0, 12
    1f14:	add	ip, ip, #118784	; 0x1d000
    1f18:	ldr	pc, [ip, #3976]!	; 0xf88

00001f1c <strftime@plt>:
    1f1c:	add	ip, pc, #0, 12
    1f20:	add	ip, ip, #118784	; 0x1d000
    1f24:	ldr	pc, [ip, #3968]!	; 0xf80

00001f28 <dirname@plt>:
    1f28:	add	ip, pc, #0, 12
    1f2c:	add	ip, ip, #118784	; 0x1d000
    1f30:	ldr	pc, [ip, #3960]!	; 0xf78

00001f34 <__gmon_start__@plt>:
    1f34:	add	ip, pc, #0, 12
    1f38:	add	ip, ip, #118784	; 0x1d000
    1f3c:	ldr	pc, [ip, #3952]!	; 0xf70

00001f40 <mempcpy@plt>:
    1f40:	add	ip, pc, #0, 12
    1f44:	add	ip, ip, #118784	; 0x1d000
    1f48:	ldr	pc, [ip, #3944]!	; 0xf68

00001f4c <rename@plt>:
    1f4c:	add	ip, pc, #0, 12
    1f50:	add	ip, ip, #118784	; 0x1d000
    1f54:	ldr	pc, [ip, #3936]!	; 0xf60

00001f58 <getopt_long@plt>:
    1f58:	add	ip, pc, #0, 12
    1f5c:	add	ip, ip, #118784	; 0x1d000
    1f60:	ldr	pc, [ip, #3928]!	; 0xf58

00001f64 <kill@plt>:
    1f64:	add	ip, pc, #0, 12
    1f68:	add	ip, ip, #118784	; 0x1d000
    1f6c:	ldr	pc, [ip, #3920]!	; 0xf50

00001f70 <__ctype_b_loc@plt>:
    1f70:	add	ip, pc, #0, 12
    1f74:	add	ip, ip, #118784	; 0x1d000
    1f78:	ldr	pc, [ip, #3912]!	; 0xf48

00001f7c <syscall@plt>:
    1f7c:			; <UNDEFINED> instruction: 0xe7fd4778
    1f80:	add	ip, pc, #0, 12
    1f84:	add	ip, ip, #118784	; 0x1d000
    1f88:	ldr	pc, [ip, #3900]!	; 0xf3c

00001f8c <waitid@plt>:
    1f8c:	add	ip, pc, #0, 12
    1f90:	add	ip, ip, #118784	; 0x1d000
    1f94:	ldr	pc, [ip, #3892]!	; 0xf34

00001f98 <strtoul@plt>:
    1f98:	add	ip, pc, #0, 12
    1f9c:	add	ip, ip, #118784	; 0x1d000
    1fa0:	ldr	pc, [ip, #3884]!	; 0xf2c

00001fa4 <strlen@plt>:
    1fa4:	add	ip, pc, #0, 12
    1fa8:	add	ip, ip, #118784	; 0x1d000
    1fac:	ldr	pc, [ip, #3876]!	; 0xf24

00001fb0 <selabel_open@plt>:
    1fb0:	add	ip, pc, #0, 12
    1fb4:	add	ip, ip, #118784	; 0x1d000
    1fb8:	ldr	pc, [ip, #3868]!	; 0xf1c

00001fbc <strchr@plt>:
    1fbc:	add	ip, pc, #0, 12
    1fc0:	add	ip, ip, #118784	; 0x1d000
    1fc4:	ldr	pc, [ip, #3860]!	; 0xf14

00001fc8 <srand@plt>:
    1fc8:	add	ip, pc, #0, 12
    1fcc:	add	ip, ip, #118784	; 0x1d000
    1fd0:	ldr	pc, [ip, #3852]!	; 0xf0c

00001fd4 <openat64@plt>:
    1fd4:	add	ip, pc, #0, 12
    1fd8:	add	ip, ip, #118784	; 0x1d000
    1fdc:	ldr	pc, [ip, #3844]!	; 0xf04

00001fe0 <qsort_r@plt>:
    1fe0:	add	ip, pc, #0, 12
    1fe4:	add	ip, ip, #118784	; 0x1d000
    1fe8:	ldr	pc, [ip, #3836]!	; 0xefc

00001fec <ungetc@plt>:
    1fec:	add	ip, pc, #0, 12
    1ff0:	add	ip, ip, #118784	; 0x1d000
    1ff4:	ldr	pc, [ip, #3828]!	; 0xef4

00001ff8 <__errno_location@plt>:
    1ff8:	add	ip, pc, #0, 12
    1ffc:	add	ip, ip, #118784	; 0x1d000
    2000:	ldr	pc, [ip, #3820]!	; 0xeec

00002004 <malloc_usable_size@plt>:
    2004:	add	ip, pc, #0, 12
    2008:	add	ip, ip, #118784	; 0x1d000
    200c:	ldr	pc, [ip, #3812]!	; 0xee4

00002010 <__sprintf_chk@plt>:
    2010:	add	ip, pc, #0, 12
    2014:	add	ip, ip, #118784	; 0x1d000
    2018:	ldr	pc, [ip, #3804]!	; 0xedc

0000201c <__isoc99_sscanf@plt>:
    201c:	add	ip, pc, #0, 12
    2020:	add	ip, ip, #118784	; 0x1d000
    2024:	ldr	pc, [ip, #3796]!	; 0xed4

00002028 <__vasprintf_chk@plt>:
    2028:	add	ip, pc, #0, 12
    202c:	add	ip, ip, #118784	; 0x1d000
    2030:	ldr	pc, [ip, #3788]!	; 0xecc

00002034 <mkdir@plt>:
    2034:	add	ip, pc, #0, 12
    2038:	add	ip, ip, #118784	; 0x1d000
    203c:	ldr	pc, [ip, #3780]!	; 0xec4

00002040 <getgid@plt>:
    2040:	add	ip, pc, #0, 12
    2044:	add	ip, ip, #118784	; 0x1d000
    2048:	ldr	pc, [ip, #3772]!	; 0xebc

0000204c <memset@plt>:
    204c:			; <UNDEFINED> instruction: 0xe7fd4778
    2050:	add	ip, pc, #0, 12
    2054:	add	ip, ip, #118784	; 0x1d000
    2058:	ldr	pc, [ip, #3760]!	; 0xeb0

0000205c <strncpy@plt>:
    205c:	add	ip, pc, #0, 12
    2060:	add	ip, ip, #118784	; 0x1d000
    2064:	ldr	pc, [ip, #3752]!	; 0xea8

00002068 <__fsetlocking@plt>:
    2068:	add	ip, pc, #0, 12
    206c:	add	ip, ip, #118784	; 0x1d000
    2070:	ldr	pc, [ip, #3744]!	; 0xea0

00002074 <fgetc@plt>:
    2074:	add	ip, pc, #0, 12
    2078:	add	ip, ip, #118784	; 0x1d000
    207c:	ldr	pc, [ip, #3736]!	; 0xe98

00002080 <__printf_chk@plt>:
    2080:	add	ip, pc, #0, 12
    2084:	add	ip, ip, #118784	; 0x1d000
    2088:	ldr	pc, [ip, #3728]!	; 0xe90

0000208c <security_getenforce@plt>:
    208c:	add	ip, pc, #0, 12
    2090:	add	ip, ip, #118784	; 0x1d000
    2094:	ldr	pc, [ip, #3720]!	; 0xe88

00002098 <prctl@plt>:
    2098:	add	ip, pc, #0, 12
    209c:	add	ip, ip, #118784	; 0x1d000
    20a0:	ldr	pc, [ip, #3712]!	; 0xe80

000020a4 <fileno@plt>:
    20a4:	add	ip, pc, #0, 12
    20a8:	add	ip, ip, #118784	; 0x1d000
    20ac:	ldr	pc, [ip, #3704]!	; 0xe78

000020b0 <access@plt>:
    20b0:	add	ip, pc, #0, 12
    20b4:	add	ip, ip, #118784	; 0x1d000
    20b8:	ldr	pc, [ip, #3696]!	; 0xe70

000020bc <rand@plt>:
    20bc:	add	ip, pc, #0, 12
    20c0:	add	ip, ip, #118784	; 0x1d000
    20c4:	ldr	pc, [ip, #3688]!	; 0xe68

000020c8 <writev@plt>:
    20c8:	add	ip, pc, #0, 12
    20cc:	add	ip, ip, #118784	; 0x1d000
    20d0:	ldr	pc, [ip, #3680]!	; 0xe60

000020d4 <fclose@plt>:
    20d4:	add	ip, pc, #0, 12
    20d8:	add	ip, ip, #118784	; 0x1d000
    20dc:	ldr	pc, [ip, #3672]!	; 0xe58

000020e0 <getauxval@plt>:
    20e0:	add	ip, pc, #0, 12
    20e4:	add	ip, ip, #118784	; 0x1d000
    20e8:	ldr	pc, [ip, #3664]!	; 0xe50

000020ec <strnlen@plt>:
    20ec:	add	ip, pc, #0, 12
    20f0:	add	ip, ip, #118784	; 0x1d000
    20f4:	ldr	pc, [ip, #3656]!	; 0xe48

000020f8 <fseeko64@plt>:
    20f8:	add	ip, pc, #0, 12
    20fc:	add	ip, ip, #118784	; 0x1d000
    2100:	ldr	pc, [ip, #3648]!	; 0xe40

00002104 <munmap@plt>:
    2104:	add	ip, pc, #0, 12
    2108:	add	ip, ip, #118784	; 0x1d000
    210c:	ldr	pc, [ip, #3640]!	; 0xe38

00002110 <fcntl64@plt>:
    2110:	add	ip, pc, #0, 12
    2114:	add	ip, ip, #118784	; 0x1d000
    2118:	ldr	pc, [ip, #3632]!	; 0xe30

0000211c <mallinfo@plt>:
    211c:	add	ip, pc, #0, 12
    2120:	add	ip, ip, #118784	; 0x1d000
    2124:	ldr	pc, [ip, #3624]!	; 0xe28

00002128 <setlocale@plt>:
    2128:	add	ip, pc, #0, 12
    212c:	add	ip, ip, #118784	; 0x1d000
    2130:	ldr	pc, [ip, #3616]!	; 0xe20

00002134 <strrchr@plt>:
    2134:	add	ip, pc, #0, 12
    2138:	add	ip, ip, #118784	; 0x1d000
    213c:	ldr	pc, [ip, #3608]!	; 0xe18

00002140 <statfs64@plt>:
    2140:	add	ip, pc, #0, 12
    2144:	add	ip, ip, #118784	; 0x1d000
    2148:	ldr	pc, [ip, #3600]!	; 0xe10

0000214c <nl_langinfo@plt>:
    214c:	add	ip, pc, #0, 12
    2150:	add	ip, ip, #118784	; 0x1d000
    2154:	ldr	pc, [ip, #3592]!	; 0xe08

00002158 <readdir64@plt>:
    2158:	add	ip, pc, #0, 12
    215c:	add	ip, ip, #118784	; 0x1d000
    2160:	ldr	pc, [ip, #3584]!	; 0xe00

00002164 <flockfile@plt>:
    2164:	add	ip, pc, #0, 12
    2168:	add	ip, ip, #118784	; 0x1d000
    216c:	ldr	pc, [ip, #3576]!	; 0xdf8

00002170 <fopen64@plt>:
    2170:	add	ip, pc, #0, 12
    2174:	add	ip, ip, #118784	; 0x1d000
    2178:	ldr	pc, [ip, #3568]!	; 0xdf0

0000217c <qsort@plt>:
    217c:	add	ip, pc, #0, 12
    2180:	add	ip, ip, #118784	; 0x1d000
    2184:	ldr	pc, [ip, #3560]!	; 0xde8

00002188 <freecon@plt>:
    2188:	add	ip, pc, #0, 12
    218c:	add	ip, ip, #118784	; 0x1d000
    2190:	ldr	pc, [ip, #3552]!	; 0xde0

00002194 <strpbrk@plt>:
    2194:	add	ip, pc, #0, 12
    2198:	add	ip, ip, #118784	; 0x1d000
    219c:	ldr	pc, [ip, #3544]!	; 0xdd8

000021a0 <socket@plt>:
    21a0:	add	ip, pc, #0, 12
    21a4:	add	ip, ip, #118784	; 0x1d000
    21a8:	ldr	pc, [ip, #3536]!	; 0xdd0

000021ac <__tls_get_addr@plt>:
    21ac:	add	ip, pc, #0, 12
    21b0:	add	ip, ip, #118784	; 0x1d000
    21b4:	ldr	pc, [ip, #3528]!	; 0xdc8

000021b8 <getrandom@plt>:
    21b8:	add	ip, pc, #0, 12
    21bc:	add	ip, ip, #118784	; 0x1d000
    21c0:	ldr	pc, [ip, #3520]!	; 0xdc0

000021c4 <umask@plt>:
    21c4:	add	ip, pc, #0, 12
    21c8:	add	ip, ip, #118784	; 0x1d000
    21cc:	ldr	pc, [ip, #3512]!	; 0xdb8

000021d0 <__xstat64@plt>:
    21d0:	add	ip, pc, #0, 12
    21d4:	add	ip, ip, #118784	; 0x1d000
    21d8:	ldr	pc, [ip, #3504]!	; 0xdb0

000021dc <isatty@plt>:
    21dc:	add	ip, pc, #0, 12
    21e0:	add	ip, ip, #118784	; 0x1d000
    21e4:	ldr	pc, [ip, #3496]!	; 0xda8

000021e8 <strncmp@plt>:
    21e8:	add	ip, pc, #0, 12
    21ec:	add	ip, ip, #118784	; 0x1d000
    21f0:	ldr	pc, [ip, #3488]!	; 0xda0

000021f4 <selabel_lookup_raw@plt>:
    21f4:	add	ip, pc, #0, 12
    21f8:	add	ip, ip, #118784	; 0x1d000
    21fc:	ldr	pc, [ip, #3480]!	; 0xd98

00002200 <abort@plt>:
    2200:	add	ip, pc, #0, 12
    2204:	add	ip, ip, #118784	; 0x1d000
    2208:	ldr	pc, [ip, #3472]!	; 0xd90

0000220c <close@plt>:
    220c:	add	ip, pc, #0, 12
    2210:	add	ip, ip, #118784	; 0x1d000
    2214:	ldr	pc, [ip, #3464]!	; 0xd88

00002218 <connect@plt>:
    2218:	add	ip, pc, #0, 12
    221c:	add	ip, ip, #118784	; 0x1d000
    2220:	ldr	pc, [ip, #3456]!	; 0xd80

00002224 <closedir@plt>:
    2224:	add	ip, pc, #0, 12
    2228:	add	ip, ip, #118784	; 0x1d000
    222c:	ldr	pc, [ip, #3448]!	; 0xd78

00002230 <__snprintf_chk@plt>:
    2230:	add	ip, pc, #0, 12
    2234:	add	ip, ip, #118784	; 0x1d000
    2238:	ldr	pc, [ip, #3440]!	; 0xd70

0000223c <strspn@plt>:
    223c:	add	ip, pc, #0, 12
    2240:	add	ip, ip, #118784	; 0x1d000
    2244:	ldr	pc, [ip, #3432]!	; 0xd68

00002248 <fchmod@plt>:
    2248:	add	ip, pc, #0, 12
    224c:	add	ip, ip, #118784	; 0x1d000
    2250:	ldr	pc, [ip, #3424]!	; 0xd60

00002254 <ftello64@plt>:
    2254:	add	ip, pc, #0, 12
    2258:	add	ip, ip, #118784	; 0x1d000
    225c:	ldr	pc, [ip, #3416]!	; 0xd58

Disassembly of section .text:

00002260 <.text>:
    2260:	stclcs	8, cr15, [r8], {223}	; 0xdf
    2264:	stclcc	8, cr15, [r8], {223}	; 0xdf
    2268:	push	{r1, r3, r4, r5, r6, sl, lr}
    226c:	strdlt	r4, [r5], #240	; 0xf0	; <UNPREDICTABLE>
    2270:	pkhtbmi	r5, r3, r3, asr #17
    2274:			; <UNDEFINED> instruction: 0xf8df4688
    2278:	ldmdavs	fp, {r2, r3, r4, r5, r7, sl, fp, ip, pc}
    227c:			; <UNDEFINED> instruction: 0xf04f9363
    2280:			; <UNDEFINED> instruction: 0xf0010300
    2284:	ldrbtmi	pc, [r9], #2955	; 0xb8b	; <UNPREDICTABLE>
    2288:	rsbsle	r2, r8, r1, lsl #16
    228c:	ldc2l	0, cr15, [r4, #32]!
    2290:	blle	1d0c298 <ftello64@plt+0x1d0a044>
    2294:	stceq	8, cr15, [r0], #892	; 0x37c
    2298:			; <UNDEFINED> instruction: 0xf7ff4478
    229c:			; <UNDEFINED> instruction: 0x4604ee1c
    22a0:			; <UNDEFINED> instruction: 0xf003b120
    22a4:	stmdacs	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    22a8:	eorhi	pc, ip, #192, 4
    22ac:	stceq	8, cr15, [ip], {223}	; 0xdf
    22b0:			; <UNDEFINED> instruction: 0xf7ff4478
    22b4:			; <UNDEFINED> instruction: 0x4604ee10
    22b8:			; <UNDEFINED> instruction: 0xf003b120
    22bc:	stmdacs	r0, {r0, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    22c0:	eorshi	pc, sp, #192, 4
    22c4:	ldcleq	8, cr15, [r8], #-892	; 0xfffffc84
    22c8:			; <UNDEFINED> instruction: 0xf7ff4478
    22cc:	strmi	lr, [r4], -r4, lsl #28
    22d0:			; <UNDEFINED> instruction: 0xf001b160
    22d4:	stmdacs	r0, {r0, r1, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    22d8:	addhi	pc, r8, #192, 4
    22dc:	stclcc	8, cr15, [r4], #-892	; 0xfffffc84
    22e0:	andcs	fp, r1, #20, 30	; 0x50
    22e4:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    22e8:	stmdacs	sl!, {r0, r1, r7, fp, ip, sp, lr, pc}
    22ec:	mrrceq	8, 13, pc, r8, cr15	; <UNPREDICTABLE>
    22f0:			; <UNDEFINED> instruction: 0xf7ff4478
    22f4:			; <UNDEFINED> instruction: 0x4604edf0
    22f8:			; <UNDEFINED> instruction: 0xf001b160
    22fc:	stmdacs	r0, {r0, r1, r2, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    2300:	addshi	pc, r1, #192, 4
    2304:	mcrrcc	8, 13, pc, r4, cr15	; <UNPREDICTABLE>
    2308:	andcs	fp, r1, #20, 30	; 0x50
    230c:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    2310:	stmdacs	r9!, {r0, r1, r7, fp, ip, sp, lr, pc}
    2314:	cdp2	0, 0, cr15, cr14, cr1, {0}
    2318:	svceq	0x0000f1bb
    231c:	bicshi	pc, r8, #192, 4
    2320:	svceq	0x0000f1b8
    2324:	mvnhi	pc, #0
    2328:	stcpl	8, cr15, [r4], #-892	; 0xfffffc84
    232c:	stcvc	8, cr15, [r4], #-892	; 0xfffffc84
    2330:	stcvs	8, cr15, [r4], #-892	; 0xfffffc84
    2334:	ldrbtmi	r4, [pc], #-1149	; 233c <ftello64@plt+0xe8>
    2338:	ldrvc	pc, [r8, #1285]!	; 0x505
    233c:	strcs	r4, [r0], #-1150	; 0xfffffb82
    2340:	ldrtmi	r4, [sl], -fp, lsr #12
    2344:	ldrbmi	r4, [r8], -r1, asr #12
    2348:			; <UNDEFINED> instruction: 0xf7ff9400
    234c:	stmdacs	r0, {r1, r2, r9, sl, fp, sp, lr, pc}
    2350:	msrhi	(UNDEF: 100), r0
    2354:			; <UNDEFINED> instruction: 0xf0002873
    2358:	veor	q4, q8, <illegal reg q0.5>
    235c:	stmdacs	r8!, {r0, r8, pc}^
    2360:	teqhi	ip, r0	; <UNPREDICTABLE>
    2364:	hvcle	12930	; 0x3282
    2368:	blcc	ffc406ec <ftello64@plt+0xffc3e498>
    236c:	blcs	ffc406f0 <ftello64@plt+0xffc3e49c>
    2370:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    2374:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    2378:	ldmdacc	r0, {r1, r6, r7, fp, ip, sp, lr, pc}^
    237c:	ldcge	7, cr14, [r9], {223}	; 0xdf
    2380:			; <UNDEFINED> instruction: 0x2600ad1a
    2384:	eorvs	r6, lr, r6, lsr #32
    2388:	stc2l	0, cr15, [r2, #32]
    238c:	vqsub.u8	d20, d16, d16
    2390:	stmdavs	r8!, {r1, r2, r3, r4, r5, r6, r7, pc}
    2394:	stc	7, cr15, [r6], #1020	; 0x3fc
    2398:	bleq	ff24071c <ftello64@plt+0xff23e4c8>
    239c:			; <UNDEFINED> instruction: 0xf7ff4478
    23a0:			; <UNDEFINED> instruction: 0x4607ec70
    23a4:			; <UNDEFINED> instruction: 0xf0002800
    23a8:			; <UNDEFINED> instruction: 0xf7ff825b
    23ac:	stmdacs	r0, {r2, r5, r6, r7, sl, fp, sp, lr, pc}
    23b0:	ldrhi	pc, [r7, #0]!
    23b4:	stmdavs	r0!, {r5, sp, lr}
    23b8:			; <UNDEFINED> instruction: 0xf9b4f007
    23bc:	blle	4cc3c4 <ftello64@plt+0x4ca170>
    23c0:			; <UNDEFINED> instruction: 0xf7ff6820
    23c4:			; <UNDEFINED> instruction: 0xf8dfec90
    23c8:	movwcs	r0, #2976	; 0xba0
    23cc:	ldrbtmi	r6, [r8], #-35	; 0xffffffdd
    23d0:	mrrc	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    23d4:			; <UNDEFINED> instruction: 0xf0002800
    23d8:			; <UNDEFINED> instruction: 0xf7ff81f5
    23dc:	tstlt	r8, ip, asr #25
    23e0:	stmdavs	r0!, {r5, sp, lr}
    23e4:			; <UNDEFINED> instruction: 0xf99ef007
    23e8:			; <UNDEFINED> instruction: 0xf7ff6820
    23ec:			; <UNDEFINED> instruction: 0xe751ec7c
    23f0:			; <UNDEFINED> instruction: 0xf040283f
    23f4:			; <UNDEFINED> instruction: 0xf06f858a
    23f8:			; <UNDEFINED> instruction: 0xf8df0415
    23fc:	rsbmi	r1, r2, #112, 22	; 0x1c000
    2400:	ldrbtmi	r2, [r9], #-0
    2404:	cdp2	0, 2, cr15, cr6, cr2, {0}
    2408:	blvs	194078c <ftello64@plt+0x193e538>
    240c:			; <UNDEFINED> instruction: 0xf8d6447e
    2410:	stccs	8, cr5, [r0, #-336]	; 0xfffffeb0
    2414:	strtmi	sp, [r8], -r8, lsl #26
    2418:	blx	fe53e424 <ftello64@plt+0xfe53c1d0>
    241c:			; <UNDEFINED> instruction: 0xf0044628
    2420:	movwcs	pc, #3035	; 0xbdb	; <UNPREDICTABLE>
    2424:	ldmdacc	r4, {r1, r2, r6, r7, fp, ip, sp, lr, pc}^
    2428:	blvs	12407ac <ftello64@plt+0x123e558>
    242c:			; <UNDEFINED> instruction: 0xf8d6447e
    2430:	stccs	8, cr5, [r0, #-352]	; 0xfffffea0
    2434:	strtmi	sp, [r8], -r8, lsl #26
    2438:	blx	fe13e444 <ftello64@plt+0xfe13c1f0>
    243c:			; <UNDEFINED> instruction: 0xf0044628
    2440:	movwcs	pc, #3019	; 0xbcb	; <UNPREDICTABLE>
    2444:	ldmdacc	r8, {r1, r2, r6, r7, fp, ip, sp, lr, pc}^
    2448:	blpl	b407cc <ftello64@plt+0xb3e578>
    244c:			; <UNDEFINED> instruction: 0xf8d5447d
    2450:	blcs	104a8 <ftello64@plt+0xe254>
    2454:			; <UNDEFINED> instruction: 0xf8dfdd54
    2458:			; <UNDEFINED> instruction: 0xf8593b24
    245c:	ldmdavs	r8, {r0, r1, ip, sp}
    2460:	stc	7, cr15, [r0], #-1020	; 0xfffffc04
    2464:	ldmdacc	ip, {r0, r2, r4, r7, fp, ip, sp, lr, pc}^
    2468:			; <UNDEFINED> instruction: 0xf8dfb16b
    246c:	ldrbtmi	r3, [fp], #-2836	; 0xfffff4ec
    2470:	ldrdeq	pc, [r0], r3	; <UNPREDICTABLE>
    2474:	vmlal.s8	q9, d0, d0
    2478:			; <UNDEFINED> instruction: 0x210181b1
    247c:	stc	7, cr15, [r6], #1020	; 0x3fc
    2480:	vmlal.s8	q9, d0, d0
    2484:			; <UNDEFINED> instruction: 0xf8df81ab
    2488:	ldrbtmi	r5, [sp], #-2812	; 0xfffff504
    248c:	ldrdeq	pc, [r0], r5	; <UNPREDICTABLE>
    2490:	stc2	0, cr15, [r6, #-4]
    2494:	bcc	ffc40818 <ftello64@plt+0xffc3e5c4>
    2498:	adceq	pc, r0, r5, asr #17
    249c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    24a0:			; <UNDEFINED> instruction: 0xf7ff6818
    24a4:			; <UNDEFINED> instruction: 0xf8dfec00
    24a8:	ldrbtmi	r3, [fp], #-2788	; 0xfffff51c
    24ac:	ldmdacc	sp, {r0, r1, r4, r7, fp, ip, sp, lr, pc}^
    24b0:			; <UNDEFINED> instruction: 0xf8d5b153
    24b4:	stmdacs	r0, {r2, r5, r7}
    24b8:	orrshi	pc, r4, r0, asr #5
    24bc:			; <UNDEFINED> instruction: 0xf7ff2102
    24c0:	stmdacs	r0, {r1, r2, r7, sl, fp, sp, lr, pc}
    24c4:	orrhi	pc, lr, r0, asr #5
    24c8:	bvs	ff14084c <ftello64@plt+0xff13e5f8>
    24cc:			; <UNDEFINED> instruction: 0xf8df2700
    24d0:	ldrbtmi	r5, [lr], #-2756	; 0xfffff53c
    24d4:			; <UNDEFINED> instruction: 0xf8d6447d
    24d8:			; <UNDEFINED> instruction: 0xf00100a4
    24dc:			; <UNDEFINED> instruction: 0xf8d5fce1
    24e0:	tstcs	r2, r4, lsl r8
    24e4:	ldmdavc	sp, {r0, r2, r7, fp, ip, sp, lr, pc}^
    24e8:	ldmdavc	ip, {r0, r2, r7, fp, ip, sp, lr, pc}^
    24ec:	adceq	pc, r4, r6, asr #17
    24f0:			; <UNDEFINED> instruction: 0xf7ff4640
    24f4:			; <UNDEFINED> instruction: 0x4640ed38
    24f8:	blx	1bbe512 <ftello64@plt+0x1bbc2be>
    24fc:	ldmdavc	r4, {r0, r2, r6, r7, fp, ip, sp, lr, pc}
    2500:	bpl	fe540884 <ftello64@plt+0xfe53e630>
    2504:			; <UNDEFINED> instruction: 0xf8d5447d
    2508:			; <UNDEFINED> instruction: 0xb1200840
    250c:	ldc	7, cr15, [r8], #1020	; 0x3fc
    2510:			; <UNDEFINED> instruction: 0xf8c52300
    2514:			; <UNDEFINED> instruction: 0xf8df3840
    2518:			; <UNDEFINED> instruction: 0xf8593a84
    251c:	cmnlt	r5, r3
    2520:	bcc	1f408a4 <ftello64@plt+0x1f3e650>
    2524:			; <UNDEFINED> instruction: 0xf0253503
    2528:			; <UNDEFINED> instruction: 0xf8590503
    252c:	adcsmi	r6, r5, #3
    2530:	ldmib	r5, {r0, r2, r9, ip, lr, pc}^
    2534:	strcc	r0, [r8, #-768]	; 0xfffffd00
    2538:	adcsmi	r4, r5, #152, 14	; 0x2600000
    253c:			; <UNDEFINED> instruction: 0xf8dfd3f9
    2540:	svceq	0x00e02a64
    2544:	stmibcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2548:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    254c:	blls	18dc5bc <ftello64@plt+0x18da368>
    2550:			; <UNDEFINED> instruction: 0xf04f405a
    2554:			; <UNDEFINED> instruction: 0xf0400300
    2558:	rsblt	r8, r5, r7, ror #9
    255c:	svchi	0x00f0e8bd
    2560:	svcvc	0x0080f5b0
    2564:			; <UNDEFINED> instruction: 0xf8dfd105
    2568:	ldrbtmi	r0, [r8], #-2624	; 0xfffff5c0
    256c:	ldc	7, cr15, [lr], #1020	; 0x3fc
    2570:	vabd.s8	q15, q0, q5
    2574:	adcmi	r1, r0, #16777216	; 0x1000000
    2578:	strbhi	pc, [r7], #64	; 0x40	; <UNPREDICTABLE>
    257c:	bcc	b40900 <ftello64@plt+0xb3e6ac>
    2580:	bcs	b40904 <ftello64@plt+0xb3e6b0>
    2584:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    2588:	stmdacs	r8, {r0, r1, r6, r7, fp, ip, sp, lr, pc}^
    258c:			; <UNDEFINED> instruction: 0xf8dfe6d7
    2590:	ldrtmi	r0, [r1], -r4, lsr #20
    2594:			; <UNDEFINED> instruction: 0xf7ff4478
    2598:	stmdacs	r0, {r2, r3, r7, r8, sl, fp, sp, lr, pc}
    259c:	mrcge	6, 7, APSR_nzcv, cr9, cr15, {7}
    25a0:	bcc	540924 <ftello64@plt+0x53e6d0>
    25a4:			; <UNDEFINED> instruction: 0xf8dfaa34
    25a8:	ldrbtmi	r6, [fp], #-2580	; 0xfffff5ec
    25ac:			; <UNDEFINED> instruction: 0xf5039202
    25b0:	ldrbtmi	r6, [lr], #-1016	; 0xfffffc08
    25b4:	blgt	3e79c0 <ftello64@plt+0x3e576c>
    25b8:			; <UNDEFINED> instruction: 0xf0029600
    25bc:	stmdacs	r0, {r0, r1, r2, r3, r5, r7, r9, fp, ip, sp, lr, pc}
    25c0:	mcrge	6, 7, pc, cr7, cr15, {7}	; <UNPREDICTABLE>
    25c4:	stmdavs	r8!, {r2, r4, r5, r8, r9, fp, ip, pc}
    25c8:			; <UNDEFINED> instruction: 0xf47f2b01
    25cc:	stmdavc	r6, {r1, r5, r6, r7, r9, sl, fp, sp, pc}
    25d0:	bl	fe2405d4 <ftello64@plt+0xfe23e380>
    25d4:			; <UNDEFINED> instruction: 0xf43f2e00
    25d8:	usat	sl, #12, pc, asr #29	; <UNPREDICTABLE>
    25dc:	ldrtls	sl, [r4], #-2100	; 0xfffff7cc
    25e0:			; <UNDEFINED> instruction: 0xf86ef002
    25e4:	vmlal.s8	q1, d0, d0
    25e8:			; <UNDEFINED> instruction: 0xf8df80c7
    25ec:			; <UNDEFINED> instruction: 0x232229d4
    25f0:	ldmibeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    25f4:			; <UNDEFINED> instruction: 0xf8df210c
    25f8:	ldrbtmi	r4, [sl], #-2512	; 0xfffff630
    25fc:			; <UNDEFINED> instruction: 0xf6024478
    2600:	ldrbtmi	r0, [ip], #-556	; 0xfffffdd4
    2604:	strcs	lr, [r0], #-2509	; 0xfffff633
    2608:	andcs	r1, r3, r2, asr #25
    260c:			; <UNDEFINED> instruction: 0xff44f005
    2610:	ldmdals	r4!, {r2, r9, sl, lr}
    2614:	bl	19c0618 <ftello64@plt+0x19be3c4>
    2618:	stclle	12, cr2, [fp, #-0]
    261c:	stmibvs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2620:			; <UNDEFINED> instruction: 0xf8d6447e
    2624:	svccs	0x00007840
    2628:	orrhi	pc, r1, r0
    262c:	stmibcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2630:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    2634:	ldrmi	r6, [r3, #2078]!	; 0x81e
    2638:	movthi	pc, #8896	; 0x22c0	; <UNPREDICTABLE>
    263c:	ldmibpl	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2640:	andsvs	r2, sl, r0, lsl #4
    2644:	beq	fe1bd26c <ftello64@plt+0xfe1bb018>
    2648:			; <UNDEFINED> instruction: 0xf858447d
    264c:			; <UNDEFINED> instruction: 0xf5054026
    2650:	cmnlt	r4, #645922816	; 0x26800000
    2654:	strtmi	r6, [r0], -r9, lsr #16
    2658:	b	ffd4065c <ftello64@plt+0xffd3e408>
    265c:			; <UNDEFINED> instruction: 0xf080fab0
    2660:	bllt	1204b68 <ftello64@plt+0x1202914>
    2664:	ldrcc	r6, [r4, #-2667]	; 0xfffff595
    2668:	mvnsle	r2, r0, lsl #22
    266c:	stmdbcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2670:	bvs	ff6d3864 <ftello64@plt+0xff6d1610>
    2674:			; <UNDEFINED> instruction: 0xf0002c00
    2678:	blcs	a3298 <ftello64@plt+0xa1044>
    267c:	mrcge	7, 5, APSR_nzcv, cr11, cr15, {3}
    2680:	ldmdbpl	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2684:			; <UNDEFINED> instruction: 0xf8df4601
    2688:	movtcs	r2, #31064	; 0x7958
    268c:	strls	r4, [r1, #-1149]	; 0xfffffb83
    2690:	ldmdbpl	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2694:			; <UNDEFINED> instruction: 0xf602447a
    2698:	strls	r0, [r2], #-600	; 0xfffffda8
    269c:	andls	r4, r0, #2097152000	; 0x7d000000
    26a0:	stmdane	sl!, {r0, r1, sp}
    26a4:	ldreq	pc, [r5], #-111	; 0xffffff91
    26a8:	cdp2	0, 15, cr15, cr6, cr5, {0}
    26ac:	stmiavs	r8!, {r0, r2, r5, r7, r9, sl, sp, lr, pc}^
    26b0:	andeq	pc, r1, r0
    26b4:	sbcsle	r2, r5, r0, lsl #16
    26b8:			; <UNDEFINED> instruction: 0xf0002c00
    26bc:	bl	feae32c0 <ftello64@plt+0xfeae106c>
    26c0:	stmdavs	fp!, {r1, r2, r9, sl}^
    26c4:	andle	r1, r2, r8, asr ip
    26c8:	vqsub.s8	d4, d16, d19
    26cc:	stmiavs	fp!, {r3, r4, r6, r9, pc}
    26d0:	andle	r1, r2, r9, asr ip
    26d4:			; <UNDEFINED> instruction: 0xf0c042b3
    26d8:	stmiavs	fp!, {r5, r7, r9, pc}^
    26dc:			; <UNDEFINED> instruction: 0xf100079a
    26e0:	stmdbvs	fp!, {r0, r2, r3, r5, r6, r9, pc}
    26e4:			; <UNDEFINED> instruction: 0xf0002c00
    26e8:	ldrbmi	r8, [r1], -sp, lsr #5
    26ec:	andcs	r4, r0, #48, 12	; 0x3000000
    26f0:			; <UNDEFINED> instruction: 0x46044798
    26f4:			; <UNDEFINED> instruction: 0xf6bf2c00
    26f8:	ldrbt	sl, [lr], -r7, lsl #29
    26fc:			; <UNDEFINED> instruction: 0xf8862301
    2700:	ldr	r3, [ip], -ip, asr #16
    2704:	stmiacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2708:	bvs	ff6d38fc <ftello64@plt+0xff6d16a8>
    270c:			; <UNDEFINED> instruction: 0xf77f2b03
    2710:			; <UNDEFINED> instruction: 0xf8dfadcd
    2714:	vst2.<illegal width 64>	{d18-d19}, [pc :64], r8
    2718:	strls	r6, [r2], #-908	; 0xfffffc74
    271c:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    2720:	stmiapl	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2724:	streq	pc, [r4], #-1538	; 0xfffff9fe
    2728:	stmiacs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    272c:	strls	r4, [r0], #-1149	; 0xfffffb83
    2730:	strls	r4, [r1, #-1146]	; 0xfffffb86
    2734:	andcs	r3, r4, r3, lsl #4
    2738:	cdp2	0, 10, cr15, cr14, cr5, {0}
    273c:			; <UNDEFINED> instruction: 0xf8dfe5b6
    2740:	ldrbtmi	r3, [fp], #-2232	; 0xfffff748
    2744:	blcs	dd2b8 <ftello64@plt+0xdb064>
    2748:	ldcge	7, cr15, [ip, #508]!	; 0x1fc
    274c:	stmiacs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2750:	msrmi	SPSR_s, #64, 4
    2754:	tstcs	r0, r2, lsl #8
    2758:			; <UNDEFINED> instruction: 0xf8df447a
    275c:			; <UNDEFINED> instruction: 0xf60258a4
    2760:			; <UNDEFINED> instruction: 0xf8df0404
    2764:	ldrbtmi	r2, [sp], #-2208	; 0xfffff760
    2768:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    276c:	andcc	r9, r3, #4194304	; 0x400000
    2770:			; <UNDEFINED> instruction: 0xf0052004
    2774:	str	pc, [r5, #3729]!	; 0xe91
    2778:	stmcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    277c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    2780:			; <UNDEFINED> instruction: 0xf001681d
    2784:	stmdacs	r0, {r0, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    2788:			; <UNDEFINED> instruction: 0x81b5f040
    278c:	ldmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2790:	movwls	r4, #46203	; 0xb47b
    2794:			; <UNDEFINED> instruction: 0xf9e0f001
    2798:	stmdacs	r0, {r0, r1, r3, r8, r9, fp, ip, pc}
    279c:			; <UNDEFINED> instruction: 0x81a7f040
    27a0:	stmdacs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    27a4:	cfldrsls	mvf4, [r4], #-488	; 0xfffffe18
    27a8:			; <UNDEFINED> instruction: 0xf8df2001
    27ac:	andls	r1, r0, #104, 16	; 0x680000
    27b0:	strls	r4, [r1], #-1578	; 0xfffff9d6
    27b4:			; <UNDEFINED> instruction: 0xf7ff4479
    27b8:	ldmdals	r4!, {r2, r5, r6, sl, fp, sp, lr, pc}
    27bc:			; <UNDEFINED> instruction: 0xf7ff2400
    27c0:			; <UNDEFINED> instruction: 0xe621ea92
    27c4:	blx	fe93e7ee <ftello64@plt+0xfe93c59a>
    27c8:	vsub.i8	d18, d0, d0
    27cc:			; <UNDEFINED> instruction: 0x462081d1
    27d0:			; <UNDEFINED> instruction: 0xf9d2f008
    27d4:			; <UNDEFINED> instruction: 0xf6ff2800
    27d8:	str	sl, [r2], -r7, lsl #28
    27dc:			; <UNDEFINED> instruction: 0xf7ff2001
    27e0:			; <UNDEFINED> instruction: 0xe650ed16
    27e4:			; <UNDEFINED> instruction: 0xf7ff2002
    27e8:			; <UNDEFINED> instruction: 0xe66ded12
    27ec:	stmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    27f0:	bvs	ff6d39e4 <ftello64@plt+0xff6d1790>
    27f4:			; <UNDEFINED> instruction: 0xf77f2b03
    27f8:			; <UNDEFINED> instruction: 0xf8dfad79
    27fc:	vst2.8	{d18-d19}, [pc :128], r0
    2800:	strls	r6, [r2], #-909	; 0xfffffc73
    2804:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    2808:	ldmdapl	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    280c:	streq	pc, [r4], #-1538	; 0xfffff9fe
    2810:	ldmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2814:	strls	r4, [r0], #-1149	; 0xfffffb83
    2818:	strls	r4, [r1, #-1146]	; 0xfffffb86
    281c:	andcs	r3, r4, r3, lsl #4
    2820:	cdp2	0, 3, cr15, cr10, cr5, {0}
    2824:			; <UNDEFINED> instruction: 0xf8dfe562
    2828:	ldrbtmi	r3, [fp], #-2048	; 0xfffff800
    282c:	blcs	dd3a0 <ftello64@plt+0xdb14c>
    2830:	ldclge	7, cr15, [r0, #-508]!	; 0xfffffe04
    2834:	ubfxcs	pc, pc, #17, #21
    2838:	msrmi	SPSR_fs, #64, 4
    283c:	tstcs	r0, r2, lsl #8
    2840:			; <UNDEFINED> instruction: 0xf8df447a
    2844:			; <UNDEFINED> instruction: 0xf60257ec
    2848:			; <UNDEFINED> instruction: 0xf8df0404
    284c:	ldrbtmi	r2, [sp], #-2024	; 0xfffff818
    2850:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    2854:	andcc	r9, r3, #4194304	; 0x400000
    2858:			; <UNDEFINED> instruction: 0xf0052004
    285c:	ldrb	pc, [r9, #-3613]	; 0xfffff1e3	; <UNPREDICTABLE>
    2860:			; <UNDEFINED> instruction: 0x67d4f8df
    2864:	andls	sl, r2, #52, 20	; 0x34000
    2868:			; <UNDEFINED> instruction: 0xf8df447e
    286c:			; <UNDEFINED> instruction: 0xf506c7d0
    2870:	strls	r6, [r1, #-1018]	; 0xfffffc06
    2874:			; <UNDEFINED> instruction: 0x973444fc
    2878:			; <UNDEFINED> instruction: 0xf8cdcb0f
    287c:	eorvs	ip, pc, r0
    2880:	stm	r7, {r1, r2, r3, r6, r8, r9, sl, fp, sp, pc}
    2884:			; <UNDEFINED> instruction: 0xf002000f
    2888:	vmlsne.f16	s30, s14, s18	; <UNPREDICTABLE>
    288c:	mvnshi	pc, r0, asr #5
    2890:	ldrdge	pc, [r0], -r5
    2894:			; <UNDEFINED> instruction: 0xf1ba9f34
    2898:			; <UNDEFINED> instruction: 0xf0000f00
    289c:	bl	fede3150 <ftello64@plt+0xfede0efc>
    28a0:	b	13c65c4 <ftello64@plt+0x13c4370>
    28a4:	vhsub.s8	q0, q0, <illegal reg q3.5>
    28a8:	lfmne	f0, 3, [r0], {26}
    28ac:	svclt	0x00382801
    28b0:			; <UNDEFINED> instruction: 0xf7ff2001
    28b4:	andls	lr, fp, r2, lsr #22
    28b8:			; <UNDEFINED> instruction: 0xf0002800
    28bc:			; <UNDEFINED> instruction: 0x46538210
    28c0:	pkhbtmi	r4, r2, pc, lsl #8	; <UNPREDICTABLE>
    28c4:	addsmi	r1, r7, #23040	; 0x5a00
    28c8:	msrhi	R8_fiq, r0
    28cc:			; <UNDEFINED> instruction: 0x461e785a
    28d0:	blne	c0930 <ftello64@plt+0xbe6dc>
    28d4:	tstcs	r2, r1, asr #20
    28d8:	eorpl	pc, r0, #4194304	; 0x400000
    28dc:			; <UNDEFINED> instruction: 0xf5b2b292
    28e0:	andsle	r6, lr, #0, 30
    28e4:	andspl	pc, r0, #4194304	; 0x400000
    28e8:			; <UNDEFINED> instruction: 0xf5b2b292
    28ec:	tstle	r6, #128, 30	; 0x200
    28f0:	addsmi	r1, r7, #55808	; 0xda00
    28f4:	tsthi	r2, r0, asr #4	; <UNPREDICTABLE>
    28f8:	ldmvc	sl, {r3, r4, r6, r7, fp, ip, sp, lr}
    28fc:	andcs	lr, r0, #270336	; 0x42000
    2900:	andspl	pc, r0, #8388608	; 0x800000
    2904:			; <UNDEFINED> instruction: 0xf5b0b290
    2908:	andle	r6, r8, #128, 30	; 0x200
    290c:	cmpmi	r8, r1, lsr #11	; <UNPREDICTABLE>
    2910:	ldcne	6, cr4, [lr, #-320]	; 0xfffffec0
    2914:	orrcs	lr, r1, r2, lsl #22
    2918:	stc2	0, cr15, [lr]
    291c:	ldrtmi	r4, [r3], -r2, lsl #9
    2920:			; <UNDEFINED> instruction: 0x4650e7d0
    2924:	stc2	0, cr15, [r8]
    2928:	strmi	r4, [r2], #1587	; 0x633
    292c:			; <UNDEFINED> instruction: 0xf001e7ca
    2930:	stmdacs	r0, {r0, r5, fp, ip, sp, lr, pc}
    2934:	mrcge	4, 3, APSR_nzcv, cr10, cr15, {1}
    2938:			; <UNDEFINED> instruction: 0x4620ac1a
    293c:	bl	ffbc0940 <ftello64@plt+0xffbbe6ec>
    2940:			; <UNDEFINED> instruction: 0xf8d42001
    2944:			; <UNDEFINED> instruction: 0xf002a01c
    2948:	ldrtmi	pc, [sl], -fp, lsr #25	; <UNPREDICTABLE>
    294c:	strmi	r4, [sp], -r4, lsl #12
    2950:			; <UNDEFINED> instruction: 0x46394638
    2954:	bl	b40958 <ftello64@plt+0xb3e704>
    2958:	stmdaeq	r0, {r1, r2, r6, r7, fp, ip, sp, lr, pc}^
    295c:			; <UNDEFINED> instruction: 0xf0002800
    2960:	andcs	r8, r1, sl, ror r1
    2964:	ldc2	0, cr15, [ip], {2}
    2968:	ldmdage	r4!, {r1, r2, r9, sl, lr}
    296c:			; <UNDEFINED> instruction: 0xf7ff910b
    2970:	blls	efd8d0 <ftello64@plt+0xefb67c>
    2974:	svclt	0x00ae459a
    2978:	bl	fe8e85bc <ftello64@plt+0xfe8e6368>
    297c:	movwls	r0, #62218	; 0xf30a
    2980:	ssatcc	pc, #29, pc, asr #17	; <UNPREDICTABLE>
    2984:	bvs	ff6d3b78 <ftello64@plt+0xff6d1924>
    2988:			; <UNDEFINED> instruction: 0xf77f2b06
    298c:	blne	cee2d0 <ftello64@plt+0xcec07c>
    2990:	blls	2e75c8 <ftello64@plt+0x2e5374>
    2994:	movweq	lr, #23395	; 0x5b63
    2998:	ldmib	sp, {r0, r2, r3, r8, r9, ip, pc}^
    299c:	strcc	r3, [r1], #-1036	; 0xfffffbf4
    29a0:			; <UNDEFINED> instruction: 0xf1b3bf08
    29a4:			; <UNDEFINED> instruction: 0xf0003fff
    29a8:	ldmib	sp, {r0, r3, r4, r7, r9, pc}^
    29ac:	b	1513de4 <ftello64@plt+0x1511b90>
    29b0:			; <UNDEFINED> instruction: 0xf0000305
    29b4:			; <UNDEFINED> instruction: 0xf8df8272
    29b8:			; <UNDEFINED> instruction: 0xf04f368c
    29bc:	stmib	sp, {r6, r9, fp}^
    29c0:	ssatmi	fp, #1, r3, lsl #16
    29c4:			; <UNDEFINED> instruction: 0xf8cd447b
    29c8:			; <UNDEFINED> instruction: 0xf5039054
    29cc:			; <UNDEFINED> instruction: 0xf8df77e8
    29d0:			; <UNDEFINED> instruction: 0x46a93678
    29d4:	ldrbtmi	sl, [fp], #-2643	; 0xfffff5ad
    29d8:			; <UNDEFINED> instruction: 0xf8df9316
    29dc:	tstcs	r0, r0, ror r6
    29e0:	ldrbtmi	r9, [fp], #-526	; 0xfffffdf2
    29e4:	andls	r9, fp, #12, 2
    29e8:	ldmib	r7, {r0, r1, r2, r4, r8, r9, ip, pc}^
    29ec:	strmi	r4, [r9, #1282]!	; 0x502
    29f0:	strmi	fp, [r0, #3848]!	; 0xf08
    29f4:	cmnhi	r6, r0, asr #1	; <UNPREDICTABLE>
    29f8:	svceq	0x0001f1ba
    29fc:	strtmi	sp, [r2], -r5, asr #18
    2a00:	strbmi	r4, [r0], -fp, lsr #12
    2a04:			; <UNDEFINED> instruction: 0xf00a4649
    2a08:			; <UNDEFINED> instruction: 0x4693f9b7
    2a0c:	tsteq	r0, sp, asr #19
    2a10:	andmi	pc, r7, #1325400064	; 0x4f000000
    2a14:	vmov.i32	d20, #150994944	; 0x09000000
    2a18:	tstls	r2, #805306377	; 0x30000009
    2a1c:	ldrmi	r2, [r9, #768]	; 0x300
    2a20:	ldrmi	fp, [r0, #3848]	; 0xf08
    2a24:	strmi	sp, [fp], -r4, lsl #4
    2a28:	movweq	lr, #47699	; 0xba53
    2a2c:	msrhi	SPSR_fsc, r0, asr #32
    2a30:	bls	3a9664 <ftello64@plt+0x3a7410>
    2a34:	vqsub.s8	d4, d16, d3
    2a38:	ldflsd	f0, [r6], {207}	; 0xcf
    2a3c:			; <UNDEFINED> instruction: 0xf04f6838
    2a40:	bls	40fa44 <ftello64@plt+0x40d7f0>
    2a44:	ldmdbls	r1, {r3, r4, r6, r7, r9, sl, lr}
    2a48:	cfldrsls	mvf9, [r7], {1}
    2a4c:	andcs	r9, r1, #536870912	; 0x20000000
    2a50:	ldrbmi	r9, [r1], -r3, lsl #2
    2a54:	strls	r9, [r0], #-4
    2a58:			; <UNDEFINED> instruction: 0xf7ff980b
    2a5c:			; <UNDEFINED> instruction: 0xf8ddebea
    2a60:	strmi	r9, [r3], -r8, asr #32
    2a64:	ldrbmi	r9, [r3, #-2572]	; 0xfffff5f4
    2a68:			; <UNDEFINED> instruction: 0xf102990b
    2a6c:	svclt	0x00280201
    2a70:	bcs	2543c4 <ftello64@plt+0x252170>
    2a74:	bl	fea93ae0 <ftello64@plt+0xfea9188c>
    2a78:	andls	r0, ip, #12288	; 0x3000
    2a7c:	andle	r9, r4, fp, lsl #2
    2a80:	movweq	lr, #39512	; 0x9a58
    2a84:	ldreq	pc, [r0, -r7, lsl #2]
    2a88:	bls	2f714c <ftello64@plt+0x2f4ef8>
    2a8c:	ldmib	sp, {r8, r9, sp}^
    2a90:			; <UNDEFINED> instruction: 0xf8ddb813
    2a94:	andsvc	r9, r3, r4, asr r0
    2a98:	blls	3e9ad8 <ftello64@plt+0x3e7884>
    2a9c:	ldrcs	pc, [r0, #2271]!	; 0x8df
    2aa0:	vshl.s8	d9, d2, d3
    2aa4:			; <UNDEFINED> instruction: 0xf8df31ff
    2aa8:	ldrbtmi	r4, [sl], #-1452	; 0xfffffa54
    2aac:	streq	pc, [r8, #2271]!	; 0x8df
    2ab0:	ldrbtmi	r1, [ip], #-649	; 0xfffffd77
    2ab4:	eorseq	pc, r4, #2097152	; 0x200000
    2ab8:	tstls	r3, r8, ror r4
    2abc:	cmpcs	r7, #0, 4
    2ac0:	andls	r4, r1, r2, lsr #12
    2ac4:	tstcs	r0, r3, lsl #4
    2ac8:			; <UNDEFINED> instruction: 0xf0052007
    2acc:	str	pc, [sp, #3301]!	; 0xce5
    2ad0:	strcc	pc, [r8, #2271]	; 0x8df
    2ad4:			; <UNDEFINED> instruction: 0xf8df224a
    2ad8:			; <UNDEFINED> instruction: 0xf8df1588
    2adc:	ldrbtmi	r0, [fp], #-1416	; 0xfffffa78
    2ae0:			; <UNDEFINED> instruction: 0xf5034479
    2ae4:	ldrbtmi	r6, [r8], #-770	; 0xfffffcfe
    2ae8:			; <UNDEFINED> instruction: 0xf0013103
    2aec:			; <UNDEFINED> instruction: 0xf8dffdcb
    2af0:	ldrbtmi	r2, [sl], #-1400	; 0xfffffa88
    2af4:			; <UNDEFINED> instruction: 0xf8dfe657
    2af8:	ldrbtmi	r3, [fp], #-1396	; 0xfffffa8c
    2afc:			; <UNDEFINED> instruction: 0xf8dfe649
    2b00:	subcs	r3, fp, #112, 10	; 0x1c000000
    2b04:	strbne	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    2b08:	strbeq	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    2b0c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2b10:	movwvs	pc, #9475	; 0x2503	; <UNPREDICTABLE>
    2b14:	tstcc	r3, r8, ror r4
    2b18:	ldc2	0, cr15, [r4, #4]!
    2b1c:	strcs	r9, [r0, -fp, lsl #22]
    2b20:	andvc	pc, r0, sl, lsl #17
    2b24:	stmdavs	r8!, {r0, r1, r5, sp, lr}
    2b28:	ldm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b2c:			; <UNDEFINED> instruction: 0xf6bf2f00
    2b30:			; <UNDEFINED> instruction: 0xf117ac42
    2b34:			; <UNDEFINED> instruction: 0xf43f0f3d
    2b38:			; <UNDEFINED> instruction: 0xf8dfac3e
    2b3c:	ldrbtmi	r3, [fp], #-1344	; 0xfffffac0
    2b40:	blcs	19d6b4 <ftello64@plt+0x19b460>
    2b44:	ldcge	7, cr15, [r7], #-508	; 0xfffffe04
    2b48:	ldreq	pc, [r4, #-2271]!	; 0xfffff721
    2b4c:			; <UNDEFINED> instruction: 0xf8df4639
    2b50:	orrcs	r2, r8, #52, 10	; 0xd000000
    2b54:	ldrpl	pc, [r0, #-2271]!	; 0xfffff721
    2b58:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    2b5c:	rscsvs	pc, lr, r0, lsl #10
    2b60:	andcc	r4, r3, #2097152000	; 0x7d000000
    2b64:	streq	lr, [r0, #-2509]	; 0xfffff633
    2b68:			; <UNDEFINED> instruction: 0xf0052007
    2b6c:	strt	pc, [r2], #-3221	; 0xfffff36b
    2b70:	ldreq	pc, [r8, #-2271]	; 0xfffff721
    2b74:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    2b78:	cdp2	0, 5, cr15, cr12, cr7, {0}
    2b7c:			; <UNDEFINED> instruction: 0xf8dfe62a
    2b80:	ldrbtmi	r3, [fp], #-1296	; 0xfffffaf0
    2b84:	blcs	9d6f8 <ftello64@plt+0x9b4a4>
    2b88:	ldcge	7, cr15, [r5], #-508	; 0xfffffe04
    2b8c:	strmi	pc, [r4, #-2271]	; 0xfffff721
    2b90:			; <UNDEFINED> instruction: 0xf8df2116
    2b94:	vabal.s8	q9, d4, d4
    2b98:			; <UNDEFINED> instruction: 0xf8df0100
    2b9c:	ldrbtmi	r0, [ip], #-1280	; 0xfffffb00
    2ba0:	cmpcs	pc, #2046820352	; 0x7a000000
    2ba4:			; <UNDEFINED> instruction: 0xf6024478
    2ba8:	stmib	sp, {r3, r4, r6, r9}^
    2bac:	strmi	r2, [r2], -r0, lsl #8
    2bb0:	andcc	r2, r3, #3
    2bb4:	ldc2l	0, cr15, [r0], #-20	; 0xffffffec
    2bb8:	ldr	r4, [fp, #1540]	; 0x604
    2bbc:	strbteq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    2bc0:			; <UNDEFINED> instruction: 0xf0004478
    2bc4:	mcrne	15, 0, pc, cr1, cr15, {5}	; <UNPREDICTABLE>
    2bc8:	smlabbhi	r2, r0, r2, pc	; <UNPREDICTABLE>
    2bcc:			; <UNDEFINED> instruction: 0xf0001d8b
    2bd0:			; <UNDEFINED> instruction: 0xf8df80fc
    2bd4:	ldrbtmi	r3, [fp], #-1232	; 0xfffffb30
    2bd8:	blcs	19d74c <ftello64@plt+0x19b4f8>
    2bdc:	tsthi	r4, r0, lsl #6	; <UNPREDICTABLE>
    2be0:	strbeq	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    2be4:			; <UNDEFINED> instruction: 0xf0004478
    2be8:	stmdacs	r0, {r0, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    2bec:	sbchi	pc, r4, r0, asr #6
    2bf0:	svccs	0x00002700
    2bf4:			; <UNDEFINED> instruction: 0x2700bfd4
    2bf8:	svccs	0x00002701
    2bfc:	cfldrdge	mvd15, [r1, #-252]!	; 0xffffff04
    2c00:	strtcc	pc, [r8], #2271	; 0x8df
    2c04:	bvs	ff6d3df8 <ftello64@plt+0xff6d1ba4>
    2c08:			; <UNDEFINED> instruction: 0xf0002c00
    2c0c:	blcs	1630c8 <ftello64@plt+0x160e74>
    2c10:	mrshi	pc, (UNDEF: 127)	; <UNPREDICTABLE>
    2c14:			; <UNDEFINED> instruction: 0xf7ff2400
    2c18:			; <UNDEFINED> instruction: 0xf8dfbbf7
    2c1c:	ldrbtmi	r3, [fp], #-1172	; 0xfffffb6c
    2c20:	blcs	9d794 <ftello64@plt+0x9b540>
    2c24:	blge	ffa00a28 <ftello64@plt+0xff9fe7d4>
    2c28:	strmi	pc, [r8], #2271	; 0x8df
    2c2c:			; <UNDEFINED> instruction: 0xf8df2116
    2c30:	vaddhn.i16	d18, q10, q4
    2c34:			; <UNDEFINED> instruction: 0xf8df0100
    2c38:	ldrbtmi	r0, [ip], #-1156	; 0xfffffb7c
    2c3c:	cmncs	r4, #2046820352	; 0x7a000000
    2c40:			; <UNDEFINED> instruction: 0xe7b04478
    2c44:	strtmi	r6, [r2], -sp, lsr #16
    2c48:	ldmdbge	r3, {r2, r4, r6, sl, ip, pc}^
    2c4c:	ldrbls	r2, [r3, #-1]
    2c50:			; <UNDEFINED> instruction: 0x46044798
    2c54:			; <UNDEFINED> instruction: 0xf7ffe54e
    2c58:			; <UNDEFINED> instruction: 0xf8dfea1a
    2c5c:	ldrbtmi	r3, [fp], #-1124	; 0xfffffb9c
    2c60:	stmdacs	r1, {r0, r1, r3, r4, r6, r7, r9, fp, sp, lr}
    2c64:	strcs	fp, [r3], #-3852	; 0xfffff0f4
    2c68:	addsmi	r2, ip, #4, 8	; 0x4000000
    2c6c:	adcshi	pc, r7, r0, asr #6
    2c70:	b	340c74 <ftello64@plt+0x33ea20>
    2c74:	stmdavs	r8!, {r1, r3, r4, r6, r7, sl, sp, lr, pc}
    2c78:	ldmda	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c7c:			; <UNDEFINED> instruction: 0xf47f1cbd
    2c80:			; <UNDEFINED> instruction: 0xf7ffaf55
    2c84:	blcs	b1aec <ftello64@plt+0xaf898>
    2c88:	blge	fed80a8c <ftello64@plt+0xfed7e838>
    2c8c:	ldrteq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2c90:			; <UNDEFINED> instruction: 0xf8df4621
    2c94:	movtcs	r2, #37940	; 0x9434
    2c98:			; <UNDEFINED> instruction: 0xf8df4478
    2c9c:	ldrbtmi	r5, [sl], #-1072	; 0xfffffbd0
    2ca0:	ldreq	pc, [r5], #-111	; 0xffffff91
    2ca4:			; <UNDEFINED> instruction: 0xf602447d
    2ca8:	stmib	sp, {r3, r4, r6, r9}^
    2cac:	strmi	r2, [r2], -r0, lsl #10
    2cb0:	andcc	r2, r3, #3
    2cb4:	blx	ffc3ecd2 <ftello64@plt+0xffc3ca7e>
    2cb8:	bllt	fe800cbc <ftello64@plt+0xfe7fea68>
    2cbc:	str	r2, [r0, #-1537]	; 0xfffff9ff
    2cc0:	strcc	pc, [ip], #-2271	; 0xfffff721
    2cc4:			; <UNDEFINED> instruction: 0xf8df223a
    2cc8:			; <UNDEFINED> instruction: 0xf8df140c
    2ccc:	ldrbtmi	r0, [fp], #-1036	; 0xfffffbf4
    2cd0:			; <UNDEFINED> instruction: 0xf6034479
    2cd4:	ldrbtmi	r0, [r8], #-840	; 0xfffffcb8
    2cd8:			; <UNDEFINED> instruction: 0xf0013103
    2cdc:			; <UNDEFINED> instruction: 0xf06ffcd3
    2ce0:	str	r0, [r0, -fp, lsl #14]!
    2ce4:	movwcc	r9, #6924	; 0x1b0c
    2ce8:	blcs	267920 <ftello64@plt+0x2656cc>
    2cec:	mcrge	4, 6, pc, cr13, cr15, {1}	; <UNPREDICTABLE>
    2cf0:			; <UNDEFINED> instruction: 0xe67a3710
    2cf4:			; <UNDEFINED> instruction: 0xf50649f9
    2cf8:	ldmmi	r9!, {r2, r3, r4, r5, r6, r7, r8, r9, sp, lr}^
    2cfc:	rsbne	pc, fp, #64, 4
    2d00:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2d04:			; <UNDEFINED> instruction: 0xf0013103
    2d08:			; <UNDEFINED> instruction: 0x2600fcbd
    2d0c:	strtmi	lr, [r0], -r7
    2d10:	andcs	r4, sl, #42991616	; 0x2900000
    2d14:			; <UNDEFINED> instruction: 0xf00a2300
    2d18:	strmi	pc, [r4], -pc, lsr #16
    2d1c:	stccs	6, cr4, [r0, #-52]	; 0xffffffcc
    2d20:	svclt	0x0008b270
    2d24:			; <UNDEFINED> instruction: 0xf1062c02
    2d28:	rscsle	r0, r0, #1048576	; 0x100000
    2d2c:			; <UNDEFINED> instruction: 0xf77f2800
    2d30:	blls	2ee734 <ftello64@plt+0x2ec4e0>
    2d34:	addsmi	r9, r3, #57344	; 0xe000
    2d38:	adchi	pc, ip, r0, lsl #4
    2d3c:	ldrbtmi	r4, [sp], #-3561	; 0xfffff217
    2d40:			; <UNDEFINED> instruction: 0xf04f9e10
    2d44:	ldmdavs	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}
    2d48:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2d4c:			; <UNDEFINED> instruction: 0xf04f9912
    2d50:	strls	r0, [r2], -r0, lsl #18
    2d54:	stclmi	14, cr9, [r4], #68	; 0x44
    2d58:	andcs	r9, r1, #8, 4	; 0x80000000
    2d5c:	ldrbtmi	r9, [ip], #-263	; 0xfffffef9
    2d60:	ldrbmi	r9, [r1], -r4
    2d64:			; <UNDEFINED> instruction: 0xf8cd980b
    2d68:			; <UNDEFINED> instruction: 0x9603b018
    2d6c:	strmi	lr, [r0, #-2509]	; 0xfffff633
    2d70:	b	17c0d74 <ftello64@plt+0x17beb20>
    2d74:	ldrbt	r4, [r5], -r3, lsl #12
    2d78:	svcge	0x001a4adc
    2d7c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2d80:	msreq	SPSR_xc, pc, rrx
    2d84:			; <UNDEFINED> instruction: 0x463b447a
    2d88:			; <UNDEFINED> instruction: 0xf8cd2003
    2d8c:			; <UNDEFINED> instruction: 0xf7ff8000
    2d90:	strbmi	lr, [r0, #-2114]	; 0xfffff7be
    2d94:	bmi	ff5b9ac0 <ftello64@plt+0xff5b786c>
    2d98:			; <UNDEFINED> instruction: 0xf06fab34
    2d9c:	andcs	r0, r3, r3, ror #2
    2da0:			; <UNDEFINED> instruction: 0xf8cd447a
    2da4:			; <UNDEFINED> instruction: 0xf7ff8000
    2da8:	stmdacs	r0, {r1, r2, r4, r5, fp, sp, lr, pc}
    2dac:	ldmib	r7, {r0, r2, r3, r4, r5, r8, r9, fp, ip, lr, pc}^
    2db0:	ldmib	sp, {r8}^
    2db4:	addsmi	r2, r9, #52, 6	; 0xd0000000
    2db8:	addsmi	fp, r0, #8, 30
    2dbc:	addshi	pc, sl, r0
    2dc0:	blx	fedcc9c8 <ftello64@plt+0xfedca774>
    2dc4:	ldmdbeq	pc!, {r0, r1, r2, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    2dc8:	stmdbcs	r0, {r0, r1, r4, r8, r9, sl, sp, lr, pc}
    2dcc:	svcge	0x0008f6ff
    2dd0:	strcs	fp, [r1, -ip, asr #31]
    2dd4:	ldr	r2, [r0, -r0, lsl #14]
    2dd8:	ldrbtmi	r4, [ip], #-3270	; 0xfffff33a
    2ddc:			; <UNDEFINED> instruction: 0xf7ffe62e
    2de0:	stmibmi	r5, {r2, r3, r8, fp, sp, lr, pc}^
    2de4:	movtcs	r4, #51909	; 0xcac5
    2de8:	mcrmi	4, 6, r4, cr5, cr9, {3}
    2dec:	ldrbtmi	r4, [lr], #-1146	; 0xfffffb86
    2df0:	eorseq	pc, r4, #2097152	; 0x200000
    2df4:	strcs	lr, [r0], -sp, asr #19
    2df8:	andcc	r4, r3, #10485760	; 0xa00000
    2dfc:	strtmi	r4, [r0], -r5, lsl #12
    2e00:			; <UNDEFINED> instruction: 0xf0056829
    2e04:	ldr	pc, [r3, -r9, asr #22]!
    2e08:	tstcs	sp, #12451840	; 0xbe0000
    2e0c:	ldrbtmi	r4, [r8], #-2750	; 0xfffff542
    2e10:	ldrbtmi	r4, [sl], #-4030	; 0xfffff042
    2e14:			; <UNDEFINED> instruction: 0xf602447f
    2e18:	stmib	sp, {r3, r5, r6, r9}^
    2e1c:	strmi	r2, [r2], -r0, lsl #14
    2e20:	andcc	r2, r3, #7
    2e24:	blx	e3ee42 <ftello64@plt+0xe3cbee>
    2e28:			; <UNDEFINED> instruction: 0xf7ffe6da
    2e2c:	stmdavs	r7, {r1, r2, r5, r6, r7, fp, sp, lr, pc}
    2e30:	svccs	0x0000427f
    2e34:	blmi	fedb9950 <ftello64@plt+0xfedb76fc>
    2e38:	bvs	ff6d402c <ftello64@plt+0xff6d1dd8>
    2e3c:			; <UNDEFINED> instruction: 0xf77f2b06
    2e40:	ldmmi	r4!, {r3, r4, r6, r7, r9, sl, fp, sp, pc}
    2e44:	bmi	fed0baf8 <ftello64@plt+0xfed098a4>
    2e48:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
    2e4c:	sbcgt	pc, ip, #14614528	; 0xdf0000
    2e50:	ldrbtmi	r4, [ip], #1146	; 0x47a
    2e54:	rsbeq	pc, r8, #2097152	; 0x200000
    2e58:			; <UNDEFINED> instruction: 0x2c00e9cd
    2e5c:	andcs	r4, r7, r2, lsl #12
    2e60:			; <UNDEFINED> instruction: 0xf0053203
    2e64:			; <UNDEFINED> instruction: 0xe6c4fb19
    2e68:			; <UNDEFINED> instruction: 0xf77f2b05
    2e6c:	stmiami	ip!, {r0, r2, r3, r6, r7, r9, fp, sp, pc}
    2e70:	bmi	feb0bc24 <ftello64@plt+0xfeb099d0>
    2e74:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    2e78:	ldrbtmi	r4, [sl], #-3499	; 0xfffff255
    2e7c:			; <UNDEFINED> instruction: 0xf602447d
    2e80:	stmib	sp, {r3, r4, r6, r9}^
    2e84:	strmi	r2, [r2], -r0, lsl #10
    2e88:	andcc	r2, r3, #6
    2e8c:	blx	13eeaa <ftello64@plt+0x13cc56>
    2e90:	blt	feec0e94 <ftello64@plt+0xfeebec40>
    2e94:	ldrbtmi	r4, [sp], #-3493	; 0xfffff25b
    2e98:	blge	14fcbe8 <ftello64@plt+0x14fa994>
    2e9c:	eorscs	r4, pc, #164, 18	; 0x290000
    2ea0:	ldrmi	r9, [r8], -lr, lsl #6
    2ea4:			; <UNDEFINED> instruction: 0xf7ff4479
    2ea8:	movwcs	lr, #2266	; 0x8da
    2eac:	orrcc	pc, fp, sp, lsl #17
    2eb0:	cfstr32mi	mvfx14, [r0, #968]!	; 0x3c8
    2eb4:	bmi	fe80b2bc <ftello64@plt+0xfe809068>
    2eb8:	ldrbtmi	r2, [sp], #-873	; 0xfffffc97
    2ebc:	cfldr32mi	mvfx9, [pc, #4]	; 2ec8 <ftello64@plt+0xc74>
    2ec0:			; <UNDEFINED> instruction: 0xf602447a
    2ec4:	strls	r0, [r2], #-600	; 0xfffffda8
    2ec8:	andls	r4, r0, #2097152000	; 0x7d000000
    2ecc:	strmi	r2, [ip], -r6
    2ed0:	andcc	r4, r3, #44040192	; 0x2a00000
    2ed4:	blx	ff83eef0 <ftello64@plt+0xff83cc9c>
    2ed8:	blt	fe5c0edc <ftello64@plt+0xfe5bec88>
    2edc:	ldmibmi	r8, {r0, r1, r4, r6, r8, r9, fp, sp, pc}
    2ee0:	movwls	r2, #57919	; 0xe23f
    2ee4:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    2ee8:	ldm	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2eec:			; <UNDEFINED> instruction: 0xf88d2300
    2ef0:	ldrb	r3, [r1, #395]	; 0x18b
    2ef4:			; <UNDEFINED> instruction: 0x0118e9d7
    2ef8:	movtcs	lr, #51677	; 0xc9dd
    2efc:	svclt	0x00084299
    2f00:			; <UNDEFINED> instruction: 0xf47f4290
    2f04:	smlsdcs	r1, sp, pc, sl	; <UNPREDICTABLE>
    2f08:	blmi	fe3bcc7c <ftello64@plt+0xfe3baa28>
    2f0c:	stmibmi	lr, {r1, r2, r5, r6, r9, sp}
    2f10:	ldrbtmi	r4, [fp], #-2190	; 0xfffff772
    2f14:			; <UNDEFINED> instruction: 0xf5034479
    2f18:	ldrbtmi	r6, [r8], #-770	; 0xfffffcfe
    2f1c:			; <UNDEFINED> instruction: 0xf0033103
    2f20:			; <UNDEFINED> instruction: 0xf06fff1f
    2f24:	str	r0, [r8], -fp, lsl #14
    2f28:	svc	0x002af7fe
    2f2c:	andeq	sp, r1, r0, lsr #22
    2f30:	andeq	r0, r0, r0, asr #4
    2f34:	andeq	sp, r1, r2, lsl #22
    2f38:	strdeq	fp, [r0], -r4
    2f3c:	strdeq	fp, [r0], -r0
    2f40:	andeq	fp, r0, ip, ror #31
    2f44:	andeq	sp, r1, r6, ror #27
    2f48:	andeq	ip, r0, r4
    2f4c:			; <UNDEFINED> instruction: 0x0001ddbe
    2f50:			; <UNDEFINED> instruction: 0x0001d6b8
    2f54:	andeq	ip, r0, r6, lsl r3
    2f58:	muleq	r1, r0, sp
    2f5c:	andeq	r0, r0, r0, ror r2
    2f60:	andeq	sp, r1, r8, asr sp
    2f64:	andeq	fp, r0, ip, ror #28
    2f68:	muleq	r0, r6, lr
    2f6c:	andeq	sl, r0, r6, lsr #29
    2f70:	andeq	sp, r1, r0, asr #25
    2f74:	andeq	sp, r1, r0, lsr #25
    2f78:	andeq	sp, r1, r0, lsl #25
    2f7c:	andeq	r0, r0, r0, ror #4
    2f80:	muleq	r1, r2, fp
    2f84:	andeq	sp, r1, r6, ror fp
    2f88:	andeq	r0, r0, r8, asr #4
    2f8c:	andeq	sp, r1, r2, lsr #24
    2f90:	andeq	sp, r1, lr, lsr #22
    2f94:	strdeq	sp, [r1], -r8
    2f98:	andeq	sp, r1, r8, asr #23
    2f9c:	andeq	r0, r0, ip, asr r2
    2fa0:	andeq	r0, r0, ip, asr #4
    2fa4:	andeq	sp, r1, r0, asr #16
    2fa8:	strdeq	fp, [r0], -r2
    2fac:	andeq	sp, r1, r8, asr #22
    2fb0:	andeq	ip, r0, sl, lsr #1
    2fb4:	andeq	fp, r0, r4, asr ip
    2fb8:	andeq	ip, r0, r2, lsr r4
    2fbc:	andeq	fp, r0, sl, asr #24
    2fc0:	andeq	ip, r0, r2, ror #7
    2fc4:	andeq	fp, r0, r0, asr #26
    2fc8:	andeq	fp, r0, r2, ror #26
    2fcc:	andeq	sp, r1, ip, lsr #21
    2fd0:	andeq	r0, r0, r4, asr #4
    2fd4:	andeq	sp, r1, r4, lsr #7
    2fd8:	muleq	r1, r0, r9
    2fdc:	andeq	ip, r0, r8, lsl #1
    2fe0:	andeq	ip, r0, r8, asr #6
    2fe4:	andeq	ip, r0, r0, asr r0
    2fe8:	strdeq	sp, [r1], -r8
    2fec:			; <UNDEFINED> instruction: 0x0000c2be
    2ff0:	andeq	fp, r0, r8, asr r6
    2ff4:	andeq	sl, r0, r0, lsl #27
    2ff8:			; <UNDEFINED> instruction: 0x0001d8be
    2ffc:	andeq	ip, r0, r4, lsl #5
    3000:	andeq	fp, r0, lr, asr r6
    3004:	andeq	sl, r0, r6, asr #26
    3008:	andeq	r0, r0, r8, ror #4
    300c:	andeq	fp, r0, r8, asr #27
    3010:			; <UNDEFINED> instruction: 0x0000bdb4
    3014:	andeq	fp, r0, r0, asr #23
    3018:	andeq	sp, r1, r0, lsl r8
    301c:	ldrdeq	ip, [r0], -r6
    3020:			; <UNDEFINED> instruction: 0x0000bab4
    3024:	muleq	r0, r8, ip
    3028:	ldrdeq	sp, [r1], -r6
    302c:	muleq	r0, ip, r1
    3030:			; <UNDEFINED> instruction: 0x0000babe
    3034:	andeq	sl, r0, lr, asr ip
    3038:	andeq	ip, r0, r4, ror r1
    303c:	andeq	fp, r0, r8, lsr #19
    3040:	andeq	sp, r1, ip, ror r6
    3044:	andeq	sp, r1, r8, lsr #32
    3048:	andeq	fp, r0, r2, lsl #23
    304c:			; <UNDEFINED> instruction: 0x0000bcba
    3050:	andeq	fp, r0, r2, lsr pc
    3054:			; <UNDEFINED> instruction: 0x0000b1b2
    3058:	strdeq	fp, [r0], -r0
    305c:	strdeq	fp, [r0], -lr
    3060:	andeq	fp, r0, ip, asr r8
    3064:	andeq	fp, r0, sl, ror #16
    3068:	andeq	sl, r0, lr, ror #21
    306c:	ldrdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    3070:	ldrdeq	fp, [r0], -r0
    3074:	andeq	fp, r0, lr, lsr #16
    3078:	andeq	fp, r0, r8, asr #16
    307c:	andeq	sp, r1, r2, asr #9
    3080:	andeq	fp, r0, r4, lsl #29
    3084:	andeq	sl, r0, r6, lsl r9
    3088:	andeq	fp, r0, ip, asr #13
    308c:	andeq	fp, r0, r6, lsl #14
    3090:	andeq	sp, r1, lr, ror r4
    3094:	andeq	fp, r0, lr, lsr #23
    3098:	andeq	fp, r0, ip, lsr lr
    309c:	andeq	fp, r0, r8, asr #22
    30a0:			; <UNDEFINED> instruction: 0x0000bbb4
    30a4:	andeq	sp, r1, sl, lsr #8
    30a8:	andeq	fp, r0, r8, asr #23
    30ac:	strdeq	sp, [r1], -ip
    30b0:	andeq	sp, r1, r2, ror #7
    30b4:	andeq	fp, r0, r6, lsr #22
    30b8:	andeq	fp, r0, r0, lsr #27
    30bc:	andeq	fp, r0, ip, lsr #21
    30c0:	andeq	sp, r1, r2, lsr #7
    30c4:	andeq	fp, r0, r4, asr sl
    30c8:	andeq	fp, r0, lr, lsr sp
    30cc:	andeq	fp, r0, r8, lsl #21
    30d0:	andeq	fp, r0, lr, lsl #26
    30d4:	andeq	fp, r0, ip, lsl sl
    30d8:	andeq	fp, r0, lr, lsr #20
    30dc:			; <UNDEFINED> instruction: 0x0000a5b4
    30e0:	ldrdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    30e4:	andeq	fp, r0, sl, lsl r8
    30e8:	andeq	fp, r0, lr, lsr #18
    30ec:	andeq	fp, r0, r0, asr #20
    30f0:	andeq	sl, r0, ip, lsl #14
    30f4:	andeq	sl, r0, r6, lsr #5
    30f8:	andeq	sl, r0, ip, ror lr
    30fc:	strdeq	fp, [r0], -r0
    3100:	andeq	fp, r0, r6, ror #16
    3104:	ldrdeq	fp, [r0], -lr
    3108:	andeq	fp, r0, sl, asr #23
    310c:	andeq	fp, r0, r0, ror r9
    3110:	andeq	sp, r1, r8, asr #3
    3114:	andeq	fp, r0, r2, lsr #17
    3118:	andeq	fp, r0, ip, lsl #23
    311c:	andeq	fp, r0, r2, lsl #19
    3120:	andeq	fp, r0, r6, ror r8
    3124:	andeq	fp, r0, r2, ror #22
    3128:	muleq	r0, r8, r9
    312c:	andeq	sl, r0, sl, ror #3
    3130:			; <UNDEFINED> instruction: 0x0000b4b4
    3134:	andeq	fp, r0, r2, lsr r9
    3138:	andeq	fp, r0, ip, lsl fp
    313c:	andeq	fp, r0, r4, lsr #16
    3140:	muleq	r0, sl, r7
    3144:	andeq	fp, r0, sl, asr #21
    3148:	andeq	fp, r0, r8, lsr #8
    314c:	andeq	fp, r0, r2, lsr #14
    3150:	bleq	3f294 <ftello64@plt+0x3d040>
    3154:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    3158:	strbtmi	fp, [sl], -r2, lsl #24
    315c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    3160:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    3164:	ldrmi	sl, [sl], #776	; 0x308
    3168:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    316c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    3170:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    3174:			; <UNDEFINED> instruction: 0xf85a4b06
    3178:	stmdami	r6, {r0, r1, ip, sp}
    317c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    3180:	mcr	7, 6, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    3184:	ldmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3188:	andeq	ip, r1, r4, lsl #24
    318c:	andeq	r0, r0, r4, lsr r2
    3190:	andeq	r0, r0, r8, asr r2
    3194:	andeq	r0, r0, r4, ror #4
    3198:	ldr	r3, [pc, #20]	; 31b4 <ftello64@plt+0xf60>
    319c:	ldr	r2, [pc, #20]	; 31b8 <ftello64@plt+0xf64>
    31a0:	add	r3, pc, r3
    31a4:	ldr	r2, [r3, r2]
    31a8:	cmp	r2, #0
    31ac:	bxeq	lr
    31b0:	b	1f34 <__gmon_start__@plt>
    31b4:	andeq	ip, r1, r4, ror #23
    31b8:	andeq	r0, r0, r0, asr r2
    31bc:	blmi	1d51dc <ftello64@plt+0x1d2f88>
    31c0:	bmi	1d43a8 <ftello64@plt+0x1d2154>
    31c4:	addmi	r4, r3, #2063597568	; 0x7b000000
    31c8:	andle	r4, r3, sl, ror r4
    31cc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    31d0:	ldrmi	fp, [r8, -r3, lsl #2]
    31d4:	svclt	0x00004770
    31d8:	andeq	ip, r1, r8, lsl #30
    31dc:	andeq	ip, r1, r4, lsl #30
    31e0:	andeq	ip, r1, r0, asr #23
    31e4:	andeq	r0, r0, ip, lsr r2
    31e8:	stmdbmi	r9, {r3, fp, lr}
    31ec:	bmi	2543d4 <ftello64@plt+0x252180>
    31f0:	bne	2543dc <ftello64@plt+0x252188>
    31f4:	svceq	0x00cb447a
    31f8:			; <UNDEFINED> instruction: 0x01a1eb03
    31fc:	andle	r1, r3, r9, asr #32
    3200:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3204:	ldrmi	fp, [r8, -r3, lsl #2]
    3208:	svclt	0x00004770
    320c:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
    3210:	ldrdeq	ip, [r1], -r8
    3214:	muleq	r1, r4, fp
    3218:	andeq	r0, r0, ip, ror #4
    321c:	blmi	2b0644 <ftello64@plt+0x2ae3f0>
    3220:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    3224:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    3228:	blmi	2717dc <ftello64@plt+0x26f588>
    322c:	ldrdlt	r5, [r3, -r3]!
    3230:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    3234:			; <UNDEFINED> instruction: 0xf7fe6818
    3238:			; <UNDEFINED> instruction: 0xf7ffed0c
    323c:	blmi	1c3140 <ftello64@plt+0x1c0eec>
    3240:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3244:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    3248:	andeq	ip, r1, r6, lsr #29
    324c:	andeq	ip, r1, r4, ror #22
    3250:	andeq	r0, r0, r8, lsr r2
    3254:	andeq	ip, r1, sl, asr #27
    3258:	andeq	ip, r1, r6, lsl #29
    325c:	svclt	0x0000e7c4
    3260:	stmdavc	fp, {r1, fp, ip, sp, lr}
    3264:	movwle	r4, #12954	; 0x329a
    3268:	andcs	fp, r1, ip, lsl #31
    326c:	ldrbmi	r2, [r0, -r0]!
    3270:	rscscc	pc, pc, pc, asr #32
    3274:	svclt	0x00004770
    3278:			; <UNDEFINED> instruction: 0x4603297f
    327c:			; <UNDEFINED> instruction: 0xf5b1d90a
    3280:	tstle	ip, #0, 30
    3284:	svccc	0x0080f5b1
    3288:			; <UNDEFINED> instruction: 0xf5b1d308
    328c:			; <UNDEFINED> instruction: 0xd3241f00
    3290:	ldrbmi	r2, [r0, -r0]!
    3294:	strdvc	fp, [r1], -r8
    3298:	ldrbmi	r2, [r0, -r1]!
    329c:	bleq	2301a4 <ftello64@plt+0x22df50>
    32a0:	addne	pc, r5, #67108867	; 0x4000003
    32a4:	teqeq	pc, r1	; <UNPREDICTABLE>
    32a8:	andseq	pc, pc, r0, rrx
    32ac:	rsbseq	pc, pc, #98	; 0x62
    32b0:	cmneq	pc, r1, rrx	; <UNPREDICTABLE>
    32b4:	andcs	r7, r3, r8, lsl r0
    32b8:	addsvc	r7, r9, sl, asr r0
    32bc:			; <UNDEFINED> instruction: 0xb3284770
    32c0:			; <UNDEFINED> instruction: 0xf001098a
    32c4:			; <UNDEFINED> instruction: 0xf062013f
    32c8:			; <UNDEFINED> instruction: 0xf061023f
    32cc:	andvc	r0, r2, pc, ror r1
    32d0:	subsvc	r2, r9, r2
    32d4:	andcs	r4, r1, r0, ror r7
    32d8:	bicslt	r4, r8, r0, ror r7
    32dc:	vmov.i32	d27, #9437184	; 0x00900000
    32e0:	stceq	0, cr3, [ip], {5}
    32e4:	addne	pc, r5, #67108867	; 0x4000003
    32e8:	teqeq	pc, r1	; <UNPREDICTABLE>
    32ec:	streq	pc, [pc], #-100	; 32f4 <ftello64@plt+0x10a0>
    32f0:	rsbseq	pc, pc, r0, rrx
    32f4:	rsbseq	pc, pc, #98	; 0x62
    32f8:			; <UNDEFINED> instruction: 0xf0617058
    32fc:	andsvc	r0, ip, pc, ror r1
    3300:	addsvc	r2, sl, r4
    3304:			; <UNDEFINED> instruction: 0xf85d70d9
    3308:	ldrbmi	r4, [r0, -r4, lsl #22]!
    330c:	ldrbmi	r2, [r0, -r2]!
    3310:	ldrbmi	r2, [r0, -r3]!
    3314:	ldrbmi	r2, [r0, -r4]!
    3318:	ldrle	r0, [r6, #-1539]	; 0xfffff9fd
    331c:	mvneq	pc, #0
    3320:	andsle	r2, r6, r0, asr #23
    3324:	mvnseq	pc, #0
    3328:	andsle	r2, r0, r0, ror #23
    332c:	mvnseq	pc, #0
    3330:			; <UNDEFINED> instruction: 0xd0102bf0
    3334:	mvnseq	pc, #0
    3338:	strdle	r2, [lr], -r8
    333c:	rscseq	pc, lr, r0
    3340:	svclt	0x001428fc
    3344:	andcs	r2, r6, r0
    3348:	andcs	r4, r1, r0, ror r7
    334c:	andcs	r4, r3, r0, ror r7
    3350:	andcs	r4, r2, r0, ror r7
    3354:	andcs	r4, r4, r0, ror r7
    3358:	andcs	r4, r5, r0, ror r7
    335c:	svclt	0x00004770
    3360:	svcne	0x0088f5b0
    3364:	vld1.8	{d13-d16}, [r0 :64], r2
    3368:			; <UNDEFINED> instruction: 0xf02363ff
    336c:			; <UNDEFINED> instruction: 0xf5b30307
    3370:	andle	r4, fp, r8, asr pc
    3374:	cmnmi	sp, #160, 10	; 0x28000000	; <UNPREDICTABLE>
    3378:	blcs	7d22c0 <ftello64@plt+0x7d006c>
    337c:			; <UNDEFINED> instruction: 0xf64fd906
    3380:	orrmi	r7, r3, #-134217725	; 0xf8000003
    3384:	andcs	fp, r1, r4, lsl pc
    3388:	ldrbmi	r2, [r0, -r0]!
    338c:	ldrbmi	r2, [r0, -r0]!
    3390:	andcs	r4, r0, #2048	; 0x800
    3394:	andsvc	r4, sl, fp, ror r4
    3398:	svclt	0x00004770
    339c:	andeq	ip, r1, r8, lsr sp
    33a0:	andcs	r4, r0, #2048	; 0x800
    33a4:	subsvs	r4, sl, fp, ror r4
    33a8:	svclt	0x00004770
    33ac:	andeq	ip, r1, r8, lsr #26
    33b0:	teqeq	r0, #160, 2	; 0x28	; <UNPREDICTABLE>
    33b4:	bcs	26ff24 <ftello64@plt+0x26dcd0>
    33b8:			; <UNDEFINED> instruction: 0xf1a0d90d
    33bc:	blcs	144148 <ftello64@plt+0x141ef4>
    33c0:			; <UNDEFINED> instruction: 0xf1a0d907
    33c4:	blcs	1440d0 <ftello64@plt+0x141e7c>
    33c8:	ldmdacc	r7!, {r2, r4, r7, r8, r9, sl, fp, ip, sp, pc}
    33cc:	andseq	pc, r5, pc, rrx
    33d0:	ldmdacc	r7, {r4, r5, r6, r8, r9, sl, lr}^
    33d4:			; <UNDEFINED> instruction: 0x46184770
    33d8:	svclt	0x00004770
    33dc:	movwle	r4, #12936	; 0x3288
    33e0:	andcs	fp, r1, ip, lsl #31
    33e4:	ldrbmi	r2, [r0, -r0]!
    33e8:	rscscc	pc, pc, pc, asr #32
    33ec:	svclt	0x00004770
    33f0:	strcs	fp, [r0, #-1520]	; 0xfffffa10
    33f4:	ldrdgt	pc, [r0], -r0	; <UNPREDICTABLE>
    33f8:	bvs	fe1e1c38 <ftello64@plt+0xfe1df9e4>
    33fc:	adcmi	r1, lr, #1884160	; 0x1cc000
    3400:	cmpeq	r3, #323584	; 0x4f000
    3404:	blx	f9846 <ftello64@plt+0xf75f2>
    3408:	bl	7442c <ftello64@plt+0x721d8>
    340c:	stcpl	14, cr0, [ip, #-16]
    3410:			; <UNDEFINED> instruction: 0x2c001b14
    3414:	andle	sp, r9, r8, lsl #22
    3418:	ldmdbne	r3!, {r0, r2, r3, r4, r6, sl, fp, ip}^
    341c:	b	13d3edc <ftello64@plt+0x13d1c88>
    3420:	ldmle	r0!, {r0, r1, r4, r6, r8, r9}^
    3424:	ldcllt	0, cr2, [r0]
    3428:			; <UNDEFINED> instruction: 0xe7e7461e
    342c:	ldrdcc	pc, [r8], -lr
    3430:	cfldrdlt	mvd4, [r0, #96]!	; 0x60
    3434:	stmdavs	r0, {r0, r1, r4, r6, fp, sp, lr}
    3438:	ldmdavs	fp, {r0, r3, fp, sp, lr}
    343c:	ldrmi	r4, [r9], #-1048	; 0xfffffbe8
    3440:	bllt	fffc1440 <ftello64@plt+0xfffbf1ec>
    3444:	cfmvdhrne	mvd5, fp
    3448:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    344c:	svclt	0x00181e0c
    3450:	eormi	r2, r5, #16777216	; 0x1000000
    3454:	stmdacs	r0, {r1, r3, r8, ip, lr, pc}
    3458:	strtmi	fp, [r3], -ip, lsl #30
    345c:	stmdblt	r3, {r8, r9, sp}^
    3460:	svclt	0x000c2900
    3464:	andcs	r4, r0, r8, lsr #12
    3468:			; <UNDEFINED> instruction: 0x4770bc30
    346c:			; <UNDEFINED> instruction: 0xf7febc30
    3470:			; <UNDEFINED> instruction: 0xf04fbbe7
    3474:	udf	#29455	; 0x730f
    3478:	svcne	0x0005b5f8
    347c:	ldrmi	r4, [r6], -pc, lsl #12
    3480:			; <UNDEFINED> instruction: 0xf8552400
    3484:	ldrtmi	r0, [r1], -r4, lsl #30
    3488:			; <UNDEFINED> instruction: 0xffdcf7ff
    348c:	strcc	fp, [r1], #-296	; 0xfffffed8
    3490:	ldrhle	r4, [r6, #44]!	; 0x2c
    3494:	rscscc	pc, pc, pc, asr #32
    3498:			; <UNDEFINED> instruction: 0x4620bdf8
    349c:	svclt	0x0000bdf8
    34a0:	mvnsmi	lr, sp, lsr #18
    34a4:	stcmi	0, cr11, [r9, #-536]!	; 0xfffffde8
    34a8:			; <UNDEFINED> instruction: 0x4c29aa03
    34ac:	ldrbtmi	sl, [sp], #-2818	; 0xfffff4fe
    34b0:	mrscs	r9, R9_usr
    34b4:	stmdbpl	ip!, {r0, r1, r2, r9, sp}
    34b8:	stmdavs	r4!, {r2, r8, sl, sp}
    34bc:			; <UNDEFINED> instruction: 0xf04f9405
    34c0:	strmi	r0, [r4], -r0, lsl #8
    34c4:			; <UNDEFINED> instruction: 0xf7fe9503
    34c8:	stmdacs	r0, {r1, r3, r6, r7, sl, fp, sp, lr, pc}
    34cc:	blls	fa0dc <ftello64@plt+0xf7e88>
    34d0:	andsle	r4, fp, fp, lsr #5
    34d4:	strcs	sl, [r4, -r4, lsl #28]
    34d8:	tstcs	r1, r7, lsl #4
    34dc:			; <UNDEFINED> instruction: 0x46204633
    34e0:	vst1.8	{d25}, [pc], r0
    34e4:	strls	r0, [r4, #-1280]	; 0xfffffb00
    34e8:	bl	fefc14e8 <ftello64@plt+0xfefbf294>
    34ec:	blle	50d4f4 <ftello64@plt+0x50b2a0>
    34f0:	bmi	60b4fc <ftello64@plt+0x6092a8>
    34f4:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
    34f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    34fc:	subsmi	r9, sl, r5, lsl #22
    3500:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3504:	andlt	sp, r6, r0, lsr #2
    3508:	ldrhhi	lr, [r0, #141]!	; 0x8d
    350c:			; <UNDEFINED> instruction: 0xf1b39b02
    3510:	svclt	0x00287f80
    3514:	bicsle	r2, sp, #0
    3518:			; <UNDEFINED> instruction: 0xf7fee7eb
    351c:	stmdavs	r3, {r1, r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
    3520:	blcs	14f28 <ftello64@plt+0x12cd4>
    3524:	ldrtmi	sp, [r3], -r4, ror #27
    3528:	eorcs	r4, r0, #32, 12	; 0x2000000
    352c:	strls	r2, [r0, -r1, lsl #2]
    3530:			; <UNDEFINED> instruction: 0xf7fe9504
    3534:	stmdacs	r0, {r1, r3, r4, r7, r8, r9, fp, sp, lr, pc}
    3538:			; <UNDEFINED> instruction: 0xf8d8dada
    353c:	stmdacs	r0, {}	; <UNPREDICTABLE>
    3540:	submi	fp, r0, #200, 30	; 0x320
    3544:			; <UNDEFINED> instruction: 0xe7d3dcd5
    3548:	ldc	7, cr15, [sl], {254}	; 0xfe
    354c:	ldrdeq	ip, [r1], -sl
    3550:	andeq	r0, r0, r0, asr #4
    3554:	muleq	r1, r2, r8
    3558:	svcmi	0x00f0e92d
    355c:			; <UNDEFINED> instruction: 0xf8df461d
    3560:	addslt	r8, pc, r8, asr #2
    3564:	ldrbtmi	r0, [r8], #83	; 0x53
    3568:	svclt	0x00489f29
    356c:	strle	r2, [r3], #-1024	; 0xfffffc00
    3570:	svclt	0x00b82a00
    3574:	sbcslt	r4, r4, #536870917	; 0x20000005
    3578:	movweq	pc, #28673	; 0x7001	; <UNPREDICTABLE>
    357c:	strbeq	pc, [r6], r1, asr #7	; <UNPREDICTABLE>
    3580:	stccs	3, cr9, [r0, #-96]	; 0xffffffa0
    3584:	stmdavc	fp!, {r0, r1, r2, r3, r4, r5, r6, ip, lr, pc}
    3588:	subsle	r2, r8, r0, lsl #22
    358c:	bmi	1215ab0 <ftello64@plt+0x121385c>
    3590:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    3594:	blcs	2a23c <ftello64@plt+0x27fe8>
    3598:			; <UNDEFINED> instruction: 0xf8dfd158
    359c:	tstls	ip, #24, 2
    35a0:			; <UNDEFINED> instruction: 0xf8cd44f9
    35a4:	svccs	0x00009068
    35a8:	ldmdavc	fp!, {r1, r3, r4, r6, ip, lr, pc}
    35ac:	cmnle	r3, r0, lsl #22
    35b0:	ldrbtmi	r4, [pc], #-3905	; 35b8 <ftello64@plt+0x1364>
    35b4:			; <UNDEFINED> instruction: 0x971b9719
    35b8:	subsle	r2, r7, r0, lsl #24
    35bc:	ldrsbt	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    35c0:			; <UNDEFINED> instruction: 0xf8df2301
    35c4:	ldrbtmi	sl, [lr], #252	; 0xfc
    35c8:	ldrbtmi	r9, [sl], #797	; 0x31d
    35cc:	ldrsbtlt	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    35d0:	mvnscc	pc, #79	; 0x4f
    35d4:	ldrsbtgt	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    35d8:	andlt	pc, fp, r8, asr r8	; <UNPREDICTABLE>
    35dc:	stmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
    35e0:	andcs	r5, r1, #4, 4	; 0x40000000
    35e4:	ldrdpl	pc, [r0], -fp
    35e8:	bmi	3fdd24 <ftello64@plt+0x3fbad0>
    35ec:			; <UNDEFINED> instruction: 0x96029c1d
    35f0:	stmib	sp, {r3, r4, r9, sl, fp, ip, pc}^
    35f4:	cfldrsls	mvf14, [fp], {13}
    35f8:	cfldr32mi	mvfx9, [r4, #-92]!	; 0xffffffa4
    35fc:	strvc	lr, [fp], #-2509	; 0xfffff633
    3600:	ldrbtmi	r9, [sp], #-3097	; 0xfffff3e7
    3604:	vst4.8	{d25,d27,d29,d31}, [pc], r3
    3608:			; <UNDEFINED> instruction: 0xf8cd6100
    360c:	strls	ip, [sl], #-0
    3610:			; <UNDEFINED> instruction: 0x96019c1a
    3614:	ldrpl	lr, [r5, #-2509]	; 0xfffff633
    3618:	cfstrsls	mvf9, [r8], #-36	; 0xffffffdc
    361c:	ldrpl	lr, [r3, #-2509]	; 0xfffff633
    3620:	cfldrsls	mvf9, [ip], {8}
    3624:	strls	lr, [r6], #-2509	; 0xfffff633
    3628:	ldrpl	lr, [r1, #-2509]	; 0xfffff633
    362c:	mcr	7, 0, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    3630:	svcvs	0x0000f5b0
    3634:	andcs	sp, r0, ip, lsr #4
    3638:	pop	{r0, r1, r2, r3, r4, ip, sp, pc}
    363c:	stcmi	15, cr8, [r4, #-960]!	; 0xfffffc40
    3640:	ldrbtmi	r9, [sp], #-2856	; 0xfffff4d8
    3644:	strtmi	r4, [sl], -r9, lsr #12
    3648:	adcle	r2, r6, r0, lsl #22
    364c:			; <UNDEFINED> instruction: 0xf8df2301
    3650:	tstls	ip, #132	; 0x84
    3654:	ldrbtmi	r4, [r9], #2848	; 0xb20
    3658:	tstls	sl, #2063597568	; 0x7b000000
    365c:			; <UNDEFINED> instruction: 0xd1a42f00
    3660:	ldrbtmi	r4, [pc], #-3870	; 3668 <ftello64@plt+0x1414>
    3664:			; <UNDEFINED> instruction: 0x971b9719
    3668:			; <UNDEFINED> instruction: 0xd1a72c00
    366c:	ldrsbt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    3670:	ldrbtmi	r9, [lr], #1053	; 0x41d
    3674:			; <UNDEFINED> instruction: 0xe7a946f2
    3678:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
    367c:	blmi	6a82e8 <ftello64@plt+0x6a6094>
    3680:	tstls	fp, #2063597568	; 0x7b000000
    3684:	ldcmi	7, cr14, [r9, #-608]	; 0xfffffda0
    3688:			; <UNDEFINED> instruction: 0x4629447d
    368c:	str	r4, [r1, sl, lsr #12]
    3690:	andscs	r4, r2, #23552	; 0x5c00
    3694:	tstcs	r1, r7, lsl r8
    3698:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    369c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    36a0:	bl	ff5c16a0 <ftello64@plt+0xff5bf44c>
    36a4:	stc	7, cr15, [ip, #1016]!	; 0x3f8
    36a8:	andeq	ip, r1, r2, lsr #16
    36ac:	muleq	r0, ip, r9
    36b0:	andeq	r9, r0, r6, lsr #19
    36b4:			; <UNDEFINED> instruction: 0x0000afb8
    36b8:	andeq	sl, r0, r6, lsr #31
    36bc:	andeq	r9, r0, r2, lsl #19
    36c0:	andeq	r9, r0, lr, ror #18
    36c4:	andeq	r0, r0, r8, ror #4
    36c8:	andeq	r9, r0, r0, lsl #19
    36cc:	andeq	sl, r0, r6, asr pc
    36d0:	andeq	sl, r0, r6, lsl pc
    36d4:	andeq	r9, r0, r6, ror #17
    36d8:	andeq	r9, r0, r0, ror #17
    36dc:	strdeq	sl, [r0], -r6
    36e0:	andeq	sl, r0, r6, ror #29
    36e4:	ldrdeq	r9, [r0], -r6
    36e8:			; <UNDEFINED> instruction: 0x000098b8
    36ec:	ldrdeq	sl, [r0], -r0
    36f0:	andeq	r0, r0, r8, asr #4
    36f4:	andeq	r9, r0, r4, lsr r9
    36f8:	svcmi	0x00f0e92d
    36fc:	ldcmi	6, cr4, [r5], #-612	; 0xfffffd9c
    3700:	ldcleq	6, cr15, [r4, #-692]	; 0xfffffd4c
    3704:	vstrge	d4, [fp, #-208]	; 0xffffff30
    3708:	mrcmi	4, 1, r4, cr4, cr12, {3}
    370c:	strmi	r4, [r8], r7, lsl #12
    3710:	ldrbtmi	r5, [lr], #-2275	; 0xfffff71d
    3714:			; <UNDEFINED> instruction: 0x46284693
    3718:			; <UNDEFINED> instruction: 0xf8cd681b
    371c:			; <UNDEFINED> instruction: 0xf04f384c
    3720:			; <UNDEFINED> instruction: 0xf8dd0300
    3724:	eorcs	r3, r0, #120, 16	; 0x780000
    3728:			; <UNDEFINED> instruction: 0xf8dd2100
    372c:	stcge	8, cr10, [r4], {124}	; 0x7c
    3730:			; <UNDEFINED> instruction: 0xf7fe9303
    3734:	ldmdavs	r3!, {r1, r2, r3, r7, sl, fp, sp, lr, pc}
    3738:	stmib	r4, {sp}^
    373c:	addmi	r0, r3, #0
    3740:	andeq	lr, r2, r4, asr #19
    3744:	andeq	lr, r4, r4, asr #19
    3748:	blle	b5bdd0 <ftello64@plt+0xb59b7c>
    374c:	ldrtmi	r9, [r9], -r3, lsl #22
    3750:			; <UNDEFINED> instruction: 0x4642af13
    3754:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
    3758:	ldrbmi	r9, [fp], -r0, lsl #6
    375c:	mrc2	7, 7, pc, cr12, cr15, {7}
    3760:			; <UNDEFINED> instruction: 0xf7fe4638
    3764:	strmi	lr, [r3], -r0, lsr #24
    3768:	ldrdeq	lr, [r1, -r6]
    376c:	movwvc	lr, #2501	; 0x9c5
    3770:	strcs	sl, [r4, -sp, lsl #22]
    3774:	andeq	lr, r3, r3, lsl #17
    3778:			; <UNDEFINED> instruction: 0xf7fe4650
    377c:			; <UNDEFINED> instruction: 0xf44fec14
    3780:			; <UNDEFINED> instruction: 0xf8c54280
    3784:	stmib	r4, {r4, sp, pc}^
    3788:	strmi	r5, [r3], -r2, lsl #14
    378c:	ldrdeq	lr, [r3, -r6]
    3790:	blge	45bd44 <ftello64@plt+0x459af0>
    3794:	andeq	lr, r3, r3, lsl #17
    3798:	ldmdavs	r0!, {r0, r5, r9, sl, lr}
    379c:	b	ff4c179c <ftello64@plt+0xff4bf548>
    37a0:	svclt	0x00a82800
    37a4:	blle	38b7b0 <ftello64@plt+0x38955c>
    37a8:	blmi	2d5fe4 <ftello64@plt+0x2d3d90>
    37ac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    37b0:			; <UNDEFINED> instruction: 0xf8dd681a
    37b4:	subsmi	r3, sl, ip, asr #16
    37b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    37bc:			; <UNDEFINED> instruction: 0xf60dd108
    37c0:	pop	{r2, r4, r6, r8, sl, fp}
    37c4:			; <UNDEFINED> instruction: 0xf7fe8ff0
    37c8:	stmdavs	r0, {r3, r4, sl, fp, sp, lr, pc}
    37cc:	strb	r4, [fp, r0, asr #4]!
    37d0:	b	ff5c17d0 <ftello64@plt+0xff5bf57c>
    37d4:	andeq	ip, r1, r0, lsl #13
    37d8:	andeq	r0, r0, r0, asr #4
    37dc:	andeq	ip, r1, lr, ror #17
    37e0:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
    37e4:	stmdavs	r4, {r3, r4, r5, r8, sl, ip, sp, pc}
    37e8:			; <UNDEFINED> instruction: 0x4605b15c
    37ec:			; <UNDEFINED> instruction: 0xf7fe4620
    37f0:			; <UNDEFINED> instruction: 0x4601ebda
    37f4:	tstcc	r1, r0, lsr #12
    37f8:	b	ffbc17f8 <ftello64@plt+0xffbbf5a4>
    37fc:	tstlt	r0, r4, lsl #12
    3800:	strtmi	r6, [r0], -r8, lsr #32
    3804:	svclt	0x0000bd38
    3808:			; <UNDEFINED> instruction: 0x4607b5f8
    380c:	strmi	fp, [lr], -r0, lsl #3
    3810:	cmnlt	r9, r1, lsl #16
    3814:	strmi	r1, [r5], -r4, asr #24
    3818:			; <UNDEFINED> instruction: 0xf7fe4630
    381c:	stmdacs	r0, {r4, r6, r7, r8, r9, fp, sp, lr, pc}
    3820:	strtmi	fp, [r5], -r8, lsl #30
    3824:	blne	8187c <ftello64@plt+0x7f628>
    3828:	mvnsle	r2, r0, lsl #18
    382c:	eorvc	r2, fp, r0, lsl #6
    3830:	ldcllt	6, cr4, [r8, #224]!	; 0xe0
    3834:	ldrb	r4, [r9, r5, lsl #12]!
    3838:	strlt	r4, [r8, #-2055]	; 0xfffff7f9
    383c:			; <UNDEFINED> instruction: 0xf7fe4478
    3840:	teqlt	r8, sl, asr #22
    3844:	ldrbtmi	r4, [r9], #-2309	; 0xfffff6fb
    3848:	ldmib	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    384c:			; <UNDEFINED> instruction: 0xf080fab0
    3850:	vstrlt.16	s0, [r8, #-128]	; 0xffffff80	; <UNPREDICTABLE>
    3854:	stclt	0, cr2, [r8, #-4]
    3858:			; <UNDEFINED> instruction: 0x000097b4
    385c:			; <UNDEFINED> instruction: 0x000097b2
    3860:	bmi	b708a4 <ftello64@plt+0xb6e650>
    3864:	strdlt	fp, [r3], r0
    3868:	blmi	b2f090 <ftello64@plt+0xb2ce3c>
    386c:			; <UNDEFINED> instruction: 0xf856447a
    3870:	ldmpl	r3, {r2, r8, r9, fp, ip, sp, lr}^
    3874:	movwls	r6, #6171	; 0x181b
    3878:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    387c:	svccs	0x00009600
    3880:	ldrtmi	sp, [r8], -r0, asr #32
    3884:			; <UNDEFINED> instruction: 0xf7fe1d34
    3888:	blls	27e6c8 <ftello64@plt+0x27c474>
    388c:	strmi	r9, [r5], -r0, lsl #8
    3890:			; <UNDEFINED> instruction: 0x4618b1f3
    3894:	bl	fe1c1894 <ftello64@plt+0xfe1bf640>
    3898:	strmi	r3, [r5], #-1028	; 0xfffffbfc
    389c:			; <UNDEFINED> instruction: 0xf8549400
    38a0:			; <UNDEFINED> instruction: 0xb1a80c04
    38a4:	bl	1fc18a4 <ftello64@plt+0x1fbf650>
    38a8:	addmi	r4, r3, #-1409286141	; 0xac000003
    38ac:	strcs	sp, [r0], #-756	; 0xfffffd0c
    38b0:	blmi	696124 <ftello64@plt+0x693ed0>
    38b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    38b8:	blls	5d928 <ftello64@plt+0x5b6d4>
    38bc:			; <UNDEFINED> instruction: 0xf04f405a
    38c0:			; <UNDEFINED> instruction: 0xd1270300
    38c4:	andlt	r4, r3, r0, lsr #12
    38c8:	ldrhtmi	lr, [r0], #141	; 0x8d
    38cc:	ldrbmi	fp, [r0, -r4]!
    38d0:	stmdacs	r1, {r3, r5, r6, sl, fp, ip}
    38d4:	andcs	fp, r1, r8, lsr pc
    38d8:	bl	3c18d8 <ftello64@plt+0x3bf684>
    38dc:	stmdacs	r0, {r2, r9, sl, lr}
    38e0:	ldrtmi	sp, [r9], -r6, ror #1
    38e4:			; <UNDEFINED> instruction: 0xf7fe3604
    38e8:	stmdbls	r9, {r6, r9, fp, sp, lr, pc}
    38ec:	stmdbcs	r0, {r9, sl, ip, pc}
    38f0:			; <UNDEFINED> instruction: 0x3604d0de
    38f4:	b	e418f4 <ftello64@plt+0xe3f6a0>
    38f8:			; <UNDEFINED> instruction: 0xf8569600
    38fc:	stmdbcs	r0, {r2, sl, fp, ip}
    3900:			; <UNDEFINED> instruction: 0xe7d5d1f7
    3904:			; <UNDEFINED> instruction: 0xf7fe2001
    3908:			; <UNDEFINED> instruction: 0x4604eaf8
    390c:	sbcle	r2, pc, r0, lsl #16
    3910:	strb	r7, [sp, r7, lsr #32]
    3914:	b	d41914 <ftello64@plt+0xd3f6c0>
    3918:	andeq	ip, r1, ip, lsl r5
    391c:	andeq	r0, r0, r0, asr #4
    3920:	ldrdeq	ip, [r1], -r4
    3924:			; <UNDEFINED> instruction: 0x460db538
    3928:			; <UNDEFINED> instruction: 0xf7fe6800
    392c:			; <UNDEFINED> instruction: 0x4604e998
    3930:			; <UNDEFINED> instruction: 0xf7fe6828
    3934:			; <UNDEFINED> instruction: 0x4601e994
    3938:	pop	{r5, r9, sl, lr}
    393c:			; <UNDEFINED> instruction: 0xf7fe4038
    3940:	svclt	0x0000b97f
    3944:	tstcs	pc, r8, lsr r5	; <UNPREDICTABLE>
    3948:			; <UNDEFINED> instruction: 0xf7fe4604
    394c:	stmdacs	r0, {r2, r3, r8, r9, fp, sp, lr, pc}
    3950:	strcs	fp, [r0, #-4008]	; 0xfffff058
    3954:	strtmi	sp, [r0], -r5, lsl #22
    3958:			; <UNDEFINED> instruction: 0xf7fe2112
    395c:	strtmi	lr, [r8], -r4, lsl #22
    3960:			; <UNDEFINED> instruction: 0xf7febd38
    3964:	stmdavs	r3, {r1, r3, r6, r8, r9, fp, sp, lr, pc}
    3968:			; <UNDEFINED> instruction: 0xf1c32b00
    396c:	cfldr64le	mvdx0, [r2]
    3970:	svclt	0x0000e7f5
    3974:	cfstr32mi	mvfx11, [r8], {16}
    3978:	stmdbvs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    397c:	blle	ce584 <ftello64@plt+0xcc330>
    3980:	andcs	fp, r1, r4, lsl pc
    3984:	ldclt	0, cr2, [r0, #-0]
    3988:	stmdb	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    398c:	svclt	0x00d42800
    3990:	andcs	r2, r1, r0
    3994:	ldflts	f6, [r0, #-384]	; 0xfffffe80
    3998:	andeq	ip, r1, r8, lsl #13
    399c:	vsli.64	<illegal reg q5.5>, q12, #63	; 0x3f
    39a0:			; <UNDEFINED> instruction: 0xf04f8f5b
    39a4:	svcmi	0x001832ff
    39a8:	ldrbtmi	r4, [pc], #-3352	; 39b0 <ftello64@plt+0x175c>
    39ac:	ldrbtmi	r1, [sp], #-3387	; 0xfffff2c5
    39b0:	svcmi	0x0000e853
    39b4:	tstle	r3, r0, lsl #24
    39b8:	tstcs	r0, r3, asr #16
    39bc:	mvnsle	r2, r0, lsl #18
    39c0:	vrshr.u64	d4, d4, #1
    39c4:	andle	r8, fp, fp, asr pc
    39c8:	andscs	fp, r4, r4, asr #18
    39cc:	b	ff6419cc <ftello64@plt+0xff63f778>
    39d0:			; <UNDEFINED> instruction: 0x46047a3e
    39d4:	blmi	3aff14 <ftello64@plt+0x3adcc0>
    39d8:	subsvs	r4, ip, fp, ror r4
    39dc:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    39e0:	ldrhtmi	lr, [r8], #141	; 0x8d
    39e4:			; <UNDEFINED> instruction: 0xf7fe2014
    39e8:	blmi	2b2514 <ftello64@plt+0x2b02c0>
    39ec:	bmi	2952b8 <ftello64@plt+0x293064>
    39f0:	stmiapl	fp!, {r4, r5, r9, sl, lr}^
    39f4:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    39f8:	ldmib	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    39fc:	movwcs	fp, #6416	; 0x1910
    3a00:			; <UNDEFINED> instruction: 0xe7e8723b
    3a04:			; <UNDEFINED> instruction: 0xe7e9607e
    3a08:	andeq	ip, r1, r2, lsr #14
    3a0c:	ldrdeq	ip, [r1], -sl
    3a10:	strdeq	ip, [r1], -r4
    3a14:	andeq	r0, r0, r4, asr r2
    3a18:			; <UNDEFINED> instruction: 0xfffff9a9
    3a1c:	ldrblt	r4, [r0, #-2064]!	; 0xfffff7f0
    3a20:			; <UNDEFINED> instruction: 0xf7fe4478
    3a24:	vstrmi	d14, [pc, #-784]	; 371c <ftello64@plt+0x14c8>
    3a28:	stccs	8, cr5, [r0], {44}	; 0x2c
    3a2c:	svclt	0x00ccd004
    3a30:	strcs	r2, [r0], #-1025	; 0xfffffbff
    3a34:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    3a38:			; <UNDEFINED> instruction: 0xffb0f7ff
    3a3c:			; <UNDEFINED> instruction: 0xf7fe4606
    3a40:	addmi	lr, r6, #44, 18	; 0xb0000
    3a44:	svclt	0x00084808
    3a48:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
    3a4c:			; <UNDEFINED> instruction: 0xf04fbf14
    3a50:			; <UNDEFINED> instruction: 0x462636ff
    3a54:	bl	feac1a54 <ftello64@plt+0xfeabf800>
    3a58:	strtmi	r5, [r0], -lr, lsr #32
    3a5c:	svclt	0x0000bd70
    3a60:	muleq	r1, r4, r5
    3a64:	andeq	r0, r0, ip, lsl r0
    3a68:	andeq	ip, r1, sl, ror #10
    3a6c:	subsle	r2, r1, r0, lsl #16
    3a70:			; <UNDEFINED> instruction: 0x4604b538
    3a74:	ldccs	8, cr7, [r1, #-20]!	; 0xffffffec
    3a78:	stmdbmi	r8!, {r0, r1, r6, ip, lr, pc}
    3a7c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3a80:	ldmib	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3a84:	eorsle	r2, pc, r0, lsl #16
    3a88:	strtmi	r4, [r0], -r5, lsr #18
    3a8c:			; <UNDEFINED> instruction: 0xf7fe4479
    3a90:	stmdacs	r0, {r4, r5, r7, r8, fp, sp, lr, pc}
    3a94:	stmdbmi	r3!, {r3, r4, r5, ip, lr, pc}
    3a98:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3a9c:	stmib	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3aa0:	stmdbmi	r1!, {r4, r7, r8, r9, ip, sp, pc}
    3aa4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3aa8:	stmib	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3aac:	ldmdbmi	pc, {r5, r6, r8, r9, ip, sp, pc}	; <UNPREDICTABLE>
    3ab0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3ab4:	ldmib	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3ab8:	ldccs	3, cr11, [r0, #-192]!	; 0xffffff40
    3abc:	ldmdbmi	ip, {r1, r2, r5, ip, lr, pc}
    3ac0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3ac4:	ldmib	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3ac8:	ldmdbmi	sl, {r4, r6, r7, r8, ip, sp, pc}
    3acc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3ad0:	stmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3ad4:	ldmdbmi	r8, {r5, r7, r8, ip, sp, pc}
    3ad8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3adc:	stmib	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3ae0:	ldmdbmi	r6, {r4, r5, r6, r8, ip, sp, pc}
    3ae4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3ae8:	stmib	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3aec:	ldmdbmi	r4, {r6, r8, ip, sp, pc}
    3af0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3af4:	ldmdb	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3af8:	svclt	0x00182800
    3afc:	andseq	pc, r5, pc, rrx
    3b00:	stmdavc	r3, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
    3b04:			; <UNDEFINED> instruction: 0xd1b82b00
    3b08:	ldclt	0, cr2, [r8, #-4]!
    3b0c:	stmdacs	r0, {r5, r6, fp, ip, sp, lr}
    3b10:	ldfltd	f5, [r8, #-852]!	; 0xfffffcac
    3b14:	andseq	pc, r5, pc, rrx
    3b18:	svclt	0x00004770
    3b1c:	andeq	r9, r0, r2, lsl #11
    3b20:	andeq	sl, r0, r4, lsr #9
    3b24:	andeq	r9, r0, sl, ror #10
    3b28:	andeq	sl, r0, r6, ror #12
    3b2c:	muleq	r0, r6, fp
    3b30:	andeq	r9, r0, sl, asr #10
    3b34:	andeq	r9, r0, r2, asr #10
    3b38:	andeq	r9, r0, lr, ror #28
    3b3c:	andeq	r9, r0, lr, lsr #10
    3b40:	andeq	r9, r0, r6, lsr #10
    3b44:			; <UNDEFINED> instruction: 0xf7feb508
    3b48:	tstlt	r0, r6, asr #19
    3b4c:			; <UNDEFINED> instruction: 0x4008e8bd
    3b50:			; <UNDEFINED> instruction: 0xf06fe78c
    3b54:	stclt	0, cr0, [r8, #-20]	; 0xffffffec
    3b58:	cfstr32mi	mvfx11, [r5], #-224	; 0xffffff20
    3b5c:	stmibvs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    3b60:	blle	18e768 <ftello64@plt+0x18c514>
    3b64:	ldrbtmi	r4, [fp], #-2851	; 0xfffff4dd
    3b68:	stmdacc	r0, {r3, r4, r7, r8, fp, sp, lr}
    3b6c:	andcs	fp, r1, r8, lsl pc
    3b70:	stmdami	r1!, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    3b74:			; <UNDEFINED> instruction: 0xf7ff4478
    3b78:	stmdacs	r0, {r0, r2, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    3b7c:	lslvs	sp, r1, #22
    3b80:	ldmdami	lr, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    3b84:			; <UNDEFINED> instruction: 0xf7fe4478
    3b88:	strmi	lr, [r5], -r6, lsr #19
    3b8c:	movwcs	fp, #272	; 0x110
    3b90:	strb	r6, [r7, r3, lsr #3]!
    3b94:			; <UNDEFINED> instruction: 0xff02f7ff
    3b98:	andle	r2, pc, r1, lsl #16
    3b9c:	blcs	1e330 <ftello64@plt+0x1c0dc>
    3ba0:	blmi	5fa7f8 <ftello64@plt+0x5f85a4>
    3ba4:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3ba8:			; <UNDEFINED> instruction: 0xf7ffb173
    3bac:	bmi	5834c8 <ftello64@plt+0x581274>
    3bb0:	movweq	pc, #4224	; 0x1080	; <UNPREDICTABLE>
    3bb4:	sbcslt	r4, fp, #2046820352	; 0x7a000000
    3bb8:	bfi	r6, r3, #3, #17
    3bbc:	mrc2	7, 1, pc, cr12, cr15, {7}
    3bc0:	andeq	pc, r1, r0, lsl #1
    3bc4:	ldrb	fp, [sl, r0, asr #5]
    3bc8:	ldrb	r2, [r0, r1]!
    3bcc:			; <UNDEFINED> instruction: 0xf7fe2001
    3bd0:	stmdacs	r0, {r1, r2, r8, r9, fp, sp, lr, pc}
    3bd4:	strtmi	sp, [r8], -r4, lsl #24
    3bd8:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
    3bdc:	ubfx	r6, r8, #3, #1
    3be0:			; <UNDEFINED> instruction: 0xf7fe2002
    3be4:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    3be8:	ldrdcs	fp, [r0], -r4
    3bec:	ldrb	r2, [r3, r1]!
    3bf0:	andeq	ip, r1, r4, lsr #9
    3bf4:	muleq	r1, sl, r4
    3bf8:	andeq	r9, r0, r8, lsr #9
    3bfc:	andeq	r9, r0, r8, lsr #9
    3c00:	andeq	ip, r1, ip, asr r4
    3c04:	andeq	ip, r1, ip, asr #8
    3c08:	andeq	ip, r1, r6, lsr #8
    3c0c:	blmi	1e165f0 <ftello64@plt+0x1e1439c>
    3c10:	push	{r1, r3, r4, r5, r6, sl, lr}
    3c14:			; <UNDEFINED> instruction: 0x46054ff0
    3c18:			; <UNDEFINED> instruction: 0xb09758d3
    3c1c:	strmi	r7, [ip], -r8, lsl #20
    3c20:	tstls	r5, #1769472	; 0x1b0000
    3c24:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3c28:	ldmib	r5, {r1, r2, r3, fp, sp, lr}^
    3c2c:			; <UNDEFINED> instruction: 0xf04f2302
    3c30:	stmdbvs	r9, {r8, fp}
    3c34:			; <UNDEFINED> instruction: 0xf8cd1992
    3c38:			; <UNDEFINED> instruction: 0xf1439044
    3c3c:			; <UNDEFINED> instruction: 0xf8cd0300
    3c40:	stmib	sp, {r4, r6, ip, pc}^
    3c44:	tstls	r3, pc, lsl #6
    3c48:	subeq	pc, r4, sp, lsl #17
    3c4c:	subls	pc, r8, sp, asr #17
    3c50:	cmnle	sp, r0, lsl #16
    3c54:	stmdavs	r8!, {r0, r2, ip, pc}
    3c58:	b	fff41c58 <ftello64@plt+0xfff3fa04>
    3c5c:	andcs	r6, r1, #2818048	; 0x2b0000
    3c60:	andls	r4, r0, lr, lsl #12
    3c64:	stmdage	pc, {r3, r4, r8, sp}	; <UNPREDICTABLE>
    3c68:			; <UNDEFINED> instruction: 0xf7fe9601
    3c6c:	ldmib	r5, {r1, r4, r5, r6, r7, fp, sp, lr, pc}^
    3c70:	movwcc	r3, #4612	; 0x1204
    3c74:			; <UNDEFINED> instruction: 0xf142612b
    3c78:	cmnvs	sl, r0, lsl #4
    3c7c:	bcs	2250c <ftello64@plt+0x202b8>
    3c80:	addshi	pc, r6, r0, asr #32
    3c84:	blcs	1e118 <ftello64@plt+0x1bec4>
    3c88:	adchi	pc, r4, r0
    3c8c:	ldmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    3c90:	strtmi	r2, [pc], -r0, lsl #12
    3c94:			; <UNDEFINED> instruction: 0xf04f46a0
    3c98:			; <UNDEFINED> instruction: 0xf04f0a00
    3c9c:	stmib	sp, {r8, r9, fp}^
    3ca0:	eorcs	sl, r0, #2048	; 0x800
    3ca4:	strbmi	r2, [r8], -r0, lsl #2
    3ca8:	ldmib	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3cac:	ldrdcc	pc, [ip], -r8
    3cb0:	ldrdeq	lr, [r2, -r7]
    3cb4:	ldmibne	sp, {r0, r9, sp}
    3cb8:	blge	be41c <ftello64@plt+0xbc1c8>
    3cbc:			; <UNDEFINED> instruction: 0x3614599b
    3cc0:	ldmib	r7, {r6, r7, fp, ip}^
    3cc4:			; <UNDEFINED> instruction: 0xf1413402
    3cc8:	stmib	sp, {r8}^
    3ccc:	stmdavs	r8!, {r0, r1, r2, r8}^
    3cd0:	ldmdane	fp, {r5, r8, sp}
    3cd4:			; <UNDEFINED> instruction: 0xf1444648
    3cd8:	stmib	sp, {sl}^
    3cdc:	stmiavs	ip!, {r0, r3, sl, ip, sp}
    3ce0:	bl	69ddd4 <ftello64@plt+0x69bb80>
    3ce4:			; <UNDEFINED> instruction: 0xf14b0a04
    3ce8:	stmib	sp, {r8, r9, fp}^
    3cec:	stmiavs	ip!, {r0, r1, r3, r8, r9, fp, sp, pc}^
    3cf0:	bhi	b28d2c <ftello64@plt+0xb26ad8>
    3cf4:	eorsmi	pc, r8, sp, lsr #17
    3cf8:	stmia	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3cfc:			; <UNDEFINED> instruction: 0xf8d89b02
    3d00:	movwcc	r2, #4112	; 0x1010
    3d04:	blls	e8914 <ftello64@plt+0xe66c0>
    3d08:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
    3d0c:	ldmib	sp, {r0, r1, r8, r9, ip, pc}^
    3d10:	movwcs	r0, #258	; 0x102
    3d14:	svclt	0x00084299
    3d18:	bicle	r4, r2, #144, 4
    3d1c:	ldmib	r5, {r0, r2, r3, r4, r5, r9, sl, lr}^
    3d20:	stmne	r9, {r3, ip}
    3d24:	bl	10dc5d0 <ftello64@plt+0x10da37c>
    3d28:	rsbvs	r0, r8, #0
    3d2c:			; <UNDEFINED> instruction: 0xf7fd9805
    3d30:	bmi	c3fca0 <ftello64@plt+0xc3da4c>
    3d34:	ldrbtmi	r4, [sl], #-2862	; 0xfffff4d2
    3d38:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3d3c:	subsmi	r9, sl, r5, lsl fp
    3d40:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3d44:	ldmib	sp, {r0, r3, r6, r8, ip, lr, pc}^
    3d48:	andslt	r0, r7, r0, lsl #2
    3d4c:	svchi	0x00f0e8bd
    3d50:			; <UNDEFINED> instruction: 0xf7fe0100
    3d54:	ldrdls	lr, [r5], -r2
    3d58:	suble	r2, r0, r0, lsl #16
    3d5c:	strcs	r6, [r0], -r1, ror #16
    3d60:	strmi	r2, [r0], r0, lsl #14
    3d64:	beq	ff1be6a8 <ftello64@plt+0xff1bc454>
    3d68:	ldrbmi	r4, [r1], #-1576	; 0xfffff9d8
    3d6c:			; <UNDEFINED> instruction: 0xf7ff6849
    3d70:	stmib	sp, {r0, r2, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    3d74:	ldmib	sp, {r8}^
    3d78:	bcs	c980 <ftello64@plt+0xa72c>
    3d7c:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
    3d80:	stmdavs	r1!, {r2, r4, r6, r7, r8, r9, fp, ip, lr, pc}^
    3d84:	bvc	891590 <ftello64@plt+0x88f33c>
    3d88:	streq	pc, [r0, -r7, asr #2]
    3d8c:	addsmi	r2, pc, #0, 6
    3d90:	andeq	pc, sl, r1, lsl r8	; <UNPREDICTABLE>
    3d94:	addsmi	fp, r6, #8, 30
    3d98:	blge	3e514 <ftello64@plt+0x3c2c0>
    3d9c:	stmdbls	r0, {r3, r6, r7, r8, fp, sp, lr, pc}
    3da0:	ldmdaeq	r0, {r3, r8, ip, sp, lr, pc}
    3da4:	ldceq	8, cr15, [r0], {8}
    3da8:	blge	be2d0 <ftello64@plt+0xbc07c>
    3dac:	smmls	r2, sl, r3, sp
    3db0:	tstcs	r0, fp, lsr #16
    3db4:			; <UNDEFINED> instruction: 0xf7fe9805
    3db8:	bvc	83def0 <ftello64@plt+0x83bc9c>
    3dbc:	smlatbcs	r0, fp, r9, r6
    3dc0:	ldmdane	fp, {r1, r3, r5, r6, r7, r8, fp, sp, lr}
    3dc4:	bl	105c478 <ftello64@plt+0x105a224>
    3dc8:	mvnvs	r0, r2, lsl #4
    3dcc:	blcs	1e260 <ftello64@plt+0x1c00c>
    3dd0:	svcge	0x005cf47f
    3dd4:	movwcs	r2, #512	; 0x200
    3dd8:			; <UNDEFINED> instruction: 0xf7fde7a1
    3ddc:			; <UNDEFINED> instruction: 0xf06fefd2
    3de0:			; <UNDEFINED> instruction: 0xf04f030b
    3de4:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}^
    3de8:	ldr	r3, [pc, r0, lsl #8]
    3dec:	andeq	ip, r1, r8, ror r1
    3df0:	andeq	r0, r0, r0, asr #4
    3df4:	andeq	ip, r1, r2, asr r0
    3df8:	mvnsmi	lr, #737280	; 0xb4000
    3dfc:	bvc	2d563c <ftello64@plt+0x2d33e8>
    3e00:			; <UNDEFINED> instruction: 0xf04f4605
    3e04:			; <UNDEFINED> instruction: 0xf04f0800
    3e08:	orrlt	r0, r3, r0, lsl #18
    3e0c:			; <UNDEFINED> instruction: 0x46286873
    3e10:	biceq	lr, r8, #3072	; 0xc00
    3e14:			; <UNDEFINED> instruction: 0xf7ff6859
    3e18:			; <UNDEFINED> instruction: 0xf118ffef
    3e1c:	bvc	c85e28 <ftello64@plt+0xc83bd4>
    3e20:	stmdbeq	r0, {r0, r3, r6, r8, ip, sp, lr, pc}
    3e24:	ldrmi	r2, [r9, #768]	; 0x300
    3e28:	ldrmi	fp, [r0, #3848]	; 0xf08
    3e2c:	ldmib	r5, {r1, r2, r3, r5, r6, r7, r8, r9, ip, lr, pc}^
    3e30:			; <UNDEFINED> instruction: 0xf1144102
    3e34:	adcvs	r0, fp, r8, lsl r3
    3e38:	movweq	pc, #321	; 0x141	; <UNPREDICTABLE>
    3e3c:	bvc	cdc1f0 <ftello64@plt+0xcd9f9c>
    3e40:	strtcc	fp, [r8], #-427	; 0xfffffe55
    3e44:	andeq	pc, r0, #79	; 0x4f
    3e48:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    3e4c:	andcc	r2, r1, #0, 6
    3e50:			; <UNDEFINED> instruction: 0xf14360ac
    3e54:	rscvs	r0, r9, r0, lsl #6
    3e58:			; <UNDEFINED> instruction: 0xf8963410
    3e5c:			; <UNDEFINED> instruction: 0xf1418008
    3e60:			; <UNDEFINED> instruction: 0xf04f0100
    3e64:	strbmi	r0, [fp, #-2304]	; 0xfffff700
    3e68:	strbmi	fp, [r2, #-3848]	; 0xfffff0f8
    3e6c:	ldmdbvs	r3!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, ip, lr, pc}
    3e70:	stmiavs	ip!, {r0, r1, r5, r7, r8, ip, sp, pc}
    3e74:	stmiavs	pc!, {r9, sp}^	; <UNPREDICTABLE>
    3e78:	strtcc	r2, [r0], #-768	; 0xfffffd00
    3e7c:	streq	pc, [r0, -r7, asr #2]
    3e80:	adcvs	r3, ip, r1, lsl #4
    3e84:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
    3e88:	strtcc	r6, [r0], #-239	; 0xffffff11
    3e8c:			; <UNDEFINED> instruction: 0xf1476930
    3e90:	tstcs	r0, r0, lsl #14
    3e94:	svclt	0x0008428b
    3e98:	mvnsle	r4, #536870920	; 0x20000008
    3e9c:	mvnshi	lr, #12386304	; 0xbd0000
    3ea0:	mcrne	5, 0, fp, cr4, cr8, {1}
    3ea4:			; <UNDEFINED> instruction: 0xf04fda02
    3ea8:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
    3eac:	stmia	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3eb0:	strtmi	r4, [r0], -r5, lsl #12
    3eb4:			; <UNDEFINED> instruction: 0xf7fe682c
    3eb8:	stmdacs	r0, {r1, r3, r5, r7, r8, fp, sp, lr, pc}
    3ebc:	stmdavs	fp!, {r2, r3, r9, fp, ip, lr, pc}
    3ec0:	tstle	r9, r9, lsl #22
    3ec4:	subcs	r4, r7, #114688	; 0x1c000
    3ec8:	stmdami	r8, {r0, r1, r2, r8, r9, fp, lr}
    3ecc:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
    3ed0:	ldrbtmi	r3, [r8], #-259	; 0xfffffefd
    3ed4:	blx	ff5bfede <ftello64@plt+0xff5bdc8a>
    3ed8:			; <UNDEFINED> instruction: 0xf04f2c00
    3edc:	svclt	0x00a830ff
    3ee0:	ldclt	0, cr6, [r8, #-176]!	; 0xffffff50
    3ee4:	andeq	r9, r0, ip, ror #2
    3ee8:	andeq	sl, r0, lr, lsl #22
    3eec:	andeq	r9, r0, lr, ror r1
    3ef0:	cfstr32mi	mvfx11, [lr], {16}
    3ef4:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    3ef8:			; <UNDEFINED> instruction: 0xffd2f7ff
    3efc:	bvs	815710 <ftello64@plt+0x8134bc>
    3f00:			; <UNDEFINED> instruction: 0xf7ff6023
    3f04:	strmi	pc, [r3], -sp, asr #31
    3f08:	eorvs	r6, r3, #96, 20	; 0x60000
    3f0c:			; <UNDEFINED> instruction: 0xffc8f7ff
    3f10:	blcs	9e9a4 <ftello64@plt+0x9c750>
    3f14:	sfmle	f6, 4, [r6, #-384]	; 0xfffffe80
    3f18:			; <UNDEFINED> instruction: 0xf7ff4618
    3f1c:	blmi	143e28 <ftello64@plt+0x141bd4>
    3f20:	addsvs	r4, r8, #2063597568	; 0x7b000000
    3f24:			; <UNDEFINED> instruction: 0xf04fbd10
    3f28:	udf	#33551	; 0x830f
    3f2c:	andeq	ip, r1, ip, lsl #2
    3f30:	andeq	ip, r1, r0, ror #1
    3f34:	cfldr64mi	mvdx11, [r6], #-224	; 0xffffff20
    3f38:	stmiavs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    3f3c:	rsbsle	r2, lr, r8, lsl #22
    3f40:	andsle	r2, pc, r7, lsl #22
    3f44:	mcrrle	11, 0, r2, fp, cr4
    3f48:			; <UNDEFINED> instruction: 0xdc292b02
    3f4c:	stmdale	r9, {r0, r1, r2, r8, r9, fp, sp}
    3f50:	blx	8c75c <ftello64@plt+0x8a508>
    3f54:			; <UNDEFINED> instruction: 0xf013f303
    3f58:	ldrdle	r0, [r3], -r4
    3f5c:	stc2l	0, cr15, [r2, #-8]
    3f60:	ble	15cb77c <ftello64@plt+0x15c9528>
    3f64:	strcs	r4, [r0, #-3179]	; 0xfffff395
    3f68:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    3f6c:			; <UNDEFINED> instruction: 0xff98f7ff
    3f70:	bvs	815784 <ftello64@plt+0x813530>
    3f74:			; <UNDEFINED> instruction: 0xf7ff6023
    3f78:	movwcs	pc, #12179	; 0x2f93	; <UNPREDICTABLE>
    3f7c:	eorvs	r6, r0, #805306378	; 0x3000000a
    3f80:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    3f84:	stc2	7, cr15, [sl, #-1020]	; 0xfffffc04
    3f88:	andle	r2, r4, r1, lsl #16
    3f8c:			; <UNDEFINED> instruction: 0xf7fe2002
    3f90:	stmdacs	r0, {r1, r2, r5, r8, fp, sp, lr, pc}
    3f94:	stmiavs	r3!, {r1, r2, r5, r6, r7, sl, fp, ip, lr, pc}^
    3f98:	vldrle	d18, [r5, #16]
    3f9c:	tstle	pc, r7, lsl #22
    3fa0:	ldrbtmi	r4, [fp], #-2909	; 0xfffff4a3
    3fa4:	blcs	1e018 <ftello64@plt+0x1bdc4>
    3fa8:	strcs	fp, [r0, #-4008]	; 0xfffff058
    3fac:	vmovmi	sp, fp, d1
    3fb0:	bvs	8151a8 <ftello64@plt+0x812f54>
    3fb4:			; <UNDEFINED> instruction: 0xff74f7ff
    3fb8:	blcs	9ea4c <ftello64@plt+0x9c7f8>
    3fbc:	vhsub.u8	d22, d0, d16
    3fc0:	ldrmi	r8, [r8], -lr, lsl #1
    3fc4:			; <UNDEFINED> instruction: 0xff6cf7ff
    3fc8:	ldrbtmi	r4, [fp], #-2901	; 0xfffff4ab
    3fcc:			; <UNDEFINED> instruction: 0x46286298
    3fd0:			; <UNDEFINED> instruction: 0xf002bd38
    3fd4:	mcrne	12, 0, pc, cr5, cr13, {6}	; <UNPREDICTABLE>
    3fd8:	blmi	14bab84 <ftello64@plt+0x14b8930>
    3fdc:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3fe0:	bcs	4bd50 <ftello64@plt+0x49afc>
    3fe4:	mrrcmi	8, 11, sp, r0, cr2
    3fe8:	bvs	8d51e0 <ftello64@plt+0x8d2f8c>
    3fec:	svclt	0x00a82b00
    3ff0:	blle	f8d3f8 <ftello64@plt+0xf8b1a4>
    3ff4:	ldrbtmi	r4, [ip], #-3149	; 0xfffff3b3
    3ff8:			; <UNDEFINED> instruction: 0xf7ff6820
    3ffc:	bvs	fe903d48 <ftello64@plt+0xfe901af4>
    4000:	eorvs	r2, r0, r2, lsl #22
    4004:			; <UNDEFINED> instruction: 0x4618dd32
    4008:			; <UNDEFINED> instruction: 0xff4af7ff
    400c:	ldrbtmi	r4, [fp], #-2888	; 0xfffff4b8
    4010:			; <UNDEFINED> instruction: 0xe7b56298
    4014:	ldrbtmi	r4, [ip], #-3143	; 0xfffff3b9
    4018:			; <UNDEFINED> instruction: 0xf7ff6820
    401c:	strmi	pc, [r3], -r1, asr #30
    4020:	eorvs	r6, r3, r0, lsr #20
    4024:			; <UNDEFINED> instruction: 0xff3cf7ff
    4028:	blcs	9eabc <ftello64@plt+0x9c868>
    402c:	lfmle	f6, 2, [ip, #-128]	; 0xffffff80
    4030:			; <UNDEFINED> instruction: 0xf7ff4618
    4034:	blmi	1043d10 <ftello64@plt+0x1041abc>
    4038:	addsvs	r4, r8, #2063597568	; 0x7b000000
    403c:	ldcmi	7, cr14, [pc], #-640	; 3dc4 <ftello64@plt+0x1b70>
    4040:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    4044:			; <UNDEFINED> instruction: 0xff2cf7ff
    4048:	bvs	81585c <ftello64@plt+0x813608>
    404c:			; <UNDEFINED> instruction: 0xf7ff6023
    4050:	bvs	fe903cf4 <ftello64@plt+0xfe901aa0>
    4054:	eorvs	r2, r0, #2048	; 0x800
    4058:	ldrmi	sp, [r8], -r4, asr #26
    405c:			; <UNDEFINED> instruction: 0xff20f7ff
    4060:	strcs	r4, [r0, #-2871]	; 0xfffff4c9
    4064:	addsvs	r4, r8, #2063597568	; 0x7b000000
    4068:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    406c:	rscscc	pc, pc, pc, asr #32
    4070:	andcs	lr, r2, ip, asr #15
    4074:	mcrr2	0, 0, pc, r8, cr2	; <UNPREDICTABLE>
    4078:	strmi	r2, [r3], -r0, lsl #16
    407c:	blle	39c904 <ftello64@plt+0x39a6b0>
    4080:	andcs	r4, fp, #48, 26	; 0xc00
    4084:	strcc	r4, [ip, #-1149]	; 0xfffffb83
    4088:			; <UNDEFINED> instruction: 0xf7fe4629
    408c:	stmdacs	r0, {r1, r2, r6, r7, fp, sp, lr, pc}
    4090:	blmi	b7acd4 <ftello64@plt+0xb78a80>
    4094:	ldrmi	r2, [r5], -r0, lsl #4
    4098:	ldrvc	r4, [sl], #-1147	; 0xfffffb85
    409c:	ldrmi	lr, [r8], -sl, lsr #15
    40a0:	mrc2	7, 7, pc, cr14, cr15, {7}
    40a4:	blmi	a96950 <ftello64@plt+0xa946fc>
    40a8:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    40ac:	andsvs	r6, r0, #14352384	; 0xdb0000
    40b0:	bvs	83dde8 <ftello64@plt+0x83bb94>
    40b4:	mrc2	7, 7, pc, cr4, cr15, {7}
    40b8:			; <UNDEFINED> instruction: 0xf0022001
    40bc:	stmdacs	r0, {r0, r2, r5, sl, fp, ip, sp, lr, pc}
    40c0:	eorvs	r4, r0, #3145728	; 0x300000
    40c4:	strtmi	sp, [r9], -fp, ror #23
    40c8:			; <UNDEFINED> instruction: 0xf7fe220b
    40cc:	stmdacs	r0, {r1, r2, r5, r7, fp, sp, lr, pc}
    40d0:	blmi	83ad10 <ftello64@plt+0x838abc>
    40d4:	strcs	r2, [r0, #-513]	; 0xfffffdff
    40d8:	ldrvc	r4, [sl], #-1147	; 0xfffffb85
    40dc:			; <UNDEFINED> instruction: 0xf04fe78a
    40e0:			; <UNDEFINED> instruction: 0xe77130ff
    40e4:	rscscc	pc, pc, pc, asr #32
    40e8:			; <UNDEFINED> instruction: 0xf04fe7ba
    40ec:			; <UNDEFINED> instruction: 0xe7a230ff
    40f0:	svc	0x0082f7fd
    40f4:	bvs	81e110 <ftello64@plt+0x81bebc>
    40f8:	mrc2	7, 6, pc, cr2, cr15, {7}
    40fc:	eorvs	r2, r0, #0, 26
    4100:	blmi	57b514 <ftello64@plt+0x5792c0>
    4104:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    4108:	rsbmi	lr, sp, #32, 14	; 0x800000
    410c:	svclt	0x0000e772
    4110:	muleq	r1, r4, r1
    4114:	muleq	r1, r8, r0
    4118:	andeq	ip, r1, lr, asr r0
    411c:	andeq	ip, r1, r0, asr r0
    4120:	andeq	ip, r1, r6, lsr r0
    4124:	strdeq	ip, [r1], -r0
    4128:	andeq	ip, r1, r8, lsl r0
    412c:	andeq	ip, r1, sl
    4130:	strdeq	fp, [r1], -r2
    4134:	andeq	fp, r1, sl, ror #31
    4138:	andeq	fp, r1, r8, asr #31
    413c:	andeq	fp, r1, r0, asr #31
    4140:	muleq	r1, ip, pc	; <UNPREDICTABLE>
    4144:	andeq	sl, r0, r8, asr r9
    4148:	andeq	ip, r1, r4, lsr r0
    414c:	andeq	fp, r1, r8, asr pc
    4150:	andeq	ip, r1, r2, lsr #32
    4154:	strdeq	fp, [r1], -r4
    4158:	andeq	fp, r1, r8, asr #31
    415c:	svcmi	0x00f0e92d
    4160:	stc	6, cr4, [sp, #-588]!	; 0xfffffdb4
    4164:	strmi	r8, [r2], r2, lsl #22
    4168:	bmi	ffd97544 <ftello64@plt+0xffd952f0>
    416c:	bcc	fe43f994 <ftello64@plt+0xfe43d740>
    4170:	strdlt	r4, [r5], #181	; 0xb5
    4174:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    4178:	stmiavs	r0!, {r0, r2, r8, ip, pc}^
    417c:	bls	141a4d0 <ftello64@plt+0x141827c>
    4180:	ldmdavs	fp, {r3, fp, sp}
    4184:			; <UNDEFINED> instruction: 0xf04f9343
    4188:	blmi	ffc04d90 <ftello64@plt+0xffc02b3c>
    418c:	ldrdhi	pc, [r4, #-141]	; 0xffffff73
    4190:	andls	r4, r6, #2063597568	; 0x7b000000
    4194:			; <UNDEFINED> instruction: 0xf0009307
    4198:	blmi	ffb6440c <ftello64@plt+0xffb621b8>
    419c:	svcvc	0x007ef41a
    41a0:	svclt	0x00084aec
    41a4:	beq	6402d4 <ftello64@plt+0x63e080>
    41a8:			; <UNDEFINED> instruction: 0x4644447b
    41ac:	movwls	r4, #33914	; 0x847a
    41b0:	movwcc	r9, #49668	; 0xc204
    41b4:	stmibmi	r8!, {r0, r3, r8, r9, ip, pc}^
    41b8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    41bc:			; <UNDEFINED> instruction: 0xf7fe9102
    41c0:	stcpl	8, cr14, [r3], #-248	; 0xffffff08
    41c4:	blcs	a260 <ftello64@plt+0x800c>
    41c8:	addhi	pc, r2, r0
    41cc:	strtmi	r9, [r8], -r2, lsl #18
    41d0:	svc	0x00e0f7fd
    41d4:	tstlt	r0, r4, lsl #12
    41d8:			; <UNDEFINED> instruction: 0xf8042300
    41dc:	blmi	ff7d2de8 <ftello64@plt+0xff7d0b94>
    41e0:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    41e4:	vqrdmulh.s<illegal width 8>	d2, d0, d4
    41e8:	blcs	a4418 <ftello64@plt+0xa21c4>
    41ec:	teqhi	sp, r0, lsl #6	; <UNPREDICTABLE>
    41f0:	vqdmulh.s<illegal width 8>	d2, d0, d7
    41f4:	andcs	r8, r1, #1073741850	; 0x4000001a
    41f8:	vpmax.u8	d15, d3, d2
    41fc:	svceq	0x00d4f013
    4200:	msrhi	SPSR_x, r0
    4204:	eorcs	sl, r8, #51, 30	; 0xcc
    4208:	ldrtmi	r2, [r8], -r0, lsl #2
    420c:	svc	0x0020f7fd
    4210:	ldrbtmi	r4, [fp], #-3027	; 0xfffff42d
    4214:	blcs	1eb88 <ftello64@plt+0x1c934>
    4218:	cmphi	r6, r0, asr #5	; <UNPREDICTABLE>
    421c:	ldrbtmi	r4, [r8], #-2246	; 0xfffff73a
    4220:	svc	0x00c4f7fd
    4224:	bl	d7140 <ftello64@plt+0xd4eec>
    4228:	ldmib	r8, {fp}^
    422c:	tstmi	r3, #0, 6
    4230:			; <UNDEFINED> instruction: 0xf8d8d004
    4234:	blcs	1025c <ftello64@plt+0xe008>
    4238:			; <UNDEFINED> instruction: 0x81b8f040
    423c:	ldmeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    4240:	movwcs	r4, #64200	; 0xfac8
    4244:	andge	pc, r4, sp, asr #17
    4248:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    424c:	andls	r4, r0, #64, 12	; 0x4000000
    4250:	cdpge	2, 2, cr2, cr9, cr1, {0}
    4254:	svc	0x00ecf7fd
    4258:	blx	fe84225e <ftello64@plt+0xfe84000a>
    425c:	movwgt	pc, #35039	; 0x88df	; <UNPREDICTABLE>
    4260:	andcs	r2, r1, #1140850688	; 0x44000000
    4264:			; <UNDEFINED> instruction: 0x461944fc
    4268:	andgt	pc, r0, sp, asr #17
    426c:	ldrtmi	r9, [r0], -r1
    4270:	svc	0x00def7fd
    4274:			; <UNDEFINED> instruction: 0xf7fd4640
    4278:	bls	1ffcd8 <ftello64@plt+0x1fda84>
    427c:	stmib	sp, {r0, r1, r3, r4, r5, r7, r8, r9, fp, lr}^
    4280:	ldmpl	r3, {r0, r1, r4, r5, pc}^
    4284:	ldrdhi	pc, [r0], -r3
    4288:			; <UNDEFINED> instruction: 0xf7fd4640
    428c:	strmi	lr, [r3], -ip, lsl #29
    4290:	stmib	sp, {r4, r5, r9, sl, lr}^
    4294:			; <UNDEFINED> instruction: 0xf7fd8335
    4298:	strmi	lr, [r3], -r6, lsl #29
    429c:	stmib	sp, {r3, r5, r9, sl, lr}^
    42a0:			; <UNDEFINED> instruction: 0xf7fd6337
    42a4:	bls	27fcac <ftello64@plt+0x27da58>
    42a8:	ldm	r2, {r0, r1, r9, sl, lr}
    42ac:	teqls	sl, #3
    42b0:	andcs	sl, r5, #60416	; 0xec00
    42b4:	andeq	lr, r3, r3, lsl #17
    42b8:	blls	215ba4 <ftello64@plt+0x213950>
    42bc:	bvs	16297a8 <ftello64@plt+0x1627554>
    42c0:	svc	0x0002f7fd
    42c4:	vmlal.s8	q9, d0, d0
    42c8:	stfcsd	f0, [r0], {163}	; 0xa3
    42cc:	svcge	0x0073f47f
    42d0:	blmi	fe756d74 <ftello64@plt+0xfe754b20>
    42d4:	ldrbtmi	r9, [sl], #-2053	; 0xfffff7fb
    42d8:	ldmpl	r3, {fp, sp}^
    42dc:	submi	fp, r0, #184, 30	; 0x2e0
    42e0:	blls	10de350 <ftello64@plt+0x10dc0fc>
    42e4:			; <UNDEFINED> instruction: 0xf04f405a
    42e8:	sbclt	r0, r0, #0, 6
    42ec:	andeq	pc, r0, r0, asr #3
    42f0:	orrshi	pc, sl, r0, asr #32
    42f4:	ldc	0, cr11, [sp], #276	; 0x114
    42f8:	pop	{r1, r8, r9, fp, pc}
    42fc:	blcs	1e82c4 <ftello64@plt+0x1e6070>
    4300:	adcshi	pc, r3, r0
    4304:	bcs	4c074 <ftello64@plt+0x49e20>
    4308:	svcge	0x0072f63f
    430c:	stmiaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    4310:	tstcs	r0, r8, lsr #4
    4314:	strbmi	sl, [r0], -lr, lsl #28
    4318:			; <UNDEFINED> instruction: 0xf7fd460f
    431c:	blmi	fe57fd8c <ftello64@plt+0xfe57db38>
    4320:			; <UNDEFINED> instruction: 0xf8cd2205
    4324:	ldrbtmi	r8, [fp], #-64	; 0xffffffc0
    4328:	smlsdxls	lr, r7, r0, r6
    432c:	stmib	r6, {r0, r1, r3, r4, r9, fp, sp, lr}^
    4330:	adcsmi	r7, fp, #4, 14	; 0x100000
    4334:	andsls	r6, r1, #-1073741779	; 0xc000002d
    4338:	teqhi	r4, r0, asr #5	; <UNPREDICTABLE>
    433c:	bmi	fe3aefc4 <ftello64@plt+0xfe3acd70>
    4340:	andge	pc, r4, sp, asr #17
    4344:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
    4348:	movwcs	r4, #63001	; 0xf619
    434c:			; <UNDEFINED> instruction: 0x4608447a
    4350:	cdp	2, 0, cr9, cr8, cr0, {0}
    4354:	andcs	r1, r1, #16, 20	; 0x10000
    4358:			; <UNDEFINED> instruction: 0xf7fd4619
    435c:	ldrtmi	lr, [r8], -sl, ror #30
    4360:			; <UNDEFINED> instruction: 0xff9ef000
    4364:	vcgt.s8	d18, d4, d0
    4368:	vmlal.s<illegal width 8>	q9, d0, d0[0]
    436c:			; <UNDEFINED> instruction: 0xf008020f
    4370:	strbmi	pc, [r9], -r3, lsl #26	; <UNPREDICTABLE>
    4374:	stmdage	sp, {r0, r1, r9, sl, lr}
    4378:			; <UNDEFINED> instruction: 0xf7fd930d
    437c:	stmdacs	r0, {r2, r4, r5, r8, sl, fp, sp, lr, pc}
    4380:	sbchi	pc, r7, r0
    4384:	svcge	0x00334a7d
    4388:	cmpcs	r0, fp, asr #12
    438c:			; <UNDEFINED> instruction: 0x4638447a
    4390:	stcl	7, cr15, [r4, #1012]	; 0x3f4
    4394:			; <UNDEFINED> instruction: 0xf0002800
    4398:			; <UNDEFINED> instruction: 0xf7ff80bc
    439c:			; <UNDEFINED> instruction: 0xf10dfaff
    43a0:	bmi	1dc69e8 <ftello64@plt+0x1dc4794>
    43a4:			; <UNDEFINED> instruction: 0x46192311
    43a8:	andls	r4, r0, #2046820352	; 0x7a000000
    43ac:	andls	r2, r1, r1, lsl #4
    43b0:			; <UNDEFINED> instruction: 0xf7fd4648
    43b4:	mrc	15, 0, lr, cr8, cr14, {1}
    43b8:			; <UNDEFINED> instruction: 0xf7fd0a10
    43bc:	stc	13, cr14, [sp, #976]	; 0x3d0
    43c0:	strmi	r8, [r3], -r9, lsr #20
    43c4:			; <UNDEFINED> instruction: 0x932a4638
    43c8:	stcl	7, cr15, [ip, #1012]!	; 0x3f4
    43cc:	blmi	19eabf0 <ftello64@plt+0x19e899c>
    43d0:	eorvc	lr, fp, sp, asr #19
    43d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    43d8:	andls	r4, r2, #16, 12	; 0x1000000
    43dc:	stcl	7, cr15, [r2, #1012]!	; 0x3f4
    43e0:	strmi	r9, [r3], -r2, lsl #20
    43e4:	stmib	sp, {r3, r6, r9, sl, lr}^
    43e8:			; <UNDEFINED> instruction: 0xf7fd232d
    43ec:			; <UNDEFINED> instruction: 0x4603eddc
    43f0:	stmib	sp, {r3, r5, r9, sl, lr}^
    43f4:			; <UNDEFINED> instruction: 0xf7fd932f
    43f8:	blmi	18bfb58 <ftello64@plt+0x18bd904>
    43fc:	cfldrsvc	mvf4, [fp], {123}	; 0x7b
    4400:	eorspl	lr, r1, sp, asr #19
    4404:	cmnle	sl, r0, lsl #22
    4408:	ldrsbls	pc, [ip, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
    440c:			; <UNDEFINED> instruction: 0xf8d944f9
    4410:	vst4.8	{d16-d19}, [pc :128], r0
    4414:	ldrtmi	r4, [r1], -r0, lsl #5
    4418:	ldc	7, cr15, [r4], {253}	; 0xfd
    441c:	blle	1bce424 <ftello64@plt+0x1bcc1d0>
    4420:			; <UNDEFINED> instruction: 0x7c1b9b04
    4424:			; <UNDEFINED> instruction: 0xf43f2b00
    4428:	stmdbls	ip!, {r4, r6, r8, r9, sl, fp, sp, pc}
    442c:	bls	bab0dc <ftello64@plt+0xba8e88>
    4430:	ldmdbls	r0!, {r0, r1, r3, sl, lr}
    4434:	blls	c954a4 <ftello64@plt+0xc93250>
    4438:	ldrmi	r4, [r9], #-1041	; 0xfffffbef
    443c:			; <UNDEFINED> instruction: 0xf4bf4288
    4440:	strbmi	sl, [r2], -r4, asr #30
    4444:	rscle	r2, r2, r0, lsl #16
    4448:	movwne	lr, #2514	; 0x9d2
    444c:	ldrmi	r4, [ip], r3, lsl #5
    4450:	strmi	fp, [r4], r8, lsr #30
    4454:	movweq	lr, #52131	; 0xcba3
    4458:	subsvs	r4, r3, r1, ror #8
    445c:	blne	24256c <ftello64@plt+0x240318>
    4460:	bl	fe814f50 <ftello64@plt+0xfe812cfc>
    4464:	mvnle	r0, ip
    4468:	bls	1be3b4 <ftello64@plt+0x1bc160>
    446c:	mrc	6, 0, r4, cr8, cr0, {2}
    4470:	stmdbls	r5, {r4, r7, r9, fp, ip, sp}
    4474:	ldrbmi	r9, [sl], -r0, lsl #4
    4478:			; <UNDEFINED> instruction: 0xf7ff9501
    447c:			; <UNDEFINED> instruction: 0xf110f93d
    4480:	svclt	0x0018030b
    4484:	b	4cd090 <ftello64@plt+0x4cae3c>
    4488:	ldrdle	r7, [fp, -r0]!
    448c:	ldrbtmi	r4, [fp], #-2879	; 0xfffff4c1
    4490:	blcc	15e804 <ftello64@plt+0x15c5b0>
    4494:			; <UNDEFINED> instruction: 0xf67f2b01
    4498:	stmdacs	r0, {r0, r3, r4, r5, r8, r9, sl, fp, sp, pc}
    449c:	svcge	0x0015f73f
    44a0:	ldrbtmi	r4, [fp], #-2875	; 0xfffff4c5
    44a4:	bcs	1de814 <ftello64@plt+0x1dc5c0>
    44a8:	movwcs	sp, #6158	; 0x180e
    44ac:			; <UNDEFINED> instruction: 0xf0134093
    44b0:	ldrdle	r0, [r9], -r4
    44b4:	teqle	ip, r0, lsl #16
    44b8:	cfmadd32ls	mvax5, mvfx14, mvfx8, mvfx4
    44bc:			; <UNDEFINED> instruction: 0xf7ff6a70
    44c0:	rsbsvs	pc, r0, #61184	; 0xef00
    44c4:			; <UNDEFINED> instruction: 0xf8b8f002
    44c8:	bcs	fe43fd30 <ftello64@plt+0xfe43dadc>
    44cc:	ldrbmi	r4, [r9], -fp, lsr #12
    44d0:			; <UNDEFINED> instruction: 0xf0024650
    44d4:	stccs	8, cr15, [r0], {185}	; 0xb9
    44d8:	mcrge	4, 3, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
    44dc:	strdcc	lr, [r1], -r8
    44e0:			; <UNDEFINED> instruction: 0xe7919032
    44e4:	ldrbtmi	r4, [lr], #-3627	; 0xfffff1d5
    44e8:			; <UNDEFINED> instruction: 0xf7ff6830
    44ec:	blmi	ac3858 <ftello64@plt+0xac1604>
    44f0:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    44f4:	blcs	53110 <ftello64@plt+0x50ebc>
    44f8:			; <UNDEFINED> instruction: 0xf67f6030
    44fc:	and	sl, lr, r7, lsl #30
    4500:	ldcl	7, cr15, [sl, #-1012]!	; 0xfffffc0c
    4504:	stmdacs	fp, {fp, sp, lr}
    4508:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    450c:	submi	fp, r0, #216, 30	; 0x360
    4510:	cdpmi	13, 2, cr13, cr2, cr3, {6}
    4514:	bvs	c15714 <ftello64@plt+0xc134c0>
    4518:	stc2l	7, cr15, [r2], {255}	; 0xff
    451c:	blmi	81cde4 <ftello64@plt+0x81ab90>
    4520:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    4524:	stmiale	pc, {r0, r1, r2, r9, fp, sp}^	; <UNPREDICTABLE>
    4528:	addsmi	r2, r3, r1, lsl #6
    452c:	svceq	0x00d4f013
    4530:			; <UNDEFINED> instruction: 0xf002d0ca
    4534:			; <UNDEFINED> instruction: 0xe665fa57
    4538:	muleq	r1, r6, sp
    453c:	andeq	r0, r0, r0
    4540:	andeq	fp, r1, r6, asr pc
    4544:	andeq	fp, r1, r4, lsl ip
    4548:	andeq	r0, r0, r0, asr #4
    454c:	strdeq	fp, [r1], -r8
    4550:	andeq	fp, r1, r8, asr lr
    4554:	andeq	fp, r1, r0, lsr #30
    4558:			; <UNDEFINED> instruction: 0x00008eb2
    455c:	andeq	fp, r1, ip, ror #29
    4560:	andeq	fp, r1, lr, ror #27
    4564:	andeq	r8, r0, r6, lsr #28
    4568:	andeq	r8, r0, r0, lsr #28
    456c:	andeq	r0, r0, r8, ror #4
    4570:			; <UNDEFINED> instruction: 0x0001bab2
    4574:	ldrdeq	fp, [r1], -sl
    4578:	andeq	r8, r0, r4, lsr #26
    457c:	andeq	r8, r0, ip, ror #25
    4580:	ldrdeq	r8, [r0], -ip
    4584:	ldrdeq	fp, [r1], -r0
    4588:	strdeq	fp, [r1], -r4
    458c:	andeq	fp, r1, lr, lsr ip
    4590:	andeq	fp, r1, sl, lsr #24
    4594:	andeq	fp, r1, sl, lsl fp
    4598:	ldrdeq	fp, [r1], -ip
    459c:	andeq	fp, r1, ip, ror #21
    45a0:	andeq	fp, r1, ip, lsr #23
    45a4:	ldrbtmi	r4, [fp], #-2852	; 0xfffff4dc
    45a8:			; <UNDEFINED> instruction: 0xe62168db
    45ac:			; <UNDEFINED> instruction: 0xf0002001
    45b0:	ldmib	r8, {r0, r1, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
    45b4:	stmib	sp, {r2, r8, r9, sp}^
    45b8:	b	14849c8 <ftello64@plt+0x1482774>
    45bc:	andsle	r0, r4, r3, lsl #2
    45c0:			; <UNDEFINED> instruction: 0x1600e9d8
    45c4:	tstls	sl, r1, asr r8
    45c8:	movwls	r4, #45427	; 0xb173
    45cc:	movwcs	lr, #43485	; 0xa9dd
    45d0:	ldrdeq	lr, [r2, -sp]
    45d4:	svclt	0x0008428b
    45d8:	movwle	r4, #25218	; 0x6282
    45dc:			; <UNDEFINED> instruction: 0x3602e9d8
    45e0:			; <UNDEFINED> instruction: 0xf4bf429e
    45e4:			; <UNDEFINED> instruction: 0x3601af71
    45e8:	ldmdami	r0, {r1, r3, sp, lr, pc}
    45ec:	ldrbtmi	r2, [r8], #-1537	; 0xfffff9ff
    45f0:	ldcl	7, cr15, [ip, #1012]	; 0x3f4
    45f4:	ldrmi	r4, [r8], #-2830	; 0xfffff4f2
    45f8:	movwcs	lr, #10717	; 0x29dd
    45fc:	movwcs	lr, #18880	; 0x49c0
    4600:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    4604:	ldcl	7, cr15, [r2, #1012]	; 0x3f4
    4608:	ldrmi	r4, [r8], #-2825	; 0xfffff4f7
    460c:	ldr	r6, [r5], -r6, asr #1
    4610:	ldcl	7, cr15, [r2], #1012	; 0x3f4
    4614:	blcs	1e628 <ftello64@plt+0x1c3d4>
    4618:	svcge	0x004ff73f
    461c:	svcge	0x0054f43f
    4620:			; <UNDEFINED> instruction: 0xf47f2c00
    4624:	ldrb	sl, [r3], -r8, asr #27
    4628:	bl	feac2624 <ftello64@plt+0xfeac03d0>
    462c:	andeq	fp, r1, r6, asr #19
    4630:	andeq	r0, r0, r0
    4634:			; <UNDEFINED> instruction: 0x0001b9b2
    4638:	andeq	fp, r1, r6, lsr #22
    463c:	mvnsmi	lr, sp, lsr #18
    4640:	stcmi	0, cr11, [pc], {134}	; 0x86
    4644:	svcls	0x000c4615
    4648:	andls	r4, r2, #31457280	; 0x1e00000
    464c:	bls	355844 <ftello64@plt+0x3535f0>
    4650:	vst3.8	{d19-d21}, [pc :64], r4
    4654:	strmi	r6, [r0], r0, lsl #6
    4658:	strtmi	r9, [r0], -r1, lsl #2
    465c:	andls	r4, r0, #26214400	; 0x1900000
    4660:	andcs	r9, r1, #3145728	; 0x300000
    4664:			; <UNDEFINED> instruction: 0xf7fd9704
    4668:	ldrtmi	lr, [r3], -r4, ror #27
    466c:	strbmi	r4, [r0], -sl, lsr #12
    4670:	strls	r2, [sp], #-256	; 0xffffff00
    4674:	andlt	r9, r6, ip, lsl #14
    4678:	ldrhmi	lr, [r0, #141]!	; 0x8d
    467c:	svclt	0x0000e56e
    4680:	andeq	fp, r1, r0, lsl #21
    4684:	addlt	fp, r4, r0, lsl #11
    4688:			; <UNDEFINED> instruction: 0x4605461f
    468c:	strmi	r9, [lr], -r3, lsl #4
    4690:	mrrc2	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
    4694:	ldrbtmi	r4, [sl], #-2568	; 0xfffff5f8
    4698:	bcs	5f1e8 <ftello64@plt+0x5cf94>
    469c:	stcmi	13, cr13, [r7], {9}
    46a0:	blls	d5f70 <ftello64@plt+0xd3d1c>
    46a4:	ldrbtmi	r4, [ip], #-1577	; 0xfffff9d7
    46a8:	strls	r2, [r0, -r2]
    46ac:			; <UNDEFINED> instruction: 0xf7ff9401
    46b0:			; <UNDEFINED> instruction: 0xf7fdffc5
    46b4:	svclt	0x0000eda6
    46b8:	andeq	fp, r1, sl, ror #18
    46bc:	andeq	r8, r0, r6, ror #19
    46c0:	ldrbmi	lr, [r0, sp, lsr #18]!
    46c4:			; <UNDEFINED> instruction: 0xf8dfb088
    46c8:	svcge	0x0002c1a8
    46cc:	stmdami	r9!, {r0, r7, r9, sl, lr}^
    46d0:	ldrbtmi	r1, [ip], #3389	; 0xd3d
    46d4:	ldmdaeq	r4, {r0, r1, r2, r8, ip, sp, lr, pc}
    46d8:			; <UNDEFINED> instruction: 0xf85c4c67
    46dc:	strtmi	r0, [sl], r0
    46e0:	ldrbmi	r4, [r0, #2406]	; 0x966
    46e4:	stmdavs	r0, {r1, r2, r5, r6, r9, fp, lr}
    46e8:			; <UNDEFINED> instruction: 0xf04f6178
    46ec:	blmi	19446f4 <ftello64@plt+0x19424a0>
    46f0:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    46f4:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    46f8:	andeq	pc, r4, pc, asr #32
    46fc:			; <UNDEFINED> instruction: 0x462e607c
    4700:	streq	pc, [r0], #-79	; 0xffffffb1
    4704:	adcsvs	r4, r9, r4, lsl #8
    4708:	ldrshvs	r6, [fp, -sl]!
    470c:			; <UNDEFINED> instruction: 0xf85ad007
    4710:			; <UNDEFINED> instruction: 0xb1200b04
    4714:	mcrr	7, 15, pc, r6, cr13	; <UNPREDICTABLE>
    4718:	strmi	r4, [r4], #-1488	; 0xfffffa30
    471c:	stfnep	f5, [r3], #-988	; 0xfffffc24
    4720:	svceq	0x0080f5b3
    4724:	strcc	sp, [r8], #-2169	; 0xfffff787
    4728:			; <UNDEFINED> instruction: 0xf0244957
    472c:	bl	feb45750 <ftello64@plt+0xfeb434fc>
    4730:	ldrbtmi	r0, [r9], #-3332	; 0xfffff2fc
    4734:	strtmi	sl, [r0], -r2, lsl #24
    4738:	bl	5c2734 <ftello64@plt+0x5c04e0>
    473c:			; <UNDEFINED> instruction: 0xd00345b0
    4740:	blne	1428a0 <ftello64@plt+0x14064c>
    4744:	mvnsle	r2, r0, lsl #18
    4748:	ldmdaeq	r0, {r0, r1, r2, r8, ip, sp, lr, pc}
    474c:	bmi	1416c90 <ftello64@plt+0x1414a3c>
    4750:	blmi	1416200 <ftello64@plt+0x1413fac>
    4754:	ldrbtmi	r4, [r9], #-1488	; 0xfffffa30
    4758:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    475c:	andeq	pc, ip, pc, asr #32
    4760:	streq	pc, [r0], -pc, asr #32
    4764:	strmi	r6, [r6], #-121	; 0xffffff87
    4768:	ldrhtvs	r6, [fp], #10
    476c:			; <UNDEFINED> instruction: 0xf85ad007
    4770:			; <UNDEFINED> instruction: 0xb1200b04
    4774:	ldc	7, cr15, [r6], {253}	; 0xfd
    4778:	strmi	r4, [r6], #-1488	; 0xfffffa30
    477c:	ldfnep	f5, [r3], #-988	; 0xfffffc24
    4780:	svceq	0x0080f5b3
    4784:			; <UNDEFINED> instruction: 0x3608d854
    4788:			; <UNDEFINED> instruction: 0xf0264943
    478c:	bl	feb45fb0 <ftello64@plt+0xfeb43d5c>
    4790:	ldrbtmi	r0, [r9], #-3334	; 0xfffff2fa
    4794:	ldrtmi	sl, [r0], -r2, lsl #28
    4798:	b	ff9c2794 <ftello64@plt+0xff9c0540>
    479c:	andle	r4, r3, r8, lsr #11
    47a0:	blne	1428fc <ftello64@plt+0x1406a8>
    47a4:	mvnsle	r2, r0, lsl #18
    47a8:	ldmdavc	r2!, {r2, r3, r4, r5, r8, sl, fp, lr}
    47ac:	bcs	159a8 <ftello64@plt+0x13754>
    47b0:	strtmi	fp, [r6], -r8, lsl #30
    47b4:	blcs	1f568 <ftello64@plt+0x1d314>
    47b8:	blmi	e7b45c <ftello64@plt+0xe79208>
    47bc:	blvs	16d59b0 <ftello64@plt+0x16d375c>
    47c0:	ldmdami	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, ip, sp, pc}
    47c4:	bmi	e16050 <ftello64@plt+0xe13dfc>
    47c8:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
    47cc:	streq	lr, [r0], #-2509	; 0xfffff633
    47d0:	ldrbtmi	r4, [sl], #-2102	; 0xfffff7ca
    47d4:	ldrbtmi	r4, [r8], #-1587	; 0xfffff9cd
    47d8:			; <UNDEFINED> instruction: 0xf842f7ff
    47dc:	suble	r2, r1, r0, lsl #16
    47e0:	andeq	pc, r0, r9, asr #17
    47e4:	bmi	c8c7ec <ftello64@plt+0xc8a598>
    47e8:	ldrbtmi	r4, [sl], #-2850	; 0xfffff4de
    47ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    47f0:	subsmi	r6, sl, fp, ror r9
    47f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    47f8:			; <UNDEFINED> instruction: 0x3718d137
    47fc:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
    4800:			; <UNDEFINED> instruction: 0x463087f0
    4804:	b	fedc2800 <ftello64@plt+0xfedc05ac>
    4808:	stmdami	sl!, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    480c:			; <UNDEFINED> instruction: 0xf7ff4478
    4810:	stmdacs	r0, {r0, r3, r4, r7, r8, fp, ip, sp, lr, pc}
    4814:	cmnvs	r8, #23552	; 0x5c00
    4818:	blmi	9fe75c <ftello64@plt+0x9fc508>
    481c:	stmdbmi	r7!, {r0, r7, r9, sp}
    4820:	ldrbtmi	r4, [fp], #-2087	; 0xfffff7d9
    4824:	orrcc	r4, ip, #2030043136	; 0x79000000
    4828:	tstcc	r3, r8, ror r4
    482c:			; <UNDEFINED> instruction: 0xff2af7ff
    4830:	addcs	r4, r2, #36, 22	; 0x9000
    4834:	stmdami	r5!, {r2, r5, r8, fp, lr}
    4838:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    483c:	ldrbtmi	r3, [r8], #-908	; 0xfffffc74
    4840:			; <UNDEFINED> instruction: 0xf7ff3103
    4844:			; <UNDEFINED> instruction: 0xf7ffff1f
    4848:	teqlt	r8, r7, lsl #19	; <UNPREDICTABLE>
    484c:	ldrbtmi	r4, [fp], #-2848	; 0xfffff4e0
    4850:	ldmdaeq	r4, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
    4854:	svclt	0x00cc2800
    4858:	andcs	r2, r1, r0
    485c:	ldrbtmi	r4, [fp], #-2845	; 0xfffff4e3
    4860:	sbfx	r6, r8, #6, #11
    4864:	andeq	pc, fp, pc, rrx
    4868:			; <UNDEFINED> instruction: 0xf7fde7bd
    486c:	svclt	0x0000ea8a
    4870:			; <UNDEFINED> instruction: 0x0001b6b6
    4874:	andeq	r0, r0, r0, asr #4
    4878:	andeq	r8, r0, r0, ror #19
    487c:	andeq	r8, r0, lr, ror #19
    4880:	andeq	r8, r0, r4, asr ip
    4884:	ldrdeq	r9, [r0], -r6
    4888:	muleq	r0, r6, r9
    488c:	andeq	r8, r0, sl, lsl #19
    4890:	strdeq	r8, [r0], -r0
    4894:	andeq	r8, r0, sl, asr #19
    4898:	andeq	r8, r0, lr, lsr r9
    489c:	andeq	fp, r1, r4, asr r8
    48a0:	andeq	fp, r1, r4, asr #16
    48a4:	andeq	r8, r0, r2, lsl #19
    48a8:	andeq	r8, r0, lr, ror #18
    48ac:	andeq	r8, r0, lr, ror #18
    48b0:	muleq	r1, lr, r5
    48b4:	andeq	r8, r0, r4, lsr #18
    48b8:			; <UNDEFINED> instruction: 0x0000a1ba
    48bc:	andeq	r8, r0, r0, asr #17
    48c0:	ldrdeq	r8, [r0], -ip
    48c4:	andeq	sl, r0, r4, lsr #3
    48c8:	andeq	r8, r0, sl, lsr #17
    48cc:	andeq	r8, r0, r6, asr #17
    48d0:	andeq	fp, r1, lr, ror r8
    48d4:	andeq	fp, r1, r2, lsr #15
    48d8:	mvnsmi	lr, sp, lsr #18
    48dc:	stmdavs	fp, {r1, r2, r9, sl, lr}
    48e0:	svclt	0x00284293
    48e4:	andsle	r6, r3, #458752	; 0x70000
    48e8:	blle	50f0f0 <ftello64@plt+0x50ce9c>
    48ec:	stmdavs	r0, {r2, r4, r6}
    48f0:	strmi	r2, [sp], -r0, asr #24
    48f4:	strbcs	fp, [r0], #-3896	; 0xfffff0c8
    48f8:			; <UNDEFINED> instruction: 0xf7fd4621
    48fc:	strmi	lr, [r7], -lr, ror #20
    4900:			; <UNDEFINED> instruction: 0xf7fdb148
    4904:	addmi	lr, r4, #128, 22	; 0x20000
    4908:	movwle	r4, #26240	; 0x6680
    490c:	eorvs	r6, ip, r7, lsr r0
    4910:	pop	{r3, r4, r5, r9, sl, lr}
    4914:			; <UNDEFINED> instruction: 0x270081f0
    4918:			; <UNDEFINED> instruction: 0x4601e7fa
    491c:	ldrtmi	r2, [r8], -r1, lsl #4
    4920:	ldmib	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4924:	rscsle	r2, r1, r0, lsl #16
    4928:	eorsvs	r4, r0, r7, lsl #12
    492c:			; <UNDEFINED> instruction: 0xf8c54638
    4930:	ldmfd	sp!, {pc}
    4934:	svclt	0x000081f0
    4938:	svcmi	0x00f0e92d
    493c:	blmi	18f0b68 <ftello64@plt+0x18ee914>
    4940:	andls	r2, r2, #0, 8
    4944:	tstls	r0, r2, ror #20
    4948:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    494c:	movwls	r6, #30747	; 0x781b
    4950:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4954:	strmi	lr, [r5], #-2509	; 0xfffff633
    4958:			; <UNDEFINED> instruction: 0xf0002800
    495c:			; <UNDEFINED> instruction: 0xf10d808e
    4960:			; <UNDEFINED> instruction: 0xf10d0a14
    4964:			; <UNDEFINED> instruction: 0x46060b18
    4968:	ldrbmi	r2, [r1], -r1, lsl #4
    496c:			; <UNDEFINED> instruction: 0xf7ff4658
    4970:	stmdacs	r0, {r0, r1, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    4974:	adchi	pc, r3, r0
    4978:			; <UNDEFINED> instruction: 0x46254630
    497c:	bl	ffcc2978 <ftello64@plt+0xffcc0724>
    4980:			; <UNDEFINED> instruction: 0xf7fd46a1
    4984:			; <UNDEFINED> instruction: 0xf04feb3a
    4988:	movwls	r3, #5119	; 0x13ff
    498c:	ands	r4, r5, r0, lsl #13
    4990:	cmnle	lr, r0, lsl #24
    4994:	ldrbmi	r1, [r1], -sl, lsr #25
    4998:			; <UNDEFINED> instruction: 0xf7ff4658
    499c:	stmdacs	r0, {r0, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    49a0:	addhi	pc, sl, r0
    49a4:	ldrbpl	r9, [r7, #-2566]	; 0xfffff5fa
    49a8:			; <UNDEFINED> instruction: 0xf5b53501
    49ac:	rsble	r1, r1, r0, lsl #31
    49b0:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    49b4:	andmi	pc, r0, #111	; 0x6f
    49b8:			; <UNDEFINED> instruction: 0xd05b4591
    49bc:	ldrtmi	r2, [r0], -r0, lsl #6
    49c0:	andcc	pc, r0, r8, asr #17
    49c4:	bl	15c29c0 <ftello64@plt+0x15c076c>
    49c8:	andsle	r1, r8, r3, asr #24
    49cc:	sbclt	r9, r7, #0, 22
    49d0:	andle	r2, r7, r1, lsl #22
    49d4:	suble	r2, r9, sl, lsl #30
    49d8:	svclt	0x00042f0d
    49dc:	tsteq	r5, r4	; <UNPREDICTABLE>
    49e0:	andle	r2, r4, r4, lsl #4
    49e4:	tsteq	r1, r4	; <UNPREDICTABLE>
    49e8:	svccs	0x00002201
    49ec:	stmdbcs	r0, {r4, r6, r7, r8, ip, lr, pc}
    49f0:	blls	78f34 <ftello64@plt+0x76ce0>
    49f4:	streq	pc, [r1, -r9, lsl #2]
    49f8:	tstmi	r4, #19456	; 0x4c00
    49fc:			; <UNDEFINED> instruction: 0x4630e7d5
    4a00:			; <UNDEFINED> instruction: 0xf7fd464c
    4a04:	teqlt	r0, #1933312	; 0x1d8000
    4a08:	ldrdmi	pc, [r0], -r8
    4a0c:	svclt	0x00c82c00
    4a10:	sfmle	f4, 4, [r1], {100}	; 0x64
    4a14:	streq	pc, [r4], #-111	; 0xffffff91
    4a18:			; <UNDEFINED> instruction: 0xf7fd4630
    4a1c:	stmdals	r6, {r4, r5, r6, r7, r8, fp, sp, lr, pc}
    4a20:	stmdb	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4a24:	blmi	a572d8 <ftello64@plt+0xa55084>
    4a28:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4a2c:	blls	1dea9c <ftello64@plt+0x1dc848>
    4a30:			; <UNDEFINED> instruction: 0xf04f405a
    4a34:	mrsle	r0, SPSR_und
    4a38:	andlt	r4, r9, r0, lsr #12
    4a3c:	svchi	0x00f0e8bd
    4a40:	andls	r4, r3, #48, 12	; 0x3000000
    4a44:	bl	bc2a40 <ftello64@plt+0xbc07ec>
    4a48:	bl	ff242a44 <ftello64@plt+0xff2407f0>
    4a4c:	vmlane.f32	s18, s6, s6
    4a50:	ldclle	3, cr9, [r2, #4]
    4a54:			; <UNDEFINED> instruction: 0x4630463c
    4a58:	ldmib	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4a5c:	movwcs	r9, #2566	; 0xa06
    4a60:	ldrbpl	r4, [r3, #-1560]	; 0xfffff9e8
    4a64:	bls	ab684 <ftello64@plt+0xa9430>
    4a68:	bfi	r6, r3, #0, #26
    4a6c:	tsteq	r3, r4	; <UNPREDICTABLE>
    4a70:	ldr	r2, [ip, r2, lsl #4]!
    4a74:	strbteq	pc, [r8], #-111	; 0xffffff91	; <UNPREDICTABLE>
    4a78:	blmi	5fe9b8 <ftello64@plt+0x5fc764>
    4a7c:	sbccc	pc, r2, #64, 4
    4a80:	ldmdami	r7, {r1, r2, r4, r8, fp, lr}
    4a84:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4a88:	ldrbtmi	r3, [r8], #-928	; 0xfffffc60
    4a8c:			; <UNDEFINED> instruction: 0xf7ff3103
    4a90:			; <UNDEFINED> instruction: 0x4638fdf9
    4a94:			; <UNDEFINED> instruction: 0xf7fd4631
    4a98:	strbmi	lr, [ip], -sl, lsr #21
    4a9c:	bicsle	r3, sl, r1
    4aa0:	vpadd.i8	d20, d0, d0
    4aa4:	ldmdbmi	r0, {r2, r9, lr}
    4aa8:	ldrbtmi	r4, [fp], #-2064	; 0xfffff7f0
    4aac:	movcc	r4, #2030043136	; 0x79000000
    4ab0:	tstcc	r3, r8, ror r4
    4ab4:	stc2l	7, cr15, [r6, #1020]!	; 0x3fc
    4ab8:	streq	pc, [fp], #-111	; 0xffffff91
    4abc:	stmdals	r6, {r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    4ac0:	streq	pc, [fp], #-111	; 0xffffff91
    4ac4:			; <UNDEFINED> instruction: 0xf7fde7ac
    4ac8:	svclt	0x0000e95c
    4acc:	andeq	r0, r0, r0, asr #4
    4ad0:	andeq	fp, r1, r0, asr #8
    4ad4:	andeq	fp, r1, r0, ror #6
    4ad8:	andeq	r9, r0, r8, asr pc
    4adc:	andeq	r8, r0, lr, asr #13
    4ae0:	andeq	r8, r0, sl, lsl #11
    4ae4:	andeq	r9, r0, r2, lsr pc
    4ae8:	andeq	r8, r0, r8, lsr #13
    4aec:			; <UNDEFINED> instruction: 0x000086bc
    4af0:			; <UNDEFINED> instruction: 0x460db538
    4af4:	ldrbtmi	r4, [r9], #-2312	; 0xfffff6f8
    4af8:	bl	ec2af4 <ftello64@plt+0xec08a0>
    4afc:	tstcs	r2, r0, lsr r1
    4b00:			; <UNDEFINED> instruction: 0xf7fd4604
    4b04:			; <UNDEFINED> instruction: 0x2000eab2
    4b08:	ldclt	0, cr6, [r8, #-176]!	; 0xffffff50
    4b0c:	b	1d42b08 <ftello64@plt+0x1d408b4>
    4b10:	submi	r6, r0, #0, 16
    4b14:	svclt	0x0000bd38
    4b18:	andeq	r9, r0, r6, lsl lr
    4b1c:	ldrbmi	lr, [r0, sp, lsr #18]!
    4b20:	ldclmi	0, cr11, [r3, #-720]!	; 0xfffffd30
    4b24:	beq	1840f60 <ftello64@plt+0x183ed0c>
    4b28:	ldrbtmi	r4, [sp], #-3186	; 0xfffff38e
    4b2c:	stmdbpl	ip!, {r0, r2, r3, r4, r5, r9, sl, fp, ip, pc}
    4b30:	ldrtls	r6, [r3], #-2084	; 0xfffff7dc
    4b34:	streq	pc, [r0], #-79	; 0xffffffb1
    4b38:	stm	r4, {r1, r4, sl, fp, sp, pc}
    4b3c:	ldrbmi	r0, [r0], -pc
    4b40:			; <UNDEFINED> instruction: 0x2057f89d
    4b44:			; <UNDEFINED> instruction: 0xf89d2101
    4b48:			; <UNDEFINED> instruction: 0xf89d3056
    4b4c:			; <UNDEFINED> instruction: 0xf89d7055
    4b50:			; <UNDEFINED> instruction: 0xf89d5054
    4b54:	andls	r4, pc, #83	; 0x53
    4b58:			; <UNDEFINED> instruction: 0xf89d930e
    4b5c:			; <UNDEFINED> instruction: 0xf89d2052
    4b60:	smlsdls	sp, r1, r0, r3
    4b64:			; <UNDEFINED> instruction: 0xf89d950c
    4b68:			; <UNDEFINED> instruction: 0xf89d7050
    4b6c:	strls	r5, [fp], #-79	; 0xffffffb1
    4b70:			; <UNDEFINED> instruction: 0xf89d920a
    4b74:			; <UNDEFINED> instruction: 0xf89d404e
    4b78:	movwls	r2, #36941	; 0x904d
    4b7c:	umaalcc	pc, ip, sp, r8	; <UNPREDICTABLE>
    4b80:	strpl	lr, [r7, -sp, asr #19]
    4b84:	strcs	lr, [r5], #-2509	; 0xfffff633
    4b88:			; <UNDEFINED> instruction: 0xf89d9304
    4b8c:			; <UNDEFINED> instruction: 0xf89d2049
    4b90:			; <UNDEFINED> instruction: 0xf89d3048
    4b94:			; <UNDEFINED> instruction: 0xf89d504b
    4b98:	stmib	sp, {r1, r3, r6, lr}^
    4b9c:	bmi	15913a4 <ftello64@plt+0x158f150>
    4ba0:	ldrbtmi	r9, [sl], #-2876	; 0xfffff4c4
    4ba4:	strmi	lr, [r2, #-2509]	; 0xfffff633
    4ba8:			; <UNDEFINED> instruction: 0xf7fd9f3e
    4bac:	stmdacs	r0, {r1, r2, r3, r7, r8, fp, sp, lr, pc}
    4bb0:			; <UNDEFINED> instruction: 0x9c18db6e
    4bb4:			; <UNDEFINED> instruction: 0xf0002c00
    4bb8:	vst4.32	{d24-d27}, [pc], fp
    4bbc:	strtmi	r7, [r0], -r0, lsl #3
    4bc0:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    4bc4:	ldmdb	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4bc8:	blle	114c3e4 <ftello64@plt+0x114a190>
    4bcc:			; <UNDEFINED> instruction: 0x46294652
    4bd0:			; <UNDEFINED> instruction: 0xf7fd2003
    4bd4:	stmdacs	r0, {r1, r2, r5, r8, fp, sp, lr, pc}
    4bd8:	ldmib	sp, {r1, r2, r3, r4, r5, r8, r9, fp, ip, lr, pc}^
    4bdc:	bcs	10d874 <ftello64@plt+0x10b620>
    4be0:	tsteq	r0, r3, ror r1	; <UNPREDICTABLE>
    4be4:	andcs	sp, r4, r0, ror fp
    4be8:	subeq	pc, r0, r0, asr #5
    4bec:			; <UNDEFINED> instruction: 0xf04f4290
    4bf0:	bl	1c44ff8 <ftello64@plt+0x1c42da4>
    4bf4:	blle	18c5808 <ftello64@plt+0x18c35b4>
    4bf8:	andcs	sl, r4, #376832	; 0x5c000
    4bfc:			; <UNDEFINED> instruction: 0xf7fd4628
    4c00:	stmdacs	r0, {r1, r2, r6, fp, sp, lr, pc}
    4c04:	stmdacs	r4, {r3, r5, r8, r9, fp, ip, lr, pc}
    4c08:			; <UNDEFINED> instruction: 0xf8ddd168
    4c0c:			; <UNDEFINED> instruction: 0xf1aaa090
    4c10:			; <UNDEFINED> instruction: 0xf7fd0002
    4c14:			; <UNDEFINED> instruction: 0x4601e972
    4c18:	rsble	r2, r5, r0, lsl #16
    4c1c:	andeq	pc, r4, #-2147483606	; 0x8000002a
    4c20:	tstls	r1, r8, lsr #12
    4c24:	ldmda	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c28:	stmdacs	r0, {r0, r4, r8, fp, ip, pc}
    4c2c:	ldmib	sp, {r0, r1, r2, r4, r5, r8, r9, fp, ip, lr, pc}^
    4c30:			; <UNDEFINED> instruction: 0xf1b33224
    4c34:	b	13c6c48 <ftello64@plt+0x13c49f4>
    4c38:			; <UNDEFINED> instruction: 0xf14273e0
    4c3c:	strbmi	r3, [r0, #-2559]	; 0xfffff601
    4c40:	movweq	lr, #39795	; 0x9b73
    4c44:	stmdane	sl, {r0, r4, r5, r9, fp, ip, lr, pc}
    4c48:	eorsvs	r2, r1, r0, lsl #6
    4c4c:	strpl	r4, [fp], #-1566	; 0xfffff9e2
    4c50:	eorsvs	r4, r8, r9, lsl r6
    4c54:	and	r7, r4, r3, asr r0
    4c58:	stmib	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c5c:	stmdavs	r6, {r8, sp}
    4c60:			; <UNDEFINED> instruction: 0x46084276
    4c64:	ldmda	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c68:			; <UNDEFINED> instruction: 0xf7fd4620
    4c6c:			; <UNDEFINED> instruction: 0x4628e83c
    4c70:			; <UNDEFINED> instruction: 0xf916f7ff
    4c74:	blmi	7d7500 <ftello64@plt+0x7d52ac>
    4c78:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4c7c:	blls	cdecec <ftello64@plt+0xcdca98>
    4c80:			; <UNDEFINED> instruction: 0xf04f405a
    4c84:			; <UNDEFINED> instruction: 0xd12d0300
    4c88:	eorslt	r4, r4, r0, lsr r6
    4c8c:			; <UNDEFINED> instruction: 0x87f0e8bd
    4c90:			; <UNDEFINED> instruction: 0xf04f2400
    4c94:			; <UNDEFINED> instruction: 0x462135ff
    4c98:	streq	pc, [fp], -pc, rrx
    4c9c:			; <UNDEFINED> instruction: 0xf7fde7e1
    4ca0:	ldmdbls	r1, {r2, r3, r5, r7, r8, fp, sp, lr, pc}
    4ca4:	rsbsmi	r6, r6, #393216	; 0x60000
    4ca8:	blmi	57ec1c <ftello64@plt+0x57c9c8>
    4cac:	ldmdbmi	r5, {r1, r2, r3, r4, r6, r9, sp}
    4cb0:	ldrbtmi	r4, [fp], #-2069	; 0xfffff7eb
    4cb4:	movscc	r4, #2030043136	; 0x79000000
    4cb8:	tstcc	r3, r8, ror r4
    4cbc:	stc2l	7, cr15, [r2], #1020	; 0x3fc
    4cc0:			; <UNDEFINED> instruction: 0xf06f2100
    4cc4:	strb	r0, [ip, r6, lsl #12]
    4cc8:			; <UNDEFINED> instruction: 0xf06f2100
    4ccc:			; <UNDEFINED> instruction: 0xe7c8063c
    4cd0:			; <UNDEFINED> instruction: 0xf04f4621
    4cd4:			; <UNDEFINED> instruction: 0xf06f35ff
    4cd8:	strb	r0, [r2, fp, lsl #12]
    4cdc:			; <UNDEFINED> instruction: 0xf06f2100
    4ce0:	ldr	r0, [lr, r4, lsl #12]!
    4ce4:	stmda	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4ce8:	streq	pc, [fp], -pc, rrx
    4cec:	svclt	0x0000e7b9
    4cf0:	andeq	fp, r1, lr, asr r2
    4cf4:	andeq	r0, r0, r0, asr #4
    4cf8:	andeq	r8, r0, lr, ror #11
    4cfc:	andeq	fp, r1, r0, lsl r1
    4d00:	andeq	r9, r0, sl, lsr #26
    4d04:	andeq	r8, r0, r0, asr #10
    4d08:	andeq	r8, r0, r4, asr r5
    4d0c:	blmi	757584 <ftello64@plt+0x755330>
    4d10:	strlt	r4, [r0, #-1146]	; 0xfffffb86
    4d14:	ldmpl	r3, {r0, r2, r3, r4, r7, ip, sp, pc}^
    4d18:	tstls	fp, #1769472	; 0x1b0000
    4d1c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4d20:	strmi	fp, [r1], -r0, lsl #6
    4d24:	andcs	r4, r3, sl, ror #12
    4d28:	b	14c2d24 <ftello64@plt+0x14c0ad0>
    4d2c:	blle	50ed34 <ftello64@plt+0x50cae0>
    4d30:	vst2.8	{d9-d10}, [r0], r4
    4d34:			; <UNDEFINED> instruction: 0xf5a04070
    4d38:	blx	fec14f40 <ftello64@plt+0xfec12cec>
    4d3c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    4d40:	blmi	41758c <ftello64@plt+0x415338>
    4d44:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4d48:	blls	6dedb8 <ftello64@plt+0x6dcb64>
    4d4c:			; <UNDEFINED> instruction: 0xf04f405a
    4d50:	tstle	r2, r0, lsl #6
    4d54:			; <UNDEFINED> instruction: 0xf85db01d
    4d58:			; <UNDEFINED> instruction: 0xf7fdfb04
    4d5c:	stmdavs	r0, {r1, r2, r3, r6, r8, fp, sp, lr, pc}
    4d60:	strb	r4, [sp, r0, asr #4]!
    4d64:	eorcs	r4, r4, #9216	; 0x2400
    4d68:	stmdami	sl, {r0, r3, r8, fp, lr}
    4d6c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4d70:	ldrbtmi	r3, [r8], #-964	; 0xfffffc3c
    4d74:			; <UNDEFINED> instruction: 0xf7ff3103
    4d78:			; <UNDEFINED> instruction: 0xf7fdfc85
    4d7c:	svclt	0x0000e802
    4d80:	andeq	fp, r1, r8, ror r0
    4d84:	andeq	r0, r0, r0, asr #4
    4d88:	andeq	fp, r1, r4, asr #32
    4d8c:	andeq	r9, r0, r0, ror ip
    4d90:			; <UNDEFINED> instruction: 0x000084b2
    4d94:	andeq	r8, r0, sl, asr #9
    4d98:	bmi	cf1dd8 <ftello64@plt+0xcefb84>
    4d9c:	ldrbtmi	r4, [sl], #-2867	; 0xfffff4cd
    4da0:	mvnsmi	lr, #737280	; 0xb4000
    4da4:			; <UNDEFINED> instruction: 0xf8d0b082
    4da8:	strmi	r8, [r7], -r0
    4dac:			; <UNDEFINED> instruction: 0x464558d3
    4db0:	movwls	r6, #6171	; 0x181b
    4db4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4db8:	svceq	0x0000f1b8
    4dbc:	strbmi	sp, [r0], -r3
    4dc0:	ldm	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4dc4:	stmdals	sl, {r0, r2, r9, sl, lr}
    4dc8:			; <UNDEFINED> instruction: 0xf10dae0b
    4dcc:	strls	r0, [r0], -r8, lsr #18
    4dd0:	strtmi	fp, [ip], -r8, ror #3
    4dd4:	stmia	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4dd8:	strmi	r3, [r4], #-1540	; 0xfffff9fc
    4ddc:			; <UNDEFINED> instruction: 0xf8569600
    4de0:			; <UNDEFINED> instruction: 0xb1a80c04
    4de4:	ldm	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4de8:	addsmi	r4, r8, #-1946157053	; 0x8c000003
    4dec:	strdcs	sp, [r0], -r4
    4df0:	blmi	797674 <ftello64@plt+0x795420>
    4df4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4df8:	blls	5ee68 <ftello64@plt+0x5cc14>
    4dfc:			; <UNDEFINED> instruction: 0xf04f405a
    4e00:			; <UNDEFINED> instruction: 0xd12e0300
    4e04:	pop	{r1, ip, sp, pc}
    4e08:	strdlt	r4, [r3], -r0
    4e0c:			; <UNDEFINED> instruction: 0x462c4770
    4e10:	stclne	6, cr4, [r1], #-256	; 0xffffff00
    4e14:	svc	0x00e0f7fc
    4e18:	stmdacs	r0, {r7, r9, sl, lr}
    4e1c:	stmdbls	sl, {r0, r1, r2, r5, r6, r7, ip, lr, pc}
    4e20:	streq	pc, [r4], -r9, lsl #2
    4e24:	strls	r4, [r0], -r8, lsr #8
    4e28:			; <UNDEFINED> instruction: 0x3604b139
    4e2c:	svc	0x009cf7fc
    4e30:			; <UNDEFINED> instruction: 0xf8569600
    4e34:	stmdbcs	r0, {r2, sl, fp, ip}
    4e38:	strbmi	sp, [r4], #-503	; 0xfffffe09
    4e3c:	svclt	0x000242a0
    4e40:	andvc	r2, r3, r0, lsl #6
    4e44:	andhi	pc, r0, r7, asr #17
    4e48:	blmi	2b9198 <ftello64@plt+0x2b6f44>
    4e4c:	adccc	pc, pc, #64, 4
    4e50:	stmdami	sl, {r0, r3, r8, fp, lr}
    4e54:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4e58:	ldrbtmi	r3, [r8], #-972	; 0xfffffc34
    4e5c:			; <UNDEFINED> instruction: 0xf7ff3103
    4e60:			; <UNDEFINED> instruction: 0xf7fcfc11
    4e64:	svclt	0x0000ef8e
    4e68:	andeq	sl, r1, sl, ror #31
    4e6c:	andeq	r0, r0, r0, asr #4
    4e70:	muleq	r1, r4, pc	; <UNPREDICTABLE>
    4e74:	andeq	r9, r0, r8, lsl #23
    4e78:	andeq	r8, r0, lr, ror #7
    4e7c:	andeq	r8, r0, r6, lsl #8
    4e80:	tstcs	r1, sp, ror #20
    4e84:	ldrbtmi	r4, [sl], #-2925	; 0xfffff493
    4e88:	mvnsmi	lr, #737280	; 0xb4000
    4e8c:	svcge	0x0000b0ab
    4e90:			; <UNDEFINED> instruction: 0xf10758d3
    4e94:	andcs	r0, r0, #36, 12	; 0x2400000
    4e98:			; <UNDEFINED> instruction: 0xf8c7681b
    4e9c:			; <UNDEFINED> instruction: 0xf04f30a4
    4ea0:			; <UNDEFINED> instruction: 0x61ba0300
    4ea4:	stmib	r7, {r1, r3, r4, r5, r6, r7, sp, lr}^
    4ea8:	adcsvs	r2, lr, r7, lsl #4
    4eac:	smlabtvc	r4, r7, r9, lr
    4eb0:			; <UNDEFINED> instruction: 0xf0002800
    4eb4:	strmi	r8, [r5], -pc, lsl #1
    4eb8:	ldrbtmi	r4, [r8], #-2145	; 0xfffff79f
    4ebc:	stmda	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4ec0:	stmdacs	r0, {r2, r9, sl, lr}
    4ec4:			; <UNDEFINED> instruction: 0xf7fdd071
    4ec8:	strmi	lr, [r0], lr, ror #16
    4ecc:			; <UNDEFINED> instruction: 0xf0002800
    4ed0:	stmdavc	r3!, {r0, r7, pc}
    4ed4:	andle	r2, r1, pc, lsr #22
    4ed8:	cmnle	fp, r0, asr #22
    4edc:	blcs	23070 <ftello64@plt+0x20e1c>
    4ee0:			; <UNDEFINED> instruction: 0xf108d078
    4ee4:			; <UNDEFINED> instruction: 0xf1b90901
    4ee8:	ldmdale	r3!, {r2, r3, r5, r6, r8, r9, sl, fp}^
    4eec:	rsbcs	r4, lr, #48, 12	; 0x3000000
    4ef0:			; <UNDEFINED> instruction: 0xf7fd2100
    4ef4:	movwcs	lr, #6318	; 0x18ae
    4ef8:	stmdavc	r3!, {r0, r1, r3, r4, r5, r7, sl, pc}
    4efc:			; <UNDEFINED> instruction: 0xf0002b40
    4f00:	blcs	be5114 <ftello64@plt+0xbe2ec0>
    4f04:	addhi	pc, sl, r0, asr #32
    4f08:			; <UNDEFINED> instruction: 0xf107237e
    4f0c:	strbmi	r0, [sl], -r6, lsr #32
    4f10:			; <UNDEFINED> instruction: 0xf7fc4621
    4f14:			; <UNDEFINED> instruction: 0xf108ef92
    4f18:	tstcs	r2, r3, lsl #6
    4f1c:	vsubl.s8	q9, d0, d0
    4f20:	andcs	r0, r1, r8, lsl #2
    4f24:			; <UNDEFINED> instruction: 0xf7fd60fb
    4f28:			; <UNDEFINED> instruction: 0x1e06e93c
    4f2c:			; <UNDEFINED> instruction: 0xf7fedb67
    4f30:			; <UNDEFINED> instruction: 0x4628fab7
    4f34:	ldmda	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4f38:	andpl	lr, r0, r7, asr #19
    4f3c:	mrc	7, 5, APSR_nzcv, cr8, cr12, {7}
    4f40:			; <UNDEFINED> instruction: 0xf7fc4604
    4f44:	addmi	lr, r4, #392	; 0x188
    4f48:	addlt	sp, r6, r9, asr #32
    4f4c:	andscs	r2, r8, #0, 6
    4f50:	strbtmi	r2, [sp], -r2, lsl #2
    4f54:	stmib	r5, {r0, sl, sp}^
    4f58:			; <UNDEFINED> instruction: 0xf1071302
    4f5c:	stmib	r5, {r3, fp}^
    4f60:	stmib	r5, {r2, r8, r9, ip, sp}^
    4f64:	mvnsvs	r2, r0, lsl #8
    4f68:			; <UNDEFINED> instruction: 0xf7fe61bd
    4f6c:	rscvs	pc, r8, r7, lsl sp	; <UNPREDICTABLE>
    4f70:	mrc	7, 4, APSR_nzcv, cr14, cr12, {7}
    4f74:			; <UNDEFINED> instruction: 0xf7fd6128
    4f78:	strbmi	lr, [r1], -r4, ror #16
    4f7c:	addmi	pc, r0, #1325400064	; 0x4f000000
    4f80:	ldrtmi	r6, [r0], -r8, ror #2
    4f84:	mrc	7, 6, APSR_nzcv, cr14, cr12, {7}
    4f88:	ble	40ef90 <ftello64@plt+0x40cd3c>
    4f8c:	blcc	61f780 <ftello64@plt+0x61d52c>
    4f90:	stmdblt	r3, {r0, r1, r3, r4, r5, r6, r7, r8, sp, lr}
    4f94:			; <UNDEFINED> instruction: 0x464161bb
    4f98:	addmi	pc, r0, #1325400064	; 0x4f000000
    4f9c:			; <UNDEFINED> instruction: 0xf7fc4630
    4fa0:	stmdacs	r0, {r1, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    4fa4:	strcs	sp, [r1], #-2859	; 0xfffff4d5
    4fa8:			; <UNDEFINED> instruction: 0xf04fe001
    4fac:			; <UNDEFINED> instruction: 0x463036ff
    4fb0:			; <UNDEFINED> instruction: 0xff76f7fe
    4fb4:	blmi	857848 <ftello64@plt+0x8555f4>
    4fb8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4fbc:			; <UNDEFINED> instruction: 0xf8d7681a
    4fc0:	subsmi	r3, sl, r4, lsr #1
    4fc4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4fc8:			; <UNDEFINED> instruction: 0x4620d134
    4fcc:	ldrtmi	r3, [sp], ip, lsr #15
    4fd0:	mvnshi	lr, #12386304	; 0xbd0000
    4fd4:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    4fd8:	ldreq	pc, [r5], #-111	; 0xffffff91
    4fdc:			; <UNDEFINED> instruction: 0xf7fde7e7
    4fe0:			; <UNDEFINED> instruction: 0x4604e830
    4fe4:	svc	0x0022f7fc
    4fe8:			; <UNDEFINED> instruction: 0xd1ae4284
    4fec:	tsteq	r8, r7, lsl #2	; <UNPREDICTABLE>
    4ff0:	addmi	pc, r0, #1325400064	; 0x4f000000
    4ff4:			; <UNDEFINED> instruction: 0xf7fc4630
    4ff8:	stmdacs	r0, {r1, r2, r5, r7, r9, sl, fp, sp, lr, pc}
    4ffc:			; <UNDEFINED> instruction: 0xf7fcdad3
    5000:	stmdavs	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    5004:	ldrb	r4, [r2, r4, ror #4]
    5008:	stclne	3, cr2, [r1], #-500	; 0xfffffe0c
    500c:	eoreq	pc, r7, r7, lsl #2
    5010:			; <UNDEFINED> instruction: 0xf7fc4642
    5014:			; <UNDEFINED> instruction: 0xf108ef12
    5018:	ldrb	r0, [lr, -r2, lsl #6]!
    501c:	vqdmulh.s<illegal width 8>	d20, d0, d10
    5020:	stmdbmi	sl, {r0, r1, r3, r5, r6, r9, lr}
    5024:	ldrbtmi	r4, [fp], #-2058	; 0xfffff7f6
    5028:	mvncc	r4, #2030043136	; 0x79000000
    502c:	tstcc	r3, r8, ror r4
    5030:	blx	a43036 <ftello64@plt+0xa40de2>
    5034:	mcr	7, 5, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    5038:	andeq	sl, r1, r2, lsl #30
    503c:	andeq	r0, r0, r0, asr #4
    5040:			; <UNDEFINED> instruction: 0x000083b2
    5044:	ldrdeq	sl, [r1], -r0
    5048:			; <UNDEFINED> instruction: 0x000099b6
    504c:	andeq	r8, r0, r4, asr r2
    5050:	andeq	r8, r0, ip, ror #4
    5054:	ldrdgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    5058:	ldrbtmi	fp, [ip], #1038	; 0x40e
    505c:	addlt	fp, r5, r0, lsl r5
    5060:	blge	2180c8 <ftello64@plt+0x215e74>
    5064:	stmdage	r1, {r3, r4, r9, fp, lr}
    5068:			; <UNDEFINED> instruction: 0xf85c2101
    506c:	ldrbtmi	r4, [sl], #-4
    5070:	strls	r6, [r3], #-2084	; 0xfffff7dc
    5074:	streq	pc, [r0], #-79	; 0xffffffb1
    5078:	movwls	r2, #9216	; 0x2400
    507c:			; <UNDEFINED> instruction: 0xf7fc9401
    5080:	adcmi	lr, r0, #212, 30	; 0x350
    5084:	stmdals	r1, {r0, r1, r2, r4, r8, r9, fp, ip, lr, pc}
    5088:			; <UNDEFINED> instruction: 0xf7ffb1a8
    508c:			; <UNDEFINED> instruction: 0x4604fef9
    5090:			; <UNDEFINED> instruction: 0xf7fc9801
    5094:	bmi	38093c <ftello64@plt+0x37e6e8>
    5098:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    509c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    50a0:	subsmi	r9, sl, r3, lsl #22
    50a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    50a8:	strtmi	sp, [r0], -r8, lsl #2
    50ac:	pop	{r0, r2, ip, sp, pc}
    50b0:	andlt	r4, r3, r0, lsl r0
    50b4:			; <UNDEFINED> instruction: 0xf06f4770
    50b8:	strb	r0, [r9, fp, lsl #8]!
    50bc:	mcr	7, 3, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    50c0:	andeq	sl, r1, lr, lsr #26
    50c4:	andeq	r0, r0, r0, asr #4
    50c8:	andeq	r8, r0, sl, lsr r2
    50cc:	andeq	sl, r1, lr, ror #25
    50d0:	orrlt	fp, r8, #248, 10	; 0x3e000000
    50d4:	strmi	r7, [r7], -r5, lsl #16
    50d8:			; <UNDEFINED> instruction: 0xf7fe4628
    50dc:			; <UNDEFINED> instruction: 0x1e43f91d
    50e0:	ldmdale	sl, {r0, r2, r8, r9, fp, sp}
    50e4:			; <UNDEFINED> instruction: 0xf003e8df
    50e8:	eorcs	r1, r5, #3, 30
    50ec:	andcs	r1, r0, r6, lsl #24
    50f0:	ldcllt	0, cr6, [r8, #52]!	; 0x34
    50f4:	streq	pc, [r3, #-5]
    50f8:	and	r4, r7, ip, lsr r6
    50fc:			; <UNDEFINED> instruction: 0xf0023302
    5100:	blne	ff6c5a04 <ftello64@plt+0xff6c37b0>
    5104:	strne	lr, [r5, #2626]	; 0xa42
    5108:	rscsle	r4, r0, #805306376	; 0x30000008
    510c:			; <UNDEFINED> instruction: 0xf8144623
    5110:			; <UNDEFINED> instruction: 0xf0022f01
    5114:	cdpcs	6, 8, cr0, cr0, cr0, {6}
    5118:			; <UNDEFINED> instruction: 0xf06fd0f0
    511c:	ldcllt	0, cr0, [r8, #84]!	; 0x54
    5120:	streq	pc, [r1, #-5]
    5124:			; <UNDEFINED> instruction: 0xf005e7e8
    5128:			; <UNDEFINED> instruction: 0xe7e5051f
    512c:	streq	pc, [r7, #-5]
    5130:			; <UNDEFINED> instruction: 0xf005e7e2
    5134:	ldrb	r0, [pc, pc, lsl #10]
    5138:	subscs	r4, r6, #5120	; 0x1400
    513c:	stmdami	r6, {r0, r2, r8, fp, lr}
    5140:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    5144:	orrvc	pc, r0, #12582912	; 0xc00000
    5148:	tstcc	r3, r8, ror r4
    514c:	blx	fe6c3150 <ftello64@plt+0xfe6c0efc>
    5150:	muleq	r0, ip, r8
    5154:	andeq	r8, r0, r2, ror r1
    5158:	andeq	r8, r0, r0, lsl #3
    515c:	blmi	f97a58 <ftello64@plt+0xf95804>
    5160:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
    5164:	andls	fp, r1, r5, lsl #1
    5168:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    516c:			; <UNDEFINED> instruction: 0xf04f9303
    5170:	stmdacs	r0, {r8, r9}
    5174:	stmdbcs	r0, {r1, r4, r6, ip, lr, pc}
    5178:	stmdavc	r2, {r0, r2, r3, r4, r6, ip, lr, pc}
    517c:	ldrmi	r4, [r0], -r5, lsl #12
    5180:			; <UNDEFINED> instruction: 0xf8caf7fe
    5184:			; <UNDEFINED> instruction: 0xf380fab0
    5188:	ldmdbeq	fp, {r2, r9, sl, lr}^
    518c:	svclt	0x00384281
    5190:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    5194:	stmdacs	r1, {r0, r1, r4, r5, r6, r8, fp, ip, sp, pc}
    5198:	strmi	fp, [r2], -r8, lsl #30
    519c:			; <UNDEFINED> instruction: 0xf1c5d00c
    51a0:	strtmi	r0, [fp], -r1, lsl #2
    51a4:	stmiane	sl, {r2, sp, lr, pc}^
    51a8:	ldmdble	r2, {r2, r4, r7, r9, lr}
    51ac:	svccs	0x0001f813
    51b0:	ldrbtle	r0, [r8], #1554	; 0x612
    51b4:	andseq	pc, r5, #111	; 0x6f
    51b8:	blmi	9d7660 <ftello64@plt+0x9d540c>
    51bc:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    51c0:	blls	df22c <ftello64@plt+0xdcfd8>
    51c4:			; <UNDEFINED> instruction: 0xf04f4059
    51c8:	mrsle	r0, (UNDEF: 113)
    51cc:	andlt	r4, r5, r0, lsl r6
    51d0:	stmdbge	r2, {r4, r5, r8, sl, fp, ip, sp, pc}
    51d4:			; <UNDEFINED> instruction: 0xf7ff4628
    51d8:	mcrne	15, 0, pc, cr2, cr11, {3}	; <UNPREDICTABLE>
    51dc:	stmdals	r2, {r2, r3, r5, r6, r7, r8, r9, fp, ip, lr, pc}
    51e0:	stmible	r7!, {r0, r1, r2, r3, r4, r5, r6, fp, sp}^
    51e4:	svcvs	0x0000f5b0
    51e8:	movwcs	fp, #12088	; 0x2f38
    51ec:			; <UNDEFINED> instruction: 0xf5b0d30e
    51f0:	svclt	0x00383f80
    51f4:	movwle	r2, #37635	; 0x9303
    51f8:	svcne	0x0000f5b0
    51fc:	movwcs	fp, #20280	; 0x4f38
    5200:			; <UNDEFINED> instruction: 0xf1b0d304
    5204:	svclt	0x002c6f80
    5208:	movwcs	r2, #21254	; 0x5306
    520c:			; <UNDEFINED> instruction: 0x4622429c
    5210:			; <UNDEFINED> instruction: 0xf7fed1d0
    5214:	stmdacs	r0, {r0, r2, r5, r7, fp, ip, sp, lr, pc}
    5218:	strb	sp, [fp, lr, asr #3]
    521c:	vpadd.i8	d20, d0, d0
    5220:	ldmdbmi	r0, {r0, r1, r3, r4, r5, r6, r7, r9, ip}
    5224:	ldrbtmi	r4, [fp], #-2064	; 0xfffff7f0
    5228:			; <UNDEFINED> instruction: 0xf5034479
    522c:	ldrbtmi	r7, [r8], #-908	; 0xfffffc74
    5230:			; <UNDEFINED> instruction: 0xf7ff3103
    5234:	blmi	383ad8 <ftello64@plt+0x381884>
    5238:	rscsvc	pc, lr, #1325400064	; 0x4f000000
    523c:	stmdami	sp, {r2, r3, r8, fp, lr}
    5240:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    5244:	orrvc	pc, ip, #12582912	; 0xc00000
    5248:	tstcc	r3, r8, ror r4
    524c:	blx	6c3250 <ftello64@plt+0x6c0ffc>
    5250:	ldc	7, cr15, [r6, #1008]	; 0x3f0
    5254:	andeq	sl, r1, r6, lsr #24
    5258:	andeq	r0, r0, r0, asr #4
    525c:	andeq	sl, r1, ip, asr #23
    5260:			; <UNDEFINED> instruction: 0x000097b6
    5264:	andeq	r8, r0, ip, lsl #1
    5268:	muleq	r0, sl, r0
    526c:	muleq	r0, ip, r7
    5270:	andeq	r8, r0, r2, ror r0
    5274:	andeq	r8, r0, r4, lsl #1
    5278:	rsccs	r4, r5, #98304	; 0x18000
    527c:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
    5280:	tstcc	r3, r5, lsl #22
    5284:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
    5288:	orrsvc	pc, sl, #12582912	; 0xc00000
    528c:			; <UNDEFINED> instruction: 0xf7ff4478
    5290:	svclt	0x0000f9f9
    5294:	andeq	r8, r0, sl, asr r0
    5298:	andeq	r9, r0, r6, asr r7
    529c:	andeq	r8, r0, r8, rrx
    52a0:	blmi	897b2c <ftello64@plt+0x8958d8>
    52a4:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    52a8:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    52ac:	ldmdavs	fp, {r0, r8, fp, sp, pc}
    52b0:			; <UNDEFINED> instruction: 0xf04f9303
    52b4:			; <UNDEFINED> instruction: 0xf7fc0300
    52b8:	bllt	c40760 <ftello64@plt+0xc3e50c>
    52bc:	stccs	12, cr9, [r0], {1}
    52c0:	stmdals	r2, {r1, r2, r3, r4, r8, r9, fp, ip, lr, pc}
    52c4:	blle	6cf2cc <ftello64@plt+0x6cd078>
    52c8:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
    52cc:	strbne	r2, [r1, r0, lsl #6]
    52d0:	strbcs	pc, [r0, #-580]	; 0xfffffdbc	; <UNPREDICTABLE>
    52d4:	ldc2l	0, cr15, [r0, #-28]	; 0xffffffe4
    52d8:	streq	pc, [pc, #-704]	; 5020 <ftello64@plt+0x2dcc>
    52dc:	strmi	r4, [fp], -r2, lsl #12
    52e0:	movwcs	pc, #19397	; 0x4bc5	; <UNPREDICTABLE>
    52e4:			; <UNDEFINED> instruction: 0x46194610
    52e8:	blmi	417b34 <ftello64@plt+0x4158e0>
    52ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    52f0:	blls	df360 <ftello64@plt+0xdd10c>
    52f4:			; <UNDEFINED> instruction: 0xf04f405a
    52f8:	tstle	r2, r0, lsl #6
    52fc:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    5300:	rscscc	pc, pc, pc, asr #32
    5304:	mvnscc	pc, pc, asr #32
    5308:	blmi	2bf2c8 <ftello64@plt+0x2bd074>
    530c:	stmdbmi	sl, {r0, r2, r4, r5, r9, sp}
    5310:	ldrbtmi	r4, [fp], #-2058	; 0xfffff7f6
    5314:			; <UNDEFINED> instruction: 0xf5034479
    5318:	ldrbtmi	r7, [r8], #-930	; 0xfffffc5e
    531c:			; <UNDEFINED> instruction: 0xf7ff3103
    5320:			; <UNDEFINED> instruction: 0xf7fcf9b1
    5324:	svclt	0x0000ed2e
    5328:	andeq	sl, r1, r4, ror #21
    532c:	andeq	r0, r0, r0, asr #4
    5330:	muleq	r1, ip, sl
    5334:	andeq	r9, r0, sl, asr #13
    5338:	andeq	r7, r0, r4, asr #31
    533c:	ldrdeq	r7, [r0], -lr
    5340:	cmnlt	r9, r0, ror r5
    5344:	strmi	r6, [r5], -r4, lsl #16
    5348:	ldmdblt	ip, {r1, r2, r3, r9, sl, lr}
    534c:			; <UNDEFINED> instruction: 0xf855e008
    5350:			; <UNDEFINED> instruction: 0xb12c4f04
    5354:			; <UNDEFINED> instruction: 0x46204631
    5358:	ldcl	7, cr15, [r4], #-1008	; 0xfffffc10
    535c:	mvnsle	r2, r0, lsl #16
    5360:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    5364:	andscs	r4, r6, #5120	; 0x1400
    5368:	stmdami	r6, {r0, r2, r8, fp, lr}
    536c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    5370:			; <UNDEFINED> instruction: 0x73a4f503
    5374:	tstcc	r3, r8, ror r4
    5378:			; <UNDEFINED> instruction: 0xf984f7ff
    537c:	andeq	r9, r0, r0, ror r6
    5380:			; <UNDEFINED> instruction: 0x00007fba
    5384:	andeq	r7, r0, r8, asr #31
    5388:	blmi	c17c4c <ftello64@plt+0xc159f8>
    538c:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
    5390:	addlt	r4, r5, pc, lsr #24
    5394:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
    5398:	movwls	r6, #14363	; 0x381b
    539c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    53a0:	blcs	20234 <ftello64@plt+0x1dfe0>
    53a4:	svclt	0x0014db0e
    53a8:	andcs	r2, r0, r1
    53ac:	blmi	9d7c58 <ftello64@plt+0x9d5a04>
    53b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    53b4:	blls	df424 <ftello64@plt+0xdd1d0>
    53b8:			; <UNDEFINED> instruction: 0xf04f405a
    53bc:	mrsle	r0, (UNDEF: 113)
    53c0:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    53c4:	andcs	r4, r6, r4, lsr #18
    53c8:			; <UNDEFINED> instruction: 0xf7fc4479
    53cc:	smlaltblt	lr, r0, lr, lr
    53d0:			; <UNDEFINED> instruction: 0xf7fc200e
    53d4:			; <UNDEFINED> instruction: 0xb120eebc
    53d8:	ldrbtmi	r4, [r9], #-2336	; 0xfffff6e0
    53dc:	ldc	7, cr15, [r2], #-1008	; 0xfffffc10
    53e0:	blmi	7f3888 <ftello64@plt+0x7f1634>
    53e4:	ldrmi	r2, [r0], -r1, lsl #4
    53e8:	orrsvs	r4, sl, #2063597568	; 0x7b000000
    53ec:	ldrdcs	lr, [r0, -lr]
    53f0:			; <UNDEFINED> instruction: 0xf7fc4608
    53f4:			; <UNDEFINED> instruction: 0x4605ee9a
    53f8:	rscsle	r2, r2, r0, lsl #16
    53fc:			; <UNDEFINED> instruction: 0x466b343c
    5400:	muleq	r7, r4, r8
    5404:	andeq	lr, r7, r3, lsl #17
    5408:			; <UNDEFINED> instruction: 0x46294618
    540c:			; <UNDEFINED> instruction: 0xff98f7ff
    5410:	ldmdami	r4, {r4, r7, r8, ip, sp, pc}
    5414:			; <UNDEFINED> instruction: 0xf7fc4478
    5418:	stmdblt	r8!, {r1, r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}^
    541c:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    5420:	ldcl	7, cr15, [r8, #-1008]	; 0xfffffc10
    5424:	ldmdami	r1, {r6, r8, fp, ip, sp, pc}
    5428:			; <UNDEFINED> instruction: 0xf7fc4478
    542c:	blx	fec40984 <ftello64@plt+0xfec3e730>
    5430:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    5434:	and	r4, r1, r2, lsl #12
    5438:	strmi	r2, [r2], -r0
    543c:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
    5440:			; <UNDEFINED> instruction: 0xe7b3639a
    5444:	ldc	7, cr15, [ip], {252}	; 0xfc
    5448:	strdeq	sl, [r1], -sl	; <UNPREDICTABLE>
    544c:	andeq	r0, r0, r0, asr #4
    5450:	andeq	sl, r1, sl, ror #24
    5454:	ldrdeq	sl, [r1], -r8
    5458:	muleq	r0, r0, r1
    545c:	andeq	r7, r0, sl, ror #30
    5460:	andeq	sl, r1, r8, lsl ip
    5464:	andeq	r7, r0, r4, asr #30
    5468:	andeq	r7, r0, r2, asr #30
    546c:	andeq	r7, r0, r4, asr #30
    5470:	andeq	sl, r1, r2, asr #23
    5474:	bicslt	fp, r8, r0, ror r5
    5478:	strmi	r4, [r5], -lr, lsl #12
    547c:	ldc	7, cr15, [r2, #1008]	; 0x3f0
    5480:	ldrtmi	r4, [r0], -r4, lsl #12
    5484:	stc	7, cr15, [lr, #1008]	; 0x3f0
    5488:	cmnlt	r0, r2, lsl #12
    548c:	svclt	0x00384284
    5490:	movwle	r2, #33792	; 0x8400
    5494:	ldrtmi	r1, [r1], -r4, lsr #20
    5498:	strtmi	r4, [r0], -ip, lsr #8
    549c:	mrrc	7, 15, pc, r8, cr12	; <UNPREDICTABLE>
    54a0:	svclt	0x00182800
    54a4:	strtmi	r2, [r0], -r0, lsl #8
    54a8:	strtmi	fp, [ip], #-3440	; 0xfffff290
    54ac:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    54b0:	eorcs	r4, r7, #5120	; 0x1400
    54b4:	stmdami	r6, {r0, r2, r8, fp, lr}
    54b8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    54bc:			; <UNDEFINED> instruction: 0x73aaf503
    54c0:	tstcc	r3, r8, ror r4
    54c4:			; <UNDEFINED> instruction: 0xf8def7ff
    54c8:	andeq	r9, r0, r4, lsr #10
    54cc:	andeq	r7, r0, sl, lsl #27
    54d0:	andeq	r8, r0, ip, lsl r3
    54d4:	svcmi	0x00f8e92d
    54d8:	stccs	8, cr6, [r0], {132}	; 0x84
    54dc:	sbchi	pc, sl, r0
    54e0:	strmi	r6, [r0], r3, lsl #18
    54e4:	movwcc	r4, #5653	; 0x1615
    54e8:	bcs	1d8fc <ftello64@plt+0x1b6a8>
    54ec:	adchi	pc, pc, r0
    54f0:	bl	5fa04 <ftello64@plt+0x5d7b0>
    54f4:	strmi	r0, [sl], r2, lsl #18
    54f8:	cmpvs	r3, r3, lsl r4
    54fc:	strbmi	r6, [lr], -r3, ror #16
    5500:	ldrmi	r6, [r8], #-2080	; 0xfffff7e0
    5504:	strmi	r1, [r3], r0, lsl #21
    5508:	stmdale	r9, {r0, r2, r3, r4, r7, r9, lr}
    550c:	ldrdcc	pc, [r0], -r8
    5510:	ldrbmi	r4, [r1], -sl, lsr #12
    5514:			; <UNDEFINED> instruction: 0xf7fc4418
    5518:	stmdacs	r0, {r2, r3, r4, sl, fp, sp, lr, pc}
    551c:	addhi	pc, ip, r0
    5520:			; <UNDEFINED> instruction: 0xf8167b22
    5524:			; <UNDEFINED> instruction: 0xf8d47d01
    5528:	orrslt	ip, sl, r8
    552c:	svceq	0x0000f1bc
    5530:	addshi	pc, r4, r0
    5534:	addmi	r2, r2, #0
    5538:	ldmdane	r3, {r2, r3, r8, fp, ip, lr, pc}
    553c:			; <UNDEFINED> instruction: 0xf81c085b
    5540:	bl	309614 <ftello64@plt+0x3073c0>
    5544:	bne	1e49058 <ftello64@plt+0x1e46e04>
    5548:	blle	190f950 <ftello64@plt+0x190d6fc>
    554c:	mrrcne	0, 6, sp, r8, cr5
    5550:	ldmle	r2!, {r1, r7, r9, lr}^
    5554:	ldrdne	pc, [r4], -r8
    5558:			; <UNDEFINED> instruction: 0xf8d81c6b
    555c:	ldrmi	r0, [r9], #-0
    5560:	ldc	7, cr15, [sl], #-1008	; 0xfffffc10
    5564:			; <UNDEFINED> instruction: 0xf0002800
    5568:			; <UNDEFINED> instruction: 0xf8d8808e
    556c:	ldrbmi	fp, [r1], -r4
    5570:			; <UNDEFINED> instruction: 0xf8c8462a
    5574:	ldrbmi	r0, [r8], #-0
    5578:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    557c:	bl	ff443574 <ftello64@plt+0xff441320>
    5580:	movwcs	lr, #2520	; 0x9d8
    5584:	strtmi	r2, [fp], #-16
    5588:			; <UNDEFINED> instruction: 0xf8c81c59
    558c:			; <UNDEFINED> instruction: 0xf8021004
    5590:			; <UNDEFINED> instruction: 0xf7fc9003
    5594:			; <UNDEFINED> instruction: 0x4606ecb2
    5598:	rsbsle	r2, r4, r0, lsl #16
    559c:	andls	pc, r8, r0, asr #17
    55a0:			; <UNDEFINED> instruction: 0xf8c02208
    55a4:	stmib	r0, {r2, r3, ip, pc}^
    55a8:	blvc	8729b0 <ftello64@plt+0x87075c>
    55ac:	smlatbcc	r1, r0, r8, r6
    55b0:	bl	fe2c35a8 <ftello64@plt+0xfe2c1354>
    55b4:	stmdacs	r0, {r0, r9, sl, lr}
    55b8:			; <UNDEFINED> instruction: 0xf8d8d05f
    55bc:	strbmi	r3, [ip], ip
    55c0:			; <UNDEFINED> instruction: 0xf8c83301
    55c4:			; <UNDEFINED> instruction: 0xf894300c
    55c8:	adcvs	lr, r0, ip
    55cc:	and	r4, sl, r5, ror r6
    55d0:	movweq	lr, #51973	; 0xcb05
    55d4:			; <UNDEFINED> instruction: 0xf811105b
    55d8:	blne	ff48d6ac <ftello64@plt+0xff48b458>
    55dc:	svclt	0x00d42a00
    55e0:	stfeqd	f7, [r1], {3}
    55e4:	strbmi	r4, [r5, #-1565]!	; 0xfffff9e3
    55e8:			; <UNDEFINED> instruction: 0xf10cdcf2
    55ec:	bl	feb855f8 <ftello64@plt+0xfeb833a4>
    55f0:	sbceq	r0, r0, ip, lsl #4
    55f4:			; <UNDEFINED> instruction: 0xf1a000d2
    55f8:	strmi	r0, [r8], #-1288	; 0xfffffaf8
    55fc:			; <UNDEFINED> instruction: 0xf7fc4429
    5600:	stmiavs	r3!, {r1, r2, r3, r4, r6, r8, r9, fp, sp, lr, pc}
    5604:	ldmdbne	sl, {r3, r4, r6, r9, sl, lr}^
    5608:	subsvs	r5, r6, pc, asr r5
    560c:	movwcc	r7, #6947	; 0x1b23
    5610:	pop	{r0, r1, r5, r8, r9, ip, sp, lr}
    5614:	ssub8mi	r8, sl, r8
    5618:	bl	fea7f454 <ftello64@plt+0xfea7d200>
    561c:			; <UNDEFINED> instruction: 0xf8de0306
    5620:	addsmi	r4, sp, #4
    5624:	ldmib	r4, {r1, r2, r4, r7, r8, r9, ip, lr, pc}^
    5628:	ldrbmi	r0, [r6, #-768]	; 0xfffffd00
    562c:	bl	fe816694 <ftello64@plt+0xfe814440>
    5630:	strmi	r0, [r3], r5
    5634:	svcge	0x0068f47f
    5638:	movwcs	lr, #27096	; 0x69d8
    563c:	strtmi	r4, [sl], #-1624	; 0xfffff9a8
    5640:			; <UNDEFINED> instruction: 0xf8c83301
    5644:			; <UNDEFINED> instruction: 0xf8c82018
    5648:	pop	{r2, r3, r4, ip, sp}
    564c:	stmibvs	r3, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    5650:	movwcc	r4, #5779	; 0x1693
    5654:	ldrbmi	r6, [r8], -r3, asr #3
    5658:	svchi	0x00f8e8bd
    565c:	andscs	r4, fp, #11264	; 0x2c00
    5660:	stmdami	ip, {r0, r1, r3, r8, fp, lr}
    5664:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    5668:	movsvc	pc, #12582912	; 0xc00000
    566c:	tstcc	r3, r8, ror r4
    5670:			; <UNDEFINED> instruction: 0xf808f7ff
    5674:	bleq	581838 <ftello64@plt+0x57f5e4>
    5678:	ldrtmi	lr, [r0], -sp, ror #15
    567c:	bleq	301840 <ftello64@plt+0x2ff5ec>
    5680:	bl	c43678 <ftello64@plt+0xc41424>
    5684:			; <UNDEFINED> instruction: 0xf06fe7e7
    5688:	strb	r0, [r4, fp, lsl #22]!
    568c:	andeq	r9, r0, r8, ror r3
    5690:	andeq	r7, r0, lr, lsl #26
    5694:	andeq	r7, r0, r4, lsr #26
    5698:	svcmi	0x00f0e92d
    569c:	bmi	19d6f00 <ftello64@plt+0x19d4cac>
    56a0:			; <UNDEFINED> instruction: 0x4605461c
    56a4:	blmi	1996f0c <ftello64@plt+0x1994cb8>
    56a8:	ldrbtmi	fp, [sl], #-145	; 0xffffff6f
    56ac:	smlabbls	r5, r8, r6, r4
    56b0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    56b4:			; <UNDEFINED> instruction: 0xf04f930f
    56b8:			; <UNDEFINED> instruction: 0xf7fc0300
    56bc:			; <UNDEFINED> instruction: 0xf8bdec74
    56c0:			; <UNDEFINED> instruction: 0x46213070
    56c4:	ldrls	lr, [sl], #-2525	; 0xfffff623
    56c8:	strmi	r9, [r2], -r4, lsl #6
    56cc:			; <UNDEFINED> instruction: 0xf7ff6868
    56d0:	cdpne	15, 0, cr15, cr6, cr1, {0}
    56d4:	strbmi	sp, [r8], -lr, ror #22
    56d8:	stcl	7, cr15, [r4], #-1008	; 0xfffffc10
    56dc:	strmi	r4, [r2], -r9, asr #12
    56e0:			; <UNDEFINED> instruction: 0xf7ff6868
    56e4:	mcrne	14, 0, pc, cr3, cr7, {7}	; <UNPREDICTABLE>
    56e8:	blle	1c6a308 <ftello64@plt+0x1c680b4>
    56ec:			; <UNDEFINED> instruction: 0xf7fc4620
    56f0:			; <UNDEFINED> instruction: 0x4621ec5a
    56f4:	stmdavs	r8!, {r1, r9, sl, lr}^
    56f8:	mcr2	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    56fc:	andls	r1, r8, #2, 28
    5700:	ldmdavs	sl!, {r2, r3, r5, r6, r8, r9, fp, ip, lr, pc}
    5704:	ldrdne	pc, [r0], -r8
    5708:	tstls	r3, r9, lsl #4
    570c:	andscs	fp, r4, r2, asr r3
    5710:	blx	fe82c332 <ftello64@plt+0xfe82a0de>
    5714:	andcs	r2, r0, #-2147483648	; 0x80000000
    5718:	bl	fec6af48 <ftello64@plt+0xfec68cf4>
    571c:	movwls	r0, #47362	; 0xb902
    5720:	andcs	lr, ip, #3358720	; 0x334000
    5724:			; <UNDEFINED> instruction: 0xf04fbf18
    5728:	andls	r0, lr, #16384	; 0x4000
    572c:	cmnle	r4, r0, lsl #18
    5730:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
    5734:	bleq	a41b70 <ftello64@plt+0xa3f91c>
    5738:	strbmi	r9, [r8, #7]
    573c:	bl	23bb8c <ftello64@plt+0x239938>
    5740:	blls	1c676c <ftello64@plt+0x1c4518>
    5744:	strtmi	r9, [sl], -r3, lsl #18
    5748:	ldrbmi	r0, [r8], -r4, ror #16
    574c:	bne	144360 <ftello64@plt+0x14210c>
    5750:			; <UNDEFINED> instruction: 0xf7fd4651
    5754:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    5758:	suble	sp, r1, lr, lsr fp
    575c:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    5760:	stmiale	ip!, {r3, r6, r7, r8, sl, lr}^
    5764:	andscs	r9, r4, #147456	; 0x24000
    5768:	tstcc	r1, r3, lsl #16
    576c:	b	feb43764 <ftello64@plt+0xfeb41510>
    5770:	subsle	r2, lr, r0, lsl #16
    5774:	andscs	r9, r4, #1280	; 0x500
    5778:	movwcc	r6, #6443	; 0x192b
    577c:	eorvs	r6, r0, fp, lsr #2
    5780:	blx	9f86e <ftello64@plt+0x9d61a>
    5784:	stmdane	r3, {r0, r8, ip, sp, lr, pc}^
    5788:	stmdbls	r6, {r1, r2, r6, ip, lr}
    578c:	stmdbls	r8, {r0, r3, r4, r6, sp, lr}
    5790:	ldmdbls	sp, {r0, r3, r4, r7, sp, lr}
    5794:	stmdbls	r4, {r0, r3, r4, r6, r7, sp, lr}
    5798:	ldmdavs	r9!, {r0, r3, r4, r9, pc}
    579c:	eorsvs	r3, r9, r1, lsl #2
    57a0:	ldmdble	r7, {r0, r8, fp, sp}
    57a4:	cmnlt	r0, #32, 16	; 0x200000
    57a8:	strcs	r4, [r0], -r6, lsr #22
    57ac:	ldrbtmi	r9, [fp], #-1280	; 0xfffffb00
    57b0:	ldc	7, cr15, [r6], {252}	; 0xfc
    57b4:	blmi	89804c <ftello64@plt+0x895df8>
    57b8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    57bc:	blls	3df82c <ftello64@plt+0x3dd5d8>
    57c0:			; <UNDEFINED> instruction: 0xf04f405a
    57c4:	teqle	r7, r0, lsl #6
    57c8:	andslt	r4, r1, r0, lsr r6
    57cc:	svchi	0x00f0e8bd
    57d0:	strb	r9, [pc, r6, lsl #28]!
    57d4:	strb	r2, [sp, r0, lsl #12]!
    57d8:	str	r4, [lr, r0, lsr #13]!
    57dc:	strb	r9, [r9, r8, lsl #28]!
    57e0:	svceq	0x0000f1ba
    57e4:	blls	1b9ae4 <ftello64@plt+0x1b7890>
    57e8:			; <UNDEFINED> instruction: 0xf8ca4606
    57ec:	blls	211804 <ftello64@plt+0x20f5b0>
    57f0:	andcc	pc, r8, sl, asr #17
    57f4:			; <UNDEFINED> instruction: 0xf8aa9b04
    57f8:	blls	751840 <ftello64@plt+0x74f5ec>
    57fc:	andcc	pc, ip, sl, asr #17
    5800:	blmi	4bf768 <ftello64@plt+0x4bd514>
    5804:	ldmdbmi	r2, {r1, r2, r3, r4, r5, r9, sp}
    5808:	ldrbtmi	r4, [fp], #-2066	; 0xfffff7ee
    580c:			; <UNDEFINED> instruction: 0xf5034479
    5810:	ldrbtmi	r7, [r8], #-958	; 0xfffffc42
    5814:			; <UNDEFINED> instruction: 0xf7fe3103
    5818:	blmi	4054f4 <ftello64@plt+0x4032a0>
    581c:	stmdbmi	pc, {r0, r1, r3, r9, sp}	; <UNPREDICTABLE>
    5820:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
    5824:			; <UNDEFINED> instruction: 0xf5034479
    5828:	ldrbtmi	r7, [r8], #-952	; 0xfffffc48
    582c:			; <UNDEFINED> instruction: 0xf7fe3103
    5830:			; <UNDEFINED> instruction: 0xf06fff29
    5834:	ldr	r0, [sp, fp, lsl #12]!
    5838:	b	fe8c3830 <ftello64@plt+0xfe8c15dc>
    583c:	ldrdeq	sl, [r1], -lr
    5840:	andeq	r0, r0, r0, asr #4
    5844:			; <UNDEFINED> instruction: 0xffffdc83
    5848:	ldrdeq	sl, [r1], -r0
    584c:	ldrdeq	r9, [r0], -r2
    5850:	andeq	r7, r0, r8, ror #22
    5854:	andeq	r7, r0, lr, ror fp
    5858:			; <UNDEFINED> instruction: 0x000091ba
    585c:	andeq	r7, r0, r4, ror fp
    5860:	andeq	r7, r0, sl, lsl #23
    5864:	adccs	r4, r5, #98304	; 0x18000
    5868:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
    586c:	tstcc	r3, r5, lsl #22
    5870:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
    5874:	bicvc	pc, r6, #12582912	; 0xc00000
    5878:			; <UNDEFINED> instruction: 0xf7fe4478
    587c:	svclt	0x0000ff03
    5880:			; <UNDEFINED> instruction: 0x000079b6
    5884:	andeq	r9, r0, sl, ror #2
    5888:	andeq	r7, r0, r4, ror #30
    588c:	vqshl.s8	<illegal reg q13.5>, q8, q11
    5890:	stmdavs	ip, {r0, r2, r4, r5, r6, r8, r9, ip, lr}
    5894:	cmneq	r3, #1879048204	; 0x7000000c	; <UNPREDICTABLE>
    5898:			; <UNDEFINED> instruction: 0xf646684f
    589c:	stmvs	lr, {r0, r2, r5, r6, r9, ip, lr}
    58a0:	stmiavs	sp, {r0, r1, r5, r6, lr}^
    58a4:	rsbcc	pc, pc, #1879048204	; 0x7000000c
    58a8:	msrcs	(UNDEF: 97), r7
    58ac:			; <UNDEFINED> instruction: 0xf6c66003
    58b0:	vrhadd.s8	q11, q3, <illegal reg q10.5>
    58b4:			; <UNDEFINED> instruction: 0xf6c67365
    58b8:	rsbmi	r4, r1, r9, ror r3
    58bc:	rsbsmi	r4, fp, sl, ror r0
    58c0:	strbtvc	pc, [sp], #-1606	; 0xfffff9ba	; <UNPREDICTABLE>
    58c4:			; <UNDEFINED> instruction: 0xf6c66101
    58c8:	vshl.s8	q11, q10, q3
    58cc:	subvs	r5, r2, r3, ror r1
    58d0:	cmnne	r4, r7, asr #13	; <UNPREDICTABLE>
    58d4:	rsbcs	pc, r1, #1879048196	; 0x70000004
    58d8:	vmla.f<illegal width 8>	d22, d6, d3[0]
    58dc:	vhsub.s8	q10, q3, <illegal reg q15.5>
    58e0:	vqdmlal.s<illegal width 8>	q10, d7, d2[4]
    58e4:	rsbsmi	r4, r4, r5, ror #6
    58e8:	rsbsmi	r4, r1, fp, rrx
    58ec:	addvs	r4, r4, sl, rrx
    58f0:	strcs	r2, [r0], #-1280	; 0xfffffb00
    58f4:	movwcs	r6, #451	; 0x1c3
    58f8:	strmi	lr, [r8, #-2496]	; 0xfffff640
    58fc:	ldflte	f6, [r0], #516	; 0x204
    5900:	addvs	r6, r3, #194	; 0xc2
    5904:	svclt	0x00004770
    5908:	mvnsmi	lr, sp, lsr #18
    590c:	suble	r2, sp, r0, lsl #16
    5910:	stmvs	r3, {r1, r2, r6, r7, fp, sp, lr}
    5914:	stmibvs	r7, {r1, fp, sp, lr}
    5918:	vmlscc.f32	s29, s12, s30
    591c:	ldmne	sl, {r0, r6, r7, r8, fp, sp, lr}
    5920:	b	13dfa38 <ftello64@plt+0x13dd7e4>
    5924:	stmdbvs	r5, {r0, r1, r6, sl, fp, ip, sp}
    5928:	vfnmami.f32	s29, s6, s28
    592c:	bl	119fe40 <ftello64@plt+0x119dbec>
    5930:	ldmdbne	sp!, {r2, sl}^
    5934:	ldrbmi	lr, [r6], ip, asr #20
    5938:	stmdami	r7, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    593c:			; <UNDEFINED> instruction: 0x0c03eb41
    5940:	b	1206974 <ftello64@plt+0x1204720>
    5944:	b	10d7990 <ftello64@plt+0x10d573c>
    5948:	b	fe2165ac <ftello64@plt+0xfe214358>
    594c:	b	fe0c7568 <ftello64@plt+0xfe0c5314>
    5950:	stmibne	r1!, {r2, r3, r8, r9}^
    5954:	vmlaeq.f32	s28, s9, s28
    5958:	streq	lr, [r2], -r6, lsl #21
    595c:	strbpl	lr, [r3], #-2639	; 0xfffff5b1
    5960:	andeq	lr, r2, #68608	; 0x10c00
    5964:	stmdaeq	r5, {r1, r2, r4, r8, r9, fp, sp, lr, pc}
    5968:	strbpl	lr, [r7, #-2639]	; 0xfffff5b1
    596c:	bicscs	lr, r3, #282624	; 0x45000
    5970:	ldrbcs	lr, [r7, r4, asr #20]
    5974:	strbmi	lr, [r6, #-2639]	; 0xfffff5b1
    5978:	strbmi	lr, [lr], #-2639	; 0xfffff5b1
    597c:			; <UNDEFINED> instruction: 0x0c0ceb4e
    5980:	ldrbcc	lr, [r6], r4, asr #20
    5984:	vfnmacc.f32	s29, s28, s10
    5988:	b	fe195aec <ftello64@plt+0xfe193898>
    598c:	b	fe3871c4 <ftello64@plt+0xfe384f70>
    5990:	andvs	r0, r1, r8, lsl #10
    5994:	subvs	r4, r2, r9, asr r0
    5998:	andsgt	pc, r0, r0, asr #17
    599c:	andshi	pc, r4, r0, asr #17
    59a0:	orrvs	r6, r1, r7, asr #3
    59a4:	strpl	lr, [r2], -r0, asr #19
    59a8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    59ac:	eorcs	r4, r1, #5120	; 0x1400
    59b0:	stmdami	r6, {r0, r2, r8, fp, lr}
    59b4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    59b8:	bicvc	pc, ip, #12582912	; 0xc00000
    59bc:	tstcc	r3, r8, ror r4
    59c0:	mcr2	7, 3, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    59c4:	andeq	r9, r0, r8, lsr #32
    59c8:	andeq	r7, r0, r6, lsr #20
    59cc:	andeq	r7, r0, ip, lsr sl
    59d0:			; <UNDEFINED> instruction: 0x4604b570
    59d4:	movwpl	lr, #39376	; 0x99d0
    59d8:	stmibvs	r1, {r1, r2, r9, fp, sp, lr}
    59dc:	strvs	lr, [r3, #-2629]	; 0xfffff5bb
    59e0:	rsbsmi	r6, r1, r3, asr #19
    59e4:	rsbmi	r6, fp, r1, lsl #3
    59e8:			; <UNDEFINED> instruction: 0xf7ff61c3
    59ec:	strtmi	pc, [r0], -sp, lsl #31
    59f0:			; <UNDEFINED> instruction: 0xff8af7ff
    59f4:	movwcs	lr, #2516	; 0x9d4
    59f8:	subsmi	r4, sp, r0, lsr #12
    59fc:	rsbsmi	r6, r2, r3, lsr #18
    5a00:			; <UNDEFINED> instruction: 0xf0836065
    5a04:	strdvs	r0, [r2], -pc	; <UNPREDICTABLE>
    5a08:			; <UNDEFINED> instruction: 0xf7ff6123
    5a0c:	qsub16mi	pc, r0, sp	; <UNPREDICTABLE>
    5a10:			; <UNDEFINED> instruction: 0xff7af7ff
    5a14:			; <UNDEFINED> instruction: 0xf7ff4620
    5a18:	qsub16mi	pc, r0, r7	; <UNPREDICTABLE>
    5a1c:			; <UNDEFINED> instruction: 0xff74f7ff
    5a20:	andcc	lr, r1, #212, 18	; 0x350000
    5a24:	stmdavs	r0!, {r0, r5, r6, r7, fp, sp, lr}
    5a28:	strvs	lr, [r4, #-2516]	; 0xfffff62c
    5a2c:	subsmi	r4, r0, fp, asr #32
    5a30:	stmibvs	r2!, {r0, r5, r6, r7, r8, fp, sp, lr}
    5a34:	rsbmi	r4, fp, r0, ror r0
    5a38:	subsmi	r4, r9, r0, asr r0
    5a3c:	svclt	0x0000bd70
    5a40:			; <UNDEFINED> instruction: 0x460eb570
    5a44:	addlt	r4, lr, pc, lsl r9
    5a48:			; <UNDEFINED> instruction: 0x46044a1f
    5a4c:			; <UNDEFINED> instruction: 0xf8904479
    5a50:	stmpl	sl, {r0, r1, r2, r5, ip, sp}
    5a54:	svclt	0x00480759
    5a58:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
    5a5c:	andls	r6, sp, #1179648	; 0x120000
    5a60:	andeq	pc, r0, #79	; 0x4f
    5a64:	ldmdbmi	r9, {r0, r1, sl, ip, lr, pc}
    5a68:			; <UNDEFINED> instruction: 0xf6014479
    5a6c:			; <UNDEFINED> instruction: 0x466d0118
    5a70:			; <UNDEFINED> instruction: 0xf7ff4628
    5a74:	stmdavs	r3!, {r0, r1, r3, r8, r9, sl, fp, ip, sp, lr, pc}
    5a78:			; <UNDEFINED> instruction: 0x46294630
    5a7c:			; <UNDEFINED> instruction: 0x4798681b
    5a80:			; <UNDEFINED> instruction: 0xf7ff4628
    5a84:			; <UNDEFINED> instruction: 0xf894ffa5
    5a88:	ldrbeq	r3, [sl, -r7, lsr #32]
    5a8c:	stmibvs	r2!, {r3, r6, r8, r9, sl, fp, ip, sp, pc}^
    5a90:	bmi	3faab0 <ftello64@plt+0x3f885c>
    5a94:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
    5a98:	bl	96c88 <ftello64@plt+0x94a34>
    5a9c:	ldmvs	sl, {r0, r1, r8, r9, ip}^
    5aa0:			; <UNDEFINED> instruction: 0xf0072300
    5aa4:	blmi	244050 <ftello64@plt+0x241dfc>
    5aa8:	bmi	2972f0 <ftello64@plt+0x29509c>
    5aac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5ab0:	blls	35fb20 <ftello64@plt+0x35d8cc>
    5ab4:			; <UNDEFINED> instruction: 0xf04f405a
    5ab8:	mrsle	r0, SP_irq
    5abc:	ldcllt	0, cr11, [r0, #-56]!	; 0xffffffc8
    5ac0:	ldmdb	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5ac4:	andeq	sl, r1, ip, lsr r3
    5ac8:	andeq	r0, r0, r0, asr #4
    5acc:	andeq	sl, r1, r4, ror #12
    5ad0:	andeq	r9, r1, r4, asr pc
    5ad4:	ldrdeq	sl, [r1], -ip
    5ad8:			; <UNDEFINED> instruction: 0x460cb570
    5adc:	mlacc	r7, r0, r8, pc	; <UNPREDICTABLE>
    5ae0:	cfmsub32mi	mvax0, mvfx4, mvfx1, mvfx5
    5ae4:			; <UNDEFINED> instruction: 0xf0030759
    5ae8:	ldrbtmi	r0, [lr], #-771	; 0xfffffcfd
    5aec:	stcne	15, cr11, [r2, #-352]	; 0xfffffea0
    5af0:	movwne	lr, #15110	; 0x3b06
    5af4:	stmdavs	r2, {r3, r6, r8, r9, sl, fp, ip, sp, pc}^
    5af8:	blx	dfc6e <ftello64@plt+0xdda1a>
    5afc:	ldmpl	r1, {r2, r8, r9, ip, sp, lr, pc}^
    5b00:			; <UNDEFINED> instruction: 0xff9ef7ff
    5b04:	svclt	0x00284284
    5b08:	andle	r1, fp, #32, 20	; 0x20000
    5b0c:	mlacc	r7, r5, r8, pc	; <UNPREDICTABLE>
    5b10:	ldrbeq	r1, [sl, -r4, lsr #20]
    5b14:			; <UNDEFINED> instruction: 0xf003bf57
    5b18:	stmibvs	r9!, {r0, r1, r8, r9}^
    5b1c:	strne	lr, [r3], -r6, lsl #22
    5b20:	stmdane	r0!, {r0, r4, r5, r6, r7, fp, sp, lr}^
    5b24:	svclt	0x0000bd70
    5b28:	andeq	r9, r1, r2, lsl #30
    5b2c:	svcmi	0x00f8e92d
    5b30:	bvs	fe4cbc50 <ftello64@plt+0xfe4c99fc>
    5b34:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    5b38:	sbchi	pc, r2, r0
    5b3c:	andeq	pc, r7, r3
    5b40:	strmi	r4, [fp], #-1556	; 0xfffff9ec
    5b44:	stmdacs	r0, {r0, r1, r4, r7, r9, sp, lr}
    5b48:	adcsmi	sp, r7, #79	; 0x4f
    5b4c:	sbchi	pc, r4, r0, lsl #1
    5b50:	ldrd	pc, [r0], -r2	; <UNPREDICTABLE>
    5b54:			; <UNDEFINED> instruction: 0xf8d24639
    5b58:			; <UNDEFINED> instruction: 0xf811c024
    5b5c:	sbceq	sl, r5, r1, lsl #22
    5b60:			; <UNDEFINED> instruction: 0xf1a53001
    5b64:	stmdacs	r7, {r5, r8, r9}
    5b68:	streq	pc, [r0, -r5, asr #3]!
    5b6c:			; <UNDEFINED> instruction: 0xf707fa2a
    5b70:	vpmax.u8	d15, d3, d10
    5b74:	movweq	lr, #31299	; 0x7a43
    5b78:	vpmax.s8	d15, d5, d10
    5b7c:			; <UNDEFINED> instruction: 0xf04fbf8c
    5b80:			; <UNDEFINED> instruction: 0xf04f0800
    5b84:	addmi	r0, lr, #65536	; 0x10000
    5b88:			; <UNDEFINED> instruction: 0xf04fbf94
    5b8c:			; <UNDEFINED> instruction: 0xf0080900
    5b90:	b	10c7f9c <ftello64@plt+0x10c5d48>
    5b94:	b	1088bcc <ftello64@plt+0x1086978>
    5b98:	strmi	r0, [pc], -lr, lsl #28
    5b9c:			; <UNDEFINED> instruction: 0xec08e9c4
    5ba0:	svceq	0x0000f1b9
    5ba4:	adcsmi	sp, lr, #1073741878	; 0x40000036
    5ba8:	movwcs	fp, #3860	; 0xf14
    5bac:	movweq	pc, #4104	; 0x1008	; <UNPREDICTABLE>
    5bb0:	cmnle	r1, r0, lsl #22
    5bb4:	ldrdcc	lr, [r7, -r4]
    5bb8:	stmibvs	r2!, {r5, r9, sl, lr}
    5bbc:			; <UNDEFINED> instruction: 0x61a2404a
    5bc0:	subsmi	r6, r3, r2, ror #20
    5bc4:			; <UNDEFINED> instruction: 0xf7ff61e3
    5bc8:			; <UNDEFINED> instruction: 0x4620fe9f
    5bcc:	mrc2	7, 4, pc, cr12, cr15, {7}
    5bd0:	stmdavs	r1!, {r5, r9, fp, sp, lr}
    5bd4:	submi	r6, r1, r3, lsr #21
    5bd8:	eorvs	r6, r1, r2, ror #16
    5bdc:	bvs	184dbe4 <ftello64@plt+0x184b990>
    5be0:	tstcs	r0, sl, asr #32
    5be4:	stmib	r4, {r1, r5, r6, sp, lr}^
    5be8:			; <UNDEFINED> instruction: 0xf0030108
    5bec:	bne	ffd86810 <ftello64@plt+0xffd845bc>
    5bf0:	eorle	r4, r6, #1879048203	; 0x7000000b
    5bf4:			; <UNDEFINED> instruction: 0xf8d5463d
    5bf8:	strtmi	r9, [r0], -r0
    5bfc:	ldrdhi	pc, [r4], -r5
    5c00:	stmibvs	r3!, {r3, r8, sl, ip, sp}
    5c04:	b	fe0e0390 <ftello64@plt+0xfe0de13c>
    5c08:			; <UNDEFINED> instruction: 0x61a30309
    5c0c:	smlabbeq	r8, r1, sl, lr
    5c10:			; <UNDEFINED> instruction: 0xf7ff61e1
    5c14:			; <UNDEFINED> instruction: 0x4620fe79
    5c18:	mrc2	7, 3, pc, cr6, cr15, {7}
    5c1c:	movwcs	lr, #2516	; 0x9d4
    5c20:	b	fe0966e0 <ftello64@plt+0xfe09448c>
    5c24:	b	fe0c6450 <ftello64@plt+0xfe0c41fc>
    5c28:	eorvs	r0, r2, r8, lsl #6
    5c2c:	stmiale	r2!, {r0, r1, r5, r6, sp, lr}^
    5c30:	ldrmi	r4, [lr], #-1019	; 0xfffffc05
    5c34:	streq	pc, [r7], -r6, lsr #32
    5c38:	strcc	r6, [r8], -r3, lsr #21
    5c3c:			; <UNDEFINED> instruction: 0xf0034437
    5c40:	blcc	46864 <ftello64@plt+0x44610>
    5c44:	stmdale	r7!, {r1, r2, r8, r9, fp, sp}
    5c48:			; <UNDEFINED> instruction: 0xf003e8df
    5c4c:			; <UNDEFINED> instruction: 0x312e2b28
    5c50:	andeq	r3, r4, r4, lsr r7
    5c54:	bvs	8a433c <ftello64@plt+0x8a20e8>
    5c58:	b	10e05ec <ftello64@plt+0x10de398>
    5c5c:	rsbvs	r4, r3, #0, 6
    5c60:	eorvs	r7, r2, #120, 18	; 0x1e0000
    5c64:	movwcs	lr, #2627	; 0xa43
    5c68:	ldmdbvc	r8!, {r0, r1, r5, r6, r9, sp, lr}
    5c6c:	stmib	r4, {r0, r1, r8, r9, lr}^
    5c70:	ldmvc	r8!, {r3, r8, r9, sp}^
    5c74:	b	109e608 <ftello64@plt+0x109c3b4>
    5c78:	eorvs	r6, r2, #0, 4
    5c7c:	rsbvs	r7, r3, #184, 16	; 0xb80000
    5c80:	andmi	lr, r0, #270336	; 0x42000
    5c84:	ldmdavc	r8!, {r1, r5, r9, sp, lr}^
    5c88:	b	109e61c <ftello64@plt+0x109c3c8>
    5c8c:	eorvs	r2, r2, #0, 4
    5c90:	rsbvs	r7, r3, #56, 16	; 0x380000
    5c94:	eorvs	r4, r2, #134217728	; 0x8000000
    5c98:	svchi	0x00f8e8bd
    5c9c:	movwcs	lr, #35284	; 0x89d4
    5ca0:	ldmib	r4, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    5ca4:	strb	r2, [lr, r8, lsl #6]!
    5ca8:	movwcs	lr, #35284	; 0x89d4
    5cac:	ldmib	r4, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    5cb0:	ldrb	r2, [lr, r8, lsl #6]
    5cb4:	movwcs	lr, #35284	; 0x89d4
    5cb8:	ldmib	r4, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    5cbc:	strb	r2, [pc, r8, lsl #6]
    5cc0:	subcs	r4, lr, #7168	; 0x1c00
    5cc4:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
    5cc8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    5ccc:	bicsvc	pc, r2, #12582912	; 0xc00000
    5cd0:	tstcc	r3, r8, ror r4
    5cd4:	ldc2l	7, cr15, [r6], {254}	; 0xfe
    5cd8:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5cdc:	svclt	0x0000e763
    5ce0:	andeq	r8, r0, r4, lsl sp
    5ce4:	andeq	r7, r0, r2, lsl r7
    5ce8:	andeq	r7, r0, r0, lsr r7
    5cec:	addlt	fp, r3, r0, lsl #10
    5cf0:	tstcs	r4, sl, lsl #12
    5cf4:	bl	369d00 <ftello64@plt+0x367aac>
    5cf8:			; <UNDEFINED> instruction: 0xf7ff0001
    5cfc:	andlt	pc, r3, r7, lsl pc	; <UNPREDICTABLE>
    5d00:	blx	143e7e <ftello64@plt+0x141c2a>
    5d04:	addlt	fp, r2, r0, lsl r5
    5d08:	tstls	r1, r4, lsl #12
    5d0c:	stmdb	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5d10:	strmi	r9, [r1], -r1, lsl #20
    5d14:	tstcc	r1, r0, lsr #12
    5d18:	pop	{r1, ip, sp, pc}
    5d1c:	smlad	r5, r0, r0, r4
    5d20:	push	{r0, r1, r4, r5, r8, r9, fp, lr}
    5d24:			; <UNDEFINED> instruction: 0x460d41f0
    5d28:	ldrbtmi	r4, [fp], #-2354	; 0xfffff6ce
    5d2c:	addlt	r4, lr, r2, lsr sl
    5d30:	ldmdavc	fp, {r0, r3, r4, r5, r6, sl, lr}
    5d34:	stmpl	sl, {r1, r2, r9, sl, lr}
    5d38:	andls	r6, sp, #1179648	; 0x120000
    5d3c:	andeq	pc, r0, #79	; 0x4f
    5d40:	ldmdbne	r7!, {r0, r1, r3, r8, r9, ip, sp, pc}^
    5d44:	andsle	r4, r1, #-536870901	; 0xe000000b
    5d48:			; <UNDEFINED> instruction: 0xf7fc4634
    5d4c:	blne	fe900434 <ftello64@plt+0xfe8fe1e0>
    5d50:	movwcc	r1, #7322	; 0x1c9a
    5d54:	svclt	0x003c42aa
    5d58:	adcvc	r0, r2, r2, lsl #24
    5d5c:	svclt	0x003c42ab
    5d60:	rsbvc	r0, r3, r3, lsl #20
    5d64:	bleq	103d7c <ftello64@plt+0x101b28>
    5d68:	mvnle	r4, #188, 4	; 0xc000000b
    5d6c:	blmi	898600 <ftello64@plt+0x8963ac>
    5d70:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5d74:	blls	35fde4 <ftello64@plt+0x35db90>
    5d78:			; <UNDEFINED> instruction: 0xf04f405a
    5d7c:	teqle	r5, r0, lsl #6
    5d80:	pop	{r1, r2, r3, ip, sp, pc}
    5d84:			; <UNDEFINED> instruction: 0x201981f0
    5d88:	stmib	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5d8c:	ldmiblt	r8, {r2, r9, sl, lr}^
    5d90:			; <UNDEFINED> instruction: 0xf8df2000
    5d94:			; <UNDEFINED> instruction: 0xf7ff806c
    5d98:	ldrbtmi	pc, [r8], #2691	; 0xa83	; <UNPREDICTABLE>
    5d9c:			; <UNDEFINED> instruction: 0xf7fb4607
    5da0:	rsbsmi	lr, r8, ip, ror pc
    5da4:	strcs	r4, [r1], #-96	; 0xffffffa0
    5da8:	stmdb	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5dac:	stmdane	r8!, {r3, r4, r7, fp, ip, sp, lr, pc}
    5db0:	andmi	pc, r0, r8, lsl #17
    5db4:	bicle	r2, r4, r0, lsl #18
    5db8:			; <UNDEFINED> instruction: 0x46084a12
    5dbc:			; <UNDEFINED> instruction: 0xf007447a
    5dc0:			; <UNDEFINED> instruction: 0xf888f8a9
    5dc4:	ldr	r4, [ip, r8, lsr #16]!
    5dc8:	strbtmi	r4, [pc], -pc, lsl #18
    5dcc:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    5dd0:	bicsvc	pc, ip, r1, lsl #10
    5dd4:	ldc2l	7, cr15, [sl, #-1020]	; 0xfffffc04
    5dd8:	ldrtmi	r4, [sl], -r0, lsr #12
    5ddc:			; <UNDEFINED> instruction: 0xf7ff2110
    5de0:	ldrtmi	pc, [r8], -r5, lsr #29	; <UNPREDICTABLE>
    5de4:	ldc2l	7, cr15, [r4, #1020]!	; 0x3fc
    5de8:	ldrb	r4, [r1, r4, lsl #12]
    5dec:	svc	0x00c8f7fb
    5df0:	andeq	sl, r1, r2, lsr #7
    5df4:	andeq	sl, r1, r8, asr r0
    5df8:	andeq	r0, r0, r0, asr #4
    5dfc:	andeq	sl, r1, r8, lsl r0
    5e00:	andeq	sl, r1, r2, lsr r3
    5e04:			; <UNDEFINED> instruction: 0xffffd5d1
    5e08:	andeq	r8, r0, lr, lsl #24
    5e0c:	blmi	19187a0 <ftello64@plt+0x191654c>
    5e10:	svcmi	0x00f0e92d
    5e14:	cfstrdmi	mvd4, [r3], #-488	; 0xfffffe18
    5e18:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
    5e1c:	ldrbtmi	r4, [ip], #-1541	; 0xfffff9fb
    5e20:	movwls	r6, #22555	; 0x581b
    5e24:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5e28:			; <UNDEFINED> instruction: 0xb32b6ca3
    5e2c:	andcs	r2, r1, #16, 2
    5e30:	stmib	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5e34:	vcge.f32	d17, d0, d1
    5e38:	ldmdbcs	r0, {r2, r4, r7, pc}
    5e3c:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
    5e40:			; <UNDEFINED> instruction: 0xf00064a3
    5e44:	stmdbcs	pc, {r3, r5, r7, pc}	; <UNPREDICTABLE>
    5e48:	stmdane	r8!, {r0, r1, r2, r3, r4, r5, r6, sl, fp, ip, lr, pc}^
    5e4c:	tsteq	r0, r1, asr #3	; <UNPREDICTABLE>
    5e50:			; <UNDEFINED> instruction: 0xff66f7ff
    5e54:	rscscc	pc, pc, pc, asr #32
    5e58:			; <UNDEFINED> instruction: 0xf822f7fe
    5e5c:	blmi	14187ac <ftello64@plt+0x1416558>
    5e60:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5e64:	blls	15fed4 <ftello64@plt+0x15dc80>
    5e68:			; <UNDEFINED> instruction: 0xf04f405a
    5e6c:			; <UNDEFINED> instruction: 0xf0400300
    5e70:	mullt	r7, r0, r0
    5e74:	svchi	0x00f0e8bd
    5e78:	vst2.16	{d20-d21}, [pc], ip
    5e7c:	vaddw.s8	<illegal reg q11.5>, q8, d0
    5e80:	ldrbtmi	r0, [r8], #-264	; 0xfffffef8
    5e84:	ldmda	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5e88:	blle	78d6a8 <ftello64@plt+0x78b454>
    5e8c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5e90:	stmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    5e94:	strbmi	r4, [r3], pc, lsr #12
    5e98:			; <UNDEFINED> instruction: 0xf04f2410
    5e9c:	strtmi	r0, [r2], -r1, lsl #20
    5ea0:			; <UNDEFINED> instruction: 0x46304639
    5ea4:	mrc	7, 7, APSR_nzcv, cr2, cr11, {7}
    5ea8:	blle	b4feb0 <ftello64@plt+0xb4dc5c>
    5eac:	addmi	sp, r4, #6
    5eb0:	strmi	sp, [r7], #-831	; 0xfffffcc1
    5eb4:	strmi	r1, [r0], #2596	; 0xa24
    5eb8:	mvnsle	r2, r0, lsl #24
    5ebc:	svceq	0x0010f1b8
    5ec0:	tstle	sl, r0, lsr r6
    5ec4:			; <UNDEFINED> instruction: 0xffecf7fd
    5ec8:			; <UNDEFINED> instruction: 0xf7fce7c8
    5ecc:	stmdavs	r3, {r1, r2, r4, r7, fp, sp, lr, pc}
    5ed0:	svclt	0x00182b02
    5ed4:	andle	r4, pc, fp, asr r2	; <UNPREDICTABLE>
    5ed8:	movwls	r4, #5680	; 0x1630
    5edc:			; <UNDEFINED> instruction: 0xffe0f7fd
    5ee0:	blcs	2caec <ftello64@plt+0x2a898>
    5ee4:			; <UNDEFINED> instruction: 0xe00adaba
    5ee8:	svceq	0x0000f1b8
    5eec:	blcs	3a68c <ftello64@plt+0x38438>
    5ef0:			; <UNDEFINED> instruction: 0xf1c3bfd8
    5ef4:	stclle	8, cr0, [r1]
    5ef8:			; <UNDEFINED> instruction: 0xf7fd4630
    5efc:			; <UNDEFINED> instruction: 0x4628ffd1
    5f00:			; <UNDEFINED> instruction: 0xf7ff2110
    5f04:	str	pc, [r9, sp, lsl #30]!
    5f08:	ldmda	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5f0c:	blcs	11ff20 <ftello64@plt+0x11dccc>
    5f10:	blcs	2fa260 <ftello64@plt+0x2f800c>
    5f14:	movwcs	sp, #488	; 0x1e8
    5f18:	ldrmi	r2, [sl], -r1, lsl #2
    5f1c:			; <UNDEFINED> instruction: 0xf8ad4648
    5f20:			; <UNDEFINED> instruction: 0x9603b012
    5f24:	andsge	pc, r0, sp, lsr #17
    5f28:	svc	0x00daf7fb
    5f2c:			; <UNDEFINED> instruction: 0xd1b62c00
    5f30:	blmi	7ffe48 <ftello64@plt+0x7fdbf4>
    5f34:	ldmdbmi	pc, {r1, r2, r3, r4, r6, r9, sp}	; <UNPREDICTABLE>
    5f38:	ldrbtmi	r4, [fp], #-2079	; 0xfffff7e1
    5f3c:			; <UNDEFINED> instruction: 0xf5034479
    5f40:	ldrbtmi	r7, [r8], #-1008	; 0xfffffc10
    5f44:			; <UNDEFINED> instruction: 0xf7fe3103
    5f48:	blmi	744dc4 <ftello64@plt+0x742b70>
    5f4c:	ldmdbmi	ip, {r0, r3, r4, r6, r7, r9, sp}
    5f50:	ldrbtmi	r4, [fp], #-2076	; 0xfffff7e4
    5f54:			; <UNDEFINED> instruction: 0xf5034479
    5f58:	ldrbtmi	r7, [r8], #-996	; 0xfffffc1c
    5f5c:			; <UNDEFINED> instruction: 0xf7fe3103
    5f60:	mulle	sp, r1, fp
    5f64:	stmda	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5f68:	blcs	99ff7c <ftello64@plt+0x99dd28>
    5f6c:	movwcs	fp, #3844	; 0xf04
    5f70:	addle	r6, r1, r3, lsr #9
    5f74:	svclt	0x001c2b0b
    5f78:			; <UNDEFINED> instruction: 0xf04f425b
    5f7c:	strdle	r3, [fp, pc]!
    5f80:			; <UNDEFINED> instruction: 0xf04f4b11
    5f84:	andcs	r3, r1, #255	; 0xff
    5f88:	ldrvs	r4, [sl], #1147	; 0x47b
    5f8c:			; <UNDEFINED> instruction: 0xff88f7fd
    5f90:			; <UNDEFINED> instruction: 0xf7fbe7b5
    5f94:			; <UNDEFINED> instruction: 0xf04feef6
    5f98:			; <UNDEFINED> instruction: 0xe79330ff
    5f9c:	andeq	r9, r1, r4, ror pc
    5fa0:	andeq	r0, r0, r0, asr #4
    5fa4:	andeq	sl, r1, r2, ror #3
    5fa8:	andeq	r9, r1, r8, lsr #30
    5fac:	ldrdeq	r7, [r0], -lr
    5fb0:	andeq	r8, r0, r2, lsr #21
    5fb4:	strdeq	r7, [r0], -r4
    5fb8:	andeq	r7, r0, r6, lsl #10
    5fbc:	andeq	r8, r0, sl, lsl #21
    5fc0:			; <UNDEFINED> instruction: 0x000074b0
    5fc4:	andeq	r7, r0, r6, asr #9
    5fc8:	andeq	sl, r1, r8, ror r0
    5fcc:	biclt	fp, r0, r8, lsl #10
    5fd0:	stmdbcc	r1, {r1, r6, r9, sl, fp, ip}
    5fd4:	svccc	0x0001f812
    5fd8:	svceq	0x0001f811
    5fdc:	blx	fec34450 <ftello64@plt+0xfec321fc>
    5fe0:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    5fe4:	addmi	fp, r3, #8, 26	; 0x200
    5fe8:	blcs	17fa3c0 <ftello64@plt+0x17f816c>
    5fec:	stmdacs	sp!, {r3, r8, r9, sl, fp, ip, sp, pc}
    5ff0:	blcs	b7a3b8 <ftello64@plt+0xb78164>
    5ff4:	ldmdacs	pc, {r3, r8, r9, sl, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    5ff8:	andcs	fp, r1, ip, lsl #30
    5ffc:	rscle	r2, r9, r0
    6000:	blmi	1b5428 <ftello64@plt+0x1b31d4>
    6004:	stmdbmi	r6, {r1, r3, r5, r7, r9, sp}
    6008:	ldrbtmi	r4, [fp], #-2054	; 0xfffff7fa
    600c:			; <UNDEFINED> instruction: 0xf5034479
    6010:	ldrbtmi	r7, [r8], #-1014	; 0xfffffc0a
    6014:			; <UNDEFINED> instruction: 0xf7fe3103
    6018:	svclt	0x0000fb35
    601c:	ldrdeq	r8, [r0], -r2
    6020:	andeq	r7, r0, r4, ror #8
    6024:	ldrdeq	r7, [r0], -lr
    6028:	mvnsmi	lr, sp, lsr #18
    602c:	subsle	r2, r3, r0, lsl #16
    6030:	stmdbcs	r0, {r0, r2, r3, r9, sl, lr}
    6034:	stmdavc	fp, {r0, r2, r3, r4, r6, ip, lr, pc}
    6038:	stmdavc	r0, {r2, r9, sl, lr}
    603c:	msreq	CPSR_fsxc, #-1073741784	; 0xc0000028
    6040:			; <UNDEFINED> instruction: 0xf383fab3
    6044:	stmdacs	pc!, {r0, r1, r3, r4, r6, r8, fp}	; <UNPREDICTABLE>
    6048:	subsmi	fp, r8, #20, 30	; 0x50
    604c:	andeq	pc, r1, r3, asr #3
    6050:			; <UNDEFINED> instruction: 0x4e2eb9b0
    6054:			; <UNDEFINED> instruction: 0x4631447e
    6058:			; <UNDEFINED> instruction: 0xf7fc4620
    605c:			; <UNDEFINED> instruction: 0x4631e8f0
    6060:	strtmi	r4, [r8], -r0, lsl #13
    6064:	stmia	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6068:	andcs	pc, r8, r4, lsl r8	; <UNPREDICTABLE>
    606c:	streq	lr, [r8, -r4, lsl #22]
    6070:	bl	15d124 <ftello64@plt+0x15aed0>
    6074:	stmdblt	sl!, {fp}
    6078:	svclt	0x00183b00
    607c:	subsmi	r2, r8, #67108864	; 0x4000000
    6080:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6084:			; <UNDEFINED> instruction: 0x4631b1f3
    6088:			; <UNDEFINED> instruction: 0xf7fb4638
    608c:			; <UNDEFINED> instruction: 0x4631edf4
    6090:	strbmi	r4, [r0], -r4, lsl #12
    6094:	stcl	7, cr15, [lr, #1004]!	; 0x3ec
    6098:	strbmi	r4, [r1], -r2, lsr #12
    609c:	adcmi	r4, ip, #5242880	; 0x500000
    60a0:	svclt	0x00284638
    60a4:			; <UNDEFINED> instruction: 0xf7fb462a
    60a8:	stmdacs	r0, {r2, r4, r6, r9, sl, fp, sp, lr, pc}
    60ac:	adcmi	sp, ip, #1073741827	; 0x40000003
    60b0:	movwcs	fp, #8076	; 0x1f8c
    60b4:			; <UNDEFINED> instruction: 0xf1632300
    60b8:	stmdacs	r0, {}	; <UNPREDICTABLE>
    60bc:	ldrtmi	sp, [ip], #-480	; 0xfffffe20
    60c0:	strb	r4, [r8, r5, asr #8]
    60c4:	pop	{r0, sp}
    60c8:	svclt	0x00cc81f0
    60cc:	andcs	r2, r0, #268435456	; 0x10000000
    60d0:	sbcsvc	lr, r0, r2, lsr #23
    60d4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    60d8:			; <UNDEFINED> instruction: 0xf44f4b0d
    60dc:	stmdbmi	sp, {r0, r1, r4, r5, r6, r7, r9, ip, sp, lr}
    60e0:	ldrbtmi	r4, [fp], #-2061	; 0xfffff7f3
    60e4:			; <UNDEFINED> instruction: 0xf5034479
    60e8:	ldrbtmi	r7, [r8], #-769	; 0xfffffcff
    60ec:			; <UNDEFINED> instruction: 0xf7fe3103
    60f0:	blmi	2c4c1c <ftello64@plt+0x2c29c8>
    60f4:	rscne	pc, r7, #64, 4
    60f8:	stmdami	sl, {r0, r3, r8, fp, lr}
    60fc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    6100:	movwvc	pc, #5379	; 0x1503	; <UNPREDICTABLE>
    6104:	tstcc	r3, r8, ror r4
    6108:	blx	fef44108 <ftello64@plt+0xfef41eb4>
    610c:	andeq	r7, r0, r8, asr r4
    6110:	strdeq	r8, [r0], -sl
    6114:	andeq	r7, r0, r8, lsr #7
    6118:			; <UNDEFINED> instruction: 0x000073be
    611c:	andeq	r8, r0, r0, ror #17
    6120:	andeq	r7, r0, lr, lsl #7
    6124:	andeq	r7, r0, ip, lsl #20
    6128:	vst2.8	{d20,d22}, [pc], r6
    612c:	strlt	r7, [r8, #-671]	; 0xfffffd61
    6130:	blmi	15731c <ftello64@plt+0x1550c8>
    6134:	stmdami	r5, {r0, r1, r8, ip, sp}
    6138:			; <UNDEFINED> instruction: 0xf503447b
    613c:	ldrbtmi	r7, [r8], #-773	; 0xfffffcfb
    6140:	blx	fe844140 <ftello64@plt+0xfe841eec>
    6144:	andeq	r7, r0, r0, lsl #7
    6148:	andeq	r8, r0, r4, lsr #17
    614c:	andeq	r7, r0, r6, lsl #7
    6150:	blmi	c58a18 <ftello64@plt+0xc567c4>
    6154:	push	{r1, r3, r4, r5, r6, sl, lr}
    6158:	strdlt	r4, [r2], r0
    615c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    6160:			; <UNDEFINED> instruction: 0xf04f9301
    6164:	stmdacs	r0, {r8, r9}
    6168:	strmi	sp, [r4], -r1, asr #32
    616c:	strtmi	r4, [r2], -fp, lsr #16
    6170:	ldrbtmi	r2, [r8], #-264	; 0xfffffef8
    6174:			; <UNDEFINED> instruction: 0xf7fd3030
    6178:			; <UNDEFINED> instruction: 0x1e03f97f
    617c:			; <UNDEFINED> instruction: 0xf003db15
    6180:			; <UNDEFINED> instruction: 0xf0330207
    6184:	teqle	r5, r7, lsl #6
    6188:	andcs	r4, r0, r5, lsr #22
    618c:	sbcsvs	r4, sl, #2063597568	; 0x7b000000
    6190:	blmi	858a28 <ftello64@plt+0x8567d4>
    6194:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6198:	blls	60208 <ftello64@plt+0x5dfb4>
    619c:			; <UNDEFINED> instruction: 0xf04f405a
    61a0:	teqle	r4, r0, lsl #6
    61a4:	pop	{r1, ip, sp, pc}
    61a8:	ldmdbmi	pc, {r4, r5, r6, r7, r8, pc}	; <UNPREDICTABLE>
    61ac:	strcs	r4, [r0, -r0, lsr #12]
    61b0:	ldrbtmi	r9, [r9], #-1792	; 0xfffff900
    61b4:	stmda	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    61b8:			; <UNDEFINED> instruction: 0xf7fb4606
    61bc:	bl	141e3c <ftello64@plt+0x13fbe8>
    61c0:	ldrtmi	r0, [sl], -r6, lsl #16
    61c4:	strmi	r4, [r5], -r9, ror #12
    61c8:	strbmi	r6, [r0], -r7
    61cc:	mcr	7, 7, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    61d0:	adcsmi	r6, fp, #2818048	; 0x2b0000
    61d4:	stcle	6, cr4, [sl], {2}
    61d8:	cmplt	r3, r0, lsl #22
    61dc:	mulle	r6, r8, r5
    61e0:	stmdblt	r3!, {r0, r1, r3, r4, fp, ip, sp, lr}
    61e4:	blcs	b5d878 <ftello64@plt+0xb5b624>
    61e8:	stmdacs	r7, {r0, ip, lr, pc}
    61ec:			; <UNDEFINED> instruction: 0xf06fd9cc
    61f0:	bfi	r0, r5, #0, #14
    61f4:	vqdmulh.s<illegal width 8>	d20, d0, d13
    61f8:	stmdbmi	sp, {r0, r2, r3, r4, r5, r9, ip}
    61fc:	ldrbtmi	r4, [fp], #-2061	; 0xfffff7f3
    6200:			; <UNDEFINED> instruction: 0xf5034479
    6204:	ldrbtmi	r7, [r8], #-773	; 0xfffffcfb
    6208:			; <UNDEFINED> instruction: 0xf7fe3103
    620c:			; <UNDEFINED> instruction: 0xf7fbfa3b
    6210:	svclt	0x0000edb8
    6214:	andeq	r9, r1, r4, lsr ip
    6218:	andeq	r0, r0, r0, asr #4
    621c:	andeq	r9, r1, sl, ror r8
    6220:	andeq	r9, r1, r4, ror lr
    6224:	strdeq	r9, [r1], -r4
    6228:	andeq	r7, r0, r6, lsr r3
    622c:	ldrdeq	r8, [r0], -lr
    6230:			; <UNDEFINED> instruction: 0x000072b0
    6234:	andeq	r7, r0, sl, ror #5
    6238:	strmi	fp, [r2], -r0, lsl #6
    623c:	strlt	r4, [r8, #-2065]	; 0xfffff7ef
    6240:	subscc	r4, r0, r8, ror r4
    6244:			; <UNDEFINED> instruction: 0xf7fd2109
    6248:			; <UNDEFINED> instruction: 0x1e03f917
    624c:	blcs	23cea0 <ftello64@plt+0x23ac4c>
    6250:	bmi	37d268 <ftello64@plt+0x37b014>
    6254:	ldrbtmi	r2, [sl], #-0
    6258:	stclt	0, cr6, [r8, #-844]	; 0xfffffcb4
    625c:	vqdmulh.s<illegal width 8>	d20, d0, d11
    6260:	stmdbmi	fp, {r0, r5, r9, ip}
    6264:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
    6268:			; <UNDEFINED> instruction: 0xf5034479
    626c:	ldrbtmi	r7, [r8], #-779	; 0xfffffcf5
    6270:			; <UNDEFINED> instruction: 0xf7fe3103
    6274:			; <UNDEFINED> instruction: 0xf06ffa07
    6278:	stclt	0, cr0, [r8, #-84]	; 0xffffffac
    627c:	andseq	pc, r5, pc, rrx
    6280:	svclt	0x00004770
    6284:	andeq	r9, r1, ip, lsr #15
    6288:	andeq	r9, r1, r6, ror lr
    628c:	andeq	r8, r0, r6, ror r7
    6290:	andeq	r7, r0, r8, asr #4
    6294:	andeq	r7, r0, r2, lsr #5
    6298:	svcmi	0x00f8e92d
    629c:			; <UNDEFINED> instruction: 0xf8904616
    62a0:	strmi	r5, [ip], -r7, lsr #32
    62a4:			; <UNDEFINED> instruction: 0x46824b37
    62a8:	andeq	pc, r3, #5
    62ac:	ldrbtmi	r0, [fp], #-1897	; 0xfffff897
    62b0:	stcne	15, cr11, [r5, #-352]	; 0xfffffea0
    62b4:	movwne	lr, #11011	; 0x2b03
    62b8:	stmdavs	r5, {r3, r6, r8, r9, sl, fp, ip, sp, pc}^
    62bc:	svclt	0x004c685a
    62c0:	ldmvs	fp, {r0, r1, r6, r7, r8, fp, sp, lr}^
    62c4:	blx	96d3e <ftello64@plt+0x94aea>
    62c8:	suble	pc, sp, #805306368	; 0x30000000
    62cc:	cfstrspl	mvf4, [r8, #-84]!	; 0xffffffac
    62d0:	strdle	r2, [r2], #-143	; 0xffffff71
    62d4:	ldrsbthi	pc, [r0], pc	; <UNPREDICTABLE>
    62d8:	stmdbeq	r4, {r1, r3, r8, ip, sp, lr, pc}
    62dc:			; <UNDEFINED> instruction: 0xf04f4f2b
    62e0:	ldrbtmi	r0, [r8], #2816	; 0xb00
    62e4:	and	r4, r9, pc, ror r4
    62e8:			; <UNDEFINED> instruction: 0x101cf8da
    62ec:	ldc2	0, cr15, [r6, #-24]!	; 0xffffffe8
    62f0:	bleq	82724 <ftello64@plt+0x804d0>
    62f4:	strmi	r5, [ip], -r8, ror #24
    62f8:	strdle	r2, [lr], -pc	; <UNPREDICTABLE>
    62fc:	stmdale	r6!, {r2, r3, r4, r5, r6, r7, fp, sp}
    6300:	stmdale	sl!, {r0, r1, r7, r8, sl, lr}
    6304:	mlacc	r7, sl, r8, pc	; <UNPREDICTABLE>
    6308:	andeq	pc, r4, #3
    630c:	stclne	0, cr13, [r0], #-32	; 0xffffffe0
    6310:	mvnle	r2, r0, lsl #20
    6314:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
    6318:	movwne	lr, #15111	; 0x3b07
    631c:	ubfx	r6, r9, #17, #6
    6320:	tstlt	sl, r8, asr #12
    6324:	ldrdeq	pc, [r4], -sl
    6328:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
    632c:	ldrdcs	pc, [r0], -sl
    6330:	bl	217bfc <ftello64@plt+0x2159a8>
    6334:	ldmdavs	r2, {r0, r1, r8, r9, ip}^
    6338:	blx	e04ae <ftello64@plt+0xde25a>
    633c:	stmiapl	r0, {r2, r8, r9, ip, sp, lr, pc}^
    6340:			; <UNDEFINED> instruction: 0xb1704790
    6344:	mlacc	r7, sl, r8, pc	; <UNPREDICTABLE>
    6348:	andeq	pc, r4, #3
    634c:			; <UNDEFINED> instruction: 0x4621e7df
    6350:			; <UNDEFINED> instruction: 0xf7ff4650
    6354:	strmi	pc, [r3, #3009]	; 0xbc1
    6358:			; <UNDEFINED> instruction: 0xf04fd9d4
    635c:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    6360:	qsub8mi	r8, r0, r8
    6364:	svchi	0x00f8e8bd
    6368:			; <UNDEFINED> instruction: 0xf44f4b09
    636c:	stmdbmi	r9, {r0, r2, r4, r7, r9, sp, lr}
    6370:	ldrbtmi	r4, [fp], #-2057	; 0xfffff7f7
    6374:			; <UNDEFINED> instruction: 0xf5034479
    6378:	ldrbtmi	r7, [r8], #-783	; 0xfffffcf1
    637c:			; <UNDEFINED> instruction: 0xf7fe3103
    6380:	svclt	0x0000f981
    6384:	andeq	r9, r1, lr, lsr r7
    6388:	andeq	r9, r1, sl, lsl #14
    638c:	andeq	r9, r1, r8, lsl #14
    6390:	andeq	r8, r0, sl, ror #12
    6394:			; <UNDEFINED> instruction: 0x000071b8
    6398:	andeq	r7, r0, sl, asr #3
    639c:			; <UNDEFINED> instruction: 0x4604b538
    63a0:			; <UNDEFINED> instruction: 0x460db150
    63a4:	blx	13443aa <ftello64@plt+0x1342156>
    63a8:	strmi	r4, [r1], -sl, lsr #12
    63ac:			; <UNDEFINED> instruction: 0xf7ff4620
    63b0:	andcc	pc, r1, r3, ror pc	; <UNPREDICTABLE>
    63b4:	andcs	fp, r1, r8, lsl pc
    63b8:	svclt	0x0000bd38
    63bc:			; <UNDEFINED> instruction: 0xf890b538
    63c0:			; <UNDEFINED> instruction: 0xf0011027
    63c4:			; <UNDEFINED> instruction: 0xf0110403
    63c8:	tstle	r3, r4, lsl #2
    63cc:	vstrne	s8, [r3, #-64]	; 0xffffffc0
    63d0:			; <UNDEFINED> instruction: 0x4618447a
    63d4:	andne	lr, r4, #2048	; 0x800
    63d8:	ldmdavs	r4, {r0, r2, r4, r6, r7, fp, sp, lr}^
    63dc:			; <UNDEFINED> instruction: 0xf405fb04
    63e0:			; <UNDEFINED> instruction: 0xf7fb4622
    63e4:			; <UNDEFINED> instruction: 0x462aee36
    63e8:	strtmi	r2, [r0], #-511	; 0xfffffe01
    63ec:	ldrhtmi	lr, [r8], -sp
    63f0:	mcrlt	7, 1, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    63f4:	vqdmulh.s<illegal width 8>	d20, d0, d7
    63f8:	stmdbmi	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sp}
    63fc:	ldrbtmi	r4, [fp], #-2055	; 0xfffff7f9
    6400:			; <UNDEFINED> instruction: 0xf5034479
    6404:	ldrbtmi	r7, [r8], #-788	; 0xfffffcec
    6408:			; <UNDEFINED> instruction: 0xf7fe3103
    640c:	svclt	0x0000f93b
    6410:	andeq	r9, r1, ip, lsl r6
    6414:	ldrdeq	r8, [r0], -lr
    6418:	andeq	r7, r0, ip, lsr #2
    641c:	andeq	r7, r0, r2, asr r1
    6420:	cmplt	r8, #248, 10	; 0x3e000000
    6424:			; <UNDEFINED> instruction: 0xb3a9460e
    6428:	strmi	r4, [r5], -r0, lsr #18
    642c:			; <UNDEFINED> instruction: 0xf7fb4479
    6430:	strmi	lr, [r3], -r6, lsl #30
    6434:	svcmi	0x001eb9d8
    6438:	ands	r4, r0, pc, ror r4
    643c:	ldrtmi	r1, [r2], -ip, lsr #16
    6440:			; <UNDEFINED> instruction: 0xf7ff4628
    6444:			; <UNDEFINED> instruction: 0x4620fb73
    6448:			; <UNDEFINED> instruction: 0xf7fb4639
    644c:	stcpl	14, cr14, [r3], #-992	; 0xfffffc20
    6450:	cmplt	fp, r5, lsr #16
    6454:	ldrtmi	r4, [r2], -r0, lsr #12
    6458:			; <UNDEFINED> instruction: 0xf7ff2101
    645c:	ldrtmi	pc, [r9], -r7, ror #22	; <UNPREDICTABLE>
    6460:			; <UNDEFINED> instruction: 0xf7fb4628
    6464:	strmi	lr, [r1], -r8, lsl #24
    6468:	mvnle	r2, r0, lsl #16
    646c:			; <UNDEFINED> instruction: 0x4628bdf8
    6470:	tstcs	r1, r2, lsr r6
    6474:			; <UNDEFINED> instruction: 0xf7ff441d
    6478:			; <UNDEFINED> instruction: 0xe7dcfb59
    647c:	andscs	r4, r4, #13312	; 0x3400
    6480:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
    6484:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    6488:	tstvc	sl, #12582912	; 0xc00000	; <UNPREDICTABLE>
    648c:	tstcc	r3, r8, ror r4
    6490:			; <UNDEFINED> instruction: 0xf8f8f7fe
    6494:	andscs	r4, r5, #10240	; 0x2800
    6498:	stmdami	fp, {r1, r3, r8, fp, lr}
    649c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    64a0:	tstvc	sl, #12582912	; 0xc00000	; <UNPREDICTABLE>
    64a4:	tstcc	r3, r8, ror r4
    64a8:			; <UNDEFINED> instruction: 0xf8ecf7fe
    64ac:	andeq	r7, r0, r0, lsl #1
    64b0:	andeq	r7, r0, r4, ror r0
    64b4:	andeq	r8, r0, r8, asr r5
    64b8:	andeq	r7, r0, r6, ror #1
    64bc:	strdeq	r7, [r0], -ip
    64c0:	andeq	r8, r0, r0, asr #10
    64c4:	andeq	r7, r0, lr, asr #1
    64c8:	andeq	r6, r0, r4, asr pc
    64cc:	mvnsmi	lr, #737280	; 0xb4000
    64d0:	strmi	r4, [pc], -r0, lsl #13
    64d4:	vmin.s8	d20, d17, d1
    64d8:	and	r0, r3, r1, lsl #10
    64dc:	ldmdale	pc, {r1, r2, r3, r4, r7, r9, lr}	; <UNPREDICTABLE>
    64e0:	stc	7, cr15, [r0], {251}	; 0xfb
    64e4:	strtmi	r2, [r8], -r1, lsl #26
    64e8:	ldrbtcc	pc, [pc], r5, lsl #2	; <UNPREDICTABLE>
    64ec:	andcs	fp, r1, r8, lsr pc
    64f0:	stc	7, cr15, [r2, #-1004]	; 0xfffffc14
    64f4:			; <UNDEFINED> instruction: 0x46394633
    64f8:	strbmi	r4, [r0], -r4, lsl #12
    64fc:			; <UNDEFINED> instruction: 0xb1bc4622
    6500:	stc	7, cr15, [r6, #-1004]	; 0xfffffc14
    6504:	cdpne	0, 0, cr0, cr3, cr13, {3}
    6508:	ble	ff9d7d90 <ftello64@plt+0xff9d5b3c>
    650c:	ldcl	7, cr15, [r4, #-1004]!	; 0xfffffc14
    6510:	strtmi	r6, [r0], -r3, lsl #16
    6514:			; <UNDEFINED> instruction: 0xf7fb425c
    6518:	strtmi	lr, [r0], -r6, ror #23
    651c:	mvnshi	lr, #12386304	; 0xbd0000
    6520:			; <UNDEFINED> instruction: 0xf8c92200
    6524:	strbtpl	r4, [r2], #0
    6528:			; <UNDEFINED> instruction: 0x46204614
    652c:	mvnshi	lr, #12386304	; 0xbd0000
    6530:	streq	pc, [fp], #-111	; 0xffffff91
    6534:	svclt	0x0000e7f1
    6538:			; <UNDEFINED> instruction: 0x4604b5f8
    653c:	ldcl	7, cr15, [ip, #-1004]	; 0xfffffc14
    6540:	stmdavs	r7, {r1, sl, fp, sp}
    6544:	stmdble	r5, {r0, r2, r9, sl, lr}
    6548:	svccs	0x00004626
    654c:	svclt	0x00a84630
    6550:	ldcllt	0, cr6, [r8, #188]!	; 0xbc
    6554:	mrscs	r2, R9_usr
    6558:			; <UNDEFINED> instruction: 0xf7fb4620
    655c:	stmdacs	r0, {r1, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    6560:			; <UNDEFINED> instruction: 0xf010dbf2
    6564:			; <UNDEFINED> instruction: 0xf04f0101
    6568:	strtmi	r0, [r0], -r3, lsl #4
    656c:	vrecps.f32	d27, d0, d8
    6570:			; <UNDEFINED> instruction: 0xf7fb4106
    6574:	stmdacs	r0, {r1, r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}
    6578:	blle	ff957d98 <ftello64@plt+0xff955b44>
    657c:	stcle	8, cr2, [r7, #-8]
    6580:			; <UNDEFINED> instruction: 0xf7fb4620
    6584:	svccs	0x0000ee44
    6588:	svclt	0x00a84630
    658c:	ldcllt	0, cr6, [r8, #188]!	; 0xbc
    6590:			; <UNDEFINED> instruction: 0xf44f4b06
    6594:	stmdbmi	r6, {r2, r3, r6, r9, ip, sp, lr}
    6598:	ldrbtmi	r4, [fp], #-2054	; 0xfffff7fa
    659c:			; <UNDEFINED> instruction: 0xf5034479
    65a0:	ldrbtmi	r7, [r8], #-798	; 0xfffffce2
    65a4:			; <UNDEFINED> instruction: 0xf7fe3103
    65a8:	svclt	0x0000f86d
    65ac:	andeq	r8, r0, r2, asr #8
    65b0:	muleq	r0, ip, sl
    65b4:	andeq	r6, r0, sl, ror #31
    65b8:	vqrshl.s8	<illegal reg q13.5>, q12, q8
    65bc:	svcmi	0x001c1601
    65c0:	streq	pc, [r8], -r0, asr #5
    65c4:	ldrcs	r2, [r5, #-512]	; 0xfffffe00
    65c8:			; <UNDEFINED> instruction: 0x4631447f
    65cc:			; <UNDEFINED> instruction: 0xf7fb4638
    65d0:	mcrne	12, 0, lr, cr4, cr6, {3}
    65d4:			; <UNDEFINED> instruction: 0xf7fbda11
    65d8:	stmdavs	r3, {r4, r8, sl, fp, sp, lr, pc}
    65dc:	subscc	pc, r0, ip, asr #4
    65e0:	tstle	r7, r5, lsl #22
    65e4:	andsle	r3, sl, r1, lsl #26
    65e8:	mcrr	7, 15, pc, r4, cr11	; <UNPREDICTABLE>
    65ec:	ldrtmi	r2, [r1], -r0, lsl #4
    65f0:			; <UNDEFINED> instruction: 0xf7fb4638
    65f4:	cdpne	12, 0, cr14, cr4, cr4, {3}
    65f8:			; <UNDEFINED> instruction: 0xf7fbdbed
    65fc:	stmdacs	r0, {r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    6600:			; <UNDEFINED> instruction: 0x4620dd10
    6604:			; <UNDEFINED> instruction: 0xf7ff2400
    6608:	blmi	2c646c <ftello64@plt+0x2c4218>
    660c:	addsvs	r4, r8, #2063597568	; 0x7b000000
    6610:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    6614:			; <UNDEFINED> instruction: 0xf1c32b00
    6618:	cfldrdle	mvd0, [r2]
    661c:			; <UNDEFINED> instruction: 0xf06fe7f8
    6620:	ldrb	r0, [r5, r4, lsl #8]!
    6624:			; <UNDEFINED> instruction: 0xf06f4620
    6628:			; <UNDEFINED> instruction: 0xf7fd0418
    662c:			; <UNDEFINED> instruction: 0xe7effc39
    6630:	ldrdeq	r6, [r0], -r0
    6634:	strdeq	r9, [r1], -r4
    6638:	andcs	r4, r2, #2048	; 0x800
    663c:	ldrbtmi	r2, [fp], #-0
    6640:			; <UNDEFINED> instruction: 0x4770629a
    6644:	andeq	r9, r1, r2, asr #19
    6648:	svcmi	0x00f0e92d
    664c:	ldcmi	6, cr4, [r8, #124]	; 0x7c
    6650:	blmi	fe6329bc <ftello64@plt+0xfe630768>
    6654:	ldrbtmi	sl, [sp], #-3083	; 0xfffff3f5
    6658:	strmi	r4, [sl], r0, lsl #13
    665c:	stmiapl	fp!, {r0, r1, r4, r7, r9, sl, lr}^
    6660:	eorscs	r4, r0, #32, 12	; 0x2000000
    6664:	ldmdavs	fp, {r8, sp}
    6668:			; <UNDEFINED> instruction: 0xf04f9357
    666c:			; <UNDEFINED> instruction: 0xf7fb0300
    6670:	blmi	fe481a38 <ftello64@plt+0xfe47f7e4>
    6674:	bvs	fe6d7868 <ftello64@plt+0xfe6d5614>
    6678:	blle	17d1280 <ftello64@plt+0x17cf02c>
    667c:	ldrbtmi	r4, [fp], #-2959	; 0xfffff471
    6680:	stccs	8, cr6, [r1, #-884]	; 0xfffffc8c
    6684:			; <UNDEFINED> instruction: 0x2602bf1e
    6688:			; <UNDEFINED> instruction: 0xf04f2501
    668c:			; <UNDEFINED> instruction: 0xf0000900
    6690:	blmi	fe2e6a2c <ftello64@plt+0xfe2e47d8>
    6694:			; <UNDEFINED> instruction: 0xf893447b
    6698:			; <UNDEFINED> instruction: 0xf893282a
    669c:	bllt	1094748 <ftello64@plt+0x10924f4>
    66a0:			; <UNDEFINED> instruction: 0xf0402b00
    66a4:			; <UNDEFINED> instruction: 0x463880b0
    66a8:	ldcl	7, cr15, [ip], #-1004	; 0xfffffc14
    66ac:	biceq	lr, r9, #4, 22	; 0x1000
    66b0:	eorsvc	pc, r9, r4, asr #16
    66b4:	svcmi	0x00836058
    66b8:	strbeq	lr, [r5, #2820]	; 0xb04
    66bc:	ldrbtmi	r4, [pc], #-1586	; 66c4 <ftello64@plt+0x4470>
    66c0:	ldrdeq	lr, [r3, -r7]
    66c4:	andeq	lr, r3, r5, lsl #17
    66c8:	bvs	fee17f54 <ftello64@plt+0xfee15d00>
    66cc:	ldcl	7, cr15, [ip], #1004	; 0x3ec
    66d0:	blle	ad06d8 <ftello64@plt+0xace484>
    66d4:	bmi	1f0e6e0 <ftello64@plt+0x1f0c48c>
    66d8:	ldrbtmi	r4, [sl], #-2934	; 0xfffff48a
    66dc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    66e0:	subsmi	r9, sl, r7, asr fp
    66e4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    66e8:	rschi	pc, r0, r0, asr #32
    66ec:	pop	{r0, r3, r4, r6, ip, sp, pc}
    66f0:			; <UNDEFINED> instruction: 0xf0188ff0
    66f4:	eorle	r0, r3, r4, lsl #30
    66f8:	stmdaeq	r7, {r3, ip, sp, lr, pc}
    66fc:	svceq	0x0004f1b8
    6700:	sbchi	pc, r9, r0
    6704:	svceq	0x0005f1b8
    6708:	sbchi	pc, r9, r0
    670c:	svceq	0x0006f1b8
    6710:	adcshi	pc, r9, r0
    6714:			; <UNDEFINED> instruction: 0x81b4f8df
    6718:	blcs	17b00 <ftello64@plt+0x158ac>
    671c:			; <UNDEFINED> instruction: 0xf8dfd152
    6720:			; <UNDEFINED> instruction: 0x46b281b0
    6724:	strbmi	r4, [sp], -lr, lsr #12
    6728:			; <UNDEFINED> instruction: 0xe01144f8
    672c:	stcl	7, cr15, [r4], #-1004	; 0xfffffc14
    6730:	stmdavs	r0, {r0, r2, r9, sl, lr}
    6734:	eorle	r2, r7, r5, lsl #16
    6738:	strb	r4, [ip, r0, asr #4]
    673c:	strb	r2, [sl, r0]
    6740:			; <UNDEFINED> instruction: 0x8190f8df
    6744:	blcs	17b2c <ftello64@plt+0x158d8>
    6748:			; <UNDEFINED> instruction: 0x46b2d13c
    674c:	strbmi	r4, [sp], -lr, lsr #12
    6750:			; <UNDEFINED> instruction: 0xf7fb4640
    6754:	bl	1417fc <ftello64@plt+0x13f5a8>
    6758:			; <UNDEFINED> instruction: 0xf84403c5
    675c:	ldcne	0, cr8, [r5], #212	; 0xd4
    6760:	ldrtmi	r4, [r8], -r2, lsl #12
    6764:			; <UNDEFINED> instruction: 0xf7fb605a
    6768:	bl	1417e8 <ftello64@plt+0x13f594>
    676c:	blmi	168728c <ftello64@plt+0x1685038>
    6770:	biceq	lr, sl, r4, lsl #22
    6774:	eorsvc	pc, r6, r4, asr #16
    6778:	ldrbtmi	r3, [fp], #-1539	; 0xfffff9fd
    677c:	eorscc	pc, sl, r4, asr #16
    6780:	andcs	r6, r4, #80	; 0x50
    6784:	ldr	r6, [r6, sl, asr #32]
    6788:			; <UNDEFINED> instruction: 0xf908f7fd
    678c:	svclt	0x00182801
    6790:	bicsle	r6, r1, r8, lsr #16
    6794:	stmdacs	r2, {r3, r4, r5, r7, r9, fp, sp, lr}
    6798:	addhi	pc, r5, r0, asr #6
    679c:	blx	fe04479a <ftello64@plt+0xfe042546>
    67a0:	ldrbtmi	r4, [r9], #-2382	; 0xfffff6b2
    67a4:			; <UNDEFINED> instruction: 0xf7ff6288
    67a8:	bvs	fe2464cc <ftello64@plt+0xfe244278>
    67ac:	blle	ff1507b4 <ftello64@plt+0xff14e560>
    67b0:			; <UNDEFINED> instruction: 0x46214632
    67b4:	stc	7, cr15, [r8], {251}	; 0xfb
    67b8:	svclt	0x00bc2800
    67bc:	submi	r6, r0, #40, 16	; 0x280000
    67c0:	str	sp, [r8, r8, lsl #21]
    67c4:	blge	c0f00 <ftello64@plt+0xbecac>
    67c8:	bleq	1742c04 <ftello64@plt+0x17409b0>
    67cc:	vst2.16	{d20,d22}, [pc], r4
    67d0:	bmi	11235d8 <ftello64@plt+0x1121384>
    67d4:			; <UNDEFINED> instruction: 0xf8df4658
    67d8:	ldrbtmi	ip, [r9], #-272	; 0xfffffef0
    67dc:	tstls	r4, sl, ror r4
    67e0:			; <UNDEFINED> instruction: 0x461944fc
    67e4:	andcs	r9, r1, #268435456	; 0x10000000
    67e8:	andgt	pc, r0, sp, asr #17
    67ec:	beq	c140c <ftello64@plt+0xbf1b8>
    67f0:	ldc	7, cr15, [lr, #-1004]	; 0xfffffc14
    67f4:			; <UNDEFINED> instruction: 0xf7fb4658
    67f8:	bl	141758 <ftello64@plt+0x13f504>
    67fc:			; <UNDEFINED> instruction: 0xf84403c9
    6800:	subsvs	fp, r8, r9, lsr r0
    6804:	blmi	e8069c <ftello64@plt+0xe7e448>
    6808:			; <UNDEFINED> instruction: 0x461a447b
    680c:	ldmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}^
    6810:	ldrsbgt	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    6814:	vst2.8	{d25-d28}, [pc], r4
    6818:	ldrbtmi	r7, [ip], #896	; 0x380
    681c:			; <UNDEFINED> instruction: 0xf8cd4619
    6820:	strbmi	ip, [r0], -r0
    6824:	andcs	r9, r1, #268435456	; 0x10000000
    6828:	andlt	pc, ip, sp, asr #17
    682c:	andge	pc, r8, sp, asr #17
    6830:	ldcl	7, cr15, [lr], #1004	; 0x3ec
    6834:			; <UNDEFINED> instruction: 0xf7fb4640
    6838:	bl	141718 <ftello64@plt+0x13f4c4>
    683c:			; <UNDEFINED> instruction: 0xf84403c9
    6840:			; <UNDEFINED> instruction: 0x46028039
    6844:	subsvs	r4, sl, r8, lsr r6
    6848:	bl	feb4483c <ftello64@plt+0xfeb425e8>
    684c:	biceq	lr, r5, #4, 22	; 0x1000
    6850:	eorsvc	pc, r5, r4, asr #16
    6854:			; <UNDEFINED> instruction: 0x36014635
    6858:			; <UNDEFINED> instruction: 0xe72c6058
    685c:	bmi	972080 <ftello64@plt+0x96fe2c>
    6860:			; <UNDEFINED> instruction: 0xf8cd230f
    6864:	ldrbtmi	r8, [sl], #-4
    6868:			; <UNDEFINED> instruction: 0x46194630
    686c:	strtmi	r9, [sl], -r0, lsl #4
    6870:			; <UNDEFINED> instruction: 0xf7fb46a9
    6874:			; <UNDEFINED> instruction: 0x4630ecde
    6878:	bl	fe54486c <ftello64@plt+0xfe542618>
    687c:	stmib	r4, {r1, r8, sl, sp}^
    6880:	strcs	r6, [r3], -r0
    6884:	blcs	404a0 <ftello64@plt+0x3e24c>
    6888:	svcge	0x000df43f
    688c:	bmi	6d94fc <ftello64@plt+0x6d72a8>
    6890:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    6894:			; <UNDEFINED> instruction: 0xf8dfe7ba
    6898:	ldrbtmi	r8, [r8], #104	; 0x68
    689c:			; <UNDEFINED> instruction: 0xf8dfe753
    68a0:	ldrbtmi	r8, [r8], #100	; 0x64
    68a4:			; <UNDEFINED> instruction: 0xf04fe74f
    68a8:			; <UNDEFINED> instruction: 0xe77930ff
    68ac:	b	1a448a0 <ftello64@plt+0x1a4264c>
    68b0:	andeq	r9, r1, r2, lsr r7
    68b4:	andeq	r0, r0, r0, asr #4
    68b8:	andeq	r9, r1, ip, lsl #19
    68bc:	andeq	r9, r1, lr, asr #20
    68c0:	andeq	r9, r1, r8, lsr sl
    68c4:	andeq	r9, r1, r2, asr #18
    68c8:	andeq	r9, r1, lr, lsr #13
    68cc:	muleq	r0, r0, lr
    68d0:	andeq	r6, r0, r0, lsl #29
    68d4:	andeq	r6, r0, r4, ror lr
    68d8:	andeq	r6, r0, r6, ror #28
    68dc:	andeq	r9, r1, lr, asr r8
    68e0:	andeq	r6, r0, r6, lsl #28
    68e4:	andeq	r6, r0, ip, lsl #28
    68e8:	andeq	r6, r0, r8, lsl lr
    68ec:	andeq	r7, r0, r0, asr sp
    68f0:	ldrdeq	r6, [r0], -lr
    68f4:	andeq	r6, r0, sl, lsl #16
    68f8:	andeq	r6, r0, r0, asr sp
    68fc:	andeq	r6, r0, r6, asr sp
    6900:	andeq	r6, r0, sl, lsr #26
    6904:	andeq	r6, r0, r2, lsr sp
    6908:	vst3.8	{d27,d29,d31}, [r0 :64], r0
    690c:	ldfmis	f2, [sp], {-0}
    6910:	blmi	772b30 <ftello64@plt+0x7708dc>
    6914:	ldrbtmi	r2, [ip], #-512	; 0xfffffe00
    6918:	stmiapl	r3!, {r0, sp}^
    691c:	movwls	r6, #22555	; 0x581b
    6920:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6924:	ldc	7, cr15, [ip], #-1004	; 0xfffffc14
    6928:	blle	910930 <ftello64@plt+0x90e6dc>
    692c:	mcr2	7, 0, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    6930:			; <UNDEFINED> instruction: 0xf7fc4604
    6934:			; <UNDEFINED> instruction: 0xf7fdfdb5
    6938:	tstcs	r1, r1, lsr r8	; <UNPREDICTABLE>
    693c:	strtmi	r2, [r0], -r1, lsl #16
    6940:	andcs	fp, r0, #7, 30
    6944:	tstvc	r0, #536870916	; 0x20000004	; <UNPREDICTABLE>
    6948:	movwcs	r2, #522	; 0x20a
    694c:	movwcs	lr, #14797	; 0x39cd
    6950:	blge	cf178 <ftello64@plt+0xccf24>
    6954:	andscs	r9, r5, #0, 4
    6958:	stmib	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    695c:	blmi	299190 <ftello64@plt+0x296f3c>
    6960:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6964:	blls	1609d4 <ftello64@plt+0x15e780>
    6968:			; <UNDEFINED> instruction: 0xf04f405a
    696c:	mrsle	r0, SP_und
    6970:	andlt	r4, r6, r0, lsr #12
    6974:			; <UNDEFINED> instruction: 0xf7fbbd10
    6978:	stmdavs	r4, {r6, r8, r9, fp, sp, lr, pc}
    697c:	strb	r4, [sp, r4, ror #4]!
    6980:	ldmib	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6984:	andeq	r9, r1, r2, ror r4
    6988:	andeq	r0, r0, r0, asr #4
    698c:	andeq	r9, r1, r8, lsr #8
    6990:	andcs	fp, r2, r8, lsr r5
    6994:			; <UNDEFINED> instruction: 0xffb8f7ff
    6998:	ldrbtmi	r4, [sp], #-3343	; 0xfffff2f1
    699c:	eorvs	r2, r8, r0, lsl #16
    69a0:	stmdbmi	lr, {r2, r3, r8, r9, fp, ip, lr, pc}
    69a4:	ldrbtmi	r2, [r9], #-542	; 0xfffffde2
    69a8:	msrvc	CPSR_xc, r1, lsl #10
    69ac:	ldc	7, cr15, [r4], #-1004	; 0xfffffc14
    69b0:	svclt	0x00a82800
    69b4:	blle	24f9bc <ftello64@plt+0x24d768>
    69b8:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    69bc:			; <UNDEFINED> instruction: 0xf7fd4604
    69c0:	blmi	205384 <ftello64@plt+0x203130>
    69c4:	andsvs	r4, r8, fp, ror r4
    69c8:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    69cc:	bl	5449c0 <ftello64@plt+0x54276c>
    69d0:	stmdavs	r8!, {r2, fp, sp, lr}
    69d4:	ldrb	r4, [r2, r4, ror #4]!
    69d8:	andeq	r9, r1, r6, ror #12
    69dc:	andeq	r8, r0, r6, lsr r0
    69e0:	andeq	r9, r1, ip, lsr r6
    69e4:	cfstr32mi	mvfx11, [pc], {16}
    69e8:	bvs	18d7be0 <ftello64@plt+0x18d598c>
    69ec:	svclt	0x00a82b00
    69f0:	blle	e9f8 <ftello64@plt+0xc7a4>
    69f4:	stmdami	ip, {r4, r8, sl, fp, ip, sp, pc}
    69f8:	tstne	r1, r0, asr #4	; <UNPREDICTABLE>
    69fc:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    6a00:			; <UNDEFINED> instruction: 0xf7fb4478
    6a04:	stmdacs	r0, {r2, r3, r4, r6, r9, fp, sp, lr, pc}
    6a08:	blle	15f390 <ftello64@plt+0x15d13c>
    6a0c:	ldc2	7, cr15, [r4, #1020]	; 0x3fc
    6a10:	andcs	r4, r0, r3, lsl #12
    6a14:	lfmlt	f6, 4, [r0, #-396]	; 0xfffffe74
    6a18:	b	ffbc4a0c <ftello64@plt+0xffbc27b8>
    6a1c:	submi	r6, r0, #0, 16
    6a20:	svclt	0x0000bd10
    6a24:	andeq	r9, r1, r8, lsl r6
    6a28:	andeq	r6, r0, r4, lsl #24
    6a2c:	addlt	fp, fp, r0, lsr r5
    6a30:	ldrd	pc, [r4], pc	; <UNPREDICTABLE>
    6a34:			; <UNDEFINED> instruction: 0xf8dfac02
    6a38:	tstcs	sl, #132	; 0x84
    6a3c:	bmi	817e3c <ftello64@plt+0x815be8>
    6a40:	strmi	r4, [r1], -sp, lsl #12
    6a44:	tstls	r1, sl, ror r4
    6a48:	ldrmi	r9, [r9], -r0, lsl #4
    6a4c:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    6a50:	strtmi	r2, [r0], -r1, lsl #4
    6a54:	ldrdgt	pc, [r0], -ip
    6a58:	eorgt	pc, r4, sp, asr #17
    6a5c:	stceq	0, cr15, [r0], {79}	; 0x4f
    6a60:	bl	ff9c4a54 <ftello64@plt+0xff9c2800>
    6a64:	strtmi	r4, [r1], -sl, lsr #12
    6a68:	rsbeq	pc, r3, pc, rrx
    6a6c:	stc2	7, cr15, [lr, #-1020]!	; 0xfffffc04
    6a70:	andle	r1, fp, r3, lsl #25
    6a74:	blmi	4592c8 <ftello64@plt+0x457074>
    6a78:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6a7c:	blls	260aec <ftello64@plt+0x25e898>
    6a80:			; <UNDEFINED> instruction: 0xf04f405a
    6a84:	tstle	r5, r0, lsl #6
    6a88:	ldclt	0, cr11, [r0, #-44]!	; 0xffffffd4
    6a8c:	tstcs	r0, lr, lsl #16
    6a90:			; <UNDEFINED> instruction: 0xf7fb4478
    6a94:	stmdacs	r0, {r1, r2, r3, r8, r9, fp, sp, lr, pc}
    6a98:			; <UNDEFINED> instruction: 0xf7fbda09
    6a9c:	stmdavs	r0, {r1, r2, r3, r5, r7, r9, fp, sp, lr, pc}
    6aa0:	svclt	0x00182802
    6aa4:	mvnle	r4, r0, asr #4
    6aa8:	subseq	pc, lr, pc, rrx
    6aac:			; <UNDEFINED> instruction: 0xf06fe7e2
    6ab0:	ldrb	r0, [pc, r8]
    6ab4:	stmdb	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6ab8:	andeq	r9, r1, ip, asr #6
    6abc:	andeq	r0, r0, r0, asr #4
    6ac0:	andeq	r6, r0, ip, asr #23
    6ac4:	andeq	r9, r1, r0, lsl r3
    6ac8:	muleq	r0, r4, fp
    6acc:	subcs	r4, sl, #98304	; 0x18000
    6ad0:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
    6ad4:	tstcc	r3, r5, lsl #22
    6ad8:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
    6adc:	movtvc	pc, #13571	; 0x3503	; <UNPREDICTABLE>
    6ae0:			; <UNDEFINED> instruction: 0xf7fd4478
    6ae4:	svclt	0x0000fdcf
    6ae8:	andeq	r6, r0, r2, ror #22
    6aec:	andeq	r7, r0, r2, lsl #30
    6af0:	andeq	r6, r0, r8, ror fp
    6af4:	mvnsmi	lr, sp, lsr #18
    6af8:	ldmdavc	fp, {r2, r3, r4, r9, sl, lr}
    6afc:			; <UNDEFINED> instruction: 0x46064615
    6b00:	ldmdavs	r0, {r0, r1, r2, r3, r9, sl, lr}
    6b04:	andcs	r1, r8, #22784	; 0x5900
    6b08:	mulshi	ip, sp, r8
    6b0c:	ldm	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6b10:	eorvs	fp, r8, r0, ror #6
    6b14:	movwcc	r6, #6203	; 0x183b
    6b18:	stmdavc	r2!, {r0, r1, r3, r4, r5, sp, lr}
    6b1c:			; <UNDEFINED> instruction: 0xf803682b
    6b20:	stmdavc	r2!, {r1, r4, r5, pc}
    6b24:	bl	e0bd8 <ftello64@plt+0xde984>
    6b28:	bls	187a38 <ftello64@plt+0x1857e4>
    6b2c:	stmdavc	r1!, {r1, r3, r4, r6, sp, lr}
    6b30:	sbclt	r3, r9, #1073741824	; 0x40000000
    6b34:	stmdbcs	r1, {r0, r5, ip, sp, lr}
    6b38:	stmdavs	r8!, {r1, r2, r8, fp, ip, lr, pc}
    6b3c:	blmi	373084 <ftello64@plt+0x370e30>
    6b40:	ldrbtmi	r2, [fp], #-520	; 0xfffffdf8
    6b44:	bl	6c4b38 <ftello64@plt+0x6c28e4>
    6b48:	andcs	r6, r0, r3, lsr r8
    6b4c:	eorsvs	r3, r3, r1, lsl #6
    6b50:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6b54:	eorcs	r4, lr, #8, 22	; 0x2000
    6b58:	stmdami	r9, {r3, r8, fp, lr}
    6b5c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    6b60:	movtvc	pc, #25859	; 0x6503	; <UNPREDICTABLE>
    6b64:	tstcc	r3, r8, ror r4
    6b68:	stc2	7, cr15, [ip, #1012]	; 0x3f4
    6b6c:	andeq	pc, fp, pc, rrx
    6b70:	svclt	0x0000e7ee
    6b74:			; <UNDEFINED> instruction: 0xffffc71b
    6b78:	andeq	r7, r0, r0, lsl #29
    6b7c:	andeq	r6, r0, r6, lsl r8
    6b80:	andeq	r6, r0, ip, lsr #16
    6b84:	ldrbmi	lr, [r0, sp, lsr #18]!
    6b88:	ldrmi	fp, [r8], r2, lsl #1
    6b8c:	strmi	r4, [pc], -r6, lsl #12
    6b90:			; <UNDEFINED> instruction: 0xf7fb4691
    6b94:	vstrmi	s28, [lr, #-200]	; 0xffffff38
    6b98:	bvs	ffad7d94 <ftello64@plt+0xffad5b40>
    6b9c:			; <UNDEFINED> instruction: 0xf8d02b06
    6ba0:	strmi	sl, [r4], -r0
    6ba4:			; <UNDEFINED> instruction: 0xf1badc07
    6ba8:	svclt	0x00a80f00
    6bac:	andge	pc, r0, r4, asr #17
    6bb0:	pop	{r1, ip, sp, pc}
    6bb4:	stcmi	7, cr8, [r7, #-960]	; 0xfffffc40
    6bb8:	ldrtmi	r4, [sl], -fp, asr #12
    6bbc:	ldrbtmi	r4, [sp], #-1585	; 0xfffff9cf
    6bc0:			; <UNDEFINED> instruction: 0xf8cd2007
    6bc4:	strls	r8, [r1, #-0]
    6bc8:	ldc2	7, cr15, [r8, #-1012]!	; 0xfffffc0c
    6bcc:	svclt	0x0000e7eb
    6bd0:	andeq	r9, r1, r8, ror #8
    6bd4:	andeq	r6, r0, lr, lsr #21
    6bd8:	blmi	a1947c <ftello64@plt+0xa17228>
    6bdc:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    6be0:	ldmpl	r3, {r2, r9, sl, fp, ip}^
    6be4:	svclt	0x00c8b0a3
    6be8:	ldmdavs	fp, {r0, r8, sl, fp, sp, pc}
    6bec:			; <UNDEFINED> instruction: 0xf04f9321
    6bf0:	stcle	3, cr0, [r1, #-0]
    6bf4:	smlabbcs	r0, r0, r2, r2
    6bf8:			; <UNDEFINED> instruction: 0xf7fb4628
    6bfc:	movwcs	lr, #18986	; 0x4a2a
    6c00:	strtmi	r4, [r1], -sl, lsr #12
    6c04:			; <UNDEFINED> instruction: 0xf7fb2001
    6c08:	stmdacs	r0, {r1, r6, r7, r8, fp, sp, lr, pc}
    6c0c:			; <UNDEFINED> instruction: 0xf7fbda21
    6c10:	stmdavs	r0, {r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    6c14:	rscle	r2, sp, r4, lsl #16
    6c18:	svclt	0x00c82800
    6c1c:	lfmle	f4, 4, [sl, #-256]	; 0xffffff00
    6c20:	blmi	599484 <ftello64@plt+0x597230>
    6c24:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6c28:	blls	860c98 <ftello64@plt+0x85ea44>
    6c2c:			; <UNDEFINED> instruction: 0xf04f405a
    6c30:	tstle	pc, r0, lsl #6
    6c34:	ldclt	0, cr11, [r0, #-140]!	; 0xffffff74
    6c38:	vpadd.i8	d20, d0, d2
    6c3c:	ldmdbmi	r2, {r0, r1, r3, r7, r9, sp}
    6c40:	ldrbtmi	r4, [fp], #-2066	; 0xfffff7ee
    6c44:			; <UNDEFINED> instruction: 0xf5034479
    6c48:	ldrbtmi	r7, [r8], #-841	; 0xfffffcb7
    6c4c:			; <UNDEFINED> instruction: 0xf7fd3103
    6c50:	andcs	pc, r0, r9, lsl sp	; <UNPREDICTABLE>
    6c54:	blmi	3c0bec <ftello64@plt+0x3be998>
    6c58:	stmdbmi	lr, {r1, r2, r3, r4, r9, sp}
    6c5c:	ldrbtmi	r4, [fp], #-2062	; 0xfffff7f2
    6c60:			; <UNDEFINED> instruction: 0xf5034479
    6c64:	ldrbtmi	r7, [r8], #-846	; 0xfffffcb2
    6c68:			; <UNDEFINED> instruction: 0xf7ff3103
    6c6c:			; <UNDEFINED> instruction: 0xf06fff8b
    6c70:	bfi	r0, r5, #0, #22
    6c74:	stm	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6c78:	andeq	r9, r1, ip, lsr #3
    6c7c:	andeq	r0, r0, r0, asr #4
    6c80:	andeq	r9, r1, r4, ror #2
    6c84:	muleq	r0, sl, sp
    6c88:	andeq	r6, r0, r4, ror #20
    6c8c:	andeq	r6, r0, sl, ror sl
    6c90:	andeq	r7, r0, lr, ror sp
    6c94:	andeq	r6, r0, r0, ror sl
    6c98:	andeq	r6, r0, r6, lsl #21
    6c9c:	svcmi	0x00f0e92d
    6ca0:	bmi	ad86e8 <ftello64@plt+0xad6494>
    6ca4:	blmi	ad8710 <ftello64@plt+0xad64bc>
    6ca8:	ldceq	6, cr15, [ip, #-692]	; 0xfffffd4c
    6cac:			; <UNDEFINED> instruction: 0x460f447a
    6cb0:	b	fe1d84cc <ftello64@plt+0xfe1d6278>
    6cb4:	ldmpl	r3, {r0, r1, r2, r5, r6, r7, sl, ip, sp, lr}^
    6cb8:	strbtvc	lr, [r7], #2980	; 0xba4
    6cbc:			; <UNDEFINED> instruction: 0xf8cd681b
    6cc0:			; <UNDEFINED> instruction: 0xf04f3814
    6cc4:			; <UNDEFINED> instruction: 0xf7fb0300
    6cc8:	blmi	901330 <ftello64@plt+0x8ff0dc>
    6ccc:			; <UNDEFINED> instruction: 0xf00512a9
    6cd0:			; <UNDEFINED> instruction: 0xf8dd0207
    6cd4:	ldrbtmi	fp, [fp], #-2112	; 0xfffff7c0
    6cd8:	stmdagt	r4, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6cdc:	orreq	lr, r1, #3072	; 0xc00
    6ce0:	bvs	ff6f3878 <ftello64@plt+0xff6f1624>
    6ce4:			; <UNDEFINED> instruction: 0xf8d0429a
    6ce8:	strmi	sl, [r6], -r0
    6cec:	ldcle	0, cr9, [r4, #-12]
    6cf0:	bmi	697678 <ftello64@plt+0x695424>
    6cf4:	svceq	0x0000f1ba
    6cf8:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
    6cfc:			; <UNDEFINED> instruction: 0xf8c6bfa8
    6d00:	ldmpl	r3, {sp, pc}^
    6d04:			; <UNDEFINED> instruction: 0xf8dd681a
    6d08:	subsmi	r3, sl, r4, lsl r8
    6d0c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6d10:			; <UNDEFINED> instruction: 0xf60dd11b
    6d14:	pop	{r2, r3, r4, r8, sl, fp}
    6d18:			; <UNDEFINED> instruction: 0xf8dd8ff0
    6d1c:	vst2.16	{d18-d19}, [pc], r8
    6d20:	andvs	r6, r4, r0, lsl #6
    6d24:	ldrmi	sl, [r9], -r5, lsl #24
    6d28:	andgt	pc, r0, sp, asr #17
    6d2c:	strtmi	r9, [r0], -r1, lsl #4
    6d30:			; <UNDEFINED> instruction: 0xf7fa2201
    6d34:			; <UNDEFINED> instruction: 0x464beff0
    6d38:	ldrtmi	r4, [r9], -r2, asr #12
    6d3c:	stmib	sp, {r3, r5, r9, sl, lr}^
    6d40:			; <UNDEFINED> instruction: 0xf7fdb400
    6d44:	andls	pc, r3, fp, lsl #20
    6d48:			; <UNDEFINED> instruction: 0xf7fbe7d3
    6d4c:	svclt	0x0000e81a
    6d50:	ldrdeq	r9, [r1], -ip
    6d54:	andeq	r0, r0, r0, asr #4
    6d58:	andeq	r9, r1, sl, lsr #6
    6d5c:	andeq	r9, r1, lr, lsl #1
    6d60:	addlt	fp, r4, r0, lsl #11
    6d64:			; <UNDEFINED> instruction: 0x4605461f
    6d68:	strmi	r9, [lr], -r3, lsl #4
    6d6c:			; <UNDEFINED> instruction: 0xf8e2f7fd
    6d70:	ldrbtmi	r4, [sl], #-2568	; 0xfffff5f8
    6d74:	bcs	618c4 <ftello64@plt+0x5f670>
    6d78:	stcmi	13, cr13, [r7], {9}
    6d7c:	blls	d864c <ftello64@plt+0xd63f8>
    6d80:	ldrbtmi	r4, [ip], #-1577	; 0xfffff9d7
    6d84:	strls	r2, [r0, -r2]
    6d88:			; <UNDEFINED> instruction: 0xf7fd9401
    6d8c:			; <UNDEFINED> instruction: 0xf7fbfc57
    6d90:	svclt	0x0000ea38
    6d94:	andeq	r9, r1, lr, lsl #5
    6d98:	andeq	r6, r0, r6, ror r9
    6d9c:	svcmi	0x00f0e92d
    6da0:	bmi	1458600 <ftello64@plt+0x14563ac>
    6da4:	cfstr32vc	mvfx15, [r5, #-692]	; 0xfffffd4c
    6da8:	pkhtbmi	r4, r0, r0, asr #22
    6dac:			; <UNDEFINED> instruction: 0xf8df447a
    6db0:			; <UNDEFINED> instruction: 0xf8dfa140
    6db4:	vrhadd.s8	<illegal reg q12.5>, q0, q0
    6db8:	ldmpl	r3, {r0, r1, r2, r8, sl, ip}^
    6dbc:	cfldrsls	mvf4, [r0], {250}	; 0xfa
    6dc0:	ldmdavs	fp, {r0, r3, r4, r5, r6, r7, sl, lr}
    6dc4:			; <UNDEFINED> instruction: 0xf04f9383
    6dc8:	ldmdavs	r3!, {r8, r9}
    6dcc:	blcs	4139d8 <ftello64@plt+0x411784>
    6dd0:			; <UNDEFINED> instruction: 0xf7fbd855
    6dd4:	bls	fe3c1224 <ftello64@plt+0xfe3befd0>
    6dd8:	tstcs	r1, r2, lsl #30
    6ddc:	sbcslt	r9, r2, #16777216	; 0x1000000
    6de0:	ldrtmi	r4, [r8], -r3, lsl #12
    6de4:			; <UNDEFINED> instruction: 0x4623601a
    6de8:			; <UNDEFINED> instruction: 0xf7fb4652
    6dec:	stmdacs	r0, {r1, r2, r3, r4, r8, fp, sp, lr, pc}
    6df0:	bge	fdb98 <ftello64@plt+0xfb944>
    6df4:	orrcs	r4, r0, r0, asr r6
    6df8:	svc	0x00c8f7fa
    6dfc:	ldmdale	r4, {r0, r1, r2, r3, r4, r5, r6, fp, sp}^
    6e00:	mvnlt	r4, r3, lsr #12
    6e04:	addeq	lr, r0, #7168	; 0x1c00
    6e08:			; <UNDEFINED> instruction: 0xf8504638
    6e0c:	streq	r1, [ip, #-3844]	; 0xfffff0fc
    6e10:			; <UNDEFINED> instruction: 0xf5b1d413
    6e14:	suble	r7, r3, r0, lsl #31
    6e18:	stmdbcs	r7, {r0, r3, sl, fp, ip, lr, pc}
    6e1c:	stmdbcs	r7, {r0, r2, r4, r6, fp, ip, lr, pc}
    6e20:	ldm	pc, {r0, r1, r4, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    6e24:	beq	2c2e30 <ftello64@plt+0x2c0bdc>
    6e28:	beq	289658 <ftello64@plt+0x287404>
    6e2c:			; <UNDEFINED> instruction: 0xf5b13d3d
    6e30:	andle	r7, r2, r0, lsl #30
    6e34:	svcvs	0x0080f5b1
    6e38:	movwcc	sp, #16688	; 0x4130
    6e3c:			; <UNDEFINED> instruction: 0xd1e44290
    6e40:			; <UNDEFINED> instruction: 0x461c683f
    6e44:	ldrdge	pc, [r0], -r6
    6e48:			; <UNDEFINED> instruction: 0xf10a4638
    6e4c:	eorsvs	r0, r3, r1, lsl #6
    6e50:	bleq	ff2c1a78 <ftello64@plt+0xff2bf824>
    6e54:	stmia	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6e58:	eorsvc	pc, sl, r8, asr #16
    6e5c:			; <UNDEFINED> instruction: 0xf8cb2101
    6e60:	ldmdavs	r3!, {r2}
    6e64:	sbceq	lr, r3, #8, 22	; 0x2000
    6e68:	eorsls	pc, r3, r8, asr #16
    6e6c:	ldmdavs	r3!, {r0, r4, r6, sp, lr}
    6e70:	eorsvs	r4, r3, fp, lsl #8
    6e74:	blge	144fcc <ftello64@plt+0x142d78>
    6e78:	svceq	0x0000f1ba
    6e7c:	andcs	sp, r0, r6, lsr #3
    6e80:	blmi	6996fc <ftello64@plt+0x6974a8>
    6e84:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6e88:	blls	fe0e0ef8 <ftello64@plt+0xfe0deca4>
    6e8c:			; <UNDEFINED> instruction: 0xf04f405a
    6e90:			; <UNDEFINED> instruction: 0xd1270300
    6e94:	cfstr32vc	mvfx15, [r5, #-52]	; 0xffffffcc
    6e98:	svchi	0x00f0e8bd
    6e9c:	tstle	r4, r9, lsr #5
    6ea0:			; <UNDEFINED> instruction: 0xf0233307
    6ea4:	movwcc	r0, #33543	; 0x8307
    6ea8:	blmi	540dd0 <ftello64@plt+0x53eb7c>
    6eac:	rsbcc	pc, r6, #64, 4
    6eb0:	ldmdami	r4, {r0, r1, r4, r8, fp, lr}
    6eb4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    6eb8:	cmpvc	r2, #12582912	; 0xc00000	; <UNPREDICTABLE>
    6ebc:	tstcc	r3, r8, ror r4
    6ec0:	blx	ff844ebe <ftello64@plt+0xff842c6a>
    6ec4:	andseq	pc, r5, pc, rrx
    6ec8:	blmi	400e38 <ftello64@plt+0x3febe4>
    6ecc:	rsbcc	pc, r6, #64, 4
    6ed0:	stmdami	pc, {r1, r2, r3, r8, fp, lr}	; <UNPREDICTABLE>
    6ed4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    6ed8:	cmpvc	r2, #12582912	; 0xc00000	; <UNPREDICTABLE>
    6edc:	tstcc	r3, r8, ror r4
    6ee0:			; <UNDEFINED> instruction: 0xff3ef7ff
    6ee4:	svc	0x004cf7fa
    6ee8:	ldrdeq	r8, [r1], -ip
    6eec:	andeq	r0, r0, r0, asr #4
    6ef0:	andeq	r6, r0, r0, lsl #19
    6ef4:	andeq	r8, r0, r1, lsr #9
    6ef8:	andeq	r8, r1, r4, lsl #30
    6efc:	andeq	r7, r0, r8, lsr #22
    6f00:	strdeq	r6, [r0], -sl
    6f04:	andeq	r6, r0, ip, lsr #17
    6f08:	andeq	r7, r0, r8, lsl #22
    6f0c:	ldrdeq	r6, [r0], -sl
    6f10:	andeq	r6, r0, r8, lsr #17
    6f14:	svcmi	0x00f0e92d
    6f18:	ldclcs	6, cr15, [ip, #-692]	; 0xfffffd4c
    6f1c:			; <UNDEFINED> instruction: 0x460d4ab1
    6f20:	blmi	fec6bb3c <ftello64@plt+0xfec698e8>
    6f24:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6f28:			; <UNDEFINED> instruction: 0xf8cd681b
    6f2c:			; <UNDEFINED> instruction: 0xf04f3a54
    6f30:			; <UNDEFINED> instruction: 0xf7fb0300
    6f34:	blmi	feb810c4 <ftello64@plt+0xfeb7ee70>
    6f38:	bcs	fe0452b4 <ftello64@plt+0xfe043060>
    6f3c:	bvs	ff6d8130 <ftello64@plt+0xff6d5edc>
    6f40:	blcs	eb760 <ftello64@plt+0xe950c>
    6f44:	strmi	r6, [r4], -r7, lsl #16
    6f48:	rsclt	sp, r8, #20, 24	; 0x1400
    6f4c:	bmi	fea17854 <ftello64@plt+0xfea15600>
    6f50:	blmi	fe952b58 <ftello64@plt+0xfe950904>
    6f54:	svclt	0x00a8447a
    6f58:	ldmpl	r3, {r0, r1, r2, r5, sp, lr}^
    6f5c:			; <UNDEFINED> instruction: 0xf8dd681a
    6f60:	subsmi	r3, sl, r4, asr sl
    6f64:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6f68:	teqhi	sl, r0, asr #32	; <UNPREDICTABLE>
    6f6c:	ldclcs	6, cr15, [ip, #-52]	; 0xffffffcc
    6f70:	svchi	0x00f0e8bd
    6f74:	ldrbtmi	r4, [fp], #-2975	; 0xfffff461
    6f78:	blcs	2212ec <ftello64@plt+0x21f098>
    6f7c:	blcs	13b318 <ftello64@plt+0x1390c4>
    6f80:	blcs	1fe4fc <ftello64@plt+0x1fc2a8>
    6f84:	blmi	fe73b3a4 <ftello64@plt+0xfe739150>
    6f88:	movwls	r4, #33915	; 0x847b
    6f8c:	blcs	21000 <ftello64@plt+0x1edac>
    6f90:	addhi	pc, r7, r0, lsl #5
    6f94:	bvc	5843d0 <ftello64@plt+0x58217c>
    6f98:	ldmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    6f9c:	movwls	sl, #31502	; 0x7b0e
    6fa0:	orrcs	pc, r8, #13631488	; 0xd00000
    6fa4:			; <UNDEFINED> instruction: 0xf8df9309
    6fa8:	rsclt	r8, lr, #84, 4	; 0x40000005
    6fac:	movtvc	pc, #4676	; 0x1244	; <UNPREDICTABLE>
    6fb0:	movtpl	pc, #22211	; 0x56c3	; <UNPREDICTABLE>
    6fb4:	movwls	r4, #34040	; 0x84f8
    6fb8:	vqdmulh.s<illegal width 8>	d25, d4, d9
    6fbc:	stmib	sp, {r0, r2, r3, r6, r8, r9, fp, ip, lr}^
    6fc0:	strbmi	r7, [r5], -r9, lsl #10
    6fc4:			; <UNDEFINED> instruction: 0x801cf8dd
    6fc8:	blcc	1503ae4 <ftello64@plt+0x1501890>
    6fcc:			; <UNDEFINED> instruction: 0xf8c9960b
    6fd0:			; <UNDEFINED> instruction: 0xf8d93000
    6fd4:	vst4.8	{d23-d26}, [pc], r0
    6fd8:	eorvs	r6, r6, r0, lsl #6
    6fdc:	strls	r4, [r0, #-1561]	; 0xfffff9e7
    6fe0:	strls	r2, [r1, -r1, lsl #4]
    6fe4:			; <UNDEFINED> instruction: 0xf8c84650
    6fe8:			; <UNDEFINED> instruction: 0xf7fa7000
    6fec:			; <UNDEFINED> instruction: 0xf8daee94
    6ff0:	ldrbmi	r3, [fp, #-0]
    6ff4:	bge	57b100 <ftello64@plt+0x578eac>
    6ff8:	orrcs	r4, r0, r8, lsr #12
    6ffc:	mcr	7, 6, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
    7000:	vtst.8	q1, q0, <illegal reg q15.5>
    7004:			; <UNDEFINED> instruction: 0xf8d980c3
    7008:	noplt	{0}	; <UNPREDICTABLE>
    700c:	vmul.i8	d26, d0, d4
    7010:	bl	4c434 <ftello64@plt+0x4a1e0>
    7014:			; <UNDEFINED> instruction: 0xf8510080
    7018:	ldreq	r3, [pc, #-3844]	; 611c <ftello64@plt+0x3ec8>
    701c:			; <UNDEFINED> instruction: 0xf5b3d418
    7020:	eorle	r7, r5, r0, lsl #31
    7024:	blcs	1fe064 <ftello64@plt+0x1fbe10>
    7028:	sbchi	pc, sp, r0, lsl #4
    702c:	vqdmulh.s<illegal width 8>	d2, d0, d7
    7030:	ldm	pc, {r1, r3, r6, r7, pc}^	; <UNPREDICTABLE>
    7034:	stceq	0, cr15, [sp, #-12]
    7038:	stceq	13, cr0, [sp, #-52]	; 0xffffffcc
    703c:	blcs	8e4b8 <ftello64@plt+0x8c264>
    7040:	str	sp, [r0, r8, lsr #27]!
    7044:	svcvc	0x0000f5b3
    7048:			; <UNDEFINED> instruction: 0xf5b3d002
    704c:	smlabble	ip, r0, pc, r6	; <UNPREDICTABLE>
    7050:	addmi	r3, r1, #4, 4	; 0x40000000
    7054:	ldmdavs	r5, {r0, r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}
    7058:			; <UNDEFINED> instruction: 0xf8c93204
    705c:	stccs	0, cr2, [r0, #-0]
    7060:	blls	2fb744 <ftello64@plt+0x2f94f0>
    7064:	subsmi	r9, r8, #9, 30	; 0x24
    7068:	adcmi	lr, fp, #29622272	; 0x1c40000
    706c:	adchi	pc, fp, r0, asr #32
    7070:			; <UNDEFINED> instruction: 0xf0223207
    7074:	andcc	r0, r8, #1879048192	; 0x70000000
    7078:			; <UNDEFINED> instruction: 0xf8dae7eb
    707c:	bls	213094 <ftello64@plt+0x210e40>
    7080:			; <UNDEFINED> instruction: 0xd1b84293
    7084:	ldrdcc	lr, [r5, -sp]
    7088:	ldmib	sp, {r0, r1, r2, r4, r7, fp, sp, pc}^
    708c:	bmi	17244b8 <ftello64@plt+0x1722264>
    7090:	ldrbtmi	r9, [sl], #-256	; 0xffffff00
    7094:	andcc	r9, r3, #1
    7098:	andscs	r4, ip, r9, lsr #12
    709c:			; <UNDEFINED> instruction: 0xf85ef7fd
    70a0:			; <UNDEFINED> instruction: 0xf10de755
    70a4:	blge	389dfc <ftello64@plt+0x387ba8>
    70a8:	smlabbcs	r0, r8, r2, r2
    70ac:			; <UNDEFINED> instruction: 0x461e4658
    70b0:	svc	0x00cef7fa
    70b4:	strls	r9, [r7], -r6, lsl #20
    70b8:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    70bc:			; <UNDEFINED> instruction: 0xf10d4b51
    70c0:	andls	r0, r1, #52, 16	; 0x340000
    70c4:	bvc	584500 <ftello64@plt+0x5822ac>
    70c8:	ldrbtmi	r9, [fp], #-2565	; 0xfffff5fb
    70cc:	movwcc	r2, #12572	; 0x311c
    70d0:			; <UNDEFINED> instruction: 0xf60d4650
    70d4:	andls	r2, r0, #136, 24	; 0x8800
    70d8:			; <UNDEFINED> instruction: 0xf8c6462a
    70dc:			; <UNDEFINED> instruction: 0xf10de000
    70e0:			; <UNDEFINED> instruction: 0xf8c60930
    70e4:			; <UNDEFINED> instruction: 0xf8c6e004
    70e8:			; <UNDEFINED> instruction: 0xf8c6e00c
    70ec:	cdpls	0, 0, cr11, cr7, cr8, {0}
    70f0:	and	pc, r0, r8, asr #17
    70f4:	eorgt	pc, r4, sp, asr #17
    70f8:	ands	pc, r0, r6, asr #17
    70fc:	ands	pc, r4, r6, asr #17
    7100:	ands	pc, r8, r6, asr #17
    7104:	blx	a450fc <ftello64@plt+0xa42ea8>
    7108:	ldrdcc	pc, [r0], -r8
    710c:	mrrcne	6, 5, r4, sl, cr0
    7110:	andcs	pc, r0, r8, asr #17
    7114:			; <UNDEFINED> instruction: 0xf7fa930a
    7118:	blls	2c2e38 <ftello64@plt+0x2c0be4>
    711c:	cfmadd32ls	mvax2, mvfx4, mvfx9, mvfx2
    7120:	bl	2ec528 <ftello64@plt+0x2ea2d4>
    7124:	strmi	r0, [r4], r3, asr #3
    7128:	ldrbtmi	r4, [r8], #-2103	; 0xfffff7c9
    712c:	streq	lr, [r1], -sp, asr #19
    7130:	eorsge	pc, r3, fp, asr #16
    7134:	movwcs	r4, #5720	; 0x1658
    7138:	andgt	pc, r4, r1, asr #17
    713c:	andvs	pc, r0, r9, asr #17
    7140:			; <UNDEFINED> instruction: 0xf7ff2111
    7144:			; <UNDEFINED> instruction: 0xf8d8fe2b
    7148:	stmdacs	r0, {ip, sp}
    714c:	blcs	7da00 <ftello64@plt+0x7b7ac>
    7150:	movwcs	fp, #8068	; 0x1f84
    7154:			; <UNDEFINED> instruction: 0xf67f9308
    7158:	cdpls	15, 0, cr10, cr5, cr6, {1}
    715c:	strls	r4, [sl], #-1627	; 0xfffff9a5
    7160:	bleq	832a4 <ftello64@plt+0x81050>
    7164:	ldrmi	r4, [r8], r4, asr #12
    7168:	ldrdeq	pc, [r8], -r8
    716c:	bleq	c35a0 <ftello64@plt+0xc134c>
    7170:	ldc	7, cr15, [r8, #1000]!	; 0x3e8
    7174:			; <UNDEFINED> instruction: 0xf1086823
    7178:	ldrmi	r0, [fp, #2064]	; 0x810
    717c:	blls	23c154 <ftello64@plt+0x239f00>
    7180:	strls	r9, [r5], -sl, lsl #24
    7184:			; <UNDEFINED> instruction: 0xf47f2b00
    7188:	ldrb	sl, [lr], lr, lsl #30
    718c:	vpadd.i8	d20, d0, d15
    7190:	ldmdbmi	pc, {r0, r1, r2, r6, r7, r9, ip, sp}	; <UNPREDICTABLE>
    7194:	ldrbtmi	r4, [fp], #-2079	; 0xfffff7e1
    7198:			; <UNDEFINED> instruction: 0xf5034479
    719c:	ldrbtmi	r7, [r8], #-855	; 0xfffffca9
    71a0:			; <UNDEFINED> instruction: 0xf7fd3103
    71a4:	stmdbls	r8, {r0, r1, r2, r3, r5, r6, r9, fp, ip, sp, lr, pc}
    71a8:	addmi	pc, r0, #1325400064	; 0x4f000000
    71ac:	stmdbls	r7, {r3, fp, sp, lr}
    71b0:			; <UNDEFINED> instruction: 0xf7fa60cb
    71b4:			; <UNDEFINED> instruction: 0xf8d8edc8
    71b8:	blcs	531c0 <ftello64@plt+0x50f6c>
    71bc:	movwcs	fp, #3972	; 0xf84
    71c0:	stmiale	sl, {r3, r8, r9, ip, pc}^
    71c4:	blmi	540cd0 <ftello64@plt+0x53ea7c>
    71c8:	sbccc	pc, r7, #64, 4
    71cc:	ldmdami	r4, {r0, r1, r4, r8, fp, lr}
    71d0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    71d4:	cmpvc	r7, #12582912	; 0xc00000	; <UNPREDICTABLE>
    71d8:	tstcc	r3, r8, ror r4
    71dc:	stc2l	7, cr15, [r0, #1020]	; 0x3fc
    71e0:	stcl	7, cr15, [lr, #1000]	; 0x3e8
    71e4:	andeq	r8, r1, r4, ror #28
    71e8:	andeq	r0, r0, r0, asr #4
    71ec:	andeq	r9, r1, r4, asr #1
    71f0:	andeq	r8, r1, r4, lsr lr
    71f4:	andeq	r9, r1, r6, asr r1
    71f8:	andeq	r9, r1, r8, ror r0
    71fc:	andeq	r6, r0, r8, lsl #15
    7200:	andeq	r6, r0, r2, lsl r7
    7204:	ldrdeq	r6, [r0], -sl
    7208:	andeq	r6, r0, r2, lsl r6
    720c:	andeq	r7, r0, r6, asr #16
    7210:	andeq	r6, r0, r8, lsl r3
    7214:	andeq	r6, r0, sl, asr #11
    7218:	andeq	r7, r0, ip, lsl #16
    721c:	ldrdeq	r6, [r0], -lr
    7220:	andeq	r6, r0, ip, lsr #11
    7224:	mvnsmi	lr, #737280	; 0xb4000
    7228:	bmi	13d8a84 <ftello64@plt+0x13d6830>
    722c:	blmi	13d8ab0 <ftello64@plt+0x13d685c>
    7230:	stcleq	6, cr15, [r4, #-692]	; 0xfffffd4c
    7234:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7238:			; <UNDEFINED> instruction: 0xf8cd681b
    723c:			; <UNDEFINED> instruction: 0xf04f383c
    7240:			; <UNDEFINED> instruction: 0xf7fa0300
    7244:	stmdbmi	sl, {r1, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}^
    7248:	stmdacs	r0!, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    724c:			; <UNDEFINED> instruction: 0xf8dd4479
    7250:	bvs	ff2e9408 <ftello64@plt+0xff2e71b4>
    7254:	stmdavs	r6, {r0, r1, r8, r9, fp, sp}
    7258:	sbcslt	r4, r0, #4, 12	; 0x400000
    725c:	ldmdacs	r0!, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7260:	submi	sp, r0, #4608	; 0x1200
    7264:	vmlscs.f32	s8, s0, s6
    7268:	ldrbtmi	r4, [sl], #-2880	; 0xfffff4c0
    726c:	eorvs	fp, r6, r8, lsr #31
    7270:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7274:	ldmdacc	ip!, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7278:			; <UNDEFINED> instruction: 0xf04f405a
    727c:	cmnle	r0, r0, lsl #6
    7280:	stcleq	6, cr15, [r4, #-52]	; 0xffffffcc
    7284:	mvnshi	lr, #12386304	; 0xbd0000
    7288:	ldrbtmi	r4, [fp], #-2875	; 0xfffff4c5
    728c:	blcs	221600 <ftello64@plt+0x21f3ac>
    7290:			; <UNDEFINED> instruction: 0xf10dd0e7
    7294:	vst2.8	{d16,d18}, [pc :256], ip
    7298:	eorvs	r6, r0, r0, lsl #6
    729c:	ldcleq	6, cr15, [r4], #-52	; 0xffffffcc
    72a0:	strbmi	r9, [r8], -r0, lsl #4
    72a4:	andcs	r4, r1, #26214400	; 0x1900000
    72a8:	andgt	pc, r4, sp, asr #17
    72ac:	eorsgt	pc, r8, sp, asr #17
    72b0:	ldc	7, cr15, [r0, #-1000]!	; 0xfffffc18
    72b4:	svccs	0x0000b325
    72b8:	bmi	c3b39c <ftello64@plt+0xc39148>
    72bc:	ldrbtmi	r4, [sl], #-2864	; 0xfffff4d0
    72c0:	bmi	c2bacc <ftello64@plt+0xc29878>
    72c4:	ldmdbmi	r0!, {r0, r1, r3, r4, r5, r6, sl, lr}
    72c8:	ldrbtmi	r4, [sl], #-2096	; 0xfffff7d0
    72cc:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    72d0:	ldrbtmi	r5, [r8], #-1799	; 0xfffff8f9
    72d4:	movwls	r9, #25859	; 0x6503
    72d8:	tstls	r4, r0, lsl #10
    72dc:	andls	r3, r2, r3, lsl #4
    72e0:			; <UNDEFINED> instruction: 0xf8dd2004
    72e4:			; <UNDEFINED> instruction: 0xf8dd3868
    72e8:			; <UNDEFINED> instruction: 0xf8cd1860
    72ec:	strls	r9, [r5, -r4, lsr #32]
    72f0:	andhi	pc, r0, sp, asr #17
    72f4:	stmib	sp, {r2, r3, r8, sl, ip, pc}^
    72f8:			; <UNDEFINED> instruction: 0xf7ff550a
    72fc:	ldr	pc, [r1, fp, lsl #28]!
    7300:	andcs	r4, r4, r3, lsr #20
    7304:	ldrbtmi	r4, [sl], #-3875	; 0xfffff0dd
    7308:	bmi	8ebb18 <ftello64@plt+0x8e98c4>
    730c:			; <UNDEFINED> instruction: 0xf8dd447f
    7310:	ldrbtmi	r3, [sl], #-2152	; 0xfffff798
    7314:	stmdane	r0!, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7318:	stmib	sp, {r0, r1, r9, ip, sp}^
    731c:			; <UNDEFINED> instruction: 0xf8cd9503
    7320:	strls	r8, [r1, -r0]
    7324:	ldc2l	7, cr15, [r6, #1020]!	; 0x3fc
    7328:	bmi	7411a0 <ftello64@plt+0x73ef4c>
    732c:	strvc	lr, [r8, -sp, asr #19]
    7330:	andls	r4, r2, #2046820352	; 0x7a000000
    7334:	smladls	r7, sl, sl, r4
    7338:	ldrbtmi	r4, [sl], #-2074	; 0xfffff7e6
    733c:	andcc	r4, r3, #26, 30	; 0x68
    7340:			; <UNDEFINED> instruction: 0xf8dd4478
    7344:	ldrbtmi	r3, [pc], #-2152	; 734c <ftello64@plt+0x50f8>
    7348:			; <UNDEFINED> instruction: 0xf8dd9004
    734c:	andcs	r1, r4, r0, ror #16
    7350:	stmdbpl	r5, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    7354:			; <UNDEFINED> instruction: 0xf8cd9503
    7358:	strls	r8, [r1, -r0]
    735c:	ldc2l	7, cr15, [sl, #1020]	; 0x3fc
    7360:			; <UNDEFINED> instruction: 0xf7fae780
    7364:	svclt	0x0000ed0e
    7368:	andeq	r8, r1, r4, asr fp
    736c:	andeq	r0, r0, r0, asr #4
    7370:			; <UNDEFINED> instruction: 0x00018db4
    7374:	andeq	r8, r1, lr, lsl fp
    7378:	andeq	r8, r1, r2, asr #28
    737c:	andeq	r6, r0, lr, ror r4
    7380:	andeq	r6, r0, r8, lsl #10
    7384:	ldrdeq	r6, [r0], -sl
    7388:	andeq	r6, r0, r4, lsl r5
    738c:	andeq	r6, r0, lr, lsl r5
    7390:	andeq	r6, r0, sl, lsl #10
    7394:	andeq	r6, r0, r0, lsr r4
    7398:	muleq	r0, r2, r4
    739c:	andeq	r6, r0, r0, asr #9
    73a0:	andeq	r6, r0, sl, ror #8
    73a4:	andeq	r6, r0, r0, asr #9
    73a8:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    73ac:	svcmi	0x00f0e92d
    73b0:			; <UNDEFINED> instruction: 0x4616b093
    73b4:	movwls	r7, #59410	; 0xe812
    73b8:	ldrhtcc	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    73bc:	andls	r2, r8, r0, lsr #20
    73c0:			; <UNDEFINED> instruction: 0xf040930f
    73c4:	strmi	r8, [ip], -sl, ror #2
    73c8:	teqcs	sp, r0, lsr r6
    73cc:	ldcl	7, cr15, [r6, #1000]!	; 0x3e8
    73d0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    73d4:	teqhi	sp, r0	; <UNPREDICTABLE>
    73d8:	movwcs	r4, #1538	; 0x602
    73dc:	blcc	853ec <ftello64@plt+0x83198>
    73e0:			; <UNDEFINED> instruction: 0xf7fa9210
    73e4:	ldmdavc	r2!, {r1, r2, r6, r7, r8, sl, fp, sp, lr, pc}
    73e8:	stmdavs	r7, {r0, r1, r4, r5, r9, sl, lr}
    73ec:	andsne	pc, r2, r7, lsr r8	; <UNPREDICTABLE>
    73f0:	tsteq	r1, r1	; <UNPREDICTABLE>
    73f4:			; <UNDEFINED> instruction: 0xf837e005
    73f8:			; <UNDEFINED> instruction: 0xf0022010
    73fc:	ldrbeq	r0, [r2, r1, lsl #2]
    7400:	ldrmi	sp, [lr], -r4, lsl #10
    7404:	svceq	0x0001f813
    7408:	mvnsle	r2, r0, lsl #18
    740c:	cmplt	r8, r1, lsl r6
    7410:	ldmiblt	r3, {r0, r1, r3, r5, r6, fp, ip, sp, lr}
    7414:	ldrbtmi	r4, [fp], #-2997	; 0xfffff44b
    7418:	blcs	e1f8c <ftello64@plt+0xdfd38>
    741c:	ldcmi	13, cr13, [r4, #32]!
    7420:	rscs	r4, r5, sp, ror r4
    7424:	ldrbtmi	r4, [fp], #-2995	; 0xfffff44d
    7428:	blcs	e1f9c <ftello64@plt+0xdfd48>
    742c:	rschi	pc, lr, r0, lsl #6
    7430:	andseq	pc, r5, pc, rrx
    7434:	pop	{r0, r1, r4, ip, sp, pc}
    7438:	stccs	15, cr8, [r0], {240}	; 0xf0
    743c:	mrshi	pc, (UNDEF: 66)	; <UNPREDICTABLE>
    7440:	bleq	43584 <ftello64@plt+0x41330>
    7444:	movwls	r1, #57123	; 0xdf23
    7448:			; <UNDEFINED> instruction: 0xf8529a0d
    744c:	movwls	r3, #44804	; 0xaf04
    7450:	blcs	2bc8c <ftello64@plt+0x29a38>
    7454:	teqhi	r6, r0	; <UNPREDICTABLE>
    7458:	strcs	r9, [r0, #-2824]	; 0xfffff4f8
    745c:	blmi	3455b0 <ftello64@plt+0x34335c>
    7460:	blls	22c094 <ftello64@plt+0x229e40>
    7464:			; <UNDEFINED> instruction: 0xf8d36821
    7468:			; <UNDEFINED> instruction: 0xf8d88004
    746c:	ldmdane	r8, {ip, sp}^
    7470:	blls	29e5f4 <ftello64@plt+0x29c3a0>
    7474:			; <UNDEFINED> instruction: 0xf0002f00
    7478:	strtmi	r8, [fp], #-268	; 0xfffffef4
    747c:	beq	435c0 <ftello64@plt+0x4136c>
    7480:			; <UNDEFINED> instruction: 0xf8134699
    7484:	bl	52090 <ftello64@plt+0x4fe3c>
    7488:	bl	148cb8 <ftello64@plt+0x146a64>
    748c:	adcsmi	r0, sl, #2560	; 0xa00
    7490:	adchi	pc, r2, r0
    7494:			; <UNDEFINED> instruction: 0xf8cd2014
    7498:			; <UNDEFINED> instruction: 0xf7fac024
    749c:	strmi	lr, [r5], -lr, lsr #26
    74a0:			; <UNDEFINED> instruction: 0xf0002800
    74a4:	ldmib	r4, {r0, r1, r2, r8, pc}^
    74a8:			; <UNDEFINED> instruction: 0xf1060303
    74ac:	stmdavs	r2!, {r0, sl, fp}^
    74b0:	bvc	998dfc <ftello64@plt+0x996ba8>
    74b4:	stmib	r5, {r0, r1, r3, r5, r8, sp, lr}^
    74b8:	eorvc	ip, lr, #0, 4
    74bc:			; <UNDEFINED> instruction: 0xf8d860e8
    74c0:	stmdavs	r3!, {}	; <UNPREDICTABLE>
    74c4:			; <UNDEFINED> instruction: 0xf7fa4418
    74c8:			; <UNDEFINED> instruction: 0x4606ec1a
    74cc:	stmdacs	r0, {r2, r3, ip, pc}
    74d0:	rscshi	pc, r1, r0
    74d4:	ldrbmi	r4, [r2], -r1, lsl #12
    74d8:			; <UNDEFINED> instruction: 0xf7fd4640
    74dc:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    74e0:	rschi	pc, r9, r0, asr #5
    74e4:	stmib	r4, {r0, r1, r5, r9, sl, lr}^
    74e8:			; <UNDEFINED> instruction: 0xf8c4bb01
    74ec:	stcne	0, cr11, [r2, #-48]!	; 0xffffffd0
    74f0:	andslt	pc, r0, r4, asr #17
    74f4:	bleq	245608 <ftello64@plt+0x2433b4>
    74f8:	stmdbls	fp, {r3, fp, ip, pc}
    74fc:	strls	r3, [r1, -r8]
    7500:			; <UNDEFINED> instruction: 0xf7ff9500
    7504:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    7508:	sbcshi	pc, r5, r0, asr #5
    750c:			; <UNDEFINED> instruction: 0xf7fa4630
    7510:			; <UNDEFINED> instruction: 0xf899ebea
    7514:	stccs	0, cr5, [r0, #-0]
    7518:	sbcshi	pc, r6, r0
    751c:	stmdavs	r0!, {r1, r5, r9, fp, ip, sp, lr}^
    7520:	stmdacs	r0, {r1, r7, r8, ip, sp, pc}
    7524:	tstcs	r0, r6, rrx
    7528:	andle	r4, fp, #268435465	; 0x10000009
    752c:	ldmdaeq	fp, {r0, r1, r3, r7, fp, ip}^
    7530:	eorsvs	pc, r3, r0, lsl r8	; <UNPREDICTABLE>
    7534:	strbeq	lr, [r3, r0, lsl #22]
    7538:	movtle	r4, #17077	; 0x42b5
    753c:	mrrcne	9, 4, sp, r9, cr5	; <UNPREDICTABLE>
    7540:	mvnsle	r4, #268435465	; 0x10000009
    7544:			; <UNDEFINED> instruction: 0xf7fa2014
    7548:			; <UNDEFINED> instruction: 0x4606ecd8
    754c:	eorsle	r2, r6, r0, lsl #16
    7550:	blls	2ad97c <ftello64@plt+0x2ab728>
    7554:	strmi	r3, [fp], #-257	; 0xfffffeff
    7558:	ldrmi	r9, [r8], -r9, lsl #6
    755c:	stc	7, cr15, [r2, #-1000]!	; 0xfffffc18
    7560:	ldrdvc	lr, [r8, -sp]
    7564:	ldmdavs	r8!, {r1, r9, sl, lr}^
    7568:			; <UNDEFINED> instruction: 0xffb4f7fd
    756c:	blle	991574 <ftello64@plt+0x98f320>
    7570:			; <UNDEFINED> instruction: 0xf1046030
    7574:			; <UNDEFINED> instruction: 0xf8c60308
    7578:	stcne	0, cr11, [r2, #-16]!
    757c:	andlt	pc, r8, r6, asr #17
    7580:	tsteq	ip, r7, lsl #2	; <UNPREDICTABLE>
    7584:	andlt	pc, ip, r6, asr #17
    7588:			; <UNDEFINED> instruction: 0xf8c64638
    758c:	andcc	fp, r8, r0, lsl r0
    7590:	strvs	lr, [r0, #-2509]	; 0xfffff633
    7594:	blx	febc5598 <ftello64@plt+0xfebc3344>
    7598:	blle	4115a0 <ftello64@plt+0x40f34c>
    759c:	bls	3ee218 <ftello64@plt+0x3ebfc4>
    75a0:	ldmdals	r0, {r1, r2, r3, r8, fp, ip, pc}
    75a4:	andls	r9, r2, #201326592	; 0xc000000
    75a8:	andseq	pc, r0, #-2147483647	; 0x80000001
    75ac:			; <UNDEFINED> instruction: 0xf1069101
    75b0:	andls	r0, r0, ip, lsl #2
    75b4:	blls	458e9c <ftello64@plt+0x456c48>
    75b8:			; <UNDEFINED> instruction: 0xf7fe2600
    75bc:	ldrtmi	pc, [r0], -sp, ror #16	; <UNPREDICTABLE>
    75c0:	bl	fe4455b0 <ftello64@plt+0xfe44335c>
    75c4:	ldrmi	lr, [sl], -r0, asr #14
    75c8:	ldmdavs	fp!, {r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    75cc:	adcsle	r2, r9, r0, lsl #22
    75d0:	ldrmi	r9, [ip], -r9, lsl #26
    75d4:	strb	r3, [r4, -r1, lsl #10]
    75d8:	svcvc	0x0001f810
    75dc:	beq	83a0c <ftello64@plt+0x817b8>
    75e0:			; <UNDEFINED> instruction: 0xf47f2f00
    75e4:	bls	2b3320 <ftello64@plt+0x2b10cc>
    75e8:	movweq	lr, #43781	; 0xab05
    75ec:	bl	ac218 <ftello64@plt+0xa9fc4>
    75f0:	str	r0, [lr, r3, lsl #18]
    75f4:	andscs	r4, fp, #64, 22	; 0x10000
    75f8:	stmdami	r1, {r6, r8, fp, lr}^
    75fc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7600:	msrvc	SPSR_x, #12582912	; 0xc00000
    7604:	tstcc	r3, r8, ror r4
    7608:			; <UNDEFINED> instruction: 0xf83cf7fd
    760c:	ldrbtmi	r4, [sp], #-3389	; 0xfffff2c3
    7610:	ldrcs	r9, [r6], #-2320	; 0xfffff6f0
    7614:	vbic.i16	d20, #19456	; 0x4c00
    7618:	ldmdami	ip!, {sl}
    761c:	ldrbtmi	r9, [fp], #-263	; 0xfffffef9
    7620:	ldrbtmi	r9, [r8], #-2321	; 0xfffff6ef
    7624:			; <UNDEFINED> instruction: 0xf5039505
    7628:	andls	r7, r4, pc, asr r3
    762c:	strbvc	pc, [r6, #1103]!	; 0x44f	; <UNPREDICTABLE>
    7630:	andcs	r9, r0, r6, lsl #2
    7634:	movwls	r4, #14646	; 0x3936
    7638:	bls	398824 <ftello64@plt+0x3965d0>
    763c:	tstcc	r3, sp, lsl fp
    7640:	tstls	r1, r0, lsl #8
    7644:	strls	r2, [r2, #-260]	; 0xfffffefc
    7648:	stc2l	7, cr15, [ip, #1020]!	; 0x3fc
    764c:	pop	{r0, r1, r4, ip, sp, pc}
    7650:	blmi	c2b618 <ftello64@plt+0xc293c4>
    7654:	bvs	ff6d8848 <ftello64@plt+0xff6d65f4>
    7658:			; <UNDEFINED> instruction: 0xf77f2b03
    765c:	blmi	bb3208 <ftello64@plt+0xbb0fb4>
    7660:	stmdbmi	lr!, {r1, r2, r4, r8, sl, sp}
    7664:	streq	pc, [r0, #-708]	; 0xfffffd3c
    7668:	ldrbtmi	r4, [fp], #-3117	; 0xfffff3d3
    766c:			; <UNDEFINED> instruction: 0xf5034479
    7670:	ldrbtmi	r7, [ip], #-863	; 0xfffffca1
    7674:	strls	r3, [r0, #-259]	; 0xfffffefd
    7678:	strbne	pc, [r1, #576]	; 0x240	; <UNPREDICTABLE>
    767c:	tstls	r1, r3, lsl #6
    7680:	bls	38fa98 <ftello64@plt+0x38d844>
    7684:			; <UNDEFINED> instruction: 0x96059b1d
    7688:	strls	r9, [r2, #-1028]	; 0xfffffbfc
    768c:	stc2l	7, cr15, [sl, #1020]	; 0x3fc
    7690:	bl	1011d8 <ftello64@plt+0xfef84>
    7694:	strls	r0, [r9, #-2309]	; 0xfffff6fb
    7698:	blmi	8c138c <ftello64@plt+0x8bf138>
    769c:	adcsne	pc, sp, #64, 4
    76a0:	stmdami	r2!, {r0, r5, r8, fp, lr}
    76a4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    76a8:	cmpvc	ip, #12582912	; 0xc00000	; <UNPREDICTABLE>
    76ac:	tstcc	r3, r8, ror r4
    76b0:			; <UNDEFINED> instruction: 0xffe8f7fc
    76b4:	stmdals	ip, {r2, r3, ip, pc}
    76b8:	bl	5456a8 <ftello64@plt+0x543454>
    76bc:			; <UNDEFINED> instruction: 0xf7fa4628
    76c0:			; <UNDEFINED> instruction: 0xe6c1eb12
    76c4:	ldrt	r2, [r5], r0
    76c8:	bls	3ee344 <ftello64@plt+0x3ec0f0>
    76cc:	ldmdals	r0, {r1, r2, r3, r8, fp, ip, pc}
    76d0:	andls	r9, r2, #201326592	; 0xc000000
    76d4:	andseq	pc, r0, #4, 2
    76d8:			; <UNDEFINED> instruction: 0xf1049101
    76dc:	andls	r0, r0, ip, lsl #2
    76e0:	stmdals	r8, {r0, r4, r8, r9, fp, ip, pc}
    76e4:			; <UNDEFINED> instruction: 0xffd8f7fd
    76e8:	svclt	0x0000e6ae
    76ec:	andeq	r8, r1, sl, ror #23
    76f0:	strdeq	r6, [r0], -ip
    76f4:	ldrdeq	r8, [r1], -sl
    76f8:	andeq	r7, r0, r0, ror #7
    76fc:	andeq	r5, r0, r6, ror sp
    7700:	andeq	r5, r0, ip, lsl #27
    7704:	andeq	r6, r0, r6, lsl r2
    7708:			; <UNDEFINED> instruction: 0x000073be
    770c:	andeq	r6, r0, r6, asr #4
    7710:	andeq	r6, r0, ip, ror #2
    7714:	andeq	r8, r1, ip, lsr #19
    7718:	andeq	r7, r0, r2, ror r3
    771c:	andeq	r6, r0, r8, lsr r1
    7720:	andeq	r6, r0, r6, asr #3
    7724:	andeq	r7, r0, r8, lsr r3
    7728:	strdeq	r6, [r0], -lr
    772c:	andeq	r6, r0, ip, ror r1
    7730:	cfldr64ne	mvdx11, [r3, #-32]	; 0xffffffe0
    7734:			; <UNDEFINED> instruction: 0x1cd3d905
    7738:	andcc	sp, r4, #1245184	; 0x130000
    773c:	andne	lr, r2, r1, lsl #22
    7740:			; <UNDEFINED> instruction: 0xf890bd08
    7744:	ldrbeq	r3, [r9, -r7, lsr #32]
    7748:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
    774c:	stcne	15, cr11, [r1, #-336]	; 0xfffffeb0
    7750:	stmdami	sl, {r0, r6, fp, sp, lr}
    7754:	bl	1893c <ftello64@plt+0x166e8>
    7758:	ldmdavs	r8, {r0, r1, r8, r9, ip}^
    775c:	andne	pc, r2, r0, lsl #22
    7760:	blmi	1f6b88 <ftello64@plt+0x1f4934>
    7764:	addsne	pc, r7, #64, 4
    7768:	stmdami	r7, {r1, r2, r8, fp, lr}
    776c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7770:	msrvc	SPSR_sx, #12582912	; 0xc00000
    7774:	tstcc	r3, r8, ror r4
    7778:	blx	ffcc577c <ftello64@plt+0xffcc3528>
    777c:	muleq	r1, r8, r2
    7780:	andeq	r7, r0, r0, ror r2
    7784:			; <UNDEFINED> instruction: 0x00005dbe
    7788:	andeq	r6, r0, r4, lsl r1
    778c:	push	{r1, r3, r4, r7, r9, lr}
    7790:	strdle	r4, [r2], #-56	; 0xffffffc8
    7794:			; <UNDEFINED> instruction: 0x4604461d
    7798:	ldrmi	r4, [r6], -pc, lsl #12
    779c:			; <UNDEFINED> instruction: 0xffc8f7ff
    77a0:	ldrtmi	r4, [r9], -sl, lsr #12
    77a4:	strtmi	r4, [r0], -r1, lsl #13
    77a8:			; <UNDEFINED> instruction: 0xffc2f7ff
    77ac:	mlacs	r7, r4, r8, pc	; <UNPREDICTABLE>
    77b0:	strbmi	r4, [r9], -r0, lsr #22
    77b4:	andeq	pc, r3, #2
    77b8:	bl	d89ac <ftello64@plt+0xd6758>
    77bc:	ldmdavs	sl, {r1, r8, r9, ip}^
    77c0:			; <UNDEFINED> instruction: 0xf7fa4680
    77c4:			; <UNDEFINED> instruction: 0xf894eaae
    77c8:			; <UNDEFINED> instruction: 0xf0033027
    77cc:	blcs	483e0 <ftello64@plt+0x4618c>
    77d0:	pop	{r0, ip, lr, pc}
    77d4:			; <UNDEFINED> instruction: 0xf8d883f8
    77d8:	mrrcne	0, 0, r2, r1, cr8
    77dc:			; <UNDEFINED> instruction: 0xf8d8d113
    77e0:	mrrcne	0, 0, r2, r3, cr12
    77e4:	bvs	ff8fbc10 <ftello64@plt+0xff8f99bc>
    77e8:	blvs	8d82bc <ftello64@plt+0x8d6068>
    77ec:	rscvs	fp, r5, #8, 30
    77f0:	svclt	0x000842b3
    77f4:	pop	{r0, r2, r5, r8, r9, sp, lr}
    77f8:			; <UNDEFINED> instruction: 0x463983f8
    77fc:			; <UNDEFINED> instruction: 0xf7ff4620
    7800:	umullvs	pc, r5, r7, pc	; <UNPREDICTABLE>
    7804:	ldrtmi	lr, [r9], -pc, ror #15
    7808:			; <UNDEFINED> instruction: 0xf7ff4620
    780c:	smullvs	pc, r5, r1, pc	; <UNPREDICTABLE>
    7810:	ldrdcs	pc, [ip], -r8
    7814:	rscle	r1, r6, r3, asr ip
    7818:	blmi	2017dc <ftello64@plt+0x1ff588>
    781c:	rscvc	pc, sl, #1325400064	; 0x4f000000
    7820:	stmdami	r7, {r1, r2, r8, fp, lr}
    7824:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7828:	msrvc	SPSR_fxc, #12582912	; 0xc00000
    782c:	tstcc	r3, r8, ror r4
    7830:			; <UNDEFINED> instruction: 0xff28f7fc
    7834:	andeq	r8, r1, r4, lsr r2
    7838:			; <UNDEFINED> instruction: 0x000071b8
    783c:	andeq	r5, r0, r6, lsl #26
    7840:	andeq	r6, r0, ip, rrx
    7844:	svcmi	0x00f0e92d
    7848:			; <UNDEFINED> instruction: 0xf8904690
    784c:	strmi	sl, [r7], -r7, lsr #32
    7850:	strmi	r4, [ip], -r8, ror #26
    7854:	andeq	pc, r3, #10
    7858:	svceq	0x0004f01a
    785c:	addlt	r4, r3, sp, ror r4
    7860:	andne	lr, r2, #5120	; 0x1400
    7864:	ldmibvs	r9!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^
    7868:	svclt	0x00066850
    786c:	ldcne	8, cr6, [sl, #-836]!	; 0xfffffcbc
    7870:	blx	21a62 <ftello64@plt+0x1f80e>
    7874:			; <UNDEFINED> instruction: 0xf8192901
    7878:			; <UNDEFINED> instruction: 0xf1a55004
    787c:	bcs	4847c <ftello64@plt+0x46228>
    7880:	vmax.s8	d20, d16, d28
    7884:			; <UNDEFINED> instruction: 0xf8df80b4
    7888:			; <UNDEFINED> instruction: 0x2600b170
    788c:	ldrbtmi	r4, [fp], #2907	; 0xb5b
    7890:	movwls	r4, #5243	; 0x147b
    7894:	ldrshtle	r2, [r5], -pc
    7898:	stmdale	r7!, {r2, r3, r4, r5, r6, r7, r8, sl, fp, sp}^
    789c:	eorsle	r4, r1, #180, 10	; 0x2d000000
    78a0:	svclt	0x00081c71
    78a4:	strdle	r2, [r3], -pc	; <UNPREDICTABLE>
    78a8:	svclt	0x00282efd
    78ac:	rscslt	r2, r5, #265289728	; 0xfd00000
    78b0:	andeq	pc, r3, #10
    78b4:	svceq	0x0004f01a
    78b8:			; <UNDEFINED> instruction: 0x46664638
    78bc:	andne	lr, r2, #11264	; 0x2c00
    78c0:	ldmibvs	fp!, {r2, r4, r8, r9, sl, fp, ip, sp, pc}^
    78c4:	ldmdavs	r1, {r0, r1, r4, r6, r7, fp, sp, lr}^
    78c8:	ldcne	15, cr11, [sl, #-48]!	; 0xffffffd0
    78cc:	blx	61abe <ftello64@plt+0x5f86a>
    78d0:			; <UNDEFINED> instruction: 0xf06f2e03
    78d4:	strtmi	r0, [r2], -r2, lsl #6
    78d8:			; <UNDEFINED> instruction: 0xf80e4641
    78dc:			; <UNDEFINED> instruction: 0xf7ff5004
    78e0:	qsaxmi	pc, r3, r5	; <UNPREDICTABLE>
    78e4:	andeq	pc, r3, #111	; 0x6f
    78e8:	ldrtmi	r4, [r8], -r1, asr #12
    78ec:			; <UNDEFINED> instruction: 0xff4ef7ff
    78f0:	movweq	pc, #12399	; 0x306f	; <UNPREDICTABLE>
    78f4:	andeq	pc, r2, #111	; 0x6f
    78f8:	ldrtmi	r4, [r8], -r1, asr #12
    78fc:			; <UNDEFINED> instruction: 0xff46f7ff
    7900:	mlage	r7, r7, r8, pc	; <UNPREDICTABLE>
    7904:	svceq	0x0004f01a
    7908:	andeq	pc, r1, r4, lsl #2
    790c:			; <UNDEFINED> instruction: 0xf00abf08
    7910:			; <UNDEFINED> instruction: 0xf1060203
    7914:	svclt	0x00090601
    7918:	ldmibvs	r9!, {r0, r8, r9, fp, ip, pc}^
    791c:	andne	lr, r2, #3072	; 0xc00
    7920:			; <UNDEFINED> instruction: 0xf00568d1
    7924:			; <UNDEFINED> instruction: 0xf819fa1b
    7928:	strmi	r5, [ip], -r1
    792c:	rscseq	pc, lr, #1073741865	; 0x40000029
    7930:	strtmi	r2, [ip], r1, lsl #20
    7934:	ldclcs	8, cr13, [lr, #696]!	; 0x2b8
    7938:			; <UNDEFINED> instruction: 0xf01ad043
    793c:	andsle	r0, sp, r4, lsl #30
    7940:	adcmi	r6, r2, #237568	; 0x3a000
    7944:	eorsvs	fp, ip, #136, 30	; 0x220
    7948:	svclt	0x00081c72
    794c:	strdle	r2, [r3], -pc	; <UNPREDICTABLE>
    7950:	svclt	0x00282efd
    7954:	rscslt	r2, r6, #265289728	; 0xfd00000
    7958:			; <UNDEFINED> instruction: 0xf00a4a29
    795c:	ldmdavs	r9!, {r0, r1, r8, r9}^
    7960:	bl	98b50 <ftello64@plt+0x968fc>
    7964:	ldmibvs	fp!, {r0, r1, r9, ip}^
    7968:	ands	r6, r8, r2, asr r8
    796c:	ldrtmi	r4, [r8], -r1, lsr #12
    7970:			; <UNDEFINED> instruction: 0xf8b2f7fe
    7974:	mlage	r7, r7, r8, pc	; <UNPREDICTABLE>
    7978:	str	r4, [pc, r4, lsl #13]
    797c:	svclt	0x00081c73
    7980:	strdle	r2, [r3], -pc	; <UNPREDICTABLE>
    7984:	svclt	0x00282efd
    7988:	rscslt	r2, r6, #265289728	; 0xfd00000
    798c:			; <UNDEFINED> instruction: 0xf00a4b1d
    7990:	lfmne	f0, 4, [r9, #-12]!
    7994:	bl	d8b88 <ftello64@plt+0xd6934>
    7998:	ldmdavs	sl, {r1, r8, r9, ip}^
    799c:	blx	a1d12 <ftello64@plt+0x9fabe>
    79a0:	ldrtmi	r1, [r8], -r3, lsl #24
    79a4:			; <UNDEFINED> instruction: 0xf06f4623
    79a8:	strbmi	r0, [r1], -r3, lsl #4
    79ac:	andvs	pc, r4, ip, lsl #16
    79b0:	mcr2	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    79b4:	svclt	0x00182dfe
    79b8:	andle	r2, ip, r0
    79bc:	pop	{r0, r1, ip, sp, pc}
    79c0:			; <UNDEFINED> instruction: 0xf06f8ff0
    79c4:	strtmi	r0, [r2], -r2, lsl #6
    79c8:	ldrtmi	r4, [r8], -r1, asr #12
    79cc:	mrc2	7, 6, pc, cr14, cr15, {7}
    79d0:	mlage	r7, r7, r8, pc	; <UNPREDICTABLE>
    79d4:			; <UNDEFINED> instruction: 0x4638e7b1
    79d8:			; <UNDEFINED> instruction: 0xf06f4641
    79dc:			; <UNDEFINED> instruction: 0xf06f0303
    79e0:			; <UNDEFINED> instruction: 0xf7ff0202
    79e4:	ldrdcs	pc, [r1], -r3
    79e8:	pop	{r0, r1, ip, sp, pc}
    79ec:			; <UNDEFINED> instruction: 0x26008ff0
    79f0:	svclt	0x0000e7a1
    79f4:	muleq	r1, r0, r1
    79f8:	andeq	r8, r1, lr, asr r1
    79fc:	andeq	r8, r1, ip, asr r1
    7a00:	andeq	r8, r1, ip, lsl #1
    7a04:	andeq	r8, r1, r8, asr r0
    7a08:	svcmi	0x00f0e92d
    7a0c:			; <UNDEFINED> instruction: 0xf8904604
    7a10:	ldrmi	r3, [r5], -r7, lsr #32
    7a14:	ldrbeq	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    7a18:			; <UNDEFINED> instruction: 0xf8dfb08f
    7a1c:	ldrbtmi	r2, [r8], #-1236	; 0xfffffb2c
    7a20:			; <UNDEFINED> instruction: 0xf0135882
    7a24:	ldmdavs	r2, {r2}
    7a28:			; <UNDEFINED> instruction: 0xf04f920d
    7a2c:			; <UNDEFINED> instruction: 0xf0000200
    7a30:	stmibvs	r6!, {r2, r3, r7, pc}^
    7a34:	vhsub.s8	d20, d16, d14
    7a38:	stmibvs	r2!, {r1, r2, r4, r7, pc}
    7a3c:	stceq	0, cr15, [r3], {3}
    7a40:			; <UNDEFINED> instruction: 0xf0003201
    7a44:	ldrbeq	r8, [pc, -fp, lsr #1]
    7a48:	addshi	pc, sl, r0, asr #2
    7a4c:	ldmibne	r2, {r0, r1, r2, r4, r7, fp}^
    7a50:	adchi	pc, r4, r0, lsl #1
    7a54:	ldrvc	pc, [ip], #2271	; 0x8df
    7a58:	bl	1d8c5c <ftello64@plt+0x1d6a08>
    7a5c:	ldmdavs	pc!, {r2, r3, r8, r9, sl, ip}^	; <UNPREDICTABLE>
    7a60:	stmdbeq	r1, {r0, r1, r2, r8, ip, sp, lr, pc}
    7a64:			; <UNDEFINED> instruction: 0xec02fba9
    7a68:	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, ip, sp, lr, pc}
    7a6c:			; <UNDEFINED> instruction: 0xf04fbf18
    7a70:			; <UNDEFINED> instruction: 0xf1bc0801
    7a74:			; <UNDEFINED> instruction: 0xf0400f00
    7a78:	addsmi	r8, r6, #145	; 0x91
    7a7c:	addshi	pc, lr, r0, asr #1
    7a80:			; <UNDEFINED> instruction: 0xf0402800
    7a84:			; <UNDEFINED> instruction: 0xf8df8088
    7a88:			; <UNDEFINED> instruction: 0xf0030470
    7a8c:	vsubl.u8	q8, d3, d3
    7a90:	ldrbtmi	r0, [r8], #-1730	; 0xfffff93e
    7a94:	andne	lr, r2, #0, 22
    7a98:	adcsmi	r6, r2, #13762560	; 0xd20000
    7a9c:	addhi	pc, r1, r0, asr #4
    7aa0:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
    7aa4:			; <UNDEFINED> instruction: 0xd1252b01
    7aa8:	mvnscc	pc, #79	; 0x4f
    7aac:	blvs	89fd60 <ftello64@plt+0x89db0c>
    7ab0:	smlalvs	r4, sl, sl, r2
    7ab4:			; <UNDEFINED> instruction: 0xf894d017
    7ab8:	ldrbeq	r3, [r8, -r7, lsr #32]
    7abc:	andeq	pc, r3, r3
    7ac0:	ldrtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    7ac4:	stcne	15, cr11, [r6, #-336]!	; 0xfffffeb0
    7ac8:	ldrbtmi	r6, [fp], #-2150	; 0xfffff79a
    7acc:	movwne	lr, #2819	; 0xb03
    7ad0:	blx	e1c46 <ftello64@plt+0xdf9f2>
    7ad4:	ldmvs	r3, {r1, r9, sp, lr}
    7ad8:	svclt	0x00043301
    7adc:	movweq	pc, #12399	; 0x306f	; <UNPREDICTABLE>
    7ae0:			; <UNDEFINED> instruction: 0xf0406093
    7ae4:	bvs	ff8a7e84 <ftello64@plt+0xff8a5c30>
    7ae8:	movweq	pc, #12399	; 0x306f	; <UNPREDICTABLE>
    7aec:	andcc	r6, r1, #-1946157056	; 0x8c000000
    7af0:	rscvs	fp, r3, #8, 30
    7af4:	strtmi	r4, [r0], -sl, lsr #12
    7af8:	mcr2	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    7afc:			; <UNDEFINED> instruction: 0xf0402800
    7b00:			; <UNDEFINED> instruction: 0xf89480e5
    7b04:	andcs	r3, r1, r7, lsr #32
    7b08:	svclt	0x0057075a
    7b0c:	sbceq	pc, r2, #201326595	; 0xc000003
    7b10:	andcc	r6, r1, #2670592	; 0x28c000
    7b14:	biceq	pc, r5, #-2013265919	; 0x88000001
    7b18:			; <UNDEFINED> instruction: 0xf884bf52
    7b1c:	movwcc	r3, #4135	; 0x1027
    7b20:			; <UNDEFINED> instruction: 0xf89461a3
    7b24:			; <UNDEFINED> instruction: 0xf0433027
    7b28:			; <UNDEFINED> instruction: 0xf8840380
    7b2c:	bmi	ffd13bd0 <ftello64@plt+0xffd1197c>
    7b30:	ldrbtmi	r4, [sl], #-3055	; 0xfffff411
    7b34:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7b38:	subsmi	r9, sl, sp, lsl #22
    7b3c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7b40:	bicshi	pc, r1, r0, asr #32
    7b44:	pop	{r0, r1, r2, r3, ip, sp, pc}
    7b48:	bmi	ffbabb10 <ftello64@plt+0xffba98bc>
    7b4c:	stceq	0, cr15, [r3], {3}
    7b50:	bl	98d40 <ftello64@plt+0x96aec>
    7b54:	ldmvs	r6, {r2, r3, r9, ip}^
    7b58:	svclt	0x0084428e
    7b5c:	sbceq	pc, r2, #201326595	; 0xc000003
    7b60:			; <UNDEFINED> instruction: 0xf63f3201
    7b64:	blmi	ffa3392c <ftello64@plt+0xffa316d8>
    7b68:	rsccc	pc, r6, #64, 4
    7b6c:	stmiami	r8!, {r0, r1, r2, r5, r6, r7, r8, fp, lr}^
    7b70:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7b74:	cmnvc	r0, #12582912	; 0xc00000	; <UNPREDICTABLE>
    7b78:	tstcc	r3, r8, ror r4
    7b7c:	stc2	7, cr15, [r2, #1008]	; 0x3f0
    7b80:	ldrbtmi	r4, [pc], #-4068	; 7b88 <ftello64@plt+0x5934>
    7b84:	strne	lr, [ip, -r7, lsl #22]
    7b88:	addsmi	r6, r7, #16711680	; 0xff0000
    7b8c:	svcge	0x005ef4ff
    7b90:			; <UNDEFINED> instruction: 0xf43f2800
    7b94:	ldmib	r4, {r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
    7b98:	ldrb	r6, [lr, -r6, lsl #4]!
    7b9c:	andeq	pc, fp, pc, rrx
    7ba0:	blmi	ff781abc <ftello64@plt+0xff77f868>
    7ba4:	rscscc	pc, r1, #64, 4
    7ba8:	ldmmi	sp, {r2, r3, r4, r6, r7, r8, fp, lr}^
    7bac:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7bb0:	cmnvc	r0, #12582912	; 0xc00000	; <UNPREDICTABLE>
    7bb4:	tstcc	r3, r8, ror r4
    7bb8:	stc2l	7, cr15, [r4, #-1008]!	; 0xfffffc10
    7bbc:	vqdmulh.s<illegal width 8>	d15, d9, d2
    7bc0:	svclt	0x00382a46
    7bc4:	bcc	504e4 <ftello64@plt+0x4e290>
    7bc8:			; <UNDEFINED> instruction: 0xf282fab2
    7bcc:	eoreq	pc, r0, #-2147483600	; 0x80000030
    7bd0:			; <UNDEFINED> instruction: 0xf0002800
    7bd4:	stmdavs	r0!, {r3, r7, pc}^
    7bd8:	bleq	83d1c <ftello64@plt+0x81ac8>
    7bdc:	blx	c6412 <ftello64@plt+0xc41be>
    7be0:			; <UNDEFINED> instruction: 0xf7fa4659
    7be4:			; <UNDEFINED> instruction: 0x4682e8fa
    7be8:	sbcsle	r2, r7, r0, lsl #16
    7bec:	mlacs	r7, r4, r8, pc	; <UNPREDICTABLE>
    7bf0:	orreq	pc, r0, #134217731	; 0x8000003
    7bf4:			; <UNDEFINED> instruction: 0xf1400752
    7bf8:	blmi	ff2a8068 <ftello64@plt+0xff2a5e14>
    7bfc:	movwls	r4, #5243	; 0x147b
    7c00:	eoreq	pc, ip, r3, lsl #12
    7c04:			; <UNDEFINED> instruction: 0xf902f7fe
    7c08:	andcs	r9, r1, #1024	; 0x400
    7c0c:	ldmdacs	ip!, {r0, r1, r7, fp, ip, sp, lr, pc}
    7c10:	tstgt	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    7c14:	mlacc	r7, r4, r8, pc	; <UNPREDICTABLE>
    7c18:			; <UNDEFINED> instruction: 0xf60c44fc
    7c1c:			; <UNDEFINED> instruction: 0xf0430c2c
    7c20:			; <UNDEFINED> instruction: 0xf8840304
    7c24:	ldm	ip!, {r0, r1, r2, r5, ip, sp}
    7c28:			; <UNDEFINED> instruction: 0xf8c4000f
    7c2c:	adcvs	sl, r0, r4
    7c30:	rscvs	r4, r1, r8, asr r6
    7c34:			; <UNDEFINED> instruction: 0x61224649
    7c38:			; <UNDEFINED> instruction: 0xf0046163
    7c3c:			; <UNDEFINED> instruction: 0xf894ff61
    7c40:	blx	193ce6 <ftello64@plt+0x191a92>
    7c44:	ldrbeq	pc, [r9, -r7, lsl #4]	; <UNPREDICTABLE>
    7c48:	strble	r6, [lr], #-480	; 0xfffffe20
    7c4c:			; <UNDEFINED> instruction: 0xf00349b7
    7c50:			; <UNDEFINED> instruction: 0xf1040303
    7c54:	ldrbtmi	r0, [r9], #-2308	; 0xfffff6fc
    7c58:	ldrmi	r0, [r9], #-283	; 0xfffffee5
    7c5c:	stmdavs	r9, {r3, r6, r7, fp, sp, lr}^
    7c60:	stmdbls	r0, {r0, r8, r9, fp, ip, sp, lr, pc}
    7c64:			; <UNDEFINED> instruction: 0xf0002e00
    7c68:	lognesp	f0, #0.5
    7c6c:	rscscc	pc, pc, #1073741826	; 0x40000002
    7c70:	mul	sp, sl, r4
    7c74:			; <UNDEFINED> instruction: 0xf1022bff
    7c78:	bl	fe848088 <ftello64@plt+0xfe845e34>
    7c7c:	cps	#9
    7c80:	svclt	0x00180001
    7c84:	addmi	r2, lr, #-134217725	; 0xf8000003
    7c88:	vqadd.s8	<illegal reg q11.5>, q0, <illegal reg q1.5>
    7c8c:			; <UNDEFINED> instruction: 0x46028111
    7c90:	svccc	0x0001f81a
    7c94:	strdle	r2, [sp, #190]!	; 0xbe
    7c98:			; <UNDEFINED> instruction: 0xf44f4ba5
    7c9c:	stmibmi	r5!, {r0, r2, r3, r7, r9, sp, lr}
    7ca0:	ldrbtmi	r4, [fp], #-2213	; 0xfffff75b
    7ca4:			; <UNDEFINED> instruction: 0xf5034479
    7ca8:	ldrbtmi	r7, [r8], #-886	; 0xfffffc8a
    7cac:			; <UNDEFINED> instruction: 0xf7fc3103
    7cb0:	blmi	fe8c705c <ftello64@plt+0xfe8c4e08>
    7cb4:	rscscc	pc, sp, #64, 4
    7cb8:	stmiami	r2!, {r0, r5, r7, r8, fp, lr}
    7cbc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7cc0:	cmnvc	r0, #12582912	; 0xc00000	; <UNPREDICTABLE>
    7cc4:	tstcc	r3, r8, ror r4
    7cc8:	ldc2l	7, cr15, [ip], {252}	; 0xfc
    7ccc:	vpadd.i8	d20, d16, d14
    7cd0:	ldmibmi	lr, {r1, r2, r9, lr}
    7cd4:	ldrbtmi	r4, [fp], #-2206	; 0xfffff762
    7cd8:			; <UNDEFINED> instruction: 0xf5034479
    7cdc:	ldrbtmi	r7, [r8], #-880	; 0xfffffc90
    7ce0:			; <UNDEFINED> instruction: 0xf7fc3103
    7ce4:	strbmi	pc, [r0], -pc, asr #25	; <UNPREDICTABLE>
    7ce8:	ldmibmi	sl, {r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    7cec:	stceq	0, cr15, [r3], {3}
    7cf0:	bl	58edc <ftello64@plt+0x56c88>
    7cf4:	stmdavs	r9, {r2, r3, r8, ip}^
    7cf8:	stmdbge	r0, {r0, r8, r9, fp, ip, sp, lr, pc}
    7cfc:			; <UNDEFINED> instruction: 0xd1b42e00
    7d00:	bl	24eb10 <ftello64@plt+0x24c8bc>
    7d04:	blx	8a526 <ftello64@plt+0x882d2>
    7d08:	mvnlt	pc, r7, lsl #2
    7d0c:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
    7d10:	tsteq	fp, r0, ror #16
    7d14:	sublt	pc, r0, #14614528	; 0xdf0000
    7d18:	tstcs	r0, sl, lsl #12
    7d1c:	ldrbmi	r4, [fp], #-1275	; 0xfffffb05
    7d20:	blx	e1e96 <ftello64@plt+0xdfc42>
    7d24:			; <UNDEFINED> instruction: 0xf7fa0006
    7d28:			; <UNDEFINED> instruction: 0xf894e994
    7d2c:	ldrbeq	r3, [r9, -r7, lsr #32]
    7d30:			; <UNDEFINED> instruction: 0xf003bf57
    7d34:	stmibvs	r0!, {r0, r1, r8, r9}^
    7d38:	blne	10296c <ftello64@plt+0x100718>
    7d3c:	ldrdcs	pc, [ip], -fp
    7d40:	blne	fe0b7a78 <ftello64@plt+0xfe0b5824>
    7d44:			; <UNDEFINED> instruction: 0x46501b92
    7d48:			; <UNDEFINED> instruction: 0xf7fa21ff
    7d4c:			; <UNDEFINED> instruction: 0xf894e982
    7d50:	cdpcs	0, 0, cr3, cr0, cr7, {1}
    7d54:	sbchi	pc, r3, r0
    7d58:			; <UNDEFINED> instruction: 0xf1094980
    7d5c:			; <UNDEFINED> instruction: 0xf04f32ff
    7d60:	strls	r0, [r3, #-2560]	; 0xfffff600
    7d64:	tstls	r1, r9, ror r4
    7d68:			; <UNDEFINED> instruction: 0x4691497d
    7d6c:	tstls	r2, r9, ror r4
    7d70:	tsteq	r4, r3	; <UNPREDICTABLE>
    7d74:	stmdavs	r2!, {r0, r2, r3, r4, sp, lr, pc}^
    7d78:			; <UNDEFINED> instruction: 0xf0039901
    7d7c:	strtmi	r0, [r0], -r3, lsl #6
    7d80:	movwne	lr, #15105	; 0x3b01
    7d84:	blx	e1efa <ftello64@plt+0xdfca6>
    7d88:	ldmpl	r1, {r1, r3, r8, r9, ip, sp, lr, pc}^
    7d8c:	mrc2	7, 2, pc, cr8, cr13, {7}
    7d90:			; <UNDEFINED> instruction: 0x46054550
    7d94:	movwcs	sp, #278	; 0x116
    7d98:	andcc	pc, r0, r9, lsl #17
    7d9c:	mlacc	r7, r4, r8, pc	; <UNPREDICTABLE>
    7da0:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    7da4:	tsteq	r4, r3	; <UNPREDICTABLE>
    7da8:			; <UNDEFINED> instruction: 0xf10a460a
    7dac:	ldrbmi	r0, [r6, #-2561]	; 0xfffff5ff
    7db0:			; <UNDEFINED> instruction: 0xf819d05d
    7db4:	sbclt	r0, sl, #1, 30
    7db8:	ldrshle	r2, [r6, #142]!	; 0x8e
    7dbc:	bicsle	r2, sl, r0, lsl #20
    7dc0:	ldrb	r1, [r9, r2, lsr #26]
    7dc4:	bleq	544200 <ftello64@plt+0x541fac>
    7dc8:	mvnscc	pc, #79	; 0x4f
    7dcc:			; <UNDEFINED> instruction: 0xf8894652
    7dd0:	ldrbmi	r3, [r9], -r0
    7dd4:	movweq	pc, #12399	; 0x306f	; <UNPREDICTABLE>
    7dd8:			; <UNDEFINED> instruction: 0xf7ff4620
    7ddc:			; <UNDEFINED> instruction: 0x4629fcd7
    7de0:			; <UNDEFINED> instruction: 0xf894b197
    7de4:	tstcs	r0, r7, lsr #32
    7de8:			; <UNDEFINED> instruction: 0xf003075a
    7dec:	blls	8ae00 <ftello64@plt+0x88bac>
    7df0:	stcne	15, cr11, [r0, #-336]!	; 0xfffffeb0
    7df4:	ldrtmi	r6, [sl], -r0, ror #16
    7df8:	movwne	lr, #51971	; 0xcb03
    7dfc:	blx	e1f72 <ftello64@plt+0xdfd1e>
    7e00:			; <UNDEFINED> instruction: 0xf7fa000a
    7e04:	strtmi	lr, [r9], -r6, lsr #18
    7e08:			; <UNDEFINED> instruction: 0x4620465a
    7e0c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    7e10:	ldc2	7, cr15, [r8, #-1020]	; 0xfffffc04
    7e14:			; <UNDEFINED> instruction: 0xf894b928
    7e18:			; <UNDEFINED> instruction: 0xf0033027
    7e1c:	strmi	r0, [sl], -r4, lsl #2
    7e20:	stmdbls	r5, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}
    7e24:			; <UNDEFINED> instruction: 0xf7fd4620
    7e28:	strmi	pc, [r1], -fp, lsl #28
    7e2c:	blx	1c1de6 <ftello64@plt+0x1bfb92>
    7e30:	sfmne	f7, 1, [r1, #-36]!	; 0xffffffdc
    7e34:			; <UNDEFINED> instruction: 0xf7f99301
    7e38:	stmdbmi	sl, {r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
    7e3c:	mlacs	r7, r4, r8, pc	; <UNPREDICTABLE>
    7e40:	blls	5902c <ftello64@plt+0x56dd8>
    7e44:	sbceq	pc, r2, r2, asr #7
    7e48:			; <UNDEFINED> instruction: 0xf89161a0
    7e4c:	vceq.i32	d17, d3, d28
    7e50:	vmlal.u<illegal width 8>	q8, d18, d1[1]
    7e54:	eorvs	r0, r3, #128, 24	; 0x8000
    7e58:	movweq	pc, #4225	; 0x1081	; <UNPREDICTABLE>
    7e5c:	eorcs	pc, r7, r4, lsl #17
    7e60:	movweq	lr, #51779	; 0xca43
    7e64:	svceq	0x00fff013
    7e68:	mrcge	4, 6, APSR_nzcv, cr2, cr15, {1}
    7e6c:	stcls	6, cr14, [r3, #-788]	; 0xfffffcec
    7e70:	biceq	pc, r2, #201326595	; 0xc000003
    7e74:	stmibvs	r3!, {r1, r8, ip, sp, pc}
    7e78:	andle	r4, ip, r3, asr #10
    7e7c:	vpadd.i8	d20, d0, d26
    7e80:	ldmdbmi	sl!, {r1, r3, r4, r7, r9, lr}
    7e84:	ldrbtmi	r4, [fp], #-2106	; 0xfffff7c6
    7e88:			; <UNDEFINED> instruction: 0xf5034479
    7e8c:	ldrbtmi	r7, [r8], #-886	; 0xfffffc8a
    7e90:			; <UNDEFINED> instruction: 0xf7fc3103
    7e94:	stmdavs	r9!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    7e98:			; <UNDEFINED> instruction: 0xf7fd4620
    7e9c:			; <UNDEFINED> instruction: 0xf894fdd1
    7ea0:	strmi	r3, [r1], -r7, lsr #32
    7ea4:	andeq	pc, r4, r3
    7ea8:			; <UNDEFINED> instruction: 0xf43f2800
    7eac:	ldrbt	sl, [r2], -ip, ror #27
    7eb0:	mlacc	r7, r4, r8, pc	; <UNPREDICTABLE>
    7eb4:	ldrle	r0, [r0], #-1880	; 0xfffff8a8
    7eb8:			; <UNDEFINED> instruction: 0xf0034a2e
    7ebc:	ldrbtmi	r0, [sl], #-771	; 0xfffffcfd
    7ec0:	ldrmi	r0, [sl], #-283	; 0xfffffee5
    7ec4:	blne	fe0a220c <ftello64@plt+0xfe09ffb8>
    7ec8:	beq	1c2af4 <ftello64@plt+0x1c08a0>
    7ecc:	blx	8f356 <ftello64@plt+0x8d102>
    7ed0:	stmdbcs	r0, {r0, r1, r2, r8, ip, sp, lr, pc}
    7ed4:	svcge	0x001ef47f
    7ed8:	stmibvs	r0!, {r0, r2, r4, r5, r8, r9, sl, sp, lr, pc}^
    7edc:			; <UNDEFINED> instruction: 0xf003e710
    7ee0:	ldrtmi	r0, [r0], r4, lsl #4
    7ee4:			; <UNDEFINED> instruction: 0xf7f9e7c4
    7ee8:	svclt	0x0000ef4c
    7eec:	andeq	r8, r1, sl, ror #6
    7ef0:	andeq	r0, r0, r0, asr #4
    7ef4:	muleq	r1, r4, pc	; <UNPREDICTABLE>
    7ef8:	andeq	r7, r1, sl, asr pc
    7efc:	andeq	r7, r1, r2, lsr #30
    7f00:	andeq	r8, r1, r6, asr r2
    7f04:	muleq	r1, ip, lr
    7f08:	andeq	r6, r0, ip, ror #28
    7f0c:			; <UNDEFINED> instruction: 0x000059ba
    7f10:	andeq	r5, r0, ip, asr #19
    7f14:	andeq	r7, r1, sl, ror #28
    7f18:	andeq	r6, r0, r0, lsr lr
    7f1c:	andeq	r5, r0, lr, ror r9
    7f20:	andeq	r5, r0, ip, lsr #26
    7f24:	ldrdeq	r8, [r1], -r0
    7f28:			; <UNDEFINED> instruction: 0x000184b4
    7f2c:	muleq	r1, r6, sp
    7f30:	andeq	r6, r0, sl, lsr sp
    7f34:	andeq	r5, r0, r8, lsl #17
    7f38:	strdeq	r5, [r0], -sl
    7f3c:	andeq	r6, r0, r0, lsr #26
    7f40:	andeq	r5, r0, lr, ror #16
    7f44:	andeq	r5, r0, r8, lsr ip
    7f48:	andeq	r6, r0, r6, lsl #26
    7f4c:	andeq	r5, r0, r4, asr r8
    7f50:	andeq	r5, r0, r2, asr #24
    7f54:	strdeq	r7, [r1], -ip
    7f58:	ldrdeq	r7, [r1], -r0
    7f5c:	andeq	r7, r1, r8, lsl #25
    7f60:	andeq	r7, r1, r0, lsl #25
    7f64:	andeq	r8, r1, ip, lsl #5
    7f68:	andeq	r6, r0, r6, asr fp
    7f6c:	andeq	r5, r0, r4, lsr #13
    7f70:	andeq	r5, r0, r6, lsr sl
    7f74:	andeq	r7, r1, lr, lsr #22
    7f78:			; <UNDEFINED> instruction: 0x4605b5f8
    7f7c:	cmplt	r1, #8, 12	; 0x800000
    7f80:	mrc	7, 7, APSR_nzcv, cr8, cr9, {7}
    7f84:	movlt	r4, #6291456	; 0x600000
    7f88:	teqlt	r0, #40, 16	; 0x280000
    7f8c:	cmnlt	r4, #4, 16	; 0x40000
    7f90:	strcs	r4, [r0], #-1538	; 0xfffff9fe
    7f94:	svcvc	0x0004f852
    7f98:	strcc	r4, [r1], #-1571	; 0xfffff9dd
    7f9c:	mvnsle	r2, r0, lsl #30
    7fa0:	ldmdale	sp, {r0, r5, r6, r7, sl, fp, ip}
    7fa4:			; <UNDEFINED> instruction: 0xf1031c5a
    7fa8:	eorle	r0, r5, r3, lsl #2
    7fac:	blx	fecd4bbc <ftello64@plt+0xfecd2968>
    7fb0:	tstlt	fp, r3, lsl #7	; <UNPREDICTABLE>
    7fb4:	msreq	CPSR_, #-1073741776	; 0xc0000030
    7fb8:	addsmi	r2, r9, r1, lsl #2
    7fbc:			; <UNDEFINED> instruction: 0xf7f92204
    7fc0:	strmi	lr, [r3], -r4, lsl #29
    7fc4:	andcs	fp, r0, #96, 2
    7fc8:	addeq	lr, r4, r0, lsl #22
    7fcc:			; <UNDEFINED> instruction: 0xf8434611
    7fd0:	subvs	r6, r2, r4, lsr #32
    7fd4:	strmi	r6, [r8], -fp, lsr #32
    7fd8:			; <UNDEFINED> instruction: 0x4604bdf8
    7fdc:	strb	r2, [sp, r2, lsl #2]!
    7fe0:			; <UNDEFINED> instruction: 0xf7f94630
    7fe4:			; <UNDEFINED> instruction: 0xf06fee80
    7fe8:	strmi	r0, [r8], -fp, lsl #2
    7fec:	strdcs	fp, [r2, -r8]
    7ff0:			; <UNDEFINED> instruction: 0xf06fe7e4
    7ff4:	strb	r0, [lr, fp, lsl #2]!
    7ff8:			; <UNDEFINED> instruction: 0xe7df463c
    7ffc:	ldrlt	fp, [r8, #-376]!	; 0xfffffe88
    8000:	stmdavs	r0, {r0, r2, r9, sl, lr}
    8004:			; <UNDEFINED> instruction: 0x462cb130
    8008:	mcr	7, 3, pc, cr12, cr9, {7}	; <UNPREDICTABLE>
    800c:	svceq	0x0004f854
    8010:	mvnsle	r2, r0, lsl #16
    8014:			; <UNDEFINED> instruction: 0xf7f94628
    8018:	andcs	lr, r0, r6, ror #28
    801c:	andcs	fp, r0, r8, lsr sp
    8020:	svclt	0x00004770
    8024:			; <UNDEFINED> instruction: 0x4605b538
    8028:	cmplt	r3, r3, lsl #22
    802c:	stmiavs	fp!, {sl, sp}
    8030:	biceq	lr, r4, #3072	; 0xc00
    8034:	ldmdavs	r8, {r0, sl, ip, sp}^
    8038:			; <UNDEFINED> instruction: 0xfff4f7ff
    803c:	adcmi	r7, r3, #44032	; 0xac00
    8040:	stmiavs	r8!, {r0, r2, r4, r5, r6, r7, fp, ip, lr, pc}
    8044:	mcr	7, 2, pc, cr14, cr9, {7}	; <UNPREDICTABLE>
    8048:			; <UNDEFINED> instruction: 0xf7f94628
    804c:	andcs	lr, r0, ip, asr #28
    8050:	svclt	0x0000bd38
    8054:	stmdavc	r3, {r3, r4, r8, ip, sp, pc}
    8058:	andle	r2, r1, lr, lsr #22
    805c:	ldrbmi	r2, [r0, -r0]!
    8060:	teqlt	r3, r3, asr #16
    8064:	mvnsle	r2, lr, lsr #22
    8068:	blx	fec26270 <ftello64@plt+0xfec2401c>
    806c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    8070:	andcs	r4, r1, r0, ror r7
    8074:	svclt	0x00004770
    8078:			; <UNDEFINED> instruction: 0x4604b570
    807c:	stmdavc	r6, {r3, r8, ip, sp, pc}
    8080:	strcs	fp, [r0, #-2326]	; 0xfffff6ea
    8084:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    8088:	svc	0x008cf7f9
    808c:	svcpl	0x0080f5b0
    8090:			; <UNDEFINED> instruction: 0x4620d2f7
    8094:			; <UNDEFINED> instruction: 0xffdef7ff
    8098:	stmdacs	r0, {r0, r2, r9, sl, lr}
    809c:	mcrcs	1, 1, sp, cr14, cr1, {7}
    80a0:	ldmdbmi	r9, {r0, r1, r2, r5, ip, lr, pc}
    80a4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    80a8:			; <UNDEFINED> instruction: 0xf9e4f7fd
    80ac:	mvnle	r2, r0, lsl #16
    80b0:			; <UNDEFINED> instruction: 0x46204916
    80b4:			; <UNDEFINED> instruction: 0xf7f94479
    80b8:	stmdacs	r0, {r1, r2, r5, r7, r8, sl, fp, sp, lr, pc}
    80bc:	stmdavc	r3!, {r1, r5, r6, r7, r8, ip, lr, pc}
    80c0:	andsle	r2, sp, lr, lsr #22
    80c4:			; <UNDEFINED> instruction: 0x46204912
    80c8:			; <UNDEFINED> instruction: 0xf7fd4479
    80cc:	stmdacs	r0, {r0, r1, r4, r6, r7, r8, fp, ip, sp, lr, pc}
    80d0:	ldmdbmi	r0, {r3, r4, r6, r7, r8, ip, lr, pc}
    80d4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    80d8:	ldc	7, cr15, [r4, #996]	; 0x3e4
    80dc:	bicsle	r2, r1, r0, lsl #16
    80e0:	strtmi	r4, [r0], -sp, lsl #18
    80e4:			; <UNDEFINED> instruction: 0xf7f94479
    80e8:	blx	fec43728 <ftello64@plt+0xfec414d4>
    80ec:	stmdbeq	sp!, {r7, r8, sl, ip, sp, lr, pc}^
    80f0:	stmdavc	r3!, {r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    80f4:	bicsle	r2, r4, lr, lsr #22
    80f8:	blcs	be638c <ftello64@plt+0xbe4138>
    80fc:	ldrb	sp, [r0, r2, asr #1]
    8100:	blcs	be6294 <ftello64@plt+0xbe4040>
    8104:			; <UNDEFINED> instruction: 0xe7ddd0be
    8108:	andeq	r5, r0, sl, lsr #17
    810c:	andeq	r5, r0, r0, lsr #17
    8110:	muleq	r0, r4, r8
    8114:	andeq	r5, r0, sl, lsl #17
    8118:	andeq	r5, r0, r0, lsl #17
    811c:	bmi	fb5160 <ftello64@plt+0xfb2f0c>
    8120:	mvnsmi	lr, #737280	; 0xb4000
    8124:	blmi	f74338 <ftello64@plt+0xf720e4>
    8128:	svcls	0x000a447a
    812c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    8130:			; <UNDEFINED> instruction: 0xf04f9301
    8134:	svccs	0x00000300
    8138:	ldrtmi	sp, [r8], -r9, rrx
    813c:	svc	0x0032f7f9
    8140:	strmi	r1, [r6], -r3, asr #24
    8144:	stcge	8, cr9, [ip, #-44]	; 0xffffffd4
    8148:	strls	sl, [r0, #-3083]	; 0xfffff3f5
    814c:	andle	r1, lr, r2, asr #24
    8150:	ldrtmi	r3, [r3], -r1, lsl #12
    8154:	stmdavc	r2, {r4, r5, r8, ip, sp, pc}
    8158:			; <UNDEFINED> instruction: 0xf7f9b122
    815c:	strmi	lr, [r6], #-3876	; 0xfffff0dc
    8160:	ldrtmi	r3, [r3], -r1, lsl #12
    8164:	strcc	r6, [r4, #-2088]	; 0xfffff7d8
    8168:	cfstr64ne	mvdx9, [r1], {-0}
    816c:	blcs	7c938 <ftello64@plt+0x7a6e4>
    8170:	movwcs	fp, #7992	; 0x1f38
    8174:			; <UNDEFINED> instruction: 0xf7f94618
    8178:	strmi	lr, [r0], r0, asr #29
    817c:	tstlt	r7, r0, asr r3
    8180:	blcs	26274 <ftello64@plt+0x24020>
    8184:			; <UNDEFINED> instruction: 0x4646d136
    8188:	movwcs	r2, #1
    818c:	andcc	pc, r0, r8, lsl #17
    8190:			; <UNDEFINED> instruction: 0xf04f4f23
    8194:	ldrbtmi	r0, [pc], #-2351	; 819c <ftello64@plt+0x5f48>
    8198:	strcc	r6, [r4], #-2085	; 0xfffff7db
    819c:	cfstrdne	mvd9, [sl], #-0
    81a0:	orrslt	sp, sp, r8, lsl r0
    81a4:	orrlt	r7, fp, fp, lsr #16
    81a8:	blcs	bf6610 <ftello64@plt+0xbf43bc>
    81ac:			; <UNDEFINED> instruction: 0xf806bf18
    81b0:	ldrtmi	r9, [r0], -r1, lsl #22
    81b4:			; <UNDEFINED> instruction: 0xf7f94629
    81b8:			; <UNDEFINED> instruction: 0x4639edd8
    81bc:	strtmi	r4, [r8], -r6, lsl #12
    81c0:			; <UNDEFINED> instruction: 0xf958f7fd
    81c4:	svclt	0x00183800
    81c8:	strb	r2, [r5, r1]!
    81cc:	blpl	146324 <ftello64@plt+0x1440d0>
    81d0:	mvnle	r1, fp, ror #24
    81d4:	blmi	45aa28 <ftello64@plt+0x4587d4>
    81d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    81dc:	blls	6224c <ftello64@plt+0x5fff8>
    81e0:			; <UNDEFINED> instruction: 0xf04f405a
    81e4:	tstle	r5, r0, lsl #6
    81e8:	andlt	r4, r3, r0, asr #12
    81ec:	mvnsmi	lr, #12386304	; 0xbd0000
    81f0:	ldrbmi	fp, [r0, -r4]!
    81f4:			; <UNDEFINED> instruction: 0xf7f94639
    81f8:	stmdbmi	fp, {r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    81fc:			; <UNDEFINED> instruction: 0x46064479
    8200:			; <UNDEFINED> instruction: 0xf7fd4638
    8204:	stmdacc	r0, {r0, r1, r2, r4, r5, r8, fp, ip, sp, lr, pc}
    8208:	andcs	fp, r1, r8, lsl pc
    820c:	movwcs	lr, #6080	; 0x17c0
    8210:			; <UNDEFINED> instruction: 0xe797463e
    8214:	ldc	7, cr15, [r4, #996]!	; 0x3e4
    8218:	andeq	r7, r1, r0, ror #24
    821c:	andeq	r0, r0, r0, asr #4
    8220:	andeq	r5, r0, r6, lsl r3
    8224:			; <UNDEFINED> instruction: 0x00017bb0
    8228:			; <UNDEFINED> instruction: 0x000052b0
    822c:	mvnlt	fp, r0, ror r5
    8230:	strmi	r7, [lr], -r3, lsl #16
    8234:	blcs	bd9a4c <ftello64@plt+0xbd77f8>
    8238:			; <UNDEFINED> instruction: 0xf7f9d013
    823c:			; <UNDEFINED> instruction: 0x4605ecfc
    8240:	stmdavc	r3, {r3, r4, r5, r6, r7, r8, ip, sp, pc}
    8244:	teqle	r2, pc, lsr #22
    8248:			; <UNDEFINED> instruction: 0xf04f4621
    824c:			; <UNDEFINED> instruction: 0xf7ff32ff
    8250:	strmi	pc, [r4], -r5, ror #30
    8254:			; <UNDEFINED> instruction: 0xf7f94628
    8258:	cmnlt	ip, #4480	; 0x1180
    825c:	eorsvs	r2, r4, r0
    8260:			; <UNDEFINED> instruction: 0xf7f9bd70
    8264:	strmi	lr, [r4], -r8, lsl #27
    8268:	blmi	58224c <ftello64@plt+0x57fff8>
    826c:	ldmdbmi	r5, {r0, r2, r3, r4, r6, r9, sp}
    8270:	ldrbtmi	r4, [fp], #-2069	; 0xfffff7eb
    8274:			; <UNDEFINED> instruction: 0xf5034479
    8278:	ldrbtmi	r7, [r8], #-890	; 0xfffffc86
    827c:			; <UNDEFINED> instruction: 0xf7fc3103
    8280:			; <UNDEFINED> instruction: 0xf7f9fa01
    8284:	stmdavs	r0, {r1, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    8288:	svclt	0x00c82800
    828c:	sfmle	f4, 2, [r7], #256	; 0x100
    8290:	andscs	r4, lr, #14336	; 0x3800
    8294:	stmdami	pc, {r1, r2, r3, r8, fp, lr}	; <UNPREDICTABLE>
    8298:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    829c:	orrvs	pc, r0, #12582912	; 0xc00000
    82a0:	tstcc	r3, r8, ror r4
    82a4:	stc2l	7, cr15, [lr], #-1016	; 0xfffffc08
    82a8:	andseq	pc, r5, pc, rrx
    82ac:			; <UNDEFINED> instruction: 0xf7f9bd70
    82b0:			; <UNDEFINED> instruction: 0xf06fed1a
    82b4:	ldcllt	0, cr0, [r0, #-488]!	; 0xfffffe18
    82b8:	andeq	pc, fp, pc, rrx
    82bc:	svclt	0x0000bd70
    82c0:	andeq	r6, r0, sl, ror #14
    82c4:	andeq	r5, r0, r8, lsl r2
    82c8:	andeq	r5, r0, lr, ror #13
    82cc:	andeq	r6, r0, r4, asr #14
    82d0:	andeq	r5, r0, r6, lsr r4
    82d4:	andeq	r5, r0, ip, asr #8
    82d8:	mvnsmi	lr, #737280	; 0xb4000
    82dc:	suble	r2, r2, r0, lsl #16
    82e0:	stmdbcs	r0, {r2, r3, r9, sl, lr}
    82e4:	stmdavc	r2, {r2, r3, r6, ip, lr, pc}
    82e8:	stmdavc	fp, {r0, r7, r9, sl, lr}
    82ec:	eoreq	pc, pc, #-2147483608	; 0x80000028
    82f0:	msreq	CPSR_fsxc, #-1073741784	; 0xc0000028
    82f4:			; <UNDEFINED> instruction: 0xf282fab2
    82f8:			; <UNDEFINED> instruction: 0xf383fab3
    82fc:	ldmdbeq	fp, {r1, r4, r6, r8, fp}^
    8300:			; <UNDEFINED> instruction: 0xd12c429a
    8304:	ldrbtmi	r4, [lr], #-3621	; 0xfffff1db
    8308:			; <UNDEFINED> instruction: 0xf819e016
    830c:	teqlt	r3, #5
    8310:			; <UNDEFINED> instruction: 0x46384631
    8314:	stc	7, cr15, [lr], #996	; 0x3e4
    8318:			; <UNDEFINED> instruction: 0x46044631
    831c:			; <UNDEFINED> instruction: 0xf7f94640
    8320:	addmi	lr, r4, #43520	; 0xaa00
    8324:			; <UNDEFINED> instruction: 0x4622d11b
    8328:	ldrtmi	r4, [r8], -r1, asr #12
    832c:	ldc	7, cr15, [r0, #-996]	; 0xfffffc1c
    8330:	bl	1f69d8 <ftello64@plt+0x1f4784>
    8334:	strbmi	r0, [r4], #-2308	; 0xfffff6fc
    8338:			; <UNDEFINED> instruction: 0x46484631
    833c:	svc	0x007ef7f9
    8340:			; <UNDEFINED> instruction: 0x46054631
    8344:			; <UNDEFINED> instruction: 0xf7f94620
    8348:	bl	284138 <ftello64@plt+0x281ee4>
    834c:	stcpl	7, cr0, [r3], #-20	; 0xffffffec
    8350:	stmdaeq	r0, {r2, r8, r9, fp, sp, lr, pc}
    8354:	bicsle	r2, r8, r0, lsl #22
    8358:	pop	{r3, r4, r5, r9, sl, lr}
    835c:			; <UNDEFINED> instruction: 0x270083f8
    8360:	pop	{r3, r4, r5, r9, sl, lr}
    8364:	blmi	3a934c <ftello64@plt+0x3a70f8>
    8368:	adcsne	pc, r9, #64, 4
    836c:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
    8370:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    8374:	orrvs	pc, r2, #12582912	; 0xc00000
    8378:	tstcc	r3, r8, ror r4
    837c:			; <UNDEFINED> instruction: 0xf982f7fc
    8380:			; <UNDEFINED> instruction: 0xf44f4b0a
    8384:	stmdbmi	sl, {r0, r2, r3, r4, r6, r7, r9, ip, sp, lr}
    8388:	ldrbtmi	r4, [fp], #-2058	; 0xfffff7f6
    838c:			; <UNDEFINED> instruction: 0xf5034479
    8390:	ldrbtmi	r6, [r8], #-898	; 0xfffffc7e
    8394:			; <UNDEFINED> instruction: 0xf7fc3103
    8398:	svclt	0x0000f975
    839c:	andeq	r5, r0, r6, lsr #3
    83a0:	andeq	r6, r0, ip, ror #12
    83a4:	andeq	r5, r0, sl, lsl r1
    83a8:	andeq	r4, r0, r4, asr #29
    83ac:	andeq	r6, r0, r2, asr r6
    83b0:	andeq	r5, r0, r0, lsl #2
    83b4:	ldrdeq	r5, [r0], -sl
    83b8:	stmdacs	r0, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
    83bc:			; <UNDEFINED> instruction: 0xf890d050
    83c0:			; <UNDEFINED> instruction: 0xf1bcc000
    83c4:	tstle	r0, r0, lsl #30
    83c8:			; <UNDEFINED> instruction: 0xf1bcbdf8
    83cc:	svclt	0x00140f2e
    83d0:			; <UNDEFINED> instruction: 0xf0012700
    83d4:	bllt	fe3c9fe0 <ftello64@plt+0xfe3c7d8c>
    83d8:	strbtmi	r4, [r3], -r2, lsl #12
    83dc:	strcs	r4, [r0, #-1540]	; 0xfffff9fc
    83e0:	cdpeq	0, 2, cr15, cr15, cr15, {2}
    83e4:	strtmi	lr, [r3], -r7
    83e8:	ldmdavc	r6, {r0, sl, ip, sp}
    83ec:	andcc	r2, r1, #0, 10
    83f0:	ldmdavc	r3, {r1, r2, r3, r4, ip, sp, lr}
    83f4:	blcs	bf4b08 <ftello64@plt+0xbf28b4>
    83f8:	stccs	0, cr13, [r0, #-68]	; 0xffffffbc
    83fc:	blcs	bbc7d0 <ftello64@plt+0xbba57c>
    8400:	movwcs	fp, #3860	; 0xf14
    8404:	movweq	pc, #4097	; 0x1001	; <UNPREDICTABLE>
    8408:			; <UNDEFINED> instruction: 0x1c63b923
    840c:			; <UNDEFINED> instruction: 0xf804b98f
    8410:	strb	lr, [sl, r2, lsl #22]!
    8414:	teqlt	fp, r3, asr r8
    8418:	mvnsle	r2, pc, lsr #22
    841c:	ldmdavc	r3, {r0, r9, ip, sp}^
    8420:	andcc	r2, r1, #4194304	; 0x400000
    8424:	mvnle	r2, r0, lsl #22
    8428:	andsle	r4, r0, r4, lsl #5
    842c:	eorvc	r2, r3, r0, lsl #6
    8430:			; <UNDEFINED> instruction: 0x461dbdf8
    8434:	strtmi	r2, [r3], -r0, lsl #14
    8438:	ldrb	r4, [r6, ip, lsr #12]
    843c:	mvnlt	r7, r3, asr #16
    8440:	svclt	0x000f2b2f
    8444:	strmi	r1, [r2], -r2, asr #24
    8448:			; <UNDEFINED> instruction: 0x232e2700
    844c:			; <UNDEFINED> instruction: 0xf1bce7c6
    8450:			; <UNDEFINED> instruction: 0xf1040f2f
    8454:	tstle	r5, r1, lsl #6
    8458:	andgt	pc, r0, r4, lsl #17
    845c:			; <UNDEFINED> instruction: 0xe7e5461c
    8460:			; <UNDEFINED> instruction: 0xf44f4b0a
    8464:	stmdbmi	sl, {r0, r3, r5, r7, r9, ip, sp, lr}
    8468:	ldrbtmi	r4, [fp], #-2058	; 0xfffff7f6
    846c:			; <UNDEFINED> instruction: 0xf5034479
    8470:	ldrbtmi	r6, [r8], #-900	; 0xfffffc7c
    8474:			; <UNDEFINED> instruction: 0xf7fc3103
    8478:	mcrrne	9, 0, pc, r4, cr5	; <UNPREDICTABLE>
    847c:			; <UNDEFINED> instruction: 0x232e4602
    8480:	bfi	r7, r3, #0, #20
    8484:	ldrmi	r4, [ip], -r2, lsr #12
    8488:	svclt	0x0000e7f9
    848c:	andeq	r6, r0, r2, ror r5
    8490:	andeq	r5, r0, r0, lsr #32
    8494:	andeq	r4, r0, sl, asr #27
    8498:	addlt	fp, r6, r0, ror r5
    849c:	ldrd	pc, [r4], #-143	; 0xffffff71
    84a0:			; <UNDEFINED> instruction: 0xf8dfac0c
    84a4:	ldrbtmi	ip, [lr], #68	; 0x44
    84a8:	stcls	14, cr9, [fp, #-40]	; 0xffffffd8
    84ac:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    84b0:	ldrdgt	pc, [r0], -ip
    84b4:	andsgt	pc, r4, sp, asr #17
    84b8:	stceq	0, cr15, [r0], {79}	; 0x4f
    84bc:	stmib	sp, {r1, sl, ip, pc}^
    84c0:	strls	r6, [r4], #-1280	; 0xfffffb00
    84c4:	blx	ffac64c6 <ftello64@plt+0xffac4272>
    84c8:	blmi	1dacf0 <ftello64@plt+0x1d8a9c>
    84cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    84d0:	blls	162540 <ftello64@plt+0x1602ec>
    84d4:			; <UNDEFINED> instruction: 0xf04f405a
    84d8:	mrsle	r0, SP_irq
    84dc:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    84e0:	mcrr	7, 15, pc, lr, cr9	; <UNPREDICTABLE>
    84e4:	andeq	r7, r1, r2, ror #17
    84e8:	andeq	r0, r0, r0, asr #4
    84ec:			; <UNDEFINED> instruction: 0x000178bc
    84f0:	smlabbcs	r0, pc, sl, r4	; <UNPREDICTABLE>
    84f4:	ldrbtmi	r4, [sl], #-2959	; 0xfffff471
    84f8:	svcmi	0x00f0e92d
    84fc:	ldmpl	r3, {r0, r1, r3, r5, r7, ip, sp, pc}^
    8500:			; <UNDEFINED> instruction: 0x9329681b
    8504:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8508:	stmdacs	r0, {r0, r1, r2, r8, ip, pc}
    850c:	mcrmi	0, 4, sp, cr10, cr8, {3}
    8510:	ldrbtmi	r4, [lr], #-1541	; 0xfffff9fb
    8514:	stccs	12, cr6, [r0], {244}	; 0xf4
    8518:	ldmiblt	r4!, {r0, r3, r5, r8, r9, fp, ip, lr, pc}
    851c:	ldrbcc	pc, [pc, #79]!	; 8573 <ftello64@plt+0x631f>	; <UNPREDICTABLE>
    8520:			; <UNDEFINED> instruction: 0xf7fb4628
    8524:	stmdals	r7, {r0, r2, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
    8528:	bl	ff746514 <ftello64@plt+0xff7442c0>
    852c:	blmi	fe05af40 <ftello64@plt+0xfe058cec>
    8530:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8534:	blls	a625a4 <ftello64@plt+0xa60350>
    8538:			; <UNDEFINED> instruction: 0xf04f405a
    853c:			; <UNDEFINED> instruction: 0xf0400300
    8540:			; <UNDEFINED> instruction: 0x462080f4
    8544:	pop	{r0, r1, r3, r5, ip, sp, pc}
    8548:	stmdbge	r7, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    854c:			; <UNDEFINED> instruction: 0xf7ff4628
    8550:	cdpne	14, 0, cr15, cr4, cr13, {3}
    8554:	stmdals	r7, {r1, r5, r6, r7, r8, r9, fp, ip, lr, pc}
    8558:	msrne	CPSR_x, pc, asr #8
    855c:	stc	7, cr15, [lr], #996	; 0x3e4
    8560:	ble	38fd7c <ftello64@plt+0x38db28>
    8564:	stcl	7, cr15, [r8, #-996]	; 0xfffffc1c
    8568:	rsbmi	r6, r4, #4, 16	; 0x40000
    856c:	ldmdami	r4!, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    8570:			; <UNDEFINED> instruction: 0xf7f94478
    8574:	bicmi	lr, r4, #10112	; 0x2780
    8578:	ldrbtvs	r0, [r4], #4068	; 0xfe4
    857c:	sbcle	r2, sp, r0, lsl #24
    8580:	svcls	0x0007e7e3
    8584:			; <UNDEFINED> instruction: 0xf0002f00
    8588:	ldmdavc	fp!, {r0, r4, r7, pc}
    858c:			; <UNDEFINED> instruction: 0xf0402b2f
    8590:	stmdbmi	ip!, {r0, r3, r4, r7, pc}^
    8594:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    8598:	mrc2	7, 4, pc, cr14, cr15, {7}
    859c:	stmdacs	r0, {r2, r9, sl, lr}
    85a0:	bge	23c8a0 <ftello64@plt+0x23a64c>
    85a4:	andcs	r4, r3, r9, lsr #12
    85a8:	ldc	7, cr15, [sl], #-996	; 0xfffffc1c
    85ac:	blle	ff6525b4 <ftello64@plt+0xff650360>
    85b0:			; <UNDEFINED> instruction: 0xf4039b0c
    85b4:			; <UNDEFINED> instruction: 0xf5b34370
    85b8:			; <UNDEFINED> instruction: 0xf0004f80
    85bc:			; <UNDEFINED> instruction: 0xf5b3808f
    85c0:	eorle	r4, r9, r0, lsr #30
    85c4:	svcpl	0x0000f5b3
    85c8:			; <UNDEFINED> instruction: 0xf8dfd118
    85cc:	ldrbtmi	fp, [fp], #380	; 0x17c
    85d0:	bmi	17b3660 <ftello64@plt+0x17b140c>
    85d4:	strls	r2, [r1, #-794]	; 0xfffffce6
    85d8:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    85dc:	andls	r4, r0, #32, 12	; 0x2000000
    85e0:	strcs	r2, [r0], -r1, lsl #4
    85e4:	mcr	7, 1, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
    85e8:			; <UNDEFINED> instruction: 0x46204959
    85ec:	ldrbtmi	r2, [r9], #-769	; 0xfffffcff
    85f0:			; <UNDEFINED> instruction: 0x9600465a
    85f4:	mrrc	7, 15, pc, r6, cr9	; <UNPREDICTABLE>
    85f8:	blle	4590c0 <ftello64@plt+0x456e6c>
    85fc:	str	r2, [pc, r0, lsl #8]
    8600:	sbcscs	r4, r6, #84, 22	; 0x15000
    8604:	ldmdami	r5, {r2, r4, r6, r8, fp, lr}^
    8608:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    860c:	orrvs	pc, r6, #12582912	; 0xc00000
    8610:	tstcc	r3, r8, ror r4
    8614:			; <UNDEFINED> instruction: 0xf836f7fc
    8618:	ldrdlt	pc, [r4, #-143]	; 0xffffff71
    861c:			; <UNDEFINED> instruction: 0xe7d744fb
    8620:	stcl	7, cr15, [sl], #996	; 0x3e4
    8624:	strmi	r6, [r2], r3, lsl #16
    8628:	movwls	r2, #23391	; 0x5b5f
    862c:	ldrtmi	fp, [r4], -r8, lsl #30
    8630:			; <UNDEFINED> instruction: 0xf8dfd038
    8634:			; <UNDEFINED> instruction: 0xf04f8130
    8638:	ldrbtmi	r0, [r8], #2404	; 0x964
    863c:			; <UNDEFINED> instruction: 0xf8dae00f
    8640:	blcs	894648 <ftello64@plt+0x8923f4>
    8644:	movwcs	sp, #334	; 0x14e
    8648:	ldrmi	r4, [sl], -r1, asr #12
    864c:			; <UNDEFINED> instruction: 0xf7f94620
    8650:	cdpne	12, 0, cr14, cr3, cr12, {0}
    8654:	ldrtmi	sp, [r0], -lr, asr #22
    8658:			; <UNDEFINED> instruction: 0xf7f94699
    865c:	tstcs	r1, r4, asr #22
    8660:	andeq	lr, r1, r9, lsl #22
    8664:	b	ff246650 <ftello64@plt+0xff2443fc>
    8668:	stmdacs	r0, {r1, r2, r9, sl, lr}
    866c:	strmi	sp, [r2], -r6, asr #32
    8670:	strbmi	r4, [r1], -fp, asr #12
    8674:			; <UNDEFINED> instruction: 0xf7f94620
    8678:	stmdacs	r0, {r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    867c:	movwcs	sp, #3039	; 0xbdf
    8680:			; <UNDEFINED> instruction: 0x46595433
    8684:			; <UNDEFINED> instruction: 0xf7f94630
    8688:			; <UNDEFINED> instruction: 0x4604eade
    868c:	blmi	db4bd4 <ftello64@plt+0xdb2980>
    8690:	bvs	ff6d9884 <ftello64@plt+0xff6d7630>
    8694:			; <UNDEFINED> instruction: 0xdc332b06
    8698:	stccs	12, cr9, [r0], {5}
    869c:	rsbmi	fp, r4, #184, 30	; 0x2e0
    86a0:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    86a4:			; <UNDEFINED> instruction: 0xf7f94630
    86a8:			; <UNDEFINED> instruction: 0xe739eb1e
    86ac:	addcs	r4, r3, #48128	; 0xbc00
    86b0:	ldmdami	r0!, {r0, r1, r2, r3, r5, r8, fp, lr}
    86b4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    86b8:	orrvs	pc, r8, #12582912	; 0xc00000
    86bc:	tstcc	r3, r8, ror r4
    86c0:			; <UNDEFINED> instruction: 0xffe0f7fb
    86c4:	addcs	r4, r4, #44, 22	; 0xb000
    86c8:	stmdami	sp!, {r2, r3, r5, r8, fp, lr}
    86cc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    86d0:	orrvs	pc, r8, #12582912	; 0xc00000
    86d4:	tstcc	r3, r8, ror r4
    86d8:			; <UNDEFINED> instruction: 0xffd4f7fb
    86dc:	ldrdlt	pc, [r4], pc	; <UNPREDICTABLE>
    86e0:			; <UNDEFINED> instruction: 0xe77544fb
    86e4:			; <UNDEFINED> instruction: 0x4630425c
    86e8:	b	fff466d4 <ftello64@plt+0xfff44480>
    86ec:	blle	1536f4 <ftello64@plt+0x1514a0>
    86f0:	strb	r2, [r6, r0, lsl #12]
    86f4:	ldrdmi	pc, [r0], -sl
    86f8:	ldrb	r4, [r4, r4, ror #4]!
    86fc:	strb	r2, [r6, r0, lsl #12]
    8700:	andcs	r4, r7, r1, lsr #24
    8704:	ldrbtmi	r4, [ip], #-2593	; 0xfffff5df
    8708:	cfstrsmi	mvf9, [r1], #-4
    870c:	blls	1598fc <ftello64@plt+0x1576a8>
    8710:	addvs	pc, sl, #8388608	; 0x800000
    8714:	andls	r4, r0, #124, 8	; 0x7c000000
    8718:	smlsdls	r2, r9, r2, r4
    871c:			; <UNDEFINED> instruction: 0x23af4622
    8720:			; <UNDEFINED> instruction: 0xf7ff3203
    8724:			; <UNDEFINED> instruction: 0x4604feb9
    8728:			; <UNDEFINED> instruction: 0xf7f9e7bc
    872c:	svclt	0x0000eb2a
    8730:	muleq	r1, r2, r8
    8734:	andeq	r0, r0, r0, asr #4
    8738:	andeq	r7, r1, lr, ror #21
    873c:	andeq	r7, r1, r8, asr r8
    8740:	andeq	r5, r0, r8, lsr #8
    8744:	andeq	r5, r0, sl, lsr r4
    8748:	andeq	r5, r0, r6, lsr #7
    874c:	andeq	r5, r0, r6, lsr r0
    8750:	andeq	r5, r0, sl, ror #7
    8754:	ldrdeq	r6, [r0], -r4
    8758:	andeq	r5, r0, r2, ror r3
    875c:	andeq	r4, r0, ip, lsr #24
    8760:	andeq	r5, r0, ip, asr r3
    8764:	muleq	r0, lr, r3
    8768:	andeq	r7, r1, r0, ror r9
    876c:	andeq	r6, r0, r8, lsr #6
    8770:	andeq	r5, r0, r6, asr #5
    8774:	strdeq	r5, [r0], -r0
    8778:	andeq	r6, r0, r0, lsl r3
    877c:	andeq	r5, r0, lr, lsr #5
    8780:	andeq	r5, r0, r0, ror #5
    8784:	muleq	r0, r4, r2
    8788:	andeq	r5, r0, r6, ror #5
    878c:	ldrdeq	r6, [r0], -r0
    8790:	andeq	r5, r0, r8, ror #4
    8794:	svcmi	0x00f0e92d
    8798:	bmi	ff7da1e0 <ftello64@plt+0xff7d7f8c>
    879c:	blmi	ff7da018 <ftello64@plt+0xff7d7dc4>
    87a0:	ldrbtmi	fp, [sl], #-157	; 0xffffff63
    87a4:	ldmpl	r3, {r2, r8, r9, sl, fp, sp, pc}^
    87a8:	ldrbvs	r6, [fp, #2075]!	; 0x81b
    87ac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    87b0:			; <UNDEFINED> instruction: 0xf0002800
    87b4:	stfcsd	f0, [r0, #-372]	; 0xfffffe8c
    87b8:	msrhi	SPSR_sx, r0
    87bc:	mulls	r0, r5, r8
    87c0:			; <UNDEFINED> instruction: 0xf1b94606
    87c4:	tstle	r5, pc, lsr #30
    87c8:	ldrmi	r4, [sp], -fp, lsr #12
    87cc:	svccs	0x0001f813
    87d0:	rscsle	r2, sl, pc, lsr #20
    87d4:	svceq	0x0000f1b8
    87d8:			; <UNDEFINED> instruction: 0xf898d004
    87dc:	blcs	147e4 <ftello64@plt+0x12590>
    87e0:	adcshi	pc, r3, r0, asr #32
    87e4:			; <UNDEFINED> instruction: 0xf7f94628
    87e8:	pkhtbmi	lr, r0, r8, asr #22
    87ec:	stc	7, cr15, [r4], {249}	; 0xf9
    87f0:			; <UNDEFINED> instruction: 0xf1b84681
    87f4:			; <UNDEFINED> instruction: 0xf0000f00
    87f8:	movwcs	r8, #229	; 0xe5
    87fc:			; <UNDEFINED> instruction: 0xf8c94640
    8800:			; <UNDEFINED> instruction: 0xf7f93000
    8804:	stmdacs	r0, {r1, r3, r5, r7, sl, fp, sp, lr, pc}
    8808:	cmphi	r6, r0	; <UNPREDICTABLE>
    880c:	blmi	ff15b324 <ftello64@plt+0xff1590d0>
    8810:	tstge	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    8814:			; <UNDEFINED> instruction: 0xf8df447a
    8818:	ldrbtmi	fp, [fp], #-788	; 0xfffffcec
    881c:	vhsub.s8	d3, d3, d3
    8820:	ldrbtmi	r4, [sl], #876	; 0x36c
    8824:	ldrshtvs	r4, [sl], #-75	; 0xffffffb5
    8828:	and	r6, r8, fp, lsr r0
    882c:	strbmi	r2, [r0], -r0, lsl #6
    8830:	andcc	pc, r0, r9, asr #17
    8834:	ldc	7, cr15, [r0], {249}	; 0xf9
    8838:			; <UNDEFINED> instruction: 0xf0002800
    883c:	stfvcp	f0, [r3], {61}	; 0x3d
    8840:	rscsle	r2, r3, lr, lsr #22
    8844:	ldreq	pc, [r3], #-256	; 0xffffff00
    8848:			; <UNDEFINED> instruction: 0x46204651
    884c:	ldmib	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8850:	rscle	r2, fp, r0, lsl #16
    8854:			; <UNDEFINED> instruction: 0x46204659
    8858:	ldmib	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    885c:	rscle	r2, r5, r0, lsl #16
    8860:			; <UNDEFINED> instruction: 0x462049b3
    8864:			; <UNDEFINED> instruction: 0xf7f94479
    8868:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r8, fp, sp, lr, pc}
    886c:	ldmibmi	r1!, {r1, r2, r3, r4, r6, r7, ip, lr, pc}
    8870:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    8874:	ldc2l	7, cr15, [lr, #1008]!	; 0x3f0
    8878:	bicsle	r2, r7, r0, lsl #16
    887c:	strtmi	r2, [r0], -lr, lsr #2
    8880:	mrrc	7, 15, pc, r8, cr9	; <UNPREDICTABLE>
    8884:	strhlt	r6, [r0, r8]
    8888:			; <UNDEFINED> instruction: 0xf10749ab
    888c:	subcs	r0, r8, #20, 6	; 0x50000000
    8890:	ldrbtmi	r6, [r9], #-251	; 0xffffff05
    8894:	cmpcc	r0, r8, lsl r6
    8898:	b	10c6884 <ftello64@plt+0x10c4630>
    889c:	ldmvs	r8!, {r0, r1, r3, r4, r5, r7, fp, sp, lr}^
    88a0:			; <UNDEFINED> instruction: 0xf7fc1c59
    88a4:	stmdacs	r0, {r0, r2, r3, r6, r8, sl, fp, ip, sp, lr, pc}
    88a8:	stmibmi	r4!, {r6, r7, r8, ip, lr, pc}
    88ac:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    88b0:	stc2l	7, cr15, [r0, #1008]!	; 0x3f0
    88b4:	adcsle	r2, r9, r0, lsl #16
    88b8:	ldrtmi	r4, [r0], -r1, lsr #12
    88bc:	stc2l	7, cr15, [lr, #-1012]!	; 0xfffffc0c
    88c0:			; <UNDEFINED> instruction: 0xf0402800
    88c4:			; <UNDEFINED> instruction: 0x462180bf
    88c8:	rscscc	pc, pc, #79	; 0x4f
    88cc:			; <UNDEFINED> instruction: 0xf7ff4628
    88d0:	strmi	pc, [r4], -r5, lsr #24
    88d4:			; <UNDEFINED> instruction: 0xf0002800
    88d8:			; <UNDEFINED> instruction: 0xf7f980fb
    88dc:	strmi	lr, [r3], -r0, asr #19
    88e0:			; <UNDEFINED> instruction: 0x46194630
    88e4:			; <UNDEFINED> instruction: 0xf7fd60fb
    88e8:	ldmvs	fp!, {r0, r1, r3, r5, r7, fp, ip, sp, lr, pc}^
    88ec:			; <UNDEFINED> instruction: 0x4601461a
    88f0:	andcc	lr, r2, r7, asr #19
    88f4:			; <UNDEFINED> instruction: 0xf7fd4630
    88f8:	mcrrne	12, 12, pc, r1, cr15	; <UNPREDICTABLE>
    88fc:	ldrdcc	lr, [r2, -r7]
    8900:	sbchi	pc, lr, r0
    8904:	mlacc	r7, r6, r8, pc	; <UNPREDICTABLE>
    8908:	bmi	fe34a678 <ftello64@plt+0xfe348424>
    890c:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
    8910:			; <UNDEFINED> instruction: 0x3604bf58
    8914:	svclt	0x0048447a
    8918:	bl	a2af8 <ftello64@plt+0xa08a4>
    891c:	ldmdavs	fp, {r0, r1, r8, r9, ip}^
    8920:	andvs	pc, r0, r3, lsl #22
    8924:	addsmi	r6, ip, #4390912	; 0x430000
    8928:			; <UNDEFINED> instruction: 0xf06fbf18
    892c:			; <UNDEFINED> instruction: 0xf0400110
    8930:	blmi	fe128c80 <ftello64@plt+0xfe126a2c>
    8934:	stmibmi	r4, {r7, r9, sp}
    8938:	ldrbtmi	r4, [fp], #-2180	; 0xfffff77c
    893c:			; <UNDEFINED> instruction: 0xf5034479
    8940:	ldrbtmi	r6, [r8], #-908	; 0xfffffc74
    8944:			; <UNDEFINED> instruction: 0xf7fb3103
    8948:			; <UNDEFINED> instruction: 0x4640fe9d
    894c:	bl	ac6938 <ftello64@plt+0xac46e4>
    8950:	strtmi	r4, [r8], -r4, lsl #12
    8954:	bl	9c6940 <ftello64@plt+0x9c46ec>
    8958:	stmdane	r0!, {r1, r7, r9, sl, lr}
    895c:			; <UNDEFINED> instruction: 0xf5b31c83
    8960:	stmdale	r3!, {r7, r8, r9, sl, fp}^
    8964:	strbmi	r3, [r1], -r9
    8968:	andeq	pc, r7, r0, lsr #32
    896c:	vstreq	d14, [r0, #-692]	; 0xfffffd4c
    8970:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    8974:			; <UNDEFINED> instruction: 0xf7f94640
    8978:	strmi	lr, [r0, #2552]	; 0x9f8
    897c:	movwle	r4, #9731	; 0x2603
    8980:	ldrmi	lr, [r8, #7]
    8984:			; <UNDEFINED> instruction: 0x4618d03e
    8988:			; <UNDEFINED> instruction: 0xf8103b01
    898c:	bcs	bd3998 <ftello64@plt+0xbd1744>
    8990:			; <UNDEFINED> instruction: 0xf1b9d0f7
    8994:	strtmi	r0, [r9], -pc, lsr #30
    8998:	andeq	pc, r1, #-2147483646	; 0x80000002
    899c:	svclt	0x001f4645
    89a0:			; <UNDEFINED> instruction: 0x232f4604
    89a4:	blcc	869bc <ftello64@plt+0x84768>
    89a8:			; <UNDEFINED> instruction: 0xf7f94620
    89ac:			; <UNDEFINED> instruction: 0x4628e9ba
    89b0:	b	1cc699c <ftello64@plt+0x1cc4748>
    89b4:			; <UNDEFINED> instruction: 0xf7f94680
    89b8:	strmi	lr, [r1], r0, lsr #22
    89bc:	svceq	0x0000f1b8
    89c0:	svcge	0x001bf47f
    89c4:	stmdbcs	r2, {r0, fp, sp, lr}
    89c8:	strbmi	fp, [r4], -r8, lsl #30
    89cc:	blmi	183c9fc <ftello64@plt+0x183a7a8>
    89d0:	bvs	ff6d9bc4 <ftello64@plt+0xff6d7970>
    89d4:			; <UNDEFINED> instruction: 0xdc172b06
    89d8:	strbtvc	lr, [r1], #2689	; 0xa81
    89dc:	strbtvc	lr, [r1], #2980	; 0xba4
    89e0:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    89e4:	blmi	135b358 <ftello64@plt+0x1359104>
    89e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    89ec:	ldclvs	8, cr6, [fp, #104]!	; 0x68
    89f0:			; <UNDEFINED> instruction: 0xf04f405a
    89f4:			; <UNDEFINED> instruction: 0xf0400300
    89f8:	strtmi	r8, [r0], -sp, lsl #1
    89fc:	ldrtmi	r3, [sp], r4, ror #14
    8a00:	svchi	0x00f0e8bd
    8a04:	strb	r4, [r4, r0, asr #12]
    8a08:			; <UNDEFINED> instruction: 0x232f4c53
    8a0c:	andcs	r4, r7, r3, asr sl
    8a10:	ldrbtmi	r4, [ip], #-3667	; 0xfffff1ad
    8a14:	vqshl.s8	q2, q13, q2
    8a18:	ldrbtmi	r4, [lr], #-1132	; 0xfffffb94
    8a1c:	andcc	r9, r3, #0, 8
    8a20:	strls	r9, [r1], -r2, lsl #10
    8a24:	ldc2	7, cr15, [r8, #-1020]!	; 0xfffffc04
    8a28:	ldrb	r4, [fp, r4, lsl #12]
    8a2c:	eorcs	r4, r8, #78848	; 0x13400
    8a30:	stmdami	lr, {r0, r2, r3, r6, r8, fp, lr}^
    8a34:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    8a38:	orrvs	pc, ip, #12582912	; 0xc00000
    8a3c:	tstcc	r3, r8, ror r4
    8a40:	mcr2	7, 1, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
    8a44:	ldrbtmi	r4, [fp], #-2890	; 0xfffff4b6
    8a48:	blcs	1a35bc <ftello64@plt+0x1a1368>
    8a4c:	mcrge	7, 7, pc, cr14, cr15, {3}	; <UNPREDICTABLE>
    8a50:	teqcs	ip, #56, 16	; 0x380000
    8a54:			; <UNDEFINED> instruction: 0xc11cf8df
    8a58:	ldmdavs	sl!, {r8, sp}^
    8a5c:	strdls	r4, [r0], -ip
    8a60:	andcs	r9, r7, r3, lsl #8
    8a64:			; <UNDEFINED> instruction: 0xf8cd9502
    8a68:			; <UNDEFINED> instruction: 0xf7ffc004
    8a6c:			; <UNDEFINED> instruction: 0xe6ddfd15
    8a70:	eorcs	r4, r4, #66560	; 0x10400
    8a74:	stmdami	r2, {r0, r6, r8, fp, lr}^
    8a78:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    8a7c:	orrvs	pc, ip, #12582912	; 0xc00000
    8a80:	tstcc	r3, r8, ror r4
    8a84:	ldc2l	7, cr15, [lr, #1004]!	; 0x3ec
    8a88:	eorcs	r4, r6, #63488	; 0xf800
    8a8c:	ldmdami	pc!, {r1, r2, r3, r4, r5, r8, fp, lr}	; <UNPREDICTABLE>
    8a90:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    8a94:	orrvs	pc, ip, #12582912	; 0xc00000
    8a98:	tstcc	r3, r8, ror r4
    8a9c:	ldc2l	7, cr15, [r2, #1004]!	; 0x3ec
    8aa0:	andseq	pc, r4, #-1073741823	; 0xc0000001
    8aa4:	stmib	r7, {r4, r5, r9, sl, lr}^
    8aa8:			; <UNDEFINED> instruction: 0xf7fe3405
    8aac:	cdpne	15, 0, cr15, cr1, cr13, {5}
    8ab0:			; <UNDEFINED> instruction: 0xf47fdb11
    8ab4:			; <UNDEFINED> instruction: 0xe73caebb
    8ab8:	ldrdmi	pc, [r0], -r9
    8abc:	svclt	0x00d82c00
    8ac0:	cfstrsle	mvf2, [r3], {-0}
    8ac4:			; <UNDEFINED> instruction: 0xf7f94640
    8ac8:	str	lr, [fp, lr, lsr #23]
    8acc:	ldrb	r4, [r9, r4, ror #4]!
    8ad0:	streq	pc, [fp], #-111	; 0xffffff91
    8ad4:			; <UNDEFINED> instruction: 0x4620e7f6
    8ad8:			; <UNDEFINED> instruction: 0xf7f960f9
    8adc:	blmi	b42ef4 <ftello64@plt+0xb40ca0>
    8ae0:	ldrbtmi	r6, [fp], #-2297	; 0xfffff707
    8ae4:	blcs	1a3658 <ftello64@plt+0x1a1404>
    8ae8:	submi	fp, ip, #220, 30	; 0x370
    8aec:	sfmle	f3, 3, [sp, #912]!	; 0x390
    8af0:	cmncs	sp, #40, 24	; 0x2800
    8af4:	andcs	r4, r7, r8, lsr #20
    8af8:	cfstrsmi	mvf4, [r8, #-496]!	; 0xfffffe10
    8afc:	vqshl.s8	q2, q13, q1
    8b00:	ldrbtmi	r4, [sp], #-620	; 0xfffffd94
    8b04:	strcs	lr, [r0, #-2509]	; 0xfffff633
    8b08:	andcc	r4, r3, #35651584	; 0x2200000
    8b0c:	stc2l	7, cr15, [r4], {255}	; 0xff
    8b10:	ldrb	r4, [r7, r4, lsl #12]
    8b14:	ldmdb	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8b18:	andeq	r7, r1, r6, ror #11
    8b1c:	andeq	r0, r0, r0, asr #4
    8b20:	strdeq	r5, [r0], -ip
    8b24:	andeq	r6, r0, r2, asr #3
    8b28:	andeq	r5, r0, lr, lsr #4
    8b2c:	andeq	r5, r0, r8, lsr r2
    8b30:	andeq	r5, r0, r4, lsl #4
    8b34:	andeq	r5, r0, r6, lsl #4
    8b38:	andeq	r7, r1, lr, ror #14
    8b3c:	andeq	r5, r0, lr, asr r2
    8b40:	ldrdeq	r7, [r1], -r8
    8b44:	andeq	r6, r0, r2, lsr #1
    8b48:	ldrdeq	r5, [r0], -r4
    8b4c:	andeq	r5, r0, sl, lsl r2
    8b50:	andeq	r7, r1, r0, lsr r6
    8b54:	andeq	r7, r1, r0, lsr #7
    8b58:	andeq	r5, r0, sl, asr #31
    8b5c:	strdeq	r4, [r0], -ip
    8b60:	andeq	r5, r0, r2, lsl r0
    8b64:	andeq	r5, r0, r8, lsr #31
    8b68:	ldrdeq	r4, [r0], -sl
    8b6c:	andeq	r4, r0, r8, asr #13
    8b70:			; <UNDEFINED> instruction: 0x000175ba
    8b74:	strheq	r5, [r0], -r8
    8b78:	andeq	r5, r0, r4, ror #30
    8b7c:	muleq	r0, r6, pc	; <UNPREDICTABLE>
    8b80:	andeq	r4, r0, r8, ror #24
    8b84:	andeq	r5, r0, ip, asr #30
    8b88:	andeq	r4, r0, lr, ror pc
    8b8c:	andeq	r4, r0, r4, lsr #15
    8b90:	andeq	r7, r1, lr, lsl r5
    8b94:	andeq	r4, r0, r8, lsl pc
    8b98:	andeq	r5, r0, r0, ror #29
    8b9c:	andeq	r5, r0, r6, lsr r0
    8ba0:	subeq	pc, r2, pc, rrx
    8ba4:	svclt	0x00004770
    8ba8:	svcmi	0x00f0e92d
    8bac:			; <UNDEFINED> instruction: 0xf8dfb0a9
    8bb0:	andls	r3, r5, #116, 8	; 0x74000000
    8bb4:	ldrbtcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    8bb8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8bbc:			; <UNDEFINED> instruction: 0x9327681b
    8bc0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8bc4:	stmib	sp, {r8, r9, sp}^
    8bc8:	movwls	r3, #41736	; 0xa308
    8bcc:			; <UNDEFINED> instruction: 0xf0002800
    8bd0:	stmdavc	r3, {r0, r3, r4, r5, r6, r8, pc}
    8bd4:	bllt	da3f0 <ftello64@plt+0xd819c>
    8bd8:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    8bdc:	ldreq	pc, [r5], #-111	; 0xffffff91
    8be0:			; <UNDEFINED> instruction: 0xf7fb4638
    8be4:	stmdals	sl, {r0, r2, r3, r4, r6, r8, fp, ip, sp, lr, pc}
    8be8:	ldmda	ip!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8bec:			; <UNDEFINED> instruction: 0xf7f99809
    8bf0:	stmdals	r8, {r1, r3, r4, r5, r6, fp, sp, lr, pc}
    8bf4:	ldmda	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8bf8:	ldrtcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    8bfc:	strtcc	pc, [r4], #-2271	; 0xfffff721
    8c00:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8c04:	blls	9e2c74 <ftello64@plt+0x9e0a20>
    8c08:			; <UNDEFINED> instruction: 0xf04f405a
    8c0c:			; <UNDEFINED> instruction: 0xf0400300
    8c10:	strtmi	r8, [r0], -r1, lsl #4
    8c14:	pop	{r0, r3, r5, ip, sp, pc}
    8c18:			; <UNDEFINED> instruction: 0x460c8ff0
    8c1c:			; <UNDEFINED> instruction: 0xf8dfb1b1
    8c20:			; <UNDEFINED> instruction: 0x46206410
    8c24:			; <UNDEFINED> instruction: 0x4631447e
    8c28:	bl	246c14 <ftello64@plt+0x2449c0>
    8c2c:	cmnlt	fp, r3, lsr #24
    8c30:	stmdbge	sl, {r5, r9, sl, lr}
    8c34:	blx	ffec6c38 <ftello64@plt+0xffec49e4>
    8c38:	blle	1c50450 <ftello64@plt+0x1c4e1fc>
    8c3c:	stmdals	sl, {r0, r4, r5, r9, sl, lr}
    8c40:	stc2l	7, cr15, [r2, #1000]!	; 0x3e8
    8c44:	tstcs	r1, sl, lsl #16
    8c48:	blx	fedc6c4e <ftello64@plt+0xfedc49fa>
    8c4c:	strtmi	sl, [r8], -r8, lsl #18
    8c50:	blx	ffb46c54 <ftello64@plt+0xffb44a00>
    8c54:	blle	18d046c <ftello64@plt+0x18ce218>
    8c58:	stmdacs	r0, {r1, r3, fp, ip, pc}
    8c5c:	msrhi	CPSR_x, r0
    8c60:	msrne	CPSR_c, pc, asr #8
    8c64:	stmdb	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8c68:	vmull.p8	<illegal reg q8.5>, d0, d7
    8c6c:			; <UNDEFINED> instruction: 0xf8dd8124
    8c70:	cdpls	0, 0, cr8, cr8, cr8, {1}
    8c74:	svceq	0x0000f1b8
    8c78:			; <UNDEFINED> instruction: 0x4630d01b
    8c7c:			; <UNDEFINED> instruction: 0xf7ff4641
    8c80:	strmi	pc, [r4], -fp, lsr #22
    8c84:	suble	r2, lr, r0, lsl #16
    8c88:			; <UNDEFINED> instruction: 0xf7f94640
    8c8c:	andls	lr, r9, r4, ror r8
    8c90:			; <UNDEFINED> instruction: 0xf0002800
    8c94:	stmiami	r7!, {r0, r7, r8, pc}^
    8c98:	andcs	r4, r0, #34603008	; 0x2100000
    8c9c:			; <UNDEFINED> instruction: 0xf7fa4478
    8ca0:			; <UNDEFINED> instruction: 0x4606fddf
    8ca4:			; <UNDEFINED> instruction: 0xf0002800
    8ca8:	stmdals	r8, {r0, r1, r2, r4, r5, r6, r8, pc}
    8cac:	ldmda	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8cb0:			; <UNDEFINED> instruction: 0xf8df9608
    8cb4:			; <UNDEFINED> instruction: 0x2320a384
    8cb8:	orrlt	pc, r0, #14614528	; 0xdf0000
    8cbc:	movwls	r4, #25850	; 0x64fa
    8cc0:			; <UNDEFINED> instruction: 0x46d144fb
    8cc4:			; <UNDEFINED> instruction: 0x46304651
    8cc8:	b	fee46cb4 <ftello64@plt+0xfee44a60>
    8ccc:	stmdacs	r1, {r0, r3, r6, r9, sl, lr}
    8cd0:	svclt	0x00824604
    8cd4:	mvnscc	pc, #0, 2
    8cd8:	strcs	r1, [r1], #-2294	; 0xfffff70a
    8cdc:			; <UNDEFINED> instruction: 0xf7f81930
    8ce0:	bl	144c10 <ftello64@plt+0x1429bc>
    8ce4:	ldrtmi	r0, [r0], -r0, lsl #16
    8ce8:			; <UNDEFINED> instruction: 0xf7f94641
    8cec:	strmi	lr, [r5], -r8, lsl #16
    8cf0:			; <UNDEFINED> instruction: 0xf0002800
    8cf4:	stmdavc	r3, {r0, r4, r7, r8, pc}
    8cf8:	blcs	19e18 <ftello64@plt+0x17bc4>
    8cfc:			; <UNDEFINED> instruction: 0xf04fd134
    8d00:			; <UNDEFINED> instruction: 0xf7fb30ff
    8d04:	strtmi	pc, [r8], -sp, asr #17
    8d08:	svc	0x00ecf7f8
    8d0c:	stmdacs	r0, {r0, r3, fp, ip, pc}
    8d10:	teqhi	sl, r0	; <UNPREDICTABLE>
    8d14:	strcs	r9, [r1], #-2821	; 0xfffff4fb
    8d18:	movwcs	r6, #24
    8d1c:	ldrb	r9, [pc, -r9, lsl #6]
    8d20:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    8d24:	blmi	ff1c2a9c <ftello64@plt+0xff1c0848>
    8d28:	bvs	ff6d9f1c <ftello64@plt+0xff6d7cc8>
    8d2c:	svclt	0x00d82b06
    8d30:	strteq	pc, [fp], #-111	; 0xffffff91
    8d34:	svcge	0x0054f77f
    8d38:	smlawtcs	ip, r2, r8, r4
    8d3c:	vmull.s<illegal width 8>	q10, d20, d2[0]
    8d40:	stfmie	f0, [r2], {0}
    8d44:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    8d48:	addsvs	pc, r1, r0, lsl #10
    8d4c:	andls	r4, r0, ip, ror r4
    8d50:	andcc	r9, r3, #16777216	; 0x1000000
    8d54:	cmpvc	sp, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    8d58:			; <UNDEFINED> instruction: 0xf8cd2007
    8d5c:	strls	r8, [r2, #-12]
    8d60:	blx	fe6c6d66 <ftello64@plt+0xfe6c4b12>
    8d64:	ldr	r4, [fp, -r4, lsl #12]!
    8d68:			; <UNDEFINED> instruction: 0xf7fd4649
    8d6c:	stmdacs	r0, {r0, r2, r3, r4, r6, r8, fp, ip, sp, lr, pc}
    8d70:	ldrbmi	sp, [r9], -r5, asr #1
    8d74:			; <UNDEFINED> instruction: 0xf7fd4628
    8d78:	stmdacs	r0, {r0, r1, r2, r4, r6, r8, fp, ip, sp, lr, pc}
    8d7c:	addhi	pc, pc, r0
    8d80:			; <UNDEFINED> instruction: 0x462849b3
    8d84:			; <UNDEFINED> instruction: 0xf7fd4479
    8d88:	stmdacs	r0, {r0, r1, r2, r3, r6, r8, fp, ip, sp, lr, pc}
    8d8c:	stflsd	f5, [r9], {84}	; 0x54
    8d90:	suble	r2, r5, r0, lsl #24
    8d94:	strtmi	r4, [r0], -r9, asr #12
    8d98:	b	1446d84 <ftello64@plt+0x1444b30>
    8d9c:	blcs	1fe30 <ftello64@plt+0x1dbdc>
    8da0:	addhi	pc, lr, r0
    8da4:			; <UNDEFINED> instruction: 0xf7f84620
    8da8:	strmi	lr, [r0], r6, ror #31
    8dac:			; <UNDEFINED> instruction: 0xf0002800
    8db0:			; <UNDEFINED> instruction: 0xf7f98111
    8db4:			; <UNDEFINED> instruction: 0x4604e8ba
    8db8:			; <UNDEFINED> instruction: 0xf0002800
    8dbc:	strmi	r8, [r0, #243]	; 0xf3
    8dc0:			; <UNDEFINED> instruction: 0xf7f8d008
    8dc4:			; <UNDEFINED> instruction: 0x4604efd8
    8dc8:			; <UNDEFINED> instruction: 0xf7f84640
    8dcc:	stccs	15, cr14, [r0], {140}	; 0x8c
    8dd0:	mrshi	pc, (UNDEF: 0)	; <UNPREDICTABLE>
    8dd4:	stmdacc	r9, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    8dd8:	svceq	0x0000f1b8
    8ddc:	ldrmi	sp, [r8], -ip
    8de0:	movwls	r4, #30273	; 0x7641
    8de4:	blx	1e46de8 <ftello64@plt+0x1e44b94>
    8de8:			; <UNDEFINED> instruction: 0xb1289b07
    8dec:	strtmi	r4, [r0], -r1, asr #12
    8df0:	blx	1cc6df4 <ftello64@plt+0x1cc4ba0>
    8df4:	orrslt	r9, r8, r7, lsl #22
    8df8:			; <UNDEFINED> instruction: 0xf7f84618
    8dfc:	ldmibmi	r5, {r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    8e00:	eorne	pc, r2, #1325400064	; 0x4f000000
    8e04:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    8e08:			; <UNDEFINED> instruction: 0xf7f99409
    8e0c:			; <UNDEFINED> instruction: 0xf1b0e8e4
    8e10:	vmlal.s8	q8, d0, d0
    8e14:	ldrtmi	r8, [r8], -r9, ror #1
    8e18:			; <UNDEFINED> instruction: 0xf7fb2400
    8e1c:	strbmi	pc, [r7], -r1, asr #16	; <UNPREDICTABLE>
    8e20:			; <UNDEFINED> instruction: 0xf04f4620
    8e24:			; <UNDEFINED> instruction: 0xf7f838ff
    8e28:			; <UNDEFINED> instruction: 0x4640ef5e
    8e2c:			; <UNDEFINED> instruction: 0xf838f7fb
    8e30:			; <UNDEFINED> instruction: 0xf7f84628
    8e34:	smlsld	lr, r5, r8, pc	; <UNPREDICTABLE>
    8e38:	vst3.8	{d20-d22}, [pc :128], ip
    8e3c:	ldrtmi	r1, [r8], -r2, lsr #4
    8e40:			; <UNDEFINED> instruction: 0xf7f94621
    8e44:			; <UNDEFINED> instruction: 0xf1b0e8c8
    8e48:	vmlal.s8	q8, d0, d0
    8e4c:	bge	329134 <ftello64@plt+0x326ee0>
    8e50:	andcs	r4, r3, r1, asr #12
    8e54:	svc	0x00e4f7f8
    8e58:	vmlal.s8	q9, d0, d0
    8e5c:	blls	429124 <ftello64@plt+0x426ed0>
    8e60:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    8e64:	svcmi	0x0020f5b3
    8e68:	blls	27cf54 <ftello64@plt+0x27ad00>
    8e6c:	rsbsle	r2, pc, r0, lsl #22
    8e70:	bcs	be6ee0 <ftello64@plt+0xbe4c8c>
    8e74:	ldmdavc	sl, {r1, r8, ip, lr, pc}^
    8e78:	andsvc	fp, sl, r2, lsl #18
    8e7c:	stmdage	r9, {r8, r9, sp}
    8e80:	ldrmi	r4, [r9], -sl, lsr #12
    8e84:			; <UNDEFINED> instruction: 0xff88f7fb
    8e88:			; <UNDEFINED> instruction: 0xf0002800
    8e8c:	ldrtmi	r8, [r8], -r0, lsr #1
    8e90:			; <UNDEFINED> instruction: 0xf7fb4647
    8e94:	strtmi	pc, [r8], -r5, lsl #16
    8e98:	svc	0x0024f7f8
    8e9c:			; <UNDEFINED> instruction: 0xf04fe712
    8ea0:			; <UNDEFINED> instruction: 0xe7c238ff
    8ea4:	vst2.16	{d20-d21}, [pc :128], ip
    8ea8:	ldrbtmi	r1, [r8], #-289	; 0xfffffedf
    8eac:	stmda	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8eb0:			; <UNDEFINED> instruction: 0xf6bf1e07
    8eb4:			; <UNDEFINED> instruction: 0xf7f9aedc
    8eb8:	stmdavs	r4, {r5, r7, fp, sp, lr, pc}
    8ebc:	str	r4, [pc], r4, ror #4
    8ec0:			; <UNDEFINED> instruction: 0xe7ad461c
    8ec4:	vqdmulh.s<illegal width 8>	q10, q0, <illegal reg q10.5>
    8ec8:	stmdbmi	r5!, {r1, r2, r3, r4, r5, r6, r7, r9, sp}^
    8ecc:	ldrbtmi	r4, [fp], #-2149	; 0xfffff79b
    8ed0:			; <UNDEFINED> instruction: 0xf5034479
    8ed4:	ldrbtmi	r6, [r8], #-911	; 0xfffffc71
    8ed8:			; <UNDEFINED> instruction: 0xf7fb3103
    8edc:	movwcs	pc, #3027	; 0xbd3	; <UNPREDICTABLE>
    8ee0:	blls	1adb14 <ftello64@plt+0x1ab8c0>
    8ee4:	movwls	r3, #27393	; 0x6b01
    8ee8:	addhi	pc, r3, r0
    8eec:	strtmi	sl, [r1], -fp, lsl #20
    8ef0:			; <UNDEFINED> instruction: 0xf7fd4638
    8ef4:	stmdacs	r0, {r0, r1, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    8ef8:	stmdbls	fp, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, ip, lr, pc}
    8efc:	stmdavc	fp, {r0, r3, r8, ip, sp, pc}
    8f00:			; <UNDEFINED> instruction: 0xf06fb95b
    8f04:			; <UNDEFINED> instruction: 0x46080415
    8f08:	mcr	7, 7, pc, cr12, cr8, {7}	; <UNPREDICTABLE>
    8f0c:			; <UNDEFINED> instruction: 0xf7fa4640
    8f10:	strtmi	pc, [r8], -r7, asr #31
    8f14:	mcr	7, 7, pc, cr6, cr8, {7}	; <UNPREDICTABLE>
    8f18:	blcs	c028a8 <ftello64@plt+0xc00654>
    8f1c:	ldrtmi	sp, [r8], -fp, lsr #2
    8f20:			; <UNDEFINED> instruction: 0xffbef7fa
    8f24:	stmdacs	r0, {r1, r3, fp, ip, pc}
    8f28:	vst4.16	{d29-d32}, [pc], lr
    8f2c:			; <UNDEFINED> instruction: 0xf7f81121
    8f30:	cdpne	15, 0, cr14, cr7, cr6, {6}
    8f34:	stmdals	r9, {r3, r5, r6, r8, r9, fp, ip, lr, pc}
    8f38:	mrc	7, 6, APSR_nzcv, cr4, cr8, {7}
    8f3c:	cmnlt	r0, #655360	; 0xa0000
    8f40:	cmnlt	r3, #196608	; 0x30000
    8f44:	svc	0x0016f7f8
    8f48:	stmdacs	r0, {r0, r3, ip, pc}
    8f4c:			; <UNDEFINED> instruction: 0x4631d058
    8f50:			; <UNDEFINED> instruction: 0xf04f980b
    8f54:			; <UNDEFINED> instruction: 0xf7ff32ff
    8f58:	strmi	pc, [r6], -r1, ror #17
    8f5c:	suble	r2, pc, r0, lsl #28
    8f60:			; <UNDEFINED> instruction: 0xf7f89808
    8f64:	stmdals	fp, {r6, r7, r9, sl, fp, sp, lr, pc}
    8f68:			; <UNDEFINED> instruction: 0xf7f89608
    8f6c:			; <UNDEFINED> instruction: 0xe75ceebc
    8f70:	ldrmi	r9, [sp], -r9, lsl #10
    8f74:	ldmdami	ip!, {r0, r1, r3, r7, r8, r9, sl, sp, lr, pc}
    8f78:			; <UNDEFINED> instruction: 0xf04f4632
    8f7c:	ldrbtmi	r3, [r8], #-1023	; 0xfffffc01
    8f80:			; <UNDEFINED> instruction: 0xf8ccf7ff
    8f84:	strb	r4, [r9, r6, lsl #12]!
    8f88:	ldrbtmi	r4, [r8], #-2104	; 0xfffff7c8
    8f8c:	mrc	7, 7, APSR_nzcv, cr2, cr8, {7}
    8f90:	stmdacs	r0, {r0, r3, ip, pc}
    8f94:	mrcge	4, 5, APSR_nzcv, cr14, cr15, {3}
    8f98:	streq	pc, [fp], #-111	; 0xffffff91
    8f9c:	movwcs	lr, #1568	; 0x620
    8fa0:	ldrb	r9, [r4, r9, lsl #6]
    8fa4:	vpadd.i8	d20, d0, d18
    8fa8:	ldmdbmi	r2!, {r0, r4, r9, ip, sp}
    8fac:	ldrbtmi	r4, [fp], #-2098	; 0xfffff7ce
    8fb0:			; <UNDEFINED> instruction: 0xf5034479
    8fb4:	ldrbtmi	r6, [r8], #-915	; 0xfffffc6d
    8fb8:			; <UNDEFINED> instruction: 0xf7fb3103
    8fbc:			; <UNDEFINED> instruction: 0xf7f9fb63
    8fc0:	stmdavs	r4, {r2, r3, r4, fp, sp, lr, pc}
    8fc4:	str	r4, [r1, r4, ror #4]!
    8fc8:	ldrbtmi	r4, [r8], #-2092	; 0xfffff7d4
    8fcc:			; <UNDEFINED> instruction: 0xf06fe7ad
    8fd0:	ldr	r0, [fp, fp, lsl #8]
    8fd4:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    8fd8:	streq	pc, [fp], #-111	; 0xffffff91
    8fdc:			; <UNDEFINED> instruction: 0xf04f4640
    8fe0:			; <UNDEFINED> instruction: 0xf7fa38ff
    8fe4:			; <UNDEFINED> instruction: 0xe791ff5d
    8fe8:	stmda	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8fec:	rsbmi	r6, r4, #4, 16	; 0x40000
    8ff0:	stmdbls	r6, {r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    8ff4:	strteq	pc, [r7], #-111	; 0xffffff91
    8ff8:	stmdbls	fp, {r0, r2, r7, r8, r9, sl, sp, lr, pc}
    8ffc:	str	r4, [r2, r4, lsl #12]
    9000:			; <UNDEFINED> instruction: 0xf06f990b
    9004:	ldrb	r0, [lr, -fp, lsl #8]!
    9008:	svc	0x00f6f7f8
    900c:	stmdavs	r4, {r0, r1, r3, r8, fp, ip, pc}
    9010:	ldrb	r4, [r8, -r4, ror #4]!
    9014:	mrc	7, 5, APSR_nzcv, cr4, cr8, {7}
    9018:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    901c:	streq	pc, [fp], #-111	; 0xffffff91
    9020:	svclt	0x0000e774
    9024:	andeq	r0, r0, r0, asr #4
    9028:	ldrdeq	r7, [r1], -r0
    902c:	andeq	r7, r1, r8, lsl #3
    9030:	andeq	r4, r0, r8, lsl #17
    9034:	andeq	r4, r0, r0, lsl r8
    9038:	strdeq	r4, [r0], -r0
    903c:	muleq	r0, ip, ip
    9040:	ldrdeq	r7, [r1], -r8
    9044:	muleq	r0, r8, ip
    9048:	andeq	r4, r0, lr, lsl lr
    904c:	andeq	r4, r0, r0, lsr lr
    9050:	andeq	r4, r0, ip, asr #23
    9054:	andeq	r6, r0, lr, asr r8
    9058:	andeq	r4, r0, r2, lsl #12
    905c:	andeq	r5, r0, lr, lsl #22
    9060:	muleq	r0, r4, ip
    9064:	andeq	r4, r0, r6, ror #6
    9068:	andeq	r4, r0, lr, lsr #10
    906c:	andeq	r4, r0, r2, lsr #10
    9070:	andeq	r5, r0, lr, lsr #20
    9074:	ldrdeq	r4, [r0], -ip
    9078:	andeq	r4, r0, lr, lsl ip
    907c:	andeq	r4, r0, r2, ror #9
    9080:	blmi	d5b958 <ftello64@plt+0xd59704>
    9084:	ldmdami	r5!, {r1, r3, r4, r5, r6, sl, lr}
    9088:	addslt	fp, fp, r0, lsr r5
    908c:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    9090:	tstls	r9, #1769472	; 0x1b0000
    9094:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9098:	ldcl	7, cr15, [r2, #992]!	; 0x3e0
    909c:			; <UNDEFINED> instruction: 0xf7fab160
    90a0:	stcne	12, cr15, [r3, #916]	; 0x394
    90a4:	movwcs	fp, #7960	; 0x1f18
    90a8:	bicsvc	lr, r0, #77824	; 0x13000
    90ac:	blmi	b3d0fc <ftello64@plt+0xb3aea8>
    90b0:	bvs	ff6da2a4 <ftello64@plt+0xff6d8050>
    90b4:			; <UNDEFINED> instruction: 0xdc222b06
    90b8:	tstcs	r0, sl, lsr #16
    90bc:			; <UNDEFINED> instruction: 0xf7f84478
    90c0:	stmdacs	r0, {r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    90c4:	andcs	sp, r0, ip, lsr #20
    90c8:	bmi	9da8dc <ftello64@plt+0x9d8688>
    90cc:			; <UNDEFINED> instruction: 0xf8c2447a
    90d0:	mul	r8, r8, r0
    90d4:	blle	ffbd30dc <ftello64@plt+0xffbd0e88>
    90d8:	svclt	0x00cc4b24
    90dc:	andcs	r2, r0, r1
    90e0:			; <UNDEFINED> instruction: 0xf8c3447b
    90e4:	bmi	88934c <ftello64@plt+0x8870f8>
    90e8:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
    90ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    90f0:	subsmi	r9, sl, r9, lsl fp
    90f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    90f8:	andslt	sp, fp, sl, lsr #2
    90fc:	ldcmi	13, cr11, [sp], {48}	; 0x30
    9100:	bmi	75a90c <ftello64@plt+0x7586b8>
    9104:	ldcmi	3, cr2, [sp, #-292]	; 0xfffffedc
    9108:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    910c:	ldrvs	pc, [r5], #1284	; 0x504
    9110:	andcc	r4, r3, #2097152000	; 0x7d000000
    9114:	strmi	lr, [r0, #-2509]	; 0xfffff633
    9118:			; <UNDEFINED> instruction: 0xf7ff2007
    911c:			; <UNDEFINED> instruction: 0xe7cbf9bd
    9120:	stmdbge	r2, {r0, r1, r2, r4, fp, lr}
    9124:			; <UNDEFINED> instruction: 0xf7f94478
    9128:	stmdacs	r0, {r2, r3, fp, sp, lr, pc}
    912c:	stmdals	r2, {r0, r1, r3, r6, r7, r8, r9, fp, ip, lr, pc}
    9130:	addsne	pc, r4, #68157440	; 0x4100000
    9134:	mvnseq	pc, #72351744	; 0x4500000
    9138:	andne	pc, r2, #192, 4
    913c:	orrpl	pc, r4, #200, 4	; 0x8000000c
    9140:	svclt	0x00184298
    9144:	svclt	0x000c4290
    9148:	andcs	r2, r0, r1
    914c:	ldr	r4, [ip, r3, lsl #12]!
    9150:	mrc	7, 0, APSR_nzcv, cr6, cr8, {7}
    9154:	andeq	r6, r1, r4, lsl #26
    9158:	andeq	r0, r0, r0, asr #4
    915c:	andeq	r4, r0, sl, asr #22
    9160:	andeq	r6, r1, r0, asr pc
    9164:	andeq	r4, r0, r8, ror fp
    9168:	andeq	r6, r1, r4, lsr pc
    916c:	andeq	r6, r1, r0, lsr #30
    9170:	muleq	r1, lr, ip
    9174:	ldrdeq	r5, [r0], -r4
    9178:	andeq	r4, r0, r2, ror #21
    917c:	strdeq	r4, [r0], -r0
    9180:	andeq	r4, r0, r8, lsl #7
    9184:	blmi	1d9bb60 <ftello64@plt+0x1d9990c>
    9188:	push	{r1, r3, r4, r5, r6, sl, lr}
    918c:	strdlt	r4, [r8], r0
    9190:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    9194:			; <UNDEFINED> instruction: 0xf04f9307
    9198:	stmdacs	r0, {r8, r9}
    919c:	addshi	pc, r4, r0
    91a0:			; <UNDEFINED> instruction: 0x26004f70
    91a4:	strmi	r4, [r4], -r8, lsl #13
    91a8:			; <UNDEFINED> instruction: 0x9605447f
    91ac:	stmdacc	r0, {r0, r1, r2, r4, r6, r7, fp, ip, sp, lr, pc}^
    91b0:	eorsle	r2, r3, r0, lsl #22
    91b4:			; <UNDEFINED> instruction: 0xf7ffa905
    91b8:	mcrne	8, 0, pc, cr5, cr9, {1}	; <UNPREDICTABLE>
    91bc:	vstrls	d13, [r5, #-304]	; 0xfffffed0
    91c0:	stccs	6, cr9, [r0, #-24]	; 0xffffffe8
    91c4:	adchi	pc, lr, r0
    91c8:	blcs	be727c <ftello64@plt+0xbe5028>
    91cc:	adcshi	pc, r7, r0, asr #32
    91d0:	stmdaeq	r0, {r0, r1, r2, r4, r6, r7, fp, ip, sp, lr, pc}^
    91d4:	vst2.8	{d26,d28}, [pc], r6
    91d8:	strtmi	r4, [sl], -r0, lsl #7
    91dc:	stmda	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    91e0:	ble	12931e8 <ftello64@plt+0x1290f94>
    91e4:	svc	0x0008f7f8
    91e8:	strmi	r6, [r6], -r3, lsl #16
    91ec:	andle	r2, lr, r2, lsl #22
    91f0:	svc	0x004cf7f8
    91f4:	ldrbtmi	r4, [fp], #-2908	; 0xfffff4a4
    91f8:	stmdacs	r1, {r0, r1, r3, r4, r6, r7, r9, fp, sp, lr}
    91fc:	andcs	fp, r3, ip, lsl #30
    9200:	addsmi	r2, r8, #4
    9204:			; <UNDEFINED> instruction: 0xf7f8dd7c
    9208:	stmdacs	r0, {r1, r6, r8, r9, sl, fp, sp, lr, pc}
    920c:	stmdals	r6, {r3, r5, r6, sl, fp, ip, lr, pc}
    9210:			; <UNDEFINED> instruction: 0xf7f8b108
    9214:	stmdals	r5, {r1, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    9218:	stcl	7, cr15, [r4, #-992]!	; 0xfffffc20
    921c:	strtmi	r4, [r0], -r1, asr #12
    9220:	svc	0x0008f7f8
    9224:			; <UNDEFINED> instruction: 0xf7f84605
    9228:	stccs	14, cr14, [r0, #-928]	; 0xfffffc60
    922c:	strcs	fp, [r0, #-4008]	; 0xfffff058
    9230:	strmi	r6, [r6], -r7, lsl #16
    9234:	rsbsmi	fp, sp, #184, 30	; 0x2e0
    9238:	blx	fe74722a <ftello64@plt+0xfe744fd6>
    923c:	andcs	fp, r0, r0, lsl r1
    9240:	stc	7, cr15, [sl, #992]!	; 0x3e0
    9244:	svclt	0x00a82f00
    9248:	stccs	0, cr6, [r0, #-220]	; 0xffffff24
    924c:	strtmi	sp, [r0], -r7, lsl #22
    9250:			; <UNDEFINED> instruction: 0xf94ef7ff
    9254:	and	r4, r2, r5, lsl #12
    9258:			; <UNDEFINED> instruction: 0xf7f89805
    925c:	bmi	1104774 <ftello64@plt+0x1102520>
    9260:	ldrbtmi	r4, [sl], #-2879	; 0xfffff4c1
    9264:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9268:	subsmi	r9, sl, r7, lsl #22
    926c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9270:			; <UNDEFINED> instruction: 0x4628d172
    9274:	pop	{r3, ip, sp, pc}
    9278:	stmdals	r6, {r4, r5, r6, r7, r8, pc}
    927c:	stc	7, cr15, [ip, #992]	; 0x3e0
    9280:	ble	ff113288 <ftello64@plt+0xff111034>
    9284:	svc	0x0002f7f8
    9288:	ldrbtmi	r4, [fp], #-2873	; 0xfffff4c7
    928c:	stmdacs	r1, {r0, r1, r3, r4, r6, r7, r9, fp, sp, lr}
    9290:	strcs	fp, [r3], -ip, lsl #30
    9294:	addsmi	r2, lr, #4, 12	; 0x400000
    9298:			; <UNDEFINED> instruction: 0xf7f8dcb5
    929c:	bls	1c4d5c <ftello64@plt+0x1c2b08>
    92a0:	msrne	SPSR_fxc, #64, 4
    92a4:	ldrtmi	r6, [r0], -r1, lsl #16
    92a8:	andls	r9, r2, #12582912	; 0xc00000
    92ac:	bmi	c9c778 <ftello64@plt+0xc9a524>
    92b0:	ldrbtmi	r4, [sp], #-3634	; 0xfffff1ce
    92b4:	vqshl.s8	q2, q13, <illegal reg q2.5>
    92b8:	ldrbtmi	r4, [lr], #-1508	; 0xfffffa1c
    92bc:	strls	r3, [r1], -r3, lsl #4
    92c0:			; <UNDEFINED> instruction: 0xf7ff9500
    92c4:	ldr	pc, [lr, r9, ror #17]
    92c8:	andscs	r4, r1, #46080	; 0xb400
    92cc:	stmdami	lr!, {r0, r2, r3, r5, r8, fp, lr}
    92d0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    92d4:			; <UNDEFINED> instruction: 0x43b4f203
    92d8:	tstcc	r3, r8, ror r4
    92dc:			; <UNDEFINED> instruction: 0xf9d2f7fb
    92e0:	mcr	7, 4, pc, cr10, cr8, {7}	; <UNPREDICTABLE>
    92e4:	stmdavs	r6, {r1, r2, r8, r9, fp, ip, pc}
    92e8:	stmdblt	fp!, {r0, r2, r4, r5, r6, r9, lr}
    92ec:			; <UNDEFINED> instruction: 0xf7f89805
    92f0:	mcrcs	12, 0, lr, cr0, cr10, {7}
    92f4:			; <UNDEFINED> instruction: 0xe791dcb3
    92f8:			; <UNDEFINED> instruction: 0xf7f84618
    92fc:	ldrb	lr, [r5, r6, asr #30]!
    9300:	vst1.8	{d20-d21}, [pc :128], r2
    9304:	ldmdavs	r1!, {r0, r1, r4, r5, r7, r8, r9, ip, sp, lr}
    9308:	strls	r4, [r2, #-1146]	; 0xfffffb86
    930c:	sfmmi	f1, 1, [r0, #-4]!
    9310:	ldrbtmi	r4, [sp], #-2592	; 0xfffff5e0
    9314:	vqshl.s8	q2, q13, <illegal reg q2.5>
    9318:	andcc	r4, r3, #228, 10	; 0x39000000
    931c:			; <UNDEFINED> instruction: 0xf7ff9500
    9320:			; <UNDEFINED> instruction: 0xe770f8bb
    9324:	vpadd.i8	d20, d0, d12
    9328:	ldmdbmi	ip, {r0, r2, r3, r4, r6, r9, ip}
    932c:	ldrbtmi	r4, [fp], #-2076	; 0xfffff7e4
    9330:			; <UNDEFINED> instruction: 0xf5034479
    9334:	ldrbtmi	r6, [r8], #-920	; 0xfffffc68
    9338:			; <UNDEFINED> instruction: 0xf7fb3103
    933c:	blmi	6879d0 <ftello64@plt+0x68577c>
    9340:	adcvc	pc, pc, #1325400064	; 0x4f000000
    9344:	ldmdami	r9, {r3, r4, r8, fp, lr}
    9348:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    934c:	orrsvs	pc, r8, #12582912	; 0xc00000
    9350:	tstcc	r3, r8, ror r4
    9354:			; <UNDEFINED> instruction: 0xf996f7fb
    9358:	ldc	7, cr15, [r2, #-992]	; 0xfffffc20
    935c:	andeq	r6, r1, r0, lsl #24
    9360:	andeq	r0, r0, r0, asr #4
    9364:	andeq	r6, r1, r4, lsr #30
    9368:	andeq	r6, r1, sl, lsl #28
    936c:	andeq	r6, r1, r6, lsr #22
    9370:	andeq	r6, r1, r6, ror sp
    9374:	andeq	r5, r0, sl, lsr #14
    9378:			; <UNDEFINED> instruction: 0x000049b0
    937c:	strdeq	r4, [r0], -lr
    9380:	andeq	r5, r0, ip, lsl #14
    9384:	andeq	r4, r0, r6, ror r9
    9388:	andeq	r3, r0, r4, ror #30
    938c:	andeq	r4, r0, r8, ror r9
    9390:	andeq	r5, r0, sl, asr #13
    9394:	andeq	r4, r0, r0, asr r9
    9398:	andeq	r5, r0, lr, lsr #13
    939c:	andeq	r4, r0, r4, lsr r9
    93a0:	andeq	r4, r0, r6, ror r6
    93a4:	muleq	r0, r4, r6
    93a8:	andeq	r4, r0, sl, lsl r9
    93ac:	andeq	r4, r0, r4, ror #12
    93b0:	blmi	119bccc <ftello64@plt+0x1199a78>
    93b4:	push	{r1, r3, r4, r5, r6, sl, lr}
    93b8:	strdlt	r4, [r2], r0
    93bc:	svcge	0x000058d3
    93c0:	rsbsvs	r6, fp, fp, lsl r8
    93c4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    93c8:	rsble	r2, r8, r0, lsl #16
    93cc:	strmi	r2, [r2], pc, lsr #2
    93d0:	mrc	7, 5, APSR_nzcv, cr0, cr8, {7}
    93d4:	rsble	r2, lr, r0, lsl #16
    93d8:	subsle	r4, r1, r2, lsl #11
    93dc:	smlatbeq	sl, r0, fp, lr
    93e0:			; <UNDEFINED> instruction: 0xf7f84650
    93e4:			; <UNDEFINED> instruction: 0xf04fee84
    93e8:	ldrbmi	r0, [r1], -r0, lsl #18
    93ec:	movweq	pc, #33024	; 0x8100	; <UNPREDICTABLE>
    93f0:			; <UNDEFINED> instruction: 0xf0234602
    93f4:	bl	feb4a018 <ftello64@plt+0xfeb47dc4>
    93f8:	strbtmi	r0, [fp], -r3, lsl #26
    93fc:	ldmeq	fp, {r3, r5, r6, r9, sl, lr}^
    9400:	eorsls	pc, r3, r2, lsl #16
    9404:	stc	7, cr15, [ip], {248}	; 0xf8
    9408:	stc2	7, cr15, [r0], {251}	; 0xfb
    940c:	cfldr32le	mvfx4, [r7], #-288	; 0xfffffee0
    9410:	stmdbmi	pc!, {r2, r4, r6, ip, lr, pc}	; <UNPREDICTABLE>
    9414:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    9418:			; <UNDEFINED> instruction: 0xf7f8460e
    941c:	bl	2c5064 <ftello64@plt+0x2c2e10>
    9420:	ands	r0, r5, r0, lsl #10
    9424:	streq	lr, [sl], #-2980	; 0xfffff45c
    9428:			; <UNDEFINED> instruction: 0x46684651
    942c:			; <UNDEFINED> instruction: 0xf7f84622
    9430:	vfma.f32	q15, q0, q12
    9434:	strbtmi	r1, [r8], -sp, ror #3
    9438:	andls	pc, r4, sp, lsl #16
    943c:	mcr2	7, 5, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    9440:	tsteq	r1, #16, 2	; <UNPREDICTABLE>
    9444:	movwcs	fp, #7960	; 0x1f18
    9448:	bicsvc	lr, r0, #77824	; 0x13000
    944c:			; <UNDEFINED> instruction: 0x46c5d116
    9450:	usatmi	r4, #8, r0, asr #12
    9454:	stc	7, cr15, [r6, #992]!	; 0x3e0
    9458:	andcc	r4, r8, r1, lsr r6
    945c:	movweq	pc, #28704	; 0x7020	; <UNPREDICTABLE>
    9460:	bl	feb5ad08 <ftello64@plt+0xfeb58ab4>
    9464:			; <UNDEFINED> instruction: 0xf7f80d03
    9468:	ldrtmi	lr, [r1], -r6, lsl #24
    946c:	strtmi	r1, [r0], -ip, lsr #16
    9470:	mcr	7, 7, pc, cr4, cr8, {7}	; <UNPREDICTABLE>
    9474:	stcpl	8, cr1, [r0], #-148	; 0xffffff6c
    9478:	bicsle	r2, r3, r0, lsl #16
    947c:	and	r4, r0, r5, asr #13
    9480:	bmi	511488 <ftello64@plt+0x50f234>
    9484:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
    9488:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    948c:	subsmi	r6, sl, fp, ror r8
    9490:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9494:	smladcc	r8, r5, r1, sp
    9498:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
    949c:	blmi	3ab464 <ftello64@plt+0x3a9210>
    94a0:	stmdbmi	lr, {r0, r5, r6, r9, sp}
    94a4:	ldrbtmi	r4, [fp], #-2062	; 0xfffff7f2
    94a8:			; <UNDEFINED> instruction: 0xf5034479
    94ac:	ldrbtmi	r6, [r8], #-929	; 0xfffffc5f
    94b0:			; <UNDEFINED> instruction: 0xf7fb3103
    94b4:			; <UNDEFINED> instruction: 0xf06ff8e7
    94b8:			; <UNDEFINED> instruction: 0xe7e20015
    94bc:	andseq	pc, r3, pc, rrx
    94c0:			; <UNDEFINED> instruction: 0xf7f8e7df
    94c4:	svclt	0x0000ec5e
    94c8:	ldrdeq	r6, [r1], -r4
    94cc:	andeq	r0, r0, r0, asr #4
    94d0:	muleq	r0, r6, r0
    94d4:	andeq	r6, r1, r2, lsl #18
    94d8:	andeq	r5, r0, r6, lsr r5
    94dc:	andeq	r4, r0, r8, asr #16
    94e0:	andeq	r3, r0, lr, lsl #27
    94e4:			; <UNDEFINED> instruction: 0x460cb530
    94e8:	addlt	r4, r5, ip, ror #18
    94ec:	ldrbtmi	r4, [r9], #-1541	; 0xfffff9fb
    94f0:	bl	fea474d8 <ftello64@plt+0xfea45284>
    94f4:			; <UNDEFINED> instruction: 0x2c00bb50
    94f8:	stmdbmi	r9!, {r0, r1, r3, r5, r6, ip, lr, pc}^
    94fc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    9500:	stc2l	7, cr15, [r4, #-1008]!	; 0xfffffc10
    9504:	suble	r2, r1, r0, lsl #16
    9508:			; <UNDEFINED> instruction: 0xf7fc4620
    950c:	stmdacs	r0, {r0, r2, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    9510:	andcs	sp, r0, r2, lsl #22
    9514:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    9518:	ldrbtmi	r4, [fp], #-2914	; 0xfffff49e
    951c:	blcs	e4090 <ftello64@plt+0xe1e3c>
    9520:	stclmi	13, cr13, [r1, #-988]!	; 0xfffffc24
    9524:	teqmi	fp, #64, 4	; <UNPREDICTABLE>
    9528:	tstcs	r0, r0, ror #16
    952c:	ldrbtmi	r4, [sp], #-2656	; 0xfffff5a0
    9530:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    9534:	eorspl	pc, ip, r0, lsl #4
    9538:	andls	r3, r0, r3, lsl #4
    953c:	strls	r2, [r2], #-4
    9540:			; <UNDEFINED> instruction: 0xf7fe9501
    9544:	andcs	pc, r0, r9, lsr #31
    9548:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    954c:			; <UNDEFINED> instruction: 0x46284959
    9550:			; <UNDEFINED> instruction: 0xf7fc4479
    9554:	stmdacs	r0, {r0, r1, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    9558:	stccs	0, cr13, [r0], {50}	; 0x32
    955c:	blmi	15bdcb4 <ftello64@plt+0x15bba60>
    9560:	bvs	ff6da754 <ftello64@plt+0xff6d8500>
    9564:	vldrle	d18, [r4, #12]
    9568:			; <UNDEFINED> instruction: 0x23214854
    956c:	tstcs	r0, r4, asr sl
    9570:	ldrbtmi	r4, [r8], #-3156	; 0xfffff3ac
    9574:			; <UNDEFINED> instruction: 0xf500447a
    9578:	ldrbtmi	r6, [ip], #-164	; 0xffffff5c
    957c:	andcc	r9, r3, #0
    9580:	strls	r9, [r1], #-1282	; 0xfffffafe
    9584:			; <UNDEFINED> instruction: 0xf7fe2004
    9588:	strb	pc, [r2, r7, lsl #31]	; <UNPREDICTABLE>
    958c:	strtmi	r4, [r8], -lr, asr #18
    9590:			; <UNDEFINED> instruction: 0xf7fc4479
    9594:	movwlt	pc, #36123	; 0x8d1b	; <UNPREDICTABLE>
    9598:			; <UNDEFINED> instruction: 0xf7fc4620
    959c:	stmdacs	r0, {r0, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    95a0:	blmi	12c0084 <ftello64@plt+0x12bde30>
    95a4:	bvs	ff6da798 <ftello64@plt+0xff6d8544>
    95a8:			; <UNDEFINED> instruction: 0xddb22b03
    95ac:	vadd.f32	q10, q0, q4
    95b0:	stmdami	r8, {r0, r1, r6, r8, r9, lr}^
    95b4:	bmi	12119bc <ftello64@plt+0x120f768>
    95b8:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
    95bc:			; <UNDEFINED> instruction: 0xe7b9447a
    95c0:	strtmi	r4, [r8], -r6, asr #18
    95c4:			; <UNDEFINED> instruction: 0xf7fc4479
    95c8:	cmnlt	r0, #1, 26	; 0x40	; <UNPREDICTABLE>
    95cc:	mvnle	r2, r0, lsl #24
    95d0:	blmi	11034ec <ftello64@plt+0x1101298>
    95d4:	ldrbtmi	r2, [fp], #-519	; 0xfffffdf9
    95d8:			; <UNDEFINED> instruction: 0xe79a62da
    95dc:	strtmi	r4, [r8], -r1, asr #18
    95e0:			; <UNDEFINED> instruction: 0xf7fc4479
    95e4:	strdlt	pc, [r0, #-195]!	; 0xffffff3d
    95e8:			; <UNDEFINED> instruction: 0xf7fa4620
    95ec:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r9, fp, ip, sp, lr, pc}
    95f0:	blmi	f80290 <ftello64@plt+0xf7e03c>
    95f4:	andcs	fp, r1, #20, 30	; 0x50
    95f8:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    95fc:	stmdacs	sl!, {r0, r1, r7, fp, ip, sp, lr, pc}
    9600:	ldmdbmi	sl!, {r0, r1, r2, r7, r8, r9, sl, sp, lr, pc}
    9604:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    9608:	stc2l	7, cr15, [r0], #1008	; 0x3f0
    960c:	addle	r2, r0, r0, lsl #16
    9610:			; <UNDEFINED> instruction: 0xf7fa4620
    9614:	stmdacs	r0, {r0, r1, r3, r5, r9, fp, ip, sp, lr, pc}
    9618:	blmi	d802dc <ftello64@plt+0xd7e088>
    961c:	andcs	fp, r1, #20, 30	; 0x50
    9620:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    9624:	stmdacs	r9!, {r0, r1, r7, fp, ip, sp, lr, pc}
    9628:	ldmdbmi	r2!, {r0, r1, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    962c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    9630:	stc2l	7, cr15, [ip], {252}	; 0xfc
    9634:	stfcsd	f3, [r0], {160}	; 0xa0
    9638:	stmdami	pc!, {r1, r2, r4, r6, r7, r8, ip, lr, pc}	; <UNPREDICTABLE>
    963c:			; <UNDEFINED> instruction: 0xe7d44478
    9640:	ldrbtmi	r4, [fp], #-2862	; 0xfffff4d2
    9644:	blcs	e41b8 <ftello64@plt+0xe1f64>
    9648:	svcge	0x0063f77f
    964c:			; <UNDEFINED> instruction: 0xf44f4d2c
    9650:	stmdami	ip!, {r0, r3, r7, r8, r9, sp, lr}
    9654:	bmi	b11a5c <ftello64@plt+0xb0f808>
    9658:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
    965c:			; <UNDEFINED> instruction: 0xe769447a
    9660:	strtmi	r4, [r8], -sl, lsr #18
    9664:			; <UNDEFINED> instruction: 0xf7fc4479
    9668:	stmdacs	r0, {r0, r4, r5, r7, sl, fp, ip, sp, lr, pc}
    966c:	svcge	0x0051f43f
    9670:	bicle	r2, sp, r0, lsl #24
    9674:	ldrbtmi	r4, [r8], #-2086	; 0xfffff7da
    9678:	blmi	9c35ac <ftello64@plt+0x9c1358>
    967c:	bvs	ff6da870 <ftello64@plt+0xff6d861c>
    9680:			; <UNDEFINED> instruction: 0xf77f2b03
    9684:	stcmi	15, cr10, [r4, #-280]!	; 0xfffffee8
    9688:	movtmi	pc, #53824	; 0xd240	; <UNPREDICTABLE>
    968c:	tstcs	r0, r3, lsr #16
    9690:	ldrbtmi	r4, [sp], #-2595	; 0xfffff5dd
    9694:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    9698:	svclt	0x0000e74c
    969c:	andeq	r4, r0, lr, lsl r8
    96a0:	andeq	r4, r0, r6, lsl r8
    96a4:	andeq	r6, r1, r6, ror #21
    96a8:	andeq	r4, r0, r6, asr r8
    96ac:	andeq	r5, r0, ip, lsr #9
    96b0:	andeq	r3, r0, lr, ror pc
    96b4:	andeq	r4, r0, r4, asr #15
    96b8:	andeq	r6, r1, r0, lsr #21
    96bc:	andeq	r5, r0, sl, ror #8
    96c0:			; <UNDEFINED> instruction: 0x000047b4
    96c4:	andeq	r4, r0, sl, asr #15
    96c8:	andeq	r4, r0, r0, lsr #16
    96cc:	andeq	r6, r1, ip, asr sl
    96d0:	andeq	r4, r0, ip, lsl #16
    96d4:	andeq	r5, r0, r2, lsr #8
    96d8:	strdeq	r3, [r0], -r4
    96dc:	andeq	r4, r0, ip, ror #15
    96e0:	andeq	r6, r1, sl, lsr #20
    96e4:	andeq	r4, r0, r0, lsl r8
    96e8:	ldrdeq	r6, [r1], -r2
    96ec:	andeq	r4, r0, r2, lsr r8
    96f0:	andeq	r6, r1, sl, lsr #21
    96f4:	andeq	r4, r0, r2, asr #15
    96f8:	andeq	r4, r0, ip, asr #13
    96fc:			; <UNDEFINED> instruction: 0x000169be
    9700:	andeq	r4, r0, ip, lsr #15
    9704:	andeq	r5, r0, r2, lsl #7
    9708:	andeq	r3, r0, r4, asr lr
    970c:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    9710:	muleq	r0, r2, r6
    9714:	andeq	r6, r1, r4, lsl #19
    9718:			; <UNDEFINED> instruction: 0x000047be
    971c:	andeq	r5, r0, r8, asr #6
    9720:	andeq	r3, r0, sl, lsl lr
    9724:	svcmi	0x00f0e92d
    9728:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
    972c:	blmi	fe42c33c <ftello64@plt+0xfe42a0e8>
    9730:	ldrbtmi	r4, [fp], #-2704	; 0xfffff570
    9734:	sublt	pc, r0, #14614528	; 0xdf0000
    9738:	ldrbtmi	fp, [sl], #-135	; 0xffffff79
    973c:	movwls	r4, #5371	; 0x14fb
    9740:	vmla.f64	d4, d24, d14
    9744:	ldmpl	r3, {r4, r7, r9, fp, ip, sp, pc}^
    9748:	movwls	r6, #22555	; 0x581b
    974c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9750:	eorlt	pc, ip, #14614528	; 0xdf0000
    9754:	movwcs	r4, #1275	; 0x4fb
    9758:	movwcc	lr, #14797	; 0x39cd
    975c:	subsle	r2, lr, r0, lsl #26
    9760:	stmdblt	r4!, {r2, r3, r5, fp, ip, sp, lr}
    9764:			; <UNDEFINED> instruction: 0xf815e05b
    9768:	stccs	15, cr4, [r0], {1}
    976c:			; <UNDEFINED> instruction: 0x4621d057
    9770:			; <UNDEFINED> instruction: 0xf7f84658
    9774:	stmdacs	r0, {r2, r5, sl, fp, sp, lr, pc}
    9778:			; <UNDEFINED> instruction: 0xf10dd1f5
    977c:			; <UNDEFINED> instruction: 0xf10d0910
    9780:	strmi	r0, [r7], -ip, lsl #16
    9784:	strbmi	r2, [r9], -r1, lsl #4
    9788:			; <UNDEFINED> instruction: 0xf7fb4640
    978c:	stmdacs	r0, {r0, r2, r5, r7, fp, ip, sp, lr, pc}
    9790:	rschi	pc, r4, r0
    9794:	cdp	7, 0, cr9, cr8, cr0, {0}
    9798:	blls	37fe0 <ftello64@plt+0x35d8c>
    979c:	mrc	6, 0, r4, cr8, cr14, {1}
    97a0:	ssatmi	fp, #27, r0, lsl #21
    97a4:			; <UNDEFINED> instruction: 0xf1babb5b
    97a8:	cmple	sp, r0, lsl #30
    97ac:	rsbsle	r2, r2, r0, lsl #24
    97b0:	ands	r4, r7, pc, lsr #12
    97b4:	ldrbmi	r4, [r8], -r1, lsr #12
    97b8:	stc	7, cr15, [r0], {248}	; 0xf8
    97bc:	stmdacs	r0, {r0, r2, r9, sl, lr}
    97c0:	adcshi	pc, r2, r0, asr #32
    97c4:			; <UNDEFINED> instruction: 0x46491cb2
    97c8:			; <UNDEFINED> instruction: 0xf7fb4640
    97cc:	stmdacs	r0, {r0, r2, r7, fp, ip, sp, lr, pc}
    97d0:	blls	fd924 <ftello64@plt+0xfb6d0>
    97d4:	ldrpl	r1, [ip, #3185]	; 0xc71
    97d8:	svcmi	0x0001f817
    97dc:			; <UNDEFINED> instruction: 0xf0002c00
    97e0:			; <UNDEFINED> instruction: 0x460e80b1
    97e4:	suble	r2, r6, r2, lsr #24
    97e8:	suble	r2, r4, r7, lsr #24
    97ec:	mvnle	r2, ip, asr ip
    97f0:	movwls	r2, #769	; 0x301
    97f4:			; <UNDEFINED> instruction: 0x1c7d9b00
    97f8:	blcs	279f0 <ftello64@plt+0x2579c>
    97fc:	ldclne	0, cr13, [r2, #844]!	; 0x34c
    9800:	strbmi	r4, [r0], -r9, asr #12
    9804:			; <UNDEFINED> instruction: 0xf868f7fb
    9808:	eorsle	r2, r6, r0, lsl #16
    980c:	suble	r2, r2, r0, lsl #24
    9810:	movwcs	r9, #2563	; 0xa03
    9814:	movwls	r4, #1583	; 0x62f
    9818:			; <UNDEFINED> instruction: 0x36015594
    981c:	stmdals	r3, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    9820:			; <UNDEFINED> instruction: 0xf7f82400
    9824:	bmi	16041ac <ftello64@plt+0x1601f58>
    9828:	ldrbtmi	r4, [sl], #-2900	; 0xfffff4ac
    982c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9830:	subsmi	r9, sl, r5, lsl #22
    9834:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9838:	addshi	pc, r7, r0, asr #32
    983c:	andlt	r4, r7, r0, lsr #12
    9840:	blhi	c4b3c <ftello64@plt+0xc28e8>
    9844:	svchi	0x00f0e8bd
    9848:	ldrbmi	fp, [r4, #-812]	; 0xfffffcd4
    984c:	tstle	pc, pc, lsr #12
    9850:	ldcne	0, cr14, [r2], #516	; 0x204
    9854:	strbmi	r4, [r0], -r9, asr #12
    9858:			; <UNDEFINED> instruction: 0xf7fb4635
    985c:	msrlt	SPSR_, sp, lsr r8
    9860:	strcc	r9, [r1], -r3, lsl #22
    9864:			; <UNDEFINED> instruction: 0xf817555c
    9868:			; <UNDEFINED> instruction: 0xb1a44f01
    986c:	subsle	r4, r8, r2, lsr #11
    9870:	adcsle	r2, sp, ip, asr ip
    9874:	strtmi	lr, [r2], sp, ror #15
    9878:	stmdals	r3, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    987c:			; <UNDEFINED> instruction: 0xf7f82700
    9880:			; <UNDEFINED> instruction: 0x4638ea32
    9884:	streq	pc, [fp], #-111	; 0xffffff91
    9888:	b	b47870 <ftello64@plt+0xb4561c>
    988c:	ldrtmi	r2, [r8], -r0, lsl #14
    9890:	b	a47878 <ftello64@plt+0xa45624>
    9894:	cdp	7, 1, cr14, cr8, cr7, {6}
    9898:			; <UNDEFINED> instruction: 0x4625ba10
    989c:	bcs	300b0 <ftello64@plt+0x2de5c>
    98a0:	strhcs	sp, [r0, -sp]
    98a4:	mcrls	5, 0, r5, cr3, cr1, {4}
    98a8:	blcs	1ca797c <ftello64@plt+0x1ca5728>
    98ac:	ldmdavc	r3!, {r0, r1, r2, r3, r4, r8, ip, lr, pc}^
    98b0:	tstle	ip, r4, ror #22
    98b4:	blcs	ba7b88 <ftello64@plt+0xba5934>
    98b8:	blmi	cfdd24 <ftello64@plt+0xcfbad0>
    98bc:			; <UNDEFINED> instruction: 0xf8d3447b
    98c0:	blcs	15b28 <ftello64@plt+0x138d4>
    98c4:	svclt	0x0014db2a
    98c8:	andcs	r2, r0, r1
    98cc:	ldclne	3, cr11, [r4], #64	; 0x40
    98d0:			; <UNDEFINED> instruction: 0x46214630
    98d4:	ldc2	7, cr15, [r6, #996]!	; 0x3e4
    98d8:	strtmi	fp, [r0], -r8, asr #2
    98dc:	b	12c78c4 <ftello64@plt+0x12c5670>
    98e0:	stmdacs	r0, {r0, r1, r9, sl, lr}
    98e4:			; <UNDEFINED> instruction: 0x4630d03f
    98e8:			; <UNDEFINED> instruction: 0xf7f8461e
    98ec:	teqcs	sp, ip	; <illegal shifter operand>
    98f0:			; <UNDEFINED> instruction: 0xf7f84630
    98f4:	strmi	lr, [r1], -r4, ror #22
    98f8:	movwcs	fp, #272	; 0x110
    98fc:	blcc	87908 <ftello64@plt+0x856b4>
    9900:	ldrtmi	r2, [r0], -r0, lsl #4
    9904:	stc2l	7, cr15, [lr, #1020]!	; 0x3fc
    9908:	blle	7d3910 <ftello64@plt+0x7d16bc>
    990c:			; <UNDEFINED> instruction: 0xf7f84630
    9910:	ldr	lr, [sp, -sl, ror #19]
    9914:			; <UNDEFINED> instruction: 0xf7f84630
    9918:	ldr	lr, [ip, -r6, ror #19]
    991c:	blx	fec47922 <ftello64@plt+0xfec456ce>
    9920:			; <UNDEFINED> instruction: 0xf04fe7d4
    9924:	strb	r0, [r5, -r0, lsl #20]!
    9928:	blt	445190 <ftello64@plt+0x442f3c>
    992c:	and	r9, r3, r1, lsl #24
    9930:			; <UNDEFINED> instruction: 0xf7f84620
    9934:	cmnlt	r0, r4, asr #22
    9938:	svcne	0x0001f817
    993c:	mvnsle	r2, r0, lsl #18
    9940:	str	r4, [fp, sp, lsl #12]!
    9944:	blt	4451ac <ftello64@plt+0x442f58>
    9948:	str	r4, [r7, lr, lsl #12]!
    994c:			; <UNDEFINED> instruction: 0x46044637
    9950:			; <UNDEFINED> instruction: 0x463de79d
    9954:			; <UNDEFINED> instruction: 0xf8dde7a2
    9958:	strb	sl, [fp, -r0]
    995c:	stmdals	r3, {r0, r1, r2, r9, sl, lr}
    9960:	stmib	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9964:	ldrtmi	lr, [r7], -sp, lsl #15
    9968:			; <UNDEFINED> instruction: 0xf7f8e78b
    996c:	svclt	0x0000ea0a
    9970:			; <UNDEFINED> instruction: 0x00003db6
    9974:	andeq	r6, r1, lr, asr #12
    9978:	andeq	r3, r0, ip, lsr #27
    997c:	andeq	r0, r0, r0, asr #4
    9980:	muleq	r0, r4, sp
    9984:	andeq	r6, r1, lr, asr r5
    9988:	andeq	r6, r1, r4, asr #14
    998c:	vmla.i8	d20, d0, d6
    9990:	strlt	r2, [r8, #-519]	; 0xfffffdf9
    9994:	blmi	15ab80 <ftello64@plt+0x15892c>
    9998:	stmdami	r5, {r0, r1, r8, ip, sp}
    999c:	vqshl.s8	q2, <illegal reg q13.5>, <illegal reg q1.5>
    99a0:	ldrbtmi	r5, [r8], #-852	; 0xfffffcac
    99a4:			; <UNDEFINED> instruction: 0xf9dcf7fd
    99a8:	muleq	r0, r8, fp
    99ac:	andeq	r5, r0, r0, asr #32
    99b0:	andeq	r4, r0, r6, ror #9
    99b4:	mvnsmi	lr, #737280	; 0xb4000
    99b8:	strmi	fp, [r6], -r3, lsl #1
    99bc:			; <UNDEFINED> instruction: 0xf7fa460d
    99c0:	teqlt	r0, #2949120	; 0x2d0000	; <UNPREDICTABLE>
    99c4:	ldrbtmi	r4, [ip], #-3179	; 0xfffff395
    99c8:			; <UNDEFINED> instruction: 0x009cf8d4
    99cc:	blle	14539d4 <ftello64@plt+0x1451780>
    99d0:	blmi	1a761b8 <ftello64@plt+0x1a73f64>
    99d4:	bl	dabc8 <ftello64@plt+0xd8974>
    99d8:	ldmvs	pc, {r0, r2, r8, r9, ip}	; <UNPREDICTABLE>
    99dc:	bcs	e3ccc <ftello64@plt+0xe1a78>
    99e0:	ldmvs	r9!, {r1, r4, r6, r8, fp, ip, lr, pc}^
    99e4:	rsbsle	r2, r2, r0, lsl #18
    99e8:	stccs	8, cr6, [r0], {124}	; 0x7c
    99ec:	stmdavs	r3!, {r3, r4, r6, ip, lr, pc}
    99f0:	tstcs	r0, fp, ror r0
    99f4:			; <UNDEFINED> instruction: 0xf7f84620
    99f8:			; <UNDEFINED> instruction: 0xf894eb2c
    99fc:			; <UNDEFINED> instruction: 0xf0453027
    9a00:			; <UNDEFINED> instruction: 0xf0020240
    9a04:			; <UNDEFINED> instruction: 0xf0230243
    9a08:	tstmi	r3, #201326593	; 0xc000001
    9a0c:	eorcc	pc, r7, r4, lsl #17
    9a10:	bmi	16c1a60 <ftello64@plt+0x16bf80c>
    9a14:	andcs	r0, r1, fp, lsr #2
    9a18:	ldmpl	r1, {r1, r3, r4, r5, r6, sl, lr}^
    9a1c:	stmia	ip!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9a20:	stmdacs	r0, {r2, r9, sl, lr}
    9a24:			; <UNDEFINED> instruction: 0xf890d04b
    9a28:			; <UNDEFINED> instruction: 0xf0052027
    9a2c:			; <UNDEFINED> instruction: 0xf0220343
    9a30:	tstmi	r3, #805306372	; 0x30000004
    9a34:	eorcc	pc, r7, r0, lsl #17
    9a38:	ldclmi	13, cr2, [r1, #-4]
    9a3c:	eorvs	r4, r6, r0, lsr #12
    9a40:	svclt	0x0004447d
    9a44:	mvnscc	pc, #79	; 0x4f
    9a48:	movwcc	lr, #47556	; 0xb9c4
    9a4c:	ldc2	7, cr15, [r6], #1008	; 0x3f0
    9a50:	stmdacc	r4, {r0, r2, r4, r7, fp, ip, sp, lr, pc}^
    9a54:			; <UNDEFINED> instruction: 0x4620b11b
    9a58:	pop	{r0, r1, ip, sp, pc}
    9a5c:			; <UNDEFINED> instruction: 0xf60583f0
    9a60:			; <UNDEFINED> instruction: 0xf7fc0018
    9a64:	movwcs	pc, #6611	; 0x19d3	; <UNPREDICTABLE>
    9a68:			; <UNDEFINED> instruction: 0xf8854620
    9a6c:	andlt	r3, r3, r4, asr #16
    9a70:	mvnshi	lr, #12386304	; 0xbd0000
    9a74:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
    9a78:			; <UNDEFINED> instruction: 0xf864f7fa
    9a7c:	svclt	0x00183800
    9a80:			; <UNDEFINED> instruction: 0xf8c42001
    9a84:			; <UNDEFINED> instruction: 0xe7a3009c
    9a88:	andscs	r4, r9, #64512	; 0xfc00
    9a8c:	stmdami	r0, {r0, r1, r2, r3, r4, r5, r8, fp, lr}^
    9a90:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    9a94:			; <UNDEFINED> instruction: 0x63acf503
    9a98:	tstcc	r3, r8, ror r4
    9a9c:	ldc2l	7, cr15, [r2, #1000]!	; 0x3e8
    9aa0:			; <UNDEFINED> instruction: 0xb324683c
    9aa4:	movweq	lr, #6612	; 0x19d4
    9aa8:	andsle	r4, ip, #805306376	; 0x30000008
    9aac:	adcvs	r1, r2, sl, asr ip
    9ab0:	ldmdavs	ip!, {r1, r3, r4, r5, r7, fp, sp, lr}
    9ab4:	vqrdmulh.s<illegal width 8>	d15, d3, d2
    9ab8:	stmiane	r4!, {r2, r3, r8, r9, ip, sp}^
    9abc:	strcs	sp, [r0], #-260	; 0xfffffefc
    9ac0:	andlt	r4, r3, r0, lsr #12
    9ac4:	mvnshi	lr, #12386304	; 0xbd0000
    9ac8:	addsle	r2, r6, r0, lsl #20
    9acc:	blmi	c83918 <ftello64@plt+0xc816c4>
    9ad0:	ldmdbmi	r1!, {r1, r3, r4, r9, sp}
    9ad4:	ldrbtmi	r4, [fp], #-2097	; 0xfffff7cf
    9ad8:			; <UNDEFINED> instruction: 0xf5034479
    9adc:	ldrbtmi	r6, [r8], #-940	; 0xfffffc54
    9ae0:			; <UNDEFINED> instruction: 0xf7fa3103
    9ae4:	subeq	pc, r0, pc, asr #27
    9ae8:	svclt	0x00384281
    9aec:	ldmdami	pc, {r0, r9, sl, lr}	; <UNPREDICTABLE>
    9af0:			; <UNDEFINED> instruction: 0xf802fb01
    9af4:	andls	r4, r1, #120, 8	; 0x78000000
    9af8:	bl	1647ae0 <ftello64@plt+0x164588c>
    9afc:	bls	5c774 <ftello64@plt+0x5a520>
    9b00:	stmdbeq	r0, {r0, r1, r8, r9, fp, sp, lr, pc}
    9b04:	ldrdcc	pc, [r4], -r9
    9b08:			; <UNDEFINED> instruction: 0xf108b1d3
    9b0c:	subsmi	r0, r8, #720896	; 0xb0000
    9b10:			; <UNDEFINED> instruction: 0x46114498
    9b14:	stmdaeq	r0, {r3, r9, fp, sp, lr, pc}
    9b18:	andeq	pc, ip, r8, lsr #3
    9b1c:			; <UNDEFINED> instruction: 0xfff0f002
    9b20:	strbmi	r4, [r0], -r3, lsl #12
    9b24:			; <UNDEFINED> instruction: 0xf7f84698
    9b28:	stmdacs	r0, {r3, r5, r6, r7, r8, fp, sp, lr, pc}
    9b2c:	movwcs	sp, #199	; 0xc7
    9b30:	addvs	r6, r3, r4
    9b34:			; <UNDEFINED> instruction: 0xf8c04604
    9b38:	eorsvs	r8, r8, r4
    9b3c:	ldr	r6, [r5, r3, lsl #17]!
    9b40:			; <UNDEFINED> instruction: 0xf7f8201e
    9b44:	bls	8402c <ftello64@plt+0x81dd8>
    9b48:	svclt	0x00c81e03
    9b4c:	andcc	pc, r4, r9, asr #17
    9b50:	blmi	500ec4 <ftello64@plt+0x4fec70>
    9b54:	ldmdbmi	r3, {r0, r2, r3, r9, sp}
    9b58:	ldrbtmi	r4, [fp], #-2067	; 0xfffff7ed
    9b5c:	vqshl.s8	q2, <illegal reg q12.5>, <illegal reg q1.5>
    9b60:	ldrbtmi	r5, [r8], #-884	; 0xfffffc8c
    9b64:			; <UNDEFINED> instruction: 0xf7fa3103
    9b68:	svclt	0x0000fd8d
    9b6c:	andeq	r6, r1, r0, asr #9
    9b70:	andeq	r0, r0, ip, lsl r0
    9b74:	andeq	r6, r1, sl, lsr r6
    9b78:	andeq	r6, r1, r8, lsl r0
    9b7c:	ldrdeq	r5, [r1], -r4
    9b80:	andeq	r6, r1, ip, lsl #13
    9b84:	andeq	r4, r0, sl, lsr #8
    9b88:	andeq	r4, r0, ip, asr #30
    9b8c:	andeq	r4, r0, lr, lsl r4
    9b90:	andeq	r4, r0, r0, lsr r4
    9b94:	andeq	r4, r0, r6, lsl #30
    9b98:	ldrdeq	r4, [r0], -r8
    9b9c:	andeq	r4, r0, sl, lsl #8
    9ba0:	andeq	r4, r0, r2, lsl #29
    9ba4:	andeq	r4, r0, r0, lsr #7
    9ba8:	strdeq	r3, [r0], -sl
    9bac:	blmi	17dc52c <ftello64@plt+0x17da2d8>
    9bb0:	push	{r1, r3, r4, r5, r6, sl, lr}
    9bb4:	strdlt	r4, [sp], r0
    9bb8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    9bbc:			; <UNDEFINED> instruction: 0xf04f930b
    9bc0:	stmdacs	r0, {r8, r9}
    9bc4:	addshi	pc, r3, r0
    9bc8:	strmi	r6, [pc], -r3, lsl #30
    9bcc:	strmi	r6, [r4], -sl, lsl #16
    9bd0:	ldcpl	8, cr1, [sl], {158}	; 0x9e
    9bd4:	andle	r2, lr, r0, lsr #20
    9bd8:	bmi	1551be0 <ftello64@plt+0x154f98c>
    9bdc:	ldrbtmi	r4, [sl], #-2899	; 0xfffff4ad
    9be0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9be4:	subsmi	r9, sl, fp, lsl #22
    9be8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9bec:	addshi	pc, r9, r0, asr #32
    9bf0:	pop	{r0, r2, r3, ip, sp, pc}
    9bf4:	blvs	166abbc <ftello64@plt+0x1668968>
    9bf8:	blvs	617404 <ftello64@plt+0x6151b0>
    9bfc:	svcvs	0x00652900
    9c00:	stmdacs	r0!, {r3, r8, r9, sl, fp, ip, sp, pc}
    9c04:	stccs	3, cr13, [r0, #-188]	; 0xffffff44
    9c08:	ldrtmi	sp, [r1], -r2, rrx
    9c0c:			; <UNDEFINED> instruction: 0xf7fb4628
    9c10:	shadd16mi	pc, r2, r7	; <UNPREDICTABLE>
    9c14:	strtmi	r4, [r8], -r1, lsl #12
    9c18:	blx	fc7c12 <ftello64@plt+0xfc59be>
    9c1c:	eorle	r1, r1, r3, asr #24
    9c20:	mlacc	r7, r5, r8, pc	; <UNPREDICTABLE>
    9c24:	ldrbeq	r4, [r9, -r3, asr #20]
    9c28:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
    9c2c:	svclt	0x0058447a
    9c30:	bl	97048 <ftello64@plt+0x94df4>
    9c34:	svclt	0x00481203
    9c38:	blcs	63df4 <ftello64@plt+0x61ba0>
    9c3c:	blx	a3d8e <ftello64@plt+0xa1b3a>
    9c40:	stmdale	lr, {ip, lr}^
    9c44:	cmnlt	fp, r3, asr #16
    9c48:	bcs	2cb38 <ftello64@plt+0x2a8e4>
    9c4c:			; <UNDEFINED> instruction: 0xf8d7d15b
    9c50:	ldmdbvs	r9, {r2, r4, ip, pc}^
    9c54:			; <UNDEFINED> instruction: 0x8010f8d7
    9c58:	strmi	r6, [r9, #2328]	; 0x918
    9c5c:	strmi	fp, [r0, #3848]	; 0xf08
    9c60:	ldrhle	sp, [r5], #-58	; 0xffffffc6
    9c64:	orrslt	r6, sp, #404	; 0x194
    9c68:			; <UNDEFINED> instruction: 0x46284631
    9c6c:	mcr2	7, 7, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    9c70:			; <UNDEFINED> instruction: 0x46014632
    9c74:	strtmi	r9, [r8], -r1
    9c78:	blx	3c7c72 <ftello64@plt+0x3c5a1e>
    9c7c:	mcrrne	9, 0, r9, r3, cr1	; <UNPREDICTABLE>
    9c80:			; <UNDEFINED> instruction: 0xf895d01d
    9c84:	ldrbeq	r3, [sl, -r7, lsr #32]
    9c88:			; <UNDEFINED> instruction: 0xf0034a2b
    9c8c:	svclt	0x00580303
    9c90:	ldrbtmi	r1, [sl], #-3369	; 0xfffff2d7
    9c94:	stmdavs	r9!, {r3, r6, r8, r9, sl, fp, ip, sp, pc}^
    9c98:	movwne	lr, #15106	; 0x3b02
    9c9c:	blx	e3e12 <ftello64@plt+0xe1bbe>
    9ca0:	stmdane	fp, {ip, sp, lr, pc}
    9ca4:	subsvs	r5, pc, lr
    9ca8:	mlacc	r7, r5, r8, pc	; <UNPREDICTABLE>
    9cac:	orreq	pc, r0, #67	; 0x43
    9cb0:	eorcc	pc, r7, r5, lsl #17
    9cb4:	andcs	r2, r0, r1, lsl #6
    9cb8:	addcc	pc, r0, r4, lsl #17
    9cbc:	bge	103af8 <ftello64@plt+0x1018a4>
    9cc0:	stmib	sp, {r3, r5, r9, sl, lr}^
    9cc4:			; <UNDEFINED> instruction: 0xf7fd6703
    9cc8:	stmdacs	r0, {r0, r1, r2, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    9ccc:	ldrb	sp, [r1, r5, lsl #23]!
    9cd0:	tstcs	r1, sl, lsl r8
    9cd4:			; <UNDEFINED> instruction: 0xf7ff4478
    9cd8:	strmi	pc, [r5], -sp, ror #28
    9cdc:			; <UNDEFINED> instruction: 0x6760b1f0
    9ce0:	blcs	c3bf0 <ftello64@plt+0xc199c>
    9ce4:	stmdavs	r3, {r3, r8, r9, sl, fp, ip, sp, pc}
    9ce8:			; <UNDEFINED> instruction: 0xf7ffd0ad
    9cec:	blmi	549630 <ftello64@plt+0x5473dc>
    9cf0:	ldmdbmi	r4, {r1, r7, r9, sp}
    9cf4:	ldrbtmi	r4, [fp], #-2068	; 0xfffff7ec
    9cf8:			; <UNDEFINED> instruction: 0xf5034479
    9cfc:	ldrbtmi	r6, [r8], #-944	; 0xfffffc50
    9d00:			; <UNDEFINED> instruction: 0xf7fa3103
    9d04:	blhi	fe689008 <ftello64@plt+0xfe686db4>
    9d08:			; <UNDEFINED> instruction: 0xf4ff428a
    9d0c:			; <UNDEFINED> instruction: 0xd1a9af65
    9d10:	ldmibvs	sl!, {r0, r1, r3, r4, r7, r8, fp, sp, lr}
    9d14:			; <UNDEFINED> instruction: 0xf4ff429a
    9d18:	sbfx	sl, pc, #30, #4
    9d1c:	andeq	pc, fp, pc, rrx
    9d20:			; <UNDEFINED> instruction: 0xf7f8e75b
    9d24:	svclt	0x0000e82e
    9d28:	ldrdeq	r6, [r1], -r8
    9d2c:	andeq	r0, r0, r0, asr #4
    9d30:	andeq	r6, r1, sl, lsr #3
    9d34:	andeq	r5, r1, r0, asr #27
    9d38:	andeq	r5, r1, sl, asr sp
    9d3c:	muleq	r1, r4, pc	; <UNPREDICTABLE>
    9d40:	andeq	r4, r0, r6, ror #25
    9d44:	andeq	r3, r0, ip, lsr r9
    9d48:	ldrdeq	r3, [r0], -sl
    9d4c:	ldrbmi	lr, [r0, sp, lsr #18]!
    9d50:			; <UNDEFINED> instruction: 0xf8d1460d
    9d54:	addlt	r8, r4, r0
    9d58:	strmi	r6, [r6], -r1, lsl #30
    9d5c:	ldrmi	r4, [ip], -r2, asr #8
    9d60:	stmdaeq	r2, {r0, r8, r9, fp, sp, lr, pc}
    9d64:	ldrsbtls	pc, [r0], -sp	; <UNPREDICTABLE>
    9d68:			; <UNDEFINED> instruction: 0xf7f84640
    9d6c:			; <UNDEFINED> instruction: 0xf8d4e91c
    9d70:	bl	3bd88 <ftello64@plt+0x39b34>
    9d74:	strmi	r0, [r7], -ip, lsl #6
    9d78:	svcvs	0x0000f5b3
    9d7c:	bl	13e5b0 <ftello64@plt+0x13c35c>
    9d80:	strbmi	r0, [r1], -ip
    9d84:			; <UNDEFINED> instruction: 0xf7f7463a
    9d88:			; <UNDEFINED> instruction: 0xf8d4efcc
    9d8c:	bl	1cbda4 <ftello64@plt+0x1c9b50>
    9d90:			; <UNDEFINED> instruction: 0xf8c40c00
    9d94:	bvc	afbdac <ftello64@plt+0xaf9b58>
    9d98:			; <UNDEFINED> instruction: 0xf04fb37b
    9d9c:	svcvs	0x00310800
    9da0:	andeq	pc, r1, ip, lsl #2
    9da4:	svcvs	0x0000f5b0
    9da8:			; <UNDEFINED> instruction: 0xf8d16a8a
    9dac:	blx	fe8c1e36 <ftello64@plt+0xfe8bfbe2>
    9db0:	ldrbtmi	r2, [r2], #-776	; 0xfffffcf8
    9db4:	movweq	lr, #11013	; 0x2b05
    9db8:	stcpl	15, cr11, [sl], #248	; 0xf8
    9dbc:	stmdaeq	r4, {r2, r6, r7, fp, ip, sp, lr, pc}
    9dc0:	andcs	pc, ip, r4, lsl #16
    9dc4:	andeq	pc, r0, #79	; 0x4f
    9dc8:			; <UNDEFINED> instruction: 0x46236898
    9dcc:	svcvs	0x0031bf38
    9dd0:	andls	pc, r0, sp, asr #17
    9dd4:	ldrtmi	r4, [r0], -r1, lsl #8
    9dd8:			; <UNDEFINED> instruction: 0xffb8f7ff
    9ddc:	blle	1253de4 <ftello64@plt+0x1251b90>
    9de0:	stmdaeq	r4, {r2, r4, r6, r7, fp, ip, sp, lr, pc}
    9de4:	subsle	r2, r4, r0, lsl #16
    9de8:	ldfccp	f7, [pc]	; 9df0 <ftello64@plt+0x7b9c>
    9dec:	stmdagt	r4, {r2, r6, r7, fp, ip, sp, lr, pc}
    9df0:			; <UNDEFINED> instruction: 0xf1187a2b
    9df4:	strbmi	r0, [r3, #-2049]	; 0xfffff7ff
    9df8:	stmdbvs	sl!, {r0, r4, r6, r7, fp, ip, lr, pc}
    9dfc:	tstmi	r3, #1753088	; 0x1ac000
    9e00:			; <UNDEFINED> instruction: 0xf10cd03d
    9e04:	strbmi	r0, [r9], -r1, lsl #6
    9e08:	svcvs	0x0000f5b3
    9e0c:	andeq	pc, r0, #79	; 0x4f
    9e10:	movwcs	fp, #3899	; 0xf3b
    9e14:	andcs	r4, r0, r0, lsr #12
    9e18:	andcc	pc, ip, r4, lsl #16
    9e1c:	stmda	r8, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9e20:	stmdbvs	sl!, {r3, r4, r6, r8, r9, fp, ip, sp, pc}
    9e24:	tstmi	r3, #1753088	; 0x1ac000
    9e28:			; <UNDEFINED> instruction: 0xf04fd027
    9e2c:	strmi	r0, [r2], r0, lsl #16
    9e30:	stmdbvs	fp!, {r1, r3, sp, lr, pc}^
    9e34:	beq	86264 <ftello64@plt+0x84010>
    9e38:			; <UNDEFINED> instruction: 0xf04f692a
    9e3c:	ldrmi	r0, [r9, #2304]	; 0x900
    9e40:	svclt	0x000846d0
    9e44:	andsle	r4, r8, #612368384	; 0x24800000
    9e48:	movwcs	r6, #3888	; 0xf30
    9e4c:	stmib	sp, {r1, r3, r5, r9, fp, ip, sp, lr}^
    9e50:			; <UNDEFINED> instruction: 0xf8d02302
    9e54:	bvs	fe0f9f1c <ftello64@plt+0xfe0f7cc8>
    9e58:	blx	feb3066a <ftello64@plt+0xfeb2e416>
    9e5c:	bvs	6c284 <ftello64@plt+0x6a030>
    9e60:	movwcs	pc, #11171	; 0x2ba3	; <UNPREDICTABLE>
    9e64:	ldrtmi	r4, [r0], -r8, lsl #9
    9e68:	stmiane	r9!, {r1, r6, sl, lr}
    9e6c:	mrc2	7, 4, pc, cr14, cr15, {7}
    9e70:	ble	ff793e78 <ftello64@plt+0xff791c24>
    9e74:	pop	{r2, ip, sp, pc}
    9e78:			; <UNDEFINED> instruction: 0xf8d487f0
    9e7c:	strbmi	ip, [r7, #-2052]!	; 0xfffff7fc
    9e80:	bl	feb3fea4 <ftello64@plt+0xfeb3dc50>
    9e84:	andcs	r0, r0, r7, lsl #14
    9e88:	stmdavc	r4, {r2, r6, r7, fp, ip, sp, lr, pc}
    9e8c:	pop	{r2, ip, sp, pc}
    9e90:			; <UNDEFINED> instruction: 0xf7fc87f0
    9e94:	svclt	0x0000fe1b
    9e98:	mvnsmi	lr, #737280	; 0xb4000
    9e9c:	stmdacs	r0, {r0, r2, r3, r9, sl, lr}
    9ea0:			; <UNDEFINED> instruction: 0xf890d069
    9ea4:	strmi	r3, [r4], -r7, lsr #32
    9ea8:			; <UNDEFINED> instruction: 0xf003680e
    9eac:	stmdbcs	r1, {r0, r1, r8}
    9eb0:	ldclne	0, cr13, [r2], #-408	; 0xfffffe68
    9eb4:	ldcne	0, cr13, [r7], #380	; 0x17c
    9eb8:	rschi	pc, fp, r0
    9ebc:			; <UNDEFINED> instruction: 0xf0002e00
    9ec0:			; <UNDEFINED> instruction: 0xf0138136
    9ec4:	stmibmi	r0!, {r2, r9}
    9ec8:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
    9ecc:			; <UNDEFINED> instruction: 0xf100bf08
    9ed0:	ldrbtmi	r0, [r9], #-3588	; 0xfffff1fc
    9ed4:			; <UNDEFINED> instruction: 0xf8d0bf18
    9ed8:	tsteq	fp, r4
    9edc:	ldrdgt	pc, [r4], -r5
    9ee0:	stmdavs	r7, {r3, r6, r7, fp, ip}^
    9ee4:			; <UNDEFINED> instruction: 0xf006fb07
    9ee8:	andeq	pc, r0, lr, asr r8	; <UNPREDICTABLE>
    9eec:	svclt	0x00044560
    9ef0:			; <UNDEFINED> instruction: 0x36014630
    9ef4:	addhi	pc, lr, r0
    9ef8:	eorvs	r1, r8, r0, ror lr
    9efc:	mlacc	r7, r4, r8, pc	; <UNPREDICTABLE>
    9f00:	svceq	0x0004f013
    9f04:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
    9f08:	adcshi	pc, r5, r0
    9f0c:	movwne	lr, #15105	; 0x3b01
    9f10:	ldmdavs	pc, {r1, r5, r6, fp, sp, lr}^	; <UNPREDICTABLE>
    9f14:	vqrdmulh.s<illegal width 8>	d15, d7, d0
    9f18:	strbmi	r5, [r3, #-2259]!	; 0xfffff72d
    9f1c:	rscshi	pc, r7, r0, asr #32
    9f20:	adcsmi	r6, r1, #3686400	; 0x384000
    9f24:	vqrdmulh.s<illegal width 8>	d15, d1, d7
    9f28:	adchi	pc, r0, r0, asr #4
    9f2c:	ldrmi	r4, [r3], #-1054	; 0xfffffbe2
    9f30:	ldrtmi	r4, [r2], #-1049	; 0xfffffbe7
    9f34:	addsmi	lr, r1, #2
    9f38:	addshi	pc, r8, r0
    9f3c:			; <UNDEFINED> instruction: 0xf8121ad7
    9f40:	vmovcs.f64	d22, #241	; 0xbf880000 -1.0625000
    9f44:	ldclne	0, cr13, [r9], #-988	; 0xfffffc24
    9f48:			; <UNDEFINED> instruction: 0xf000602f
    9f4c:			; <UNDEFINED> instruction: 0xf894808f
    9f50:	ldrbeq	r3, [sl, -r7, lsr #32]
    9f54:			; <UNDEFINED> instruction: 0xf0034a7d
    9f58:	svclt	0x00580303
    9f5c:	ldrbtmi	r3, [sl], #-1028	; 0xfffffbfc
    9f60:	stmdavs	r4!, {r3, r6, r8, r9, sl, fp, ip, sp, pc}^
    9f64:	movwne	lr, #15106	; 0x3b02
    9f68:	blx	e40de <ftello64@plt+0xe1e8a>
    9f6c:	stmibpl	r3!, {r0, r1, r2, r8, r9, sl, ip, sp, lr, pc}^
    9f70:	pop	{r0, r1, r3, r5, r6, sp, lr}
    9f74:			; <UNDEFINED> instruction: 0xf04f83f8
    9f78:	strdvs	r3, [r8], -pc	; <UNPREDICTABLE>
    9f7c:	mvnshi	lr, #12386304	; 0xbd0000
    9f80:	rscsle	r1, r8, r7, ror ip
    9f84:	strhle	r1, [r9], #-192	; 0xffffff40
    9f88:			; <UNDEFINED> instruction: 0xf0034a71
    9f8c:	ldrbeq	r0, [fp, -r3, lsl #2]
    9f90:	ldrdhi	pc, [r4], -r5
    9f94:	bl	9b184 <ftello64@plt+0x98f30>
    9f98:	ldmdavs	r7, {r0, r9, ip}^
    9f9c:			; <UNDEFINED> instruction: 0xf106fb07
    9fa0:	adchi	pc, r8, r0, asr #2
    9fa4:	ldrdls	pc, [r4], -r4
    9fa8:	movweq	lr, #6921	; 0x1b09
    9fac:	andcs	pc, r1, r9, asr r8	; <UNPREDICTABLE>
    9fb0:	svclt	0x00184590
    9fb4:			; <UNDEFINED> instruction: 0xf00069e1
    9fb8:	cdpne	0, 7, cr8, cr0, cr8, {5}
    9fbc:			; <UNDEFINED> instruction: 0xf0024408
    9fc0:	blx	209afe <ftello64@plt+0x2078aa>
    9fc4:	strmi	pc, [r8], -r1, lsl #14
    9fc8:	movweq	lr, #31497	; 0x7b09
    9fcc:	andcs	pc, r7, r9, asr r8	; <UNPREDICTABLE>
    9fd0:	eorsle	r4, r4, r2, asr #10
    9fd4:	vpadd.i8	q10, q0, <illegal reg q7.5>
    9fd8:	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r9, sp}^	; <UNPREDICTABLE>
    9fdc:	ldrbtmi	r4, [fp], #-2143	; 0xfffff7a1
    9fe0:	vqshl.s8	q2, <illegal reg q12.5>, <illegal reg q1.5>
    9fe4:	ldrbtmi	r5, [r8], #-916	; 0xfffffc6c
    9fe8:			; <UNDEFINED> instruction: 0xf7fa3103
    9fec:			; <UNDEFINED> instruction: 0xf04ffb4b
    9ff0:	strdvs	r3, [lr], -pc	; <UNPREDICTABLE>
    9ff4:	stmdavs	r8!, {r1, r2, r5, r9, sp, lr}
    9ff8:	adcsle	r1, ip, r6, asr #24
    9ffc:	mlacs	r7, r4, r8, pc	; <UNPREDICTABLE>
    a000:	ldmdbmi	r7, {r1, r2, r6, sl, fp, ip}^
    a004:	movweq	pc, #12290	; 0x3002	; <UNPREDICTABLE>
    a008:	andeq	pc, r4, #2
    a00c:	tsteq	fp, r9, ror r4
    a010:	stmdavs	pc, {r0, r3, r4, sl, lr}^	; <UNPREDICTABLE>
    a014:	eorsle	r2, r6, r0, lsl #20
    a018:	str	r6, [r1, r2, ror #16]
    a01c:	mcrrne	10, 14, r6, r1, cr0
    a020:	ldrbeq	sp, [sl, -r9, lsr #1]
    a024:			; <UNDEFINED> instruction: 0xf0034a4f
    a028:	svclt	0x00580303
    a02c:	ldrbtmi	r1, [sl], #-3361	; 0xfffff2df
    a030:	stmdavs	r1!, {r3, r6, r8, r9, sl, fp, ip, sp, pc}^
    a034:	movwne	lr, #15106	; 0x3b02
    a038:	blx	e41ae <ftello64@plt+0xe1f5a>
    a03c:	ldmvs	sl, {r8, r9, ip}
    a040:	eorvs	r1, sl, r6, asr ip
    a044:			; <UNDEFINED> instruction: 0xf894d09a
    a048:	ldrbeq	r3, [r9, -r7, lsr #32]
    a04c:	tsteq	r3, r3	; <UNPREDICTABLE>
    a050:	svclt	0x00544b45
    a054:	stmdavs	r4!, {r2, sl, ip, sp}^
    a058:	bl	db24c <ftello64@plt+0xd8ff8>
    a05c:	ldmdavs	fp, {r0, r8, r9, ip}^
    a060:	vqdmulh.s<illegal width 8>	d15, d2, d3
    a064:	rsbvs	r5, fp, r3, lsr #17
    a068:	mvnshi	lr, #12386304	; 0xbd0000
    a06c:	mvnscc	pc, #79	; 0x4f
    a070:	pop	{r0, r1, r3, r5, sp, lr}
    a074:			; <UNDEFINED> instruction: 0x011b83f8
    a078:	stmdavs	pc, {r0, r3, r4, sl, lr}^	; <UNPREDICTABLE>
    a07c:	andmi	pc, r0, #7168	; 0x1c00
    a080:	ldrmi	r6, [r4, #2130]	; 0x852
    a084:	ldmdbmi	r9!, {r0, r1, r6, r8, ip, lr, pc}
    a088:	ldrbtmi	r1, [r9], #-3362	; 0xfffff2de
    a08c:	ldmvs	r9, {r0, r1, r3, sl, lr}^
    a090:	cdpmi	7, 3, cr14, cr7, cr7, {2}
    a094:	andeq	pc, r3, #3
    a098:	andeq	pc, r4, r3, lsl r0	; <UNPREDICTABLE>
    a09c:	bl	19b29c <ftello64@plt+0x199048>
    a0a0:	ldmdavs	r2!, {r1, r9, sl, ip}^
    a0a4:	ldmib	r4, {r2, r4, ip, lr, pc}^
    a0a8:	stmdavs	r1!, {r0, r1, r2, r8, r9}^
    a0ac:	blx	9aac2 <ftello64@plt+0x9886e>
    a0b0:	addsle	pc, ip, #0, 4
    a0b4:	strmi	r4, [r8], #-1043	; 0xfffffbed
    a0b8:	strmi	r4, [fp], #-1040	; 0xfffffbf0
    a0bc:	and	r4, r1, sl, lsl #8
    a0c0:	umullsle	r4, r4, r8, r2	; <UNPREDICTABLE>
    a0c4:			; <UNDEFINED> instruction: 0xf8131a9e
    a0c8:	ldmibcs	pc!, {r0, r8, r9, fp, ip}^	; <UNPREDICTABLE>
    a0cc:			; <UNDEFINED> instruction: 0xe790d0f8
    a0d0:	blx	a44b2 <ftello64@plt+0xa225e>
    a0d4:	cdpcs	2, 0, cr15, cr0, cr6, {0}
    a0d8:	svcge	0x004df43f
    a0dc:	stmiane	r3!, {r2, r9, ip, sp}
    a0e0:	andcc	lr, r1, r2
    a0e4:	andsle	r4, pc, r6, lsl #5
    a0e8:	blcs	8813c <ftello64@plt+0x85ee8>
    a0ec:	ldrshtle	r2, [r8], #175	; 0xaf
    a0f0:	str	r6, [r1, r8, lsr #32]
    a0f4:	stmdbeq	r4, {r2, r8, ip, sp, lr, pc}
    a0f8:	movweq	lr, #6921	; 0x1b09
    a0fc:	andne	pc, r1, r9, asr r8	; <UNPREDICTABLE>
    a100:	svclt	0x00184588
    a104:			; <UNDEFINED> instruction: 0xf47f68d1
    a108:	shsaxmi	sl, r0, r8
    a10c:	blmi	683f70 <ftello64@plt+0x681d1c>
    a110:	addscs	pc, r7, #64, 4
    a114:	ldmdami	r9, {r3, r4, r8, fp, lr}
    a118:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    a11c:			; <UNDEFINED> instruction: 0x63b7f503
    a120:	tstcc	r3, r8, ror r4
    a124:	blx	febc8114 <ftello64@plt+0xfebc5ec0>
    a128:	rscscc	pc, pc, pc, asr #32
    a12c:	blmi	5440b4 <ftello64@plt+0x541e60>
    a130:	addcs	pc, fp, #64, 4
    a134:	ldmdami	r4, {r0, r1, r4, r8, fp, lr}
    a138:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    a13c:			; <UNDEFINED> instruction: 0x63b7f503
    a140:	tstcc	r3, r8, ror r4
    a144:	blx	fe7c8134 <ftello64@plt+0xfe7c5ee0>
    a148:	andeq	r5, r1, sl, lsl fp
    a14c:	andeq	r5, r1, lr, lsl #21
    a150:	andeq	r5, r1, r8, asr sl
    a154:	strdeq	r4, [r0], -lr
    a158:	andeq	r3, r0, ip, asr #10
    a15c:	andeq	r3, r0, r2, lsr pc
    a160:	andeq	r5, r1, r0, ror #19
    a164:			; <UNDEFINED> instruction: 0x000159be
    a168:	muleq	r1, r4, r9
    a16c:	andeq	r5, r1, r2, ror #18
    a170:	andeq	r5, r1, r0, asr r9
    a174:	andeq	r4, r0, r4, asr #17
    a178:	andeq	r3, r0, r2, lsl r4
    a17c:	andeq	r3, r0, r0, lsr #28
    a180:	andeq	r4, r0, r4, lsr #17
    a184:	strdeq	r3, [r0], -r2
    a188:	strdeq	r3, [r0], -r4
    a18c:	svcmi	0x00f0e92d
    a190:	strcs	pc, [r4], #-2271	; 0xfffff721
    a194:	blhi	c5650 <ftello64@plt+0xc33fc>
    a198:	strcc	pc, [r0], #-2271	; 0xfffff721
    a19c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a1a0:	ldmdavs	fp, {r0, r1, r2, r3, r7, ip, sp, pc}
    a1a4:			; <UNDEFINED> instruction: 0xf04f930d
    a1a8:	stmdacs	r0, {r8, r9}
    a1ac:	stmdavs	r3, {r0, r3, r4, r5, r6, ip, lr, pc}
    a1b0:	ldmib	r3, {r0, r1, r7, r9, sl, lr}^
    a1b4:	movwls	sl, #770	; 0x302
    a1b8:	svceq	0x0000f1ba
    a1bc:	ldrbmi	sp, [r1], -r4, asr #32
    a1c0:			; <UNDEFINED> instruction: 0xf0002b00
    a1c4:	blmi	ffdaa960 <ftello64@plt+0xffda870c>
    a1c8:	eorge	pc, r0, sp, asr #17
    a1cc:	movwls	r4, #13435	; 0x347b
    a1d0:	ldrbtmi	r4, [fp], #-3060	; 0xfffff40c
    a1d4:	blmi	ffd2ee00 <ftello64@plt+0xffd2cbac>
    a1d8:	movwls	r4, #17531	; 0x447b
    a1dc:	ldrbtmi	r4, [fp], #-3059	; 0xfffff40d
    a1e0:			; <UNDEFINED> instruction: 0xf89b9305
    a1e4:			; <UNDEFINED> instruction: 0xf0133027
    a1e8:	cmnle	sl, r4, lsl #4
    a1ec:	svceq	0x0038f013
    a1f0:			; <UNDEFINED> instruction: 0xf06fd03e
    a1f4:	andls	r0, ip, #67108864	; 0x4000000
    a1f8:	stmdbge	fp, {r0, r1, r3, r8, r9, ip, pc}
    a1fc:			; <UNDEFINED> instruction: 0xf7ff4658
    a200:			; <UNDEFINED> instruction: 0xf1b0fe4b
    a204:			; <UNDEFINED> instruction: 0x46823fff
    a208:			; <UNDEFINED> instruction: 0x81b6f000
    a20c:	mlapl	r7, fp, r8, pc	; <UNPREDICTABLE>
    a210:			; <UNDEFINED> instruction: 0xf0059b03
    a214:			; <UNDEFINED> instruction: 0xf0150203
    a218:	b	13cc230 <ftello64@plt+0x13c9fdc>
    a21c:	bl	ce22c <ftello64@plt+0xcbfd8>
    a220:	stmdavs	fp, {r8}^
    a224:			; <UNDEFINED> instruction: 0xf10afb03
    a228:			; <UNDEFINED> instruction: 0xf0009302
    a22c:			; <UNDEFINED> instruction: 0xf8db8084
    a230:	bcs	66248 <ftello64@plt+0x63ff4>
    a234:	movweq	lr, #6919	; 0x1b07
    a238:	ldmdapl	fp!, {r1, r2, r8, r9, ip, pc}^
    a23c:	stmdale	sl, {r0, r8, r9, ip, pc}^
    a240:	ldmdavs	fp, {r1, r2, r8, r9, fp, ip, pc}^
    a244:	sub	r9, fp, r7, lsl #6
    a248:			; <UNDEFINED> instruction: 0xf0402b00
    a24c:	stmdbcs	r0, {r0, r1, r2, r3, r4, r7, r8, pc}
    a250:	orrshi	pc, lr, r0, asr #32
    a254:	mlacc	r7, r0, r8, pc	; <UNPREDICTABLE>
    a258:	strle	r0, [r9, #-1882]	; 0xfffff8a6
    a25c:	ldrdeq	pc, [r4], -fp
    a260:	stcl	7, cr15, [r0, #-988]	; 0xfffffc24
    a264:	mlacc	r7, fp, r8, pc	; <UNPREDICTABLE>
    a268:	orreq	pc, r2, #-1140850687	; 0xbc000001
    a26c:	eorcc	pc, r7, fp, lsl #17
    a270:	mlacc	r7, fp, r8, pc	; <UNPREDICTABLE>
    a274:	vmin.u32	q10, <illegal reg q7.5>, q4
    a278:			; <UNDEFINED> instruction: 0xf88b03c5
    a27c:			; <UNDEFINED> instruction: 0xf7fc3027
    a280:			; <UNDEFINED> instruction: 0xf89bf89d
    a284:			; <UNDEFINED> instruction: 0xf0033027
    a288:	blcs	4ae9c <ftello64@plt+0x48c48>
    a28c:			; <UNDEFINED> instruction: 0xf04fbf04
    a290:	stmib	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    a294:			; <UNDEFINED> instruction: 0xf89b330b
    a298:			; <UNDEFINED> instruction: 0xf0433027
    a29c:			; <UNDEFINED> instruction: 0xf88b0380
    a2a0:	bmi	ff0d6344 <ftello64@plt+0xff0d40f0>
    a2a4:	ldrbtmi	r4, [sl], #-3005	; 0xfffff443
    a2a8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a2ac:	subsmi	r9, sl, sp, lsl #22
    a2b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a2b4:	msrhi	SPSR_sx, r0, asr #32
    a2b8:	ldc	0, cr11, [sp], #60	; 0x3c
    a2bc:	pop	{r1, r8, r9, fp, pc}
    a2c0:			; <UNDEFINED> instruction: 0xf8db8ff0
    a2c4:	blcs	1632c <ftello64@plt+0x140d8>
    a2c8:			; <UNDEFINED> instruction: 0xf06fd0c8
    a2cc:	movwcs	r0, #513	; 0x201
    a2d0:	movwcs	lr, #47565	; 0xb9cd
    a2d4:	bcs	c4120 <ftello64@plt+0xc1ecc>
    a2d8:	cmphi	r6, r0, asr #32	; <UNPREDICTABLE>
    a2dc:	movwls	r9, #31489	; 0x7b01
    a2e0:			; <UNDEFINED> instruction: 0x901cf8db
    a2e4:	blx	f0ef6 <ftello64@plt+0xeeca2>
    a2e8:			; <UNDEFINED> instruction: 0xf8167609
    a2ec:	ldmibcs	pc!, {r1, r3, ip}^	; <UNPREDICTABLE>
    a2f0:	msrhi	CPSR_fsx, r0
    a2f4:	movweq	pc, #4362	; 0x110a	; <UNPREDICTABLE>
    a2f8:	ldrmi	r4, [r8], -r9, asr #12
    a2fc:	bcc	445b24 <ftello64@plt+0x4438d0>
    a300:	stc2	0, cr15, [ip, #-8]!
    a304:	mcrrne	0, 0, lr, r8, cr3
    a308:			; <UNDEFINED> instruction: 0xf0024649
    a30c:	ldclpl	13, cr15, [r3], #-156	; 0xffffff64
    a310:	sbcslt	r3, fp, #1024	; 0x400
    a314:	stmdale	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp}
    a318:	mvnsle	r4, sl, lsl #11
    a31c:	vqdmulh.s<illegal width 8>	d20, d16, d21
    a320:	stmibmi	r5!, {r0, r5, r9, sp}
    a324:	ldrbtmi	r4, [fp], #-2213	; 0xfffff75b
    a328:	vqshl.s8	q2, <illegal reg q12.5>, <illegal reg q1.5>
    a32c:	ldrbtmi	r5, [r8], #-988	; 0xfffffc24
    a330:			; <UNDEFINED> instruction: 0xf7fa3103
    a334:			; <UNDEFINED> instruction: 0xf10bf9a7
    a338:	bcs	4bf50 <ftello64@plt+0x49cfc>
    a33c:	movweq	lr, #6919	; 0x1b07
    a340:	ldmdapl	fp!, {r1, r2, r8, r9, ip, pc}^
    a344:	stmdble	sl, {r0, r8, r9, ip, pc}
    a348:			; <UNDEFINED> instruction: 0xf0402a02
    a34c:	blls	6a7c8 <ftello64@plt+0x68574>
    a350:	bmi	fe6eef74 <ftello64@plt+0xfe6ecd20>
    a354:	ldrmi	r4, [r0], #-1146	; 0xfffffb86
    a358:	ldrdls	pc, [ip], -r0
    a35c:	blls	1c426c <ftello64@plt+0x1c2018>
    a360:	movwls	r6, #30811	; 0x785b
    a364:			; <UNDEFINED> instruction: 0xf005e7f5
    a368:	strmi	r0, [ip], -r3, lsl #4
    a36c:	rsbsle	r2, r1, r1, lsl #20
    a370:	svceq	0x0000f1b8
    a374:			; <UNDEFINED> instruction: 0xf8dbd066
    a378:	mrc	0, 0, r1, cr8, cr12, {0}
    a37c:			; <UNDEFINED> instruction: 0xf0020a10
    a380:	addmi	pc, ip, #60672	; 0xed00
    a384:			; <UNDEFINED> instruction: 0xf000460f
    a388:	ldclpl	0, cr8, [r0, #1004]!	; 0x3ec
    a38c:			; <UNDEFINED> instruction: 0xf8df46d0
    a390:	ldmcs	pc!, {r2, r4, r5, r9, ip, pc}^	; <UNPREDICTABLE>
    a394:	ldrshtle	r4, [r7], -r9
    a398:	ldmdale	r7!, {r2, r3, r4, r5, r6, r7, fp, sp}
    a39c:	suble	r2, r4, r0, lsl #16
    a3a0:	ldclcs	14, cr1, [sp, #276]!	; 0x114
    a3a4:	ldrbcs	fp, [sp, #3880]!	; 0xf28
    a3a8:	ldrtmi	fp, [sl], -sp, ror #5
    a3ac:	strbmi	r2, [r3], -r0, lsl #2
    a3b0:			; <UNDEFINED> instruction: 0xf7fd4658
    a3b4:			; <UNDEFINED> instruction: 0xf89bf9eb
    a3b8:	ldrbeq	r2, [r1, -r7, lsr #32]
    a3bc:			; <UNDEFINED> instruction: 0xf002d52b
    a3c0:			; <UNDEFINED> instruction: 0xf8db0203
    a3c4:			; <UNDEFINED> instruction: 0xf8db1004
    a3c8:	bl	24a440 <ftello64@plt+0x2481ec>
    a3cc:	ldmdavs	r3, {r1, r9, ip}^
    a3d0:	andne	pc, r0, #3072	; 0xc00
    a3d4:			; <UNDEFINED> instruction: 0xf8021c78
    a3d8:	ldrtmi	r5, [r8], r8
    a3dc:	mlage	r7, fp, r8, pc	; <UNPREDICTABLE>
    a3e0:	streq	pc, [r4, #-26]	; 0xffffffe6
    a3e4:			; <UNDEFINED> instruction: 0xf00abf05
    a3e8:	bls	14affc <ftello64@plt+0x148da8>
    a3ec:			; <UNDEFINED> instruction: 0x101cf8db
    a3f0:	movwne	lr, #15106	; 0x3b02
    a3f4:	ldmvs	r9, {r3, r8, r9, sl, fp, ip, sp, pc}^
    a3f8:	ldc2	0, cr15, [r0], #8
    a3fc:	subsle	r4, r9, ip, lsl #5
    a400:	ldclpl	6, cr4, [r0, #60]!	; 0x3c
    a404:	strdle	r2, [r7, #143]	; 0x8f
    a408:			; <UNDEFINED> instruction: 0xe7ce25fd
    a40c:			; <UNDEFINED> instruction: 0x46584639
    a410:	blx	18c8406 <ftello64@plt+0x18c61b2>
    a414:	blls	144324 <ftello64@plt+0x1420d0>
    a418:	andeq	pc, r3, #2
    a41c:	tsteq	r4, fp, lsl #2	; <UNPREDICTABLE>
    a420:	andne	lr, r2, #3072	; 0xc00
    a424:	ldmvs	r0, {r0, r1, r4, r6, fp, sp, lr}^
    a428:	blmi	1a04378 <ftello64@plt+0x1a02124>
    a42c:	eorscs	pc, r7, #64, 4
    a430:	stmdami	r7!, {r1, r2, r5, r6, r8, fp, lr}^
    a434:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    a438:	bicspl	pc, ip, #805306368	; 0x30000000
    a43c:	tstcc	r3, r8, ror r4
    a440:			; <UNDEFINED> instruction: 0xf920f7fa
    a444:			; <UNDEFINED> instruction: 0xf0054a63
    a448:	ldrbtmi	r0, [sl], #-259	; 0xfffffefd
    a44c:	andne	lr, r1, #2048	; 0x800
    a450:			; <UNDEFINED> instruction: 0xe79268d1
    a454:	ldmvs	sl, {r1, r2, r8, r9, fp, ip, pc}
    a458:	mrrcne	8, 13, r6, r3, cr9
    a45c:	blls	ba0bc <ftello64@plt+0xb7e68>
    a460:	eorsne	pc, r0, fp, asr #17
    a464:	andvc	pc, r2, #3072	; 0xc00
    a468:	svclt	0x001c9b06
    a46c:			; <UNDEFINED> instruction: 0xf89b60d1
    a470:	ldmvs	sl, {r0, r1, r2, r5, ip, lr}^
    a474:	svclt	0x00186898
    a478:	stmdaeq	r4, {r0, r2, ip, sp, lr, pc}
    a47c:	svclt	0x00081c57
    a480:	eoreq	pc, ip, fp, asr #17
    a484:	svcge	0x0074f43f
    a488:	streq	pc, [r4, -fp, lsl #2]
    a48c:	svceq	0x0000f1b8
    a490:			; <UNDEFINED> instruction: 0xf8dbd001
    a494:	ldmdbmi	r0, {r2, ip, sp, lr}^
    a498:	streq	pc, [r3, #-5]
    a49c:	bl	5b688 <ftello64@plt+0x59434>
    a4a0:	stmdavs	r9, {r0, r2, r8, ip}^
    a4a4:	andvc	pc, r2, #1024	; 0x400
    a4a8:			; <UNDEFINED> instruction: 0xf89b6090
    a4ac:			; <UNDEFINED> instruction: 0xf0055027
    a4b0:	ldrb	r0, [sp, -r4, lsl #16]
    a4b4:	ldrbmi	r4, [r5], -r8, lsr #13
    a4b8:	streq	pc, [r3, #-5]
    a4bc:			; <UNDEFINED> instruction: 0x012d9b09
    a4c0:	ldmdavs	sl, {r0, r1, r3, r5, sl, lr}^
    a4c4:			; <UNDEFINED> instruction: 0xf10bb1b2
    a4c8:			; <UNDEFINED> instruction: 0xf1b80004
    a4cc:	andle	r0, r1, r0, lsl #30
    a4d0:	ldrdeq	pc, [r4], -fp
    a4d4:	andeq	pc, r2, r7, lsl #22
    a4d8:			; <UNDEFINED> instruction: 0xf7f72100
    a4dc:			; <UNDEFINED> instruction: 0xf89bedba
    a4e0:	blmi	faa584 <ftello64@plt+0xfa8330>
    a4e4:	streq	pc, [r3, #-8]
    a4e8:	stmdaeq	r4, {r3, ip, sp, lr, pc}
    a4ec:			; <UNDEFINED> instruction: 0x012d447b
    a4f0:	ldmdavs	sl, {r0, r1, r3, r5, sl, lr}^
    a4f4:	svceq	0x0000f1b8
    a4f8:			; <UNDEFINED> instruction: 0xf8dbd037
    a4fc:			; <UNDEFINED> instruction: 0xf8db1004
    a500:	blx	9657a <ftello64@plt+0x94326>
    a504:	mvnscs	r1, #805306368	; 0x30000000
    a508:			; <UNDEFINED> instruction: 0xf89b55d3
    a50c:	ldrbeq	r3, [r8, -r7, lsr #32]
    a510:	vmov.f32	<illegal reg q13.5>, #-23	; 0xc1b80000
    a514:			; <UNDEFINED> instruction: 0xf8db02c2
    a518:	andcc	r3, r7, #24
    a51c:	biceq	pc, r5, #-2013265919	; 0x88000001
    a520:			; <UNDEFINED> instruction: 0xf88bbf52
    a524:			; <UNDEFINED> instruction: 0xf1033027
    a528:			; <UNDEFINED> instruction: 0xf8cb33ff
    a52c:			; <UNDEFINED> instruction: 0xf89b3018
    a530:			; <UNDEFINED> instruction: 0xf0433027
    a534:			; <UNDEFINED> instruction: 0xf88b0380
    a538:	blls	2165dc <ftello64@plt+0x214388>
    a53c:	stmdals	r1, {r0, r1, r3, r8, ip, sp, pc}
    a540:	blls	1c3a8 <ftello64@plt+0x1a154>
    a544:			; <UNDEFINED> instruction: 0xf43f2b00
    a548:	stmdals	r7, {r2, r3, r6, r9, sl, fp, sp, pc}
    a54c:			; <UNDEFINED> instruction: 0xe6484798
    a550:			; <UNDEFINED> instruction: 0xf44f4b23
    a554:	stmdbmi	r3!, {r2, r9, ip, sp, lr}
    a558:	ldrbtmi	r4, [fp], #-2083	; 0xfffff7dd
    a55c:	vqshl.s8	q2, <illegal reg q12.5>, <illegal reg q1.5>
    a560:	ldrbtmi	r5, [r8], #-988	; 0xfffffc24
    a564:			; <UNDEFINED> instruction: 0xf7fa3103
    a568:	blmi	8487a4 <ftello64@plt+0x846550>
    a56c:	tsteq	r4, fp, lsl #2	; <UNPREDICTABLE>
    a570:	ldrmi	r4, [sp], #-1147	; 0xfffffb85
    a574:	strb	r6, [r4, fp, ror #17]
    a578:	movwls	r2, #4864	; 0x1300
    a57c:	ldrb	r9, [ip, r7, lsl #6]
    a580:			; <UNDEFINED> instruction: 0xe7994657
    a584:	bl	fff48568 <ftello64@plt+0xfff46314>
    a588:	blx	4858c <ftello64@plt+0x46338>
    a58c:	ldr	r4, [sl], -sl, lsl #13
    a590:	strmi	r2, [sl], r0, lsl #6
    a594:	ldr	r9, [r6], -r0, lsl #6
    a598:	andeq	r5, r1, ip, ror #23
    a59c:	andeq	r0, r0, r0, asr #4
    a5a0:	andeq	r5, r1, r0, lsr #16
    a5a4:	andeq	r5, r1, sl, lsl r8
    a5a8:	andeq	r5, r1, r4, lsl r8
    a5ac:	andeq	r5, r1, lr, lsl #16
    a5b0:	andeq	r5, r1, r2, ror #21
    a5b4:			; <UNDEFINED> instruction: 0x000046b6
    a5b8:	andeq	r3, r0, r4, lsl #4
    a5bc:	andeq	r3, r0, r6, asr #24
    a5c0:	muleq	r1, r8, r6
    a5c4:	andeq	r5, r1, r8, asr r6
    a5c8:	andeq	r4, r0, r8, lsr #11
    a5cc:	strdeq	r3, [r0], -r6
    a5d0:	andeq	r3, r0, r8, asr #22
    a5d4:	andeq	r5, r1, r2, lsr #11
    a5d8:	andeq	r5, r1, r0, asr r5
    a5dc:	andeq	r5, r1, r0, lsl #10
    a5e0:	andeq	r4, r0, r2, lsl #9
    a5e4:	ldrdeq	r2, [r0], -r0
    a5e8:	strdeq	r3, [r0], -r6
    a5ec:	andeq	r5, r1, ip, ror r4
    a5f0:	ldrlt	fp, [r0, #-488]	; 0xfffffe18
    a5f4:			; <UNDEFINED> instruction: 0xf7ff4604
    a5f8:			; <UNDEFINED> instruction: 0xf894fdc9
    a5fc:	ldrbeq	r3, [sl, -r7, lsr #32]
    a600:			; <UNDEFINED> instruction: 0xf013d41c
    a604:	teqle	r3, r8, lsr pc
    a608:	ldrle	r0, [r2, #-1627]	; 0xfffff9a5
    a60c:	blx	1c85f8 <ftello64@plt+0x1c63a4>
    a610:			; <UNDEFINED> instruction: 0xf894b308
    a614:	andcs	r2, r0, r7, lsr #32
    a618:			; <UNDEFINED> instruction: 0xf0024b1c
    a61c:	ldrbtmi	r0, [fp], #-515	; 0xfffffdfd
    a620:	movwne	lr, #11011	; 0x2b03
    a624:	ldmdavs	sl, {r0, r1, r3, r4, r7, fp, sp, lr}^
    a628:	subsvs	r6, ip, r2, lsr #32
    a62c:	andcs	fp, r0, r0, lsl sp
    a630:			; <UNDEFINED> instruction: 0x46204770
    a634:	bl	15c8618 <ftello64@plt+0x15c63c4>
    a638:	ldclt	0, cr2, [r0, #-0]
    a63c:	vpadd.i8	d20, d0, d4
    a640:	ldmdbmi	r4, {r1, r2, r4, r6, r9, ip, sp}
    a644:	ldrbtmi	r4, [fp], #-2068	; 0xfffff7ec
    a648:			; <UNDEFINED> instruction: 0xf5034479
    a64c:	ldrbtmi	r6, [r8], #-958	; 0xfffffc42
    a650:			; <UNDEFINED> instruction: 0xf7fa3103
    a654:	blmi	4886b8 <ftello64@plt+0x486464>
    a658:	rsbcc	pc, r1, #64, 4
    a65c:	ldmdami	r1, {r4, r8, fp, lr}
    a660:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    a664:			; <UNDEFINED> instruction: 0x63bef503
    a668:	tstcc	r3, r8, ror r4
    a66c:			; <UNDEFINED> instruction: 0xf80af7fa
    a670:	vqdmulh.s<illegal width 8>	d20, d0, d13
    a674:	stmdbmi	sp, {r0, r1, r2, r4, r6, r9, ip, sp}
    a678:	ldrbtmi	r4, [fp], #-2061	; 0xfffff7f3
    a67c:			; <UNDEFINED> instruction: 0xf5034479
    a680:	ldrbtmi	r6, [r8], #-958	; 0xfffffc42
    a684:			; <UNDEFINED> instruction: 0xf7f93103
    a688:	svclt	0x0000fffd
    a68c:	andeq	r5, r1, lr, asr #7
    a690:	muleq	r0, r6, r3
    a694:	andeq	r2, r0, r4, ror #29
    a698:	andeq	r2, r0, sl, lsl #30
    a69c:	andeq	r4, r0, ip, ror r3
    a6a0:	andeq	r2, r0, sl, asr #29
    a6a4:	andeq	r3, r0, r4, asr #18
    a6a8:	andeq	r4, r0, r2, ror #6
    a6ac:			; <UNDEFINED> instruction: 0x00002eb0
    a6b0:	andeq	r3, r0, lr, lsl #18
    a6b4:	ldrlt	fp, [r8, #-496]!	; 0xfffffe10
    a6b8:			; <UNDEFINED> instruction: 0xf7f74604
    a6bc:			; <UNDEFINED> instruction: 0x4605ec9e
    a6c0:	stmdavs	ip!, {r5, r9, sl, lr}
    a6c4:	stc	7, cr15, [r6, #-988]	; 0xfffffc24
    a6c8:	stmdavs	fp!, {r4, r5, r6, r8, ip, sp, pc}
    a6cc:	tstle	fp, r9, lsl #22
    a6d0:	rsbscs	r4, r9, #9216	; 0x2400
    a6d4:	stmdami	sl, {r0, r3, r8, fp, lr}
    a6d8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    a6dc:	bicvs	pc, r1, #12582912	; 0xc00000
    a6e0:	tstcc	r3, r8, ror r4
    a6e4:			; <UNDEFINED> instruction: 0xffcef7f9
    a6e8:			; <UNDEFINED> instruction: 0xf04f2c00
    a6ec:	svclt	0x00a80000
    a6f0:	ldclt	0, cr6, [r8, #-176]!	; 0xffffff50
    a6f4:	ldrbmi	r2, [r0, -r0]!
    a6f8:	andeq	r4, r0, r4, lsl #6
    a6fc:	andeq	r2, r0, lr, asr r9
    a700:	andeq	r3, r0, r0, ror #17
    a704:	blmi	119d020 <ftello64@plt+0x119adcc>
    a708:	push	{r1, r3, r4, r5, r6, sl, lr}
    a70c:	strdlt	r4, [r6], r0
    a710:	ldmpl	r3, {r1, r8, r9, sl, fp, sp, pc}^
    a714:	strcs	r4, [r0, #-1664]	; 0xfffff980
    a718:	rscsvs	r6, fp, fp, lsl r8
    a71c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a720:			; <UNDEFINED> instruction: 0xf7f9607d
    a724:	stmdacs	r1, {r0, r1, r3, r4, r5, r8, fp, ip, sp, lr, pc}
    a728:	addlt	sp, r8, fp, asr #32
    a72c:			; <UNDEFINED> instruction: 0xac024b3d
    a730:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    a734:			; <UNDEFINED> instruction: 0x4620221b
    a738:			; <UNDEFINED> instruction: 0xf7f79100
    a73c:	strtmi	lr, [r0], -sl, ror #24
    a740:			; <UNDEFINED> instruction: 0xf7fa1d39
    a744:			; <UNDEFINED> instruction: 0x1c83f9d5
    a748:	suble	r4, sl, r4, lsl #12
    a74c:	blle	994754 <ftello64@plt+0x992500>
    a750:	ldrsbge	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    a754:	stmdbeq	r8, {r0, r1, r2, r8, ip, sp, lr, pc}
    a758:	adcsvs	r4, sp, lr, lsr #12
    a75c:			; <UNDEFINED> instruction: 0xe01444fa
    a760:	strhle	r6, [r1], #-141	; 0xffffff73
    a764:	ldrbmi	r2, [r1], -r9, lsl #4
    a768:	strtmi	r4, [r6], #-1576	; 0xfffff9d8
    a76c:	ldc	7, cr15, [ip, #-988]!	; 0xfffffc24
    a770:	bvc	1af8bb8 <ftello64@plt+0x1af6964>
    a774:	suble	r2, r0, sp, lsr fp
    a778:			; <UNDEFINED> instruction: 0xf7f74628
    a77c:			; <UNDEFINED> instruction: 0xf5b6eab4
    a780:			; <UNDEFINED> instruction: 0xf04f0fa0
    a784:	adcsvs	r0, fp, r0, lsl #6
    a788:	ldmdavs	r8!, {r2, r4, r5, fp, ip, lr, pc}^
    a78c:	tstcs	r1, sl, asr #12
    a790:			; <UNDEFINED> instruction: 0xf8d2f7fa
    a794:	ble	ff8d1fac <ftello64@plt+0xff8cfd58>
    a798:			; <UNDEFINED> instruction: 0xf7f768b8
    a79c:	ldmdavs	r8!, {r2, r5, r7, r9, fp, sp, lr, pc}^
    a7a0:			; <UNDEFINED> instruction: 0xff88f7ff
    a7a4:	blmi	79d030 <ftello64@plt+0x79addc>
    a7a8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a7ac:	ldmvs	fp!, {r1, r3, r4, fp, sp, lr}^
    a7b0:			; <UNDEFINED> instruction: 0xf04f405a
    a7b4:			; <UNDEFINED> instruction: 0xd1290300
    a7b8:	ldrcc	r4, [r0, -r0, lsr #12]
    a7bc:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
    a7c0:			; <UNDEFINED> instruction: 0x460487f0
    a7c4:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    a7c8:	bl	fe1487ac <ftello64@plt+0xfe146558>
    a7cc:			; <UNDEFINED> instruction: 0xf7f7b128
    a7d0:	ldrdlt	lr, [r8, #162]!	; 0xa2
    a7d4:	andeq	pc, r0, r8, asr #17
    a7d8:	strmi	lr, [r4], -r1, ror #15
    a7dc:	andeq	pc, r0, r8, asr #17
    a7e0:			; <UNDEFINED> instruction: 0xf06fe7dd
    a7e4:	ldrb	r0, [sl, r2, lsl #8]
    a7e8:			; <UNDEFINED> instruction: 0xf7f74628
    a7ec:			; <UNDEFINED> instruction: 0xf8c8ea7c
    a7f0:	ldrb	r4, [r4, r0]
    a7f4:	strbteq	pc, [r8], #-111	; 0xffffff91	; <UNPREDICTABLE>
    a7f8:			; <UNDEFINED> instruction: 0xf105e7ce
    a7fc:			; <UNDEFINED> instruction: 0xf7f7000a
    a800:	strhlt	lr, [r0, #-170]	; 0xffffff56
    a804:			; <UNDEFINED> instruction: 0xf8c82401
    a808:	strb	r0, [r5, r0]
    a80c:	b	fee487f0 <ftello64@plt+0xfee4659c>
    a810:	streq	pc, [fp], #-111	; 0xffffff91
    a814:			; <UNDEFINED> instruction: 0xf06fe7c3
    a818:	ldr	r0, [sp, fp, lsl #8]!
    a81c:	andeq	r5, r1, r0, lsl #13
    a820:	andeq	r0, r0, r0, asr #4
    a824:			; <UNDEFINED> instruction: 0x000038b6
    a828:	andeq	r3, r0, r0, lsl #17
    a82c:	andeq	r5, r1, r0, ror #11
    a830:	andeq	r3, r0, r6, lsl r8
    a834:	blmi	55d08c <ftello64@plt+0x55ae38>
    a838:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    a83c:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    a840:	strbtmi	r4, [r9], -sp, lsl #12
    a844:	ldmdavs	fp, {r9, sl, sp}
    a848:			; <UNDEFINED> instruction: 0xf04f9301
    a84c:	strls	r0, [r0], -r0, lsl #6
    a850:			; <UNDEFINED> instruction: 0xf94ef7fa
    a854:	blle	15206c <ftello64@plt+0x14fe18>
    a858:	strtmi	r9, [sl], -r0, lsl #16
    a85c:			; <UNDEFINED> instruction: 0xf7fa4631
    a860:	strmi	pc, [r4], -fp, ror #16
    a864:			; <UNDEFINED> instruction: 0xf7ff9800
    a868:	bmi	28a504 <ftello64@plt+0x2882b0>
    a86c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    a870:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a874:	subsmi	r9, sl, r1, lsl #22
    a878:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a87c:	strtmi	sp, [r0], -r2, lsl #2
    a880:	ldcllt	0, cr11, [r0, #-8]!
    a884:	b	1f48868 <ftello64@plt+0x1f46614>
    a888:	andeq	r5, r1, r0, asr r5
    a88c:	andeq	r0, r0, r0, asr #4
    a890:	andeq	r5, r1, sl, lsl r5
    a894:	blmi	febdd354 <ftello64@plt+0xfebdb100>
    a898:	push	{r1, r3, r4, r5, r6, sl, lr}
    a89c:	strdlt	r4, [sp], r0
    a8a0:	ldmpl	r3, {r1, r8, r9, sl, fp, sp, pc}^
    a8a4:	rsbsvs	r6, fp, #1769472	; 0x1b0000
    a8a8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a8ac:	rsbsvs	r2, r8, r0, lsl #6
    a8b0:			; <UNDEFINED> instruction: 0xf7f960fb
    a8b4:	stmdacs	r1, {r0, r1, r4, r5, r6, fp, ip, sp, lr, pc}
    a8b8:	adcshi	pc, r5, r0, asr #32
    a8bc:	andscs	r4, r1, r1, lsl #12
    a8c0:	ldmib	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a8c4:	rscsvs	r4, r8, r1, lsl #12
    a8c8:			; <UNDEFINED> instruction: 0xf0002800
    a8cc:	andscs	r8, r0, r9, lsr r1
    a8d0:	bl	ff8c88b4 <ftello64@plt+0xff8c6660>
    a8d4:	vmlal.s8	q9, d0, d0
    a8d8:	strdcs	r8, [r0], r8	; <UNPREDICTABLE>
    a8dc:	bl	3488c0 <ftello64@plt+0x34666c>
    a8e0:	ldrdge	pc, [ip], -r7
    a8e4:	stmdacs	r0, {r1, r2, r9, sl, lr}
    a8e8:	msrhi	CPSR_fx, r0
    a8ec:	muleq	r0, sl, r8
    a8f0:	ldmdaeq	r4, {r0, r1, r2, r8, ip, sp, lr, pc}
    a8f4:	cmnvs	ip, r0, lsl #8
    a8f8:	strmi	lr, [r1], #-2504	; 0xfffff638
    a8fc:	andmi	pc, ip, r8, asr #17
    a900:			; <UNDEFINED> instruction: 0xf0002800
    a904:	stmdacs	r7!, {r0, r1, r2, r4, r5, r7, pc}
    a908:	tsteq	r1, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
    a90c:	bleq	446d30 <ftello64@plt+0x444adc>
    a910:	eorsvs	r4, fp, r2, lsr #12
    a914:	stmdacs	r6, {r1, r3, r4, r5, fp, ip, lr, pc}
    a918:	svcne	0x00c3d940
    a91c:	ldmdale	sp!, {r5, r8, r9, fp, sp}
    a920:			; <UNDEFINED> instruction: 0xf003e8df
    a924:	stmdbvs	pc!, {r0, r1, r3, r4, r5, r6, r8, sl, ip, sp, lr}^	; <UNPREDICTABLE>
    a928:	mrrccc	13, 6, r5, r7, cr3
    a92c:	ldccc	12, cr3, [ip], #-240	; 0xffffff10
    a930:	ldccc	12, cr3, [ip], #-240	; 0xffffff10
    a934:	ldccc	12, cr3, [ip], #-240	; 0xffffff10
    a938:	ldccc	12, cr3, [ip], #-240	; 0xffffff10
    a93c:	teqpl	ip, ip, lsr ip
    a940:	ldccc	12, cr3, [ip], #-240	; 0xffffff10
    a944:	vqadd.s8	d16, d2, d1
    a948:	eorshi	r7, fp, #92, 6	; 0x70000001
    a94c:	tsteq	r2, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
    a950:	streq	lr, [fp, #-2979]	; 0xfffff45d
    a954:	stmdbeq	r2, {r0, r2, r8, r9, fp, sp, lr, pc}
    a958:	movweq	pc, #4361	; 0x1109	; <UNPREDICTABLE>
    a95c:	vqdmulh.s<illegal width 8>	d2, d16, d0
    a960:	ldmne	r0!, {r4, r7, pc}
    a964:			; <UNDEFINED> instruction: 0x462a4659
    a968:	ldmib	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a96c:	msreq	CPSR_f, #-1073741823	; 0xc0000001
    a970:	svceq	0x0001f81a
    a974:	orreq	lr, r4, #3072	; 0xc00
    a978:			; <UNDEFINED> instruction: 0xf0043401
    a97c:			; <UNDEFINED> instruction: 0xf8430403
    a980:	stmdacs	r0, {r2, r4, sl, fp, ip, lr}
    a984:	stmdacs	r7!, {r0, r1, r2, r4, r5, r6, ip, lr, pc}
    a988:	stmible	r4, {r1, r3, r6, r9, sl, lr}^
    a98c:	svclt	0x0002285c
    a990:	cmpmi	ip, #72351744	; 0x4500000	; <UNPREDICTABLE>
    a994:			; <UNDEFINED> instruction: 0xf107823b
    a998:	sbcsle	r0, r9, r2, lsl r3
    a99c:	msreq	CPSR_, #160, 2	; 0x28
    a9a0:	vpadd.i8	q9, q0, q7
    a9a4:	stmibeq	r1, {r0, r1, r2, r3, r7, pc}
    a9a8:	biceq	pc, r2, #192, 6
    a9ac:	andeq	pc, r7, r0
    a9b0:	teqcc	r0, r0, lsr r3
    a9b4:			; <UNDEFINED> instruction: 0xf04f3030
    a9b8:	ldrtvc	r0, [fp], #1372	; 0x55c
    a9bc:			; <UNDEFINED> instruction: 0x4643743d
    a9c0:	ldrbtvc	r7, [r8], #1145	; 0x479
    a9c4:	vabd.s8	q15, q9, q2
    a9c8:	eorshi	r2, fp, #92, 6	; 0x70000001
    a9cc:	tsteq	r2, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
    a9d0:	vaba.s8	d30, d23, d30
    a9d4:	eorshi	r2, fp, #92, 6	; 0x70000001
    a9d8:	tsteq	r2, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
    a9dc:	vaba.s8	d30, d22, d24
    a9e0:	eorshi	r6, fp, #92, 6	; 0x70000001
    a9e4:	tsteq	r2, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
    a9e8:	vaba.s8	d30, d23, d18
    a9ec:	eorshi	r6, fp, #92, 6	; 0x70000001
    a9f0:	tsteq	r2, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
    a9f4:			; <UNDEFINED> instruction: 0xf646e7ac
    a9f8:	eorshi	r6, fp, #92, 6	; 0x70000001
    a9fc:	tsteq	r2, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
    aa00:	vabd.s8	d30, d23, d22
    aa04:	eorshi	r4, fp, #92, 6	; 0x70000001
    aa08:	tsteq	r2, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
    aa0c:	vabd.s8	d30, d22, d16
    aa10:	eorshi	r2, fp, #92, 6	; 0x70000001
    aa14:	tsteq	r2, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
    aa18:	vaba.s8	d30, d22, d10
    aa1c:	eorshi	r1, fp, #92, 6	; 0x70000001
    aa20:	tsteq	r2, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
    aa24:	umulllt	lr, r6, r4, r7
    aa28:			; <UNDEFINED> instruction: 0xac024b4b
    aa2c:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    aa30:			; <UNDEFINED> instruction: 0x46202218
    aa34:			; <UNDEFINED> instruction: 0xf7f79100
    aa38:	strtmi	lr, [r0], -ip, ror #21
    aa3c:	tsteq	ip, r7, lsl #2	; <UNPREDICTABLE>
    aa40:	mrc2	7, 7, pc, cr8, cr15, {7}
    aa44:	strmi	r1, [r4], -r3, lsl #25
    aa48:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, ip, lr, pc}
    aa4c:	svcge	0x0045f6bf
    aa50:			; <UNDEFINED> instruction: 0xf7f768f8
    aa54:	bmi	1084f7c <ftello64@plt+0x1082d28>
    aa58:	ldrbtmi	r4, [sl], #-2878	; 0xfffff4c2
    aa5c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    aa60:	subsmi	r6, sl, fp, ror sl
    aa64:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    aa68:			; <UNDEFINED> instruction: 0x4620d170
    aa6c:	ldrtmi	r3, [sp], ip, lsr #14
    aa70:	svchi	0x00f0e8bd
    aa74:	strbmi	r4, [sl], -r1, lsl #13
    aa78:	strcs	r6, [r0], #-2171	; 0xfffff785
    aa7c:			; <UNDEFINED> instruction: 0x601e54b4
    aa80:	smlattcs	r4, r6, r7, lr
    aa84:	blcs	fe011ed8 <ftello64@plt+0xfe00fc84>
    aa88:	biclt	sp, ip, r5, lsr r9
    aa8c:			; <UNDEFINED> instruction: 0xf1073c01
    aa90:	bl	cb738 <ftello64@plt+0xc94e4>
    aa94:			; <UNDEFINED> instruction: 0xf8530384
    aa98:	cmplt	r3, r4, lsl ip
    aa9c:	teqle	r6, #-1610612727	; 0xa0000009
    aaa0:	bl	fe898eac <ftello64@plt+0xfe896c58>
    aaa4:	mvnle	r0, r3, lsl #4
    aaa8:	blcs	fe011efc <ftello64@plt+0xfe00fca8>
    aaac:	bcs	1f80f40 <ftello64@plt+0x1f7ecec>
    aab0:			; <UNDEFINED> instruction: 0x232ed110
    aab4:			; <UNDEFINED> instruction: 0xf886227f
    aab8:			; <UNDEFINED> instruction: 0xf886307d
    aabc:			; <UNDEFINED> instruction: 0xe7db307e
    aac0:	strb	r2, [r4, r3, lsl #8]!
    aac4:	ldrtvc	r6, [r8], #-2107	; 0xfffff7c5
    aac8:			; <UNDEFINED> instruction: 0xf7f7e742
    aacc:	stmdavs	r4, {r1, r2, r4, r7, r9, fp, sp, lr, pc}
    aad0:	ldr	r4, [sp, r4, ror #4]!
    aad4:	eorle	r2, r7, lr, ror sl
    aad8:	sbcle	r2, sp, pc, ror sl
    aadc:	vqdmulh.s<illegal width 8>	d20, d0, d16
    aae0:	stmdbmi	r0!, {r1, r3, r4, r7, r9, sp}
    aae4:	ldrbtmi	r4, [fp], #-2080	; 0xfffff7e0
    aae8:	vqshl.s8	q2, <illegal reg q12.5>, <illegal reg q1.5>
    aaec:	ldrbtmi	r6, [r8], #-788	; 0xfffffcec
    aaf0:			; <UNDEFINED> instruction: 0xf7f93103
    aaf4:	eorsvs	pc, sl, r7, asr #27
    aaf8:	mcrr2	7, 15, pc, r6, cr10	; <UNPREDICTABLE>
    aafc:	ldmne	r3!, {r1, r3, r4, r5, fp, sp, lr}
    ab00:			; <UNDEFINED> instruction: 0x212eb9b8
    ab04:	ldrhvc	r5, [r9], #-65	; 0xffffffbf
    ab08:	andcc	r7, r3, #153	; 0x99
    ab0c:	blmi	6049e4 <ftello64@plt+0x602790>
    ab10:	addcs	pc, lr, #64, 4
    ab14:	ldmdami	r7, {r1, r2, r4, r8, fp, lr}
    ab18:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    ab1c:	tstvs	r4, #805306368	; 0x30000000	; <UNPREDICTABLE>
    ab20:	tstcc	r3, r8, ror r4
    ab24:	stc2	7, cr15, [lr, #996]!	; 0x3e4
    ab28:	rsbscs	r2, pc, #-1207959552	; 0xb8000000
    ab2c:	rsbscc	pc, lr, r6, lsl #17
    ab30:	mvncs	lr, r2, lsr #15
    ab34:	ldrtpl	r2, [r1], #128	; 0x80
    ab38:	subsvc	r2, r8, r6, lsr #3
    ab3c:			; <UNDEFINED> instruction: 0xe7e47099
    ab40:	streq	pc, [fp], #-111	; 0xffffff91
    ab44:			; <UNDEFINED> instruction: 0xf06fe784
    ab48:	str	r0, [r1, r2, lsl #8]
    ab4c:	ldmdb	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ab50:	strdeq	r5, [r1], -r0
    ab54:	andeq	r0, r0, r0, asr #4
    ab58:	andeq	r3, r0, lr, asr #11
    ab5c:	andeq	r5, r1, lr, lsr #6
    ab60:	strdeq	r3, [r0], -r6
    ab64:	andeq	r2, r0, ip, asr r7
    ab68:	andeq	r3, r0, r6, lsr r5
    ab6c:	andeq	r3, r0, r4, asr #29
    ab70:	andeq	r2, r0, sl, lsr #14
    ab74:	andeq	r3, r0, ip, ror #9
    ab78:	push	{r1, r2, r3, r5, r7, r9, fp, lr}
    ab7c:	strdlt	r4, [sp], r0
    ab80:	svcge	0x00024bad
    ab84:	strcs	r4, [r0, #-1146]	; 0xfffffb86
    ab88:			; <UNDEFINED> instruction: 0x462860f8
    ab8c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    ab90:			; <UNDEFINED> instruction: 0xf04f627b
    ab94:	ldmvs	fp!, {r8, r9}^
    ab98:	strpl	lr, [r5, #-2503]	; 0xfffff639
    ab9c:			; <UNDEFINED> instruction: 0xf7f760bb
    aba0:			; <UNDEFINED> instruction: 0xf1b0e90a
    aba4:	vsub.i8	d16, d0, d0
    aba8:	addlt	r8, r8, r7, lsl r1
    abac:			; <UNDEFINED> instruction: 0xac024ba3
    abb0:	ldrbtmi	r2, [fp], #-1537	; 0xfffff9ff
    abb4:	andscs	r4, fp, #51380224	; 0x3100000
    abb8:	strls	r4, [r0], -r0, lsr #12
    abbc:	b	a48ba0 <ftello64@plt+0xa4694c>
    abc0:			; <UNDEFINED> instruction: 0xf1074620
    abc4:			; <UNDEFINED> instruction: 0xf7f90114
    abc8:	stcne	15, cr15, [r3], {147}	; 0x93
    abcc:			; <UNDEFINED> instruction: 0xf0004604
    abd0:	stmdacs	r0, {r0, r2, r5, r8, pc}
    abd4:	addshi	pc, sp, r0, asr #5
    abd8:			; <UNDEFINED> instruction: 0xf7f74640
    abdc:	strmi	lr, [r5], -lr, lsl #19
    abe0:			; <UNDEFINED> instruction: 0xf0002800
    abe4:	ldmdbvs	fp!, {r1, r2, r3, r4, r8, pc}^
    abe8:	ldrtmi	r4, [r1], -r2, asr #12
    abec:	stmdb	lr, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    abf0:			; <UNDEFINED> instruction: 0xf0002800
    abf4:	adcsmi	r8, r0, #209	; 0xd1
    abf8:	cdpne	0, 10, cr13, cr9, cr9, {0}
    abfc:	strmi	r1, [r1], #-3691	; 0xfffff195
    ac00:			; <UNDEFINED> instruction: 0xf8132420
    ac04:	stmdblt	r2, {r0, r8, r9, sl, fp, sp}
    ac08:	addmi	r7, fp, #28
    ac0c:	stmibmi	ip, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    ac10:	strtpl	r2, [fp], #-768	; 0xfffffd00
    ac14:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    ac18:	ldc2l	7, cr15, [r6, #992]!	; 0x3e0
    ac1c:			; <UNDEFINED> instruction: 0xf7f74628
    ac20:	addeq	lr, r0, r2, asr #19
    ac24:			; <UNDEFINED> instruction: 0xf7f73001
    ac28:	strmi	lr, [r0], r8, ror #18
    ac2c:	stmdacs	r0, {r3, r4, r5, r6, r7, r8, sp, lr}
    ac30:	rscshi	pc, ip, r0
    ac34:	andge	pc, ip, #14614528	; 0xdf0000
    ac38:	ldrbtmi	r4, [sl], #1582	; 0x62e
    ac3c:	bicvs	pc, r9, #41943040	; 0x2800000
    ac40:			; <UNDEFINED> instruction: 0xf896607b
    ac44:			; <UNDEFINED> instruction: 0xf1b99000
    ac48:	suble	r0, sp, r0, lsl #30
    ac4c:	mvnscc	pc, pc, asr #32
    ac50:			; <UNDEFINED> instruction: 0xf7fa4630
    ac54:	vmlane.f32	s30, s7, s6
    ac58:	vqadd.u8	q11, q8, <illegal reg q13.5>
    ac5c:			; <UNDEFINED> instruction: 0xf10780a4
    ac60:	ldrmi	r0, [sl], r0, lsr #22
    ac64:			; <UNDEFINED> instruction: 0x465146b1
    ac68:			; <UNDEFINED> instruction: 0xf7fa4648
    ac6c:			; <UNDEFINED> instruction: 0x1e04fa77
    ac70:	svclt	0x000cdb15
    ac74:	tstcs	r0, r1, lsl #2
    ac78:	svclt	0x00884554
    ac7c:	tsteq	r1, r1, asr #32	; <UNPREDICTABLE>
    ac80:			; <UNDEFINED> instruction: 0xf0402900
    ac84:			; <UNDEFINED> instruction: 0x4659809d
    ac88:			; <UNDEFINED> instruction: 0xf7fa4648
    ac8c:	stmdacs	r0, {r0, r5, r9, fp, ip, sp, lr, pc}
    ac90:	bvs	e818ac <ftello64@plt+0xe7f658>
    ac94:	ldmdale	r4, {r0, r1, r2, r3, r4, r8, fp, sp}^
    ac98:	stmdbcs	r1, {r0, r3, r8, fp, ip, sp}
    ac9c:	ldmvs	sl!, {r2, r4, r6, r8, fp, ip, lr, pc}^
    aca0:	movweq	pc, #16648	; 0x4108	; <UNPREDICTABLE>
    aca4:			; <UNDEFINED> instruction: 0xf04f4868
    aca8:	ldmne	r4!, {r2, r3, r4, r6, r9, sl, fp}
    acac:	ldcleq	0, cr15, [r8], #-316	; 0xfffffec4
    acb0:			; <UNDEFINED> instruction: 0xf8164478
    acb4:	movwcc	r2, #19201	; 0x4b01
    acb8:	stc	8, cr15, [r8], {3}
    acbc:	tsteq	pc, r2	; <UNPREDICTABLE>
    acc0:	strmi	r4, [r1], #-692	; 0xfffffd4c
    acc4:	andsne	lr, r2, #0, 22
    acc8:	stcgt	8, cr15, [r7], {3}
    accc:			; <UNDEFINED> instruction: 0x1768f891
    acd0:			; <UNDEFINED> instruction: 0x2768f892
    acd4:	stcne	8, cr15, [r5], {3}
    acd8:	stccs	8, cr15, [r6], {3}
    acdc:	ldmvs	fp!, {r0, r3, r5, r6, r7, r8, ip, lr, pc}^
    ace0:	bl	21c580 <ftello64@plt+0x21a32c>
    ace4:	str	r0, [ip, r3, lsl #17]!
    ace8:	andseq	pc, ip, r7, lsl #2
    acec:	andls	pc, r0, r8, lsl #17
    acf0:	ldc2l	7, cr15, [r8, #-992]!	; 0xfffffc20
    acf4:			; <UNDEFINED> instruction: 0x61bb69fb
    acf8:			; <UNDEFINED> instruction: 0xf0002b00
    acfc:			; <UNDEFINED> instruction: 0xf1078092
    ad00:			; <UNDEFINED> instruction: 0x464c0018
    ad04:	stc2l	7, cr15, [lr, #-992]!	; 0xfffffc20
    ad08:	ldmvs	sl!, {r0, r1, r3, r4, r5, r7, r8, fp, sp, lr}
    ad0c:	andsls	pc, r8, r7, asr #17
    ad10:	ldmibvs	r8!, {r0, r1, r4, sp, lr}
    ad14:	svc	0x00e6f7f6
    ad18:			; <UNDEFINED> instruction: 0xf7f64628
    ad1c:	ldmdbvs	r8!, {r2, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    ad20:	stc2l	7, cr15, [r8], {255}	; 0xff
    ad24:	blmi	111d650 <ftello64@plt+0x111b3fc>
    ad28:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ad2c:	bvs	1ee4d9c <ftello64@plt+0x1ee2b48>
    ad30:			; <UNDEFINED> instruction: 0xf04f405a
    ad34:	cmnle	r7, r0, lsl #6
    ad38:	strcc	r4, [ip, -r0, lsr #12]!
    ad3c:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
    ad40:	ldmdbcc	pc!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^	; <UNPREDICTABLE>
    ad44:	stmible	sl!, {r5, r8, fp, sp}
    ad48:	beq	145c38 <ftello64@plt+0x1439e4>
    ad4c:	orrle	r4, sl, r1, lsr #9
    ad50:			; <UNDEFINED> instruction: 0x46304659
    ad54:			; <UNDEFINED> instruction: 0xf9bcf7fa
    ad58:	blle	1394d60 <ftello64@plt+0x1392b0c>
    ad5c:			; <UNDEFINED> instruction: 0x21246a3c
    ad60:	stmdble	sp, {r0, r4, r6, r8, sl, lr}
    ad64:	andeq	lr, sl, #1024	; 0x400
    ad68:	ldmdaeq	r2, {r0, r1, r3, r4, r5, r6, fp, sp, lr}^
    ad6c:	eorseq	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    ad70:	fstmiaxeq	r2, {d30}	;@ Deprecated
    ad74:	movtle	r4, #62084	; 0xf284
    ad78:	ldrdcc	pc, [r4], -ip
    ad7c:	stmdale	r8, {r2, r3, r4, r7, r9, lr}^
    ad80:			; <UNDEFINED> instruction: 0x464068fc
    ad84:			; <UNDEFINED> instruction: 0x46224631
    ad88:	ldm	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ad8c:	ldrtmi	r4, [r3], #-1571	; 0xfffff9dd
    ad90:			; <UNDEFINED> instruction: 0x4626461c
    ad94:	ldrb	r4, [r4, -r0, lsl #13]
    ad98:			; <UNDEFINED> instruction: 0xf7f66978
    ad9c:	bllt	e46c4c <ftello64@plt+0xe449f8>
    ada0:	streq	pc, [r1], #-111	; 0xffffff91
    ada4:	blmi	ac4c80 <ftello64@plt+0xac2a2c>
    ada8:			; <UNDEFINED> instruction: 0xf1081c74
    adac:	ldrbtmi	r0, [fp], #-2051	; 0xfffff7fd
    adb0:	ldmdahi	sl, {r1, r2, r5, r9, sl, lr}
    adb4:			; <UNDEFINED> instruction: 0xf828789b
    adb8:			; <UNDEFINED> instruction: 0xf8082c03
    adbc:	strb	r3, [r0, -r1, lsl #24]
    adc0:	addcs	r4, sl, #36, 22	; 0x9000
    adc4:	stmdami	r5!, {r2, r5, r8, fp, lr}
    adc8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    adcc:	msrvs	CPSR_fs, #805306368	; 0x30000000
    add0:	tstcc	r3, r8, ror r4
    add4:	mrrc2	7, 15, pc, r6, cr9	; <UNPREDICTABLE>
    add8:	andcs	r4, lr, #33792	; 0x8400
    addc:	stmdami	r2!, {r0, r5, r8, fp, lr}
    ade0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    ade4:	bicvs	pc, r4, #12582912	; 0xc00000
    ade8:	tstcc	r3, r8, ror r4
    adec:	mcrr2	7, 15, pc, sl, cr9	; <UNPREDICTABLE>
    adf0:	stmdb	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    adf4:	rsbmi	r6, r4, #4, 16	; 0x40000
    adf8:	blmi	744c2c <ftello64@plt+0x7429d8>
    adfc:	ldmdbmi	ip, {r1, r2, r3, r5, r6, r7, r9, sp}
    ae00:	ldrbtmi	r4, [fp], #-2076	; 0xfffff7e4
    ae04:			; <UNDEFINED> instruction: 0xf5034479
    ae08:	ldrbtmi	r6, [r8], #-1007	; 0xfffffc11
    ae0c:			; <UNDEFINED> instruction: 0xf7f93103
    ae10:			; <UNDEFINED> instruction: 0xf102fc39
    ae14:	str	r0, [r3, r1, lsl #20]!
    ae18:			; <UNDEFINED> instruction: 0xe7a14611
    ae1c:	streq	pc, [r2], #-111	; 0xffffff91
    ae20:			; <UNDEFINED> instruction: 0xf06fe777
    ae24:	ldrb	r0, [r4, -fp, lsl #8]!
    ae28:	svc	0x00aaf7f6
    ae2c:	streq	pc, [fp], #-111	; 0xffffff91
    ae30:			; <UNDEFINED> instruction: 0xe76e61b8
    ae34:	andeq	r5, r1, r4, lsl #4
    ae38:	andeq	r0, r0, r0, asr #4
    ae3c:	andeq	r3, r0, r2, lsr #9
    ae40:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    ae44:	andeq	r3, r0, r2, lsr #27
    ae48:	andeq	r3, r0, ip, lsr #26
    ae4c:	andeq	r5, r1, r0, rrx
    ae50:	andeq	r3, r0, lr, ror #5
    ae54:	andeq	r3, r0, r4, lsl ip
    ae58:	andeq	r2, r0, sl, ror #9
    ae5c:	muleq	r0, r8, r2
    ae60:	strdeq	r3, [r0], -ip
    ae64:	andeq	r3, r0, r2, asr r2
    ae68:	andeq	r3, r0, r4, ror #4
    ae6c:	ldrdeq	r3, [r0], -sl
    ae70:			; <UNDEFINED> instruction: 0x000024b0
    ae74:	muleq	r0, r6, r2
    ae78:	blmi	85d700 <ftello64@plt+0x85b4ac>
    ae7c:	stmdami	r1!, {r1, r3, r4, r5, r6, sl, lr}
    ae80:	addlt	fp, r4, r0, lsl r5
    ae84:	stmdbge	r1, {r0, r1, r4, r6, r7, fp, ip, lr}
    ae88:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    ae8c:			; <UNDEFINED> instruction: 0xf04f9303
    ae90:	movwcs	r0, #768	; 0x300
    ae94:			; <UNDEFINED> instruction: 0xf7ff9301
    ae98:	cdpne	12, 0, cr15, cr4, cr13, {6}
    ae9c:	stmdals	r1, {r0, r3, r4, r8, r9, fp, ip, lr, pc}
    aea0:			; <UNDEFINED> instruction: 0xf7f72129
    aea4:			; <UNDEFINED> instruction: 0xb320e948
    aea8:	andcc	r4, r1, r7, lsl r9
    aeac:	ldrbtmi	sl, [r9], #-2562	; 0xfffff5fe
    aeb0:	ldm	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    aeb4:	tstle	ip, r1, lsl #16
    aeb8:			; <UNDEFINED> instruction: 0xf3c39b02
    aebc:	bleq	6536f0 <ftello64@plt+0x65149c>
    aec0:			; <UNDEFINED> instruction: 0xf021b2db
    aec4:	movwmi	r0, #41471	; 0xa1ff
    aec8:	svclt	0x000c4313
    aecc:	streq	pc, [r5], #-111	; 0xffffff91
    aed0:	stmdals	r1, {sl, sp}
    aed4:	svc	0x0006f7f6
    aed8:	blmi	25d710 <ftello64@plt+0x25b4bc>
    aedc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    aee0:	blls	e4f50 <ftello64@plt+0xe2cfc>
    aee4:			; <UNDEFINED> instruction: 0xf04f405a
    aee8:	mrsle	r0, SP_abt
    aeec:	andlt	r4, r4, r0, lsr #12
    aef0:			; <UNDEFINED> instruction: 0xf06fbd10
    aef4:	strb	r0, [ip, r4, lsl #8]!
    aef8:	svc	0x0042f7f6
    aefc:	andeq	r4, r1, ip, lsl #30
    af00:	andeq	r0, r0, r0, asr #4
    af04:	andeq	r3, r0, r0, lsr #4
    af08:	andeq	r3, r0, sl, lsl #4
    af0c:	andeq	r4, r1, ip, lsr #29
    af10:	blmi	fe05d918 <ftello64@plt+0xfe05b6c4>
    af14:	ldmdami	ip!, {r1, r3, r4, r5, r6, sl, lr}^
    af18:	addlt	fp, r8, r0, ror r5
    af1c:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    af20:	cdpmi	5, 7, cr2, cr10, cr0, {0}
    af24:	movwls	r6, #30747	; 0x781b
    af28:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    af2c:	strpl	lr, [r5, #-2509]	; 0xfffff633
    af30:	ldmdb	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    af34:	stmibvs	r4, {r4, r5, sl, lr}
    af38:	blle	4db9f0 <ftello64@plt+0x4d979c>
    af3c:			; <UNDEFINED> instruction: 0xf7f69805
    af40:	stmdals	r6, {r1, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    af44:	mcr	7, 6, pc, cr14, cr6, {7}	; <UNPREDICTABLE>
    af48:	blmi	1cdd920 <ftello64@plt+0x1cdb6cc>
    af4c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    af50:	blls	1e4fc0 <ftello64@plt+0x1e2d6c>
    af54:			; <UNDEFINED> instruction: 0xf04f405a
    af58:			; <UNDEFINED> instruction: 0xf0400300
    af5c:			; <UNDEFINED> instruction: 0x462080d0
    af60:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
    af64:	strtmi	r4, [r9], -lr, ror #16
    af68:			; <UNDEFINED> instruction: 0xf7f74478
    af6c:	adcmi	lr, r8, #10616832	; 0xa20000
    af70:	stmdami	ip!, {r1, r2, r8, r9, fp, ip, lr, pc}^
    af74:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    af78:	ldm	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    af7c:	blle	e94f84 <ftello64@plt+0xe92d30>
    af80:	stmdbge	r5, {r0, r3, r5, r6, fp, lr}
    af84:			; <UNDEFINED> instruction: 0xf7ff4478
    af88:	stmdacs	r0, {r0, r2, r4, r6, sl, fp, ip, sp, lr, pc}
    af8c:			; <UNDEFINED> instruction: 0x9c05db1a
    af90:	strtmi	r4, [r0], -r6, ror #18
    af94:			; <UNDEFINED> instruction: 0xf7f64479
    af98:	cmnlt	r0, r6, lsr lr
    af9c:	blmi	1913ffc <ftello64@plt+0x1911da8>
    afa0:	bvs	ff6dc194 <ftello64@plt+0xff6d9f40>
    afa4:			; <UNDEFINED> instruction: 0xdc3c2b06
    afa8:	ldrbtmi	r4, [r8], #-2137	; 0xfffff7a7
    afac:	ldm	lr!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    afb0:	orrvs	r4, r4, r0, lsr r4
    afb4:	ldmdbmi	pc, {r1, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    afb8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    afbc:	mcr	7, 1, pc, cr2, cr6, {7}	; <UNPREDICTABLE>
    afc0:	mvnle	r2, r0, lsl #16
    afc4:	stc2l	7, cr15, [sl], #992	; 0x3e0
    afc8:	rsble	r2, r3, r1, lsl #16
    afcc:	stcge	8, cr4, [r6], {90}	; 0x5a
    afd0:			; <UNDEFINED> instruction: 0x46214478
    afd4:	stc2	7, cr15, [lr], #-1020	; 0xfffffc04
    afd8:	stcle	14, cr1, [lr], {1}
    afdc:			; <UNDEFINED> instruction: 0xf0331c8b
    afe0:	eorsle	r0, r7, r2, lsl #6
    afe4:	ldrbtmi	r4, [fp], #-2901	; 0xfffff4ab
    afe8:	blcs	1a5b5c <ftello64@plt+0x1a3908>
    afec:	submi	sp, r8, #25088	; 0x6200
    aff0:	submi	fp, r4, #192, 4
    aff4:	ldrcs	lr, [r2], #-1954	; 0xfffff85e
    aff8:	bls	1c4f44 <ftello64@plt+0x1c2cf0>
    affc:	subsle	r2, r3, r0, lsl #20
    b000:	tstcs	r8, pc, asr #16
    b004:	rsbscc	r4, r4, r8, ror r4
    b008:	blx	dc8ff0 <ftello64@plt+0xdc6d9c>
    b00c:	blle	12d2824 <ftello64@plt+0x12d05d0>
    b010:	ldrbtmi	r4, [fp], #-2892	; 0xfffff4b4
    b014:	blcs	1a5b88 <ftello64@plt+0x1a3934>
    b018:	ldccs	13, cr13, [r7], {198}	; 0xc6
    b01c:	andcs	fp, r0, r8, asr #31
    b020:	blmi	128203c <ftello64@plt+0x127fde8>
    b024:	bl	dc218 <ftello64@plt+0xd9fc4>
    b028:			; <UNDEFINED> instruction: 0xf8d30384
    b02c:	bmi	11cb384 <ftello64@plt+0x11c9130>
    b030:	tstcs	fp, #64, 4	; <UNPREDICTABLE>
    b034:	tstcs	r0, r6, asr #26
    b038:	andls	r4, r1, #2046820352	; 0x7a000000
    b03c:	ldrbtmi	r4, [sp], #-2629	; 0xfffff5bb
    b040:	ldrbvs	pc, [r3, #1285]!	; 0x505	; <UNPREDICTABLE>
    b044:	ldrbtmi	r9, [sl], #-2
    b048:	andcc	r9, r3, #0, 10
    b04c:			; <UNDEFINED> instruction: 0xf7fd2007
    b050:	str	pc, [r9, r3, lsr #20]!
    b054:			; <UNDEFINED> instruction: 0xf7ff4620
    b058:			; <UNDEFINED> instruction: 0x1e01fb55
    b05c:	andle	sp, r4, sp, asr #25
    b060:	ldrbtmi	r4, [fp], #-2877	; 0xfffff4c3
    b064:	blcs	1a5bd8 <ftello64@plt+0x1a3984>
    b068:	ldmdami	ip!, {r3, r4, r5, sl, fp, ip, lr, pc}
    b06c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    b070:	blx	ff849076 <ftello64@plt+0xff846e22>
    b074:	blle	65288c <ftello64@plt+0x650638>
    b078:			; <UNDEFINED> instruction: 0x21289806
    b07c:	ldmda	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b080:	eorsle	r2, lr, r0, lsl #16
    b084:	andcs	r4, r3, #884736	; 0xd8000
    b088:			; <UNDEFINED> instruction: 0xf7f74479
    b08c:	ldmdblt	r8, {r1, r2, r3, r5, r7, fp, sp, lr, pc}^
    b090:	str	r2, [r4, r0, lsl #8]
    b094:	ldrbtmi	r4, [r8], #-2099	; 0xfffff7cd
    b098:	svc	0x001cf7f6
    b09c:	bicslt	r4, r8, r2, lsl #12
    b0a0:	blcs	290b4 <ftello64@plt+0x26e60>
    b0a4:	ldrb	sp, [r3, ip, lsr #3]!
    b0a8:			; <UNDEFINED> instruction: 0xe7782417
    b0ac:			; <UNDEFINED> instruction: 0xf47f1ca3
    b0b0:	strb	sl, [sp, r5, asr #30]!
    b0b4:			; <UNDEFINED> instruction: 0xf44f4c2c
    b0b8:	bmi	b280a8 <ftello64@plt+0xb25e54>
    b0bc:	stcmi	0, cr2, [ip, #-28]!	; 0xffffffe4
    b0c0:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    b0c4:	ldrbtvs	pc, [r3], #1284	; 0x504	; <UNPREDICTABLE>
    b0c8:	andcc	r4, r3, #2097152000	; 0x7d000000
    b0cc:	strmi	lr, [r0, #-2509]	; 0xfffff633
    b0d0:			; <UNDEFINED> instruction: 0xf9e2f7fd
    b0d4:	ldr	r4, [r1, -r4, lsl #12]!
    b0d8:	strb	sl, [r6, r6, lsl #24]
    b0dc:	vpmax.s8	d20, d0, d21
    b0e0:	stmdami	r5!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, ip}
    b0e4:	ldrbtmi	r4, [sl], #-3365	; 0xfffff2db
    b0e8:			; <UNDEFINED> instruction: 0xf5024478
    b0ec:	ldrbtmi	r6, [sp], #-755	; 0xfffffd0d
    b0f0:	strcs	lr, [r0, #-2509]	; 0xfffff633
    b0f4:	andcs	r1, r7, r2, asr #25
    b0f8:			; <UNDEFINED> instruction: 0xf9cef7fd
    b0fc:			; <UNDEFINED> instruction: 0xf7f6e7b5
    b100:			; <UNDEFINED> instruction: 0xf06fee40
    b104:	ldr	r0, [r9, -r4, lsl #8]
    b108:	muleq	r1, r6, r0
    b10c:	andeq	r0, r0, r0
    b110:	andeq	r5, r1, sl
    b114:	andeq	r4, r1, r4, ror lr
    b118:	andeq	r0, r0, r0, asr #4
    b11c:	andeq	r4, r1, ip, lsr lr
    b120:	andeq	r3, r0, r8, ror #2
    b124:	andeq	r3, r0, r2, lsl #3
    b128:	andeq	r3, r0, r8, asr r1
    b12c:	andeq	r3, r0, r0, ror r1
    b130:	andeq	r5, r1, r0, rrx
    b134:	andeq	r3, r0, r6, asr r1
    b138:	andeq	r3, r0, r4, asr #2
    b13c:	andeq	r5, r1, sl, lsl r0
    b140:	andeq	r4, r1, r8, ror #19
    b144:	andeq	r4, r1, lr, ror #31
    b148:	andeq	r4, r1, r8, asr #19
    b14c:	andeq	r3, r0, ip, ror r1
    b150:	muleq	r0, lr, r9
    b154:	andeq	r3, r0, r6, ror #1
    b158:	muleq	r1, lr, pc	; <UNPREDICTABLE>
    b15c:	andeq	r3, r0, r2, lsr r1
    b160:	andeq	r3, r0, r8, lsr #2
    b164:	andeq	r2, r0, r6, asr #30
    b168:	andeq	r3, r0, ip, lsl r9
    b16c:	andeq	r3, r0, sl, rrx
    b170:	andeq	r3, r0, r8, ror r0
    b174:	strdeq	r3, [r0], -r6
    b178:	andeq	r3, r0, r4, asr #32
    b17c:	andeq	r3, r0, lr, ror r0
    b180:	ldrlt	fp, [r0, #-800]	; 0xfffffce0
    b184:	stmdavs	r3, {r2, r9, sl, lr}
    b188:	blcc	777fc <ftello64@plt+0x755a8>
    b18c:	ldmdblt	r3!, {r0, r1, sp, lr}^
    b190:	tstlt	r0, r0, lsl #30
    b194:			; <UNDEFINED> instruction: 0xf7f66ba1
    b198:	stmdavs	r0!, {r1, r2, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
    b19c:	blx	fe2c91a0 <ftello64@plt+0xfe2c6f4c>
    b1a0:	tstcs	r0, r0, ror #30
    b1a4:	blx	9491a8 <ftello64@plt+0x946f54>
    b1a8:			; <UNDEFINED> instruction: 0xf7f64620
    b1ac:	mulcs	r0, ip, sp
    b1b0:	blmi	1fa5f8 <ftello64@plt+0x1f83a4>
    b1b4:	rsbsne	pc, r5, #64, 4
    b1b8:	stmdami	r7, {r1, r2, r8, fp, lr}
    b1bc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    b1c0:			; <UNDEFINED> instruction: 0x73acf203
    b1c4:	tstcc	r3, r8, ror r4
    b1c8:	blx	17491b4 <ftello64@plt+0x1746f60>
    b1cc:	ldrbmi	r2, [r0, -r0]!
    b1d0:	andeq	r3, r0, r0, lsr #16
    b1d4:	andeq	r2, r0, r6, ror r4
    b1d8:	andeq	r3, r0, r4, lsl r0
    b1dc:	blmi	1fddbdc <ftello64@plt+0x1fdb988>
    b1e0:	push	{r1, r3, r4, r5, r6, sl, lr}
    b1e4:			; <UNDEFINED> instruction: 0xf6ad4ff0
    b1e8:	ldmpl	r3, {r2, r5, r8, sl, fp}^
    b1ec:			; <UNDEFINED> instruction: 0xf8d0ac05
    b1f0:	smlsdxcs	r0, r0, r0, fp
    b1f4:			; <UNDEFINED> instruction: 0xf8cd681b
    b1f8:			; <UNDEFINED> instruction: 0xf04f381c
    b1fc:			; <UNDEFINED> instruction: 0xf8c40300
    b200:			; <UNDEFINED> instruction: 0xf8c47800
    b204:	strmi	r7, [r6], -r4, lsl #16
    b208:	ldrsbtpl	pc, [r8], -fp	; <UNPREDICTABLE>
    b20c:			; <UNDEFINED> instruction: 0xf04f4689
    b210:	ldrbmi	r0, [sp], #-2602	; 0xfffff5d6
    b214:	stmdavs	r9!, {r3, r5, fp, sp, lr}^
    b218:	movweq	lr, #6736	; 0x1a50
    b21c:	addhi	pc, r8, r0, asr #32
    b220:	eorcs	r4, sl, #42991616	; 0x2900000
    b224:	bl	25cb8c <ftello64@plt+0x25a938>
    b228:			; <UNDEFINED> instruction: 0xf7f80807
    b22c:	strmi	pc, [r1], -r1, ror #17
    b230:			; <UNDEFINED> instruction: 0xf8d4b1e0
    b234:	ldrtmi	r3, [r0], -r4, lsl #16
    b238:			; <UNDEFINED> instruction: 0xf5b21c5a
    b23c:	svclt	0x003c6f00
    b240:	stmdacs	r4, {r2, r6, r7, fp, ip, sp, lr, pc}
    b244:	andge	pc, r3, r4, lsl #16
    b248:	strtmi	r2, [r3], -r0, lsl #4
    b24c:	andhi	pc, r0, sp, asr #17
    b250:	ldc2l	7, cr15, [ip, #-1016]!	; 0xfffffc08
    b254:	blle	171525c <ftello64@plt+0x1713008>
    b258:	stmdacs	r4, {r2, r4, r6, r7, fp, ip, sp, lr, pc}
    b25c:			; <UNDEFINED> instruction: 0xf0002a00
    b260:			; <UNDEFINED> instruction: 0xf8d68081
    b264:	bcc	7742c <ftello64@plt+0x751d8>
    b268:	stmdacs	r4, {r2, r6, r7, fp, ip, sp, lr, pc}
    b26c:	eorscs	r4, pc, #42991616	; 0x2900000
    b270:			; <UNDEFINED> instruction: 0xf7f84658
    b274:			; <UNDEFINED> instruction: 0x4601f8bd
    b278:			; <UNDEFINED> instruction: 0xf8d4b1d8
    b27c:	ldrtmi	r3, [r0], -r4, lsl #16
    b280:			; <UNDEFINED> instruction: 0xf5b21c5a
    b284:	svclt	0x003e6f00
    b288:	stmdacs	r4, {r2, r6, r7, fp, ip, sp, lr, pc}
    b28c:	strbtpl	r2, [r2], #575	; 0x23f
    b290:	andcs	r4, r0, #36700160	; 0x2300000
    b294:	andhi	pc, r0, sp, asr #17
    b298:	ldc2l	7, cr15, [r8, #-1016]	; 0xfffffc08
    b29c:	blle	e152a4 <ftello64@plt+0xe13050>
    b2a0:	stmdacs	r4, {r2, r4, r6, r7, fp, ip, sp, lr, pc}
    b2a4:	subsle	r2, sp, r0, lsl #20
    b2a8:	ldrsbtlt	pc, [r0], #-134	; 0xffffff7a	; <UNPREDICTABLE>
    b2ac:			; <UNDEFINED> instruction: 0xf8c43a01
    b2b0:	strtmi	r2, [r9], -r4, lsl #16
    b2b4:	subscs	r4, fp, #88, 12	; 0x5800000
    b2b8:			; <UNDEFINED> instruction: 0xf89af7f8
    b2bc:	biclt	r4, r8, r1, lsl #12
    b2c0:	stmdacc	r4, {r2, r4, r6, r7, fp, ip, sp, lr, pc}
    b2c4:	mrrcne	6, 3, r4, sl, cr0
    b2c8:	svcvs	0x0000f5b2
    b2cc:			; <UNDEFINED> instruction: 0xf8c4bf3e
    b2d0:	subscs	r2, fp, #4, 16	; 0x40000
    b2d4:	strtmi	r5, [r3], -r2, ror #9
    b2d8:			; <UNDEFINED> instruction: 0xf8cd2200
    b2dc:			; <UNDEFINED> instruction: 0xf7fe8000
    b2e0:	stmdacs	r0, {r0, r2, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    b2e4:			; <UNDEFINED> instruction: 0xf8d4db15
    b2e8:	blcs	19300 <ftello64@plt+0x170ac>
    b2ec:	blcc	7f3dc <ftello64@plt+0x7d188>
    b2f0:	stmdacc	r4, {r2, r6, r7, fp, ip, sp, lr, pc}
    b2f4:	mulcs	r0, r8, r8
    b2f8:	eorsle	r2, pc, r0, lsl #20
    b2fc:	ldrsbtlt	pc, [r0], #-134	; 0xffffff7a	; <UNPREDICTABLE>
    b300:	strcc	r4, [r1, -r9, lsr #12]
    b304:			; <UNDEFINED> instruction: 0xf7f84658
    b308:			; <UNDEFINED> instruction: 0x4605f873
    b30c:	orrle	r2, r1, r0, lsl #16
    b310:	bmi	cd3318 <ftello64@plt+0xcd10c4>
    b314:	ldrbtmi	r4, [sl], #-2865	; 0xfffff4cf
    b318:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b31c:	ldmdacc	ip, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    b320:			; <UNDEFINED> instruction: 0xf04f405a
    b324:	cmple	r4, r0, lsl #6
    b328:	stceq	6, cr15, [r4, #-52]!	; 0xffffffcc
    b32c:	svchi	0x00f0e8bd
    b330:	stmdavc	r1, {r3, r4, r6, sl, lr}
    b334:			; <UNDEFINED> instruction: 0xf43f2900
    b338:	bl	27710c <ftello64@plt+0x274eb8>
    b33c:	andcs	r0, r0, #1792	; 0x700
    b340:			; <UNDEFINED> instruction: 0xf810e003
    b344:	andcc	r1, r1, #1, 30
    b348:	ldmdbcs	pc!, {r0, r4, r5, r7, r8, ip, sp, pc}	; <UNPREDICTABLE>
    b34c:	ldmdbcs	fp, {r2, r3, ip, lr, pc}^
    b350:	stmdbcs	sl!, {r1, r3, ip, lr, pc}
    b354:			; <UNDEFINED> instruction: 0xf89cd008
    b358:			; <UNDEFINED> instruction: 0xf10ce000
    b35c:	strmi	r0, [lr, #3073]	; 0xc01
    b360:	ldrb	sp, [r5, pc, ror #1]
    b364:	blx	fecc935a <ftello64@plt+0xfecc7106>
    b368:	strtmi	r4, [r9], -r3, lsr #12
    b36c:			; <UNDEFINED> instruction: 0xf8cd4630
    b370:			; <UNDEFINED> instruction: 0xf7fec000
    b374:	strb	pc, [ip, fp, ror #25]	; <UNPREDICTABLE>
    b378:	smmla	r1, r7, r4, r4
    b37c:	stmdbvs	r9!, {r3, r5, r8, fp, sp, lr}^
    b380:	movweq	lr, #6736	; 0x1a50
    b384:			; <UNDEFINED> instruction: 0xf04fd0c4
    b388:	ldrmi	r0, [r4], -r0, lsl #20
    b38c:	stmdbvs	fp!, {r0, r3, sp, lr, pc}^
    b390:	stmdbvs	sl!, {r0, sl, ip, sp}
    b394:	bleq	474d8 <ftello64@plt+0x45284>
    b398:	ssatmi	r4, #3, fp, lsl #11
    b39c:	addsmi	fp, r4, #8, 30
    b3a0:	svcvs	0x0033d2b6
    b3a4:	bvc	a53bac <ftello64@plt+0xa51958>
    b3a8:	andne	lr, r2, #3358720	; 0x334000
    b3ac:			; <UNDEFINED> instruction: 0xf8d36b1a
    b3b0:	stmdals	r2, {r3, r5, pc}
    b3b4:	blx	fe8a5c22 <ftello64@plt+0xfe8a39ce>
    b3b8:	blx	fea13fea <ftello64@plt+0xfea11d96>
    b3bc:	strmi	r8, [sl], #-2304	; 0xfffff700
    b3c0:	bl	9cc88 <ftello64@plt+0x9aa34>
    b3c4:	strtmi	r0, [r9], #-264	; 0xfffffef8
    b3c8:	blx	ffc493ca <ftello64@plt+0xffc47176>
    b3cc:	ble	ff7953d4 <ftello64@plt+0xff793180>
    b3d0:			; <UNDEFINED> instruction: 0xf7f6e79f
    b3d4:	svclt	0x0000ecd6
    b3d8:	andeq	r4, r1, r8, lsr #23
    b3dc:	andeq	r0, r0, r0, asr #4
    b3e0:	andeq	r4, r1, r2, ror sl
    b3e4:	ldrlt	fp, [r8, #-456]!	; 0xfffffe38
    b3e8:	bvc	dcc00 <ftello64@plt+0xda9ac>
    b3ec:	strcs	fp, [r0, #-339]	; 0xfffffead
    b3f0:	bl	e5584 <ftello64@plt+0xe3330>
    b3f4:	strcc	r0, [r1, #-965]	; 0xfffffc3b
    b3f8:			; <UNDEFINED> instruction: 0xf7ff6858
    b3fc:	bvc	90b3d0 <ftello64@plt+0x90917c>
    b400:	ldmle	r5!, {r0, r1, r3, r5, r7, r9, lr}^
    b404:			; <UNDEFINED> instruction: 0xf7f66860
    b408:	stmiavs	r0!, {r1, r2, r3, r5, r6, sl, fp, sp, lr, pc}^
    b40c:	stcl	7, cr15, [sl], #-984	; 0xfffffc28
    b410:	pop	{r5, r9, sl, lr}
    b414:			; <UNDEFINED> instruction: 0xf7f64038
    b418:	ldrbmi	fp, [r0, -r3, ror #24]!
    b41c:	svcmi	0x00f0e92d
    b420:	stfs	f2, [sp, #-80]!	; 0xffffffb0
    b424:	andcs	r8, r1, r2, lsl #22
    b428:	stccs	8, cr15, [ip], #892	; 0x37c
    b42c:	stccc	8, cr15, [ip], #892	; 0x37c
    b430:	stcvs	8, cr15, [ip], #892	; 0x37c
    b434:			; <UNDEFINED> instruction: 0xf8df447a
    b438:	ldrbtmi	r5, [fp], #-3244	; 0xfffff354
    b43c:			; <UNDEFINED> instruction: 0xf8df447e
    b440:	ldmdavs	r2, {r3, r5, r7, sl, fp, lr}
    b444:	ldmdavc	fp, {r0, r2, r6, r7, ip, sp, pc}
    b448:	ldmdbpl	r5!, {r2, r3, r4, r5, r6, sl, lr}^
    b44c:	stmdavs	sp!, {r2, r5, fp, sp, lr}
    b450:			; <UNDEFINED> instruction: 0xf04f9543
    b454:	andls	r0, sl, #0, 10
    b458:			; <UNDEFINED> instruction: 0xf7f6930b
    b45c:	strmi	lr, [r3], lr, asr #23
    b460:			; <UNDEFINED> instruction: 0xf0012800
    b464:	eorcs	r8, r0, sp
    b468:	bmi	446c90 <ftello64@plt+0x444a3c>
    b46c:	stcl	7, cr15, [r4, #-984]	; 0xfffffc28
    b470:	stmdacs	r0, {r2, r9, sl, lr}
    b474:	andhi	pc, sl, r1
    b478:	strmi	r2, [r8], -r1, lsl #2
    b47c:	bl	fef4945c <ftello64@plt+0xfef47208>
    b480:			; <UNDEFINED> instruction: 0x46072110
    b484:			; <UNDEFINED> instruction: 0xf7f62001
    b488:	blx	fee06370 <ftello64@plt+0xfee0411c>
    b48c:	eorcs	pc, r0, #141557760	; 0x8700000
    b490:	ldmdbeq	r6!, {r8, sp}^
    b494:	strtmi	r4, [r0], -r5, lsl #12
    b498:	ldcl	7, cr15, [sl, #984]	; 0x3d8
    b49c:	stccs	0, cr2, [r0, #-4]
    b4a0:	strmi	fp, [r6], -r8, lsl #30
    b4a4:	adcvs	r6, r5, r7, lsr #32
    b4a8:	rscvs	r6, r0, r0, rrx
    b4ac:			; <UNDEFINED> instruction: 0xf0402e00
    b4b0:			; <UNDEFINED> instruction: 0xf8cb86d5
    b4b4:	tstcs	r4, r4
    b4b8:	bl	fe7c9498 <ftello64@plt+0xfe7c7244>
    b4bc:			; <UNDEFINED> instruction: 0xf8cb4604
    b4c0:	stmdacs	r0, {}	; <UNPREDICTABLE>
    b4c4:	cmnhi	r9, r0	; <UNPREDICTABLE>
    b4c8:	stccc	8, cr15, [r0], #-892	; 0xfffffc84
    b4cc:			; <UNDEFINED> instruction: 0xf8db4630
    b4d0:			; <UNDEFINED> instruction: 0xf8df2008
    b4d4:	ldrbtmi	r4, [fp], #-3100	; 0xfffff3e4
    b4d8:	movwcc	r3, #33281	; 0x8201
    b4dc:			; <UNDEFINED> instruction: 0xf8cb447c
    b4e0:	and	r2, r2, r8
    b4e4:	blmi	149638 <ftello64@plt+0x1473e4>
    b4e8:	mcrrne	6, 1, r4, r2, cr0
    b4ec:	mvnsle	r2, r0, lsl #24
    b4f0:			; <UNDEFINED> instruction: 0xf0403002
    b4f4:	addeq	r8, r0, lr, ror r5
    b4f8:	svclt	0x00382801
    b4fc:			; <UNDEFINED> instruction: 0xf7f62001
    b500:			; <UNDEFINED> instruction: 0x4680ecfc
    b504:			; <UNDEFINED> instruction: 0xf0002800
    b508:			; <UNDEFINED> instruction: 0xf8df8151
    b50c:	strbmi	r9, [r5], -r8, ror #23
    b510:	bleq	ff949894 <ftello64@plt+0xff947640>
    b514:	ldrbtmi	r4, [r8], #-1273	; 0xfffffb07
    b518:	stc	7, cr15, [ip], #-984	; 0xfffffc28
    b51c:	bleq	149638 <ftello64@plt+0x1473e4>
    b520:			; <UNDEFINED> instruction: 0xf0002800
    b524:			; <UNDEFINED> instruction: 0xf8598140
    b528:	stmdacs	r0, {r2, r8, r9, sl, fp}
    b52c:	strdvs	sp, [r8], -r4	; <UNPREDICTABLE>
    b530:	ldrdpl	pc, [r0], -r8
    b534:	rsbsle	r2, r0, r0, lsl #26
    b538:	eorlt	pc, r4, sp, asr #17
    b53c:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
    b540:	strmi	r9, [r7], -ip, lsl #8
    b544:	bmi	446dac <ftello64@plt+0x444b58>
    b548:			; <UNDEFINED> instruction: 0xf8cd46c3
    b54c:			; <UNDEFINED> instruction: 0x9608801c
    b550:			; <UNDEFINED> instruction: 0xf04fe041
    b554:			; <UNDEFINED> instruction: 0x462932ff
    b558:			; <UNDEFINED> instruction: 0xf7fc4620
    b55c:			; <UNDEFINED> instruction: 0x4606fddf
    b560:			; <UNDEFINED> instruction: 0xf0002800
    b564:	strbmi	r8, [sl], -lr, asr #8
    b568:			; <UNDEFINED> instruction: 0xf7fd4621
    b56c:	fstmiaxne	r1, {d15-d28}	;@ Deprecated
    b570:			; <UNDEFINED> instruction: 0xf0004602
    b574:	stmdacs	r0, {r1, r3, r4, r5, sl, pc}
    b578:	ldrbthi	pc, [r6], #704	; 0x2c0	; <UNPREDICTABLE>
    b57c:			; <UNDEFINED> instruction: 0xf7f64630
    b580:			; <UNDEFINED> instruction: 0xf8ddebb2
    b584:			; <UNDEFINED> instruction: 0x46218050
    b588:			; <UNDEFINED> instruction: 0xf7fc4640
    b58c:	strmi	pc, [r2], -r5, lsr #29
    b590:			; <UNDEFINED> instruction: 0xf0002800
    b594:	stmdavc	r1, {r3, r8, sl, pc}
    b598:	svclt	0x001e292f
    b59c:	stcge	8, cr15, [r1], {-0}
    b5a0:	rscscc	pc, pc, #0, 2
    b5a4:	ldrsbhi	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    b5a8:			; <UNDEFINED> instruction: 0xf7f64610
    b5ac:	strmi	lr, [r6], -r4, ror #23
    b5b0:			; <UNDEFINED> instruction: 0xf7f64640
    b5b4:	vmovcs.32	d16[0], lr
    b5b8:	strthi	pc, [r3], #-0
    b5bc:			; <UNDEFINED> instruction: 0x1c7b9a07
    b5c0:			; <UNDEFINED> instruction: 0xf8424628
    b5c4:	ldrmi	r6, [pc], -r7, lsr #32
    b5c8:	bl	fe3495a8 <ftello64@plt+0xfe347354>
    b5cc:	svcpl	0x0004f85b
    b5d0:			; <UNDEFINED> instruction: 0xf0002d00
    b5d4:			; <UNDEFINED> instruction: 0xf89580b7
    b5d8:			; <UNDEFINED> instruction: 0xf1baa000
    b5dc:			; <UNDEFINED> instruction: 0xf0400f2f
    b5e0:	stccs	0, cr8, [r0], {165}	; 0xa5
    b5e4:			; <UNDEFINED> instruction: 0x464ad1b5
    b5e8:	strtmi	r4, [r8], -r1, lsr #12
    b5ec:	blx	ff7495e8 <ftello64@plt+0xff747394>
    b5f0:	strmi	r1, [r2], -r3, lsl #25
    b5f4:	strhi	pc, [r1], #-0
    b5f8:	vmlal.s8	q9, d0, d0
    b5fc:			; <UNDEFINED> instruction: 0x462884b3
    b600:			; <UNDEFINED> instruction: 0xf7f64625
    b604:	vmovls.s16	lr, d4[1]
    b608:			; <UNDEFINED> instruction: 0x4655e7d8
    b60c:	eorvs	r9, fp, r7, lsl #22
    b610:	ldrdvc	pc, [r0], -sl
    b614:			; <UNDEFINED> instruction: 0xf0402f00
    b618:			; <UNDEFINED> instruction: 0xf8df80a4
    b61c:	smlattcs	r0, r0, sl, r0
    b620:	andcc	r4, ip, r8, ror r4
    b624:			; <UNDEFINED> instruction: 0xf9c6f7fe
    b628:	stmdacs	r0, {r0, r2, r9, sl, lr}
    b62c:	adcshi	pc, fp, r0
    b630:	ldrdcc	pc, [r0], -r8
    b634:			; <UNDEFINED> instruction: 0xf8dfb38b
    b638:	strbmi	r6, [r7], -r8, asr #21
    b63c:	bls	ff1499c0 <ftello64@plt+0xff14776c>
    b640:	mrc	4, 0, r4, cr8, cr14, {3}
    b644:	ldrbtmi	sl, [r9], #2576	; 0xa10
    b648:	and	r3, r2, r3, lsl #12
    b64c:	svccc	0x0004f857
    b650:	tstcs	r0, fp, lsl r3
    b654:			; <UNDEFINED> instruction: 0x46284652
    b658:			; <UNDEFINED> instruction: 0xf89cf7fd
    b65c:	svceq	0x000cf110
    b660:			; <UNDEFINED> instruction: 0xf0004601
    b664:	stmdacs	r0, {r2, r3, r4, r7, pc}
    b668:			; <UNDEFINED> instruction: 0xf8d9daf0
    b66c:	blcs	197674 <ftello64@plt+0x195420>
    b670:	ldmdavs	sl!, {r2, r3, r5, r6, r7, r8, sl, fp, ip, lr, pc}
    b674:			; <UNDEFINED> instruction: 0xf8df23a5
    b678:			; <UNDEFINED> instruction: 0xf8df0a90
    b67c:	ldrbtmi	ip, [r8], #-2704	; 0xfffff570
    b680:	ldrbtmi	r9, [ip], #514	; 0x202
    b684:	ldrtmi	r9, [r2], -r1
    b688:			; <UNDEFINED> instruction: 0xf8cd2007
    b68c:			; <UNDEFINED> instruction: 0xf7fcc000
    b690:			; <UNDEFINED> instruction: 0xf857ff03
    b694:	blcs	1b2ac <ftello64@plt+0x19058>
    b698:			; <UNDEFINED> instruction: 0xf895d1db
    b69c:	strbeq	r0, [r6, -r7, lsr #32]
    b6a0:	vmvn.i32	<illegal reg q14.5>, #8912896	; 0x00880000
    b6a4:	andcc	r0, r1, r2, asr #1
    b6a8:	stmdacs	r1, {r7}
    b6ac:	andcs	fp, r1, r8, lsr pc
    b6b0:	stc	7, cr15, [r2], #-984	; 0xfffffc28
    b6b4:	stmdacs	r0, {r0, r1, r2, r3, ip, pc}
    b6b8:	ldrbthi	pc, [r1], r0	; <UNPREDICTABLE>
    b6bc:	beq	1447af8 <ftello64@plt+0x14458a4>
    b6c0:			; <UNDEFINED> instruction: 0xf06f4628
    b6c4:	strcs	r0, [r0, -r1, lsl #6]
    b6c8:	tstls	r4, #84934656	; 0x5100000
    b6cc:			; <UNDEFINED> instruction: 0xf7fe9715
    b6d0:	blls	40a664 <ftello64@plt+0x408410>
    b6d4:			; <UNDEFINED> instruction: 0xf0001c44
    b6d8:	blcc	12cd18 <ftello64@plt+0x12aac4>
    b6dc:	bvs	c49a60 <ftello64@plt+0xc4780c>
    b6e0:	stcne	6, cr4, [ip, #-740]!	; 0xfffffd1c
    b6e4:			; <UNDEFINED> instruction: 0x461f447e
    b6e8:	and	r9, r9, r7, lsl #6
    b6ec:	ldrbmi	r6, [r1], -r3, asr #16
    b6f0:			; <UNDEFINED> instruction: 0xf8474628
    b6f4:			; <UNDEFINED> instruction: 0xf7fe3f04
    b6f8:	mcrrne	11, 12, pc, r2, cr15	; <UNPREDICTABLE>
    b6fc:	addhi	pc, sl, r0
    b700:	mlacc	r7, r5, r8, pc	; <UNPREDICTABLE>
    b704:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    b708:			; <UNDEFINED> instruction: 0xf0030759
    b70c:	bl	18c320 <ftello64@plt+0x18a0cc>
    b710:	svclt	0x004c1103
    b714:	strtmi	r6, [r2], -sl, ror #16
    b718:	stmdavs	r9, {r0, r8, r9, fp, sp}^
    b71c:	andcs	pc, r0, r1, lsl #22
    b720:	blcs	c1eb8 <ftello64@plt+0xbfc64>
    b724:	strbhi	pc, [r0, #64]	; 0x40	; <UNPREDICTABLE>
    b728:	strb	r6, [r0, r3, lsl #16]!
    b72c:	strcs	r4, [r0, #-1576]	; 0xfffff9d8
    b730:	b	ff649710 <ftello64@plt+0xff6474bc>
    b734:			; <UNDEFINED> instruction: 0xf7f64628
    b738:			; <UNDEFINED> instruction: 0xf85bead6
    b73c:	stccs	15, cr5, [r0, #-16]
    b740:	svcge	0x0049f47f
    b744:			; <UNDEFINED> instruction: 0x8607e9dd
    b748:	ldrdlt	pc, [r4], -sp	; <UNPREDICTABLE>
    b74c:			; <UNDEFINED> instruction: 0xf8489c0c
    b750:	bllt	119f7f4 <ftello64@plt+0x119d5a0>
    b754:	ldrdvc	pc, [r0], -r8
    b758:			; <UNDEFINED> instruction: 0xf43f2f00
    b75c:			; <UNDEFINED> instruction: 0x46c2af5e
    b760:			; <UNDEFINED> instruction: 0xf85a9607
    b764:	cdpcs	15, 0, cr6, cr0, cr4, {0}
    b768:	svcge	0x004ff43f
    b76c:			; <UNDEFINED> instruction: 0x465546d1
    b770:			; <UNDEFINED> instruction: 0xf845e006
    b774:			; <UNDEFINED> instruction: 0xf8596b04
    b778:	cdpcs	15, 0, cr6, cr0, cr4, {0}
    b77c:	svcge	0x0046f43f
    b780:			; <UNDEFINED> instruction: 0x46304639
    b784:	b	17c9764 <ftello64@plt+0x17c7510>
    b788:	mvnsle	r2, r0, lsl #16
    b78c:			; <UNDEFINED> instruction: 0xf7f64630
    b790:	ldrb	lr, [r0, sl, lsr #21]!
    b794:	andcc	r6, r1, r8, lsr #19
    b798:	svceq	0x0083d086
    b79c:	strtmi	sp, [r8], -r4, lsl #1
    b7a0:			; <UNDEFINED> instruction: 0xf7fe2100
    b7a4:	strbmi	pc, [r0], -r5, lsr #30	; <UNPREDICTABLE>
    b7a8:	stc2	7, cr15, [r8], #-1008	; 0xfffffc10
    b7ac:	stmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    b7b0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    b7b4:	vqrdmulh.s<illegal width 8>	d2, d0, d2
    b7b8:			; <UNDEFINED> instruction: 0xf06f8327
    b7bc:	movwls	r0, #33547	; 0x830b
    b7c0:	ldrdeq	pc, [r0], -fp
    b7c4:	mcr2	7, 0, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    b7c8:	ldrdpl	pc, [r4], -fp
    b7cc:	stmiavs	r8!, {r0, r2, r3, r6, r8, ip, sp, pc}
    b7d0:			; <UNDEFINED> instruction: 0xf7fcb108
    b7d4:	stmdavs	r8!, {r0, r1, r2, r5, sl, fp, ip, sp, lr, pc}
    b7d8:	b	fe1497b8 <ftello64@plt+0xfe147564>
    b7dc:			; <UNDEFINED> instruction: 0xf7f64628
    b7e0:	ldrbmi	lr, [r8], -r2, lsl #21
    b7e4:	b	1fc97c4 <ftello64@plt+0x1fc7570>
    b7e8:			; <UNDEFINED> instruction: 0xf7f64620
    b7ec:			; <UNDEFINED> instruction: 0xf8dfea7c
    b7f0:			; <UNDEFINED> instruction: 0xf8df2928
    b7f4:	ldrbtmi	r3, [sl], #-2288	; 0xfffff710
    b7f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b7fc:	subsmi	r9, sl, r3, asr #22
    b800:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b804:	strbhi	pc, [r9], -r0, asr #32	; <UNPREDICTABLE>
    b808:	sublt	r9, r5, r8, lsl #16
    b80c:	blhi	c6b08 <ftello64@plt+0xc48b4>
    b810:	svchi	0x00f0e8bd
    b814:	bl	f2458 <ftello64@plt+0xf0204>
    b818:	movwcs	r0, #2441	; 0x989
    b81c:	andcc	pc, r0, r9, asr #17
    b820:	mlane	r7, r5, r8, pc	; <UNPREDICTABLE>
    b824:	svclt	0x0054074b
    b828:	biceq	pc, r2, r1, asr #7
    b82c:	stmdbcs	r1, {r0, r3, r5, r7, r8, fp, sp, lr}
    b830:			; <UNDEFINED> instruction: 0xf8dfd906
    b834:	andcs	r3, r4, #232, 16	; 0xe80000
    b838:	ldrbtmi	r9, [fp], #-2063	; 0xfffff7f1
    b83c:	ldc	7, cr15, [lr], {246}	; 0xf6
    b840:	strtmi	r2, [r8], -r0, lsl #2
    b844:	mrc2	7, 6, pc, cr4, cr14, {7}
    b848:			; <UNDEFINED> instruction: 0xf7fc4640
    b84c:	blls	20a7b0 <ftello64@plt+0x20855c>
    b850:	stmiacs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    b854:	adfe	f2, f0, f0
    b858:			; <UNDEFINED> instruction: 0x9108aa90
    b85c:	ldrbtmi	r9, [sl], #-777	; 0xfffffcf7
    b860:	stmiacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    b864:	andsls	r3, r0, #44, 4	; 0xc0000002
    b868:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    b86c:	movwcc	r9, #12807	; 0x3207
    b870:	blls	2704bc <ftello64@plt+0x26e268>
    b874:	svcpl	0x0004f853
    b878:	stccs	3, cr9, [r0, #-36]	; 0xffffffdc
    b87c:	tsthi	r3, r0	; <UNPREDICTABLE>
    b880:	stmiacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    b884:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    b888:	vqrdmulh.s<illegal width 8>	d2, d0, d6
    b88c:	blls	1ec244 <ftello64@plt+0x1e9ff0>
    b890:			; <UNDEFINED> instruction: 0xf8df4628
    b894:			; <UNDEFINED> instruction: 0x26001898
    b898:	ldrls	r3, [r3], -r1, lsl #6
    b89c:	addslt	r4, fp, #2030043136	; 0x79000000
    b8a0:			; <UNDEFINED> instruction: 0xf7f6930c
    b8a4:	strmi	lr, [r7], -r6, ror #24
    b8a8:			; <UNDEFINED> instruction: 0xf0002800
    b8ac:			; <UNDEFINED> instruction: 0xf8df8273
    b8b0:	ldrtmi	r3, [r4], -r0, lsl #17
    b8b4:	movwls	r4, #54395	; 0xd47b
    b8b8:	ldmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    b8bc:	movwls	r4, #58491	; 0xe47b
    b8c0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    b8c4:	bcs	fe44712c <ftello64@plt+0xfe444ed8>
    b8c8:	ldrtmi	r4, [r8], -r1, asr #12
    b8cc:	subshi	pc, r0, sp, asr #17
    b8d0:			; <UNDEFINED> instruction: 0xf832f7f9
    b8d4:	beq	47f9c <ftello64@plt+0x45d48>
    b8d8:	eorshi	pc, r2, #192, 4
    b8dc:	ldrsbls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    b8e0:	sbchi	pc, fp, r0
    b8e4:	mulcc	r0, r9, r8
    b8e8:	blcs	8d90f4 <ftello64@plt+0x8d6ea0>
    b8ec:			; <UNDEFINED> instruction: 0x2123d02d
    b8f0:			; <UNDEFINED> instruction: 0xf7f64648
    b8f4:	tstlt	r8, r4, ror #22
    b8f8:	andhi	pc, r0, r0, lsl #17
    b8fc:	ldrsbls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    b900:			; <UNDEFINED> instruction: 0xf7f64648
    b904:	bl	28664c <ftello64@plt+0x2843f8>
    b908:	strmi	r0, [r0], r0, lsl #20
    b90c:	svceq	0x0000f1b8
    b910:			; <UNDEFINED> instruction: 0xf7f6d00f
    b914:			; <UNDEFINED> instruction: 0xf81aeb2e
    b918:			; <UNDEFINED> instruction: 0xf1082d01
    b91c:	stmdavs	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}
    b920:	andseq	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    b924:	andpl	pc, r0, r0, lsl r4	; <UNPREDICTABLE>
    b928:	pkhbtmi	sp, r8, r3
    b92c:	svceq	0x0000f1b8
    b930:	stfcsd	f5, [r1], {239}	; 0xef
    b934:	andhi	pc, r0, r9, lsl #17
    b938:	stccs	0, cr13, [r2], {63}	; 0x3f
    b93c:	ldmdals	r3, {r4, r8, ip, lr, pc}
    b940:			; <UNDEFINED> instruction: 0xf7fc2400
    b944:	andsls	pc, r3, fp, asr fp	; <UNPREDICTABLE>
    b948:	strbmi	lr, [r8], -sl
    b94c:	stmib	sl, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b950:	stccs	7, cr14, [r1], {182}	; 0xb6
    b954:	andeq	pc, r8, r9, lsl #16
    b958:	stccs	0, cr13, [r2], {118}	; 0x76
    b95c:	tstlt	ip, lr, asr #32
    b960:			; <UNDEFINED> instruction: 0xf7f69814
    b964:	str	lr, [fp, r0, asr #19]!
    b968:	stmdavc	fp, {r2, r4, r8, fp, ip, pc}
    b96c:	teqle	ip, r0, lsr #22
    b970:			; <UNDEFINED> instruction: 0x37c4f8df
    b974:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    b978:			; <UNDEFINED> instruction: 0xddf12b03
    b97c:	sbfxcs	pc, pc, #17, #29
    b980:	ldceq	0, cr15, [r6], {79}	; 0x4f
    b984:	sbfxcc	pc, pc, #17, #25
    b988:	sfmeq	f7, 1, [r0], {196}	; 0xc4
    b98c:	sbfxeq	pc, pc, #17, #21
    b990:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    b994:	ldrbtmi	r3, [r8], #-556	; 0xfffffdd4
    b998:	tstls	r5, r3, lsl #6
    b99c:	tstvc	r2, pc, asr #8	; <UNPREDICTABLE>
    b9a0:	strtmi	r9, [sl], -r3, lsl #4
    b9a4:	ldrtmi	r9, [r3], -r1, lsl #6
    b9a8:	strtmi	r9, [r0], -r4
    b9ac:	tstcs	r4, r2, lsl #2
    b9b0:	andgt	pc, r0, sp, asr #17
    b9b4:	ldc2	7, cr15, [r6], #-1004	; 0xfffffc14
    b9b8:	blls	385908 <ftello64@plt+0x3836b4>
    b9bc:	blcs	e5a30 <ftello64@plt+0xe37dc>
    b9c0:	blls	3c30bc <ftello64@plt+0x3c0e68>
    b9c4:	bls	45d2cc <ftello64@plt+0x45b078>
    b9c8:	movwls	r2, #16644	; 0x4104
    b9cc:	andls	r9, r1, #16, 22	; 0x4000
    b9d0:	andvc	pc, r6, #1325400064	; 0x4f000000
    b9d4:	strtmi	r9, [sl], -r2, lsl #4
    b9d8:	tstcs	r6, #201326592	; 0xc000000
    b9dc:	movweq	pc, #708	; 0x2c4	; <UNPREDICTABLE>
    b9e0:	ldrtmi	r9, [r3], -r0, lsl #6
    b9e4:	ldc2	7, cr15, [lr], {251}	; 0xfb
    b9e8:	ldmdage	r3, {r0, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    b9ec:	blx	ff1499e4 <ftello64@plt+0xff147790>
    b9f0:	beq	480b8 <ftello64@plt+0x45e64>
    b9f4:			; <UNDEFINED> instruction: 0x81a4f2c0
    b9f8:	ldr	r2, [r1, r1, lsl #8]!
    b9fc:	ldmdavc	r3, {r2, r4, r9, fp, ip, pc}
    ba00:	eorsle	r2, r1, r0, lsr #22
    ba04:			; <UNDEFINED> instruction: 0x3740f8df
    ba08:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    ba0c:	vldrle	d2, [r6, #12]
    ba10:	tstcs	r6, r5, lsl #4
    ba14:			; <UNDEFINED> instruction: 0x3734f8df
    ba18:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    ba1c:			; <UNDEFINED> instruction: 0x2730f8df
    ba20:			; <UNDEFINED> instruction: 0x4730f8df
    ba24:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    ba28:	ldrbtmi	r3, [ip], #-812	; 0xfffffcd4
    ba2c:	tstls	r0, r3, lsl #4
    ba30:	tstvc	lr, pc, asr #8	; <UNPREDICTABLE>
    ba34:	ldrtmi	r9, [r3], -r3, lsl #6
    ba38:	strtmi	r9, [sl], -r1, lsl #4
    ba3c:	tstcs	r4, r2, lsl #2
    ba40:			; <UNDEFINED> instruction: 0xf7fb9404
    ba44:	ldrb	pc, [sl, -pc, ror #23]!	; <UNPREDICTABLE>
    ba48:	ldmdavc	r3, {r2, r4, r9, fp, ip, pc}
    ba4c:	svclt	0x00182b20
    ba50:	bicle	r4, sl, r1, lsl r6
    ba54:	ldrbmi	r9, [r8], -r7, lsl #22
    ba58:	strcs	r9, [r2], #-2323	; 0xfffff6ed
    ba5c:	movwls	r9, #1537	; 0x601
    ba60:			; <UNDEFINED> instruction: 0xf7fb462b
    ba64:	ldrb	pc, [fp, -r3, lsr #25]!	; <UNPREDICTABLE>
    ba68:	ldrbmi	r9, [r8], -r7, lsl #22
    ba6c:			; <UNDEFINED> instruction: 0x96019913
    ba70:	strtmi	r9, [fp], -r0, lsl #6
    ba74:	ldc2	7, cr15, [sl], {251}	; 0xfb
    ba78:			; <UNDEFINED> instruction: 0x4648e772
    ba7c:	ldmdb	r2!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ba80:			; <UNDEFINED> instruction: 0xf0002c01
    ba84:	ldmdals	r3, {r0, r2, r3, r7, r8, pc}
    ba88:			; <UNDEFINED> instruction: 0xf7fcb108
    ba8c:			; <UNDEFINED> instruction: 0x4638fab7
    ba90:	mrc2	7, 0, pc, cr0, cr14, {7}
    ba94:	movwls	r9, #31500	; 0x7b0c
    ba98:			; <UNDEFINED> instruction: 0xf8539b09
    ba9c:	movwls	r5, #40708	; 0x9f04
    baa0:			; <UNDEFINED> instruction: 0xf47f2d00
    baa4:			; <UNDEFINED> instruction: 0xf8dbaeed
    baa8:	cdp	0, 1, cr4, cr8, cr4, {0}
    baac:			; <UNDEFINED> instruction: 0xb124aa90
    bab0:	tstlt	r0, r0, lsr #17
    bab4:	blx	fedc9aac <ftello64@plt+0xfedc7858>
    bab8:			; <UNDEFINED> instruction: 0xf8df60a0
    babc:	ldrbtmi	r4, [ip], #-1692	; 0xfffff964
    bac0:	blcs	1a5b54 <ftello64@plt+0x1a3900>
    bac4:			; <UNDEFINED> instruction: 0x81b3f300
    bac8:	blcs	326f8 <ftello64@plt+0x304a4>
    bacc:	subhi	pc, r6, #0
    bad0:	pkhtbcs	pc, r8, pc, asr #17	; <UNPREDICTABLE>
    bad4:	mvnscc	pc, #79	; 0x4f
    bad8:	beq	447340 <ftello64@plt+0x4450ec>
    badc:	ldrbtmi	r9, [sl], #-2314	; 0xfffff6f6
    bae0:	blx	749ada <ftello64@plt+0x747886>
    bae4:	stmdacs	r0, {r2, r9, sl, lr}
    bae8:	bicshi	pc, sl, #0
    baec:	stc2l	7, cr15, [r0], #-1012	; 0xfffffc0c
    baf0:	tstcs	r0, r8, lsr #4
    baf4:			; <UNDEFINED> instruction: 0xf7f64650
    baf8:	subcs	lr, r0, #172, 20	; 0xac000
    bafc:	ldmdage	r3!, {r8, sp}
    bb00:	subslt	pc, r4, sp, asr #17
    bb04:	b	fe949ae4 <ftello64@plt+0xfe947890>
    bb08:			; <UNDEFINED> instruction: 0x3654f8df
    bb0c:	andcs	r2, r0, #245	; 0xf5
    bb10:	eorseq	lr, r1, #3358720	; 0x334000
    bb14:	mcrge	4, 1, r4, cr15, cr11, {3}
    bb18:	ldm	r3, {r4, r6, r9, sp}
    bb1c:	cmpcs	r0, #3
    bb20:	tstcs	r8, #-738197504	; 0xd4000000
    bb24:	tstcs	r0, #-603979776	; 0xdc000000
    bb28:	andeq	lr, r3, r6, lsl #17
    bb2c:			; <UNDEFINED> instruction: 0xf8db4650
    bb30:	teqls	r9, #0
    bb34:	teqls	fp, #32, 6	; 0x80000000
    bb38:	stmib	sp, {r8, r9, sp}^
    bb3c:			; <UNDEFINED> instruction: 0xf7f82316
    bb40:	stmdavc	r3!, {r0, r1, r3, r4, r6, r8, fp, ip, sp, lr, pc}
    bb44:			; <UNDEFINED> instruction: 0xf0002b00
    bb48:			; <UNDEFINED> instruction: 0xf8df814a
    bb4c:			; <UNDEFINED> instruction: 0x46201618
    bb50:			; <UNDEFINED> instruction: 0xf7fa4479
    bb54:	stmdacs	r0, {r0, r3, r5, r6, r9, fp, ip, sp, lr, pc}
    bb58:	mrshi	pc, (UNDEF: 65)	; <UNPREDICTABLE>
    bb5c:			; <UNDEFINED> instruction: 0xf7f64620
    bb60:	sxtab16mi	lr, r0, lr, ror #16
    bb64:			; <UNDEFINED> instruction: 0xf0002800
    bb68:	stmdavc	r3, {r1, r3, r4, r5, r8, pc}
    bb6c:			; <UNDEFINED> instruction: 0xf0002b00
    bb70:			; <UNDEFINED> instruction: 0xf7fc8136
    bb74:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r9, fp, ip, sp, lr, pc}
    bb78:	teqhi	r1, r0, asr #32	; <UNPREDICTABLE>
    bb7c:	strbmi	r2, [r0], -pc, lsr #2
    bb80:	stmia	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bb84:	svccs	0x00007807
    bb88:	msrhi	CPSR_fc, r0, asr #32
    bb8c:	andeq	lr, r8, r0, lsr #23
    bb90:	svcpl	0x0080f5b0
    bb94:	msrhi	SP_svc, r0
    bb98:			; <UNDEFINED> instruction: 0xf7f64620
    bb9c:	andcc	lr, r9, r4, lsl #20
    bba0:	stmib	sl!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bba4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    bba8:	strhi	pc, [r2], #0
    bbac:	andeq	lr, r4, #168, 22	; 0x2a000
    bbb0:			; <UNDEFINED> instruction: 0xf7f64621
    bbb4:			; <UNDEFINED> instruction: 0xf8dfe9c6
    bbb8:			; <UNDEFINED> instruction: 0x464135b0
    bbbc:	ldmdahi	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    bbc0:	blcc	c9c48 <ftello64@plt+0xc79f4>
    bbc4:	ldm	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bbc8:	strcs	pc, [r0, #2271]!	; 0x8df
    bbcc:	ldrbtmi	r4, [sl], #-1593	; 0xfffff9c7
    bbd0:			; <UNDEFINED> instruction: 0x46038897
    bbd4:	ldmibvc	r2, {r4, fp, sp, lr}
    bbd8:	mulsvs	r8, pc, r0	; <UNPREDICTABLE>
    bbdc:	orrsvc	r4, sl, r8, lsr #12
    bbe0:	blx	ffac9bda <ftello64@plt+0xffac7986>
    bbe4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    bbe8:	rscshi	pc, sl, #0
    bbec:			; <UNDEFINED> instruction: 0xf7f6203f
    bbf0:	vst1.64	{d30-d31}, [pc :128], sl
    bbf4:	strmi	r2, [r0], r0, lsl #2
    bbf8:			; <UNDEFINED> instruction: 0xf7f64628
    bbfc:	strmi	lr, [r7], -r4, lsr #18
    bc00:	andeq	pc, r8, r8, asr #7
    bc04:	b	ff7c9be4 <ftello64@plt+0xff7c7990>
    bc08:			; <UNDEFINED> instruction: 0xf2c02f00
    bc0c:			; <UNDEFINED> instruction: 0xf8df81d5
    bc10:	ldrtmi	r1, [r8], -r0, ror #10
    bc14:			; <UNDEFINED> instruction: 0xf7f54479
    bc18:	strmi	lr, [r0], sl, ror #31
    bc1c:			; <UNDEFINED> instruction: 0xf0002800
    bc20:	tstcs	r2, lr, asr #4
    bc24:	b	849c04 <ftello64@plt+0x8479b0>
    bc28:	rscscc	pc, pc, pc, asr #32
    bc2c:	subshi	pc, r0, sp, asr #17
    bc30:			; <UNDEFINED> instruction: 0xf936f7f8
    bc34:			; <UNDEFINED> instruction: 0xf7fe2000
    bc38:	ldmdals	r4, {r0, r2, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    bc3c:	b	cc9c1c <ftello64@plt+0xcc79c8>
    bc40:	orrsvc	pc, r2, pc, asr #8
    bc44:	bl	49c24 <ftello64@plt+0x479d0>
    bc48:	ldmdals	r4, {r8, r9, sl, sp}
    bc4c:	movwcs	r2, #592	; 0x250
    bc50:			; <UNDEFINED> instruction: 0xf7f69700
    bc54:	adcsmi	lr, r8, #335872	; 0x52000
    bc58:			; <UNDEFINED> instruction: 0xf8dbdb39
    bc5c:	ldrbmi	r1, [r0], -r0
    bc60:			; <UNDEFINED> instruction: 0xffd4f7f7
    bc64:	ldmdals	r4, {r0, r1, r9, sl, lr}
    bc68:	teqcc	sp, sp, asr #19
    bc6c:	b	ffcc9c4c <ftello64@plt+0xffcc79f8>
    bc70:	ldrdcc	pc, [r4], -fp
    bc74:	ldmdacc	r0, {r0, r9, sp}^
    bc78:	mvnscc	pc, r1, asr #2
    bc7c:	teqeq	pc, sp, asr #19
    bc80:	ldrdeq	lr, [r0, -r3]
    bc84:			; <UNDEFINED> instruction: 0xf7f69b14
    bc88:			; <UNDEFINED> instruction: 0xf8dbe8e4
    bc8c:	ldmdals	r4, {r2, ip, sp}
    bc90:	stmib	sp, {r0, r1, r3, r4, r6, fp, sp, lr}^
    bc94:			; <UNDEFINED> instruction: 0xf7f63741
    bc98:	andcs	lr, r0, #909312	; 0xde000
    bc9c:	strls	r2, [r0, -r0, lsl #6]
    bca0:	ldmdals	r4, {r7, r9, sl, lr}
    bca4:	sbchi	pc, ip, sp, asr #17
    bca8:	teqls	r4, r7, lsl #2
    bcac:	b	949c8c <ftello64@plt+0x947a38>
    bcb0:	blle	31c798 <ftello64@plt+0x31a544>
    bcb4:	andcs	r9, r1, #20, 22	; 0x5000
    bcb8:			; <UNDEFINED> instruction: 0x46302150
    bcbc:	stmia	r8, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bcc0:			; <UNDEFINED> instruction: 0xf7f69814
    bcc4:	andls	lr, r9, r6, lsl r8
    bcc8:			; <UNDEFINED> instruction: 0xf0002800
    bccc:			; <UNDEFINED> instruction: 0xf7f681c1
    bcd0:			; <UNDEFINED> instruction: 0x4603e994
    bcd4:	ldmdavs	pc, {r2, r4, fp, ip, pc}	; <UNPREDICTABLE>
    bcd8:	ldmib	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bcdc:			; <UNDEFINED> instruction: 0xf7f64628
    bce0:			; <UNDEFINED> instruction: 0x4628e870
    bce4:	svc	0x00fef7f5
    bce8:	vpmax.f32	d2, d0, d0
    bcec:			; <UNDEFINED> instruction: 0xf8df83e7
    bcf0:	strcs	r8, [r0, -r4, lsl #9]
    bcf4:	ldrbtmi	r9, [r8], #1810	; 0x712
    bcf8:	ldrdcc	pc, [r0], -r8
    bcfc:			; <UNDEFINED> instruction: 0xf0002b00
    bd00:	vst4.8	{d24,d26,d28,d30}, [pc :256]
    bd04:	strtmi	r1, [r0], -r2, lsr #2
    bd08:	ldm	r8, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bd0c:	vmull.p8	<illegal reg q0.5>, d0, d5
    bd10:			; <UNDEFINED> instruction: 0xf7f68175
    bd14:	stmdavs	r6, {r1, r4, r5, r6, r8, fp, sp, lr, pc}
    bd18:			; <UNDEFINED> instruction: 0x46284276
    bd1c:			; <UNDEFINED> instruction: 0xf8c0f7f8
    bd20:	tstlt	r8, r2, lsl r8
    bd24:	b	c49d04 <ftello64@plt+0xc47ab0>
    bd28:			; <UNDEFINED> instruction: 0xf7fc4620
    bd2c:	vmlscs.f64	d15, d16, d17
    bd30:			; <UNDEFINED> instruction: 0x9608bfb8
    bd34:	teqhi	r0, r0, lsl #5	; <UNPREDICTABLE>
    bd38:			; <UNDEFINED> instruction: 0xf7fc980f
    bd3c:	ldr	pc, [pc, #-2399]!	; b3e5 <ftello64@plt+0x9191>
    bd40:			; <UNDEFINED> instruction: 0xf7f59814
    bd44:	ldmdals	r3, {r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    bd48:	b	f297c <ftello64@plt+0xf0728>
    bd4c:	ldrdlt	r7, [r8, -sl]
    bd50:			; <UNDEFINED> instruction: 0xf954f7fc
    bd54:	ldrtmi	r9, [r8], -r8, lsl #22
    bd58:	svclt	0x00182c00
    bd5c:	movwls	r4, #34387	; 0x8653
    bd60:	stc2	7, cr15, [r8], #1016	; 0x3f8
    bd64:			; <UNDEFINED> instruction: 0xf8dfe696
    bd68:	vqshl.s8	d18, d0, d0
    bd6c:			; <UNDEFINED> instruction: 0xf8df236f
    bd70:	tstcs	r0, ip, lsl #8
    bd74:	andls	r4, r1, #2046820352	; 0x7a000000
    bd78:	strcs	pc, [r4], #-2271	; 0xfffff721
    bd7c:	strls	r4, [r2, #-1148]	; 0xfffffb84
    bd80:	ldrbtmi	r3, [sl], #-1056	; 0xfffffbe0
    bd84:	andcc	r2, r3, #7
    bd88:			; <UNDEFINED> instruction: 0xf7fc9400
    bd8c:	blls	28aba8 <ftello64@plt+0x288954>
    bd90:	ldrb	r6, [ip, #-2077]!	; 0xfffff7e3
    bd94:	ldmdb	r0!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bd98:			; <UNDEFINED> instruction: 0xf1c16801
    bd9c:	ldrb	r0, [r2, r0, lsl #20]
    bda0:	ldrbtmi	r4, [fp], #-3064	; 0xfffff408
    bda4:	blcs	e5e18 <ftello64@plt+0xe3bc4>
    bda8:	mcrge	7, 3, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
    bdac:	ldclmi	6, cr4, [r6], #168	; 0xa8
    bdb0:			; <UNDEFINED> instruction: 0x46334df6
    bdb4:	bicsgt	pc, r8, #14614528	; 0xdf0000
    bdb8:	ldrbtmi	r4, [sp], #-1148	; 0xfffffb84
    bdbc:	ldrbtmi	r3, [ip], #1068	; 0x42c
    bdc0:	strls	r3, [r3], #-1283	; 0xfffffafd
    bdc4:	vmin.s8	q10, q0, q0
    bdc8:	tstcs	r4, r7, asr #8
    bdcc:	andge	pc, r0, sp, asr #17
    bdd0:			; <UNDEFINED> instruction: 0xf8cd9501
    bdd4:	strls	ip, [r2], #-16
    bdd8:	blx	949dcc <ftello64@plt+0x947b78>
    bddc:			; <UNDEFINED> instruction: 0xf04fe653
    bde0:			; <UNDEFINED> instruction: 0xf06f37ff
    bde4:			; <UNDEFINED> instruction: 0x46380815
    bde8:	ldrtmi	lr, [r0], -pc, ror #1
    bdec:			; <UNDEFINED> instruction: 0xf7f59514
    bdf0:	strcs	lr, [r0, #-3962]	; 0xfffff086
    bdf4:			; <UNDEFINED> instruction: 0xf7ff9e14
    bdf8:	strtmi	fp, [lr], -r1, ror #23
    bdfc:			; <UNDEFINED> instruction: 0xf7ff4625
    be00:	movwcs	fp, #7133	; 0x1bdd
    be04:	ldr	r9, [r5], #776	; 0x308
    be08:	vst2.<illegal width 64>	{d20-d21}, [pc :128], r2
    be0c:	bmi	ff8a8a80 <ftello64@plt+0xff8a682c>
    be10:	tsteq	fp, pc, rrx	; <UNPREDICTABLE>
    be14:	ldrbtmi	r4, [r8], #-3553	; 0xfffff21f
    be18:	eorcc	r4, r0, sl, ror r4
    be1c:	andcc	r4, r3, #2097152000	; 0x7d000000
    be20:	streq	lr, [r0, #-2509]	; 0xfffff633
    be24:			; <UNDEFINED> instruction: 0xf7fc2003
    be28:	andls	pc, r8, r7, lsr fp	; <UNPREDICTABLE>
    be2c:	bmi	ff745154 <ftello64@plt+0xff742f00>
    be30:	cmncs	r7, #64, 4	; <UNPREDICTABLE>
    be34:	ldrdcs	r4, [r0, -fp]
    be38:	ldrbtmi	r4, [sl], #-4059	; 0xfffff025
    be3c:	andcc	r4, r3, #2113929216	; 0x7e000000
    be40:			; <UNDEFINED> instruction: 0x3620447f
    be44:	stmib	sp, {r0, r1, r2, sp}^
    be48:	andls	r6, r7, #0, 14
    be4c:	blx	949e46 <ftello64@plt+0x947bf2>
    be50:	blcs	1a5ee4 <ftello64@plt+0x1a3c90>
    be54:	mrcge	7, 1, APSR_nzcv, cr8, cr15, {3}
    be58:	ldrdeq	pc, [r8], -fp
    be5c:	ldmibmi	r3, {r2, r4, r8, r9, sl, sp}^
    be60:	tstvc	lr, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    be64:	blx	1f268a <ftello64@plt+0x1f0436>
    be68:	ldrbtmi	pc, [r9], #-3072	; 0xfffff400	; <UNPREDICTABLE>
    be6c:	andcs	r9, r7, r3
    be70:	tstcs	r0, r1, lsl #2
    be74:			; <UNDEFINED> instruction: 0xf8cd9600
    be78:			; <UNDEFINED> instruction: 0xf7fcc008
    be7c:	stmdavs	r3!, {r0, r2, r3, r8, r9, fp, ip, sp, lr, pc}
    be80:			; <UNDEFINED> instruction: 0xf77f2b06
    be84:			; <UNDEFINED> instruction: 0xf8dbae21
    be88:	vhadd.s8	d28, d0, d12
    be8c:	stmiami	r8, {r1, r3, r4, r5, r6, r8, r9, sp}^
    be90:	bls	1d4298 <ftello64@plt+0x1d2044>
    be94:			; <UNDEFINED> instruction: 0xf8cd4478
    be98:	andls	ip, r1, ip
    be9c:	vstmiaeq	ip, {s29-s107}
    bea0:	strls	r2, [r0], -r7
    bea4:	andgt	pc, r8, sp, asr #17
    bea8:	blx	ffdc9ea0 <ftello64@plt+0xffdc7c4c>
    beac:	blcs	1a5f40 <ftello64@plt+0x1a3cec>
    beb0:	mcrge	7, 0, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
    beb4:			; <UNDEFINED> instruction: 0x0010f8db
    beb8:	tstvc	pc, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    bebc:	bls	1de5b8 <ftello64@plt+0x1dc364>
    bec0:			; <UNDEFINED> instruction: 0xf700fb07
    bec4:	andls	r4, r3, r9, ror r4
    bec8:	tstls	r1, r7
    becc:	strls	r2, [r0], -r0, lsl #2
    bed0:			; <UNDEFINED> instruction: 0xf7fc9702
    bed4:	stmdavs	r3!, {r0, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    bed8:			; <UNDEFINED> instruction: 0xf77f2b06
    bedc:			; <UNDEFINED> instruction: 0xf8dbadf5
    bee0:	vhadd.s8	d23, d0, d4
    bee4:	ldmmi	r4!, {r1, r2, r3, r4, r5, r6, r8, r9, sp}
    bee8:	bls	1d42f0 <ftello64@plt+0x1d209c>
    beec:	ldrbtmi	r6, [r8], #-2175	; 0xfffff781
    bef0:	andvs	lr, r0, sp, asr #19
    bef4:	strls	r2, [r2, -r7]
    bef8:	blx	ff3c9ef0 <ftello64@plt+0xff3c7c9c>
    befc:	blcs	1a5f90 <ftello64@plt+0x1a3d3c>
    bf00:	stclge	7, cr15, [r2, #508]!	; 0x1fc
    bf04:	ldrdvc	pc, [r4], -fp
    bf08:	msrvc	CPSR_, #1325400064	; 0x4f000000
    bf0c:	adcgt	pc, ip, #14614528	; 0xdf0000
    bf10:	bls	1d4318 <ftello64@plt+0x1d20c4>
    bf14:	ldrbtmi	r6, [ip], #2360	; 0x938
    bf18:	andcs	r9, r7, r3
    bf1c:			; <UNDEFINED> instruction: 0x9600697f
    bf20:	andgt	pc, r4, sp, asr #17
    bf24:			; <UNDEFINED> instruction: 0xf7fc9702
    bf28:	stmdavs	r3!, {r0, r1, r2, r4, r5, r7, r9, fp, ip, sp, lr, pc}
    bf2c:			; <UNDEFINED> instruction: 0xf77f2b06
    bf30:			; <UNDEFINED> instruction: 0xf8dbadcb
    bf34:	vhadd.s8	d23, d0, d4
    bf38:	stmiami	r1!, {r1, r7, r8, r9, sp}
    bf3c:	bls	1d4344 <ftello64@plt+0x1d20f0>
    bf40:	ldrbtmi	r6, [r8], #-2556	; 0xfffff604
    bf44:	ldmibvs	ip!, {r0, r1, sl, ip, pc}
    bf48:	andvs	lr, r0, sp, asr #19
    bf4c:	strls	r2, [r2], #-7
    bf50:	blx	fe8c9f48 <ftello64@plt+0xfe8c7cf4>
    bf54:	blcs	32b84 <ftello64@plt+0x30930>
    bf58:	cfldrsge	mvf15, [sl, #508]!	; 0x1fc
    bf5c:	ldrbtmi	r4, [fp], #-2969	; 0xfffff467
    bf60:	ldr	r9, [r5, #778]!	; 0x30a
    bf64:	strtmi	r4, [r5], -lr, lsr #12
    bf68:	andls	r4, sp, #48, 12	; 0x3000000
    bf6c:	mrc	7, 5, APSR_nzcv, cr10, cr5, {7}
    bf70:	blls	2327ac <ftello64@plt+0x230558>
    bf74:	svclt	0x0008320c
    bf78:	movwls	r2, #33537	; 0x8301
    bf7c:	bllt	ff6c9f80 <ftello64@plt+0xff6c7d2c>
    bf80:	ldrbcc	pc, [pc, #79]!	; bfd7 <ftello64@plt+0x9d83>	; <UNPREDICTABLE>
    bf84:			; <UNDEFINED> instruction: 0xf7f74628
    bf88:	ldmdals	r2, {r0, r1, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    bf8c:			; <UNDEFINED> instruction: 0xf7f6b108
    bf90:			; <UNDEFINED> instruction: 0x4620e8fc
    bf94:	blx	feb49f8c <ftello64@plt+0xfeb47d38>
    bf98:	b	cf2bc0 <ftello64@plt+0xcf096c>
    bf9c:	svclt	0x00280320
    bfa0:	movwls	r4, #34307	; 0x8603
    bfa4:	andls	lr, sp, r8, asr #13
    bfa8:			; <UNDEFINED> instruction: 0xf7f54640
    bfac:	bls	387a24 <ftello64@plt+0x3857d0>
    bfb0:	ldrmi	r4, [r5], -lr, lsr #12
    bfb4:	bllt	c9fb8 <ftello64@plt+0xc7d64>
    bfb8:	ldmda	lr, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bfbc:	blcs	25fd0 <ftello64@plt+0x23d7c>
    bfc0:	stmdaeq	r0, {r0, r1, r6, r7, r8, ip, sp, lr, pc}
    bfc4:	rsbshi	pc, sp, #64, 6
    bfc8:			; <UNDEFINED> instruction: 0xf7f74640
    bfcc:	strtmi	pc, [r8], -r9, ror #30
    bfd0:	mcr	7, 4, pc, cr8, cr5, {7}	; <UNPREDICTABLE>
    bfd4:			; <UNDEFINED> instruction: 0xf7fe2000
    bfd8:	blmi	1f0ad94 <ftello64@plt+0x1f08b40>
    bfdc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    bfe0:	mrrcle	11, 0, r2, r9, cr2
    bfe4:	stmdaeq	r0, {r3, r6, r7, r8, ip, sp, lr, pc}
    bfe8:			; <UNDEFINED> instruction: 0xf088fa5f
    bfec:	movwls	r4, #33347	; 0x8243
    bff0:	svceq	0x0083e6a2
    bff4:	bge	20090f8 <ftello64@plt+0x2006ea4>
    bff8:	bllt	ff649ffc <ftello64@plt+0xff647da8>
    bffc:			; <UNDEFINED> instruction: 0x46294652
    c000:			; <UNDEFINED> instruction: 0xf7f52003
    c004:	stmdacs	r0, {r1, r2, r3, r8, r9, sl, fp, sp, lr, pc}
    c008:	mcrge	6, 4, pc, cr3, cr15, {7}	; <UNPREDICTABLE>
    c00c:	ldrdeq	pc, [r0], -r8
    c010:	blls	636460 <ftello64@plt+0x63420c>
    c014:			; <UNDEFINED> instruction: 0xf7f64622
    c018:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, fp, sp, lr, pc}
    c01c:	rscshi	pc, r0, r0, lsl #5
    c020:	svc	0x00eaf7f5
    c024:	cdpcs	8, 0, cr6, cr2, cr6, {0}
    c028:	rsbsmi	fp, r6, #24, 30	; 0x60
    c02c:			; <UNDEFINED> instruction: 0xf7f6d0aa
    c030:	blmi	19c60f0 <ftello64@plt+0x19c3e9c>
    c034:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    c038:	svclt	0x000c2801
    c03c:	andcs	r2, r4, r3
    c040:	vqsub.u8	d20, d16, d8
    c044:			; <UNDEFINED> instruction: 0xf7f6811d
    c048:	stmdacs	r1, {r1, r5, fp, sp, lr, pc}
    c04c:			; <UNDEFINED> instruction: 0xe664d19a
    c050:			; <UNDEFINED> instruction: 0xf7f59814
    c054:	adcsmi	lr, r8, #40, 28	; 0x280
    c058:	mrcge	6, 1, APSR_nzcv, cr9, cr15, {7}
    c05c:			; <UNDEFINED> instruction: 0xf7f69814
    c060:			; <UNDEFINED> instruction: 0xf7f5e822
    c064:	adcsmi	lr, r8, #220, 26	; 0x3700
    c068:	mrcge	6, 1, APSR_nzcv, cr1, cr15, {7}
    c06c:	strtmi	r4, [r8], -r1, lsr #12
    c070:	svc	0x006cf7f5
    c074:			; <UNDEFINED> instruction: 0xf6ff42b8
    c078:			; <UNDEFINED> instruction: 0xf8dfae2a
    c07c:	ldmdals	r4, {r2, r4, r6, r8, ip, pc}
    c080:			; <UNDEFINED> instruction: 0xf7f644f9
    c084:			; <UNDEFINED> instruction: 0xf8d9e828
    c088:	blcs	198090 <ftello64@plt+0x195e3c>
    c08c:	mrshi	pc, ELR_hyp	; <UNPREDICTABLE>
    c090:			; <UNDEFINED> instruction: 0xf7f54628
    c094:	strt	lr, [sl], -r8, lsr #28
    c098:	strbmi	r4, [r1], -lr, asr #16
    c09c:	vst1.16	{d20-d21}, [pc], lr
    c0a0:	stclmi	3, cr7, [lr, #-140]	; 0xffffff74
    c0a4:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    c0a8:	ldrbtmi	r3, [sp], #-32	; 0xffffffe0
    c0ac:	andcc	r9, r3, #0
    c0b0:	strls	r2, [r2], #-3
    c0b4:			; <UNDEFINED> instruction: 0xf7fc9501
    c0b8:	andls	pc, r8, pc, ror #19
    c0bc:			; <UNDEFINED> instruction: 0xf7f5e63c
    c0c0:	stmdavs	r1, {r2, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    c0c4:			; <UNDEFINED> instruction: 0xf77f2900
    c0c8:	strtmi	sl, [r8], -pc, lsr #27
    c0cc:	stmdaeq	r0, {r0, r6, r7, r8, ip, sp, lr, pc}
    c0d0:	mrc	7, 3, APSR_nzcv, cr6, cr5, {7}
    c0d4:			; <UNDEFINED> instruction: 0xe7784638
    c0d8:	andeq	r5, r1, r0, ror #9
    c0dc:	ldrdeq	r5, [r1], -lr
    c0e0:	andeq	r4, r1, ip, asr #18
    c0e4:	andeq	r0, r0, r0, asr #4
    c0e8:	ldrdeq	r5, [r1], -r4
    c0ec:	andeq	r4, r1, r6, ror r7
    c0f0:	andeq	r3, r0, r8, lsl #27
    c0f4:	andeq	r4, r1, r8, lsr r7
    c0f8:	andeq	r3, r0, r2, ror #26
    c0fc:	andeq	r4, r1, ip, lsr #12
    c100:	ldrdeq	r2, [r0], -r0
    c104:	andeq	r4, r1, r6, ror #19
    c108:	andeq	r3, r0, sl, lsl ip
    c10c:	andeq	r4, r0, sl, asr r1
    c110:	andeq	r4, r1, r8, lsl #6
    c114:	andeq	r4, r1, ip, ror r8
    c118:	muleq	r1, r2, r5
    c11c:			; <UNDEFINED> instruction: 0xffff80e7
    c120:	andeq	r3, r0, lr, ror pc
    c124:	andeq	r1, r0, sl, lsr pc
    c128:	andeq	r4, r1, r8, lsr #15
    c12c:	andeq	r3, r0, r0, ror r0
    c130:	andeq	r4, r1, r8, ror r7
    c134:	andeq	r3, r0, r4, lsl #21
    c138:			; <UNDEFINED> instruction: 0x000146b8
    c13c:	andeq	r3, r0, ip, asr #28
    c140:	andeq	r1, r0, r2, lsl lr
    c144:	andeq	r3, r0, sl, ror #18
    c148:	andeq	r4, r1, r4, lsr #12
    c14c:			; <UNDEFINED> instruction: 0x00003db8
    c150:	andeq	r1, r0, lr, ror sp
    c154:	andeq	r3, r0, lr, asr #18
    c158:	andeq	r4, r1, lr, ror #10
    c15c:	andeq	r3, r0, r2, asr #19
    c160:	andeq	r3, r0, r4, lsr #22
    c164:	andeq	r1, r0, ip, asr r9
    c168:	strdeq	r3, [r0], -r0
    c16c:	andeq	r3, r0, r2, ror #17
    c170:	andeq	r2, r0, ip, asr #24
    c174:	andeq	r4, r1, r6, lsl ip
    c178:	andeq	r3, r0, r8, ror r5
    c17c:	andeq	r3, r0, r0, ror #20
    c180:	andeq	r1, r0, r2, lsr #20
    c184:	andeq	r4, r1, sl, lsl #5
    c188:	andeq	r3, r0, r4, lsr #20
    c18c:	andeq	r1, r0, sl, ror #19
    c190:	andeq	r3, r0, r2, lsl #11
    c194:	andeq	r3, r0, r6, asr #19
    c198:	andeq	r1, r0, ip, lsl #19
    c19c:	andeq	r3, r0, ip, lsr #9
    c1a0:	andeq	r1, r0, sl, ror #18
    c1a4:	andeq	r3, r0, r0, lsr #19
    c1a8:	andeq	r3, r0, r4, ror r5
    c1ac:	andeq	r3, r0, r2, ror #10
    c1b0:	andeq	r3, r0, ip, asr r5
    c1b4:	andeq	r3, r0, r0, asr r5
    c1b8:	andeq	r3, r0, sl, asr #10
    c1bc:	andeq	r3, r0, r2, asr #10
    c1c0:	andeq	r3, r0, sl, lsr r5
    c1c4:	andeq	r3, r0, lr, lsr #6
    c1c8:	andeq	r4, r1, r0, asr r0
    c1cc:	strdeq	r3, [r1], -r8
    c1d0:	andeq	r3, r1, ip, lsr #31
    c1d4:	andeq	r3, r0, r8, lsr r7
    c1d8:	strdeq	r1, [r0], -lr
    c1dc:	andeq	r3, r0, sl, lsr r5
    c1e0:	subcs	r4, r8, #189440	; 0x2e400
    c1e4:	ldmmi	sl!, {r0, r3, r4, r5, r7, r8, fp, lr}
    c1e8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    c1ec:	ldrbtmi	r3, [r8], #-824	; 0xfffffcc8
    c1f0:			; <UNDEFINED> instruction: 0xf7f83103
    c1f4:	svcne	0x001afa47
    c1f8:	andls	r4, r7, #160432128	; 0x9900000
    c1fc:	bllt	38a200 <ftello64@plt+0x387fac>
    c200:	sbcsgt	pc, r0, #14614528	; 0xdf0000
    c204:			; <UNDEFINED> instruction: 0x4619231a
    c208:	ldrbtmi	r2, [ip], #513	; 0x201
    c20c:			; <UNDEFINED> instruction: 0xf8cd4630
    c210:	strls	ip, [r1, #-0]
    c214:	stmda	ip, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c218:			; <UNDEFINED> instruction: 0x46309912
    c21c:	ldc	7, cr15, [lr, #980]	; 0x3d4
    c220:			; <UNDEFINED> instruction: 0xf6bf2800
    c224:	ldrls	sl, [r3, -pc, lsr #29]
    c228:	mcr	7, 7, pc, cr6, cr5, {7}	; <UNPREDICTABLE>
    c22c:	svccs	0x005f6807
    c230:	mcrge	4, 5, pc, cr8, cr15, {1}	; <UNPREDICTABLE>
    c234:	ldmdbge	r3, {r4, r5, r9, sl, lr}
    c238:	ldcl	7, cr15, [lr, #-980]!	; 0xfffffc2c
    c23c:	stmdacs	r0, {r0, r1, r4, r9, sl, fp, ip, pc}
    c240:	tsthi	sl, r0, asr #5	; <UNPREDICTABLE>
    c244:			; <UNDEFINED> instruction: 0x46319812
    c248:	ldcl	7, cr15, [ip], #980	; 0x3d4
    c24c:			; <UNDEFINED> instruction: 0xf0002800
    c250:	ldrtmi	r8, [r0], -pc, lsl #2
    c254:	svc	0x0098f7f5
    c258:			; <UNDEFINED> instruction: 0xe6e8427e
    c25c:			; <UNDEFINED> instruction: 0xf06f4638
    c260:	movwls	r0, #33547	; 0x830b
    c264:	ldc	7, cr15, [lr, #-980]!	; 0xfffffc2c
    c268:			; <UNDEFINED> instruction: 0xf7f54628
    c26c:			; <UNDEFINED> instruction: 0x4620ed3c
    c270:	ldc	7, cr15, [r8, #-980]!	; 0xfffffc2c
    c274:	ldrmi	r2, [ip], -r0, lsl #6
    c278:	andcc	pc, r4, fp, asr #17
    c27c:	blt	fe84a280 <ftello64@plt+0xfe84802c>
    c280:			; <UNDEFINED> instruction: 0x23bc4995
    c284:	svcmi	0x00964a95
    c288:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    c28c:	ldrbtmi	r3, [pc], #-340	; c294 <ftello64@plt+0xa040>
    c290:	andcc	r9, r3, #0, 2
    c294:	strls	r4, [r2], #-1585	; 0xfffff9cf
    c298:			; <UNDEFINED> instruction: 0xf7fc9701
    c29c:			; <UNDEFINED> instruction: 0xe6d2f8fd
    c2a0:	movweq	pc, #45167	; 0xb06f	; <UNPREDICTABLE>
    c2a4:	strb	r9, [r7, #-776]	; 0xfffffcf8
    c2a8:	blx	1c4a2a6 <ftello64@plt+0x1c48052>
    c2ac:	vpmax.s8	d20, d16, d13
    c2b0:			; <UNDEFINED> instruction: 0xf8df13a5
    c2b4:	andcs	lr, r7, r4, lsr r2
    c2b8:	eorsgt	pc, r0, #14614528	; 0xdf0000
    c2bc:	ldrbtmi	r4, [lr], #1146	; 0x47a
    c2c0:	ldrbtmi	r3, [ip], #515	; 0x203
    c2c4:	strbeq	pc, [r8, -lr, lsl #2]	; <UNPREDICTABLE>
    c2c8:	stmib	sp, {r0, r3, r8, fp, ip, pc}^
    c2cc:	andls	r7, sl, #0, 24
    c2d0:			; <UNDEFINED> instruction: 0xf8e2f7fc
    c2d4:	ldrdcc	pc, [r0], -r9
    c2d8:			; <UNDEFINED> instruction: 0xf77f2b06
    c2dc:	stmdals	r7, {r0, r3, r4, r6, r7, r9, sl, fp, sp, pc}
    c2e0:	bicsvc	pc, r3, #1325400064	; 0x4f000000
    c2e4:	andhi	pc, r8, sp, asr #17
    c2e8:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
    c2ec:	andgt	pc, r0, #14614528	; 0xdf0000
    c2f0:	andcs	r9, r7, r3
    c2f4:	bls	29d6ec <ftello64@plt+0x29b498>
    c2f8:	strls	r4, [r0, -r1, asr #12]
    c2fc:	andgt	pc, r4, sp, asr #17
    c300:			; <UNDEFINED> instruction: 0xf7fc9707
    c304:			; <UNDEFINED> instruction: 0xf8d9f8c9
    c308:	blcs	198310 <ftello64@plt+0x1960bc>
    c30c:	mcrge	7, 6, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
    c310:	subscs	r9, r0, r7, lsl #30
    c314:			; <UNDEFINED> instruction: 0x46414b77
    c318:	ldrbtmi	r9, [fp], #-2570	; 0xfffff5f6
    c31c:	stmib	sp, {r8, r9, sl, ip, pc}^
    c320:	vhadd.s8	d19, d0, d1
    c324:	andcs	r1, r7, r7, lsr #7
    c328:			; <UNDEFINED> instruction: 0xf8b6f7fc
    c32c:	ldrdcc	pc, [r0], -r9
    c330:			; <UNDEFINED> instruction: 0xf77f2b06
    c334:			; <UNDEFINED> instruction: 0xf8ddaead
    c338:	vst4.16	{d30-d33}, [pc :128], r0
    c33c:			; <UNDEFINED> instruction: 0xf8dd73d4
    c340:	tstcs	r0, r4, rrx
    c344:	smladeq	lr, lr, fp, lr
    c348:	bl	131ecfc <ftello64@plt+0x131caa8>
    c34c:	bl	5cc384 <ftello64@plt+0x5ca130>
    c350:	bl	100df90 <ftello64@plt+0x100bd3c>
    c354:			; <UNDEFINED> instruction: 0xf8cd000c
    c358:	b	14043a0 <ftello64@plt+0x140214c>
    c35c:			; <UNDEFINED> instruction: 0xf8df08c7
    c360:	smulleq	lr, r0, ip, r1
    c364:	andsgt	pc, r4, sp, asr #17
    c368:	subsvc	lr, r7, r0, asr #20
    c36c:			; <UNDEFINED> instruction: 0xf8df4f64
    c370:	ldrbtmi	ip, [lr], #404	; 0x194
    c374:	ldrbtmi	r4, [pc], #-1146	; c37c <ftello64@plt+0xa128>
    c378:	ldrbtmi	r3, [ip], #515	; 0x203
    c37c:	andhi	pc, r8, sp, asr #17
    c380:	stmdaeq	r8, {r1, r2, r3, r8, ip, sp, lr, pc}^
    c384:	andcs	r9, r7, r3
    c388:	andhi	pc, r0, sp, asr #17
    c38c:	andgt	pc, r4, sp, asr #17
    c390:			; <UNDEFINED> instruction: 0xf7fc9207
    c394:	ldmdavs	fp!, {r0, r7, fp, ip, sp, lr, pc}
    c398:			; <UNDEFINED> instruction: 0xf77f2b06
    c39c:			; <UNDEFINED> instruction: 0xf8ddae79
    c3a0:	vst4.16	{d25-d28}, [pc :128], ip
    c3a4:	ldmdals	sl, {r0, r2, r4, r6, r7, r8, r9, ip, sp, lr}
    c3a8:			; <UNDEFINED> instruction: 0xf8df2100
    c3ac:	b	1404924 <ftello64@plt+0x14026d0>
    c3b0:	bls	1d33dc <ftello64@plt+0x1d1188>
    c3b4:			; <UNDEFINED> instruction: 0x7c10ea4c
    c3b8:	strdls	r4, [r4], -lr
    c3bc:			; <UNDEFINED> instruction: 0xf8cd0100
    c3c0:	stmib	sp, {pc}^
    c3c4:	andcs	r0, r7, r2, lsl #24
    c3c8:	andsls	pc, r4, sp, asr #17
    c3cc:	and	pc, r4, sp, asr #17
    c3d0:			; <UNDEFINED> instruction: 0xf862f7fc
    c3d4:	blcs	1a64c8 <ftello64@plt+0x1a4274>
    c3d8:	mrcge	7, 2, APSR_nzcv, cr10, cr15, {3}
    c3dc:	ldrsbtls	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
    c3e0:	bicsvc	pc, r6, #1325400064	; 0x4f000000
    c3e4:	tstcs	r0, ip, lsl r8
    c3e8:	ldrd	pc, [r0, -pc]!	; <UNPREDICTABLE>
    c3ec:	mcrrne	10, 4, lr, r9, cr15
    c3f0:	b	1332c14 <ftello64@plt+0x13309c0>
    c3f4:	ldrbtmi	r6, [lr], #3280	; 0xcd0
    c3f8:	cmpeq	r0, r4
    c3fc:	andhi	pc, r0, sp, asr #17
    c400:			; <UNDEFINED> instruction: 0x0c02e9cd
    c404:			; <UNDEFINED> instruction: 0xf8cd2007
    c408:			; <UNDEFINED> instruction: 0xf8cd9014
    c40c:			; <UNDEFINED> instruction: 0xf7fce004
    c410:	ldmdavs	fp!, {r0, r1, r6, fp, ip, sp, lr, pc}
    c414:			; <UNDEFINED> instruction: 0xf77f2b06
    c418:			; <UNDEFINED> instruction: 0xf8dbae3b
    c41c:	vst4.8	{d28-d31}, [pc], r4
    c420:			; <UNDEFINED> instruction: 0xf8df73d7
    c424:	smlattcs	r0, ip, r0, lr
    c428:			; <UNDEFINED> instruction: 0xf8dc9a07
    c42c:	ldrbtmi	r0, [lr], #4
    c430:	andhi	pc, r0, sp, asr #17
    c434:	and	pc, r4, sp, asr #17
    c438:	andcs	r9, r7, r2
    c43c:			; <UNDEFINED> instruction: 0xf82cf7fc
    c440:	blcs	1a6534 <ftello64@plt+0x1a42e0>
    c444:	mcrge	7, 1, pc, cr4, cr15, {3}	; <UNPREDICTABLE>
    c448:	andhi	pc, r0, sp, asr #17
    c44c:			; <UNDEFINED> instruction: 0x13aff240
    c450:	ldmdavc	r6, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    c454:	stmdami	pc!, {r8, sp}	; <UNPREDICTABLE>
    c458:	ldrbtmi	r9, [r8], #-2567	; 0xfffff5f9
    c45c:	stmdavc	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    c460:	andcs	r9, r7, r1
    c464:			; <UNDEFINED> instruction: 0xf818f7fc
    c468:			; <UNDEFINED> instruction: 0xf7f54628
    c46c:	ldrt	lr, [lr], #-3132	; 0xfffff3c4
    c470:			; <UNDEFINED> instruction: 0xf7f54630
    c474:	str	lr, [r5, #3722]	; 0xe8a
    c478:			; <UNDEFINED> instruction: 0xf43f2e00
    c47c:	strbt	sl, [r8], sp, ror #29
    c480:	movweq	pc, #45167	; 0xb06f	; <UNPREDICTABLE>
    c484:	movwls	r4, #34308	; 0x8604
    c488:	stmiblt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c48c:	movweq	pc, #45167	; 0xb06f	; <UNPREDICTABLE>
    c490:	andeq	pc, r4, fp, asr #17
    c494:			; <UNDEFINED> instruction: 0xf7ff9308
    c498:			; <UNDEFINED> instruction: 0xf7f5b993
    c49c:	stmdbls	pc, {r1, r4, r5, r6, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    c4a0:			; <UNDEFINED> instruction: 0xf7fe4628
    c4a4:	strbmi	pc, [r0], -r5, lsr #17	; <UNPREDICTABLE>
    c4a8:	stc2	7, cr15, [r8, #1004]!	; 0x3ec
    c4ac:	ldmdblt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c4b0:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    c4b4:	stmdaeq	fp, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
    c4b8:	str	r4, [r6, #1592]	; 0x638
    c4bc:	stmdaeq	r0, {r0, r1, r2, r6, r7, r8, ip, sp, lr, pc}
    c4c0:	strbmi	lr, [r7], -fp, lsl #11
    c4c4:	bllt	fe90a4c8 <ftello64@plt+0xfe908274>
    c4c8:	strdeq	r3, [r0], -r4
    c4cc:	andeq	r3, r0, lr, asr #5
    c4d0:	andeq	r3, r0, r6, ror #5
    c4d4:	andeq	r1, r0, r6, lsl #8
    c4d8:	andeq	r3, r0, r4, asr r5
    c4dc:	ldrdeq	r1, [r0], -sl
    c4e0:	andeq	r3, r0, r6, ror r3
    c4e4:	andeq	r1, r0, r8, ror #9
    c4e8:	andeq	r3, r0, lr, lsl r5
    c4ec:	andeq	r3, r0, sl, lsl r2
    c4f0:	andeq	r3, r0, r0, lsl #4
    c4f4:	strdeq	r3, [r0], -sl
    c4f8:	andeq	r1, r0, r0, lsr r4
    c4fc:	andeq	r3, r0, sl, ror #8
    c500:			; <UNDEFINED> instruction: 0x00013cb6
    c504:			; <UNDEFINED> instruction: 0x000031ba
    c508:	andeq	r3, r0, r4, lsr #3
    c50c:	andeq	r3, r0, lr, lsl #3
    c510:	andeq	r3, r0, lr, ror r1
    c514:	andeq	r3, r0, r2, ror r1
    c518:	strcs	pc, [r4, #-2271]	; 0xfffff721
    c51c:	strcc	pc, [r4, #-2271]	; 0xfffff721
    c520:	push	{r1, r3, r4, r5, r6, sl, lr}
    c524:	strdlt	r4, [fp], r0
    c528:	ldmpl	r3, {r0, r1, r2, r3, r6, fp, sp, lr}^
    c52c:	movwls	r6, #38939	; 0x981b
    c530:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c534:			; <UNDEFINED> instruction: 0xf0002f00
    c538:			; <UNDEFINED> instruction: 0xf8df814a
    c53c:			; <UNDEFINED> instruction: 0xf10d34ec
    c540:	ldrbtmi	r0, [fp], #-2332	; 0xfffff6e4
    c544:	muleq	r3, r3, r8
    c548:	andeq	lr, r3, r9, lsl #17
    c54c:	andcs	r2, r1, r8, lsl #3
    c550:	bl	14ca52c <ftello64@plt+0x14c82d8>
    c554:	stmdacs	r0, {r2, r9, sl, lr}
    c558:	mrshi	pc, (UNDEF: 69)	; <UNPREDICTABLE>
    c55c:	strbpl	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    c560:			; <UNDEFINED> instruction: 0xf8df2301
    c564:			; <UNDEFINED> instruction: 0xf8df84cc
    c568:	ldrbtmi	r6, [sp], #-1228	; 0xfffffb34
    c56c:	strblt	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    c570:			; <UNDEFINED> instruction: 0xf8df44f8
    c574:	ldrbtmi	sl, [lr], #-1224	; 0xfffffb38
    c578:	ldrbtmi	r3, [fp], #1380	; 0x564
    c57c:	stmdaeq	r3, {r3, r8, ip, sp, lr, pc}
    c580:			; <UNDEFINED> instruction: 0x36ec44fa
    c584:	ands	r6, r6, r3
    c588:	ldrtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    c58c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    c590:	stcl	7, cr15, [lr, #980]!	; 0x3d4
    c594:	ldmiblt	r0!, {r5, r6, sp, lr}^
    c598:	stc	7, cr15, [lr, #-980]!	; 0xfffffc2c
    c59c:	stmdbcs	r2, {r0, fp, sp, lr}
    c5a0:	sbcshi	pc, r1, r0, asr #32
    c5a4:			; <UNDEFINED> instruction: 0xf7f54628
    c5a8:	strdcc	lr, [r1], -lr	; <UNPREDICTABLE>
    c5ac:	stmdavc	fp!, {r0, r2, sl, lr}
    c5b0:			; <UNDEFINED> instruction: 0xf0002b00
    c5b4:			; <UNDEFINED> instruction: 0xf8db80e6
    c5b8:	blcs	1985c0 <ftello64@plt+0x19636c>
    c5bc:	vadd.f32	<illegal reg q14.5>, q8, q10
    c5c0:	strbmi	r1, [r2], -r3, asr #6
    c5c4:	strls	r2, [r2, #-256]	; 0xffffff00
    c5c8:	andge	pc, r4, sp, asr #17
    c5cc:	strls	r2, [r0], -r7
    c5d0:			; <UNDEFINED> instruction: 0xff62f7fb
    c5d4:			; <UNDEFINED> instruction: 0xf7f5e7d8
    c5d8:			; <UNDEFINED> instruction: 0xf104ed66
    c5dc:	strmi	r0, [r1], -r8, lsl #4
    c5e0:			; <UNDEFINED> instruction: 0xf7f52003
    c5e4:	stmdacs	r0, {r1, r2, r3, r4, sl, fp, sp, lr, pc}
    c5e8:	sbcshi	pc, r6, r0, asr #5
    c5ec:	andne	lr, lr, #212, 18	; 0x350000
    c5f0:			; <UNDEFINED> instruction: 0xf1722950
    c5f4:	ble	70d1fc <ftello64@plt+0x70afa8>
    c5f8:	strbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    c5fc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    c600:	vqrdmulh.s<illegal width 8>	d2, d0, d6
    c604:			; <UNDEFINED> instruction: 0x4620811a
    c608:	streq	pc, [r4], -pc, rrx
    c60c:	ldc2	7, cr15, [r8, #1016]!	; 0x3f8
    c610:	ldrtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    c614:	strcc	pc, [ip], #-2271	; 0xfffff721
    c618:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c61c:	blls	26668c <ftello64@plt+0x264438>
    c620:			; <UNDEFINED> instruction: 0xf04f405a
    c624:			; <UNDEFINED> instruction: 0xf0400300
    c628:			; <UNDEFINED> instruction: 0x463081f8
    c62c:	pop	{r0, r1, r3, ip, sp, pc}
    c630:	stmdavs	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    c634:	beq	48778 <ftello64@plt+0x46524>
    c638:	andne	lr, r4, #3358720	; 0x334000
    c63c:	ldc	7, cr15, [r2, #-980]!	; 0xfffffc2c
    c640:	ldmib	sp, {r0, r8, r9, sp}^
    c644:			; <UNDEFINED> instruction: 0xf04f1204
    c648:	ldrmi	r0, [sl], -r0, lsl #22
    c64c:	blge	c6d88 <ftello64@plt+0xc4b34>
    c650:	andcs	r9, r0, r0
    c654:	bl	1aca630 <ftello64@plt+0x1ac83dc>
    c658:	svccc	0x00fff1b0
    c65c:	strvs	r4, [r0, -r2, lsl #13]!
    c660:	tsthi	r0, r0	; <UNPREDICTABLE>
    c664:	andcs	r4, r8, #76546048	; 0x4900000
    c668:	bl	1cca644 <ftello64@plt+0x1cc83f0>
    c66c:	bicslt	pc, ip, #14614528	; 0xdf0000
    c670:			; <UNDEFINED> instruction: 0xf8db44fb
    c674:	strmi	r1, [r6], -r0
    c678:	cmple	fp, r0, lsl #16
    c67c:			; <UNDEFINED> instruction: 0x3014f8da
    c680:			; <UNDEFINED> instruction: 0x2010f8da
    c684:	ldrsbthi	pc, [r8], -r4	; <UNPREDICTABLE>
    c688:	svclt	0x00084298
    c68c:			; <UNDEFINED> instruction: 0xd1514590
    c690:	vmls.i8	d2, d0, d6
    c694:	stmdavs	r3!, {r0, r1, r3, r5, r8, pc}^
    c698:			; <UNDEFINED> instruction: 0xf0002b00
    c69c:	svcvs	0x006080e3
    c6a0:			; <UNDEFINED> instruction: 0xf7fd2100
    c6a4:	movwcs	pc, #7539	; 0x1d73	; <UNPREDICTABLE>
    c6a8:			; <UNDEFINED> instruction: 0x46204639
    c6ac:	addcc	pc, r0, r4, lsl #17
    c6b0:	ldc2	7, cr15, [r4, #1016]	; 0x3f8
    c6b4:	vmlal.s8	q9, d0, d0
    c6b8:			; <UNDEFINED> instruction: 0xf8df80e1
    c6bc:	movwcs	r9, #916	; 0x394
    c6c0:			; <UNDEFINED> instruction: 0xf1044fe4
    c6c4:			; <UNDEFINED> instruction: 0xf8840878
    c6c8:	ldrbtmi	r3, [r9], #128	; 0x80
    c6cc:	ldrbtmi	r6, [pc], #-2019	; c6d4 <ftello64@plt+0xa480>
    c6d0:	movweq	pc, #4207	; 0x106f	; <UNPREDICTABLE>
    c6d4:	and	r6, sp, r3, lsr #15
    c6d8:	stmdapl	sl!, {r0, r1, r4, r6, fp, sp, lr}
    c6dc:			; <UNDEFINED> instruction: 0x4639689d
    c6e0:	andcs	r6, r1, r3, lsr #30
    c6e4:			; <UNDEFINED> instruction: 0xf7f5442b
    c6e8:			; <UNDEFINED> instruction: 0xf894eccc
    c6ec:	blcs	188f4 <ftello64@plt+0x166a0>
    c6f0:	sbchi	pc, r4, r0, asr #32
    c6f4:	strbmi	r6, [r1], -r5, ror #30
    c6f8:			; <UNDEFINED> instruction: 0xf7fd4628
    c6fc:	mcrrne	11, 12, pc, r1, cr13	; <UNPREDICTABLE>
    c700:	adcshi	pc, ip, r0
    c704:	mlacc	r7, r5, r8, pc	; <UNPREDICTABLE>
    c708:			; <UNDEFINED> instruction: 0xf003075a
    c70c:	svclt	0x00580303
    c710:	bl	259b28 <ftello64@plt+0x2578d4>
    c714:	svclt	0x00481203
    c718:	blcs	668d4 <ftello64@plt+0x64680>
    c71c:	blx	a686e <ftello64@plt+0xa461a>
    c720:	bl	188728 <ftello64@plt+0x1864d4>
    c724:	ldmible	r7, {r9}^
    c728:			; <UNDEFINED> instruction: 0xf0402b02
    c72c:	ldmdavs	r3, {r2, r4, r5, r6, r8, pc}
    c730:	bfi	r4, sl, #12, #8
    c734:	vmls.i8	d2, d0, d6
    c738:	strtmi	r8, [r0], -r1, asr #1
    c73c:	ldreq	pc, [r5], -pc, rrx
    c740:	ldc2	7, cr15, [lr, #-1016]	; 0xfffffc08
    c744:	blmi	ff1464dc <ftello64@plt+0xff144288>
    c748:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    c74c:	mcrrle	11, 0, r2, sp, cr6
    c750:	svclt	0x00b82900
    c754:	sbclt	r4, r8, #-1879048188	; 0x90000004
    c758:	strtmi	r4, [r0], -r6, asr #4
    c75c:	ldc2	7, cr15, [r0, #-1016]	; 0xfffffc08
    c760:			; <UNDEFINED> instruction: 0xf6ff2e00
    c764:	blmi	fef784c0 <ftello64@plt+0xfef7626c>
    c768:	sbcsvc	pc, r9, #1325400064	; 0x4f000000
    c76c:			; <UNDEFINED> instruction: 0x260049bc
    c770:	ldrbtmi	r4, [fp], #-2236	; 0xfffff744
    c774:	mvnscc	r4, #2030043136	; 0x79000000
    c778:	tstcc	r3, r8, ror r4
    c77c:	blx	ca76c <ftello64@plt+0xc8518>
    c780:	blmi	fee864a0 <ftello64@plt+0xfee8424c>
    c784:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    c788:	mcrrle	11, 0, r2, r2, cr6
    c78c:			; <UNDEFINED> instruction: 0xf06f4620
    c790:			; <UNDEFINED> instruction: 0xf7fe0601
    c794:			; <UNDEFINED> instruction: 0xe73bfcf5
    c798:	stc	7, cr15, [lr], #-980	; 0xfffffc2c
    c79c:	ldrbtmi	r4, [fp], #-2995	; 0xfffff44d
    c7a0:	blcs	1a6814 <ftello64@plt+0x1a45c0>
    c7a4:	ldclle	8, cr6, [r3, #4]
    c7a8:	vst1.32	{d20-d21}, [pc :256], r1
    c7ac:	strls	r7, [r2, #-936]	; 0xfffffc58
    c7b0:	ldrbtmi	r2, [sl], #-7
    c7b4:	ldrmi	r4, [r5], -pc, lsr #29
    c7b8:	ldrbtmi	r4, [lr], #-2735	; 0xfffff551
    c7bc:	ldrbtmi	r3, [sl], #-1516	; 0xfffffa14
    c7c0:	andcc	r9, r3, #1048576	; 0x100000
    c7c4:			; <UNDEFINED> instruction: 0xf7fb9500
    c7c8:	strmi	pc, [r6], -r7, ror #28
    c7cc:	blmi	feb066e8 <ftello64@plt+0xfeb04494>
    c7d0:	addscs	pc, sl, #64, 4
    c7d4:	stmiami	fp!, {r1, r3, r5, r7, r8, fp, lr}
    c7d8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    c7dc:	ldrbtmi	r3, [r8], #-992	; 0xfffffc20
    c7e0:			; <UNDEFINED> instruction: 0xf7f73103
    c7e4:			; <UNDEFINED> instruction: 0xf06fff4f
    c7e8:	ldr	r0, [r1, -fp, lsl #12]
    c7ec:	vst1.32	{d20-d21}, [pc :128], r6
    c7f0:	strls	r7, [r2, #-932]	; 0xfffffc5c
    c7f4:	ldrbtmi	r2, [sl], #-7
    c7f8:	ldrmi	r4, [r5], -r4, lsr #29
    c7fc:	ldrbtmi	r4, [lr], #-2724	; 0xfffff55c
    c800:	ldrbtmi	r3, [sl], #-1516	; 0xfffffa14
    c804:	andcc	r9, r3, #1048576	; 0x100000
    c808:			; <UNDEFINED> instruction: 0xf7fb9500
    c80c:	strmi	pc, [r6], -r5, asr #28
    c810:	stmiami	r0!, {r0, r1, r5, r7, r8, r9, sl, sp, lr, pc}
    c814:	bmi	fe814c24 <ftello64@plt+0xfe8129d0>
    c818:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    c81c:	ldrbtmi	r4, [r8], #-3487	; 0xfffff261
    c820:	rsccc	r4, ip, sl, ror r4
    c824:	andcc	r4, r3, #2097152000	; 0x7d000000
    c828:	streq	lr, [r0, #-2509]	; 0xfffff633
    c82c:			; <UNDEFINED> instruction: 0x73a6f44f
    c830:			; <UNDEFINED> instruction: 0xf7fb2007
    c834:			; <UNDEFINED> instruction: 0x4606fe31
    c838:	blmi	fe68667c <ftello64@plt+0xfe684428>
    c83c:	bmi	fe654c58 <ftello64@plt+0xfe652a04>
    c840:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    c844:	ldrbtmi	r4, [fp], #-2200	; 0xfffff768
    c848:	mvncc	r4, #2046820352	; 0x7a000000
    c84c:	movwls	r4, #1144	; 0x478
    c850:	andcc	r9, r3, #1
    c854:			; <UNDEFINED> instruction: 0x73a9f44f
    c858:	strls	r2, [r2, #-7]
    c85c:	mrc2	7, 0, pc, cr12, cr11, {7}
    c860:	ldrb	r4, [sl, -r6, lsl #12]!
    c864:	vpadd.i8	d20, d16, d1
    c868:	ldmibmi	r1, {r0, r1, r4, r5, r7, r9, ip}
    c86c:	ldrbtmi	r4, [fp], #-2193	; 0xfffff76f
    c870:	mvnscc	r4, #2030043136	; 0x79000000
    c874:	tstcc	r3, r8, ror r4
    c878:			; <UNDEFINED> instruction: 0xf984f7fa
    c87c:			; <UNDEFINED> instruction: 0xf7fe4620
    c880:	uxtab16	pc, r5, pc, ROR #24	; <UNPREDICTABLE>
    c884:	bl	fee4a860 <ftello64@plt+0xfee4860c>
    c888:	ldrbtmi	r4, [fp], #-2955	; 0xfffff475
    c88c:	blcs	1a6900 <ftello64@plt+0x1a46ac>
    c890:			; <UNDEFINED> instruction: 0xf77f6801
    c894:	bmi	fe278610 <ftello64@plt+0xfe2763bc>
    c898:	cmpne	r7, #64, 4	; <UNPREDICTABLE>
    c89c:	andcs	r9, r7, r2, lsl #10
    c8a0:	mcrmi	4, 4, r4, cr7, cr10, {3}
    c8a4:	bmi	fe1de100 <ftello64@plt+0xfe1dbeac>
    c8a8:	strbcc	r4, [ip, #1150]!	; 0x47e
    c8ac:			; <UNDEFINED> instruction: 0x9601447a
    c8b0:	strls	r3, [r0, #-515]	; 0xfffffdfd
    c8b4:	ldc2l	7, cr15, [r0, #1004]!	; 0x3ec
    c8b8:	strb	r4, [lr, -r6, lsl #12]
    c8bc:	vpmax.s8	d20, d16, d2
    c8c0:	strls	r1, [r2, #-859]	; 0xfffffca5
    c8c4:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    c8c8:	andcs	r4, r7, r0, lsl #29
    c8cc:	bmi	fe01e128 <ftello64@plt+0xfe01bed4>
    c8d0:	strbcc	r4, [ip, #1150]!	; 0x47e
    c8d4:			; <UNDEFINED> instruction: 0x9601447a
    c8d8:	strls	r3, [r0, #-515]	; 0xfffffdfd
    c8dc:	ldc2l	7, cr15, [ip, #1004]	; 0x3ec
    c8e0:			; <UNDEFINED> instruction: 0xf06f4620
    c8e4:			; <UNDEFINED> instruction: 0xf7fe0615
    c8e8:	ldr	pc, [r1], fp, asr #24
    c8ec:	vpmin.s8	q10, q0, <illegal reg q12.5>
    c8f0:	ldclmi	3, cr1, [r9, #-380]!	; 0xfffffe84
    c8f4:			; <UNDEFINED> instruction: 0xf8df4601
    c8f8:	ldrbtmi	ip, [sl], #-484	; 0xfffffe1c
    c8fc:	andcc	r4, r3, #2097152000	; 0x7d000000
    c900:	strbcc	r4, [ip, #1276]!	; 0x4fc
    c904:	stmib	sp, {r0, r1, r2, sp}^
    c908:	andls	r5, r4, #0, 24
    c90c:	stc2l	7, cr15, [r4, #1004]	; 0x3ec
    c910:	ldrdcc	pc, [r0], -fp
    c914:			; <UNDEFINED> instruction: 0xf77f2b06
    c918:	svcvs	0x0021aebe
    c91c:	movsvc	pc, #1325400064	; 0x4f000000
    c920:			; <UNDEFINED> instruction: 0xc1bcf8df
    c924:	stmiavs	r8, {r2, r9, fp, ip, pc}^
    c928:			; <UNDEFINED> instruction: 0xf8d144fc
    c92c:	ldrtmi	lr, [r1], -r8
    c930:	andls	r9, r3, r0, lsl #10
    c934:			; <UNDEFINED> instruction: 0xf8cd2007
    c938:			; <UNDEFINED> instruction: 0xf8cde008
    c93c:			; <UNDEFINED> instruction: 0xf7fbc004
    c940:			; <UNDEFINED> instruction: 0xf8dbfdab
    c944:	blcs	19894c <ftello64@plt+0x1966f8>
    c948:	mcrge	7, 5, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
    c94c:	stmdbhi	lr, {r2, r4, r6, r7, r8, fp, sp, lr, pc}
    c950:	msrne	SPSR_c, #64, 4
    c954:	ldrtmi	r4, [r1], -r3, ror #16
    c958:	ldrbtmi	r9, [r8], #-2564	; 0xfffff5fc
    c95c:	andls	r9, r1, r0, lsl #10
    c960:	stmib	sp, {r0, r1, r2, sp}^
    c964:			; <UNDEFINED> instruction: 0xf7fb8902
    c968:			; <UNDEFINED> instruction: 0xf8dbfd97
    c96c:	blcs	198974 <ftello64@plt+0x196720>
    c970:	mrcge	7, 4, APSR_nzcv, cr1, cr15, {3}
    c974:	ldrsbtgt	pc, [r0], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    c978:			; <UNDEFINED> instruction: 0x73b1f44f
    c97c:	tstcs	r0, sl, asr sp
    c980:	andcs	r4, r7, sl, asr sl
    c984:			; <UNDEFINED> instruction: 0xe018f8dc
    c988:			; <UNDEFINED> instruction: 0xf8dc447d
    c98c:	ldrbtmi	ip, [sl], #-28	; 0xffffffe4
    c990:	andcc	r9, r3, #4194304	; 0x400000
    c994:			; <UNDEFINED> instruction: 0xf8df4d56
    c998:	ldrbtmi	r8, [sp], #-348	; 0xfffffea4
    c99c:	and	pc, r8, sp, asr #17
    c9a0:	strbcc	r4, [ip, #1272]!	; 0x4f8
    c9a4:	andgt	pc, ip, sp, asr #17
    c9a8:	andls	r9, r4, #0, 10
    c9ac:	ldc2l	7, cr15, [r4, #-1004]!	; 0xfffffc14
    c9b0:	ldrdcc	pc, [r0], -r8
    c9b4:			; <UNDEFINED> instruction: 0xf77f2b06
    c9b8:	svcvs	0x0021ae6e
    c9bc:	msrne	SPSR_xc, #64, 4
    c9c0:	teqgt	r4, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    c9c4:	vstmiavs	r8, {s19-s22}
    c9c8:			; <UNDEFINED> instruction: 0xf8d144fc
    c9cc:	tstcs	r0, r8, asr #32
    c9d0:	andls	r9, r3, r0, lsl #10
    c9d4:			; <UNDEFINED> instruction: 0xf8cd2007
    c9d8:			; <UNDEFINED> instruction: 0xf8cde008
    c9dc:			; <UNDEFINED> instruction: 0xf7fbc004
    c9e0:			; <UNDEFINED> instruction: 0xf8d8fd5b
    c9e4:	blcs	1989ec <ftello64@plt+0x196798>
    c9e8:	mrcge	7, 2, APSR_nzcv, cr5, cr15, {3}
    c9ec:			; <UNDEFINED> instruction: 0xf44f6f21
    c9f0:			; <UNDEFINED> instruction: 0xf8df73b2
    c9f4:	bls	13ce1c <ftello64@plt+0x13abc8>
    c9f8:	ldrd	pc, [r0], #-129	; 0xffffff7f
    c9fc:	cfstrdvs	mvd4, [r8], {252}	; 0xfc
    ca00:	strls	r2, [r0, #-256]	; 0xffffff00
    ca04:	and	pc, r8, sp, asr #17
    ca08:	andcs	r9, r7, r3
    ca0c:	andgt	pc, r4, sp, asr #17
    ca10:	stc2l	7, cr15, [r2, #-1004]	; 0xfffffc14
    ca14:			; <UNDEFINED> instruction: 0xf7fce63f
    ca18:			; <UNDEFINED> instruction: 0xf7f5ffb9
    ca1c:	svclt	0x0000e9b2
    ca20:	andeq	r3, r1, r8, ror #16
    ca24:	andeq	r0, r0, r0, asr #4
    ca28:	strdeq	r3, [r0], -r6
    ca2c:	andeq	r3, r0, r2, ror r2
    ca30:	andeq	r1, r0, r4, asr #1
    ca34:	andeq	r3, r0, r6, ror #4
    ca38:			; <UNDEFINED> instruction: 0x00013ab2
    ca3c:	ldrdeq	r3, [r0], -r0
    ca40:	andeq	r2, r0, lr, ror r3
    ca44:	andeq	r3, r1, r0, lsr sl
    ca48:	andeq	r3, r1, r0, ror r7
    ca4c:			; <UNDEFINED> instruction: 0x000139bc
    ca50:	andeq	r3, r1, r2, lsr #6
    ca54:	andeq	r3, r0, r6, lsl #2
    ca58:	andeq	r3, r1, r4, ror #17
    ca5c:	andeq	r3, r0, sl, rrx
    ca60:	andeq	r0, r0, r0, asr #29
    ca64:	andeq	r0, r0, r0, ror #18
    ca68:	andeq	r3, r1, r8, lsr #17
    ca6c:	andeq	r3, r1, lr, lsl #17
    ca70:	andeq	r3, r0, sl, lsr #32
    ca74:	andeq	r2, r0, r2, lsl #30
    ca78:	andeq	r0, r0, r6, ror lr
    ca7c:	andeq	r3, r0, r4
    ca80:	andeq	r0, r0, sl, asr #31
    ca84:	andeq	r2, r0, r6, ror #28
    ca88:	andeq	r2, r0, r6, ror #31
    ca8c:	andeq	r2, r0, sl, ror #28
    ca90:	andeq	r0, r0, r2, lsr lr
    ca94:			; <UNDEFINED> instruction: 0x00002fbe
    ca98:	andeq	r0, r0, r4, lsl lr
    ca9c:	andeq	r2, r0, ip, asr lr
    caa0:	muleq	r0, r6, pc	; <UNPREDICTABLE>
    caa4:	andeq	r0, r0, ip, ror #27
    caa8:	andeq	r2, r0, r8, lsl #29
    caac:	andeq	r2, r0, lr, ror #30
    cab0:	andeq	r0, r0, r4, asr #27
    cab4:	andeq	r2, r0, r8, asr pc
    cab8:	andeq	r3, r1, r2, lsr #15
    cabc:	andeq	r2, r0, ip, lsr pc
    cac0:	andeq	r2, r0, r8, asr #28
    cac4:	andeq	r0, r0, r8, lsl #27
    cac8:	andeq	r2, r0, r6, lsl pc
    cacc:	andeq	r2, r0, r8, lsr lr
    cad0:	andeq	r0, r0, r0, ror #26
    cad4:	andeq	r0, r0, sl, lsr sp
    cad8:	andeq	r2, r0, r0, ror #29
    cadc:	ldrdeq	r2, [r0], -ip
    cae0:	andeq	r2, r0, r8, lsl #28
    cae4:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    cae8:	andeq	r2, r0, r4, ror #27
    caec:	andeq	r0, r0, r6, lsr #25
    caf0:	andeq	r2, r0, r2, asr #28
    caf4:	andeq	r3, r1, ip, lsl #13
    caf8:	andeq	r2, r0, r4, asr #27
    cafc:			; <UNDEFINED> instruction: 0x00002db0
    cb00:	svclt	0x00081e4a
    cb04:			; <UNDEFINED> instruction: 0xf0c04770
    cb08:	addmi	r8, r8, #36, 2
    cb0c:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
    cb10:			; <UNDEFINED> instruction: 0xf0004211
    cb14:	blx	fec2cf78 <ftello64@plt+0xfec2ad24>
    cb18:	blx	fec89920 <ftello64@plt+0xfec876cc>
    cb1c:	bl	fe8c9528 <ftello64@plt+0xfe8c72d4>
    cb20:			; <UNDEFINED> instruction: 0xf1c30303
    cb24:	andge	r0, r4, #2080374784	; 0x7c000000
    cb28:	movwne	lr, #15106	; 0x3b02
    cb2c:	andeq	pc, r0, #79	; 0x4f
    cb30:	svclt	0x0000469f
    cb34:	andhi	pc, r0, pc, lsr #7
    cb38:	svcvc	0x00c1ebb0
    cb3c:	bl	10bc744 <ftello64@plt+0x10ba4f0>
    cb40:	svclt	0x00280202
    cb44:	sbcvc	lr, r1, r0, lsr #23
    cb48:	svcvc	0x0081ebb0
    cb4c:	bl	10bc754 <ftello64@plt+0x10ba500>
    cb50:	svclt	0x00280202
    cb54:	addvc	lr, r1, r0, lsr #23
    cb58:	svcvc	0x0041ebb0
    cb5c:	bl	10bc764 <ftello64@plt+0x10ba510>
    cb60:	svclt	0x00280202
    cb64:	subvc	lr, r1, r0, lsr #23
    cb68:	svcvc	0x0001ebb0
    cb6c:	bl	10bc774 <ftello64@plt+0x10ba520>
    cb70:	svclt	0x00280202
    cb74:	andvc	lr, r1, r0, lsr #23
    cb78:	svcvs	0x00c1ebb0
    cb7c:	bl	10bc784 <ftello64@plt+0x10ba530>
    cb80:	svclt	0x00280202
    cb84:	sbcvs	lr, r1, r0, lsr #23
    cb88:	svcvs	0x0081ebb0
    cb8c:	bl	10bc794 <ftello64@plt+0x10ba540>
    cb90:	svclt	0x00280202
    cb94:	addvs	lr, r1, r0, lsr #23
    cb98:	svcvs	0x0041ebb0
    cb9c:	bl	10bc7a4 <ftello64@plt+0x10ba550>
    cba0:	svclt	0x00280202
    cba4:	subvs	lr, r1, r0, lsr #23
    cba8:	svcvs	0x0001ebb0
    cbac:	bl	10bc7b4 <ftello64@plt+0x10ba560>
    cbb0:	svclt	0x00280202
    cbb4:	andvs	lr, r1, r0, lsr #23
    cbb8:	svcpl	0x00c1ebb0
    cbbc:	bl	10bc7c4 <ftello64@plt+0x10ba570>
    cbc0:	svclt	0x00280202
    cbc4:	sbcpl	lr, r1, r0, lsr #23
    cbc8:	svcpl	0x0081ebb0
    cbcc:	bl	10bc7d4 <ftello64@plt+0x10ba580>
    cbd0:	svclt	0x00280202
    cbd4:	addpl	lr, r1, r0, lsr #23
    cbd8:	svcpl	0x0041ebb0
    cbdc:	bl	10bc7e4 <ftello64@plt+0x10ba590>
    cbe0:	svclt	0x00280202
    cbe4:	subpl	lr, r1, r0, lsr #23
    cbe8:	svcpl	0x0001ebb0
    cbec:	bl	10bc7f4 <ftello64@plt+0x10ba5a0>
    cbf0:	svclt	0x00280202
    cbf4:	andpl	lr, r1, r0, lsr #23
    cbf8:	svcmi	0x00c1ebb0
    cbfc:	bl	10bc804 <ftello64@plt+0x10ba5b0>
    cc00:	svclt	0x00280202
    cc04:	sbcmi	lr, r1, r0, lsr #23
    cc08:	svcmi	0x0081ebb0
    cc0c:	bl	10bc814 <ftello64@plt+0x10ba5c0>
    cc10:	svclt	0x00280202
    cc14:	addmi	lr, r1, r0, lsr #23
    cc18:	svcmi	0x0041ebb0
    cc1c:	bl	10bc824 <ftello64@plt+0x10ba5d0>
    cc20:	svclt	0x00280202
    cc24:	submi	lr, r1, r0, lsr #23
    cc28:	svcmi	0x0001ebb0
    cc2c:	bl	10bc834 <ftello64@plt+0x10ba5e0>
    cc30:	svclt	0x00280202
    cc34:	andmi	lr, r1, r0, lsr #23
    cc38:	svccc	0x00c1ebb0
    cc3c:	bl	10bc844 <ftello64@plt+0x10ba5f0>
    cc40:	svclt	0x00280202
    cc44:	sbccc	lr, r1, r0, lsr #23
    cc48:	svccc	0x0081ebb0
    cc4c:	bl	10bc854 <ftello64@plt+0x10ba600>
    cc50:	svclt	0x00280202
    cc54:	addcc	lr, r1, r0, lsr #23
    cc58:	svccc	0x0041ebb0
    cc5c:	bl	10bc864 <ftello64@plt+0x10ba610>
    cc60:	svclt	0x00280202
    cc64:	subcc	lr, r1, r0, lsr #23
    cc68:	svccc	0x0001ebb0
    cc6c:	bl	10bc874 <ftello64@plt+0x10ba620>
    cc70:	svclt	0x00280202
    cc74:	andcc	lr, r1, r0, lsr #23
    cc78:	svccs	0x00c1ebb0
    cc7c:	bl	10bc884 <ftello64@plt+0x10ba630>
    cc80:	svclt	0x00280202
    cc84:	sbccs	lr, r1, r0, lsr #23
    cc88:	svccs	0x0081ebb0
    cc8c:	bl	10bc894 <ftello64@plt+0x10ba640>
    cc90:	svclt	0x00280202
    cc94:	addcs	lr, r1, r0, lsr #23
    cc98:	svccs	0x0041ebb0
    cc9c:	bl	10bc8a4 <ftello64@plt+0x10ba650>
    cca0:	svclt	0x00280202
    cca4:	subcs	lr, r1, r0, lsr #23
    cca8:	svccs	0x0001ebb0
    ccac:	bl	10bc8b4 <ftello64@plt+0x10ba660>
    ccb0:	svclt	0x00280202
    ccb4:	andcs	lr, r1, r0, lsr #23
    ccb8:	svcne	0x00c1ebb0
    ccbc:	bl	10bc8c4 <ftello64@plt+0x10ba670>
    ccc0:	svclt	0x00280202
    ccc4:	sbcne	lr, r1, r0, lsr #23
    ccc8:	svcne	0x0081ebb0
    cccc:	bl	10bc8d4 <ftello64@plt+0x10ba680>
    ccd0:	svclt	0x00280202
    ccd4:	addne	lr, r1, r0, lsr #23
    ccd8:	svcne	0x0041ebb0
    ccdc:	bl	10bc8e4 <ftello64@plt+0x10ba690>
    cce0:	svclt	0x00280202
    cce4:	subne	lr, r1, r0, lsr #23
    cce8:	svcne	0x0001ebb0
    ccec:	bl	10bc8f4 <ftello64@plt+0x10ba6a0>
    ccf0:	svclt	0x00280202
    ccf4:	andne	lr, r1, r0, lsr #23
    ccf8:	svceq	0x00c1ebb0
    ccfc:	bl	10bc904 <ftello64@plt+0x10ba6b0>
    cd00:	svclt	0x00280202
    cd04:	sbceq	lr, r1, r0, lsr #23
    cd08:	svceq	0x0081ebb0
    cd0c:	bl	10bc914 <ftello64@plt+0x10ba6c0>
    cd10:	svclt	0x00280202
    cd14:	addeq	lr, r1, r0, lsr #23
    cd18:	svceq	0x0041ebb0
    cd1c:	bl	10bc924 <ftello64@plt+0x10ba6d0>
    cd20:	svclt	0x00280202
    cd24:	subeq	lr, r1, r0, lsr #23
    cd28:	svceq	0x0001ebb0
    cd2c:	bl	10bc934 <ftello64@plt+0x10ba6e0>
    cd30:	svclt	0x00280202
    cd34:	andeq	lr, r1, r0, lsr #23
    cd38:			; <UNDEFINED> instruction: 0x47704610
    cd3c:	andcs	fp, r1, ip, lsl #30
    cd40:	ldrbmi	r2, [r0, -r0]!
    cd44:			; <UNDEFINED> instruction: 0xf281fab1
    cd48:	andseq	pc, pc, #-2147483600	; 0x80000030
    cd4c:			; <UNDEFINED> instruction: 0xf002fa20
    cd50:	tstlt	r8, r0, ror r7
    cd54:	rscscc	pc, pc, pc, asr #32
    cd58:	stmdalt	r6!, {ip, sp, lr, pc}
    cd5c:	rscsle	r2, r8, r0, lsl #18
    cd60:	andmi	lr, r3, sp, lsr #18
    cd64:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    cd68:			; <UNDEFINED> instruction: 0x4006e8bd
    cd6c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    cd70:	smlatbeq	r3, r1, fp, lr
    cd74:	svclt	0x00004770
    cd78:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    cd7c:	svclt	0x00082900
    cd80:	svclt	0x001c2800
    cd84:	mvnscc	pc, pc, asr #32
    cd88:	rscscc	pc, pc, pc, asr #32
    cd8c:	stmdalt	ip, {ip, sp, lr, pc}
    cd90:	stfeqd	f7, [r8], {173}	; 0xad
    cd94:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    cd98:			; <UNDEFINED> instruction: 0xf80cf000
    cd9c:	ldrd	pc, [r4], -sp
    cda0:	movwcs	lr, #10717	; 0x29dd
    cda4:	ldrbmi	fp, [r0, -r4]!
    cda8:			; <UNDEFINED> instruction: 0xf04fb502
    cdac:			; <UNDEFINED> instruction: 0xf7f40008
    cdb0:	stclt	15, cr14, [r2, #-192]	; 0xffffff40
    cdb4:	svclt	0x00084299
    cdb8:	push	{r4, r7, r9, lr}
    cdbc:			; <UNDEFINED> instruction: 0x46044ff0
    cdc0:	andcs	fp, r0, r8, lsr pc
    cdc4:			; <UNDEFINED> instruction: 0xf8dd460d
    cdc8:	svclt	0x0038c024
    cdcc:	cmnle	fp, #1048576	; 0x100000
    cdd0:			; <UNDEFINED> instruction: 0x46994690
    cdd4:			; <UNDEFINED> instruction: 0xf283fab3
    cdd8:	rsbsle	r2, r0, r0, lsl #22
    cddc:			; <UNDEFINED> instruction: 0xf385fab5
    cde0:	rsble	r2, r8, r0, lsl #26
    cde4:			; <UNDEFINED> instruction: 0xf1a21ad2
    cde8:	blx	250670 <ftello64@plt+0x24e41c>
    cdec:	blx	24b9fc <ftello64@plt+0x2497a8>
    cdf0:			; <UNDEFINED> instruction: 0xf1c2f30e
    cdf4:	b	12cea7c <ftello64@plt+0x12cc828>
    cdf8:	blx	a0fa0c <ftello64@plt+0xa0d7b8>
    cdfc:	b	1309a20 <ftello64@plt+0x13077cc>
    ce00:	blx	20fa14 <ftello64@plt+0x20d7c0>
    ce04:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    ce08:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    ce0c:	andcs	fp, r0, ip, lsr pc
    ce10:	movwle	r4, #42497	; 0xa601
    ce14:	bl	fed14e20 <ftello64@plt+0xfed12bcc>
    ce18:	blx	de48 <ftello64@plt+0xbbf4>
    ce1c:	blx	84925c <ftello64@plt+0x847008>
    ce20:	bl	1989a44 <ftello64@plt+0x19877f0>
    ce24:	tstmi	r9, #46137344	; 0x2c00000
    ce28:	bcs	1d070 <ftello64@plt+0x1ae1c>
    ce2c:	b	1400f24 <ftello64@plt+0x13fecd0>
    ce30:	b	13cefa0 <ftello64@plt+0x13ccd4c>
    ce34:	b	120f3a8 <ftello64@plt+0x120d154>
    ce38:	ldrmi	r7, [r6], -fp, asr #17
    ce3c:	bl	fed44e70 <ftello64@plt+0xfed42c1c>
    ce40:	bl	194da68 <ftello64@plt+0x194b814>
    ce44:	ldmne	fp, {r0, r3, r9, fp}^
    ce48:	beq	2c7b78 <ftello64@plt+0x2c5924>
    ce4c:			; <UNDEFINED> instruction: 0xf14a1c5c
    ce50:	cfsh32cc	mvfx0, mvfx1, #0
    ce54:	strbmi	sp, [sp, #-7]
    ce58:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    ce5c:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    ce60:	adfccsz	f4, f1, #5.0
    ce64:	blx	181648 <ftello64@plt+0x17f3f4>
    ce68:	blx	94aa8c <ftello64@plt+0x948838>
    ce6c:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    ce70:	vseleq.f32	s30, s28, s11
    ce74:	blx	95327c <ftello64@plt+0x951028>
    ce78:	b	110ae88 <ftello64@plt+0x1108c34>
    ce7c:			; <UNDEFINED> instruction: 0xf1a2040e
    ce80:			; <UNDEFINED> instruction: 0xf1c20720
    ce84:	blx	20e70c <ftello64@plt+0x20c4b8>
    ce88:	blx	149a98 <ftello64@plt+0x147844>
    ce8c:	blx	14aab0 <ftello64@plt+0x14885c>
    ce90:	b	11096a0 <ftello64@plt+0x110744c>
    ce94:	blx	90dab8 <ftello64@plt+0x90b864>
    ce98:	bl	118a6b8 <ftello64@plt+0x1188464>
    ce9c:	teqmi	r3, #1073741824	; 0x40000000
    cea0:	strbmi	r1, [r5], -r0, lsl #21
    cea4:	tsteq	r3, r1, ror #22
    cea8:	svceq	0x0000f1bc
    ceac:	stmib	ip, {r0, ip, lr, pc}^
    ceb0:	pop	{r8, sl, lr}
    ceb4:	blx	fed30e7c <ftello64@plt+0xfed2ec28>
    ceb8:	msrcc	CPSR_, #132, 6	; 0x10000002
    cebc:	blx	fee46d0c <ftello64@plt+0xfee44ab8>
    cec0:	blx	fed898e8 <ftello64@plt+0xfed87694>
    cec4:	eorcc	pc, r0, #335544322	; 0x14000002
    cec8:	orrle	r2, fp, r0, lsl #26
    cecc:	svclt	0x0000e7f3
    ced0:	mvnsmi	lr, #737280	; 0xb4000
    ced4:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    ced8:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    cedc:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    cee0:	mrc	7, 3, APSR_nzcv, cr4, cr4, {7}
    cee4:	blne	1d9e0e0 <ftello64@plt+0x1d9be8c>
    cee8:	strhle	r1, [sl], -r6
    ceec:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    cef0:	svccc	0x0004f855
    cef4:	strbmi	r3, [sl], -r1, lsl #8
    cef8:	ldrtmi	r4, [r8], -r1, asr #12
    cefc:	adcmi	r4, r6, #152, 14	; 0x2600000
    cf00:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    cf04:	svclt	0x000083f8
    cf08:	andeq	r2, r1, r6, lsl #22
    cf0c:	strdeq	r2, [r1], -ip
    cf10:	svclt	0x00004770
    cf14:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    cf18:			; <UNDEFINED> instruction: 0xf7f4681b
    cf1c:	svclt	0x0000bf43
    cf20:	andeq	r3, r1, r6, ror #1

Disassembly of section .fini:

0000cf24 <.fini>:
    cf24:	push	{r3, lr}
    cf28:	pop	{r3, pc}
