# RISCV-transformer-accelerator
RISC-V Hackathon project under the Codasip track. Accelerates a simplified Transformer encoder using Codasip Studio with custom single-cycle instructions. Demonstrates hardware-software co-design for LLM components on a custom RISC-V CPU.
