
### 1-level exercise (2)  {.smaller}


::: {style="font-size: 70%"}

* 6-bit virtual addresses, 6-bit physical; 8 byte pages, 1 byte PTE
* page tables 1 page; PTE: 3 bit PPN (MSB), 1 valid bit, 4 other
* page table base register <code>0x20</code>; translate virtual address <code>0x12</code>

:::

::: {.r-stack}

![](/vm/texfig/multiSplitExPt1b.figure-1.svg){.fragment .fade-out fragment-index=2 style="height: 400px"}

![](/vm/texfig/multiSplitExPt1b.figure-2.svg){.fragment .fade-in-then-out fragment-index=2 style="height: 400px"}

![](/vm/texfig/multiSplitExPt1b.figure-3.svg){.fragment .fade-in-then-out fragment-index=3 style="height: 400px"}

![](/vm/texfig/multiSplitExPt1b.figure-4.svg){.fragment .fade-in-then-out fragment-index=4 style="height: 400px"}

![](/vm/texfig/multiSplitExPt1b.figure-5.svg){.fragment .fade-in-then-out fragment-index=5 style="height: 400px"}

:::

