

================================================================
== Vitis HLS Report for 'Col_Loop_proc'
================================================================
* Date:           Fri Nov 28 18:38:41 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Lab1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.931 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Col_Loop  |       32|       32|         2|          1|          1|    32|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      622|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       17|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       17|      658|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln76_fu_456_p2              |         +|   0|  0|  16|           9|           4|
    |diff_temp_1_fu_554_p2           |         -|   0|  0|  16|           9|           9|
    |diff_temp_2_fu_633_p2           |         -|   0|  0|  16|           9|           9|
    |diff_temp_3_fu_712_p2           |         -|   0|  0|  16|           9|           9|
    |diff_temp_4_fu_791_p2           |         -|   0|  0|  16|           9|           9|
    |diff_temp_5_fu_870_p2           |         -|   0|  0|  16|           9|           9|
    |diff_temp_6_fu_949_p2           |         -|   0|  0|  16|           9|           9|
    |diff_temp_7_fu_1028_p2          |         -|   0|  0|  16|           9|           9|
    |diff_temp_fu_475_p2             |         -|   0|  0|  16|           9|           9|
    |sub_ln84_1_fu_572_p2            |         -|   0|  0|  15|           1|           8|
    |sub_ln84_2_fu_651_p2            |         -|   0|  0|  15|           1|           8|
    |sub_ln84_3_fu_730_p2            |         -|   0|  0|  15|           1|           8|
    |sub_ln84_4_fu_809_p2            |         -|   0|  0|  15|           1|           8|
    |sub_ln84_5_fu_888_p2            |         -|   0|  0|  15|           1|           8|
    |sub_ln84_6_fu_967_p2            |         -|   0|  0|  15|           1|           8|
    |sub_ln84_7_fu_1046_p2           |         -|   0|  0|  15|           1|           8|
    |sub_ln84_fu_493_p2              |         -|   0|  0|  15|           1|           8|
    |ap_condition_268                |       and|   0|  0|   2|           1|           1|
    |icmp_ln86_1_fu_596_p2           |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln86_2_fu_675_p2           |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln86_3_fu_754_p2           |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln86_4_fu_833_p2           |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln86_5_fu_912_p2           |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln86_6_fu_991_p2           |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln86_7_fu_1070_p2          |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln86_fu_517_p2             |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln87_1_fu_602_p2           |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln87_2_fu_681_p2           |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln87_3_fu_760_p2           |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln87_4_fu_839_p2           |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln87_5_fu_918_p2           |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln87_6_fu_997_p2           |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln87_7_fu_1076_p2          |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln87_fu_523_p2             |      icmp|   0|  0|  11|           8|           7|
    |ap_block_pp0_stage0_11001       |        or|   0|  0|   2|           1|           1|
    |diff_1_fu_578_p3                |    select|   0|  0|   8|           1|           8|
    |diff_2_fu_657_p3                |    select|   0|  0|   8|           1|           8|
    |diff_3_fu_736_p3                |    select|   0|  0|   8|           1|           8|
    |diff_4_fu_815_p3                |    select|   0|  0|   8|           1|           8|
    |diff_5_fu_894_p3                |    select|   0|  0|   8|           1|           8|
    |diff_6_fu_973_p3                |    select|   0|  0|   8|           1|           8|
    |diff_7_fu_1052_p3               |    select|   0|  0|   8|           1|           8|
    |diff_fu_499_p3                  |    select|   0|  0|   8|           1|           8|
    |image_diff_posterize_rowC_0_d0  |    select|   0|  0|   8|           1|           8|
    |image_diff_posterize_rowC_1_d0  |    select|   0|  0|   8|           1|           8|
    |image_diff_posterize_rowC_2_d0  |    select|   0|  0|   8|           1|           8|
    |image_diff_posterize_rowC_3_d0  |    select|   0|  0|   8|           1|           8|
    |image_diff_posterize_rowC_4_d0  |    select|   0|  0|   8|           1|           8|
    |image_diff_posterize_rowC_5_d0  |    select|   0|  0|   8|           1|           8|
    |image_diff_posterize_rowC_6_d0  |    select|   0|  0|   8|           1|           8|
    |image_diff_posterize_rowC_7_d0  |    select|   0|  0|   8|           1|           8|
    |select_ln86_10_fu_924_p3        |    select|   0|  0|   9|           1|           1|
    |select_ln86_12_fu_1003_p3       |    select|   0|  0|   9|           1|           1|
    |select_ln86_14_fu_1082_p3       |    select|   0|  0|   9|           1|           1|
    |select_ln86_2_fu_608_p3         |    select|   0|  0|   9|           1|           1|
    |select_ln86_4_fu_687_p3         |    select|   0|  0|   9|           1|           1|
    |select_ln86_6_fu_766_p3         |    select|   0|  0|   9|           1|           1|
    |select_ln86_8_fu_845_p3         |    select|   0|  0|   9|           1|           1|
    |select_ln86_fu_529_p3           |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0| 622|         204|         344|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_3     |   9|          2|    9|         18|
    |j_fu_94                  |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   20|         40|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |j_fu_94                  |  9|   0|    9|          0|
    |zext_ln81_reg_1109       |  5|   0|   64|         59|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 17|   0|   76|         59|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+-----------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+--------------------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|                Col_Loop_proc|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|                Col_Loop_proc|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|                Col_Loop_proc|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|                Col_Loop_proc|  return value|
|ap_continue                           |   in|    1|  ap_ctrl_hs|                Col_Loop_proc|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|                Col_Loop_proc|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|                Col_Loop_proc|  return value|
|image_diff_posterize_rowA_0_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowA_0|         array|
|image_diff_posterize_rowA_0_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowA_0|         array|
|image_diff_posterize_rowA_0_q0        |   in|    8|   ap_memory|  image_diff_posterize_rowA_0|         array|
|image_diff_posterize_rowA_1_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowA_1|         array|
|image_diff_posterize_rowA_1_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowA_1|         array|
|image_diff_posterize_rowA_1_q0        |   in|    8|   ap_memory|  image_diff_posterize_rowA_1|         array|
|image_diff_posterize_rowA_2_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowA_2|         array|
|image_diff_posterize_rowA_2_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowA_2|         array|
|image_diff_posterize_rowA_2_q0        |   in|    8|   ap_memory|  image_diff_posterize_rowA_2|         array|
|image_diff_posterize_rowA_3_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowA_3|         array|
|image_diff_posterize_rowA_3_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowA_3|         array|
|image_diff_posterize_rowA_3_q0        |   in|    8|   ap_memory|  image_diff_posterize_rowA_3|         array|
|image_diff_posterize_rowA_4_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowA_4|         array|
|image_diff_posterize_rowA_4_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowA_4|         array|
|image_diff_posterize_rowA_4_q0        |   in|    8|   ap_memory|  image_diff_posterize_rowA_4|         array|
|image_diff_posterize_rowA_5_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowA_5|         array|
|image_diff_posterize_rowA_5_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowA_5|         array|
|image_diff_posterize_rowA_5_q0        |   in|    8|   ap_memory|  image_diff_posterize_rowA_5|         array|
|image_diff_posterize_rowA_6_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowA_6|         array|
|image_diff_posterize_rowA_6_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowA_6|         array|
|image_diff_posterize_rowA_6_q0        |   in|    8|   ap_memory|  image_diff_posterize_rowA_6|         array|
|image_diff_posterize_rowA_7_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowA_7|         array|
|image_diff_posterize_rowA_7_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowA_7|         array|
|image_diff_posterize_rowA_7_q0        |   in|    8|   ap_memory|  image_diff_posterize_rowA_7|         array|
|image_diff_posterize_rowB_0_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowB_0|         array|
|image_diff_posterize_rowB_0_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowB_0|         array|
|image_diff_posterize_rowB_0_q0        |   in|    8|   ap_memory|  image_diff_posterize_rowB_0|         array|
|image_diff_posterize_rowB_1_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowB_1|         array|
|image_diff_posterize_rowB_1_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowB_1|         array|
|image_diff_posterize_rowB_1_q0        |   in|    8|   ap_memory|  image_diff_posterize_rowB_1|         array|
|image_diff_posterize_rowB_2_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowB_2|         array|
|image_diff_posterize_rowB_2_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowB_2|         array|
|image_diff_posterize_rowB_2_q0        |   in|    8|   ap_memory|  image_diff_posterize_rowB_2|         array|
|image_diff_posterize_rowB_3_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowB_3|         array|
|image_diff_posterize_rowB_3_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowB_3|         array|
|image_diff_posterize_rowB_3_q0        |   in|    8|   ap_memory|  image_diff_posterize_rowB_3|         array|
|image_diff_posterize_rowB_4_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowB_4|         array|
|image_diff_posterize_rowB_4_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowB_4|         array|
|image_diff_posterize_rowB_4_q0        |   in|    8|   ap_memory|  image_diff_posterize_rowB_4|         array|
|image_diff_posterize_rowB_5_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowB_5|         array|
|image_diff_posterize_rowB_5_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowB_5|         array|
|image_diff_posterize_rowB_5_q0        |   in|    8|   ap_memory|  image_diff_posterize_rowB_5|         array|
|image_diff_posterize_rowB_6_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowB_6|         array|
|image_diff_posterize_rowB_6_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowB_6|         array|
|image_diff_posterize_rowB_6_q0        |   in|    8|   ap_memory|  image_diff_posterize_rowB_6|         array|
|image_diff_posterize_rowB_7_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowB_7|         array|
|image_diff_posterize_rowB_7_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowB_7|         array|
|image_diff_posterize_rowB_7_q0        |   in|    8|   ap_memory|  image_diff_posterize_rowB_7|         array|
|image_diff_posterize_rowC_0_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowC_0|         array|
|image_diff_posterize_rowC_0_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowC_0|         array|
|image_diff_posterize_rowC_0_we0       |  out|    1|   ap_memory|  image_diff_posterize_rowC_0|         array|
|image_diff_posterize_rowC_0_d0        |  out|    8|   ap_memory|  image_diff_posterize_rowC_0|         array|
|image_diff_posterize_rowC_1_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowC_1|         array|
|image_diff_posterize_rowC_1_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowC_1|         array|
|image_diff_posterize_rowC_1_we0       |  out|    1|   ap_memory|  image_diff_posterize_rowC_1|         array|
|image_diff_posterize_rowC_1_d0        |  out|    8|   ap_memory|  image_diff_posterize_rowC_1|         array|
|image_diff_posterize_rowC_2_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowC_2|         array|
|image_diff_posterize_rowC_2_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowC_2|         array|
|image_diff_posterize_rowC_2_we0       |  out|    1|   ap_memory|  image_diff_posterize_rowC_2|         array|
|image_diff_posterize_rowC_2_d0        |  out|    8|   ap_memory|  image_diff_posterize_rowC_2|         array|
|image_diff_posterize_rowC_3_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowC_3|         array|
|image_diff_posterize_rowC_3_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowC_3|         array|
|image_diff_posterize_rowC_3_we0       |  out|    1|   ap_memory|  image_diff_posterize_rowC_3|         array|
|image_diff_posterize_rowC_3_d0        |  out|    8|   ap_memory|  image_diff_posterize_rowC_3|         array|
|image_diff_posterize_rowC_4_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowC_4|         array|
|image_diff_posterize_rowC_4_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowC_4|         array|
|image_diff_posterize_rowC_4_we0       |  out|    1|   ap_memory|  image_diff_posterize_rowC_4|         array|
|image_diff_posterize_rowC_4_d0        |  out|    8|   ap_memory|  image_diff_posterize_rowC_4|         array|
|image_diff_posterize_rowC_5_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowC_5|         array|
|image_diff_posterize_rowC_5_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowC_5|         array|
|image_diff_posterize_rowC_5_we0       |  out|    1|   ap_memory|  image_diff_posterize_rowC_5|         array|
|image_diff_posterize_rowC_5_d0        |  out|    8|   ap_memory|  image_diff_posterize_rowC_5|         array|
|image_diff_posterize_rowC_6_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowC_6|         array|
|image_diff_posterize_rowC_6_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowC_6|         array|
|image_diff_posterize_rowC_6_we0       |  out|    1|   ap_memory|  image_diff_posterize_rowC_6|         array|
|image_diff_posterize_rowC_6_d0        |  out|    8|   ap_memory|  image_diff_posterize_rowC_6|         array|
|image_diff_posterize_rowC_7_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowC_7|         array|
|image_diff_posterize_rowC_7_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowC_7|         array|
|image_diff_posterize_rowC_7_we0       |  out|    1|   ap_memory|  image_diff_posterize_rowC_7|         array|
|image_diff_posterize_rowC_7_d0        |  out|    8|   ap_memory|  image_diff_posterize_rowC_7|         array|
+--------------------------------------+-----+-----+------------+-----------------------------+--------------+

