#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000026f61d6ae70 .scope module, "EX_MA_reg_tb" "EX_MA_reg_tb" 2 6;
 .timescale -9 -10;
v0000026f61de2480_0 .var "ALU_RESULT", 31 0;
v0000026f61de1c60_0 .var "CLK", 0 0;
v0000026f61de2700_0 .var "DEST_REG", 4 0;
v0000026f61de1f80_0 .var "IMMEDIATE", 31 0;
v0000026f61de2660_0 .var "MEM_READ", 1 0;
v0000026f61de1d00_0 .var "MEM_WRITE", 1 0;
v0000026f61de2160_0 .net "OUT_ALU_RESULT", 31 0, v0000026f61d7c860_0;  1 drivers
v0000026f61de2840_0 .net "OUT_DEST_REG", 4 0, v0000026f61d42b50_0;  1 drivers
v0000026f61de19e0_0 .net "OUT_IMMEDIATE", 31 0, v0000026f61d71630_0;  1 drivers
v0000026f61de2200_0 .net "OUT_MEM_READ", 1 0, v0000026f61d716d0_0;  1 drivers
v0000026f61de1b20_0 .net "OUT_MEM_WRITE", 1 0, v0000026f61d71770_0;  1 drivers
v0000026f61de1bc0_0 .net "OUT_PC_PLUS_4", 31 0, v0000026f61d71810_0;  1 drivers
v0000026f61de1da0_0 .net "OUT_REG_WRITE_ENABLE", 0 0, v0000026f61de1940_0;  1 drivers
v0000026f61de2020_0 .net "OUT_REG_WRITE_SEL", 1 0, v0000026f61de22a0_0;  1 drivers
v0000026f61de25c0_0 .var "PC_PLUS_4", 31 0;
v0000026f61de20c0_0 .var "REG_WRITE_ENABLE", 0 0;
v0000026f61de2340_0 .var "REG_WRITE_SEL", 1 0;
v0000026f61de2520_0 .var "RESET", 0 0;
S_0000026f61d7c4f0 .scope module, "ex_ma_reg_t" "EX_MA_reg" 2 30, 3 10 0, S_0000026f61d6ae70;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "ALU_RESULT";
    .port_info 1 /INPUT 5 "DEST_REG";
    .port_info 2 /INPUT 32 "PC_PLUS_4";
    .port_info 3 /INPUT 32 "IMMEDIATE";
    .port_info 4 /INPUT 2 "MEM_WRITE";
    .port_info 5 /INPUT 2 "MEM_READ";
    .port_info 6 /INPUT 2 "REG_WRITE_SEL";
    .port_info 7 /INPUT 1 "REG_WRITE_ENABLE";
    .port_info 8 /INPUT 1 "CLK";
    .port_info 9 /INPUT 1 "RESET";
    .port_info 10 /OUTPUT 32 "OUT_ALU_RESULT";
    .port_info 11 /OUTPUT 5 "OUT_DEST_REG";
    .port_info 12 /OUTPUT 32 "OUT_PC_PLUS_4";
    .port_info 13 /OUTPUT 32 "OUT_IMMEDIATE";
    .port_info 14 /OUTPUT 2 "OUT_MEM_WRITE";
    .port_info 15 /OUTPUT 2 "OUT_MEM_READ";
    .port_info 16 /OUTPUT 2 "OUT_REG_WRITE_SEL";
    .port_info 17 /OUTPUT 1 "OUT_REG_WRITE_ENABLE";
v0000026f61e5bf20_0 .net "ALU_RESULT", 31 0, v0000026f61de2480_0;  1 drivers
v0000026f61d6d550_0 .net "CLK", 0 0, v0000026f61de1c60_0;  1 drivers
v0000026f61d69b50_0 .net "DEST_REG", 4 0, v0000026f61de2700_0;  1 drivers
v0000026f61d7c680_0 .net "IMMEDIATE", 31 0, v0000026f61de1f80_0;  1 drivers
v0000026f61d7c720_0 .net "MEM_READ", 1 0, v0000026f61de2660_0;  1 drivers
v0000026f61d7c7c0_0 .net "MEM_WRITE", 1 0, v0000026f61de1d00_0;  1 drivers
v0000026f61d7c860_0 .var "OUT_ALU_RESULT", 31 0;
v0000026f61d42b50_0 .var "OUT_DEST_REG", 4 0;
v0000026f61d71630_0 .var "OUT_IMMEDIATE", 31 0;
v0000026f61d716d0_0 .var "OUT_MEM_READ", 1 0;
v0000026f61d71770_0 .var "OUT_MEM_WRITE", 1 0;
v0000026f61d71810_0 .var "OUT_PC_PLUS_4", 31 0;
v0000026f61de1940_0 .var "OUT_REG_WRITE_ENABLE", 0 0;
v0000026f61de22a0_0 .var "OUT_REG_WRITE_SEL", 1 0;
v0000026f61de1ee0_0 .net "PC_PLUS_4", 31 0, v0000026f61de25c0_0;  1 drivers
v0000026f61de1a80_0 .net "REG_WRITE_ENABLE", 0 0, v0000026f61de20c0_0;  1 drivers
v0000026f61de27a0_0 .net "REG_WRITE_SEL", 1 0, v0000026f61de2340_0;  1 drivers
v0000026f61de1e40_0 .net "RESET", 0 0, v0000026f61de2520_0;  1 drivers
E_0000026f61d88be0 .event posedge, v0000026f61de1e40_0, v0000026f61d6d550_0;
    .scope S_0000026f61d7c4f0;
T_0 ;
    %wait E_0000026f61d88be0;
    %load/vec4 v0000026f61de1e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026f61d7c860_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026f61d42b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026f61d71810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026f61d71630_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026f61d71770_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026f61d716d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026f61de22a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f61de1940_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000026f61e5bf20_0;
    %assign/vec4 v0000026f61d7c860_0, 0;
    %load/vec4 v0000026f61d69b50_0;
    %assign/vec4 v0000026f61d42b50_0, 0;
    %load/vec4 v0000026f61de1ee0_0;
    %assign/vec4 v0000026f61d71810_0, 0;
    %load/vec4 v0000026f61d7c680_0;
    %assign/vec4 v0000026f61d71630_0, 0;
    %load/vec4 v0000026f61d7c7c0_0;
    %assign/vec4 v0000026f61d71770_0, 0;
    %load/vec4 v0000026f61d7c720_0;
    %assign/vec4 v0000026f61d716d0_0, 0;
    %load/vec4 v0000026f61de27a0_0;
    %assign/vec4 v0000026f61de22a0_0, 0;
    %load/vec4 v0000026f61de1a80_0;
    %assign/vec4 v0000026f61de1940_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000026f61d6ae70;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026f61de1c60_0, 0, 1;
T_1.0 ;
    %delay 40, 0;
    %load/vec4 v0000026f61de1c60_0;
    %inv;
    %store/vec4 v0000026f61de1c60_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0000026f61d6ae70;
T_2 ;
    %vpi_call 2 61 "$dumpfile", "EX_MA_reg_tb.vcd" {0 0 0};
    %vpi_call 2 62 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000026f61d6ae70 {0 0 0};
    %vpi_call 2 63 "$monitor", "Time: %0t | ALU_RESULT: %d | DEST_REG: %d | PC_PLUS_4: %d | IMMEDIATE: %d | MEM_WRITE: %b | MEM_READ: %b | REG_WRITE_SEL: %b | REG_WRITE_ENABLE: %b | OUT_ALU_RESULT: %d | OUT_DEST_REG: %d | OUT_PC_PLUS_4: %d | OUT_IMMEDIATE: %d | OUT_MEM_WRITE: %b | OUT_MEM_READ: %b | OUT_REG_WRITE_SEL: %b | OUT_REG_WRITE_ENABLE: %b", $time, v0000026f61de2480_0, v0000026f61de2700_0, v0000026f61de25c0_0, v0000026f61de1f80_0, v0000026f61de1d00_0, v0000026f61de2660_0, v0000026f61de2340_0, v0000026f61de20c0_0, v0000026f61de2160_0, v0000026f61de2840_0, v0000026f61de1bc0_0, v0000026f61de19e0_0, v0000026f61de1b20_0, v0000026f61de2200_0, v0000026f61de2020_0, v0000026f61de1da0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026f61de2520_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026f61de2480_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026f61de2700_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026f61de25c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026f61de1f80_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026f61de1d00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026f61de2660_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026f61de2340_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026f61de20c0_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026f61de2520_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0000026f61de2480_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026f61de2700_0, 0, 5;
    %pushi/vec4 104, 0, 32;
    %store/vec4 v0000026f61de25c0_0, 0, 32;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v0000026f61de1f80_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026f61de1d00_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026f61de2660_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000026f61de2340_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026f61de20c0_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 300, 0, 32;
    %store/vec4 v0000026f61de2480_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000026f61de2700_0, 0, 5;
    %pushi/vec4 304, 0, 32;
    %store/vec4 v0000026f61de25c0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
    %store/vec4 v0000026f61de1f80_0, 0, 32;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000026f61de1d00_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026f61de2660_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026f61de2340_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026f61de20c0_0, 0, 1;
    %delay 80, 0;
    %vpi_call 2 105 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "EX_MA_reg_tb.v";
    "./EX_MA_reg.v";
