#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x557798408650 .scope module, "uart_top_tb" "uart_top_tb" 2 1;
 .timescale 0 0;
v0x55779843c7f0_0 .var "clk", 0 0;
v0x55779843c8b0_0 .var "rst_n", 0 0;
v0x55779843c970_0 .net "rx_data", 7 0, v0x557798439fd0_0;  1 drivers
v0x55779843ca40_0 .net "rx_done", 0 0, v0x55779843a170_0;  1 drivers
v0x55779843cb30_0 .net "tx_busy", 0 0, v0x55779843bb50_0;  1 drivers
v0x55779843cc70_0 .var "tx_data", 7 0;
v0x55779843cd10_0 .var "tx_start", 0 0;
E_0x5577983cdba0 .event anyedge, v0x55779843a170_0;
S_0x5577984087e0 .scope module, "top_tb" "uart_top" 2 6, 3 1 0, S_0x557798408650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tx_start";
    .port_info 3 /INPUT 8 "tx_data";
    .port_info 4 /OUTPUT 1 "tx_busy";
    .port_info 5 /OUTPUT 1 "rx_done";
    .port_info 6 /OUTPUT 8 "rx_data";
v0x55779843bfd0_0 .net "baud_tick", 0 0, v0x5577983fe2c0_0;  1 drivers
v0x55779843c090_0 .net "clk", 0 0, v0x55779843c7f0_0;  1 drivers
v0x55779843c1e0_0 .net "rst_n", 0 0, v0x55779843c8b0_0;  1 drivers
v0x55779843c310_0 .net "rx_data", 7 0, v0x557798439fd0_0;  alias, 1 drivers
v0x55779843c3b0_0 .net "rx_done", 0 0, v0x55779843a170_0;  alias, 1 drivers
v0x55779843c450_0 .net "tx_busy", 0 0, v0x55779843bb50_0;  alias, 1 drivers
v0x55779843c520_0 .net "tx_data", 7 0, v0x55779843cc70_0;  1 drivers
v0x55779843c5c0_0 .net "tx_rx_data", 0 0, v0x55779843b340_0;  1 drivers
v0x55779843c660_0 .net "tx_start", 0 0, v0x55779843cd10_0;  1 drivers
S_0x557798409710 .scope module, "baud_gen_top" "baud_gen" 3 8, 4 1 0, S_0x5577984087e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "baud_tick";
P_0x5577984098a0 .param/l "baud_rate" 0 4 1, +C4<00000000000000000010010110000000>;
P_0x5577984098e0 .param/l "clk_div" 1 4 3, +C4<00000000000000000001010001011000>;
P_0x557798409920 .param/l "clk_freq" 0 4 1, +C4<00000010111110101111000010000000>;
v0x5577983fe2c0_0 .var "baud_tick", 0 0;
v0x5577983fe390_0 .net "clk", 0 0, v0x55779843c7f0_0;  alias, 1 drivers
v0x5577983fc810_0 .var "count", 13 0;
v0x5577983fc8b0_0 .net "rst_n", 0 0, v0x55779843c8b0_0;  alias, 1 drivers
E_0x5577983cde50/0 .event negedge, v0x5577983fc8b0_0;
E_0x5577983cde50/1 .event posedge, v0x5577983fe390_0;
E_0x5577983cde50 .event/or E_0x5577983cde50/0, E_0x5577983cde50/1;
S_0x557798439a00 .scope module, "rx_top" "uart_rx" 3 12, 5 1 0, S_0x5577984087e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "baud_tick";
    .port_info 3 /INPUT 1 "rx_data_in";
    .port_info 4 /OUTPUT 8 "rx_data";
    .port_info 5 /OUTPUT 1 "rx_done";
v0x5577983fffa0_0 .net "baud_tick", 0 0, v0x5577983fe2c0_0;  alias, 1 drivers
v0x557798439be0_0 .var "bit_count", 3 0;
v0x557798439ca0_0 .net "clk", 0 0, v0x55779843c7f0_0;  alias, 1 drivers
v0x557798439da0_0 .var "data_reg", 7 0;
v0x557798439e40_0 .net "rst_n", 0 0, v0x55779843c8b0_0;  alias, 1 drivers
v0x557798439f30_0 .var "rx_busy", 0 0;
v0x557798439fd0_0 .var "rx_data", 7 0;
v0x55779843a0b0_0 .net "rx_data_in", 0 0, v0x55779843b340_0;  alias, 1 drivers
v0x55779843a170_0 .var "rx_done", 0 0;
S_0x55779843a2f0 .scope module, "tx_top" "uart_tx" 3 10, 6 1 0, S_0x5577984087e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "baud_tick";
    .port_info 3 /INPUT 1 "tx_start";
    .port_info 4 /INPUT 8 "tx_data";
    .port_info 5 /OUTPUT 1 "tx_data_out";
    .port_info 6 /OUTPUT 1 "tx_busy";
P_0x55779843a4b0 .param/l "width" 0 6 1, +C4<00000000000000000000000000001010>;
v0x55779843b690_0 .net "baud_tick", 0 0, v0x5577983fe2c0_0;  alias, 1 drivers
v0x55779843b7a0_0 .var "bit_count", 4 0;
v0x55779843b880_0 .net "clk", 0 0, v0x55779843c7f0_0;  alias, 1 drivers
v0x55779843b920_0 .var "load_piso", 0 0;
v0x55779843b9c0_0 .net "rst_n", 0 0, v0x55779843c8b0_0;  alias, 1 drivers
v0x55779843bab0_0 .var "shift_piso", 0 0;
v0x55779843bb50_0 .var "tx_busy", 0 0;
v0x55779843bbf0_0 .net "tx_data", 7 0, v0x55779843cc70_0;  alias, 1 drivers
v0x55779843bcc0_0 .net "tx_data_out", 0 0, v0x55779843b340_0;  alias, 1 drivers
v0x55779843bd60_0 .net "tx_start", 0 0, v0x55779843cd10_0;  alias, 1 drivers
v0x55779843be00_0 .net "uart_frame", 9 0, L_0x55779843ce00;  1 drivers
S_0x55779843a630 .scope module, "fg_tx" "frame_gen" 6 8, 7 1 0, S_0x55779843a2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /OUTPUT 10 "frame_out";
L_0x780331586018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55779843a830_0 .net/2u *"_ivl_0", 0 0, L_0x780331586018;  1 drivers
L_0x780331586060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55779843a930_0 .net/2u *"_ivl_2", 0 0, L_0x780331586060;  1 drivers
v0x55779843aa10_0 .net "data_in", 7 0, v0x55779843cc70_0;  alias, 1 drivers
v0x55779843ab00_0 .net "frame_out", 9 0, L_0x55779843ce00;  alias, 1 drivers
L_0x55779843ce00 .concat [ 1 8 1 0], L_0x780331586060, v0x55779843cc70_0, L_0x780331586018;
S_0x55779843ac40 .scope module, "piso_tx" "piso_reg" 6 10, 8 1 0, S_0x55779843a2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "shift";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 10 "p_data";
    .port_info 5 /OUTPUT 1 "serial_data";
P_0x55779843ae20 .param/l "width" 0 8 1, +C4<00000000000000000000000000001010>;
v0x55779843afd0_0 .net "clk", 0 0, v0x55779843c7f0_0;  alias, 1 drivers
v0x55779843b0c0_0 .net "load", 0 0, v0x55779843b920_0;  1 drivers
v0x55779843b180_0 .net "p_data", 9 0, L_0x55779843ce00;  alias, 1 drivers
v0x55779843b250_0 .net "rst_n", 0 0, v0x55779843c8b0_0;  alias, 1 drivers
v0x55779843b340_0 .var "serial_data", 0 0;
v0x55779843b430_0 .net "shift", 0 0, v0x55779843bab0_0;  1 drivers
v0x55779843b4d0_0 .var "shift_reg", 9 0;
    .scope S_0x557798409710;
T_0 ;
    %wait E_0x5577983cde50;
    %load/vec4 v0x5577983fc8b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x5577983fc810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577983fe2c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5577983fc810_0;
    %pad/u 32;
    %cmpi/e 5207, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x5577983fc810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577983fe2c0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5577983fc810_0;
    %addi 1, 0, 14;
    %assign/vec4 v0x5577983fc810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577983fe2c0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55779843ac40;
T_1 ;
    %wait E_0x5577983cde50;
    %load/vec4 v0x55779843b250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1023, 0, 10;
    %assign/vec4 v0x55779843b4d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55779843b340_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55779843b0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55779843b180_0;
    %assign/vec4 v0x55779843b4d0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x55779843b430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55779843b4d0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x55779843b340_0, 0;
    %load/vec4 v0x55779843b4d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x55779843b4d0_0, 0;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55779843a2f0;
T_2 ;
    %wait E_0x5577983cde50;
    %load/vec4 v0x55779843b9c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55779843bb50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55779843b7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55779843b920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55779843bab0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55779843b920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55779843bab0_0, 0;
    %load/vec4 v0x55779843bd60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0x55779843bb50_0;
    %nor/r;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55779843bb50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55779843b7a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55779843b920_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x55779843bb50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %load/vec4 v0x55779843b690_0;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55779843bab0_0, 0;
    %load/vec4 v0x55779843b7a0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55779843b7a0_0, 0;
    %load/vec4 v0x55779843b7a0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55779843bb50_0, 0;
T_2.8 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x557798439a00;
T_3 ;
    %wait E_0x5577983cde50;
    %load/vec4 v0x557798439e40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557798439be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557798439f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55779843a170_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55779843a170_0, 0;
    %load/vec4 v0x557798439f30_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0x55779843a0b0_0;
    %nor/r;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557798439f30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x557798439be0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x557798439f30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.7, 9;
    %load/vec4 v0x5577983fffa0_0;
    %and;
T_3.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %load/vec4 v0x557798439be0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x557798439be0_0, 0;
    %load/vec4 v0x557798439be0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_3.10, 5;
    %load/vec4 v0x557798439be0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_3.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0x55779843a0b0_0;
    %load/vec4 v0x557798439da0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x557798439da0_0, 0;
T_3.8 ;
    %load/vec4 v0x557798439be0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_3.11, 4;
    %load/vec4 v0x557798439da0_0;
    %assign/vec4 v0x557798439fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55779843a170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557798439f30_0, 0;
T_3.11 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x557798408650;
T_4 ;
    %delay 10, 0;
    %load/vec4 v0x55779843c7f0_0;
    %inv;
    %store/vec4 v0x55779843c7f0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x557798408650;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55779843c7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55779843c8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55779843cd10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55779843cc70_0, 0, 8;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55779843c8b0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55779843cd10_0, 0, 1;
    %pushi/vec4 65, 0, 8;
    %store/vec4 v0x55779843cc70_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55779843cd10_0, 0, 1;
T_5.0 ;
    %load/vec4 v0x55779843ca40_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.1, 6;
    %wait E_0x5577983cdba0;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call 2 22 "$display", "received_data = %c", v0x55779843c970_0 {0 0 0};
    %delay 500, 0;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x557798408650;
T_6 ;
    %vpi_call 2 27 "$dumpfile", "uart.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x557798408650 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "uart_top_tb.v";
    "uart_top.v";
    "baud_gen.v";
    "uart_rx.v";
    "uart_tx.v";
    "frame_gen.v";
    "piso_reg.v";
