#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000000009bd1b0 .scope module, "main" "main" 2 7;
 .timescale 0 0;
v0000000000bea3c0_0 .net "A_O", 31 0, L_0000000000bedbb0;  1 drivers
v0000000000be88e0_0 .var "Address", 31 0;
v0000000000be8ca0_0 .net "C", 0 0, v0000000000bea0a0_0;  1 drivers
v0000000000be9a60_0 .net "C_U_out", 6 0, L_0000000000bed250;  1 drivers
v0000000000bea460_0 .net "DO", 31 0, v0000000000bdce20_0;  1 drivers
v0000000000be96a0_0 .net "DO_CU", 31 0, v0000000000bd72f0_0;  1 drivers
v0000000000beabe0_0 .net "Data_RAM_Out", 31 0, v0000000000bdb4f0_0;  1 drivers
v0000000000beac80_0 .net "EX_ALU_OP", 3 0, v0000000000b30e00_0;  1 drivers
v0000000000be9100_0 .net "EX_Bit11_0", 31 0, v0000000000b307c0_0;  1 drivers
v0000000000bea5a0_0 .net "EX_Bit15_12", 3 0, v0000000000b305e0_0;  1 drivers
v0000000000be8d40_0 .net "EX_MUX_2X1_OUT", 31 0, L_0000000000b6b850;  1 drivers
v0000000000be8980_0 .net "EX_RF_Enable", 0 0, v0000000000b30b80_0;  1 drivers
v0000000000be94c0_0 .net "EX_Shift_imm", 0 0, v0000000000b2f820_0;  1 drivers
v0000000000be8e80_0 .net "EX_addresing_modes", 7 0, v0000000000b30ae0_0;  1 drivers
v0000000000bea640_0 .net "EX_load_instr", 0 0, v0000000000b30f40_0;  1 drivers
v0000000000be9740_0 .net "EX_mem_read_write", 0 0, v0000000000b30fe0_0;  1 drivers
v0000000000bea780_0 .net "EX_mem_size", 0 0, v0000000000b2f6e0_0;  1 drivers
v0000000000be97e0_0 .net "ID_B_instr", 0 0, L_0000000000b6b0e0;  1 drivers
v0000000000be9f60_0 .net "ID_Bit11_0", 11 0, v0000000000bd7f70_0;  1 drivers
v0000000000be8700_0 .net "ID_Bit15_12", 3 0, v0000000000bd6490_0;  1 drivers
v0000000000be9c40_0 .net "ID_Bit19_16", 3 0, v0000000000bd7570_0;  1 drivers
v0000000000be85c0_0 .net "ID_Bit23_0", 23 0, v0000000000bd6670_0;  1 drivers
v0000000000beaa00_0 .net "ID_Bit31_28", 3 0, v0000000000bd6710_0;  1 drivers
v0000000000be8a20_0 .net "ID_Bit3_0", 3 0, v0000000000bd67b0_0;  1 drivers
v0000000000be8ac0_0 .net "ID_CU", 6 0, L_0000000000b6b3f0;  1 drivers
o0000000000b86e58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000beab40_0 .net "ID_addresing_modes", 7 0, o0000000000b86e58;  0 drivers
v0000000000be8520_0 .net "ID_mem_read_write", 0 0, L_0000000000b6ac10;  1 drivers
o0000000000b86eb8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000be9ec0_0 .net "ID_mem_size", 0 0, o0000000000b86eb8;  0 drivers
o0000000000b87428 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000be9ce0_0 .net "IF_ID_Load", 0 0, o0000000000b87428;  0 drivers
v0000000000be9d80_0 .net "IF_ID_load", 0 0, v0000000000bdaa50_0;  1 drivers
v0000000000beaaa0_0 .net "MEM_A_O", 31 0, v0000000000b3ab30_0;  1 drivers
v0000000000bea8c0_0 .net "MEM_Bit15_12", 3 0, v0000000000b39ff0_0;  1 drivers
v0000000000be8de0_0 .net "MEM_MUX3", 31 0, v0000000000b399b0_0;  1 drivers
v0000000000be8b60_0 .net "MEM_RF_Enable", 0 0, v0000000000b39b90_0;  1 drivers
o0000000000b89588 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000be8660_0 .net "MEM_load", 0 0, o0000000000b89588;  0 drivers
v0000000000be9e20_0 .net "MEM_load_instr", 0 0, v0000000000b39c30_0;  1 drivers
v0000000000be8c00_0 .net "MEM_mem_read_write", 0 0, v0000000000b39d70_0;  1 drivers
v0000000000be8f20_0 .net "MEM_mem_size", 0 0, v0000000000b39eb0_0;  1 drivers
v0000000000be9060_0 .net "MUX1_signal", 1 0, v0000000000bdbe50_0;  1 drivers
v0000000000bea140_0 .net "MUX2_signal", 1 0, v0000000000bdb9f0_0;  1 drivers
v0000000000bea1e0_0 .net "MUX3_signal", 1 0, v0000000000bdb090_0;  1 drivers
v0000000000beb360_0 .net "MUXControlUnit_signal", 0 0, v0000000000bdac30_0;  1 drivers
v0000000000beb720_0 .net "M_O", 31 0, L_0000000000b6b9a0;  1 drivers
v0000000000bebc20_0 .net "Next_PC", 31 0, v0000000000bd6ad0_0;  1 drivers
v0000000000beb040_0 .net "PA", 31 0, v0000000000be30e0_0;  1 drivers
v0000000000beb5e0_0 .net "PB", 31 0, v0000000000be2dc0_0;  1 drivers
v0000000000bebd60_0 .net "PC4", 31 0, L_0000000000bed4d0;  1 drivers
v0000000000beba40_0 .net "PCI", 31 0, L_0000000000b6a890;  1 drivers
v0000000000beb9a0_0 .net "PCIN", 31 0, L_0000000000b6b700;  1 drivers
v0000000000beb180_0 .net "PCO", 31 0, L_0000000000b6b310;  1 drivers
v0000000000beb7c0_0 .net "PC_RF_ld", 0 0, v0000000000bdbd10_0;  1 drivers
v0000000000beb680_0 .net "PCin", 31 0, L_0000000000b6a740;  1 drivers
v0000000000bebae0_0 .net "PD", 31 0, v0000000000be3fe0_0;  1 drivers
v0000000000beb860_0 .net "PW", 31 0, L_0000000000b69e80;  1 drivers
o0000000000b8b058 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000bec1c0_0 .net "RFLd", 0 0, o0000000000b8b058;  0 drivers
v0000000000beb900_0 .var "Reset", 0 0;
L_0000000000bf04e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000000bead20_0 .net "S", 0 0, L_0000000000bf04e8;  1 drivers
o0000000000b8b7d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000beb540_0 .net "SD", 3 0, o0000000000b8b7d8;  0 drivers
v0000000000bebb80_0 .net "SEx4_out", 31 0, L_0000000000b6aeb0;  1 drivers
v0000000000bebcc0_0 .net "SSE_out", 31 0, v0000000000be9380_0;  1 drivers
o0000000000b88b68 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000bebf40_0 .net "Size", 0 0, o0000000000b88b68;  0 drivers
v0000000000bec300_0 .net "TA", 31 0, L_0000000000bee650;  1 drivers
v0000000000bebe00_0 .net "WB_A_O", 31 0, v0000000000bd7890_0;  1 drivers
v0000000000bebea0_0 .net "WB_Bit15_12", 3 0, v0000000000bd6990_0;  1 drivers
o0000000000b8aff8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000beb2c0_0 .net "WB_Bit15_12_out", 3 0, o0000000000b8aff8;  0 drivers
v0000000000bebfe0_0 .net "WB_Data_RAM_Out", 31 0, v0000000000bd6a30_0;  1 drivers
v0000000000bec080_0 .net "WB_RF_Enable", 0 0, v0000000000bd6cb0_0;  1 drivers
v0000000000bec120_0 .net "WB_load_instr", 0 0, v0000000000bd7d90_0;  1 drivers
v0000000000bec260_0 .var/2u *"_ivl_16", 31 0; Local signal
v0000000000beae60_0 .net "asserted", 0 0, L_0000000000b6aa50;  1 drivers
v0000000000bec3a0_0 .net "cc_alu_1", 3 0, L_0000000000bee1f0;  1 drivers
v0000000000beadc0_0 .net "cc_alu_2", 3 0, L_0000000000bec530;  1 drivers
v0000000000beaf00_0 .net "cc_main_alu_out", 3 0, L_0000000000bee330;  1 drivers
v0000000000beafa0_0 .net "cc_out", 3 0, v0000000000bd7cf0_0;  1 drivers
v0000000000beb0e0_0 .net "choose_ta_r_nop", 0 0, v0000000000b3a810_0;  1 drivers
v0000000000beb220_0 .var "clk", 0 0;
v0000000000beb400_0 .var/i "code", 31 0;
v0000000000beb4a0_0 .var "data", 31 0;
v0000000000becb70_0 .var/i "file", 31 0;
v0000000000bec5d0_0 .net "mux_out_1", 31 0, L_0000000000b6a200;  1 drivers
v0000000000becd50_0 .net "mux_out_1_A", 31 0, v0000000000bd7ed0_0;  1 drivers
v0000000000bec710_0 .net "mux_out_2", 31 0, L_0000000000b69fd0;  1 drivers
v0000000000becad0_0 .net "mux_out_2_B", 31 0, v0000000000bd68f0_0;  1 drivers
v0000000000becfd0_0 .net "mux_out_3", 31 0, L_0000000000b6a9e0;  1 drivers
v0000000000bee6f0_0 .net "mux_out_3_C", 31 0, v0000000000bd7390_0;  1 drivers
S_00000000009bd340 .scope module, "Cond_Is_Asserted" "Cond_Is_Asserted" 2 460, 2 833 0, S_00000000009bd1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 4 "instr_condition";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "asserted";
L_0000000000b6aa50 .functor BUFZ 1, v0000000000b397d0_0, C4<0>, C4<0>, C4<0>;
v0000000000b3af90_0 .net "asserted", 0 0, L_0000000000b6aa50;  alias, 1 drivers
v0000000000b397d0_0 .var "assrt", 0 0;
v0000000000b39e10_0 .var/i "c", 31 0;
v0000000000b3b2b0_0 .net "cc_in", 3 0, v0000000000bd7cf0_0;  alias, 1 drivers
v0000000000b3b170_0 .net "clk", 0 0, v0000000000beb220_0;  1 drivers
v0000000000b3a450_0 .net "instr_condition", 3 0, v0000000000bd6710_0;  alias, 1 drivers
v0000000000b3b350_0 .var/i "n", 31 0;
v0000000000b39af0_0 .var/i "v", 31 0;
v0000000000b3b3f0_0 .var/i "z", 31 0;
E_0000000000b57410 .event posedge, v0000000000b3b170_0;
S_00000000009bd4d0 .scope module, "Condition_Handler" "Condition_Handler" 2 472, 2 990 0, S_00000000009bd1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "asserted";
    .port_info 1 /INPUT 1 "b_instr";
    .port_info 2 /OUTPUT 1 "choose_ta_r_nop";
v0000000000b3a950_0 .net "asserted", 0 0, L_0000000000b6aa50;  alias, 1 drivers
v0000000000b3a590_0 .net "b_instr", 0 0, L_0000000000b6b0e0;  alias, 1 drivers
v0000000000b3a810_0 .var "choose_ta_r_nop", 0 0;
E_0000000000b58690 .event edge, v0000000000b3af90_0, v0000000000b3a590_0;
S_00000000009bfbc0 .scope module, "EX_mem_pipeline_register" "EX_MEM_pipeline_register" 2 486, 2 1107 0, S_00000000009bd1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mux_out_3_C";
    .port_info 1 /INPUT 32 "A_O";
    .port_info 2 /INPUT 4 "EX_Bit15_12";
    .port_info 3 /INPUT 4 "cc_main_alu_out";
    .port_info 4 /INPUT 1 "EX_load_instr";
    .port_info 5 /INPUT 1 "EX_RF_instr";
    .port_info 6 /INPUT 1 "EX_mem_read_write";
    .port_info 7 /INPUT 1 "EX_mem_size";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /OUTPUT 32 "MEM_A_O";
    .port_info 10 /OUTPUT 32 "MEM_MUX3";
    .port_info 11 /OUTPUT 4 "MEM_Bit15_12";
    .port_info 12 /OUTPUT 1 "MEM_load_instr";
    .port_info 13 /OUTPUT 1 "MEM_RF_Enable";
    .port_info 14 /OUTPUT 1 "MEM_mem_read_write";
    .port_info 15 /OUTPUT 1 "MEM_mem_size";
v0000000000b3a8b0_0 .net "A_O", 31 0, L_0000000000bedbb0;  alias, 1 drivers
v0000000000b3a9f0_0 .net "EX_Bit15_12", 3 0, v0000000000b305e0_0;  alias, 1 drivers
v0000000000b39550_0 .net "EX_RF_instr", 0 0, v0000000000b30b80_0;  alias, 1 drivers
v0000000000b3abd0_0 .net "EX_load_instr", 0 0, v0000000000b30f40_0;  alias, 1 drivers
v0000000000b39730_0 .net "EX_mem_read_write", 0 0, v0000000000b30fe0_0;  alias, 1 drivers
v0000000000b3aa90_0 .net "EX_mem_size", 0 0, v0000000000b2f6e0_0;  alias, 1 drivers
v0000000000b3ab30_0 .var "MEM_A_O", 31 0;
v0000000000b39ff0_0 .var "MEM_Bit15_12", 3 0;
v0000000000b399b0_0 .var "MEM_MUX3", 31 0;
v0000000000b39b90_0 .var "MEM_RF_Enable", 0 0;
v0000000000b39c30_0 .var "MEM_load_instr", 0 0;
v0000000000b39d70_0 .var "MEM_mem_read_write", 0 0;
v0000000000b39eb0_0 .var "MEM_mem_size", 0 0;
v0000000000b3a090_0 .net "cc_main_alu_out", 3 0, L_0000000000bee330;  alias, 1 drivers
v0000000000b2fb40_0 .net "clk", 0 0, v0000000000beb220_0;  alias, 1 drivers
v0000000000b302c0_0 .net "mux_out_3_C", 31 0, v0000000000bd7390_0;  alias, 1 drivers
S_00000000009bfd50 .scope module, "ID_EX_pipeline_register" "ID_EX_pipeline_register" 2 368, 2 1065 0, S_00000000009bd1b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "mux_out_1_A";
    .port_info 1 /OUTPUT 32 "mux_out_2_B";
    .port_info 2 /OUTPUT 32 "mux_out_3_C";
    .port_info 3 /OUTPUT 4 "EX_Bit15_12";
    .port_info 4 /OUTPUT 1 "EX_Shift_imm";
    .port_info 5 /OUTPUT 4 "EX_ALU_OP";
    .port_info 6 /OUTPUT 1 "EX_load_instr";
    .port_info 7 /OUTPUT 1 "EX_RF_instr";
    .port_info 8 /OUTPUT 32 "EX_Bit11_0";
    .port_info 9 /OUTPUT 8 "EX_addresing_modes";
    .port_info 10 /OUTPUT 1 "EX_mem_size";
    .port_info 11 /OUTPUT 1 "EX_mem_read_write";
    .port_info 12 /INPUT 32 "mux_out_1";
    .port_info 13 /INPUT 32 "mux_out_2";
    .port_info 14 /INPUT 32 "mux_out_3";
    .port_info 15 /INPUT 4 "ID_Bit15_12";
    .port_info 16 /INPUT 7 "ID_CU";
    .port_info 17 /INPUT 12 "ID_Bit11_0";
    .port_info 18 /INPUT 8 "ID_addresing_modes";
    .port_info 19 /INPUT 1 "ID_mem_size";
    .port_info 20 /INPUT 1 "ID_mem_read_write";
    .port_info 21 /INPUT 1 "clk";
v0000000000b30e00_0 .var "EX_ALU_OP", 3 0;
v0000000000b307c0_0 .var "EX_Bit11_0", 31 0;
v0000000000b305e0_0 .var "EX_Bit15_12", 3 0;
v0000000000b30b80_0 .var "EX_RF_instr", 0 0;
v0000000000b2f820_0 .var "EX_Shift_imm", 0 0;
v0000000000b30ae0_0 .var "EX_addresing_modes", 7 0;
v0000000000b30f40_0 .var "EX_load_instr", 0 0;
v0000000000b30fe0_0 .var "EX_mem_read_write", 0 0;
v0000000000b2f6e0_0 .var "EX_mem_size", 0 0;
v0000000000b31080_0 .net "ID_Bit11_0", 11 0, v0000000000bd7f70_0;  alias, 1 drivers
v0000000000b2f280_0 .net "ID_Bit15_12", 3 0, v0000000000bd6490_0;  alias, 1 drivers
v0000000000b2f320_0 .net "ID_CU", 6 0, L_0000000000bed250;  alias, 1 drivers
v0000000000b2f640_0 .net "ID_addresing_modes", 7 0, o0000000000b86e58;  alias, 0 drivers
v0000000000a29180_0 .net "ID_mem_read_write", 0 0, L_0000000000b6ac10;  alias, 1 drivers
v0000000000a28aa0_0 .net "ID_mem_size", 0 0, o0000000000b86eb8;  alias, 0 drivers
v0000000000b182c0_0 .net "clk", 0 0, v0000000000beb220_0;  alias, 1 drivers
v0000000000bd6e90_0 .net "mux_out_1", 31 0, L_0000000000b6a200;  alias, 1 drivers
v0000000000bd7ed0_0 .var "mux_out_1_A", 31 0;
v0000000000bd7110_0 .net "mux_out_2", 31 0, L_0000000000b69fd0;  alias, 1 drivers
v0000000000bd68f0_0 .var "mux_out_2_B", 31 0;
v0000000000bd7930_0 .net "mux_out_3", 31 0, L_0000000000b6a9e0;  alias, 1 drivers
v0000000000bd7390_0 .var "mux_out_3_C", 31 0;
S_00000000009b77a0 .scope module, "IF_ID_pipeline_register" "IF_ID_pipeline_register" 2 176, 2 1003 0, S_00000000009bd1b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 24 "ID_Bit23_0";
    .port_info 1 /OUTPUT 32 "ID_Next_PC";
    .port_info 2 /OUTPUT 4 "ID_Bit19_16";
    .port_info 3 /OUTPUT 4 "ID_Bit3_0";
    .port_info 4 /OUTPUT 4 "ID_Bit31_28";
    .port_info 5 /OUTPUT 12 "ID_Bit11_0";
    .port_info 6 /OUTPUT 4 "ID_Bit15_12";
    .port_info 7 /OUTPUT 32 "ID_Bit31_0";
    .port_info 8 /INPUT 1 "nop";
    .port_info 9 /INPUT 1 "Hazard_Unit_Ld";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 1 "Reset";
    .port_info 12 /INPUT 32 "PC4";
    .port_info 13 /INPUT 32 "DataOut";
v0000000000bd7250_0 .net "DataOut", 31 0, v0000000000bdce20_0;  alias, 1 drivers
v0000000000bd7610_0 .net "Hazard_Unit_Ld", 0 0, o0000000000b87428;  alias, 0 drivers
v0000000000bd7f70_0 .var "ID_Bit11_0", 11 0;
v0000000000bd6490_0 .var "ID_Bit15_12", 3 0;
v0000000000bd7570_0 .var "ID_Bit19_16", 3 0;
v0000000000bd6670_0 .var "ID_Bit23_0", 23 0;
v0000000000bd72f0_0 .var "ID_Bit31_0", 31 0;
v0000000000bd6710_0 .var "ID_Bit31_28", 3 0;
v0000000000bd67b0_0 .var "ID_Bit3_0", 3 0;
v0000000000bd6ad0_0 .var "ID_Next_PC", 31 0;
v0000000000bd8010_0 .net "PC4", 31 0, L_0000000000bed4d0;  alias, 1 drivers
v0000000000bd7b10_0 .net "Reset", 0 0, v0000000000beb900_0;  1 drivers
v0000000000bd71b0_0 .net "clk", 0 0, v0000000000beb220_0;  alias, 1 drivers
v0000000000bd7bb0_0 .net "nop", 0 0, v0000000000b3a810_0;  alias, 1 drivers
S_00000000009f5bc0 .scope module, "MEM_WB_pipeline_register" "MEM_WB_pipeline_register" 2 541, 2 1131 0, S_00000000009bd1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "data_r_out";
    .port_info 2 /INPUT 4 "bit15_12";
    .port_info 3 /INPUT 1 "MEM_load_instr";
    .port_info 4 /INPUT 1 "MEM_RF_Enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "wb_alu_out";
    .port_info 7 /OUTPUT 32 "wb_data_r_out";
    .port_info 8 /OUTPUT 4 "wb_bit15_12";
    .port_info 9 /OUTPUT 1 "WB_load_instr";
    .port_info 10 /OUTPUT 1 "WB_RF_Enable";
v0000000000bd7a70_0 .net "MEM_RF_Enable", 0 0, v0000000000b39b90_0;  alias, 1 drivers
v0000000000bd7430_0 .net "MEM_load_instr", 0 0, v0000000000b39c30_0;  alias, 1 drivers
v0000000000bd6cb0_0 .var "WB_RF_Enable", 0 0;
v0000000000bd7d90_0 .var "WB_load_instr", 0 0;
v0000000000bd6850_0 .net "alu_out", 31 0, v0000000000b3ab30_0;  alias, 1 drivers
v0000000000bd79d0_0 .net "bit15_12", 3 0, v0000000000b39ff0_0;  alias, 1 drivers
v0000000000bd7750_0 .net "clk", 0 0, v0000000000beb220_0;  alias, 1 drivers
v0000000000bd6b70_0 .net "data_r_out", 31 0, v0000000000bdb4f0_0;  alias, 1 drivers
v0000000000bd7890_0 .var "wb_alu_out", 31 0;
v0000000000bd6990_0 .var "wb_bit15_12", 3 0;
v0000000000bd6a30_0 .var "wb_data_r_out", 31 0;
S_00000000009f5d50 .scope module, "Status_register" "Status_register" 2 201, 2 791 0, S_00000000009bd1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 4 "cc_out";
    .port_info 3 /INPUT 1 "clk";
v0000000000bd7c50_0 .net "S", 0 0, L_0000000000bf04e8;  alias, 1 drivers
v0000000000bd6f30_0 .net "cc_in", 3 0, L_0000000000bee330;  alias, 1 drivers
v0000000000bd7cf0_0 .var "cc_out", 3 0;
v0000000000bd6c10_0 .net "clk", 0 0, v0000000000beb220_0;  alias, 1 drivers
S_00000000009f5ee0 .scope module, "alu_1" "alu" 2 157, 3 4 0, S_00000000009bd1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000bd6d50_0 .net "A", 31 0, L_0000000000b6b310;  alias, 1 drivers
v0000000000bd6df0_0 .net "Alu_Out", 3 0, L_0000000000bee1f0;  alias, 1 drivers
L_0000000000bf0578 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000bd74d0_0 .net "B", 31 0, L_0000000000bf0578;  1 drivers
L_0000000000bf0608 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000bd8290_0 .net "Cin", 0 0, L_0000000000bf0608;  1 drivers
L_0000000000bf05c0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000bd6fd0_0 .net "OPS", 3 0, L_0000000000bf05c0;  1 drivers
v0000000000bd76b0_0 .var "OPS_result", 32 0;
v0000000000bd8330_0 .net "S", 31 0, L_0000000000bed4d0;  alias, 1 drivers
v0000000000bd80b0_0 .net *"_ivl_11", 0 0, L_0000000000bee150;  1 drivers
v0000000000bd77f0_0 .net *"_ivl_16", 0 0, L_0000000000becf30;  1 drivers
v0000000000bd7e30_0 .net *"_ivl_3", 0 0, L_0000000000beec90;  1 drivers
v0000000000bd8150_0 .net *"_ivl_7", 0 0, L_0000000000bed610;  1 drivers
v0000000000bd81f0_0 .var/i "ol", 31 0;
v0000000000bd6530_0 .var/i "tc", 31 0;
v0000000000bd7070_0 .var/i "tn", 31 0;
v0000000000bd65d0_0 .var/i "tv", 31 0;
v0000000000bd8f40_0 .var/i "tz", 31 0;
E_0000000000b58310/0 .event edge, v0000000000bd6fd0_0, v0000000000bd6d50_0, v0000000000bd74d0_0, v0000000000bd8290_0;
E_0000000000b58310/1 .event edge, v0000000000bd76b0_0, v0000000000bd81f0_0;
E_0000000000b58310 .event/or E_0000000000b58310/0, E_0000000000b58310/1;
L_0000000000beec90 .part v0000000000bd7070_0, 0, 1;
L_0000000000bed610 .part v0000000000bd8f40_0, 0, 1;
L_0000000000bee150 .part v0000000000bd6530_0, 0, 1;
L_0000000000bee1f0 .concat8 [ 1 1 1 1], L_0000000000becf30, L_0000000000bee150, L_0000000000bed610, L_0000000000beec90;
L_0000000000becf30 .part v0000000000bd65d0_0, 0, 1;
L_0000000000bed4d0 .part v0000000000bd76b0_0, 0, 32;
S_00000000009bf290 .scope module, "alu_2" "alu" 2 226, 3 4 0, S_00000000009bd1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000bd9da0_0 .net "A", 31 0, L_0000000000b6aeb0;  alias, 1 drivers
v0000000000bd9bc0_0 .net "Alu_Out", 3 0, L_0000000000bec530;  alias, 1 drivers
v0000000000bd9080_0 .net "B", 31 0, v0000000000bd6ad0_0;  alias, 1 drivers
L_0000000000bf0698 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000bd8ea0_0 .net "Cin", 0 0, L_0000000000bf0698;  1 drivers
L_0000000000bf0650 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000bd8fe0_0 .net "OPS", 3 0, L_0000000000bf0650;  1 drivers
v0000000000bd8900_0 .var "OPS_result", 32 0;
v0000000000bd9940_0 .net "S", 31 0, L_0000000000bee650;  alias, 1 drivers
v0000000000bd9e40_0 .net *"_ivl_11", 0 0, L_0000000000bec8f0;  1 drivers
v0000000000bda200_0 .net *"_ivl_16", 0 0, L_0000000000beccb0;  1 drivers
v0000000000bd9ee0_0 .net *"_ivl_3", 0 0, L_0000000000bed2f0;  1 drivers
v0000000000bd8720_0 .net *"_ivl_7", 0 0, L_0000000000bedb10;  1 drivers
v0000000000bd9d00_0 .var/i "ol", 31 0;
v0000000000bd9260_0 .var/i "tc", 31 0;
v0000000000bd93a0_0 .var/i "tn", 31 0;
v0000000000bd87c0_0 .var/i "tv", 31 0;
v0000000000bd8d60_0 .var/i "tz", 31 0;
E_0000000000b589d0/0 .event edge, v0000000000bd8fe0_0, v0000000000bd9da0_0, v0000000000bd6ad0_0, v0000000000bd8ea0_0;
E_0000000000b589d0/1 .event edge, v0000000000bd8900_0, v0000000000bd9d00_0;
E_0000000000b589d0 .event/or E_0000000000b589d0/0, E_0000000000b589d0/1;
L_0000000000bed2f0 .part v0000000000bd93a0_0, 0, 1;
L_0000000000bedb10 .part v0000000000bd8d60_0, 0, 1;
L_0000000000bec8f0 .part v0000000000bd9260_0, 0, 1;
L_0000000000bec530 .concat8 [ 1 1 1 1], L_0000000000beccb0, L_0000000000bec8f0, L_0000000000bedb10, L_0000000000bed2f0;
L_0000000000beccb0 .part v0000000000bd87c0_0, 0, 1;
L_0000000000bee650 .part v0000000000bd8900_0, 0, 32;
S_00000000009bf420 .scope module, "alu_main" "alu" 2 415, 3 4 0, S_00000000009bd1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000bd8a40_0 .net "A", 31 0, v0000000000bd7ed0_0;  alias, 1 drivers
v0000000000bd94e0_0 .net "Alu_Out", 3 0, L_0000000000bee330;  alias, 1 drivers
v0000000000bd9440_0 .net "B", 31 0, L_0000000000b6b850;  alias, 1 drivers
v0000000000bd8ae0_0 .net "Cin", 0 0, v0000000000bea0a0_0;  alias, 1 drivers
v0000000000bd8e00_0 .net "OPS", 3 0, v0000000000b30e00_0;  alias, 1 drivers
v0000000000bd89a0_0 .var "OPS_result", 32 0;
v0000000000bd9c60_0 .net "S", 31 0, L_0000000000bedbb0;  alias, 1 drivers
v0000000000bd8860_0 .net *"_ivl_11", 0 0, L_0000000000bed750;  1 drivers
v0000000000bd8b80_0 .net *"_ivl_16", 0 0, L_0000000000bed430;  1 drivers
v0000000000bd9620_0 .net *"_ivl_3", 0 0, L_0000000000bed570;  1 drivers
v0000000000bd8c20_0 .net *"_ivl_7", 0 0, L_0000000000bed1b0;  1 drivers
v0000000000bd9120_0 .var/i "ol", 31 0;
v0000000000bd9580_0 .var/i "tc", 31 0;
v0000000000bda0c0_0 .var/i "tn", 31 0;
v0000000000bd96c0_0 .var/i "tv", 31 0;
v0000000000bd91c0_0 .var/i "tz", 31 0;
E_0000000000b58a10/0 .event edge, v0000000000b30e00_0, v0000000000bd7ed0_0, v0000000000bd9440_0, v0000000000bd8ae0_0;
E_0000000000b58a10/1 .event edge, v0000000000bd89a0_0, v0000000000bd9120_0;
E_0000000000b58a10 .event/or E_0000000000b58a10/0, E_0000000000b58a10/1;
L_0000000000bed570 .part v0000000000bda0c0_0, 0, 1;
L_0000000000bed1b0 .part v0000000000bd91c0_0, 0, 1;
L_0000000000bed750 .part v0000000000bd9580_0, 0, 1;
L_0000000000bee330 .concat8 [ 1 1 1 1], L_0000000000bed430, L_0000000000bed750, L_0000000000bed1b0, L_0000000000bed570;
L_0000000000bed430 .part v0000000000bd96c0_0, 0, 1;
L_0000000000bedbb0 .part v0000000000bd89a0_0, 0, 32;
S_00000000009bf5b0 .scope module, "control_unit1" "control_unit" 2 327, 2 639 0, S_00000000009bd1b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_B_instr";
    .port_info 1 /OUTPUT 1 "MemReadWrite";
    .port_info 2 /OUTPUT 7 "C_U_out";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "Reset";
    .port_info 5 /INPUT 32 "A";
L_0000000000b6b0e0 .functor BUFZ 1, v0000000000bda160_0, C4<0>, C4<0>, C4<0>;
L_0000000000b6ac10 .functor BUFZ 1, v0000000000bd8540_0, C4<0>, C4<0>, C4<0>;
v0000000000bd9760_0 .net "A", 31 0, v0000000000bd72f0_0;  alias, 1 drivers
v0000000000bd8680_0 .net "C_U_out", 6 0, L_0000000000bed250;  alias, 1 drivers
v0000000000bd9300_0 .net "ID_B_instr", 0 0, L_0000000000b6b0e0;  alias, 1 drivers
v0000000000bd9f80_0 .net "MemReadWrite", 0 0, L_0000000000b6ac10;  alias, 1 drivers
v0000000000bd9800_0 .net "Reset", 0 0, v0000000000beb900_0;  alias, 1 drivers
v0000000000bd98a0_0 .net *"_ivl_11", 0 0, v0000000000bd84a0_0;  1 drivers
v0000000000bd8cc0_0 .net *"_ivl_18", 3 0, v0000000000bd9b20_0;  1 drivers
v0000000000bd9a80_0 .net *"_ivl_3", 0 0, v0000000000bdb6d0_0;  1 drivers
v0000000000bd99e0_0 .net *"_ivl_7", 0 0, v0000000000bdb450_0;  1 drivers
v0000000000bd9b20_0 .var "alu_op", 3 0;
v0000000000bda020_0 .var "b_bl", 0 0;
v0000000000bda160_0 .var "b_instr", 0 0;
v0000000000bda2a0_0 .net "clk", 0 0, v0000000000beb220_0;  alias, 1 drivers
v0000000000bda340_0 .var "instr", 2 0;
v0000000000bd84a0_0 .var "l_instr", 0 0;
v0000000000bd8540_0 .var "m_rw", 0 0;
v0000000000bd85e0_0 .var "r_sr_off", 0 0;
v0000000000bdb450_0 .var "rf_instr", 0 0;
v0000000000bdb6d0_0 .var "s_imm", 0 0;
v0000000000bdbb30_0 .var "u", 0 0;
E_0000000000b58c10/0 .event edge, v0000000000bd7b10_0, v0000000000bd72f0_0, v0000000000bda340_0, v0000000000bd84a0_0;
E_0000000000b58c10/1 .event edge, v0000000000bdbb30_0, v0000000000bda020_0;
E_0000000000b58c10 .event/or E_0000000000b58c10/0, E_0000000000b58c10/1;
L_0000000000bed250 .concat8 [ 1 1 4 1], v0000000000bdb450_0, v0000000000bd84a0_0, v0000000000bd9b20_0, v0000000000bdb6d0_0;
S_0000000000a12de0 .scope module, "data_ram" "data_ram256x8" 2 513, 2 1183 0, S_00000000009bd1b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "ReadWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "DataIn";
    .port_info 4 /INPUT 1 "Size";
v0000000000bdb130_0 .net "Address", 31 0, v0000000000b3ab30_0;  alias, 1 drivers
v0000000000bdc2b0_0 .net "DataIn", 31 0, v0000000000b399b0_0;  alias, 1 drivers
v0000000000bdb4f0_0 .var "DataOut", 31 0;
v0000000000bdbdb0 .array "Mem", 255 0, 7 0;
v0000000000bdba90_0 .net "ReadWrite", 0 0, v0000000000b39d70_0;  alias, 1 drivers
v0000000000bdb950_0 .net "Size", 0 0, o0000000000b88b68;  alias, 0 drivers
E_0000000000b58810/0 .event edge, v0000000000bdb950_0, v0000000000b399b0_0, v0000000000b3ab30_0, v0000000000b39d70_0;
E_0000000000b58810/1 .event edge, v0000000000bd6b70_0;
E_0000000000b58810 .event/or E_0000000000b58810/0, E_0000000000b58810/1;
S_0000000000a12f70 .scope module, "h_u" "hazard_unit" 2 584, 2 1324 0, S_00000000009bd1b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "MUX1_signal";
    .port_info 1 /OUTPUT 2 "MUX2_signal";
    .port_info 2 /OUTPUT 2 "MUX3_signal";
    .port_info 3 /OUTPUT 1 "MUXControlUnit_signal";
    .port_info 4 /OUTPUT 1 "IF_ID_load";
    .port_info 5 /OUTPUT 1 "PC_RF_load";
    .port_info 6 /INPUT 1 "EX_load_instr";
    .port_info 7 /INPUT 1 "EX_RF_Enable";
    .port_info 8 /INPUT 1 "MEM_RF_Enable";
    .port_info 9 /INPUT 1 "WB_RF_Enable";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 4 "EX_Bit15_12";
    .port_info 12 /INPUT 4 "MEM_Bit15_12";
    .port_info 13 /INPUT 4 "WB_Bit15_12";
    .port_info 14 /INPUT 4 "ID_Bit3_0";
    .port_info 15 /INPUT 4 "ID_Bit19_16";
v0000000000bda690_0 .net "EX_Bit15_12", 3 0, v0000000000b305e0_0;  alias, 1 drivers
v0000000000bdb8b0_0 .net "EX_RF_Enable", 0 0, v0000000000b30b80_0;  alias, 1 drivers
v0000000000bdbef0_0 .net "EX_load_instr", 0 0, v0000000000b30f40_0;  alias, 1 drivers
v0000000000bdbbd0_0 .net "ID_Bit19_16", 3 0, v0000000000bd7570_0;  alias, 1 drivers
v0000000000bdb270_0 .net "ID_Bit3_0", 3 0, v0000000000bd67b0_0;  alias, 1 drivers
v0000000000bdaa50_0 .var "IF_ID_load", 0 0;
v0000000000bdb590_0 .net "MEM_Bit15_12", 3 0, v0000000000b39ff0_0;  alias, 1 drivers
v0000000000bdbc70_0 .net "MEM_RF_Enable", 0 0, v0000000000b39b90_0;  alias, 1 drivers
v0000000000bdbe50_0 .var "MUX1_signal", 1 0;
v0000000000bdb9f0_0 .var "MUX2_signal", 1 0;
v0000000000bdb090_0 .var "MUX3_signal", 1 0;
v0000000000bdac30_0 .var "MUXControlUnit_signal", 0 0;
v0000000000bdbd10_0 .var "PC_RF_load", 0 0;
v0000000000bdb1d0_0 .net "WB_Bit15_12", 3 0, v0000000000bd6990_0;  alias, 1 drivers
v0000000000bdb310_0 .net "WB_RF_Enable", 0 0, v0000000000bd6cb0_0;  alias, 1 drivers
v0000000000bdbf90_0 .net "clk", 0 0, v0000000000beb220_0;  alias, 1 drivers
E_0000000000b58c50/0 .event edge, v0000000000b3abd0_0, v0000000000bd7570_0, v0000000000b3a9f0_0, v0000000000bd67b0_0;
E_0000000000b58c50/1 .event edge, v0000000000b39550_0, v0000000000b39b90_0, v0000000000b39ff0_0, v0000000000bd6cb0_0;
E_0000000000b58c50/2 .event edge, v0000000000bd6990_0;
E_0000000000b58c50 .event/or E_0000000000b58c50/0, E_0000000000b58c50/1, E_0000000000b58c50/2;
S_0000000000a13100 .scope module, "mux_2x1_ID" "mux_2x1_ID" 2 341, 2 1248 0, S_00000000009bd1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "C_U";
    .port_info 1 /INPUT 1 "HF_U";
    .port_info 2 /OUTPUT 7 "MUX_Out";
L_0000000000b6b3f0 .functor BUFZ 7, v0000000000bda7d0_0, C4<0000000>, C4<0000000>, C4<0000000>;
v0000000000bdc030_0 .net "C_U", 6 0, L_0000000000bed250;  alias, 1 drivers
v0000000000bdc0d0_0 .net "HF_U", 0 0, v0000000000bdac30_0;  alias, 1 drivers
v0000000000bda730_0 .net "MUX_Out", 6 0, L_0000000000b6b3f0;  alias, 1 drivers
v0000000000bda7d0_0 .var "salida", 6 0;
E_0000000000b58c90 .event edge, v0000000000bdac30_0, v0000000000b2f320_0;
S_00000000009afd20 .scope module, "mux_2x1_PCin" "mux_2x1_Stages" 2 134, 2 1271 0, S_00000000009bd1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b6b700 .functor BUFZ 32, v0000000000bda870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bdc170_0 .net "A", 31 0, L_0000000000b6a890;  alias, 1 drivers
L_0000000000bf0530 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000bdb3b0_0 .net "B", 31 0, L_0000000000bf0530;  1 drivers
v0000000000bdab90_0 .net "MUX_Out", 31 0, L_0000000000b6b700;  alias, 1 drivers
v0000000000bda870_0 .var "salida", 31 0;
v0000000000bda910_0 .net "sig", 0 0, v0000000000beb900_0;  alias, 1 drivers
E_0000000000b58cd0 .event edge, v0000000000bd7b10_0, v0000000000bdc170_0, v0000000000bdb3b0_0;
S_00000000009afeb0 .scope module, "mux_2x1_stages_1" "mux_2x1_Stages" 2 132, 2 1271 0, S_00000000009bd1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b6a890 .functor BUFZ 32, v0000000000bdaaf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bdc210_0 .net "A", 31 0, L_0000000000bed4d0;  alias, 1 drivers
v0000000000bdb630_0 .net "B", 31 0, L_0000000000bee650;  alias, 1 drivers
v0000000000bda9b0_0 .net "MUX_Out", 31 0, L_0000000000b6a890;  alias, 1 drivers
v0000000000bdaaf0_0 .var "salida", 31 0;
v0000000000bdc350_0 .net "sig", 0 0, v0000000000b3a810_0;  alias, 1 drivers
E_0000000000b58850 .event edge, v0000000000b3a810_0, v0000000000bd8010_0, v0000000000bd9940_0;
S_0000000000b839a0 .scope module, "mux_2x1_stages_2" "mux_2x1_Stages" 2 445, 2 1271 0, S_00000000009bd1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b6b850 .functor BUFZ 32, v0000000000bdb770_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bda4b0_0 .net "A", 31 0, v0000000000bd68f0_0;  alias, 1 drivers
v0000000000bdacd0_0 .net "B", 31 0, v0000000000be9380_0;  alias, 1 drivers
v0000000000bda550_0 .net "MUX_Out", 31 0, L_0000000000b6b850;  alias, 1 drivers
v0000000000bdb770_0 .var "salida", 31 0;
v0000000000bda5f0_0 .net "sig", 0 0, v0000000000b2f820_0;  alias, 1 drivers
E_0000000000b58190 .event edge, v0000000000b2f820_0, v0000000000bd68f0_0, v0000000000bdacd0_0;
S_0000000000b84490 .scope module, "mux_2x1_stages_3" "mux_2x1_Stages" 2 527, 2 1271 0, S_00000000009bd1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b6b9a0 .functor BUFZ 32, v0000000000bdaeb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bdad70_0 .net "A", 31 0, v0000000000bdb4f0_0;  alias, 1 drivers
v0000000000bdae10_0 .net "B", 31 0, v0000000000b3ab30_0;  alias, 1 drivers
v0000000000bdb810_0 .net "MUX_Out", 31 0, L_0000000000b6b9a0;  alias, 1 drivers
v0000000000bdaeb0_0 .var "salida", 31 0;
v0000000000bdaf50_0 .net "sig", 0 0, o0000000000b89588;  alias, 0 drivers
E_0000000000b57e90 .event edge, v0000000000bdaf50_0, v0000000000bd6b70_0, v0000000000b3ab30_0;
S_0000000000b83fe0 .scope module, "mux_2x1_stages_4" "mux_2x1_Stages" 2 564, 2 1271 0, S_00000000009bd1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b69e80 .functor BUFZ 32, v0000000000bdd1e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bdaff0_0 .net "A", 31 0, v0000000000bd6a30_0;  alias, 1 drivers
v0000000000bddf00_0 .net "B", 31 0, v0000000000bd7890_0;  alias, 1 drivers
v0000000000bdcf60_0 .net "MUX_Out", 31 0, L_0000000000b69e80;  alias, 1 drivers
v0000000000bdd1e0_0 .var "salida", 31 0;
v0000000000bdcec0_0 .net "sig", 0 0, v0000000000bd7d90_0;  alias, 1 drivers
E_0000000000b58010 .event edge, v0000000000bd7d90_0, v0000000000bd6a30_0, v0000000000bd7890_0;
S_0000000000b83680 .scope module, "mux_2x1_stages_5" "mux_2x1_Stages" 2 239, 2 1271 0, S_00000000009bd1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b6a740 .functor BUFZ 32, v0000000000bdcce0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bdd500_0 .net "A", 31 0, L_0000000000bed4d0;  alias, 1 drivers
v0000000000bdc6a0_0 .net "B", 31 0, L_0000000000bee650;  alias, 1 drivers
v0000000000bddfa0_0 .net "MUX_Out", 31 0, L_0000000000b6a740;  alias, 1 drivers
v0000000000bdcce0_0 .var "salida", 31 0;
v0000000000bde040_0 .net "sig", 0 0, v0000000000b3a810_0;  alias, 1 drivers
S_0000000000b83810 .scope module, "mux_4x2_ID_1" "mux_4x2_ID" 2 281, 2 1223 0, S_00000000009bd1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000b6a200 .functor BUFZ 32, v0000000000bdcb00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bdc740_0 .net "A_O", 31 0, L_0000000000bedbb0;  alias, 1 drivers
v0000000000bdd280_0 .net "HF_U", 1 0, v0000000000bdbe50_0;  alias, 1 drivers
v0000000000bde220_0 .net "MUX_Out", 31 0, L_0000000000b6a200;  alias, 1 drivers
v0000000000bde180_0 .net "M_O", 31 0, L_0000000000b6b9a0;  alias, 1 drivers
v0000000000bdd000_0 .net "PW", 31 0, L_0000000000b69e80;  alias, 1 drivers
v0000000000bdc560_0 .net "X", 31 0, v0000000000be30e0_0;  alias, 1 drivers
v0000000000bdcb00_0 .var "salida", 31 0;
E_0000000000b580d0/0 .event edge, v0000000000bdbe50_0, v0000000000bdc560_0, v0000000000b3a8b0_0, v0000000000bdb810_0;
E_0000000000b580d0/1 .event edge, v0000000000bdcf60_0;
E_0000000000b580d0 .event/or E_0000000000b580d0/0, E_0000000000b580d0/1;
S_0000000000b83b30 .scope module, "mux_4x2_ID_2" "mux_4x2_ID" 2 296, 2 1223 0, S_00000000009bd1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000b69fd0 .functor BUFZ 32, v0000000000bdd640_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bdd0a0_0 .net "A_O", 31 0, L_0000000000bedbb0;  alias, 1 drivers
v0000000000bdd140_0 .net "HF_U", 1 0, v0000000000bdb9f0_0;  alias, 1 drivers
v0000000000bdca60_0 .net "MUX_Out", 31 0, L_0000000000b69fd0;  alias, 1 drivers
v0000000000bddc80_0 .net "M_O", 31 0, L_0000000000b6b9a0;  alias, 1 drivers
v0000000000bdc7e0_0 .net "PW", 31 0, L_0000000000b69e80;  alias, 1 drivers
v0000000000bde0e0_0 .net "X", 31 0, v0000000000be2dc0_0;  alias, 1 drivers
v0000000000bdd640_0 .var "salida", 31 0;
E_0000000000b59710/0 .event edge, v0000000000bdb9f0_0, v0000000000bde0e0_0, v0000000000b3a8b0_0, v0000000000bdb810_0;
E_0000000000b59710/1 .event edge, v0000000000bdcf60_0;
E_0000000000b59710 .event/or E_0000000000b59710/0, E_0000000000b59710/1;
S_0000000000b84300 .scope module, "mux_4x2_ID_3" "mux_4x2_ID" 2 310, 2 1223 0, S_00000000009bd1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000b6a9e0 .functor BUFZ 32, v0000000000bdcba0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bdcd80_0 .net "A_O", 31 0, L_0000000000bedbb0;  alias, 1 drivers
v0000000000bdd320_0 .net "HF_U", 1 0, v0000000000bdb090_0;  alias, 1 drivers
v0000000000bdd3c0_0 .net "MUX_Out", 31 0, L_0000000000b6a9e0;  alias, 1 drivers
v0000000000bde2c0_0 .net "M_O", 31 0, L_0000000000b6b9a0;  alias, 1 drivers
v0000000000bdd960_0 .net "PW", 31 0, L_0000000000b69e80;  alias, 1 drivers
v0000000000bdd460_0 .net "X", 31 0, v0000000000be3fe0_0;  alias, 1 drivers
v0000000000bdcba0_0 .var "salida", 31 0;
E_0000000000b59510/0 .event edge, v0000000000bdb090_0, v0000000000bdd460_0, v0000000000b3a8b0_0, v0000000000bdb810_0;
E_0000000000b59510/1 .event edge, v0000000000bdcf60_0;
E_0000000000b59510 .event/or E_0000000000b59510/0, E_0000000000b59510/1;
S_0000000000b83cc0 .scope module, "ram1" "inst_ram256x8" 2 84, 2 1151 0, S_00000000009bd1b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
    .port_info 2 /INPUT 1 "Reset";
v0000000000bdc880_0 .net "Address", 31 0, L_0000000000b6b310;  alias, 1 drivers
v0000000000bdce20_0 .var "DataOut", 31 0;
v0000000000bdd5a0 .array "Mem", 255 0, 7 0;
v0000000000bddd20_0 .net "Reset", 0 0, v0000000000beb900_0;  alias, 1 drivers
E_0000000000b59210 .event edge, v0000000000bd7b10_0, v0000000000bd6d50_0, v0000000000bd7250_0;
S_0000000000b83e50 .scope module, "register_file_1" "register_file" 2 258, 4 6 0, S_00000000009bd1b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PA";
    .port_info 1 /OUTPUT 32 "PB";
    .port_info 2 /OUTPUT 32 "PD";
    .port_info 3 /INPUT 32 "PW";
    .port_info 4 /INPUT 32 "PCin";
    .port_info 5 /OUTPUT 32 "PCout";
    .port_info 6 /INPUT 4 "C";
    .port_info 7 /INPUT 4 "SA";
    .port_info 8 /INPUT 4 "SB";
    .port_info 9 /INPUT 4 "SD";
    .port_info 10 /INPUT 1 "RFLd";
    .port_info 11 /INPUT 1 "PCLd";
    .port_info 12 /INPUT 1 "HZPCld";
    .port_info 13 /INPUT 1 "CLK";
    .port_info 14 /INPUT 1 "RST";
L_0000000000b6b310 .functor BUFZ 32, v0000000000be1840_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000be52a0_0 .net "C", 3 0, o0000000000b8aff8;  alias, 0 drivers
v0000000000be55c0_0 .net "CLK", 0 0, v0000000000beb220_0;  alias, 1 drivers
v0000000000be5340_0 .net "E", 15 0, v0000000000be3680_0;  1 drivers
v0000000000be4ee0_0 .net "HZPCld", 0 0, v0000000000bdbd10_0;  alias, 1 drivers
v0000000000be5a20_0 .net "MO", 31 0, v0000000000be4c60_0;  1 drivers
v0000000000be5520_0 .net "PA", 31 0, v0000000000be30e0_0;  alias, 1 drivers
v0000000000be5d40_0 .net "PB", 31 0, v0000000000be2dc0_0;  alias, 1 drivers
L_0000000000bf06e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000000be6380_0 .net "PCLd", 0 0, L_0000000000bf06e0;  1 drivers
v0000000000be4f80_0 .net "PCin", 31 0, L_0000000000b6b700;  alias, 1 drivers
v0000000000be4d00_0 .net "PCout", 31 0, L_0000000000b6b310;  alias, 1 drivers
v0000000000be5480_0 .net "PD", 31 0, v0000000000be3fe0_0;  alias, 1 drivers
v0000000000be4da0_0 .net "PW", 31 0, L_0000000000b69e80;  alias, 1 drivers
v0000000000be5ac0_0 .net "Q0", 31 0, v0000000000bdd6e0_0;  1 drivers
v0000000000be5200_0 .net "Q1", 31 0, v0000000000bde360_0;  1 drivers
v0000000000be5de0_0 .net "Q10", 31 0, v0000000000bdc4c0_0;  1 drivers
v0000000000be5660_0 .net "Q11", 31 0, v0000000000bdc9c0_0;  1 drivers
v0000000000be5020_0 .net "Q12", 31 0, v0000000000be0760_0;  1 drivers
v0000000000be5700_0 .net "Q13", 31 0, v0000000000be1e80_0;  1 drivers
v0000000000be62e0_0 .net "Q14", 31 0, v0000000000be1ca0_0;  1 drivers
v0000000000be5840_0 .net "Q15", 31 0, v0000000000be1840_0;  1 drivers
v0000000000be57a0_0 .net "Q2", 31 0, v0000000000be1160_0;  1 drivers
v0000000000be6100_0 .net "Q3", 31 0, v0000000000be18e0_0;  1 drivers
v0000000000be50c0_0 .net "Q4", 31 0, v0000000000be1340_0;  1 drivers
v0000000000be5fc0_0 .net "Q5", 31 0, v0000000000be21a0_0;  1 drivers
v0000000000be58e0_0 .net "Q6", 31 0, v0000000000be1b60_0;  1 drivers
v0000000000be5980_0 .net "Q7", 31 0, v0000000000be2380_0;  1 drivers
v0000000000be5160_0 .net "Q8", 31 0, v0000000000be1480_0;  1 drivers
v0000000000be5b60_0 .net "Q9", 31 0, v0000000000be0e40_0;  1 drivers
v0000000000be5c00_0 .net "R15MO", 1 0, v0000000000be48a0_0;  1 drivers
v0000000000be5ca0_0 .net "RFLd", 0 0, o0000000000b8b058;  alias, 0 drivers
v0000000000be5e80_0 .net "RST", 0 0, v0000000000beb900_0;  alias, 1 drivers
v0000000000be6060_0 .net "SA", 3 0, v0000000000bd7570_0;  alias, 1 drivers
v0000000000be61a0_0 .net "SB", 3 0, v0000000000bd67b0_0;  alias, 1 drivers
v0000000000be6240_0 .net "SD", 3 0, o0000000000b8b7d8;  alias, 0 drivers
L_0000000000bec7b0 .part v0000000000be3680_0, 15, 1;
L_0000000000bee290 .part v0000000000be3680_0, 0, 1;
L_0000000000bec850 .part v0000000000be3680_0, 1, 1;
L_0000000000beded0 .part v0000000000be3680_0, 2, 1;
L_0000000000bedc50 .part v0000000000be3680_0, 3, 1;
L_0000000000bed390 .part v0000000000be3680_0, 4, 1;
L_0000000000bed7f0 .part v0000000000be3680_0, 5, 1;
L_0000000000bec670 .part v0000000000be3680_0, 6, 1;
L_0000000000bee790 .part v0000000000be3680_0, 7, 1;
L_0000000000bec990 .part v0000000000be3680_0, 8, 1;
L_0000000000bed110 .part v0000000000be3680_0, 9, 1;
L_0000000000beca30 .part v0000000000be3680_0, 10, 1;
L_0000000000becdf0 .part v0000000000be3680_0, 11, 1;
L_0000000000becc10 .part v0000000000be3680_0, 12, 1;
L_0000000000bece90 .part v0000000000be3680_0, 13, 1;
L_0000000000bee3d0 .part v0000000000be3680_0, 14, 1;
S_0000000000b84170 .scope module, "R0" "register" 4 37, 4 161 0, S_0000000000b83e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bddbe0_0 .net "CLK", 0 0, v0000000000beb220_0;  alias, 1 drivers
v0000000000bddb40_0 .net "PW", 31 0, L_0000000000b69e80;  alias, 1 drivers
v0000000000bdd6e0_0 .var "Q", 31 0;
v0000000000bdc920_0 .net "RFLd", 0 0, L_0000000000bee290;  1 drivers
S_0000000000bde660 .scope module, "R1" "register" 4 38, 4 161 0, S_0000000000b83e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bdd780_0 .net "CLK", 0 0, v0000000000beb220_0;  alias, 1 drivers
v0000000000bdd820_0 .net "PW", 31 0, L_0000000000b69e80;  alias, 1 drivers
v0000000000bde360_0 .var "Q", 31 0;
v0000000000bdd8c0_0 .net "RFLd", 0 0, L_0000000000bec850;  1 drivers
S_0000000000bdf920 .scope module, "R10" "register" 4 47, 4 161 0, S_0000000000b83e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bdda00_0 .net "CLK", 0 0, v0000000000beb220_0;  alias, 1 drivers
v0000000000bdc600_0 .net "PW", 31 0, L_0000000000b69e80;  alias, 1 drivers
v0000000000bdc4c0_0 .var "Q", 31 0;
v0000000000bdcc40_0 .net "RFLd", 0 0, L_0000000000beca30;  1 drivers
S_0000000000bdf600 .scope module, "R11" "register" 4 48, 4 161 0, S_0000000000b83e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bddaa0_0 .net "CLK", 0 0, v0000000000beb220_0;  alias, 1 drivers
v0000000000bdddc0_0 .net "PW", 31 0, L_0000000000b69e80;  alias, 1 drivers
v0000000000bdc9c0_0 .var "Q", 31 0;
v0000000000bdde60_0 .net "RFLd", 0 0, L_0000000000becdf0;  1 drivers
S_0000000000bdeca0 .scope module, "R12" "register" 4 49, 4 161 0, S_0000000000b83e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000be1660_0 .net "CLK", 0 0, v0000000000beb220_0;  alias, 1 drivers
v0000000000be06c0_0 .net "PW", 31 0, L_0000000000b69e80;  alias, 1 drivers
v0000000000be0760_0 .var "Q", 31 0;
v0000000000be0800_0 .net "RFLd", 0 0, L_0000000000becc10;  1 drivers
S_0000000000bdff60 .scope module, "R13" "register" 4 50, 4 161 0, S_0000000000b83e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000be0b20_0 .net "CLK", 0 0, v0000000000beb220_0;  alias, 1 drivers
v0000000000be10c0_0 .net "PW", 31 0, L_0000000000b69e80;  alias, 1 drivers
v0000000000be1e80_0 .var "Q", 31 0;
v0000000000be1200_0 .net "RFLd", 0 0, L_0000000000bece90;  1 drivers
S_0000000000bdf2e0 .scope module, "R14" "register" 4 51, 4 161 0, S_0000000000b83e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000be1ac0_0 .net "CLK", 0 0, v0000000000beb220_0;  alias, 1 drivers
v0000000000be0a80_0 .net "PW", 31 0, L_0000000000b69e80;  alias, 1 drivers
v0000000000be1ca0_0 .var "Q", 31 0;
v0000000000be1700_0 .net "RFLd", 0 0, L_0000000000bee3d0;  1 drivers
S_0000000000bdee30 .scope module, "R15" "PCregister" 4 52, 4 176 0, S_0000000000b83e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "MOin";
    .port_info 2 /INPUT 1 "HZPCld";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000be1d40_0 .net "CLK", 0 0, v0000000000beb220_0;  alias, 1 drivers
v0000000000be17a0_0 .net "HZPCld", 0 0, v0000000000bdbd10_0;  alias, 1 drivers
v0000000000be04e0_0 .net "MOin", 31 0, v0000000000be4c60_0;  alias, 1 drivers
v0000000000be1840_0 .var "Q", 31 0;
v0000000000be1de0_0 .net "RST", 0 0, v0000000000beb900_0;  alias, 1 drivers
E_0000000000b590d0/0 .event edge, v0000000000bdbd10_0;
E_0000000000b590d0/1 .event posedge, v0000000000bd7b10_0, v0000000000b3b170_0;
E_0000000000b590d0 .event/or E_0000000000b590d0/0, E_0000000000b590d0/1;
S_0000000000bdf150 .scope module, "R2" "register" 4 39, 4 161 0, S_0000000000b83e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000be0580_0 .net "CLK", 0 0, v0000000000beb220_0;  alias, 1 drivers
v0000000000be1020_0 .net "PW", 31 0, L_0000000000b69e80;  alias, 1 drivers
v0000000000be1160_0 .var "Q", 31 0;
v0000000000be12a0_0 .net "RFLd", 0 0, L_0000000000beded0;  1 drivers
S_0000000000be00f0 .scope module, "R3" "register" 4 40, 4 161 0, S_0000000000b83e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000be1f20_0 .net "CLK", 0 0, v0000000000beb220_0;  alias, 1 drivers
v0000000000be08a0_0 .net "PW", 31 0, L_0000000000b69e80;  alias, 1 drivers
v0000000000be18e0_0 .var "Q", 31 0;
v0000000000be2060_0 .net "RFLd", 0 0, L_0000000000bedc50;  1 drivers
S_0000000000bdfdd0 .scope module, "R4" "register" 4 41, 4 161 0, S_0000000000b83e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000be1c00_0 .net "CLK", 0 0, v0000000000beb220_0;  alias, 1 drivers
v0000000000be0f80_0 .net "PW", 31 0, L_0000000000b69e80;  alias, 1 drivers
v0000000000be1340_0 .var "Q", 31 0;
v0000000000be1fc0_0 .net "RFLd", 0 0, L_0000000000bed390;  1 drivers
S_0000000000bde7f0 .scope module, "R5" "register" 4 42, 4 161 0, S_0000000000b83e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000be1980_0 .net "CLK", 0 0, v0000000000beb220_0;  alias, 1 drivers
v0000000000be2100_0 .net "PW", 31 0, L_0000000000b69e80;  alias, 1 drivers
v0000000000be21a0_0 .var "Q", 31 0;
v0000000000be13e0_0 .net "RFLd", 0 0, L_0000000000bed7f0;  1 drivers
S_0000000000bde980 .scope module, "R6" "register" 4 43, 4 161 0, S_0000000000b83e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000be1a20_0 .net "CLK", 0 0, v0000000000beb220_0;  alias, 1 drivers
v0000000000be2240_0 .net "PW", 31 0, L_0000000000b69e80;  alias, 1 drivers
v0000000000be1b60_0 .var "Q", 31 0;
v0000000000be0620_0 .net "RFLd", 0 0, L_0000000000bec670;  1 drivers
S_0000000000bdf470 .scope module, "R7" "register" 4 44, 4 161 0, S_0000000000b83e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000be0bc0_0 .net "CLK", 0 0, v0000000000beb220_0;  alias, 1 drivers
v0000000000be22e0_0 .net "PW", 31 0, L_0000000000b69e80;  alias, 1 drivers
v0000000000be2380_0 .var "Q", 31 0;
v0000000000be0c60_0 .net "RFLd", 0 0, L_0000000000bee790;  1 drivers
S_0000000000bdeb10 .scope module, "R8" "register" 4 45, 4 161 0, S_0000000000b83e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000be0940_0 .net "CLK", 0 0, v0000000000beb220_0;  alias, 1 drivers
v0000000000be09e0_0 .net "PW", 31 0, L_0000000000b69e80;  alias, 1 drivers
v0000000000be1480_0 .var "Q", 31 0;
v0000000000be0d00_0 .net "RFLd", 0 0, L_0000000000bec990;  1 drivers
S_0000000000be0280 .scope module, "R9" "register" 4 46, 4 161 0, S_0000000000b83e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000be1520_0 .net "CLK", 0 0, v0000000000beb220_0;  alias, 1 drivers
v0000000000be0da0_0 .net "PW", 31 0, L_0000000000b69e80;  alias, 1 drivers
v0000000000be0e40_0 .var "Q", 31 0;
v0000000000be0ee0_0 .net "RFLd", 0 0, L_0000000000bed110;  1 drivers
S_0000000000bdefc0 .scope module, "bc" "binary_decoder" 4 20, 4 57 0, S_0000000000b83e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "E";
    .port_info 1 /INPUT 4 "C";
    .port_info 2 /INPUT 1 "Ld";
v0000000000be15c0_0 .net "C", 3 0, o0000000000b8aff8;  alias, 0 drivers
v0000000000be3680_0 .var "E", 15 0;
v0000000000be2e60_0 .net "Ld", 0 0, o0000000000b8b058;  alias, 0 drivers
E_0000000000b592d0 .event edge, v0000000000be2e60_0, v0000000000be15c0_0;
S_0000000000bdf790 .scope module, "muxA" "multiplexer" 4 23, 4 89 0, S_0000000000b83e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000be4b20_0 .net "I0", 31 0, v0000000000bdd6e0_0;  alias, 1 drivers
v0000000000be2820_0 .net "I1", 31 0, v0000000000bde360_0;  alias, 1 drivers
v0000000000be2f00_0 .net "I10", 31 0, v0000000000bdc4c0_0;  alias, 1 drivers
v0000000000be2960_0 .net "I11", 31 0, v0000000000bdc9c0_0;  alias, 1 drivers
v0000000000be3360_0 .net "I12", 31 0, v0000000000be0760_0;  alias, 1 drivers
v0000000000be4800_0 .net "I13", 31 0, v0000000000be1e80_0;  alias, 1 drivers
v0000000000be37c0_0 .net "I14", 31 0, v0000000000be1ca0_0;  alias, 1 drivers
v0000000000be4bc0_0 .net "I15", 31 0, v0000000000be1840_0;  alias, 1 drivers
v0000000000be25a0_0 .net "I2", 31 0, v0000000000be1160_0;  alias, 1 drivers
v0000000000be3a40_0 .net "I3", 31 0, v0000000000be18e0_0;  alias, 1 drivers
v0000000000be4120_0 .net "I4", 31 0, v0000000000be1340_0;  alias, 1 drivers
v0000000000be3f40_0 .net "I5", 31 0, v0000000000be21a0_0;  alias, 1 drivers
v0000000000be4080_0 .net "I6", 31 0, v0000000000be1b60_0;  alias, 1 drivers
v0000000000be3400_0 .net "I7", 31 0, v0000000000be2380_0;  alias, 1 drivers
v0000000000be2fa0_0 .net "I8", 31 0, v0000000000be1480_0;  alias, 1 drivers
v0000000000be44e0_0 .net "I9", 31 0, v0000000000be0e40_0;  alias, 1 drivers
v0000000000be30e0_0 .var "P", 31 0;
v0000000000be28c0_0 .net "S", 3 0, v0000000000bd7570_0;  alias, 1 drivers
E_0000000000b58f10/0 .event edge, v0000000000be1840_0, v0000000000be1ca0_0, v0000000000be1e80_0, v0000000000be0760_0;
E_0000000000b58f10/1 .event edge, v0000000000bdc9c0_0, v0000000000bdc4c0_0, v0000000000be0e40_0, v0000000000be1480_0;
E_0000000000b58f10/2 .event edge, v0000000000be2380_0, v0000000000be1b60_0, v0000000000be21a0_0, v0000000000be1340_0;
E_0000000000b58f10/3 .event edge, v0000000000be18e0_0, v0000000000be1160_0, v0000000000bde360_0, v0000000000bdd6e0_0;
E_0000000000b58f10/4 .event edge, v0000000000bd7570_0;
E_0000000000b58f10 .event/or E_0000000000b58f10/0, E_0000000000b58f10/1, E_0000000000b58f10/2, E_0000000000b58f10/3, E_0000000000b58f10/4;
S_0000000000bdfab0 .scope module, "muxB" "multiplexer" 4 24, 4 89 0, S_0000000000b83e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000be3b80_0 .net "I0", 31 0, v0000000000bdd6e0_0;  alias, 1 drivers
v0000000000be41c0_0 .net "I1", 31 0, v0000000000bde360_0;  alias, 1 drivers
v0000000000be43a0_0 .net "I10", 31 0, v0000000000bdc4c0_0;  alias, 1 drivers
v0000000000be3180_0 .net "I11", 31 0, v0000000000bdc9c0_0;  alias, 1 drivers
v0000000000be2a00_0 .net "I12", 31 0, v0000000000be0760_0;  alias, 1 drivers
v0000000000be26e0_0 .net "I13", 31 0, v0000000000be1e80_0;  alias, 1 drivers
v0000000000be34a0_0 .net "I14", 31 0, v0000000000be1ca0_0;  alias, 1 drivers
v0000000000be2640_0 .net "I15", 31 0, v0000000000be1840_0;  alias, 1 drivers
v0000000000be49e0_0 .net "I2", 31 0, v0000000000be1160_0;  alias, 1 drivers
v0000000000be4440_0 .net "I3", 31 0, v0000000000be18e0_0;  alias, 1 drivers
v0000000000be3720_0 .net "I4", 31 0, v0000000000be1340_0;  alias, 1 drivers
v0000000000be3860_0 .net "I5", 31 0, v0000000000be21a0_0;  alias, 1 drivers
v0000000000be2aa0_0 .net "I6", 31 0, v0000000000be1b60_0;  alias, 1 drivers
v0000000000be3220_0 .net "I7", 31 0, v0000000000be2380_0;  alias, 1 drivers
v0000000000be3900_0 .net "I8", 31 0, v0000000000be1480_0;  alias, 1 drivers
v0000000000be2780_0 .net "I9", 31 0, v0000000000be0e40_0;  alias, 1 drivers
v0000000000be2dc0_0 .var "P", 31 0;
v0000000000be4300_0 .net "S", 3 0, v0000000000bd67b0_0;  alias, 1 drivers
E_0000000000b59a10/0 .event edge, v0000000000be1840_0, v0000000000be1ca0_0, v0000000000be1e80_0, v0000000000be0760_0;
E_0000000000b59a10/1 .event edge, v0000000000bdc9c0_0, v0000000000bdc4c0_0, v0000000000be0e40_0, v0000000000be1480_0;
E_0000000000b59a10/2 .event edge, v0000000000be2380_0, v0000000000be1b60_0, v0000000000be21a0_0, v0000000000be1340_0;
E_0000000000b59a10/3 .event edge, v0000000000be18e0_0, v0000000000be1160_0, v0000000000bde360_0, v0000000000bdd6e0_0;
E_0000000000b59a10/4 .event edge, v0000000000bd67b0_0;
E_0000000000b59a10 .event/or E_0000000000b59a10/0, E_0000000000b59a10/1, E_0000000000b59a10/2, E_0000000000b59a10/3, E_0000000000b59a10/4;
S_0000000000bdfc40 .scope module, "muxD" "multiplexer" 4 25, 4 89 0, S_0000000000b83e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000be3ae0_0 .net "I0", 31 0, v0000000000bdd6e0_0;  alias, 1 drivers
v0000000000be4760_0 .net "I1", 31 0, v0000000000bde360_0;  alias, 1 drivers
v0000000000be3c20_0 .net "I10", 31 0, v0000000000bdc4c0_0;  alias, 1 drivers
v0000000000be2d20_0 .net "I11", 31 0, v0000000000bdc9c0_0;  alias, 1 drivers
v0000000000be39a0_0 .net "I12", 31 0, v0000000000be0760_0;  alias, 1 drivers
v0000000000be3540_0 .net "I13", 31 0, v0000000000be1e80_0;  alias, 1 drivers
v0000000000be35e0_0 .net "I14", 31 0, v0000000000be1ca0_0;  alias, 1 drivers
v0000000000be4940_0 .net "I15", 31 0, v0000000000be1840_0;  alias, 1 drivers
v0000000000be3cc0_0 .net "I2", 31 0, v0000000000be1160_0;  alias, 1 drivers
v0000000000be3040_0 .net "I3", 31 0, v0000000000be18e0_0;  alias, 1 drivers
v0000000000be2500_0 .net "I4", 31 0, v0000000000be1340_0;  alias, 1 drivers
v0000000000be3d60_0 .net "I5", 31 0, v0000000000be21a0_0;  alias, 1 drivers
v0000000000be3e00_0 .net "I6", 31 0, v0000000000be1b60_0;  alias, 1 drivers
v0000000000be3ea0_0 .net "I7", 31 0, v0000000000be2380_0;  alias, 1 drivers
v0000000000be46c0_0 .net "I8", 31 0, v0000000000be1480_0;  alias, 1 drivers
v0000000000be4a80_0 .net "I9", 31 0, v0000000000be0e40_0;  alias, 1 drivers
v0000000000be3fe0_0 .var "P", 31 0;
v0000000000be32c0_0 .net "S", 3 0, o0000000000b8b7d8;  alias, 0 drivers
E_0000000000b59450/0 .event edge, v0000000000be1840_0, v0000000000be1ca0_0, v0000000000be1e80_0, v0000000000be0760_0;
E_0000000000b59450/1 .event edge, v0000000000bdc9c0_0, v0000000000bdc4c0_0, v0000000000be0e40_0, v0000000000be1480_0;
E_0000000000b59450/2 .event edge, v0000000000be2380_0, v0000000000be1b60_0, v0000000000be21a0_0, v0000000000be1340_0;
E_0000000000b59450/3 .event edge, v0000000000be18e0_0, v0000000000be1160_0, v0000000000bde360_0, v0000000000bdd6e0_0;
E_0000000000b59450/4 .event edge, v0000000000be32c0_0;
E_0000000000b59450 .event/or E_0000000000b59450/0, E_0000000000b59450/1, E_0000000000b59450/2, E_0000000000b59450/3, E_0000000000b59450/4;
S_0000000000bde4d0 .scope module, "r15decoder" "loadDecoder" 4 28, 4 138 0, S_0000000000b83e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PCLd";
    .port_info 1 /INPUT 1 "RFLd";
    .port_info 2 /OUTPUT 2 "R15MO";
v0000000000be4260_0 .net "PCLd", 0 0, L_0000000000bf06e0;  alias, 1 drivers
v0000000000be48a0_0 .var "R15MO", 1 0;
v0000000000be4620_0 .net "RFLd", 0 0, L_0000000000bec7b0;  1 drivers
E_0000000000b594d0 .event edge, v0000000000be4620_0, v0000000000be4260_0;
S_0000000000be6b40 .scope module, "r15mux" "twoToOneMultiplexer" 4 33, 4 120 0, S_0000000000b83e50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PW";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "R15MO";
    .port_info 3 /OUTPUT 32 "MO";
v0000000000be4c60_0 .var "MO", 31 0;
v0000000000be2be0_0 .net "PC", 31 0, L_0000000000b6b700;  alias, 1 drivers
v0000000000be5f20_0 .net "PW", 31 0, L_0000000000b69e80;  alias, 1 drivers
v0000000000be53e0_0 .net "R15MO", 0 0, L_0000000000bf06e0;  alias, 1 drivers
E_0000000000b58f50 .event edge, v0000000000be4260_0, v0000000000bdab90_0, v0000000000bdcf60_0;
S_0000000000be7310 .scope module, "se" "SExtender" 2 215, 2 1291 0, S_00000000009bd1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 32 "out1";
L_0000000000b6aeb0 .functor BUFZ 32, v0000000000be9560_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000be4e40_0 .var/i "i", 31 0;
v0000000000be9420_0 .net "in", 23 0, v0000000000bd6670_0;  alias, 1 drivers
v0000000000be9b00_0 .var "in1", 31 0;
v0000000000be9880_0 .net/s "out1", 31 0, L_0000000000b6aeb0;  alias, 1 drivers
v0000000000be9560_0 .var/s "result", 31 0;
v0000000000bea960_0 .var/s "shift_result", 31 0;
v0000000000be9920_0 .var/s "temp_reg", 31 0;
v0000000000be9240_0 .var/s "twoscomp", 31 0;
E_0000000000b59990/0 .event edge, v0000000000bd6670_0, v0000000000be9b00_0, v0000000000be9240_0, v0000000000be9920_0;
E_0000000000b59990/1 .event edge, v0000000000bea960_0;
E_0000000000b59990 .event/or E_0000000000b59990/0, E_0000000000b59990/1;
S_0000000000be7630 .scope module, "sign_shift_extender_1" "Sign_Shift_Extender" 2 429, 5 1 0, S_00000000009bd1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "shift_result";
    .port_info 3 /OUTPUT 1 "C";
v0000000000bea000_0 .net "A", 31 0, v0000000000bd68f0_0;  alias, 1 drivers
v0000000000be8fc0_0 .net "B", 31 0, v0000000000b307c0_0;  alias, 1 drivers
v0000000000bea0a0_0 .var "C", 0 0;
v0000000000be91a0_0 .var "by_imm_shift", 1 0;
v0000000000bea6e0_0 .var/i "i", 31 0;
v0000000000bea280_0 .var/i "num_of_rot", 31 0;
v0000000000bea500_0 .var "relleno", 0 0;
v0000000000be87a0_0 .var "rm", 31 0;
v0000000000be92e0_0 .var "rm1", 31 0;
v0000000000be9600_0 .var "shift", 1 0;
v0000000000be9380_0 .var "shift_result", 31 0;
v0000000000bea820_0 .var "shifter_op", 2 0;
v0000000000be9ba0_0 .var "tc", 0 0;
v0000000000be8840_0 .var "temp_reg", 31 0;
v0000000000be99c0_0 .var "temp_reg1", 31 0;
v0000000000bea320_0 .var "temp_reg2", 31 0;
E_0000000000b59110/0 .event edge, v0000000000b307c0_0, v0000000000bea820_0, v0000000000bd68f0_0, v0000000000bd8ae0_0;
E_0000000000b59110/1 .event edge, v0000000000be91a0_0, v0000000000bea280_0, v0000000000be8840_0, v0000000000be9ba0_0;
E_0000000000b59110/2 .event edge, v0000000000bea500_0, v0000000000be9600_0, v0000000000be99c0_0, v0000000000be87a0_0;
E_0000000000b59110/3 .event edge, v0000000000bea320_0, v0000000000be92e0_0;
E_0000000000b59110 .event/or E_0000000000b59110/0, E_0000000000b59110/1, E_0000000000b59110/2, E_0000000000b59110/3;
    .scope S_0000000000b83cc0;
T_0 ;
    %wait E_0000000000b59210;
    %load/vec4 v0000000000bddd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bdce20_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000bdc880_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0000000000bdc880_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bdd5a0, 4;
    %load/vec4 v0000000000bdc880_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bdd5a0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bdc880_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bdd5a0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bdc880_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bdd5a0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bdce20_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %ix/getv 4, v0000000000bdc880_0;
    %load/vec4a v0000000000bdd5a0, 4;
    %pad/u 32;
    %store/vec4 v0000000000bdce20_0, 0, 32;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000009afeb0;
T_1 ;
    %wait E_0000000000b58850;
    %load/vec4 v0000000000bdc350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v0000000000bdc210_0;
    %store/vec4 v0000000000bdaaf0_0, 0, 32;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v0000000000bdb630_0;
    %store/vec4 v0000000000bdaaf0_0, 0, 32;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000009afd20;
T_2 ;
    %wait E_0000000000b58cd0;
    %load/vec4 v0000000000bda910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %jmp T_2.2;
T_2.0 ;
    %load/vec4 v0000000000bdc170_0;
    %store/vec4 v0000000000bda870_0, 0, 32;
    %jmp T_2.2;
T_2.1 ;
    %load/vec4 v0000000000bdb3b0_0;
    %store/vec4 v0000000000bda870_0, 0, 32;
    %jmp T_2.2;
T_2.2 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000009f5ee0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd7070_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd8f40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd6530_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd65d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd81f0_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_00000000009f5ee0;
T_4 ;
    %wait E_0000000000b58310;
    %load/vec4 v0000000000bd6fd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %jmp T_4.16;
T_4.0 ;
    %load/vec4 v0000000000bd6d50_0;
    %pad/u 33;
    %load/vec4 v0000000000bd74d0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000bd76b0_0, 0, 33;
    %jmp T_4.16;
T_4.1 ;
    %load/vec4 v0000000000bd6d50_0;
    %pad/u 33;
    %load/vec4 v0000000000bd74d0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000bd76b0_0, 0, 33;
    %jmp T_4.16;
T_4.2 ;
    %load/vec4 v0000000000bd6d50_0;
    %pad/u 33;
    %load/vec4 v0000000000bd74d0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bd76b0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bd81f0_0, 0, 32;
    %jmp T_4.16;
T_4.3 ;
    %load/vec4 v0000000000bd74d0_0;
    %pad/u 33;
    %load/vec4 v0000000000bd6d50_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bd76b0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000bd81f0_0, 0, 32;
    %jmp T_4.16;
T_4.4 ;
    %load/vec4 v0000000000bd6d50_0;
    %pad/u 33;
    %load/vec4 v0000000000bd74d0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bd76b0_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000bd81f0_0, 0, 32;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v0000000000bd6d50_0;
    %pad/u 33;
    %load/vec4 v0000000000bd74d0_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000bd8290_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bd76b0_0, 0, 33;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v0000000000bd6d50_0;
    %pad/u 33;
    %load/vec4 v0000000000bd74d0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000bd8290_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000bd76b0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bd81f0_0, 0, 32;
    %jmp T_4.16;
T_4.7 ;
    %load/vec4 v0000000000bd74d0_0;
    %pad/u 33;
    %load/vec4 v0000000000bd6d50_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000bd8290_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000bd76b0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000bd81f0_0, 0, 32;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v0000000000bd6d50_0;
    %pad/u 33;
    %load/vec4 v0000000000bd74d0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000bd76b0_0, 0, 33;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v0000000000bd6d50_0;
    %pad/u 33;
    %load/vec4 v0000000000bd74d0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000bd76b0_0, 0, 33;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v0000000000bd6d50_0;
    %pad/u 33;
    %load/vec4 v0000000000bd74d0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bd76b0_0, 0, 33;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v0000000000bd6d50_0;
    %pad/u 33;
    %load/vec4 v0000000000bd74d0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bd76b0_0, 0, 33;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v0000000000bd6d50_0;
    %pad/u 33;
    %load/vec4 v0000000000bd74d0_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000bd76b0_0, 0, 33;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v0000000000bd74d0_0;
    %pad/u 33;
    %store/vec4 v0000000000bd76b0_0, 0, 33;
    %jmp T_4.16;
T_4.14 ;
    %load/vec4 v0000000000bd6d50_0;
    %pad/u 33;
    %load/vec4 v0000000000bd74d0_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000bd76b0_0, 0, 33;
    %jmp T_4.16;
T_4.15 ;
    %load/vec4 v0000000000bd74d0_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000bd76b0_0, 0, 33;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000bd76b0_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_4.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.18, 8;
T_4.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.18, 8;
 ; End of false expr.
    %blend;
T_4.18;
    %store/vec4 v0000000000bd8f40_0, 0, 32;
    %load/vec4 v0000000000bd76b0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.20, 8;
T_4.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.20, 8;
 ; End of false expr.
    %blend;
T_4.20;
    %store/vec4 v0000000000bd7070_0, 0, 32;
    %load/vec4 v0000000000bd76b0_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000bd6530_0, 0, 32;
    %load/vec4 v0000000000bd81f0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.21, 4;
    %load/vec4 v0000000000bd6d50_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd74d0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_4.23, 4;
    %load/vec4 v0000000000bd76b0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd74d0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_4.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bd65d0_0, 0, 32;
    %jmp T_4.26;
T_4.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd65d0_0, 0, 32;
T_4.26 ;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd65d0_0, 0, 32;
T_4.24 ;
T_4.21 ;
    %load/vec4 v0000000000bd81f0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.27, 4;
    %load/vec4 v0000000000bd74d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd6d50_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_4.29, 4;
    %load/vec4 v0000000000bd76b0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd6d50_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_4.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bd65d0_0, 0, 32;
    %jmp T_4.32;
T_4.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd65d0_0, 0, 32;
T_4.32 ;
    %jmp T_4.30;
T_4.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd65d0_0, 0, 32;
T_4.30 ;
T_4.27 ;
    %load/vec4 v0000000000bd81f0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.33, 4;
    %load/vec4 v0000000000bd6d50_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd74d0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_4.35, 4;
    %load/vec4 v0000000000bd6d50_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd76b0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_4.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bd65d0_0, 0, 32;
    %jmp T_4.38;
T_4.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd65d0_0, 0, 32;
T_4.38 ;
    %jmp T_4.36;
T_4.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd65d0_0, 0, 32;
T_4.36 ;
T_4.33 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000000009b77a0;
T_5 ;
    %wait E_0000000000b57410;
    %load/vec4 v0000000000bd7b10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bd72f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bd6ad0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bd67b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bd6710_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bd7570_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bd6490_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000bd6670_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000000000bd7f70_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000000bd7250_0;
    %assign/vec4 v0000000000bd72f0_0, 0;
    %load/vec4 v0000000000bd8010_0;
    %assign/vec4 v0000000000bd6ad0_0, 0;
    %load/vec4 v0000000000bd7250_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000000000bd67b0_0, 0;
    %load/vec4 v0000000000bd7250_0;
    %parti/s 4, 28, 6;
    %assign/vec4 v0000000000bd6710_0, 0;
    %load/vec4 v0000000000bd7250_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0000000000bd7570_0, 0;
    %load/vec4 v0000000000bd7250_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0000000000bd6490_0, 0;
    %load/vec4 v0000000000bd7250_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0000000000bd6670_0, 0;
    %load/vec4 v0000000000bd7250_0;
    %parti/s 12, 0, 2;
    %assign/vec4 v0000000000bd7f70_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000009f5d50;
T_6 ;
    %wait E_0000000000b57410;
    %load/vec4 v0000000000bd7c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bd7cf0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000000bd6f30_0;
    %assign/vec4 v0000000000bd7cf0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000be7310;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be4e40_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0000000000be7310;
T_8 ;
    %wait E_0000000000b59990;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000000000be9420_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000be9b00_0, 0, 32;
    %load/vec4 v0000000000be9b00_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000000be9240_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be4e40_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000000000be4e40_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0000000000be9240_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000000000be9920_0, 0, 32;
    %load/vec4 v0000000000be4e40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000be4e40_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %load/vec4 v0000000000be9920_0;
    %store/vec4 v0000000000bea960_0, 0, 32;
    %load/vec4 v0000000000bea960_0;
    %muli 4, 0, 32;
    %store/vec4 v0000000000be9560_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000000009bf290;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd93a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd8d60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd9260_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd87c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd9d00_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_00000000009bf290;
T_10 ;
    %wait E_0000000000b589d0;
    %load/vec4 v0000000000bd8fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %jmp T_10.16;
T_10.0 ;
    %load/vec4 v0000000000bd9da0_0;
    %pad/u 33;
    %load/vec4 v0000000000bd9080_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000bd8900_0, 0, 33;
    %jmp T_10.16;
T_10.1 ;
    %load/vec4 v0000000000bd9da0_0;
    %pad/u 33;
    %load/vec4 v0000000000bd9080_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000bd8900_0, 0, 33;
    %jmp T_10.16;
T_10.2 ;
    %load/vec4 v0000000000bd9da0_0;
    %pad/u 33;
    %load/vec4 v0000000000bd9080_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bd8900_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bd9d00_0, 0, 32;
    %jmp T_10.16;
T_10.3 ;
    %load/vec4 v0000000000bd9080_0;
    %pad/u 33;
    %load/vec4 v0000000000bd9da0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bd8900_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000bd9d00_0, 0, 32;
    %jmp T_10.16;
T_10.4 ;
    %load/vec4 v0000000000bd9da0_0;
    %pad/u 33;
    %load/vec4 v0000000000bd9080_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bd8900_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000bd9d00_0, 0, 32;
    %jmp T_10.16;
T_10.5 ;
    %load/vec4 v0000000000bd9da0_0;
    %pad/u 33;
    %load/vec4 v0000000000bd9080_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000bd8ea0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bd8900_0, 0, 33;
    %jmp T_10.16;
T_10.6 ;
    %load/vec4 v0000000000bd9da0_0;
    %pad/u 33;
    %load/vec4 v0000000000bd9080_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000bd8ea0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000bd8900_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bd9d00_0, 0, 32;
    %jmp T_10.16;
T_10.7 ;
    %load/vec4 v0000000000bd9080_0;
    %pad/u 33;
    %load/vec4 v0000000000bd9da0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000bd8ea0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000bd8900_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000bd9d00_0, 0, 32;
    %jmp T_10.16;
T_10.8 ;
    %load/vec4 v0000000000bd9da0_0;
    %pad/u 33;
    %load/vec4 v0000000000bd9080_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000bd8900_0, 0, 33;
    %jmp T_10.16;
T_10.9 ;
    %load/vec4 v0000000000bd9da0_0;
    %pad/u 33;
    %load/vec4 v0000000000bd9080_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000bd8900_0, 0, 33;
    %jmp T_10.16;
T_10.10 ;
    %load/vec4 v0000000000bd9da0_0;
    %pad/u 33;
    %load/vec4 v0000000000bd9080_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bd8900_0, 0, 33;
    %jmp T_10.16;
T_10.11 ;
    %load/vec4 v0000000000bd9da0_0;
    %pad/u 33;
    %load/vec4 v0000000000bd9080_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bd8900_0, 0, 33;
    %jmp T_10.16;
T_10.12 ;
    %load/vec4 v0000000000bd9da0_0;
    %pad/u 33;
    %load/vec4 v0000000000bd9080_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000bd8900_0, 0, 33;
    %jmp T_10.16;
T_10.13 ;
    %load/vec4 v0000000000bd9080_0;
    %pad/u 33;
    %store/vec4 v0000000000bd8900_0, 0, 33;
    %jmp T_10.16;
T_10.14 ;
    %load/vec4 v0000000000bd9da0_0;
    %pad/u 33;
    %load/vec4 v0000000000bd9080_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000bd8900_0, 0, 33;
    %jmp T_10.16;
T_10.15 ;
    %load/vec4 v0000000000bd9080_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000bd8900_0, 0, 33;
    %jmp T_10.16;
T_10.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000bd8900_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_10.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.18, 8;
T_10.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.18, 8;
 ; End of false expr.
    %blend;
T_10.18;
    %store/vec4 v0000000000bd8d60_0, 0, 32;
    %load/vec4 v0000000000bd8900_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_10.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.20, 8;
T_10.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.20, 8;
 ; End of false expr.
    %blend;
T_10.20;
    %store/vec4 v0000000000bd93a0_0, 0, 32;
    %load/vec4 v0000000000bd8900_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000bd9260_0, 0, 32;
    %load/vec4 v0000000000bd9d00_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.21, 4;
    %load/vec4 v0000000000bd9da0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd9080_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_10.23, 4;
    %load/vec4 v0000000000bd8900_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd9080_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_10.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bd87c0_0, 0, 32;
    %jmp T_10.26;
T_10.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd87c0_0, 0, 32;
T_10.26 ;
    %jmp T_10.24;
T_10.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd87c0_0, 0, 32;
T_10.24 ;
T_10.21 ;
    %load/vec4 v0000000000bd9d00_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_10.27, 4;
    %load/vec4 v0000000000bd9080_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd9da0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_10.29, 4;
    %load/vec4 v0000000000bd8900_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd9da0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_10.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bd87c0_0, 0, 32;
    %jmp T_10.32;
T_10.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd87c0_0, 0, 32;
T_10.32 ;
    %jmp T_10.30;
T_10.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd87c0_0, 0, 32;
T_10.30 ;
T_10.27 ;
    %load/vec4 v0000000000bd9d00_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_10.33, 4;
    %load/vec4 v0000000000bd9da0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd9080_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_10.35, 4;
    %load/vec4 v0000000000bd9da0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd8900_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_10.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bd87c0_0, 0, 32;
    %jmp T_10.38;
T_10.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd87c0_0, 0, 32;
T_10.38 ;
    %jmp T_10.36;
T_10.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd87c0_0, 0, 32;
T_10.36 ;
T_10.33 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000000b83680;
T_11 ;
    %wait E_0000000000b58850;
    %load/vec4 v0000000000bde040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %jmp T_11.2;
T_11.0 ;
    %load/vec4 v0000000000bdd500_0;
    %store/vec4 v0000000000bdcce0_0, 0, 32;
    %jmp T_11.2;
T_11.1 ;
    %load/vec4 v0000000000bdc6a0_0;
    %store/vec4 v0000000000bdcce0_0, 0, 32;
    %jmp T_11.2;
T_11.2 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000000bdefc0;
T_12 ;
    %wait E_0000000000b592d0;
    %load/vec4 v0000000000be2e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000000000be15c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %jmp T_12.18;
T_12.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000be3680_0, 0;
    %jmp T_12.18;
T_12.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000be3680_0, 0;
    %jmp T_12.18;
T_12.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000be3680_0, 0;
    %jmp T_12.18;
T_12.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000be3680_0, 0;
    %jmp T_12.18;
T_12.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000be3680_0, 0;
    %jmp T_12.18;
T_12.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000be3680_0, 0;
    %jmp T_12.18;
T_12.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000be3680_0, 0;
    %jmp T_12.18;
T_12.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000be3680_0, 0;
    %jmp T_12.18;
T_12.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000be3680_0, 0;
    %jmp T_12.18;
T_12.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000be3680_0, 0;
    %jmp T_12.18;
T_12.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000be3680_0, 0;
    %jmp T_12.18;
T_12.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000be3680_0, 0;
    %jmp T_12.18;
T_12.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000be3680_0, 0;
    %jmp T_12.18;
T_12.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000be3680_0, 0;
    %jmp T_12.18;
T_12.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000be3680_0, 0;
    %jmp T_12.18;
T_12.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000be3680_0, 0;
    %jmp T_12.18;
T_12.18 ;
    %pop/vec4 1;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000be3680_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000000bdf790;
T_13 ;
    %wait E_0000000000b58f10;
    %load/vec4 v0000000000be28c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %jmp T_13.16;
T_13.0 ;
    %load/vec4 v0000000000be4b20_0;
    %assign/vec4 v0000000000be30e0_0, 0;
    %jmp T_13.16;
T_13.1 ;
    %load/vec4 v0000000000be2820_0;
    %assign/vec4 v0000000000be30e0_0, 0;
    %jmp T_13.16;
T_13.2 ;
    %load/vec4 v0000000000be25a0_0;
    %assign/vec4 v0000000000be30e0_0, 0;
    %jmp T_13.16;
T_13.3 ;
    %load/vec4 v0000000000be3a40_0;
    %assign/vec4 v0000000000be30e0_0, 0;
    %jmp T_13.16;
T_13.4 ;
    %load/vec4 v0000000000be4120_0;
    %assign/vec4 v0000000000be30e0_0, 0;
    %jmp T_13.16;
T_13.5 ;
    %load/vec4 v0000000000be3f40_0;
    %assign/vec4 v0000000000be30e0_0, 0;
    %jmp T_13.16;
T_13.6 ;
    %load/vec4 v0000000000be4080_0;
    %assign/vec4 v0000000000be30e0_0, 0;
    %jmp T_13.16;
T_13.7 ;
    %load/vec4 v0000000000be3400_0;
    %assign/vec4 v0000000000be30e0_0, 0;
    %jmp T_13.16;
T_13.8 ;
    %load/vec4 v0000000000be2fa0_0;
    %assign/vec4 v0000000000be30e0_0, 0;
    %jmp T_13.16;
T_13.9 ;
    %load/vec4 v0000000000be44e0_0;
    %assign/vec4 v0000000000be30e0_0, 0;
    %jmp T_13.16;
T_13.10 ;
    %load/vec4 v0000000000be2f00_0;
    %assign/vec4 v0000000000be30e0_0, 0;
    %jmp T_13.16;
T_13.11 ;
    %load/vec4 v0000000000be2960_0;
    %assign/vec4 v0000000000be30e0_0, 0;
    %jmp T_13.16;
T_13.12 ;
    %load/vec4 v0000000000be3360_0;
    %assign/vec4 v0000000000be30e0_0, 0;
    %jmp T_13.16;
T_13.13 ;
    %load/vec4 v0000000000be4800_0;
    %assign/vec4 v0000000000be30e0_0, 0;
    %jmp T_13.16;
T_13.14 ;
    %load/vec4 v0000000000be37c0_0;
    %assign/vec4 v0000000000be30e0_0, 0;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v0000000000be4bc0_0;
    %assign/vec4 v0000000000be30e0_0, 0;
    %jmp T_13.16;
T_13.16 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000bdfab0;
T_14 ;
    %wait E_0000000000b59a10;
    %load/vec4 v0000000000be4300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %jmp T_14.16;
T_14.0 ;
    %load/vec4 v0000000000be3b80_0;
    %assign/vec4 v0000000000be2dc0_0, 0;
    %jmp T_14.16;
T_14.1 ;
    %load/vec4 v0000000000be41c0_0;
    %assign/vec4 v0000000000be2dc0_0, 0;
    %jmp T_14.16;
T_14.2 ;
    %load/vec4 v0000000000be49e0_0;
    %assign/vec4 v0000000000be2dc0_0, 0;
    %jmp T_14.16;
T_14.3 ;
    %load/vec4 v0000000000be4440_0;
    %assign/vec4 v0000000000be2dc0_0, 0;
    %jmp T_14.16;
T_14.4 ;
    %load/vec4 v0000000000be3720_0;
    %assign/vec4 v0000000000be2dc0_0, 0;
    %jmp T_14.16;
T_14.5 ;
    %load/vec4 v0000000000be3860_0;
    %assign/vec4 v0000000000be2dc0_0, 0;
    %jmp T_14.16;
T_14.6 ;
    %load/vec4 v0000000000be2aa0_0;
    %assign/vec4 v0000000000be2dc0_0, 0;
    %jmp T_14.16;
T_14.7 ;
    %load/vec4 v0000000000be3220_0;
    %assign/vec4 v0000000000be2dc0_0, 0;
    %jmp T_14.16;
T_14.8 ;
    %load/vec4 v0000000000be3900_0;
    %assign/vec4 v0000000000be2dc0_0, 0;
    %jmp T_14.16;
T_14.9 ;
    %load/vec4 v0000000000be2780_0;
    %assign/vec4 v0000000000be2dc0_0, 0;
    %jmp T_14.16;
T_14.10 ;
    %load/vec4 v0000000000be43a0_0;
    %assign/vec4 v0000000000be2dc0_0, 0;
    %jmp T_14.16;
T_14.11 ;
    %load/vec4 v0000000000be3180_0;
    %assign/vec4 v0000000000be2dc0_0, 0;
    %jmp T_14.16;
T_14.12 ;
    %load/vec4 v0000000000be2a00_0;
    %assign/vec4 v0000000000be2dc0_0, 0;
    %jmp T_14.16;
T_14.13 ;
    %load/vec4 v0000000000be26e0_0;
    %assign/vec4 v0000000000be2dc0_0, 0;
    %jmp T_14.16;
T_14.14 ;
    %load/vec4 v0000000000be34a0_0;
    %assign/vec4 v0000000000be2dc0_0, 0;
    %jmp T_14.16;
T_14.15 ;
    %load/vec4 v0000000000be2640_0;
    %assign/vec4 v0000000000be2dc0_0, 0;
    %jmp T_14.16;
T_14.16 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000000bdfc40;
T_15 ;
    %wait E_0000000000b59450;
    %load/vec4 v0000000000be32c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %jmp T_15.16;
T_15.0 ;
    %load/vec4 v0000000000be3ae0_0;
    %assign/vec4 v0000000000be3fe0_0, 0;
    %jmp T_15.16;
T_15.1 ;
    %load/vec4 v0000000000be4760_0;
    %assign/vec4 v0000000000be3fe0_0, 0;
    %jmp T_15.16;
T_15.2 ;
    %load/vec4 v0000000000be3cc0_0;
    %assign/vec4 v0000000000be3fe0_0, 0;
    %jmp T_15.16;
T_15.3 ;
    %load/vec4 v0000000000be3040_0;
    %assign/vec4 v0000000000be3fe0_0, 0;
    %jmp T_15.16;
T_15.4 ;
    %load/vec4 v0000000000be2500_0;
    %assign/vec4 v0000000000be3fe0_0, 0;
    %jmp T_15.16;
T_15.5 ;
    %load/vec4 v0000000000be3d60_0;
    %assign/vec4 v0000000000be3fe0_0, 0;
    %jmp T_15.16;
T_15.6 ;
    %load/vec4 v0000000000be3e00_0;
    %assign/vec4 v0000000000be3fe0_0, 0;
    %jmp T_15.16;
T_15.7 ;
    %load/vec4 v0000000000be3ea0_0;
    %assign/vec4 v0000000000be3fe0_0, 0;
    %jmp T_15.16;
T_15.8 ;
    %load/vec4 v0000000000be46c0_0;
    %assign/vec4 v0000000000be3fe0_0, 0;
    %jmp T_15.16;
T_15.9 ;
    %load/vec4 v0000000000be4a80_0;
    %assign/vec4 v0000000000be3fe0_0, 0;
    %jmp T_15.16;
T_15.10 ;
    %load/vec4 v0000000000be3c20_0;
    %assign/vec4 v0000000000be3fe0_0, 0;
    %jmp T_15.16;
T_15.11 ;
    %load/vec4 v0000000000be2d20_0;
    %assign/vec4 v0000000000be3fe0_0, 0;
    %jmp T_15.16;
T_15.12 ;
    %load/vec4 v0000000000be39a0_0;
    %assign/vec4 v0000000000be3fe0_0, 0;
    %jmp T_15.16;
T_15.13 ;
    %load/vec4 v0000000000be3540_0;
    %assign/vec4 v0000000000be3fe0_0, 0;
    %jmp T_15.16;
T_15.14 ;
    %load/vec4 v0000000000be35e0_0;
    %assign/vec4 v0000000000be3fe0_0, 0;
    %jmp T_15.16;
T_15.15 ;
    %load/vec4 v0000000000be4940_0;
    %assign/vec4 v0000000000be3fe0_0, 0;
    %jmp T_15.16;
T_15.16 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000bde4d0;
T_16 ;
    %wait E_0000000000b594d0;
    %load/vec4 v0000000000be4620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000000be48a0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000000be48a0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000000000be6b40;
T_17 ;
    %wait E_0000000000b58f50;
    %load/vec4 v0000000000be53e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000000000be2be0_0;
    %assign/vec4 v0000000000be4c60_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000000000be5f20_0;
    %assign/vec4 v0000000000be4c60_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000000000b84170;
T_18 ;
    %wait E_0000000000b57410;
    %load/vec4 v0000000000bdc920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000000000bddb40_0;
    %assign/vec4 v0000000000bdd6e0_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000000bde660;
T_19 ;
    %wait E_0000000000b57410;
    %load/vec4 v0000000000bdd8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0000000000bdd820_0;
    %assign/vec4 v0000000000bde360_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000000bdf150;
T_20 ;
    %wait E_0000000000b57410;
    %load/vec4 v0000000000be12a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0000000000be1020_0;
    %assign/vec4 v0000000000be1160_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000000be00f0;
T_21 ;
    %wait E_0000000000b57410;
    %load/vec4 v0000000000be2060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0000000000be08a0_0;
    %assign/vec4 v0000000000be18e0_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000bdfdd0;
T_22 ;
    %wait E_0000000000b57410;
    %load/vec4 v0000000000be1fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0000000000be0f80_0;
    %assign/vec4 v0000000000be1340_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000000bde7f0;
T_23 ;
    %wait E_0000000000b57410;
    %load/vec4 v0000000000be13e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0000000000be2100_0;
    %assign/vec4 v0000000000be21a0_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000bde980;
T_24 ;
    %wait E_0000000000b57410;
    %load/vec4 v0000000000be0620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0000000000be2240_0;
    %assign/vec4 v0000000000be1b60_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000000000bdf470;
T_25 ;
    %wait E_0000000000b57410;
    %load/vec4 v0000000000be0c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0000000000be22e0_0;
    %assign/vec4 v0000000000be2380_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000000bdeb10;
T_26 ;
    %wait E_0000000000b57410;
    %load/vec4 v0000000000be0d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0000000000be09e0_0;
    %assign/vec4 v0000000000be1480_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000000be0280;
T_27 ;
    %wait E_0000000000b57410;
    %load/vec4 v0000000000be0ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0000000000be0da0_0;
    %assign/vec4 v0000000000be0e40_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000000bdf920;
T_28 ;
    %wait E_0000000000b57410;
    %load/vec4 v0000000000bdcc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0000000000bdc600_0;
    %assign/vec4 v0000000000bdc4c0_0, 0;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000000bdf600;
T_29 ;
    %wait E_0000000000b57410;
    %load/vec4 v0000000000bdde60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0000000000bdddc0_0;
    %assign/vec4 v0000000000bdc9c0_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000000bdeca0;
T_30 ;
    %wait E_0000000000b57410;
    %load/vec4 v0000000000be0800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0000000000be06c0_0;
    %assign/vec4 v0000000000be0760_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000000bdff60;
T_31 ;
    %wait E_0000000000b57410;
    %load/vec4 v0000000000be1200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0000000000be10c0_0;
    %assign/vec4 v0000000000be1e80_0, 0;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000000000bdf2e0;
T_32 ;
    %wait E_0000000000b57410;
    %load/vec4 v0000000000be1700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0000000000be0a80_0;
    %assign/vec4 v0000000000be1ca0_0, 0;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000000000bdee30;
T_33 ;
    %wait E_0000000000b590d0;
    %load/vec4 v0000000000be17a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0000000000be1de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000be1840_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0000000000be04e0_0;
    %assign/vec4 v0000000000be1840_0, 0;
T_33.3 ;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000000000b83810;
T_34 ;
    %wait E_0000000000b580d0;
    %load/vec4 v0000000000bdd280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %jmp T_34.4;
T_34.0 ;
    %load/vec4 v0000000000bdc560_0;
    %store/vec4 v0000000000bdcb00_0, 0, 32;
    %jmp T_34.4;
T_34.1 ;
    %load/vec4 v0000000000bdc740_0;
    %store/vec4 v0000000000bdcb00_0, 0, 32;
    %jmp T_34.4;
T_34.2 ;
    %load/vec4 v0000000000bde180_0;
    %store/vec4 v0000000000bdcb00_0, 0, 32;
    %jmp T_34.4;
T_34.3 ;
    %load/vec4 v0000000000bdd000_0;
    %store/vec4 v0000000000bdcb00_0, 0, 32;
    %jmp T_34.4;
T_34.4 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0000000000b83b30;
T_35 ;
    %wait E_0000000000b59710;
    %load/vec4 v0000000000bdd140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v0000000000bde0e0_0;
    %store/vec4 v0000000000bdd640_0, 0, 32;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0000000000bdd0a0_0;
    %store/vec4 v0000000000bdd640_0, 0, 32;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0000000000bddc80_0;
    %store/vec4 v0000000000bdd640_0, 0, 32;
    %jmp T_35.4;
T_35.3 ;
    %load/vec4 v0000000000bdc7e0_0;
    %store/vec4 v0000000000bdd640_0, 0, 32;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000000000b84300;
T_36 ;
    %wait E_0000000000b59510;
    %load/vec4 v0000000000bdd320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %jmp T_36.4;
T_36.0 ;
    %load/vec4 v0000000000bdd460_0;
    %store/vec4 v0000000000bdcba0_0, 0, 32;
    %jmp T_36.4;
T_36.1 ;
    %load/vec4 v0000000000bdcd80_0;
    %store/vec4 v0000000000bdcba0_0, 0, 32;
    %jmp T_36.4;
T_36.2 ;
    %load/vec4 v0000000000bde2c0_0;
    %store/vec4 v0000000000bdcba0_0, 0, 32;
    %jmp T_36.4;
T_36.3 ;
    %load/vec4 v0000000000bdd960_0;
    %store/vec4 v0000000000bdcba0_0, 0, 32;
    %jmp T_36.4;
T_36.4 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_00000000009bf5b0;
T_37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bdb6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bdb450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd84a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bda160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd8540_0, 0, 1;
    %end;
    .thread T_37;
    .scope S_00000000009bf5b0;
T_38 ;
    %wait E_0000000000b58c10;
    %load/vec4 v0000000000bd9800_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000bd9760_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_38.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bdb6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bdb450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd84a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bda160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd8540_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000bd9b20_0, 0, 4;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0000000000bd9760_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000bda340_0, 0, 3;
    %load/vec4 v0000000000bda340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %jmp T_38.7;
T_38.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bdb6d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bdb450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd84a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bda160_0, 0, 1;
    %load/vec4 v0000000000bd9760_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000bd9b20_0, 0, 4;
    %jmp T_38.7;
T_38.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bdb6d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bdb450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd84a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bda160_0, 0, 1;
    %load/vec4 v0000000000bd9760_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000bd9b20_0, 0, 4;
    %jmp T_38.7;
T_38.4 ;
    %load/vec4 v0000000000bd9760_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0000000000bdbb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bdb6d0_0, 0, 1;
    %load/vec4 v0000000000bd9760_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000bd84a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bda160_0, 0, 1;
    %load/vec4 v0000000000bd84a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bdb450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bd8540_0, 0, 1;
    %jmp T_38.9;
T_38.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bdb450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd8540_0, 0, 1;
T_38.9 ;
    %load/vec4 v0000000000bdbb30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_38.10, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000bd9b20_0, 0, 4;
    %jmp T_38.11;
T_38.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000bd9b20_0, 0, 4;
T_38.11 ;
    %jmp T_38.7;
T_38.5 ;
    %load/vec4 v0000000000bd9760_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0000000000bdbb30_0, 0, 1;
    %load/vec4 v0000000000bd9760_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000bd84a0_0, 0, 1;
    %load/vec4 v0000000000bdbb30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_38.12, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000bd9b20_0, 0, 4;
    %jmp T_38.13;
T_38.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000bd9b20_0, 0, 4;
T_38.13 ;
    %load/vec4 v0000000000bd84a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bdb450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bd8540_0, 0, 1;
    %jmp T_38.15;
T_38.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bdb450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd8540_0, 0, 1;
T_38.15 ;
    %load/vec4 v0000000000bd9760_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_38.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd85e0_0, 0, 1;
    %jmp T_38.17;
T_38.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bd85e0_0, 0, 1;
T_38.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bdb6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bda160_0, 0, 1;
    %jmp T_38.7;
T_38.6 ;
    %load/vec4 v0000000000bd9760_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0000000000bda020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bda160_0, 0, 1;
    %load/vec4 v0000000000bda020_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.18, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bdb6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bdb450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd84a0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000bd9b20_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd8540_0, 0, 1;
    %jmp T_38.19;
T_38.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bdb6d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bdb450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd84a0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000bd9b20_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd8540_0, 0, 1;
T_38.19 ;
    %jmp T_38.7;
T_38.7 ;
    %pop/vec4 1;
T_38.1 ;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0000000000a13100;
T_39 ;
    %wait E_0000000000b58c90;
    %load/vec4 v0000000000bdc0d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %jmp T_39.2;
T_39.0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000000000bda7d0_0, 0, 7;
    %jmp T_39.2;
T_39.1 ;
    %load/vec4 v0000000000bdc030_0;
    %store/vec4 v0000000000bda7d0_0, 0, 7;
    %jmp T_39.2;
T_39.2 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_00000000009bfd50;
T_40 ;
    %wait E_0000000000b57410;
    %load/vec4 v0000000000b2f320_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0000000000b2f820_0, 0;
    %load/vec4 v0000000000b2f320_0;
    %parti/s 4, 2, 3;
    %assign/vec4 v0000000000b30e00_0, 0;
    %load/vec4 v0000000000b2f320_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000000000b30f40_0, 0;
    %load/vec4 v0000000000b2f320_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000000000b30b80_0, 0;
    %load/vec4 v0000000000a28aa0_0;
    %assign/vec4 v0000000000b2f6e0_0, 0;
    %load/vec4 v0000000000a29180_0;
    %assign/vec4 v0000000000b30fe0_0, 0;
    %load/vec4 v0000000000bd6e90_0;
    %assign/vec4 v0000000000bd7ed0_0, 0;
    %load/vec4 v0000000000bd7110_0;
    %assign/vec4 v0000000000bd68f0_0, 0;
    %load/vec4 v0000000000bd7930_0;
    %assign/vec4 v0000000000bd7390_0, 0;
    %load/vec4 v0000000000b2f280_0;
    %assign/vec4 v0000000000b305e0_0, 0;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000b31080_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000000b307c0_0, 0;
    %load/vec4 v0000000000b2f640_0;
    %assign/vec4 v0000000000b30ae0_0, 0;
    %jmp T_40;
    .thread T_40;
    .scope S_00000000009bf420;
T_41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bda0c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd91c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd9580_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd96c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd9120_0, 0, 32;
    %end;
    .thread T_41;
    .scope S_00000000009bf420;
T_42 ;
    %wait E_0000000000b58a10;
    %load/vec4 v0000000000bd8e00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_42.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_42.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_42.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_42.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_42.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_42.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_42.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_42.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_42.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_42.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_42.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_42.15, 6;
    %jmp T_42.16;
T_42.0 ;
    %load/vec4 v0000000000bd8a40_0;
    %pad/u 33;
    %load/vec4 v0000000000bd9440_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000bd89a0_0, 0, 33;
    %jmp T_42.16;
T_42.1 ;
    %load/vec4 v0000000000bd8a40_0;
    %pad/u 33;
    %load/vec4 v0000000000bd9440_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000bd89a0_0, 0, 33;
    %jmp T_42.16;
T_42.2 ;
    %load/vec4 v0000000000bd8a40_0;
    %pad/u 33;
    %load/vec4 v0000000000bd9440_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bd89a0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bd9120_0, 0, 32;
    %jmp T_42.16;
T_42.3 ;
    %load/vec4 v0000000000bd9440_0;
    %pad/u 33;
    %load/vec4 v0000000000bd8a40_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bd89a0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000bd9120_0, 0, 32;
    %jmp T_42.16;
T_42.4 ;
    %load/vec4 v0000000000bd8a40_0;
    %pad/u 33;
    %load/vec4 v0000000000bd9440_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bd89a0_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000bd9120_0, 0, 32;
    %jmp T_42.16;
T_42.5 ;
    %load/vec4 v0000000000bd8a40_0;
    %pad/u 33;
    %load/vec4 v0000000000bd9440_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000bd8ae0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bd89a0_0, 0, 33;
    %jmp T_42.16;
T_42.6 ;
    %load/vec4 v0000000000bd8a40_0;
    %pad/u 33;
    %load/vec4 v0000000000bd9440_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000bd8ae0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000bd89a0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bd9120_0, 0, 32;
    %jmp T_42.16;
T_42.7 ;
    %load/vec4 v0000000000bd9440_0;
    %pad/u 33;
    %load/vec4 v0000000000bd8a40_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000bd8ae0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000bd89a0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000bd9120_0, 0, 32;
    %jmp T_42.16;
T_42.8 ;
    %load/vec4 v0000000000bd8a40_0;
    %pad/u 33;
    %load/vec4 v0000000000bd9440_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000bd89a0_0, 0, 33;
    %jmp T_42.16;
T_42.9 ;
    %load/vec4 v0000000000bd8a40_0;
    %pad/u 33;
    %load/vec4 v0000000000bd9440_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000bd89a0_0, 0, 33;
    %jmp T_42.16;
T_42.10 ;
    %load/vec4 v0000000000bd8a40_0;
    %pad/u 33;
    %load/vec4 v0000000000bd9440_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bd89a0_0, 0, 33;
    %jmp T_42.16;
T_42.11 ;
    %load/vec4 v0000000000bd8a40_0;
    %pad/u 33;
    %load/vec4 v0000000000bd9440_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bd89a0_0, 0, 33;
    %jmp T_42.16;
T_42.12 ;
    %load/vec4 v0000000000bd8a40_0;
    %pad/u 33;
    %load/vec4 v0000000000bd9440_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000bd89a0_0, 0, 33;
    %jmp T_42.16;
T_42.13 ;
    %load/vec4 v0000000000bd9440_0;
    %pad/u 33;
    %store/vec4 v0000000000bd89a0_0, 0, 33;
    %jmp T_42.16;
T_42.14 ;
    %load/vec4 v0000000000bd8a40_0;
    %pad/u 33;
    %load/vec4 v0000000000bd9440_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000bd89a0_0, 0, 33;
    %jmp T_42.16;
T_42.15 ;
    %load/vec4 v0000000000bd9440_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000bd89a0_0, 0, 33;
    %jmp T_42.16;
T_42.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000bd89a0_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_42.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_42.18, 8;
T_42.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_42.18, 8;
 ; End of false expr.
    %blend;
T_42.18;
    %store/vec4 v0000000000bd91c0_0, 0, 32;
    %load/vec4 v0000000000bd89a0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_42.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_42.20, 8;
T_42.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_42.20, 8;
 ; End of false expr.
    %blend;
T_42.20;
    %store/vec4 v0000000000bda0c0_0, 0, 32;
    %load/vec4 v0000000000bd89a0_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000bd9580_0, 0, 32;
    %load/vec4 v0000000000bd9120_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_42.21, 4;
    %load/vec4 v0000000000bd8a40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd9440_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_42.23, 4;
    %load/vec4 v0000000000bd89a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd9440_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_42.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bd96c0_0, 0, 32;
    %jmp T_42.26;
T_42.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd96c0_0, 0, 32;
T_42.26 ;
    %jmp T_42.24;
T_42.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd96c0_0, 0, 32;
T_42.24 ;
T_42.21 ;
    %load/vec4 v0000000000bd9120_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_42.27, 4;
    %load/vec4 v0000000000bd9440_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd8a40_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_42.29, 4;
    %load/vec4 v0000000000bd89a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd8a40_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_42.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bd96c0_0, 0, 32;
    %jmp T_42.32;
T_42.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd96c0_0, 0, 32;
T_42.32 ;
    %jmp T_42.30;
T_42.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd96c0_0, 0, 32;
T_42.30 ;
T_42.27 ;
    %load/vec4 v0000000000bd9120_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_42.33, 4;
    %load/vec4 v0000000000bd8a40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd9440_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_42.35, 4;
    %load/vec4 v0000000000bd8a40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd89a0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_42.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bd96c0_0, 0, 32;
    %jmp T_42.38;
T_42.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd96c0_0, 0, 32;
T_42.38 ;
    %jmp T_42.36;
T_42.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd96c0_0, 0, 32;
T_42.36 ;
T_42.33 ;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0000000000be7630;
T_43 ;
    %wait E_0000000000b59110;
    %load/vec4 v0000000000be8fc0_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000bea820_0, 0, 3;
    %load/vec4 v0000000000be8fc0_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000be91a0_0, 0, 2;
    %load/vec4 v0000000000bea820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %jmp T_43.4;
T_43.0 ;
    %load/vec4 v0000000000bea000_0;
    %store/vec4 v0000000000be8840_0, 0, 32;
    %load/vec4 v0000000000be8fc0_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0000000000bea280_0, 0, 32;
    %load/vec4 v0000000000bea0a0_0;
    %store/vec4 v0000000000be9ba0_0, 0, 1;
    %load/vec4 v0000000000be91a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_43.8, 6;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bea6e0_0, 0, 32;
T_43.10 ;
    %load/vec4 v0000000000bea6e0_0;
    %load/vec4 v0000000000bea280_0;
    %cmp/s;
    %jmp/0xz T_43.11, 5;
    %load/vec4 v0000000000be8840_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000be9ba0_0, 0, 1;
    %load/vec4 v0000000000be8840_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000be8840_0, 0, 32;
    %load/vec4 v0000000000bea6e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bea6e0_0, 0, 32;
    %jmp T_43.10;
T_43.11 ;
    %load/vec4 v0000000000be9ba0_0;
    %store/vec4 v0000000000bea0a0_0, 0, 1;
    %load/vec4 v0000000000be8840_0;
    %store/vec4 v0000000000be9380_0, 0, 32;
    %jmp T_43.9;
T_43.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bea6e0_0, 0, 32;
T_43.12 ;
    %load/vec4 v0000000000bea6e0_0;
    %load/vec4 v0000000000bea280_0;
    %cmp/s;
    %jmp/0xz T_43.13, 5;
    %load/vec4 v0000000000be8840_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000be9ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000be8840_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000be8840_0, 0, 32;
    %load/vec4 v0000000000bea6e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bea6e0_0, 0, 32;
    %jmp T_43.12;
T_43.13 ;
    %load/vec4 v0000000000be9ba0_0;
    %store/vec4 v0000000000bea0a0_0, 0, 1;
    %load/vec4 v0000000000be8840_0;
    %store/vec4 v0000000000be9380_0, 0, 32;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0000000000bea000_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bea500_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bea6e0_0, 0, 32;
T_43.14 ;
    %load/vec4 v0000000000bea6e0_0;
    %load/vec4 v0000000000bea280_0;
    %cmp/s;
    %jmp/0xz T_43.15, 5;
    %load/vec4 v0000000000be8840_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000be9ba0_0, 0, 1;
    %load/vec4 v0000000000bea500_0;
    %load/vec4 v0000000000be8840_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000be8840_0, 0, 32;
    %load/vec4 v0000000000bea6e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bea6e0_0, 0, 32;
    %jmp T_43.14;
T_43.15 ;
    %load/vec4 v0000000000be9ba0_0;
    %store/vec4 v0000000000bea0a0_0, 0, 1;
    %load/vec4 v0000000000be8840_0;
    %store/vec4 v0000000000be9380_0, 0, 32;
    %jmp T_43.9;
T_43.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bea6e0_0, 0, 32;
T_43.16 ;
    %load/vec4 v0000000000bea6e0_0;
    %load/vec4 v0000000000bea280_0;
    %cmp/s;
    %jmp/0xz T_43.17, 5;
    %load/vec4 v0000000000be8840_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000be9ba0_0, 0, 1;
    %load/vec4 v0000000000be8840_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000be8840_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000be8840_0, 0, 32;
    %load/vec4 v0000000000bea6e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bea6e0_0, 0, 32;
    %jmp T_43.16;
T_43.17 ;
    %load/vec4 v0000000000be9ba0_0;
    %store/vec4 v0000000000bea0a0_0, 0, 1;
    %load/vec4 v0000000000be8840_0;
    %store/vec4 v0000000000be9380_0, 0, 32;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43.4;
T_43.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000000be8fc0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000be8840_0, 0, 32;
    %load/vec4 v0000000000be8fc0_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0000000000bea280_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bea6e0_0, 0, 32;
T_43.18 ;
    %load/vec4 v0000000000bea6e0_0;
    %load/vec4 v0000000000bea280_0;
    %cmp/s;
    %jmp/0xz T_43.19, 5;
    %load/vec4 v0000000000be8840_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000be8840_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000be8840_0, 0, 32;
    %load/vec4 v0000000000bea6e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bea6e0_0, 0, 32;
    %jmp T_43.18;
T_43.19 ;
    %load/vec4 v0000000000be8840_0;
    %store/vec4 v0000000000be9380_0, 0, 32;
    %jmp T_43.4;
T_43.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000be8fc0_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000be9380_0, 0, 32;
    %jmp T_43.4;
T_43.3 ;
    %load/vec4 v0000000000be8fc0_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_43.20, 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000be8fc0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000be9380_0, 0, 32;
    %jmp T_43.21;
T_43.20 ;
    %load/vec4 v0000000000be8fc0_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000be9600_0, 0, 2;
    %load/vec4 v0000000000be9600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_43.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_43.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_43.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_43.25, 6;
    %jmp T_43.26;
T_43.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bea6e0_0, 0, 32;
T_43.27 ;
    %load/vec4 v0000000000bea6e0_0;
    %load/vec4 v0000000000bea280_0;
    %cmp/s;
    %jmp/0xz T_43.28, 5;
    %load/vec4 v0000000000be8840_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000be9ba0_0, 0, 1;
    %load/vec4 v0000000000be8840_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000be8840_0, 0, 32;
    %load/vec4 v0000000000bea6e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bea6e0_0, 0, 32;
    %jmp T_43.27;
T_43.28 ;
    %load/vec4 v0000000000be9ba0_0;
    %store/vec4 v0000000000bea0a0_0, 0, 1;
    %load/vec4 v0000000000be8840_0;
    %store/vec4 v0000000000be9380_0, 0, 32;
    %jmp T_43.26;
T_43.23 ;
    %load/vec4 v0000000000bea280_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.29, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be8840_0, 0, 32;
    %jmp T_43.30;
T_43.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bea6e0_0, 0, 32;
T_43.31 ;
    %load/vec4 v0000000000bea6e0_0;
    %load/vec4 v0000000000bea280_0;
    %cmp/s;
    %jmp/0xz T_43.32, 5;
    %load/vec4 v0000000000be8840_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000be9ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000be8840_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000be8840_0, 0, 32;
    %load/vec4 v0000000000bea6e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bea6e0_0, 0, 32;
    %jmp T_43.31;
T_43.32 ;
T_43.30 ;
    %load/vec4 v0000000000be9ba0_0;
    %store/vec4 v0000000000bea0a0_0, 0, 1;
    %load/vec4 v0000000000be8840_0;
    %store/vec4 v0000000000be9380_0, 0, 32;
    %jmp T_43.26;
T_43.24 ;
    %load/vec4 v0000000000bea280_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.33, 4;
    %load/vec4 v0000000000be8840_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.35, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000be8840_0, 0, 32;
    %jmp T_43.36;
T_43.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be8840_0, 0, 32;
T_43.36 ;
    %jmp T_43.34;
T_43.33 ;
    %load/vec4 v0000000000bea000_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bea500_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bea6e0_0, 0, 32;
T_43.37 ;
    %load/vec4 v0000000000bea6e0_0;
    %load/vec4 v0000000000bea280_0;
    %cmp/s;
    %jmp/0xz T_43.38, 5;
    %load/vec4 v0000000000be8840_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000be9ba0_0, 0, 1;
    %load/vec4 v0000000000bea500_0;
    %load/vec4 v0000000000be8840_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000be8840_0, 0, 32;
    %load/vec4 v0000000000bea6e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bea6e0_0, 0, 32;
    %jmp T_43.37;
T_43.38 ;
T_43.34 ;
    %load/vec4 v0000000000be9ba0_0;
    %store/vec4 v0000000000bea0a0_0, 0, 1;
    %load/vec4 v0000000000be8840_0;
    %store/vec4 v0000000000be9380_0, 0, 32;
    %jmp T_43.26;
T_43.25 ;
    %load/vec4 v0000000000bea280_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.39, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bea6e0_0, 0, 32;
T_43.41 ;
    %load/vec4 v0000000000bea6e0_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_43.42, 5;
    %load/vec4 v0000000000be8840_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000be9ba0_0, 0, 1;
    %load/vec4 v0000000000be8840_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000be99c0_0, 0, 32;
    %load/vec4 v0000000000bea6e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bea6e0_0, 0, 32;
    %jmp T_43.41;
T_43.42 ;
    %load/vec4 v0000000000be99c0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000be9ba0_0, 0, 1;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000be8fc0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000be87a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bea6e0_0, 0, 32;
T_43.43 ;
    %load/vec4 v0000000000bea6e0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_43.44, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000be87a0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bea320_0, 0, 32;
    %load/vec4 v0000000000bea6e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bea6e0_0, 0, 32;
    %jmp T_43.43;
T_43.44 ;
    %load/vec4 v0000000000bea320_0;
    %store/vec4 v0000000000be92e0_0, 0, 32;
    %load/vec4 v0000000000be9ba0_0;
    %load/vec4 v0000000000be92e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
    %pad/u 32;
    %store/vec4 v0000000000be8840_0, 0, 32;
    %jmp T_43.40;
T_43.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bea6e0_0, 0, 32;
T_43.45 ;
    %load/vec4 v0000000000bea6e0_0;
    %load/vec4 v0000000000bea280_0;
    %cmp/s;
    %jmp/0xz T_43.46, 5;
    %load/vec4 v0000000000be8840_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000be9ba0_0, 0, 1;
    %load/vec4 v0000000000be8840_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000be8840_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000be8840_0, 0, 32;
    %load/vec4 v0000000000bea6e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bea6e0_0, 0, 32;
    %jmp T_43.45;
T_43.46 ;
T_43.40 ;
    %load/vec4 v0000000000be9ba0_0;
    %store/vec4 v0000000000bea0a0_0, 0, 1;
    %load/vec4 v0000000000be8840_0;
    %store/vec4 v0000000000be9380_0, 0, 32;
    %jmp T_43.26;
T_43.26 ;
    %pop/vec4 1;
T_43.21 ;
    %jmp T_43.4;
T_43.4 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0000000000b839a0;
T_44 ;
    %wait E_0000000000b58190;
    %load/vec4 v0000000000bda5f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_44.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_44.1, 6;
    %jmp T_44.2;
T_44.0 ;
    %load/vec4 v0000000000bda4b0_0;
    %store/vec4 v0000000000bdb770_0, 0, 32;
    %jmp T_44.2;
T_44.1 ;
    %load/vec4 v0000000000bdacd0_0;
    %store/vec4 v0000000000bdb770_0, 0, 32;
    %jmp T_44.2;
T_44.2 ;
    %pop/vec4 1;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_00000000009bd340;
T_45 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b3b350_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b3b3f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b39e10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b39af0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b397d0_0, 0, 1;
    %end;
    .thread T_45;
    .scope S_00000000009bd340;
T_46 ;
    %wait E_0000000000b57410;
    %load/vec4 v0000000000b3b2b0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %assign/vec4 v0000000000b3b350_0, 0;
    %load/vec4 v0000000000b3b2b0_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %assign/vec4 v0000000000b3b3f0_0, 0;
    %load/vec4 v0000000000b3b2b0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %assign/vec4 v0000000000b39e10_0, 0;
    %load/vec4 v0000000000b3b2b0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %assign/vec4 v0000000000b39af0_0, 0;
    %load/vec4 v0000000000b3a450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_46.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_46.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_46.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_46.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_46.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_46.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_46.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_46.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_46.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_46.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_46.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_46.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_46.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_46.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_46.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_46.15, 6;
    %jmp T_46.16;
T_46.0 ;
    %load/vec4 v0000000000b3b3f0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_46.17, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b397d0_0, 0;
    %jmp T_46.18;
T_46.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b397d0_0, 0;
T_46.18 ;
    %jmp T_46.16;
T_46.1 ;
    %load/vec4 v0000000000b3b3f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_46.19, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b397d0_0, 0;
    %jmp T_46.20;
T_46.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b397d0_0, 0;
T_46.20 ;
    %jmp T_46.16;
T_46.2 ;
    %load/vec4 v0000000000b39e10_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_46.21, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b397d0_0, 0;
    %jmp T_46.22;
T_46.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b397d0_0, 0;
T_46.22 ;
    %jmp T_46.16;
T_46.3 ;
    %load/vec4 v0000000000b39e10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_46.23, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b397d0_0, 0;
    %jmp T_46.24;
T_46.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b397d0_0, 0;
T_46.24 ;
    %jmp T_46.16;
T_46.4 ;
    %load/vec4 v0000000000b3b350_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_46.25, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b397d0_0, 0;
    %jmp T_46.26;
T_46.25 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b397d0_0, 0;
T_46.26 ;
    %jmp T_46.16;
T_46.5 ;
    %load/vec4 v0000000000b3b350_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_46.27, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b397d0_0, 0;
    %jmp T_46.28;
T_46.27 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b397d0_0, 0;
T_46.28 ;
    %jmp T_46.16;
T_46.6 ;
    %load/vec4 v0000000000b39af0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_46.29, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b397d0_0, 0;
    %jmp T_46.30;
T_46.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b397d0_0, 0;
T_46.30 ;
    %jmp T_46.16;
T_46.7 ;
    %load/vec4 v0000000000b39af0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_46.31, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b397d0_0, 0;
    %jmp T_46.32;
T_46.31 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b397d0_0, 0;
T_46.32 ;
    %jmp T_46.16;
T_46.8 ;
    %load/vec4 v0000000000b39e10_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000b3b3f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b397d0_0, 0;
    %jmp T_46.34;
T_46.33 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b397d0_0, 0;
T_46.34 ;
    %jmp T_46.16;
T_46.9 ;
    %load/vec4 v0000000000b39e10_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b3b3f0_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_46.35, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b397d0_0, 0;
    %jmp T_46.36;
T_46.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b397d0_0, 0;
T_46.36 ;
    %jmp T_46.16;
T_46.10 ;
    %load/vec4 v0000000000b39af0_0;
    %load/vec4 v0000000000b3b350_0;
    %cmp/e;
    %jmp/0xz  T_46.37, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b397d0_0, 0;
    %jmp T_46.38;
T_46.37 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b397d0_0, 0;
T_46.38 ;
    %jmp T_46.16;
T_46.11 ;
    %load/vec4 v0000000000b39af0_0;
    %load/vec4 v0000000000b3b350_0;
    %cmp/ne;
    %jmp/0xz  T_46.39, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b397d0_0, 0;
    %jmp T_46.40;
T_46.39 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b397d0_0, 0;
T_46.40 ;
    %jmp T_46.16;
T_46.12 ;
    %load/vec4 v0000000000b3b3f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b3b350_0;
    %load/vec4 v0000000000b39af0_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_46.41, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b397d0_0, 0;
    %jmp T_46.42;
T_46.41 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b397d0_0, 0;
T_46.42 ;
    %jmp T_46.16;
T_46.13 ;
    %load/vec4 v0000000000b3b3f0_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b3b350_0;
    %load/vec4 v0000000000b39af0_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_46.43, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b397d0_0, 0;
    %jmp T_46.44;
T_46.43 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b397d0_0, 0;
T_46.44 ;
    %jmp T_46.16;
T_46.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b397d0_0, 0;
    %jmp T_46.16;
T_46.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b397d0_0, 0;
    %jmp T_46.16;
T_46.16 ;
    %pop/vec4 1;
    %jmp T_46;
    .thread T_46;
    .scope S_00000000009bd4d0;
T_47 ;
    %wait E_0000000000b58690;
    %load/vec4 v0000000000b3a950_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000b3a590_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b3a810_0, 0, 1;
    %jmp T_47.1;
T_47.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b3a810_0, 0, 1;
T_47.1 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_00000000009bfbc0;
T_48 ;
    %wait E_0000000000b57410;
    %load/vec4 v0000000000b3a8b0_0;
    %assign/vec4 v0000000000b3ab30_0, 0;
    %load/vec4 v0000000000b302c0_0;
    %assign/vec4 v0000000000b399b0_0, 0;
    %load/vec4 v0000000000b3a9f0_0;
    %assign/vec4 v0000000000b39ff0_0, 0;
    %load/vec4 v0000000000b3abd0_0;
    %assign/vec4 v0000000000b39c30_0, 0;
    %load/vec4 v0000000000b39550_0;
    %assign/vec4 v0000000000b39b90_0, 0;
    %load/vec4 v0000000000b39730_0;
    %assign/vec4 v0000000000b39d70_0, 0;
    %load/vec4 v0000000000b3aa90_0;
    %assign/vec4 v0000000000b39eb0_0, 0;
    %jmp T_48;
    .thread T_48;
    .scope S_0000000000a12de0;
T_49 ;
    %wait E_0000000000b58810;
    %load/vec4 v0000000000bdb950_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/z;
    %jmp/1 T_49.0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/z;
    %jmp/1 T_49.1, 4;
    %jmp T_49.2;
T_49.0 ;
    %load/vec4 v0000000000bdba90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.3, 8;
    %load/vec4 v0000000000bdc2b0_0;
    %pad/u 8;
    %ix/getv 4, v0000000000bdb130_0;
    %store/vec4a v0000000000bdbdb0, 4, 0;
    %jmp T_49.4;
T_49.3 ;
    %ix/getv 4, v0000000000bdb130_0;
    %load/vec4a v0000000000bdbdb0, 4;
    %pad/u 32;
    %store/vec4 v0000000000bdb4f0_0, 0, 32;
T_49.4 ;
    %jmp T_49.2;
T_49.1 ;
    %load/vec4 v0000000000bdba90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.5, 8;
    %load/vec4 v0000000000bdc2b0_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000000bdb130_0;
    %store/vec4a v0000000000bdbdb0, 4, 0;
    %load/vec4 v0000000000bdc2b0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000000bdb130_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000bdbdb0, 4, 0;
    %load/vec4 v0000000000bdc2b0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000bdb130_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000bdbdb0, 4, 0;
    %load/vec4 v0000000000bdc2b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000bdb130_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000bdbdb0, 4, 0;
    %jmp T_49.6;
T_49.5 ;
    %load/vec4 v0000000000bdb130_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bdbdb0, 4;
    %load/vec4 v0000000000bdb130_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bdbdb0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bdb130_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bdbdb0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bdb130_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bdbdb0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bdb4f0_0, 0, 32;
T_49.6 ;
    %jmp T_49.2;
T_49.2 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0000000000b84490;
T_50 ;
    %wait E_0000000000b57e90;
    %load/vec4 v0000000000bdaf50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_50.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_50.1, 6;
    %jmp T_50.2;
T_50.0 ;
    %load/vec4 v0000000000bdad70_0;
    %store/vec4 v0000000000bdaeb0_0, 0, 32;
    %jmp T_50.2;
T_50.1 ;
    %load/vec4 v0000000000bdae10_0;
    %store/vec4 v0000000000bdaeb0_0, 0, 32;
    %jmp T_50.2;
T_50.2 ;
    %pop/vec4 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_00000000009f5bc0;
T_51 ;
    %wait E_0000000000b57410;
    %load/vec4 v0000000000bd6850_0;
    %assign/vec4 v0000000000bd7890_0, 0;
    %load/vec4 v0000000000bd6b70_0;
    %assign/vec4 v0000000000bd6a30_0, 0;
    %load/vec4 v0000000000bd79d0_0;
    %assign/vec4 v0000000000bd6990_0, 0;
    %load/vec4 v0000000000bd7430_0;
    %assign/vec4 v0000000000bd7d90_0, 0;
    %load/vec4 v0000000000bd7a70_0;
    %assign/vec4 v0000000000bd6cb0_0, 0;
    %jmp T_51;
    .thread T_51;
    .scope S_0000000000b83fe0;
T_52 ;
    %wait E_0000000000b58010;
    %load/vec4 v0000000000bdcec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_52.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_52.1, 6;
    %jmp T_52.2;
T_52.0 ;
    %load/vec4 v0000000000bdaff0_0;
    %store/vec4 v0000000000bdd1e0_0, 0, 32;
    %jmp T_52.2;
T_52.1 ;
    %load/vec4 v0000000000bddf00_0;
    %store/vec4 v0000000000bdd1e0_0, 0, 32;
    %jmp T_52.2;
T_52.2 ;
    %pop/vec4 1;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0000000000a12f70;
T_53 ;
    %wait E_0000000000b58c50;
    %load/vec4 v0000000000bdbef0_0;
    %load/vec4 v0000000000bdbbd0_0;
    %load/vec4 v0000000000bda690_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bdb270_0;
    %load/vec4 v0000000000bda690_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bdaa50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bdbd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bdac30_0, 0, 1;
    %jmp T_53.1;
T_53.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bdaa50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bdbd10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bdac30_0, 0, 1;
T_53.1 ;
    %load/vec4 v0000000000bdb8b0_0;
    %load/vec4 v0000000000bdbbd0_0;
    %load/vec4 v0000000000bda690_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bdb270_0;
    %load/vec4 v0000000000bda690_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000bdbe50_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000bdb9f0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000bdb090_0, 0, 2;
    %jmp T_53.3;
T_53.2 ;
    %load/vec4 v0000000000bdbc70_0;
    %load/vec4 v0000000000bdbbd0_0;
    %load/vec4 v0000000000bdb590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bdb270_0;
    %load/vec4 v0000000000bdb590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000bdbe50_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000bdb9f0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000bdb090_0, 0, 2;
    %jmp T_53.5;
T_53.4 ;
    %load/vec4 v0000000000bdb310_0;
    %load/vec4 v0000000000bdbbd0_0;
    %load/vec4 v0000000000bdb1d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bdb270_0;
    %load/vec4 v0000000000bdb1d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.6, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000bdbe50_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000bdb9f0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000bdb090_0, 0, 2;
    %jmp T_53.7;
T_53.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000bdbe50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000bdb9f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000bdb090_0, 0, 2;
T_53.7 ;
T_53.5 ;
T_53.3 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_00000000009bd1b0;
T_54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000beb220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000beb900_0, 0, 1;
    %end;
    .thread T_54;
    .scope S_00000000009bd1b0;
T_55 ;
    %vpi_func 2 88 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000becb70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be88e0_0, 0, 32;
T_55.0 ;
    %vpi_func 2 90 "$feof" 32, v0000000000becb70_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_55.1, 8;
    %vpi_func 2 91 "$fscanf" 32, v0000000000becb70_0, "%b", v0000000000beb4a0_0 {0 0 0};
    %store/vec4 v0000000000beb400_0, 0, 32;
    %load/vec4 v0000000000beb4a0_0;
    %pad/u 8;
    %ix/getv 4, v0000000000be88e0_0;
    %store/vec4a v0000000000bdd5a0, 4, 0;
    %load/vec4 v0000000000be88e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000be88e0_0, 0, 32;
    %jmp T_55.0;
T_55.1 ;
    %vpi_call 2 96 "$fclose", v0000000000becb70_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bec260_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000bec260_0;
    %store/vec4 v0000000000be88e0_0, 0, 32;
    %end;
    .thread T_55;
    .scope S_00000000009bd1b0;
T_56 ;
    %delay 22, 0;
    %vpi_call 2 103 "$finish" {0 0 0};
    %end;
    .thread T_56;
    .scope S_00000000009bd1b0;
T_57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000beb220_0, 0, 1;
    %pushi/vec4 22, 0, 32;
T_57.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_57.1, 5;
    %jmp/1 T_57.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %load/vec4 v0000000000beb220_0;
    %inv;
    %store/vec4 v0000000000beb220_0, 0, 1;
    %jmp T_57.0;
T_57.1 ;
    %pop/vec4 1;
    %end;
    .thread T_57;
    .scope S_00000000009bd1b0;
T_58 ;
    %fork t_1, S_00000000009bd1b0;
    %fork t_2, S_00000000009bd1b0;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000beb900_0, 0, 1;
    %end;
t_2 ;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000beb900_0, 0, 1;
    %end;
    .scope S_00000000009bd1b0;
t_0 ;
    %end;
    .thread T_58;
    .scope S_00000000009bd1b0;
T_59 ;
    %vpi_call 2 123 "$display", "\012\012                  ------------------ID State-------------------          ------------------EX State------------------       --------MEM State------     ------WB State------       -------Instruction-------      --Time--" {0 0 0};
    %vpi_call 2 124 "$display", "         PC    B_instr | shift_imm |   alu  | load | R F | mem_r_w         shift_imm | alu  | load | R F | mem_r_w            load | R F | mem_r_w           load | R F          " {0 0 0};
    %vpi_call 2 125 "$monitor", "%d         %b   |     %b     |  %b  |  %b   |  %b  |  %b                    %b  | %b |   %b  |  %b  | %b                     %b |  %b  | %b                    %b |  %b           %b%d", v0000000000beb180_0, v0000000000be97e0_0, &PV<v0000000000be9a60_0, 6, 1>, &PV<v0000000000be9a60_0, 2, 4>, &PV<v0000000000be9a60_0, 1, 1>, &PV<v0000000000be9a60_0, 0, 1>, v0000000000be8520_0, v0000000000be94c0_0, v0000000000beac80_0, v0000000000bea640_0, v0000000000be8980_0, v0000000000be9740_0, v0000000000be9e20_0, v0000000000be8b60_0, v0000000000be8c00_0, v0000000000bec120_0, v0000000000bec080_0, v0000000000be96a0_0, $time {0 0 0};
    %end;
    .thread T_59;
    .scope S_00000000009bd1b0;
T_60 ;
    %end;
    .thread T_60;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "ppu.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_ALU.v";
    "./register_file/PF1_Nazario_Morales_Victor_rf.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_Sign_Shift_Extender.v";
