Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov 20 18:08:27 2019
| Host         : FPGA-Use running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   295 |
| Unused register locations in slices containing registers |   463 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      2 |            5 |
|      3 |            3 |
|      4 |           19 |
|      5 |            8 |
|      6 |            4 |
|      7 |            1 |
|      8 |          126 |
|      9 |            2 |
|     10 |            3 |
|     11 |            2 |
|     12 |            9 |
|     13 |            3 |
|     14 |            4 |
|     15 |            1 |
|    16+ |          102 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             524 |          164 |
| No           | No                    | Yes                    |             166 |           49 |
| No           | Yes                   | No                     |             865 |          273 |
| Yes          | No                    | No                     |            1395 |          362 |
| Yes          | No                    | Yes                    |             296 |           74 |
| Yes          | Yes                   | No                     |            2515 |          773 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                         Clock Signal                                        |                                                                          Enable Signal                                                                         |                                                           Set/Reset Signal                                                          | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  FPGA_AD_SCLK_IBUF_BUFG                                                                     |                                                                                                                                                                |                                                                                                                                     |                1 |              1 |
|  design_1_i/DAC7631_0/DAC7631_v1_0_S00_AXI_inst/dac_clk                                     | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/DAC_LOAD_i_1_n_0                                                                             |                                                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/ad_time_cnt[0]_i_3_n_0                                                |                1 |              1 |
|  design_1_i/DAC7631_0/DAC7631_v1_0_S00_AXI_inst/dac_clk                                     |                                                                                                                                                                |                                                                                                                                     |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                     |                1 |              2 |
| ~FPGA_AD_SCLK_IBUF_BUFG                                                                     |                                                                                                                                                                |                                                                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                     |                1 |              2 |
|  design_1_i/DAC7631_0/DAC7631_v1_0_S00_AXI_inst/dac_clk                                     | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/DAC_SDO_A_6                                                                                  | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/SR[0]                                                             |                2 |              2 |
| ~design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                |                                                                                                                                     |                3 |              3 |
|  design_1_i/FPGA_PWM_0_RnM/FPGA_PWM_v1_0_S00_AXI_inst/real_clk                              |                                                                                                                                                                |                                                                                                                                     |                2 |              3 |
|  design_1_i/Sensor_0/Sensor_v1_0_S00_AXI_inst/clk_1mhz                                      |                                                                                                                                                                |                                                                                                                                     |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_open_reuse[3]_i_1_n_0                                                  | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_flag_reg                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                      |                1 |              4 |
|  design_1_i/DAC7631_0/DAC7631_v1_0_S00_AXI_inst/dac_clk                                     | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/DAC_SCK_i_1_n_0                                                                              | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/SR[0]                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0 |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0     |                4 |              4 |
|  design_1_i/Sensor_0/Sensor_v1_0_S00_AXI_inst/clk_1mhz                                      | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/DHT11_u1/FSM_sequential_state[3]_i_1_n_0                                                                     | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/DHT11_u1/SR[0]                                                                    |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0 |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_getdata_mode[3]_i_1_n_0                                                | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_flag_reg                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/rst_ps7_0_142M/U0/EXT_LPF/lpf_int                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/p_2_in                                                           | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_rst_n_reg_inv_n_0                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_flag_reg                                    |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_inst/fifo_cnt_reg[4]_1                                                | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/p_0_in                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                              |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_inst/p_2_in                                                           | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_rst_n_reg_inv_n_0                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/slv_reg3[4]_i_1_n_0                                                                                | design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                     |                1 |              5 |
|  design_1_i/FreqMeasure_0/FreqMeasure_v1_0_S00_AXI_inst/bclk                                |                                                                                                                                                                | design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                1 |              5 |
|  FPGA_AD_SCLK_IBUF_BUFG                                                                     | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt[4]_i_2_n_0                                                                | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/R_cnt[4]_i_1_n_0                                     |                1 |              5 |
|  FPGA_AD_SCLK_IBUF_BUFG                                                                     | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/L_cnt[4]_i_2_n_0                                                                | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/L_cnt[4]_i_1_n_0                                     |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/rst_ps7_0_142M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_142M/U0/SEQ/SEQ_COUNTER/clear                                                                                  |                2 |              6 |
|  design_1_i/DAC7631_0/DAC7631_v1_0_S00_AXI_inst/dac_clk                                     | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/cnt_2                                                                                        | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/SR[0]                                                             |                3 |              6 |
|  design_1_i/Sensor_0/Sensor_v1_0_S00_AXI_inst/clk_1mhz                                      | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/DHT11_u1/data_cnt                                                                                            | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/DHT11_u1/SR[0]                                                                    |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/axi_lite_wrddr_0/inst/axi_lite_wrddr_v1_0_M00_AXI_inst/FSM_sequential_mst_exec_state_i_1_n_0                             |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_flag_reg[27]_i_1_n_0                                                   | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_flag_reg                                    |                6 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/p_1_in__0[15]                                                                                        | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg6[2]_i_1_n_0                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/p_1_in__0[23]                                                                                        | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg6[2]_i_1_n_0                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/p_1_in__0[30]                                                                                        | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg6[2]_i_1_n_0                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                         | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/DHT11_u1/SR[0]                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                         | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/DHT11_u1/SR[0]                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                         | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/DHT11_u1/SR[0]                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                          | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/DHT11_u1/SR[0]                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                         | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/DHT11_u1/SR[0]                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                         | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/DHT11_u1/SR[0]                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                         | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/DHT11_u1/SR[0]                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                          | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/DHT11_u1/SR[0]                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                         | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/DHT11_u1/SR[0]                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                         | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/DHT11_u1/SR[0]                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                          | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/DHT11_u1/SR[0]                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                         | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/DHT11_u1/SR[0]                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                         | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/DHT11_u1/SR[0]                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data_reg_reg[30]_0                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                         | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/DHT11_u1/SR[0]                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                          | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/DHT11_u1/SR[0]                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                    | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/DHT11_u1/SR[0]                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                   | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/DHT11_u1/SR[0]                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                   | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/DHT11_u1/SR[0]                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                   | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/DHT11_u1/SR[0]                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                       | design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                       | design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                       | design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                        | design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                       | design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                       | design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                       | design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                        | design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                       | design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                       | design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                       | design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                        | design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                 | design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                 | design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                 | design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                         | design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                         | design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                         | design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                          | design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                    | design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AXI_SIG_CFG_0/inst/AXI_SIG_CFG_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                               | design_1_i/AXI_SIG_CFG_0/inst/AXI_SIG_CFG_v1_0_S00_AXI_inst/inst2/SR[0]                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AXI_SIG_CFG_0/inst/AXI_SIG_CFG_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                               | design_1_i/AXI_SIG_CFG_0/inst/AXI_SIG_CFG_v1_0_S00_AXI_inst/inst2/SR[0]                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AXI_SIG_CFG_0/inst/AXI_SIG_CFG_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                               | design_1_i/AXI_SIG_CFG_0/inst/AXI_SIG_CFG_v1_0_S00_AXI_inst/inst2/SR[0]                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AXI_SIG_CFG_0/inst/AXI_SIG_CFG_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                | design_1_i/AXI_SIG_CFG_0/inst/AXI_SIG_CFG_v1_0_S00_AXI_inst/inst2/SR[0]                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                   | design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AXI_SIG_CFG_0/inst/AXI_SIG_CFG_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                               | design_1_i/AXI_SIG_CFG_0/inst/AXI_SIG_CFG_v1_0_S00_AXI_inst/inst2/SR[0]                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AXI_SIG_CFG_0/inst/AXI_SIG_CFG_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                               | design_1_i/AXI_SIG_CFG_0/inst/AXI_SIG_CFG_v1_0_S00_AXI_inst/inst2/SR[0]                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                   | design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AXI_SIG_CFG_0/inst/AXI_SIG_CFG_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                | design_1_i/AXI_SIG_CFG_0/inst/AXI_SIG_CFG_v1_0_S00_AXI_inst/inst2/SR[0]                                                             |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                   | design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/axi_debug_io_0/inst/axi_debug_io_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                             | design_1_i/axi_debug_io_0/inst/axi_debug_io_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/axi_debug_io_0/inst/axi_debug_io_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                             | design_1_i/axi_debug_io_0/inst/axi_debug_io_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/axi_debug_io_0/inst/axi_debug_io_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                              | design_1_i/axi_debug_io_0/inst/axi_debug_io_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/axi_debug_io_0/inst/axi_debug_io_v1_0_S00_AXI_inst/p_1_in[0]                                                                                        | design_1_i/axi_debug_io_0/inst/axi_debug_io_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/axi_debug_io_0/inst/axi_debug_io_v1_0_S00_AXI_inst/p_1_in[15]                                                                                       | design_1_i/axi_debug_io_0/inst/axi_debug_io_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/axi_debug_io_0/inst/axi_debug_io_v1_0_S00_AXI_inst/p_1_in[23]                                                                                       | design_1_i/axi_debug_io_0/inst/axi_debug_io_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                               | design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                               | design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                               | design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                | design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                               | design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                               | design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                               | design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                | design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                               | design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                               | design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                               | design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                | design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/axi_debug_io_0/inst/axi_debug_io_v1_0_S00_AXI_inst/p_1_in[31]                                                                                       | design_1_i/axi_debug_io_0/inst/axi_debug_io_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                         | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/DHT11_u1/SR[0]                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/axi_debug_io_0/inst/axi_debug_io_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                             | design_1_i/axi_debug_io_0/inst/axi_debug_io_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                 | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg6[2]_i_1_n_0                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/p_1_in[7]                                                                                        | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/p_0_in                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/p_1_in[15]                                                                                       | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/p_0_in                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/p_1_in[23]                                                                                       | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/p_0_in                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/p_1_in[31]                                                                                       | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/p_0_in                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AXI_SIG_CFG_0/inst/AXI_SIG_CFG_v1_0_S00_AXI_inst/p_1_in[7]                                                                                          | design_1_i/AXI_SIG_CFG_0/inst/AXI_SIG_CFG_v1_0_S00_AXI_inst/inst2/SR[0]                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AXI_SIG_CFG_0/inst/AXI_SIG_CFG_v1_0_S00_AXI_inst/p_1_in[15]                                                                                         | design_1_i/AXI_SIG_CFG_0/inst/AXI_SIG_CFG_v1_0_S00_AXI_inst/inst2/SR[0]                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AXI_SIG_CFG_0/inst/AXI_SIG_CFG_v1_0_S00_AXI_inst/p_1_in[23]                                                                                         | design_1_i/AXI_SIG_CFG_0/inst/AXI_SIG_CFG_v1_0_S00_AXI_inst/inst2/SR[0]                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AXI_SIG_CFG_0/inst/AXI_SIG_CFG_v1_0_S00_AXI_inst/p_1_in[31]                                                                                         | design_1_i/AXI_SIG_CFG_0/inst/AXI_SIG_CFG_v1_0_S00_AXI_inst/inst2/SR[0]                                                             |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                       | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/SR[0]                                                             |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                       | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/SR[0]                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                       | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/SR[0]                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                        | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/SR[0]                                                             |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                       | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/SR[0]                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                       | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/SR[0]                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                       | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/SR[0]                                                             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                        | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/SR[0]                                                             |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                       | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/SR[0]                                                             |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                       | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/SR[0]                                                             |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                       | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/SR[0]                                                             |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                        | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/SR[0]                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                       | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/SR[0]                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                       | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/SR[0]                                                             |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                       | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/SR[0]                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                        | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/SR[0]                                                             |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | design_1_i/axi_gpio_0/U0/I_SLAVE_ATTACHMENT/rst                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                 | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg6[2]_i_1_n_0                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                 | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg6[2]_i_1_n_0                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AXI_SIG_CFG_0/inst/AXI_SIG_CFG_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                               | design_1_i/AXI_SIG_CFG_0/inst/AXI_SIG_CFG_v1_0_S00_AXI_inst/inst2/SR[0]                                                             |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                  | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg6[2]_i_1_n_0                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                 | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg6[2]_i_1_n_0                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                 | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg6[2]_i_1_n_0                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                 | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg6[2]_i_1_n_0                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                  | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg6[2]_i_1_n_0                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                 | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg6[2]_i_1_n_0                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                 | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg6[2]_i_1_n_0                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                 | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg6[2]_i_1_n_0                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                  | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg6[2]_i_1_n_0                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                 | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg6[2]_i_1_n_0                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                 | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg6[2]_i_1_n_0                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                 | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg6[2]_i_1_n_0                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                  | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg6[2]_i_1_n_0                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                 | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg6[2]_i_1_n_0                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                 | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg6[2]_i_1_n_0                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                 | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg6[2]_i_1_n_0                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                  | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg6[2]_i_1_n_0                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                 | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg6[2]_i_1_n_0                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                 | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg6[2]_i_1_n_0                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                 | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg6[2]_i_1_n_0                                                       |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                  | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg6[2]_i_1_n_0                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/axi_lite_wrddr_0/inst/axi_lite_wrddr_v1_0_M00_AXI_inst/axi_bready_i_1_n_0                                                |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                  | design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                             |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                             |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/SR[0]                                                             |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/p_1_in__0[2]                                                                                         | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg6[2]_i_1_n_0                                                       |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                     |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_3[0]                      |                                                                                                                                     |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                     |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg6[2]_i_1_n_0                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]       |                                                                                                                                     |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                     |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]       |                                                                                                                                     |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                     |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_3[0]                      |                                                                                                                                     |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                     |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                     |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/DHT11_u1/SR[0]                                                                    |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                     |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                     |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                     |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                     |                4 |             14 |
|  design_1_i/DAC7631_0/DAC7631_v1_0_S00_AXI_inst/dac_clk                                     | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/dataB[15]_i_2_n_0                                                                            | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/dataB[15]_i_1_n_0                                                 |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_d                                                                     | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_d[31]_i_1_n_0                              |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                     |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                     |                3 |             16 |
|  design_1_i/Sensor_0/Sensor_v1_0_S00_AXI_inst/clk_1mhz                                      | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/start                                                                                                        | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/DHT11_u1/SR[0]                                                                    |                3 |             18 |
|  design_1_i/Sensor_0/Sensor_v1_0_S00_AXI_inst/clk_1mhz                                      |                                                                                                                                                                | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/DHT11_u1/SR[0]                                                                    |               11 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                     |                8 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/AXI_SIG_CFG_0/inst/AXI_SIG_CFG_v1_0_S00_AXI_inst/inst2/SR[0]                                                             |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                4 |             21 |
|  design_1_i/DAC7631_0/DAC7631_v1_0_S00_AXI_inst/dac_clk                                     |                                                                                                                                                                | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/SR[0]                                                             |                9 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                              |                8 |             22 |
| ~design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/finish_flag |                                                                                                                                                                | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/p_0_in                                               |                6 |             24 |
|  FPGA_AD_SCLK_IBUF_BUFG                                                                     | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data1                                                                           | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/p_0_in                                               |                5 |             24 |
|  FPGA_AD_SCLK_IBUF_BUFG                                                                     | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/data2                                                                           | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/p_0_in                                               |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                     |               10 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                     |               10 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                     |               12 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                     |                9 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                              |                9 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/testSelf_cnt[0]_i_1_n_0                              |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/delay_cnt1[0]_i_2_n_0                                                           | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/FPGA_LOGIC_LF398_N                                   |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/testNum_cnt[0]_i_2_n_0                                                          | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/testNum_cnt[0]_i_1_n_0                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/delay_cnt                                                                       | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/delay_cnt[0]_i_1_n_0                                 |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/CLK_DIV[27]_i_1_n_0                                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_flag_reg                                    |               13 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_ad_data_num[27]_i_1_n_0                                                | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_flag_reg                                    |               11 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_inst/fifo_cnt_reg[4]_1                                                |                                                                                                                                     |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/TestData[27]_i_1_n_0                                                            |                                                                                                                                     |               11 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/AD_MCLK_CNT                                                                     | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/clear                                                |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/time_base_clk_cnt                                                               | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/time_base_clk_cnt[0]_i_1_n_0                         |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/testData1[27]_i_1_n_0                                                           |                                                                                                                                     |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/waiteTime[27]_i_1_n_0                                                           | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_flag_reg                                    |                9 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/readyDelay[27]_i_1_n_0                                                          | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_flag_reg                                    |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/pulse_delay_us[27]_i_1_n_0                                                      | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_flag_reg                                    |               10 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_time_clk_div[27]_i_1_n_0                                               | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/mcu2fpga_flag_reg                                    |               12 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                    | design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                     |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FreqMeasure_0/FreqMeasure_v1_0_S00_AXI_inst/p_in_p                                                                                                  | design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                     |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/axi_debug_io_0/inst/axi_debug_io_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                  | design_1_i/axi_debug_io_0/inst/axi_debug_io_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                   |               19 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                              | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/DHT11_u1/SR[0]                                                                    |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                            | design_1_i/TAS5111_0/inst/TAS5111_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                             |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                      | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                            | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/DAC7631_V2_u1/SR[0]                                                             |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                  | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/p_0_in                                               |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/axi_lite_wrddr_0/inst/axi_lite_wrddr_v1_0_M00_AXI_inst/data_t                                                                                       | design_1_i/axi_lite_wrddr_0/inst/axi_lite_wrddr_v1_0_M00_AXI_inst/data_t[63]_i_1_n_0                                                |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/axi_lite_wrddr_0/inst/axi_lite_wrddr_v1_0_M00_AXI_inst/wr_addr_buf_t                                                                                | design_1_i/axi_lite_wrddr_0/inst/axi_lite_wrddr_v1_0_M00_AXI_inst/wr_addr_buf_t[63]_i_1_n_0                                         |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                      | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/slv_reg6[2]_i_1_n_0                                                       |               21 |             32 |
| ~design_1_i/AK5394_LF398_0/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/time_base_clk    |                                                                                                                                                                | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/ad_time_cnt[0]_i_3_n_0                                                |                8 |             32 |
|  design_1_i/FPGA_PWM_0_RnM/FPGA_PWM_v1_0_S00_AXI_inst/real_clk                              |                                                                                                                                                                | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt0[0]_i_1_n_0                                                           |                8 |             32 |
|  design_1_i/FPGA_PWM_0_RnM/FPGA_PWM_v1_0_S00_AXI_inst/real_clk                              |                                                                                                                                                                | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt1[0]_i_1_n_0                                                           |                6 |             32 |
|  design_1_i/FPGA_PWM_0_RnM/FPGA_PWM_v1_0_S00_AXI_inst/real_clk                              |                                                                                                                                                                | design_1_i/FPGA_PWM_0_RnM/inst/FPGA_PWM_v1_0_S00_AXI_inst/cnt2[0]_i_1_n_0                                                           |               10 |             32 |
|  design_1_i/Sensor_0/Sensor_v1_0_S00_AXI_inst/done                                          | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/DHT11_u1/E[0]                                                                                                | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/DHT11_u1/SR[0]                                                                    |                8 |             32 |
|  design_1_i/FreqMeasure_0/FreqMeasure_v1_0_S00_AXI_inst/bclk                                |                                                                                                                                                                | design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/mcnt[0]_i_1_n_0                                                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/tcnt[0]_i_1_n_0                                                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                              | design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear                                                                   |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/DAC7631_0/inst/DAC7631_v1_0_S00_AXI_inst/ckl_div_u1/cnt[0]_i_1__0_n_0                                                    |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/clkdiv_u1/cnt[0]_i_1__0_n_0                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/send_axi_addr_buf[63]_i_1_n_0                                                   |                                                                                                                                     |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/fifo_cnt[0]_i_1__0_n_0                                           | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_rst_n_reg_inv_n_0                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_inst/fifo_cnt[0]_i_1_n_0                                              | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_rst_n_reg_inv_n_0                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/pluser_time_valid_data                                                          |                                                                                                                                     |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AXI_SIG_CFG_0/inst/AXI_SIG_CFG_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                    | design_1_i/AXI_SIG_CFG_0/inst/AXI_SIG_CFG_v1_0_S00_AXI_inst/inst2/SR[0]                                                             |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/ad_valid_data                                                                   |                                                                                                                                     |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/bcnt[0]_i_2_n_0                                                                                    | design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/bcnt[0]_i_1_n_0                                                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                     |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                     |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg_0                                                                     |                                                                                                                                     |               11 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                     |                6 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/buf_out[31]_i_1__0_n_0                                           | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_rst_n_reg_inv_n_0                               |                7 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_inst/buf_out[31]_i_1_n_0                                              | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_rst_n_reg_inv_n_0                               |                7 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/axi_gpio_0/U0/I_SLAVE_ATTACHMENT/rst                                                                                     |               11 |             38 |
|  design_1_i/Sensor_0/Sensor_v1_0_S00_AXI_inst/clk_1mhz                                      | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/DHT11_u1/data_buf                                                                                            | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/DHT11_u1/SR[0]                                                                    |                9 |             40 |
|  design_1_i/Sensor_0/Sensor_v1_0_S00_AXI_inst/clk_1mhz                                      | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/DHT11_u1/data[39]_i_1_n_0                                                                                    | design_1_i/Sensor_0/inst/Sensor_v1_0_S00_AXI_inst/DHT11_u1/SR[0]                                                                    |               11 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/axi_debug_io_0/inst/axi_debug_io_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                   |               11 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                     |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                     |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |               17 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                     |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                     |                7 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/p_2_in                                                           |                                                                                                                                     |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_d                                                                     |                                                                                                                                     |               13 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_data_inst/p_2_in                                                           |                                                                                                                                     |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/rst_ps7_0_142M/U0/peripheral_aresetn[0]                                                                                                             |                                                                                                                                     |               15 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]       |                                                                                                                                     |                9 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                     |               12 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                     |               12 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]       |                                                                                                                                     |               11 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                     |                9 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                     |               11 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                     |               11 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                     |               13 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_addr_buf_reg[63]_i_1_n_0                                                     |                                                                                                                                     |               10 |             57 |
| ~design_1_i/FreqMeasure_0/FreqMeasure_v1_0_S00_AXI_inst/p_in_p                              |                                                                                                                                                                | design_1_i/FreqMeasure_0/inst/FreqMeasure_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                     |               19 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/fifo_addr_inst/E[0]                                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/p_0_in                                               |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                            |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/axi_lite_wrddr_0/inst/axi_lite_wrddr_v1_0_M00_AXI_inst/data_t                                                                                       |                                                                                                                                     |               32 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/axi_lite_wrddr_0/inst/axi_lite_wrddr_v1_0_M00_AXI_inst/wr_addr_buf_t                                                                                |                                                                                                                                     |               23 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear                                                                   |               25 |            107 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/tx_flag_i_1_n_0                                                                 | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/p_0_in                                               |               40 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/p_0_in                                               |               51 |            129 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/wr_data_buf_reg                                                                 | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/p_0_in                                               |               60 |            135 |
| ~design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/data_latch                                                                                       | design_1_i/AK5394_LF398_0/inst/AK5394_LF398_v1_0_S00_AXI_inst/AK5394_2QSW_inst/p_0_in                                               |               37 |            149 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                |                                                                                                                                     |              155 |            511 |
+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


