Classic Timing Analyzer report for FPGA2-3
Tue Nov 22 13:35:12 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'CLK1000000'
  8. Clock Hold: 'clk'
  9. Clock Hold: 'CLK1000000'
 10. tco
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                     ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+--------------------+--------------------+------------+------------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From               ; To                 ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+--------------------+--------------------+------------+------------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 28.704 ns                                      ; 5xdec:inst27|inst  ; piz                ; clk        ; --         ; 0            ;
; Clock Setup: 'CLK1000000'    ; N/A                                      ; None          ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst55|inst2 ; 5xdec:inst55|inst  ; CLK1000000 ; CLK1000000 ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst56|inst2 ; 5xdec:inst56|inst  ; clk        ; clk        ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; 5xdec:inst56|inst  ; 5xdec:inst56|inst2 ; clk        ; clk        ; 4            ;
; Clock Hold: 'CLK1000000'     ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; 5xdec:inst55|inst  ; 5xdec:inst55|inst2 ; CLK1000000 ; CLK1000000 ; 3            ;
; Total number of failed paths ;                                          ;               ;                                                ;                    ;                    ;            ;            ; 7            ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+--------------------+--------------------+------------+------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK1000000      ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                           ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst56|inst2 ; 5xdec:inst56|inst  ; clk        ; clk      ; None                        ; None                      ; 0.918 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst56|inst1 ; 5xdec:inst56|inst  ; clk        ; clk      ; None                        ; None                      ; 0.743 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst57|inst2 ; 5xdec:inst57|inst  ; clk        ; clk      ; None                        ; None                      ; 0.917 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst55|inst2 ; 5xdec:inst55|inst  ; clk        ; clk      ; None                        ; None                      ; 0.919 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst57|inst1 ; 5xdec:inst57|inst  ; clk        ; clk      ; None                        ; None                      ; 0.741 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst55|inst1 ; 5xdec:inst55|inst  ; clk        ; clk      ; None                        ; None                      ; 0.741 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst53|inst2 ; 5xdec:inst53|inst  ; clk        ; clk      ; None                        ; None                      ; 0.917 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst47|inst  ; 5xdec:inst47|inst2 ; clk        ; clk      ; None                        ; None                      ; 1.389 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst53|inst1 ; 5xdec:inst53|inst  ; clk        ; clk      ; None                        ; None                      ; 0.738 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst56|inst2 ; 5xdec:inst56|inst1 ; clk        ; clk      ; None                        ; None                      ; 1.219 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst47|inst2 ; 5xdec:inst47|inst  ; clk        ; clk      ; None                        ; None                      ; 1.216 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst54|inst2 ; 5xdec:inst54|inst  ; clk        ; clk      ; None                        ; None                      ; 0.920 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst57|inst2 ; 5xdec:inst57|inst1 ; clk        ; clk      ; None                        ; None                      ; 1.172 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst9|inst2  ; 5xdec:inst9|inst1  ; clk        ; clk      ; None                        ; None                      ; 1.046 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst9|inst   ; 5xdec:inst9|inst2  ; clk        ; clk      ; None                        ; None                      ; 1.042 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst54|inst1 ; 5xdec:inst54|inst  ; clk        ; clk      ; None                        ; None                      ; 0.743 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst9|inst2  ; 5xdec:inst9|inst   ; clk        ; clk      ; None                        ; None                      ; 0.919 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst53|inst2 ; 5xdec:inst53|inst1 ; clk        ; clk      ; None                        ; None                      ; 1.223 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst55|inst2 ; 5xdec:inst55|inst1 ; clk        ; clk      ; None                        ; None                      ; 1.219 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst54|inst2 ; 5xdec:inst54|inst1 ; clk        ; clk      ; None                        ; None                      ; 1.173 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 3xdec:inst41|inst1 ; 3xdec:inst41|inst  ; clk        ; clk      ; None                        ; None                      ; 0.752 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst9|inst1  ; 5xdec:inst9|inst   ; clk        ; clk      ; None                        ; None                      ; 0.738 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 3xdec:inst41|inst  ; 3xdec:inst41|inst1 ; clk        ; clk      ; None                        ; None                      ; 0.737 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 3xdec:inst50|inst1 ; 3xdec:inst50|inst  ; clk        ; clk      ; None                        ; None                      ; 0.754 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 3xdec:inst51|inst1 ; 3xdec:inst51|inst  ; clk        ; clk      ; None                        ; None                      ; 0.752 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst47|inst2 ; 5xdec:inst47|inst1 ; clk        ; clk      ; None                        ; None                      ; 0.745 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 3xdec:inst51|inst  ; 3xdec:inst51|inst1 ; clk        ; clk      ; None                        ; None                      ; 0.742 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 3xdec:inst50|inst  ; 3xdec:inst50|inst1 ; clk        ; clk      ; None                        ; None                      ; 0.741 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst47|inst1 ; 5xdec:inst47|inst  ; clk        ; clk      ; None                        ; None                      ; 0.738 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst27|inst  ; 5xdec:inst27|inst2 ; clk        ; clk      ; None                        ; None                      ; 1.050 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; inst2              ; inst1              ; clk        ; clk      ; None                        ; None                      ; 1.054 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst13|inst4 ; 4xdec:inst13|inst4 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst9|inst2  ; 5xdec:inst9|inst2  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst9|inst1  ; 5xdec:inst9|inst1  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst13|inst  ; 4xdec:inst13|inst  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst12|inst4 ; 4xdec:inst12|inst4 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst12|inst  ; 4xdec:inst12|inst  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst11|inst4 ; 4xdec:inst11|inst4 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst11|inst  ; 4xdec:inst11|inst  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst10|inst4 ; 4xdec:inst10|inst4 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst10|inst  ; 4xdec:inst10|inst  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 3xdec:inst41|inst1 ; 3xdec:inst41|inst1 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst27|inst1 ; 5xdec:inst27|inst  ; clk        ; clk      ; None                        ; None                      ; 0.908 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; inst2              ; inst               ; clk        ; clk      ; None                        ; None                      ; 0.924 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst47|inst2 ; 5xdec:inst47|inst2 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst47|inst1 ; 5xdec:inst47|inst1 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 3xdec:inst50|inst1 ; 3xdec:inst50|inst1 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst56|inst2 ; 5xdec:inst56|inst2 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst56|inst1 ; 5xdec:inst56|inst1 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 3xdec:inst51|inst1 ; 3xdec:inst51|inst1 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst57|inst2 ; 5xdec:inst57|inst2 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst57|inst1 ; 5xdec:inst57|inst1 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 2xdec:inst52|inst  ; 2xdec:inst52|inst  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 3xdec:inst46|inst1 ; 3xdec:inst46|inst  ; clk        ; clk      ; None                        ; None                      ; 0.752 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst27|inst2 ; 5xdec:inst27|inst  ; clk        ; clk      ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst27|inst2 ; 5xdec:inst27|inst1 ; clk        ; clk      ; None                        ; None                      ; 0.749 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 3xdec:inst45|inst1 ; 3xdec:inst45|inst  ; clk        ; clk      ; None                        ; None                      ; 0.746 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 3xdec:inst46|inst  ; 3xdec:inst46|inst1 ; clk        ; clk      ; None                        ; None                      ; 0.737 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 3xdec:inst45|inst  ; 3xdec:inst45|inst1 ; clk        ; clk      ; None                        ; None                      ; 0.736 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; inst1              ; inst               ; clk        ; clk      ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; inst               ; inst2              ; clk        ; clk      ; None                        ; None                      ; 0.747 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst57|inst  ; 5xdec:inst57|inst2 ; clk        ; clk      ; None                        ; None                      ; 1.390 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst40|inst4 ; 4xdec:inst40|inst4 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst40|inst  ; 4xdec:inst40|inst  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst39|inst4 ; 4xdec:inst39|inst4 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst39|inst  ; 4xdec:inst39|inst  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst53|inst2 ; 5xdec:inst53|inst2 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst53|inst1 ; 5xdec:inst53|inst1 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst54|inst2 ; 5xdec:inst54|inst2 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst54|inst1 ; 5xdec:inst54|inst1 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst55|inst2 ; 5xdec:inst55|inst2 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst55|inst1 ; 5xdec:inst55|inst1 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst43|inst4 ; 4xdec:inst43|inst4 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst27|inst1 ; 5xdec:inst27|inst1 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst27|inst2 ; 5xdec:inst27|inst2 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst43|inst  ; 4xdec:inst43|inst  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst44|inst4 ; 4xdec:inst44|inst4 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst44|inst  ; 4xdec:inst44|inst  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst42|inst4 ; 4xdec:inst42|inst4 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst42|inst  ; 4xdec:inst42|inst  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 3xdec:inst46|inst1 ; 3xdec:inst46|inst1 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 3xdec:inst45|inst1 ; 3xdec:inst45|inst1 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; inst1              ; inst1              ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; inst2              ; inst2              ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst54|inst  ; 5xdec:inst54|inst2 ; clk        ; clk      ; None                        ; None                      ; 0.759 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst53|inst  ; 5xdec:inst53|inst2 ; clk        ; clk      ; None                        ; None                      ; 0.740 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst56|inst  ; 5xdec:inst56|inst2 ; clk        ; clk      ; None                        ; None                      ; 0.747 ns                ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK1000000'                                                                                                                                                                                      ;
+-------+------------------------------------------------+--------------------+--------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To                 ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+--------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst55|inst2 ; 5xdec:inst55|inst  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.919 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst56|inst2 ; 5xdec:inst56|inst  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.918 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst56|inst1 ; 5xdec:inst56|inst  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.743 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst55|inst1 ; 5xdec:inst55|inst  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.741 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst57|inst2 ; 5xdec:inst57|inst  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.917 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst57|inst1 ; 5xdec:inst57|inst  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.741 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst53|inst2 ; 5xdec:inst53|inst  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.917 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst53|inst1 ; 5xdec:inst53|inst  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.738 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst54|inst2 ; 5xdec:inst54|inst  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.920 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst47|inst  ; 5xdec:inst47|inst2 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 1.389 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst54|inst1 ; 5xdec:inst54|inst  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.743 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst53|inst2 ; 5xdec:inst53|inst1 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 1.223 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst56|inst2 ; 5xdec:inst56|inst1 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 1.219 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst55|inst2 ; 5xdec:inst55|inst1 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 1.219 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst47|inst2 ; 5xdec:inst47|inst  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 1.216 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst54|inst2 ; 5xdec:inst54|inst1 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 1.173 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst57|inst2 ; 5xdec:inst57|inst1 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 1.172 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst27|inst  ; 5xdec:inst27|inst2 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 1.050 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst9|inst2  ; 5xdec:inst9|inst1  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 1.046 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst9|inst   ; 5xdec:inst9|inst2  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 1.042 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst9|inst2  ; 5xdec:inst9|inst   ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.919 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst27|inst1 ; 5xdec:inst27|inst  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.908 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 3xdec:inst50|inst1 ; 3xdec:inst50|inst  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.754 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 3xdec:inst46|inst1 ; 3xdec:inst46|inst  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.752 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 3xdec:inst41|inst1 ; 3xdec:inst41|inst  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.752 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 3xdec:inst51|inst1 ; 3xdec:inst51|inst  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.752 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst27|inst2 ; 5xdec:inst27|inst  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst27|inst2 ; 5xdec:inst27|inst1 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.749 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 3xdec:inst45|inst1 ; 3xdec:inst45|inst  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.746 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst47|inst2 ; 5xdec:inst47|inst1 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.745 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 3xdec:inst51|inst  ; 3xdec:inst51|inst1 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.742 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 3xdec:inst50|inst  ; 3xdec:inst50|inst1 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.741 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst9|inst1  ; 5xdec:inst9|inst   ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.738 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst47|inst1 ; 5xdec:inst47|inst  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.738 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 3xdec:inst46|inst  ; 3xdec:inst46|inst1 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.737 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 3xdec:inst41|inst  ; 3xdec:inst41|inst1 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.737 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 3xdec:inst45|inst  ; 3xdec:inst45|inst1 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.736 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst43|inst4 ; 4xdec:inst43|inst4 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst27|inst1 ; 5xdec:inst27|inst1 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst27|inst2 ; 5xdec:inst27|inst2 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst43|inst  ; 4xdec:inst43|inst  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst44|inst4 ; 4xdec:inst44|inst4 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst44|inst  ; 4xdec:inst44|inst  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst42|inst4 ; 4xdec:inst42|inst4 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst42|inst  ; 4xdec:inst42|inst  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 3xdec:inst46|inst1 ; 3xdec:inst46|inst1 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 3xdec:inst45|inst1 ; 3xdec:inst45|inst1 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst13|inst4 ; 4xdec:inst13|inst4 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst9|inst2  ; 5xdec:inst9|inst2  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst9|inst1  ; 5xdec:inst9|inst1  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst13|inst  ; 4xdec:inst13|inst  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst12|inst4 ; 4xdec:inst12|inst4 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst12|inst  ; 4xdec:inst12|inst  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst11|inst4 ; 4xdec:inst11|inst4 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst11|inst  ; 4xdec:inst11|inst  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst10|inst4 ; 4xdec:inst10|inst4 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst10|inst  ; 4xdec:inst10|inst  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 3xdec:inst41|inst1 ; 3xdec:inst41|inst1 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst47|inst2 ; 5xdec:inst47|inst2 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst47|inst1 ; 5xdec:inst47|inst1 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 3xdec:inst50|inst1 ; 3xdec:inst50|inst1 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst56|inst2 ; 5xdec:inst56|inst2 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst56|inst1 ; 5xdec:inst56|inst1 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 3xdec:inst51|inst1 ; 3xdec:inst51|inst1 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst57|inst2 ; 5xdec:inst57|inst2 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst57|inst1 ; 5xdec:inst57|inst1 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 2xdec:inst52|inst  ; 2xdec:inst52|inst  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst40|inst4 ; 4xdec:inst40|inst4 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst40|inst  ; 4xdec:inst40|inst  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst39|inst4 ; 4xdec:inst39|inst4 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4xdec:inst39|inst  ; 4xdec:inst39|inst  ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst53|inst2 ; 5xdec:inst53|inst2 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst53|inst1 ; 5xdec:inst53|inst1 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst54|inst2 ; 5xdec:inst54|inst2 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst54|inst1 ; 5xdec:inst54|inst1 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst55|inst2 ; 5xdec:inst55|inst2 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst55|inst1 ; 5xdec:inst55|inst1 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst57|inst  ; 5xdec:inst57|inst2 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 1.390 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst54|inst  ; 5xdec:inst54|inst2 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.759 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 5xdec:inst53|inst  ; 5xdec:inst53|inst2 ; CLK1000000 ; CLK1000000 ; None                        ; None                      ; 0.740 ns                ;
+-------+------------------------------------------------+--------------------+--------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                              ;
+------------------------------------------+-------------------+--------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From              ; To                 ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------+--------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; 5xdec:inst56|inst ; 5xdec:inst56|inst2 ; clk        ; clk      ; None                       ; None                       ; 0.747 ns                 ;
; Not operational: Clock Skew > Data Delay ; 5xdec:inst55|inst ; 5xdec:inst55|inst2 ; clk        ; clk      ; None                       ; None                       ; 0.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; 5xdec:inst53|inst ; 5xdec:inst53|inst2 ; clk        ; clk      ; None                       ; None                       ; 0.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; 5xdec:inst57|inst ; 5xdec:inst57|inst2 ; clk        ; clk      ; None                       ; None                       ; 1.390 ns                 ;
+------------------------------------------+-------------------+--------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK1000000'                                                                                                                                                                         ;
+------------------------------------------+-------------------+--------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From              ; To                 ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------+--------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; 5xdec:inst55|inst ; 5xdec:inst55|inst2 ; CLK1000000 ; CLK1000000 ; None                       ; None                       ; 0.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; 5xdec:inst56|inst ; 5xdec:inst56|inst2 ; CLK1000000 ; CLK1000000 ; None                       ; None                       ; 0.747 ns                 ;
; Not operational: Clock Skew > Data Delay ; 5xdec:inst53|inst ; 5xdec:inst53|inst2 ; CLK1000000 ; CLK1000000 ; None                       ; None                       ; 0.740 ns                 ;
+------------------------------------------+-------------------+--------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------+
; tco                                                                       ;
+-------+--------------+------------+--------------------+-----+------------+
; Slack ; Required tco ; Actual tco ; From               ; To  ; From Clock ;
+-------+--------------+------------+--------------------+-----+------------+
; N/A   ; None         ; 28.704 ns  ; 5xdec:inst27|inst  ; piz ; clk        ;
; N/A   ; None         ; 27.106 ns  ; 5xdec:inst9|inst   ; piz ; clk        ;
; N/A   ; None         ; 26.975 ns  ; 5xdec:inst27|inst  ; piz ; CLK1000000 ;
; N/A   ; None         ; 25.021 ns  ; 5xdec:inst9|inst   ; piz ; CLK1000000 ;
; N/A   ; None         ; 23.780 ns  ; 5xdec:inst47|inst  ; piz ; clk        ;
; N/A   ; None         ; 22.146 ns  ; 5xdec:inst47|inst  ; piz ; CLK1000000 ;
; N/A   ; None         ; 21.735 ns  ; 4xdec:inst40|inst4 ; piz ; clk        ;
; N/A   ; None         ; 20.018 ns  ; 4xdec:inst40|inst4 ; piz ; CLK1000000 ;
+-------+--------------+------------+--------------------+-----+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Nov 22 13:35:12 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FPGA2-3 -c FPGA2-3 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "CLK1000000" is an undefined clock
Warning: Found 35 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst22" as buffer
    Info: Detected ripple clock "5xdec:inst55|inst" as buffer
    Info: Detected ripple clock "5xdec:inst54|inst" as buffer
    Info: Detected ripple clock "5xdec:inst53|inst" as buffer
    Info: Detected ripple clock "4xdec:inst39|inst" as buffer
    Info: Detected ripple clock "4xdec:inst39|inst4" as buffer
    Info: Detected ripple clock "4xdec:inst40|inst" as buffer
    Info: Detected gated clock "inst21" as buffer
    Info: Detected ripple clock "2xdec:inst52|inst" as buffer
    Info: Detected ripple clock "3xdec:inst51|inst1" as buffer
    Info: Detected ripple clock "3xdec:inst50|inst1" as buffer
    Info: Detected ripple clock "5xdec:inst57|inst" as buffer
    Info: Detected ripple clock "5xdec:inst56|inst" as buffer
    Info: Detected gated clock "inst23" as buffer
    Info: Detected ripple clock "3xdec:inst41|inst1" as buffer
    Info: Detected ripple clock "4xdec:inst10|inst" as buffer
    Info: Detected ripple clock "4xdec:inst10|inst4" as buffer
    Info: Detected ripple clock "4xdec:inst11|inst" as buffer
    Info: Detected ripple clock "4xdec:inst11|inst4" as buffer
    Info: Detected ripple clock "4xdec:inst12|inst" as buffer
    Info: Detected ripple clock "4xdec:inst12|inst4" as buffer
    Info: Detected ripple clock "4xdec:inst13|inst" as buffer
    Info: Detected ripple clock "4xdec:inst13|inst4" as buffer
    Info: Detected ripple clock "inst" as buffer
    Info: Detected ripple clock "inst2" as buffer
    Info: Detected ripple clock "inst1" as buffer
    Info: Detected gated clock "inst20" as buffer
    Info: Detected ripple clock "3xdec:inst45|inst1" as buffer
    Info: Detected ripple clock "3xdec:inst46|inst1" as buffer
    Info: Detected ripple clock "4xdec:inst42|inst" as buffer
    Info: Detected ripple clock "4xdec:inst42|inst4" as buffer
    Info: Detected ripple clock "4xdec:inst44|inst" as buffer
    Info: Detected ripple clock "4xdec:inst44|inst4" as buffer
    Info: Detected ripple clock "4xdec:inst43|inst" as buffer
    Info: Detected ripple clock "4xdec:inst43|inst4" as buffer
Info: Clock "clk" Internal fmax is restricted to 340.02 MHz between source register "5xdec:inst56|inst2" and destination register "5xdec:inst56|inst"
    Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.918 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y9_N17; Fanout = 3; REG Node = '5xdec:inst56|inst2'
            Info: 2: + IC(0.444 ns) + CELL(0.366 ns) = 0.810 ns; Loc. = LCCOMB_X3_Y9_N22; Fanout = 1; COMB Node = '5xdec:inst56|inst3'
            Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.918 ns; Loc. = LCFF_X3_Y9_N23; Fanout = 2; REG Node = '5xdec:inst56|inst'
            Info: Total cell delay = 0.474 ns ( 51.63 % )
            Info: Total interconnect delay = 0.444 ns ( 48.37 % )
        Info: - Smallest clock skew is -1.716 ns
            Info: + Shortest clock path from clock "clk" to destination register is 13.687 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 3; CLK Node = 'clk'
                Info: 2: + IC(0.862 ns) + CELL(0.970 ns) = 2.982 ns; Loc. = LCFF_X32_Y10_N27; Fanout = 3; REG Node = 'inst'
                Info: 3: + IC(0.768 ns) + CELL(0.206 ns) = 3.956 ns; Loc. = LCCOMB_X33_Y10_N10; Fanout = 1; COMB Node = 'inst21'
                Info: 4: + IC(0.957 ns) + CELL(0.970 ns) = 5.883 ns; Loc. = LCFF_X30_Y10_N21; Fanout = 3; REG Node = '2xdec:inst52|inst'
                Info: 5: + IC(2.524 ns) + CELL(0.970 ns) = 9.377 ns; Loc. = LCFF_X1_Y9_N1; Fanout = 4; REG Node = '3xdec:inst51|inst1'
                Info: 6: + IC(0.397 ns) + CELL(0.970 ns) = 10.744 ns; Loc. = LCFF_X1_Y9_N31; Fanout = 4; REG Node = '3xdec:inst50|inst1'
                Info: 7: + IC(0.615 ns) + CELL(0.970 ns) = 12.329 ns; Loc. = LCFF_X2_Y9_N11; Fanout = 3; REG Node = '5xdec:inst57|inst'
                Info: 8: + IC(0.692 ns) + CELL(0.666 ns) = 13.687 ns; Loc. = LCFF_X3_Y9_N23; Fanout = 2; REG Node = '5xdec:inst56|inst'
                Info: Total cell delay = 6.872 ns ( 50.21 % )
                Info: Total interconnect delay = 6.815 ns ( 49.79 % )
            Info: - Longest clock path from clock "clk" to source register is 15.403 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 3; CLK Node = 'clk'
                Info: 2: + IC(0.862 ns) + CELL(0.970 ns) = 2.982 ns; Loc. = LCFF_X32_Y10_N25; Fanout = 7; REG Node = 'inst2'
                Info: 3: + IC(0.797 ns) + CELL(0.589 ns) = 4.368 ns; Loc. = LCCOMB_X33_Y10_N10; Fanout = 1; COMB Node = 'inst21'
                Info: 4: + IC(0.957 ns) + CELL(0.970 ns) = 6.295 ns; Loc. = LCFF_X30_Y10_N21; Fanout = 3; REG Node = '2xdec:inst52|inst'
                Info: 5: + IC(2.524 ns) + CELL(0.970 ns) = 9.789 ns; Loc. = LCFF_X1_Y9_N1; Fanout = 4; REG Node = '3xdec:inst51|inst1'
                Info: 6: + IC(0.397 ns) + CELL(0.970 ns) = 11.156 ns; Loc. = LCFF_X1_Y9_N31; Fanout = 4; REG Node = '3xdec:inst50|inst1'
                Info: 7: + IC(0.615 ns) + CELL(0.970 ns) = 12.741 ns; Loc. = LCFF_X2_Y9_N11; Fanout = 3; REG Node = '5xdec:inst57|inst'
                Info: 8: + IC(1.126 ns) + CELL(0.000 ns) = 13.867 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = '5xdec:inst57|inst~clkctrl'
                Info: 9: + IC(0.870 ns) + CELL(0.666 ns) = 15.403 ns; Loc. = LCFF_X3_Y9_N17; Fanout = 3; REG Node = '5xdec:inst56|inst2'
                Info: Total cell delay = 7.255 ns ( 47.10 % )
                Info: Total interconnect delay = 8.148 ns ( 52.90 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "CLK1000000" Internal fmax is restricted to 340.02 MHz between source register "5xdec:inst55|inst2" and destination register "5xdec:inst55|inst"
    Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.919 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N25; Fanout = 3; REG Node = '5xdec:inst55|inst2'
            Info: 2: + IC(0.445 ns) + CELL(0.366 ns) = 0.811 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 1; COMB Node = '5xdec:inst55|inst3'
            Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.919 ns; Loc. = LCFF_X33_Y10_N7; Fanout = 3; REG Node = '5xdec:inst55|inst'
            Info: Total cell delay = 0.474 ns ( 51.58 % )
            Info: Total interconnect delay = 0.445 ns ( 48.42 % )
        Info: - Smallest clock skew is -1.304 ns
            Info: + Shortest clock path from clock "CLK1000000" to destination register is 3.323 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 4; CLK Node = 'CLK1000000'
                Info: 2: + IC(0.595 ns) + CELL(0.589 ns) = 2.334 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 2; COMB Node = 'inst22'
                Info: 3: + IC(0.323 ns) + CELL(0.666 ns) = 3.323 ns; Loc. = LCFF_X33_Y10_N7; Fanout = 3; REG Node = '5xdec:inst55|inst'
                Info: Total cell delay = 2.405 ns ( 72.37 % )
                Info: Total interconnect delay = 0.918 ns ( 27.63 % )
            Info: - Longest clock path from clock "CLK1000000" to source register is 4.627 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 4; CLK Node = 'CLK1000000'
                Info: 2: + IC(0.595 ns) + CELL(0.589 ns) = 2.334 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 2; COMB Node = 'inst22'
                Info: 3: + IC(0.747 ns) + CELL(0.000 ns) = 3.081 ns; Loc. = CLKCTRL_G4; Fanout = 2; COMB Node = 'inst22~clkctrl'
                Info: 4: + IC(0.880 ns) + CELL(0.666 ns) = 4.627 ns; Loc. = LCFF_X33_Y10_N25; Fanout = 3; REG Node = '5xdec:inst55|inst2'
                Info: Total cell delay = 2.405 ns ( 51.98 % )
                Info: Total interconnect delay = 2.222 ns ( 48.02 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "5xdec:inst56|inst" and destination pin or register "5xdec:inst56|inst2" for clock "clk" (Hold time is 971 ps)
    Info: + Largest clock skew is 1.716 ns
        Info: + Longest clock path from clock "clk" to destination register is 15.403 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(0.862 ns) + CELL(0.970 ns) = 2.982 ns; Loc. = LCFF_X32_Y10_N25; Fanout = 7; REG Node = 'inst2'
            Info: 3: + IC(0.797 ns) + CELL(0.589 ns) = 4.368 ns; Loc. = LCCOMB_X33_Y10_N10; Fanout = 1; COMB Node = 'inst21'
            Info: 4: + IC(0.957 ns) + CELL(0.970 ns) = 6.295 ns; Loc. = LCFF_X30_Y10_N21; Fanout = 3; REG Node = '2xdec:inst52|inst'
            Info: 5: + IC(2.524 ns) + CELL(0.970 ns) = 9.789 ns; Loc. = LCFF_X1_Y9_N1; Fanout = 4; REG Node = '3xdec:inst51|inst1'
            Info: 6: + IC(0.397 ns) + CELL(0.970 ns) = 11.156 ns; Loc. = LCFF_X1_Y9_N31; Fanout = 4; REG Node = '3xdec:inst50|inst1'
            Info: 7: + IC(0.615 ns) + CELL(0.970 ns) = 12.741 ns; Loc. = LCFF_X2_Y9_N11; Fanout = 3; REG Node = '5xdec:inst57|inst'
            Info: 8: + IC(1.126 ns) + CELL(0.000 ns) = 13.867 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = '5xdec:inst57|inst~clkctrl'
            Info: 9: + IC(0.870 ns) + CELL(0.666 ns) = 15.403 ns; Loc. = LCFF_X3_Y9_N17; Fanout = 3; REG Node = '5xdec:inst56|inst2'
            Info: Total cell delay = 7.255 ns ( 47.10 % )
            Info: Total interconnect delay = 8.148 ns ( 52.90 % )
        Info: - Shortest clock path from clock "clk" to source register is 13.687 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(0.862 ns) + CELL(0.970 ns) = 2.982 ns; Loc. = LCFF_X32_Y10_N27; Fanout = 3; REG Node = 'inst'
            Info: 3: + IC(0.768 ns) + CELL(0.206 ns) = 3.956 ns; Loc. = LCCOMB_X33_Y10_N10; Fanout = 1; COMB Node = 'inst21'
            Info: 4: + IC(0.957 ns) + CELL(0.970 ns) = 5.883 ns; Loc. = LCFF_X30_Y10_N21; Fanout = 3; REG Node = '2xdec:inst52|inst'
            Info: 5: + IC(2.524 ns) + CELL(0.970 ns) = 9.377 ns; Loc. = LCFF_X1_Y9_N1; Fanout = 4; REG Node = '3xdec:inst51|inst1'
            Info: 6: + IC(0.397 ns) + CELL(0.970 ns) = 10.744 ns; Loc. = LCFF_X1_Y9_N31; Fanout = 4; REG Node = '3xdec:inst50|inst1'
            Info: 7: + IC(0.615 ns) + CELL(0.970 ns) = 12.329 ns; Loc. = LCFF_X2_Y9_N11; Fanout = 3; REG Node = '5xdec:inst57|inst'
            Info: 8: + IC(0.692 ns) + CELL(0.666 ns) = 13.687 ns; Loc. = LCFF_X3_Y9_N23; Fanout = 2; REG Node = '5xdec:inst56|inst'
            Info: Total cell delay = 6.872 ns ( 50.21 % )
            Info: Total interconnect delay = 6.815 ns ( 49.79 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.747 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y9_N23; Fanout = 2; REG Node = '5xdec:inst56|inst'
        Info: 2: + IC(0.437 ns) + CELL(0.202 ns) = 0.639 ns; Loc. = LCCOMB_X3_Y9_N16; Fanout = 1; COMB Node = '5xdec:inst56|inst19'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.747 ns; Loc. = LCFF_X3_Y9_N17; Fanout = 3; REG Node = '5xdec:inst56|inst2'
        Info: Total cell delay = 0.310 ns ( 41.50 % )
        Info: Total interconnect delay = 0.437 ns ( 58.50 % )
    Info: + Micro hold delay of destination is 0.306 ns
Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock "CLK1000000" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "5xdec:inst55|inst" and destination pin or register "5xdec:inst55|inst2" for clock "CLK1000000" (Hold time is 561 ps)
    Info: + Largest clock skew is 1.304 ns
        Info: + Longest clock path from clock "CLK1000000" to destination register is 4.627 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 4; CLK Node = 'CLK1000000'
            Info: 2: + IC(0.595 ns) + CELL(0.589 ns) = 2.334 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 2; COMB Node = 'inst22'
            Info: 3: + IC(0.747 ns) + CELL(0.000 ns) = 3.081 ns; Loc. = CLKCTRL_G4; Fanout = 2; COMB Node = 'inst22~clkctrl'
            Info: 4: + IC(0.880 ns) + CELL(0.666 ns) = 4.627 ns; Loc. = LCFF_X33_Y10_N25; Fanout = 3; REG Node = '5xdec:inst55|inst2'
            Info: Total cell delay = 2.405 ns ( 51.98 % )
            Info: Total interconnect delay = 2.222 ns ( 48.02 % )
        Info: - Shortest clock path from clock "CLK1000000" to source register is 3.323 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 4; CLK Node = 'CLK1000000'
            Info: 2: + IC(0.595 ns) + CELL(0.589 ns) = 2.334 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 2; COMB Node = 'inst22'
            Info: 3: + IC(0.323 ns) + CELL(0.666 ns) = 3.323 ns; Loc. = LCFF_X33_Y10_N7; Fanout = 3; REG Node = '5xdec:inst55|inst'
            Info: Total cell delay = 2.405 ns ( 72.37 % )
            Info: Total interconnect delay = 0.918 ns ( 27.63 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.745 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N7; Fanout = 3; REG Node = '5xdec:inst55|inst'
        Info: 2: + IC(0.435 ns) + CELL(0.202 ns) = 0.637 ns; Loc. = LCCOMB_X33_Y10_N24; Fanout = 1; COMB Node = '5xdec:inst55|inst19'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.745 ns; Loc. = LCFF_X33_Y10_N25; Fanout = 3; REG Node = '5xdec:inst55|inst2'
        Info: Total cell delay = 0.310 ns ( 41.61 % )
        Info: Total interconnect delay = 0.435 ns ( 58.39 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tco from clock "clk" to destination pin "piz" through register "5xdec:inst27|inst" is 28.704 ns
    Info: + Longest clock path from clock "clk" to source register is 21.712 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(0.862 ns) + CELL(0.970 ns) = 2.982 ns; Loc. = LCFF_X32_Y10_N31; Fanout = 6; REG Node = 'inst1'
        Info: 3: + IC(0.699 ns) + CELL(0.370 ns) = 4.051 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 2; COMB Node = 'inst20'
        Info: 4: + IC(1.375 ns) + CELL(0.970 ns) = 6.396 ns; Loc. = LCFF_X31_Y14_N13; Fanout = 4; REG Node = '3xdec:inst45|inst1'
        Info: 5: + IC(1.108 ns) + CELL(0.970 ns) = 8.474 ns; Loc. = LCFF_X31_Y17_N19; Fanout = 3; REG Node = '3xdec:inst46|inst1'
        Info: 6: + IC(0.396 ns) + CELL(0.970 ns) = 9.840 ns; Loc. = LCFF_X31_Y17_N31; Fanout = 2; REG Node = '4xdec:inst42|inst'
        Info: 7: + IC(0.603 ns) + CELL(0.970 ns) = 11.413 ns; Loc. = LCFF_X30_Y17_N9; Fanout = 2; REG Node = '4xdec:inst42|inst4'
        Info: 8: + IC(0.386 ns) + CELL(0.970 ns) = 12.769 ns; Loc. = LCFF_X30_Y17_N31; Fanout = 2; REG Node = '4xdec:inst44|inst'
        Info: 9: + IC(0.603 ns) + CELL(0.970 ns) = 14.342 ns; Loc. = LCFF_X29_Y17_N9; Fanout = 2; REG Node = '4xdec:inst44|inst4'
        Info: 10: + IC(0.386 ns) + CELL(0.970 ns) = 15.698 ns; Loc. = LCFF_X29_Y17_N21; Fanout = 2; REG Node = '4xdec:inst43|inst'
        Info: 11: + IC(1.485 ns) + CELL(0.970 ns) = 18.153 ns; Loc. = LCFF_X24_Y13_N15; Fanout = 2; REG Node = '4xdec:inst43|inst4'
        Info: 12: + IC(1.993 ns) + CELL(0.000 ns) = 20.146 ns; Loc. = CLKCTRL_G1; Fanout = 3; COMB Node = '4xdec:inst43|inst4~clkctrl'
        Info: 13: + IC(0.900 ns) + CELL(0.666 ns) = 21.712 ns; Loc. = LCFF_X31_Y8_N25; Fanout = 2; REG Node = '5xdec:inst27|inst'
        Info: Total cell delay = 10.916 ns ( 50.28 % )
        Info: Total interconnect delay = 10.796 ns ( 49.72 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.688 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y8_N25; Fanout = 2; REG Node = '5xdec:inst27|inst'
        Info: 2: + IC(1.407 ns) + CELL(0.624 ns) = 2.031 ns; Loc. = LCCOMB_X31_Y8_N20; Fanout = 1; COMB Node = 'inst33~0'
        Info: 3: + IC(1.361 ns) + CELL(3.296 ns) = 6.688 ns; Loc. = PIN_102; Fanout = 0; PIN Node = 'piz'
        Info: Total cell delay = 3.920 ns ( 58.61 % )
        Info: Total interconnect delay = 2.768 ns ( 41.39 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 188 megabytes
    Info: Processing ended: Tue Nov 22 13:35:12 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


