// Seed: 1094477749
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign {1, id_3, 1, id_3, 1 == 1, 1, id_4, 1} = 1;
endmodule
module module_1 (
    output tri  id_0,
    output wand id_1
);
  wire id_3;
  wire id_4;
  module_0(
      id_3, id_3, id_4, id_3, id_3, id_4, id_3
  );
endmodule
