set ::env(PROJECT_NAME) fpga-cf_port_fifo
set ::env(DESIGN_TOP) port_fifo
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/Communication_Controller/fpga-cf/trunk/hdl/port_fifo
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/Communication_Controller/fpga-cf/trunk/hdl/port_fifo/port_fifo.v
set ::env(CLOCK_COUNT) 2
set ::env(DOMAIN) controller

