@article{DBLP:journals/cee/ShenHZLLX19,
  author    = {Fanfan Shen and
               Yanxiang He and
               Jun Zhang and
               Qingan Li and
               Jianhua Li and
               Chao Xu},
  title     = {Reuse locality aware cache partitioning for last-level cache},
  journal   = {Comput. Electr. Eng.},
  volume    = {74},
  pages     = {319--330},
  year      = {2019},
  url       = {https://doi.org/10.1016/j.compeleceng.2019.01.020},
  doi       = {10.1016/j.compeleceng.2019.01.020},
  timestamp = {Wed, 19 Feb 2020 00:00:00 +0100},
  biburl    = {https://dblp.org/rec/journals/cee/ShenHZLLX19.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@article{DBLP:journals/cluster/ZhangHSLT19,
  author    = {Jun Zhang and
               Yanxiang He and
               Fanfan Shen and
               Qing'an Li and
               Hai Tan},
  title     = {Memory-aware {TLP} throttling and cache bypassing for GPUs},
  journal   = {Cluster Computing},
  volume    = {22},
  number    = {Suppl 1},
  pages     = {871--883},
  year      = {2019},
  url       = {https://doi.org/10.1007/s10586-017-1396-0},
  doi       = {10.1007/s10586-017-1396-0},
  timestamp = {Thu, 15 Aug 2019 01:00:00 +0200},
  biburl    = {https://dblp.org/rec/journals/cluster/ZhangHSLT19.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/date/LiSXYL19,
  author    = {Wei Li and
               Ziqi Shuai and
               Chun Jason Xue and
               Mengting Yuan and
               Qingan Li},
  editor    = {J{\"{u}}rgen Teich and
               Franco Fummi},
  title     = {A Wear Leveling Aware Memory Allocator for Both Stack and Heap Management
               in PCM-based Main Memory Systems},
  booktitle = {Design, Automation {\&} Test in Europe Conference {\&} Exhibition,
               {DATE} 2019, Florence, Italy, March 25-29, 2019},
  pages     = {228--233},
  publisher = {{IEEE}},
  year      = {2019},
  url       = {https://doi.org/10.23919/DATE.2019.8715132},
  doi       = {10.23919/DATE.2019.8715132},
  timestamp = {Wed, 16 Oct 2019 14:14:53 +0200},
  biburl    = {https://dblp.org/rec/conf/date/LiSXYL19.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/nvmsa/LiLX19,
  author    = {Fuyang Li and
               Qing'an Li and
               Chun Jason Xue},
  title     = {Checkpointing-aware Data Allocation for Energy Harvesting Powered
               Non-volatile Processors},
  booktitle = {2019 {IEEE} Non-Volatile Memory Systems and Applications Symposium,
               {NVMSA} 2019, Hangzhou, China, August 18-21, 2019},
  pages     = {1--6},
  publisher = {{IEEE}},
  year      = {2019},
  url       = {https://doi.org/10.1109/NVMSA.2019.8863528},
  doi       = {10.1109/NVMSA.2019.8863528},
  timestamp = {Fri, 18 Oct 2019 13:07:30 +0200},
  biburl    = {https://dblp.org/rec/conf/nvmsa/LiLX19.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@article{DBLP:journals/tcad/ZhaoFLLXLHJX17,
  author    = {Mengying Zhao and
               Chenchen Fu and
               Zewei Li and
               Qing'an Li and
               Mimi Xie and
               Yongpan Liu and
               Jingtong Hu and
               Zhiping Jia and
               Chun Jason Xue},
  title     = {Stack-Size Sensitive On-Chip Memory Backup for Self-Powered Nonvolatile
               Processors},
  journal   = {{IEEE} Trans. on {CAD} of Integrated Circuits and Systems},
  volume    = {36},
  number    = {11},
  pages     = {1804--1816},
  year      = {2017},
  url       = {https://doi.org/10.1109/TCAD.2017.2666606},
  doi       = {10.1109/TCAD.2017.2666606},
  timestamp = {Tue, 07 Nov 2017 00:00:00 +0100},
  biburl    = {https://dblp.org/rec/journals/tcad/ZhaoFLLXLHJX17.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@article{DBLP:journals/tc/QiuLHZX16,
  author    = {Keni Qiu and
               Qing'an Li and
               Jingtong Hu and
               Weigong Zhang and
               Chun Jason Xue},
  title     = {Write Mode Aware Loop Tiling for High Performance Low Power Volatile
               {PCM} in Embedded Systems},
  journal   = {{IEEE} Trans. Computers},
  volume    = {65},
  number    = {7},
  pages     = {2313--2324},
  year      = {2016},
  url       = {https://doi.org/10.1109/TC.2015.2479605},
  doi       = {10.1109/TC.2015.2479605},
  timestamp = {Mon, 06 Nov 2017 00:00:00 +0100},
  biburl    = {https://dblp.org/rec/journals/tc/QiuLHZX16.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@article{DBLP:journals/jsjkx/HeYCLF18,
  author    = {Yanxiang He and
               Tao Yu and
               Yanzhao Chen and
               Qingan Li and
               Tongrang Fan},
  title     = {{\unicode{29289}}{\unicode{32852}}{\unicode{32593}}{\unicode{29615}}{\unicode{22659}}{\unicode{20013}}{\unicode{25968}}{\unicode{25454}}{\unicode{23384}}{\unicode{20648}}{\unicode{19982}}{\unicode{26597}}{\unicode{35810}}{\unicode{26426}}{\unicode{21046}}{\unicode{30740}}{\unicode{31350}}
               (Data Storage and Query in Internet of Things)},
  journal   = {{\unicode{35745}}{\unicode{31639}}{\unicode{26426}}{\unicode{31185}}{\unicode{23398}}},
  volume    = {42},
  number    = {3},
  pages     = {185--190},
  year      = {2015},
  url       = {https://doi.org/10.11896/j.issn.1002-137X.2015.03.038},
  doi       = {10.11896/j.issn.1002-137X.2015.03.038},
  timestamp = {Mon, 27 Apr 2020 01:00:00 +0200},
  biburl    = {https://dblp.org/rec/journals/jsjkx/HeYCLF18.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@article{DBLP:journals/tc/LiHLSCX15,
  author    = {Qing'an Li and
               Yanxiang He and
               Jianhua Li and
               Liang Shi and
               Yiran Chen and
               Chun Jason Xue},
  title     = {Compiler-Assisted Refresh Minimization for Volatile {STT-RAM} Cache},
  journal   = {{IEEE} Trans. Computers},
  volume    = {64},
  number    = {8},
  pages     = {2169--2181},
  year      = {2015},
  url       = {https://doi.org/10.1109/TC.2014.2360527},
  doi       = {10.1109/TC.2014.2360527},
  timestamp = {Sat, 20 May 2017 01:00:00 +0200},
  biburl    = {https://dblp.org/rec/journals/tc/LiHLSCX15.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/dac/LiZHLHX15,
  author    = {Qing'an Li and
               Mengying Zhao and
               Jingtong Hu and
               Yongpan Liu and
               Yanxiang He and
               Chun Jason Xue},
  title     = {Compiler directed automatic stack trimming for efficient non-volatile
               processors},
  booktitle = {Proceedings of the 52nd Annual Design Automation Conference, San Francisco,
               CA, USA, June 7-11, 2015},
  pages     = {183:1--183:6},
  publisher = {{ACM}},
  year      = {2015},
  url       = {https://doi.org/10.1145/2744769.2744809},
  doi       = {10.1145/2744769.2744809},
  timestamp = {Tue, 06 Nov 2018 00:00:00 +0100},
  biburl    = {https://dblp.org/rec/conf/dac/LiZHLHX15.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/date/ZhaoLXLHX15,
  author    = {Mengying Zhao and
               Qing'an Li and
               Mimi Xie and
               Yongpan Liu and
               Jingtong Hu and
               Chun Jason Xue},
  editor    = {Wolfgang Nebel and
               David Atienza},
  title     = {Software assisted non-volatile register reduction for energy harvesting
               based cyber-physical system},
  booktitle = {Proceedings of the 2015 Design, Automation {\&} Test in Europe Conference
               {\&} Exhibition, {DATE} 2015, Grenoble, France, March 9-13, 2015},
  pages     = {567--572},
  publisher = {{ACM}},
  year      = {2015},
  url       = {http://dl.acm.org/citation.cfm?id=2755881},
  timestamp = {Wed, 16 Oct 2019 14:14:53 +0200},
  biburl    = {https://dblp.org/rec/conf/date/ZhaoLXLHX15.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@article{DBLP:journals/tcad/QiuZLFX14,
  author    = {Keni Qiu and
               Mengying Zhao and
               Qing'an Li and
               Chenchen Fu and
               Chun Jason Xue},
  title     = {Migration-Aware Loop Retiming for STT-RAM-Based Hybrid Cache in Embedded
               Systems},
  journal   = {{IEEE} Trans. on {CAD} of Integrated Circuits and Systems},
  volume    = {33},
  number    = {3},
  pages     = {329--342},
  year      = {2014},
  url       = {https://doi.org/10.1109/TCAD.2013.2288692},
  doi       = {10.1109/TCAD.2013.2288692},
  timestamp = {Thu, 08 Jun 2017 01:00:00 +0200},
  biburl    = {https://dblp.org/rec/journals/tcad/QiuZLFX14.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@article{DBLP:journals/tpds/LiSLXX14,
  author    = {Jianhua Li and
               Liang Shi and
               Qing'an Li and
               Chun Jason Xue and
               Yinlong Xu},
  title     = {Thread Progress Aware Coherence Adaption for Hybrid Cache Coherence
               Protocols},
  journal   = {{IEEE} Trans. Parallel Distrib. Syst.},
  volume    = {25},
  number    = {10},
  pages     = {2697--2707},
  year      = {2014},
  url       = {https://doi.org/10.1109/TPDS.2013.228},
  doi       = {10.1109/TPDS.2013.228},
  timestamp = {Fri, 09 Jun 2017 01:00:00 +0200},
  biburl    = {https://dblp.org/rec/journals/tpds/LiSLXX14.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@article{DBLP:journals/tvlsi/HuangSLLX14,
  author    = {Yazhi Huang and
               Liang Shi and
               Jianhua Li and
               Qing'an Li and
               Chun Jason Xue},
  title     = {WCET-Aware Re-Scheduling Register Allocation for Real-Time Embedded
               Systems With Clustered {VLIW} Architecture},
  journal   = {{IEEE} Trans. Very Large Scale Integr. Syst.},
  volume    = {22},
  number    = {1},
  pages     = {168--180},
  year      = {2014},
  url       = {https://doi.org/10.1109/TVLSI.2012.2236114},
  doi       = {10.1109/TVLSI.2012.2236114},
  timestamp = {Wed, 11 Mar 2020 00:00:00 +0100},
  biburl    = {https://dblp.org/rec/journals/tvlsi/HuangSLLX14.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@article{DBLP:journals/tvlsi/LiLSZXH14,
  author    = {Qing'an Li and
               Jianhua Li and
               Liang Shi and
               Mengying Zhao and
               Chun Jason Xue and
               Yanxiang He},
  title     = {Compiler-Assisted STT-RAM-Based Hybrid Cache for Energy Efficient
               Embedded Systems},
  journal   = {{IEEE} Trans. Very Large Scale Integr. Syst.},
  volume    = {22},
  number    = {8},
  pages     = {1829--1840},
  year      = {2014},
  url       = {https://doi.org/10.1109/TVLSI.2013.2278295},
  doi       = {10.1109/TVLSI.2013.2278295},
  timestamp = {Wed, 11 Mar 2020 00:00:00 +0100},
  biburl    = {https://dblp.org/rec/journals/tvlsi/LiLSZXH14.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@article{DBLP:journals/tvlsi/ShiLLXYZ14,
  author    = {Liang Shi and
               Jianhua Li and
               Qing'an Li and
               Chun Jason Xue and
               Chengmo Yang and
               Xuehai Zhou},
  title     = {A Unified Write Buffer Cache Management Scheme for Flash Memory},
  journal   = {{IEEE} Trans. Very Large Scale Integr. Syst.},
  volume    = {22},
  number    = {12},
  pages     = {2779--2792},
  year      = {2014},
  url       = {https://doi.org/10.1109/TVLSI.2013.2294462},
  doi       = {10.1109/TVLSI.2013.2294462},
  timestamp = {Wed, 11 Mar 2020 00:00:00 +0100},
  biburl    = {https://dblp.org/rec/journals/tvlsi/ShiLLXYZ14.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/dac/QiuLX14,
  author    = {Keni Qiu and
               Qing'an Li and
               Chun Jason Xue},
  title     = {Write Mode Aware Loop Tiling for High Performance Low Power Volatile
               {PCM}},
  booktitle = {The 51st Annual Design Automation Conference 2014, {DAC} '14, San
               Francisco, CA, USA, June 1-5, 2014},
  pages     = {106:1--106:6},
  publisher = {{ACM}},
  year      = {2014},
  url       = {https://doi.org/10.1145/2593069.2593244},
  doi       = {10.1145/2593069.2593244},
  timestamp = {Tue, 06 Nov 2018 00:00:00 +0100},
  biburl    = {https://dblp.org/rec/conf/dac/QiuLX14.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/date/LiHCXJX14,
  author    = {Qing'an Li and
               Yanxiang He and
               Yong Chen and
               Chun Jason Xue and
               Nan Jiang and
               Chao Xu},
  editor    = {Gerhard P. Fettweis and
               Wolfgang Nebel},
  title     = {A wear-leveling-aware dynamic stack for {PCM} memory in embedded systems},
  booktitle = {Design, Automation {\&} Test in Europe Conference {\&} Exhibition,
               {DATE} 2014, Dresden, Germany, March 24-28, 2014},
  pages     = {1--4},
  publisher = {European Design and Automation Association},
  year      = {2014},
  url       = {https://doi.org/10.7873/DATE.2014.102},
  doi       = {10.7873/DATE.2014.102},
  timestamp = {Wed, 16 Oct 2019 14:14:53 +0200},
  biburl    = {https://dblp.org/rec/conf/date/LiHCXJX14.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/iscas/WangJLLXY14,
  author    = {Yiqun Wang and
               Hongyang Jia and
               Yongpan Liu and
               Qing'an Li and
               Chun Jason Xue and
               Huazhong Yang},
  title     = {Register allocation for hybrid register architecture in nonvolatile
               processors},
  booktitle = {{IEEE} International Symposium on Circuits and Systemss, {ISCAS} 2014,
               Melbourne, Victoria, Australia, June 1-5, 2014},
  pages     = {1050--1053},
  publisher = {{IEEE}},
  year      = {2014},
  url       = {https://doi.org/10.1109/ISCAS.2014.6865319},
  doi       = {10.1109/ISCAS.2014.6865319},
  timestamp = {Wed, 16 Oct 2019 14:14:49 +0200},
  biburl    = {https://dblp.org/rec/conf/iscas/WangJLLXY14.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@article{DBLP:journals/todaes/LiSLXCXW13,
  author    = {Jianhua Li and
               Liang Shi and
               Qing'an Li and
               Chun Jason Xue and
               Yiran Chen and
               Yinlong Xu and
               Wei Wang},
  title     = {Low-energy volatile {STT-RAM} cache design using cache-coherence-enabled
               adaptive refresh},
  journal   = {{ACM} Trans. Design Autom. Electr. Syst.},
  volume    = {19},
  number    = {1},
  pages     = {5:1--5:23},
  year      = {2013},
  url       = {https://doi.org/10.1145/2534393},
  doi       = {10.1145/2534393},
  timestamp = {Tue, 06 Nov 2018 00:00:00 +0100},
  biburl    = {https://dblp.org/rec/journals/todaes/LiSLXCXW13.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@article{DBLP:journals/tvlsi/TianZSLLXLC13,
  author    = {Wanyong Tian and
               Yingchao Zhao and
               Liang Shi and
               Qing'an Li and
               Jianhua Li and
               Chun Jason Xue and
               Minming Li and
               Enhong Chen},
  title     = {Task Allocation on Nonvolatile-Memory-Based Hybrid Main Memory},
  journal   = {{IEEE} Trans. Very Large Scale Integr. Syst.},
  volume    = {21},
  number    = {7},
  pages     = {1271--1284},
  year      = {2013},
  url       = {https://doi.org/10.1109/TVLSI.2012.2208129},
  doi       = {10.1109/TVLSI.2012.2208129},
  timestamp = {Wed, 11 Mar 2020 00:00:00 +0100},
  biburl    = {https://dblp.org/rec/journals/tvlsi/TianZSLLXLC13.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/aspdac/LiLSXCH13,
  author    = {Qing'an Li and
               Jianhua Li and
               Liang Shi and
               Chun Jason Xue and
               Yiran Chen and
               Yanxiang He},
  title     = {Compiler-assisted refresh minimization for volatile {STT-RAM} cache},
  booktitle = {18th Asia and South Pacific Design Automation Conference, {ASP-DAC}
               2013, Yokohama, Japan, January 22-25, 2013},
  pages     = {273--278},
  publisher = {{IEEE}},
  year      = {2013},
  url       = {https://doi.org/10.1109/ASPDAC.2013.6509608},
  doi       = {10.1109/ASPDAC.2013.6509608},
  timestamp = {Wed, 16 Oct 2019 14:14:52 +0200},
  biburl    = {https://dblp.org/rec/conf/aspdac/LiLSXCH13.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/cases/YuanXYLZ13,
  author    = {Mengting Yuan and
               Chun Jason Xue and
               Chen Yong and
               Qing'an Li and
               Yingchao Zhao},
  title     = {Minimizing code size via page selection optimization on partitioned
               memory architectures},
  booktitle = {International Conference on Compilers, Architecture and Synthesis
               for Embedded Systems, {CASES} 2013, Montreal, QC, Canada, September
               29 - October 4, 2013},
  pages     = {12:1--12:10},
  publisher = {{IEEE}},
  year      = {2013},
  url       = {https://doi.org/10.1109/CASES.2013.6662516},
  doi       = {10.1109/CASES.2013.6662516},
  timestamp = {Wed, 16 Oct 2019 14:14:51 +0200},
  biburl    = {https://dblp.org/rec/conf/cases/YuanXYLZ13.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/date/LiSLXCX13,
  author    = {Jianhua Li and
               Liang Shi and
               Qing'an Li and
               Chun Jason Xue and
               Yiran Chen and
               Yinlong Xu},
  editor    = {Enrico Macii},
  title     = {Cache coherence enabled adaptive refresh for volatile {STT-RAM}},
  booktitle = {Design, Automation and Test in Europe, {DATE} 13, Grenoble, France,
               March 18-22, 2013},
  pages     = {1247--1250},
  publisher = {{EDA} Consortium San Jose, CA, {USA} / {ACM} {DL}},
  year      = {2013},
  url       = {https://doi.org/10.7873/DATE.2013.258},
  doi       = {10.7873/DATE.2013.258},
  timestamp = {Wed, 16 Oct 2019 14:14:53 +0200},
  biburl    = {https://dblp.org/rec/conf/date/LiSLXCX13.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/lctrts/LiJZHX13,
  author    = {Qing'an Li and
               Lei Jiang and
               Youtao Zhang and
               Yanxiang He and
               Chun Jason Xue},
  editor    = {Bj{\"{o}}rn Franke and
               Jingling Xue},
  title     = {Compiler directed write-mode selection for high performance low power
               volatile {PCM}},
  booktitle = {{SIGPLAN/SIGBED} Conference on Languages, Compilers and Tools for
               Embedded Systems 2013, {LCTES} '13, Seattle, WA, USA, June 20-21,
               2013},
  pages     = {101--110},
  publisher = {{ACM}},
  year      = {2013},
  url       = {https://doi.org/10.1145/2499369.2465564},
  doi       = {10.1145/2499369.2465564},
  timestamp = {Fri, 30 Nov 2018 00:00:00 +0100},
  biburl    = {https://dblp.org/rec/conf/lctrts/LiJZHX13.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/IEEEinteract/LiZHXSH12,
  author    = {Qing'an Li and
               Yingchao Zhao and
               Jingtong Hu and
               Chun Jason Xue and
               Edwin Hsing{-}Mean Sha and
               Yanxiang He},
  title     = {{MGC:} Multiple graph-coloring for non-volatile memory based hybrid
               Scratchpad Memory},
  booktitle = {16th Workshop on Interaction between Compilers and Computer Architectures,
               {INTERACT} 2012, New Orleans, LA, USA, February 25, 2012},
  pages     = {17--24},
  publisher = {{IEEE} Computer Society},
  year      = {2012},
  url       = {https://doi.org/10.1109/INTERACT.2012.6339622},
  doi       = {10.1109/INTERACT.2012.6339622},
  timestamp = {Wed, 16 Oct 2019 14:14:56 +0200},
  biburl    = {https://dblp.org/rec/conf/IEEEinteract/LiZHXSH12.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/estimedia/LiSLXX12,
  author    = {Jianhua Li and
               Liang Shi and
               Qing'an Li and
               Chun Jason Xue and
               Yinlong Xu},
  title     = {{TEACA:} Thread ProgrEss Aware Coherence Adaption for hybrid coherence
               protocols},
  booktitle = {{IEEE} 10th Symposium on Embedded Systems for Real-time Multimedia,
               ESTIMedia 2012, Tampere, Finland, October 11-12, 2012},
  pages     = {19--26},
  publisher = {{IEEE} Computer Society},
  year      = {2012},
  url       = {https://doi.org/10.1109/ESTIMedia.2012.6507024},
  doi       = {10.1109/ESTIMedia.2012.6507024},
  timestamp = {Wed, 16 Oct 2019 14:14:49 +0200},
  biburl    = {https://dblp.org/rec/conf/estimedia/LiSLXX12.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/islped/LiLSXH12,
  author    = {Qing'an Li and
               Jianhua Li and
               Liang Shi and
               Chun Jason Xue and
               Yanxiang He},
  editor    = {Naresh R. Shanbhag and
               Massimo Poncino and
               Pai H. Chou and
               Ajith Amerasekera},
  title     = {{MAC:} migration-aware compilation for {STT-RAM} based hybrid cache
               in embedded systems},
  booktitle = {International Symposium on Low Power Electronics and Design, ISLPED'12,
               Redondo Beach, CA, {USA} - July 30 - August 01, 2012},
  pages     = {351--356},
  publisher = {{ACM}},
  year      = {2012},
  url       = {https://doi.org/10.1145/2333660.2333738},
  doi       = {10.1145/2333660.2333738},
  timestamp = {Tue, 06 Nov 2018 00:00:00 +0100},
  biburl    = {https://dblp.org/rec/conf/islped/LiLSXH12.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/isvlsi/LiSLXH12,
  author    = {Qing'an Li and
               Liang Shi and
               Jianhua Li and
               Chun Jason Xue and
               Yanxiang He},
  title     = {Code Motion for Migration Minimization in {STT-RAM} Based Hybrid Cache},
  booktitle = {{IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2012, Amherst,
               MA, USA, August 19-21, 2012},
  pages     = {410--415},
  publisher = {{IEEE} Computer Society},
  year      = {2012},
  url       = {https://doi.org/10.1109/ISVLSI.2012.84},
  doi       = {10.1109/ISVLSI.2012.84},
  timestamp = {Wed, 16 Oct 2019 14:14:54 +0200},
  biburl    = {https://dblp.org/rec/conf/isvlsi/LiSLXH12.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/lctrts/LiZXH12,
  author    = {Qing'an Li and
               Mengying Zhao and
               Chun Jason Xue and
               Yanxiang He},
  editor    = {Reinhard Wilhelm and
               Heiko Falk and
               Wang Yi},
  title     = {Compiler-assisted preferred caching for embedded systems with {STT-RAM}
               based hybrid cache},
  booktitle = {{SIGPLAN/SIGBED} Conference on Languages, Compilers and Tools for
               Embedded Systems 2012, {LCTES} '12, Beijing, China - June 12 - 13,
               2012},
  pages     = {109--118},
  publisher = {{ACM}},
  year      = {2012},
  url       = {https://doi.org/10.1145/2248418.2248434},
  doi       = {10.1145/2248418.2248434},
  timestamp = {Tue, 06 Nov 2018 00:00:00 +0100},
  biburl    = {https://dblp.org/rec/conf/lctrts/LiZXH12.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/icaic/ChenHWL11,
  author    = {Yong Chen and
               Yanxiang He and
               Wei Wu and
               Qing'an Li},
  editor    = {Jun Zhang},
  title     = {Game Model Based Register Allocation},
  booktitle = {Applied Informatics and Communication - International Conference,
               {ICAIC} 2011, Xi'an, China, August 20-21, 2011, Proceedings, Part
               {IV}},
  series    = {Communications in Computer and Information Science},
  volume    = {227},
  pages     = {268--273},
  publisher = {Springer},
  year      = {2011},
  url       = {https://doi.org/10.1007/978-3-642-23226-8\_35},
  doi       = {10.1007/978-3-642-23226-8\_35},
  timestamp = {Fri, 19 May 2017 01:26:23 +0200},
  biburl    = {https://dblp.org/rec/conf/icaic/ChenHWL11.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/trustcom/HuangLX11,
  author    = {Yazhi Huang and
               Qing'an Li and
               Chun Jason Xue},
  title     = {Minimizing Schedule Length via Cooperative Register Allocation and
               Loop Scheduling for Embedded Systems},
  booktitle = {{IEEE} 10th International Conference on Trust, Security and Privacy
               in Computing and Communications, TrustCom 2011, Changsha, China, 16-18
               November, 2011},
  pages     = {1038--1044},
  publisher = {{IEEE} Computer Society},
  year      = {2011},
  url       = {https://doi.org/10.1109/TrustCom.2011.142},
  doi       = {10.1109/TrustCom.2011.142},
  timestamp = {Wed, 16 Oct 2019 14:14:49 +0200},
  biburl    = {https://dblp.org/rec/conf/trustcom/HuangLX11.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DBLP:conf/IEEEcit/LiHZWC10,
  author    = {Qing'an Li and
               Yanxiang He and
               Lei Zhou and
               Wei Wu and
               Yong Chen},
  title     = {Integer Promotion Elimination on Abstract Syntax Tree},
  booktitle = {10th {IEEE} International Conference on Computer and Information Technology,
               {CIT} 2010, Bradford, West Yorkshire, UK, June 29-July 1, 2010},
  pages     = {2367--2372},
  publisher = {{IEEE} Computer Society},
  year      = {2010},
  url       = {https://doi.org/10.1109/CIT.2010.407},
  doi       = {10.1109/CIT.2010.407},
  timestamp = {Wed, 16 Oct 2019 14:14:55 +0200},
  biburl    = {https://dblp.org/rec/conf/IEEEcit/LiHZWC10.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@article{DBLP:journals/corr/abs-1008-0909,
  author    = {Qing'an Li and
               Yanxiang He and
               Yong Chen and
               Wei Wu and
               Wenwen Xu},
  title     = {A Heuristic Algorithm for optimizing Page Selection Instructions},
  journal   = {CoRR},
  volume    = {abs/1008.0909},
  year      = {2010},
  url       = {http://arxiv.org/abs/1008.0909},
  archivePrefix = {arXiv},
  eprint    = {1008.0909},
  timestamp = {Mon, 13 Aug 2018 01:00:00 +0200},
  biburl    = {https://dblp.org/rec/journals/corr/abs-1008-0909.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

