{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1399430573399 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "osc EP3C25Q240C8 " "Selected device EP3C25Q240C8 for design \"osc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1399430573439 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1399430573520 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1399430573520 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1399430573790 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1399430573806 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16Q240C8 " "Device EP3C16Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1399430574172 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Device EP3C40Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1399430574172 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1399430574172 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 7012 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1399430574182 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 7014 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1399430574182 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 7016 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1399430574182 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 7018 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1399430574182 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1399430574182 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1399430574185 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1399430574197 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1399430575756 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1399430575756 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1399430575756 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1399430575756 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1399430575756 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1399430575756 ""}
{ "Info" "ISTA_SDC_FOUND" "proc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'proc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1399430575776 ""}
{ "Info" "ISTA_SDC_FOUND" "proc/synthesis/submodules/proc_PROC.sdc " "Reading SDC File: 'proc/synthesis/submodules/proc_PROC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1399430575785 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1399430575812 "|osc|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1399430575840 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1399430575840 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1399430575840 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1399430575841 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1399430575841 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1399430575841 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1399430575841 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1399430575841 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 31 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN 31 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1399430576110 ""}  } { { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 296 80 248 312 "clk" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 7002 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1399430576110 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1399430576110 ""}  } { { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 6689 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1399430576110 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "proc:inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node proc:inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1399430576110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node proc:inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "proc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:inst|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 3418 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399430576110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:inst\|proc_BRIDGE:bridge\|grant_reg~0 " "Destination node proc:inst\|proc_BRIDGE:bridge\|grant_reg~0" {  } { { "proc/synthesis/submodules/proc_BRIDGE.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_BRIDGE.sv" 48 -1 0 } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:inst|proc_BRIDGE:bridge|grant_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 3441 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399430576110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:inst\|proc_PROC:proc\|W_rf_wren " "Destination node proc:inst\|proc_PROC:proc\|W_rf_wren" {  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 3740 -1 0 } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:inst|proc_PROC:proc|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 2295 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399430576110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "d:/program files/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:inst|proc_PROC:proc|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 1445 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399430576110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:inst\|proc_BRIDGE:bridge\|r_wen_reg~0 " "Destination node proc:inst\|proc_BRIDGE:bridge\|r_wen_reg~0" {  } { { "proc/synthesis/submodules/proc_BRIDGE.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_BRIDGE.sv" 164 -1 0 } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:inst|proc_BRIDGE:bridge|r_wen_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 4783 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399430576110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:inst\|proc_BRIDGE:bridge\|ROM_ctrl_tcm_chipselect_n_outen_reg~0 " "Destination node proc:inst\|proc_BRIDGE:bridge\|ROM_ctrl_tcm_chipselect_n_outen_reg~0" {  } { { "proc/synthesis/submodules/proc_BRIDGE.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_BRIDGE.sv" 114 -1 0 } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:inst|proc_BRIDGE:bridge|ROM_ctrl_tcm_chipselect_n_outen_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 4784 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399430576110 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:inst\|proc_BRIDGE:bridge\|RAM_ctrl_tcm_chipselect_n_outen_reg~0 " "Destination node proc:inst\|proc_BRIDGE:bridge\|RAM_ctrl_tcm_chipselect_n_outen_reg~0" {  } { { "proc/synthesis/submodules/proc_BRIDGE.sv" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_BRIDGE.sv" 139 -1 0 } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:inst|proc_BRIDGE:bridge|RAM_ctrl_tcm_chipselect_n_outen_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 4785 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1399430576110 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1399430576110 ""}  } { { "proc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:inst|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 231 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1399430576110 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug\|resetrequest  " "Automatically promoted node proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1399430576113 ""}  } { { "proc/synthesis/submodules/proc_PROC.v" "" { Text "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/proc/synthesis/submodules/proc_PROC.v" 184 -1 0 } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "proc:inst\|proc_PROC:proc\|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci\|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug\|resetrequest" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:inst|proc_PROC:proc|proc_PROC_nios2_oci:the_proc_PROC_nios2_oci|proc_PROC_nios2_oci_debug:the_proc_PROC_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 1451 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1399430576113 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1399430576876 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1399430576884 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1399430576885 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1399430576894 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1399430576905 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1399430576913 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1399430576913 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1399430576922 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1399430577004 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1399430577013 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1399430577013 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1399430577198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1399430579781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1399430580951 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1399430580988 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1399430582339 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1399430582339 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1399430583214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1399430586150 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1399430586150 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1399430586782 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1399430586784 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1399430586784 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1399430586784 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.76 " "Total time spent on timing analysis during the Fitter is 0.76 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1399430586908 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1399430586964 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1399430587901 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1399430587945 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1399430588926 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1399430590018 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "28 Cyclone III " "28 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rom_cs 3.3-V LVCMOS 135 " "Pin rom_cs uses I/O standard 3.3-V LVCMOS at 135" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { rom_cs } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rom_cs" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 368 72 248 384 "rom_cs" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rom_cs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 180 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399430590901 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram_cs 3.3-V LVCMOS 134 " "Pin ram_cs uses I/O standard 3.3-V LVCMOS at 134" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { ram_cs } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_cs" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 384 72 248 400 "ram_cs" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_cs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 181 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399430590901 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rw 3.3-V LVCMOS 128 " "Pin rw uses I/O standard 3.3-V LVCMOS at 128" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { rw } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rw" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 400 72 248 416 "rw" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rw } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 182 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399430590901 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[15\] 3.3-V LVCMOS 93 " "Pin AB\[15\] uses I/O standard 3.3-V LVCMOS at 93" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[15] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[15\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 72 248 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 162 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399430590901 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[14\] 3.3-V LVCMOS 94 " "Pin AB\[14\] uses I/O standard 3.3-V LVCMOS at 94" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[14] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[14\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 72 248 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 163 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399430590901 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[13\] 3.3-V LVCMOS 95 " "Pin AB\[13\] uses I/O standard 3.3-V LVCMOS at 95" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[13] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[13\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 72 248 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 164 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399430590901 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[12\] 3.3-V LVCMOS 98 " "Pin AB\[12\] uses I/O standard 3.3-V LVCMOS at 98" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[12] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[12\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 72 248 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 165 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399430590901 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[11\] 3.3-V LVCMOS 99 " "Pin AB\[11\] uses I/O standard 3.3-V LVCMOS at 99" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[11] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[11\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 72 248 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 166 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399430590901 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[10\] 3.3-V LVCMOS 100 " "Pin AB\[10\] uses I/O standard 3.3-V LVCMOS at 100" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[10] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[10\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 72 248 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 167 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399430590901 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[9\] 3.3-V LVCMOS 103 " "Pin AB\[9\] uses I/O standard 3.3-V LVCMOS at 103" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[9] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[9\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 72 248 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 168 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399430590901 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[8\] 3.3-V LVCMOS 106 " "Pin AB\[8\] uses I/O standard 3.3-V LVCMOS at 106" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[8] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[8\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 72 248 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 169 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399430590901 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[7\] 3.3-V LVCMOS 107 " "Pin AB\[7\] uses I/O standard 3.3-V LVCMOS at 107" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[7] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[7\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 72 248 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 170 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399430590901 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[6\] 3.3-V LVCMOS 108 " "Pin AB\[6\] uses I/O standard 3.3-V LVCMOS at 108" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[6] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[6\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 72 248 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399430590901 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[5\] 3.3-V LVCMOS 109 " "Pin AB\[5\] uses I/O standard 3.3-V LVCMOS at 109" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[5] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[5\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 72 248 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 172 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399430590901 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[4\] 3.3-V LVCMOS 110 " "Pin AB\[4\] uses I/O standard 3.3-V LVCMOS at 110" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[4] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[4\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 72 248 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 173 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399430590901 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[3\] 3.3-V LVCMOS 111 " "Pin AB\[3\] uses I/O standard 3.3-V LVCMOS at 111" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[3] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[3\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 72 248 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 174 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399430590901 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[2\] 3.3-V LVCMOS 112 " "Pin AB\[2\] uses I/O standard 3.3-V LVCMOS at 112" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[2] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[2\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 72 248 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 175 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399430590901 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[1\] 3.3-V LVCMOS 113 " "Pin AB\[1\] uses I/O standard 3.3-V LVCMOS at 113" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[1] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[1\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 72 248 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 176 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399430590901 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AB\[0\] 3.3-V LVCMOS 114 " "Pin AB\[0\] uses I/O standard 3.3-V LVCMOS at 114" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { AB[0] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AB\[0\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 336 72 248 352 "AB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 177 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399430590901 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DB\[7\] 3.3-V LVCMOS 166 " "Pin DB\[7\] uses I/O standard 3.3-V LVCMOS at 166" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { DB[7] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[7\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 352 72 248 368 "DB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399430590901 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DB\[6\] 3.3-V LVCMOS 167 " "Pin DB\[6\] uses I/O standard 3.3-V LVCMOS at 167" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { DB[6] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[6\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 352 72 248 368 "DB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 155 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399430590901 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DB\[5\] 3.3-V LVCMOS 168 " "Pin DB\[5\] uses I/O standard 3.3-V LVCMOS at 168" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { DB[5] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[5\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 352 72 248 368 "DB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 156 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399430590901 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DB\[4\] 3.3-V LVCMOS 169 " "Pin DB\[4\] uses I/O standard 3.3-V LVCMOS at 169" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { DB[4] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[4\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 352 72 248 368 "DB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 157 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399430590901 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DB\[3\] 3.3-V LVCMOS 171 " "Pin DB\[3\] uses I/O standard 3.3-V LVCMOS at 171" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { DB[3] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[3\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 352 72 248 368 "DB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399430590901 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DB\[2\] 3.3-V LVCMOS 173 " "Pin DB\[2\] uses I/O standard 3.3-V LVCMOS at 173" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { DB[2] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[2\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 352 72 248 368 "DB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 159 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399430590901 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DB\[1\] 3.3-V LVCMOS 176 " "Pin DB\[1\] uses I/O standard 3.3-V LVCMOS at 176" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { DB[1] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[1\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 352 72 248 368 "DB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 160 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399430590901 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DB\[0\] 3.3-V LVCMOS 177 " "Pin DB\[0\] uses I/O standard 3.3-V LVCMOS at 177" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { DB[0] } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[0\]" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 352 72 248 368 "DB" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 161 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399430590901 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVCMOS 31 " "Pin clk uses I/O standard 3.3-V LVCMOS at 31" {  } { { "d:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/program files/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "osc.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/osc.bdf" { { 296 80 248 312 "clk" "" } } } } { "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/" { { 0 { 0 ""} 0 179 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1399430590901 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1399430590901 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/output_files/osc.fit.smsg " "Generated suppressed messages file C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/osc/output_files/osc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1399430591251 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "773 " "Peak virtual memory: 773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1399430592446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 06 19:43:12 2014 " "Processing ended: Tue May 06 19:43:12 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1399430592446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1399430592446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1399430592446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1399430592446 ""}
