$date
	Mon Dec 29 14:37:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 8 ! q [7:0] $end
$var reg 1 " clk $end
$var reg 8 # d [7:0] $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 8 $ d [7:0] $end
$var reg 8 % q [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
b0 $
b0 #
0"
bx !
$end
#5000
b0 !
b0 %
1"
#10000
0"
b10101010 #
b10101010 $
#15000
b10101010 !
b10101010 %
1"
#20000
0"
b1010101 #
b1010101 $
#25000
b1010101 !
b1010101 %
1"
#30000
0"
b11111111 #
b11111111 $
#35000
b11111111 !
b11111111 %
1"
#40000
0"
b10010 #
b10010 $
#45000
b10010 !
b10010 %
1"
#50000
0"
#55000
1"
#60000
0"
