#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Dec  9 13:09:37 2021
# Process ID: 31188
# Current directory: D:/Workfile/Git/RISCV_NYU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26924 D:\Workfile\Git\RISCV_NYU\RISCV.xpr
# Log file: D:/Workfile/Git/RISCV_NYU/vivado.log
# Journal file: D:/Workfile/Git/RISCV_NYU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Workfile/Git/RISCV_NYU/RISCV.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 797.473 ; gain = 167.770
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workfile/Git/RISCV_NYU/RISCV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workfile/Git/RISCV_NYU/RISCV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workfile/Git/RISCV_NYU/RISCV.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workfile/Git/RISCV_NYU/RISCV.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workfile/Git/RISCV_NYU/RISCV.srcs/sim_1/new/IM_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workfile/Git/RISCV_NYU/RISCV.srcs/sim_1/new/DM_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_testbench
"xvhdl --incr --relax -prj TOP_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Workfile/Git/RISCV_NYU/RISCV.srcs/sources_1/new/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TOP'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workfile/Git/RISCV_NYU/RISCV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2385a856cd5d44a1addce1cd766aee52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_behav xil_defaultlib.TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture ctu of entity xil_defaultlib.Control_Unit [control_unit_default]
Compiling architecture pc_func of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.reg [reg_default]
Compiling module xil_defaultlib.InstructionMemory
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling module xil_defaultlib.DataMemory
Compiling architecture behavioral of entity xil_defaultlib.top
Built simulation snapshot TOP_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Workfile/Git/RISCV_NYU/RISCV.sim/sim_1/behav/xsim/xsim.dir/TOP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec  9 13:17:05 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Workfile/Git/RISCV_NYU/RISCV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_behav -key {Behavioral:sim_1:Functional:TOP} -tclbatch {TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 818.141 ; gain = 6.242
restart
INFO: [Simtcl 6-17] Simulation restarted
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/TOP/U5}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/TOP/U3}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/TOP/rst} -radix hex {0 0ns}
add_force {/TOP/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/TOP/rst} -radix hex {0 0ns}
add_force {/TOP/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 10 ns
add_force {/TOP/rst} -radix hex {1 0ns}
run 10 ns
run 10 ns
run 50000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 29500 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Workfile/Git/RISCV_NYU/RISCV.srcs/sim_1/new/testbatch.vhd w ]
add_files -fileset sim_1 D:/Workfile/Git/RISCV_NYU/RISCV.srcs/sim_1/new/testbatch.vhd
set_property top testbatch [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workfile/Git/RISCV_NYU/RISCV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbatch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workfile/Git/RISCV_NYU/RISCV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbatch_vlog.prj"
"xvhdl --incr --relax -prj testbatch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Workfile/Git/RISCV_NYU/RISCV.srcs/sim_1/new/testbatch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbatch'
ERROR: [VRFC 10-3202] cannot read from 'out' object 'output' ; use 'buffer' or 'inout' [D:/Workfile/Git/RISCV_NYU/RISCV.srcs/sim_1/new/testbatch.vhd:56]
ERROR: [VRFC 10-3202] cannot read from 'out' object 'output' ; use 'buffer' or 'inout' [D:/Workfile/Git/RISCV_NYU/RISCV.srcs/sim_1/new/testbatch.vhd:58]
ERROR: [VRFC 10-3202] cannot read from 'out' object 'output' ; use 'buffer' or 'inout' [D:/Workfile/Git/RISCV_NYU/RISCV.srcs/sim_1/new/testbatch.vhd:60]
ERROR: [VRFC 10-3202] cannot read from 'out' object 'output' ; use 'buffer' or 'inout' [D:/Workfile/Git/RISCV_NYU/RISCV.srcs/sim_1/new/testbatch.vhd:62]
ERROR: [VRFC 10-3202] cannot read from 'out' object 'output' ; use 'buffer' or 'inout' [D:/Workfile/Git/RISCV_NYU/RISCV.srcs/sim_1/new/testbatch.vhd:64]
ERROR: [VRFC 10-3202] cannot read from 'out' object 'output' ; use 'buffer' or 'inout' [D:/Workfile/Git/RISCV_NYU/RISCV.srcs/sim_1/new/testbatch.vhd:66]
ERROR: [VRFC 10-3202] cannot read from 'out' object 'output' ; use 'buffer' or 'inout' [D:/Workfile/Git/RISCV_NYU/RISCV.srcs/sim_1/new/testbatch.vhd:68]
ERROR: [VRFC 10-3202] cannot read from 'out' object 'output' ; use 'buffer' or 'inout' [D:/Workfile/Git/RISCV_NYU/RISCV.srcs/sim_1/new/testbatch.vhd:70]
ERROR: [VRFC 10-3202] cannot read from 'out' object 'output' ; use 'buffer' or 'inout' [D:/Workfile/Git/RISCV_NYU/RISCV.srcs/sim_1/new/testbatch.vhd:72]
ERROR: [VRFC 10-3202] cannot read from 'out' object 'output' ; use 'buffer' or 'inout' [D:/Workfile/Git/RISCV_NYU/RISCV.srcs/sim_1/new/testbatch.vhd:74]
ERROR: [VRFC 10-3202] cannot read from 'out' object 'output' ; use 'buffer' or 'inout' [D:/Workfile/Git/RISCV_NYU/RISCV.srcs/sim_1/new/testbatch.vhd:76]
ERROR: [VRFC 10-3202] cannot read from 'out' object 'output' ; use 'buffer' or 'inout' [D:/Workfile/Git/RISCV_NYU/RISCV.srcs/sim_1/new/testbatch.vhd:78]
ERROR: [VRFC 10-3202] cannot read from 'out' object 'output' ; use 'buffer' or 'inout' [D:/Workfile/Git/RISCV_NYU/RISCV.srcs/sim_1/new/testbatch.vhd:80]
ERROR: [VRFC 10-3202] cannot read from 'out' object 'output' ; use 'buffer' or 'inout' [D:/Workfile/Git/RISCV_NYU/RISCV.srcs/sim_1/new/testbatch.vhd:82]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [D:/Workfile/Git/RISCV_NYU/RISCV.srcs/sim_1/new/testbatch.vhd:41]
INFO: [VRFC 10-3070] VHDL file 'D:/Workfile/Git/RISCV_NYU/RISCV.srcs/sim_1/new/testbatch.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Workfile/Git/RISCV_NYU/RISCV.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Workfile/Git/RISCV_NYU/RISCV.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workfile/Git/RISCV_NYU/RISCV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbatch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workfile/Git/RISCV_NYU/RISCV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbatch_vlog.prj"
"xvhdl --incr --relax -prj testbatch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Workfile/Git/RISCV_NYU/RISCV.srcs/sim_1/new/testbatch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbatch'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workfile/Git/RISCV_NYU/RISCV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2385a856cd5d44a1addce1cd766aee52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbatch_behav xil_defaultlib.testbatch xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture ctu of entity xil_defaultlib.Control_Unit [control_unit_default]
Compiling architecture pc_func of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.reg [reg_default]
Compiling module xil_defaultlib.InstructionMemory
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling module xil_defaultlib.DataMemory
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.testbatch
Built simulation snapshot testbatch_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Workfile/Git/RISCV_NYU/RISCV.sim/sim_1/behav/xsim/xsim.dir/testbatch_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec  9 13:40:17 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Workfile/Git/RISCV_NYU/RISCV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbatch_behav -key {Behavioral:sim_1:Functional:testbatch} -tclbatch {testbatch.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbatch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbatch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 890.133 ; gain = 7.027
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/testbatch/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 86800 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/testbatch/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 87000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec  9 13:43:11 2021...
