# DigitalSystems
## Collection of Digital Systems VHDL projects

### rappg_Lab2
  #### Simple 2 input AND gate entity with test bench
input: i_a, i_b - std_logic
output: o_res   - std_logic

### rappg_Lab3 
  #### 2 bit comparator
    input: i_a, i_b             - std_logic_vector (1 downto 0)
    output: o_gt, o_lt, o_eq    - std_logic

### rappg_Lab5
  #### 2 input multiplexer

  #### 8 input multiplexer
