
^
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_12default:defaultZ12-437
a
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_12default:defaultZ12-434
˛
-Reading design checkpoint '%s' for cell '%s'
275*project2j
VD:/Users/vsilantiev/VACAC701/VACAC701.runs/v7_sfifo_15x128_synth_1/v7_sfifo_15x128.dcp2default:default2J
6theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer2default:defaultZ1-454
Å
-Reading design checkpoint '%s' for cell '%s'
275*project2j
VD:/Users/vsilantiev/VACAC701/VACAC701.runs/v7_sfifo_15x128_synth_1/v7_sfifo_15x128.dcp2default:default2M
9theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer2default:defaultZ1-454
˜
-Reading design checkpoint '%s' for cell '%s'
275*project2j
VD:/Users/vsilantiev/VACAC701/VACAC701.runs/v7_sfifo_15x128_synth_1/v7_sfifo_15x128.dcp2default:default2C
/theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer2default:defaultZ1-454
È
-Reading design checkpoint '%s' for cell '%s'
275*project2h
TD:/Users/vsilantiev/VACAC701/VACAC701.runs/v7_mBuf_128x72_synth_1/v7_mBuf_128x72.dcp2default:default27
#theTlpControl/tx_Itf/ABB_Tx_MBuffer2default:defaultZ1-454
Ö
-Reading design checkpoint '%s' for cell '%s'
275*project2Ä
lD:/Users/vsilantiev/VACAC701/VACAC701.runs/v7_eb_fifo_counted_resized_synth_1/v7_eb_fifo_counted_resized.dcp2default:default2:
&LoopBack_FIFO_Off.queue_buffer0/U0_B2H2default:defaultZ1-454
^
-Analyzing %s Unisim elements for replacement
17*netlist2
1072default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
o
Netlist was created with %s %s291*project2
Vivado2default:default2
2013.32default:defaultZ1-479
õ
Loading clock regions from %s
13*device2d
PC:/Xilinx/Vivado/2013.3/data\parts/xilinx/artix7/artix7/xc7a200t/ClockRegion.xml2default:defaultZ21-13
ú
Loading clock buffers from %s
11*device2e
QC:/Xilinx/Vivado/2013.3/data\parts/xilinx/artix7/artix7/xc7a200t/ClockBuffers.xml2default:defaultZ21-11
ô
&Loading clock placement rules from %s
318*place2Y
EC:/Xilinx/Vivado/2013.3/data/parts/xilinx/artix7/ClockPlacerRules.xml2default:defaultZ30-318
ó
)Loading package pin functions from %s...
17*device2U
AC:/Xilinx/Vivado/2013.3/data\parts/xilinx/artix7/PinFunctions.xml2default:defaultZ21-17
ò
Loading package from %s
16*device2g
SC:/Xilinx/Vivado/2013.3/data\parts/xilinx/artix7/artix7/xc7a200t/fbg676/Package.xml2default:defaultZ21-16
å
Loading io standards from %s
15*device2V
BC:/Xilinx/Vivado/2013.3/data\./parts/xilinx/artix7/IOStandards.xml2default:defaultZ21-15
ò
+Loading device configuration modes from %s
14*device2T
@C:/Xilinx/Vivado/2013.3/data\parts/xilinx/artix7/ConfigModes.xml2default:defaultZ21-14
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
_
 Attempting to get a license: %s
78*common2&
Internal_bitstream2default:defaultZ17-78
]
Failed to get a license: %s
295*common2&
Internal_bitstream2default:defaultZ17-301
ä
$Parsing XDC File [%s] for cell '%s'
848*designutils2z
fD:/Users/vsilantiev/VACAC701/VACAC701.runs/impl_1/.Xil/Vivado-9604-vvs/dcp_2/v7_sfifo_15x128_early.xdc2default:default2J
6theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer2default:defaultZ20-848
˚
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2J
6theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer2default:default2#
[get_ports rst]2default:default2J
6theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer2default:default2Å
kD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/v7_sfifo_15x128/v7_sfifo_15x128.xdc2default:default2
532default:default8@Z12-1399
ì
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2z
fD:/Users/vsilantiev/VACAC701/VACAC701.runs/impl_1/.Xil/Vivado-9604-vvs/dcp_2/v7_sfifo_15x128_early.xdc2default:default2J
6theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer2default:defaultZ20-847
ç
$Parsing XDC File [%s] for cell '%s'
848*designutils2z
fD:/Users/vsilantiev/VACAC701/VACAC701.runs/impl_1/.Xil/Vivado-9604-vvs/dcp_2/v7_sfifo_15x128_early.xdc2default:default2M
9theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer2default:defaultZ20-848
Å
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2M
9theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer2default:default2#
[get_ports rst]2default:default2M
9theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer2default:default2Å
kD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/v7_sfifo_15x128/v7_sfifo_15x128.xdc2default:default2
532default:default8@Z12-1399
ñ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2z
fD:/Users/vsilantiev/VACAC701/VACAC701.runs/impl_1/.Xil/Vivado-9604-vvs/dcp_2/v7_sfifo_15x128_early.xdc2default:default2M
9theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer2default:defaultZ20-847
É
$Parsing XDC File [%s] for cell '%s'
848*designutils2z
fD:/Users/vsilantiev/VACAC701/VACAC701.runs/impl_1/.Xil/Vivado-9604-vvs/dcp_2/v7_sfifo_15x128_early.xdc2default:default2C
/theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer2default:defaultZ20-848
Ì
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2C
/theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer2default:default2#
[get_ports rst]2default:default2C
/theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer2default:default2Å
kD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/v7_sfifo_15x128/v7_sfifo_15x128.xdc2default:default2
532default:default8@Z12-1399
å
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2z
fD:/Users/vsilantiev/VACAC701/VACAC701.runs/impl_1/.Xil/Vivado-9604-vvs/dcp_2/v7_sfifo_15x128_early.xdc2default:default2C
/theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer2default:defaultZ20-847
ˆ
$Parsing XDC File [%s] for cell '%s'
848*designutils2y
eD:/Users/vsilantiev/VACAC701/VACAC701.runs/impl_1/.Xil/Vivado-9604-vvs/dcp_3/v7_mBuf_128x72_early.xdc2default:default27
#theTlpControl/tx_Itf/ABB_Tx_MBuffer2default:defaultZ20-848
—
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead27
#theTlpControl/tx_Itf/ABB_Tx_MBuffer2default:default2#
[get_ports rst]2default:default27
#theTlpControl/tx_Itf/ABB_Tx_MBuffer2default:default2~
hD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_mBuf_128x72/v7_mBuf_128x72/v7_mBuf_128x72.xdc2default:default2
562default:default8@Z12-1399
ˇ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2y
eD:/Users/vsilantiev/VACAC701/VACAC701.runs/impl_1/.Xil/Vivado-9604-vvs/dcp_3/v7_mBuf_128x72_early.xdc2default:default27
#theTlpControl/tx_Itf/ABB_Tx_MBuffer2default:defaultZ20-847
Ü
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ö
qD:/Users/vsilantiev/VACAC701/VACAC701.runs/impl_1/.Xil/Vivado-9604-vvs/dcp_4/v7_eb_fifo_counted_resized_early.xdc2default:default2:
&LoopBack_FIFO_Off.queue_buffer0/U0_B2H2default:defaultZ20-848
˝
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2:
&LoopBack_FIFO_Off.queue_buffer0/U0_B2H2default:default2#
[get_ports rst]2default:default2:
&LoopBack_FIFO_Off.queue_buffer0/U0_B2H2default:default2£
åD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_eb_fifo_counted_resized/v7_eb_fifo_counted_resized/v7_eb_fifo_counted_resized.xdc2default:default2
532default:default8@Z12-1399
è
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ö
qD:/Users/vsilantiev/VACAC701/VACAC701.runs/impl_1/.Xil/Vivado-9604-vvs/dcp_4/v7_eb_fifo_counted_resized_early.xdc2default:default2:
&LoopBack_FIFO_Off.queue_buffer0/U0_B2H2default:defaultZ20-847
å
Parsing XDC File [%s]
179*designutils2V
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:defaultZ20-179
«
No cells matched '%s'.
180*	planAhead2ò
Épcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
1842default:default8@Z12-180
‘
"'%s' expects at least one object.
55*common2 
set_property2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
1842default:default8@Z17-55
ù
No nets matched '%s'.
507*	planAhead2p
\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk22default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
2162default:default8@Z12-507
ï
=No valid object(s) found for %s constraint with option '%s'.
1387*	planAhead2"
set_false_path2default:default2
through2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
2162default:default8@Z12-1387
ƒ
$%s: '%s' is not a valid startpoint.
402*constraints2"
set_false_path2default:default2c
Mpcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/PLPHYLNKUPN2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
2352default:default8@Z18-402
“
ñ%s: list of objects specified for '-from' option contains no valid startpoints. Please check to make sure at least one valid startpoint is specified.
513*constraints2"
set_false_path2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
2352default:default8@Z18-513
¬
"%s: '%s' is not a valid endpoint.
401*constraints2"
set_false_path2default:default2c
Mpcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/PLPHYLNKUPN2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
2372default:default8@Z18-401
Ã
ê%s: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified.
512*constraints2"
set_false_path2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
2372default:default8@Z18-512
…
$%s: '%s' is not a valid startpoint.
402*constraints2"
set_false_path2default:default2h
Rpcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/PLRECEIVEDHOTRST2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
2392default:default8@Z18-402
“
ñ%s: list of objects specified for '-from' option contains no valid startpoints. Please check to make sure at least one valid startpoint is specified.
513*constraints2"
set_false_path2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
2392default:default8@Z18-513
«
"%s: '%s' is not a valid endpoint.
401*constraints2"
set_false_path2default:default2h
Rpcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/PLRECEIVEDHOTRST2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
2412default:default8@Z18-401
Ã
ê%s: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified.
512*constraints2"
set_false_path2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
2412default:default8@Z18-512
’
$%s: '%s' is not a valid startpoint.
402*constraints2"
set_false_path2default:default2t
^pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/RST2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
2442default:default8@Z18-402
“
ñ%s: list of objects specified for '-from' option contains no valid startpoints. Please check to make sure at least one valid startpoint is specified.
513*constraints2"
set_false_path2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
2442default:default8@Z18-513
à
No nets matched '%s'.
507*	planAhead2[
Gpcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/user_resetdone*2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
2482default:default8@Z12-507
ï
=No valid object(s) found for %s constraint with option '%s'.
1387*	planAhead2"
set_false_path2default:default2
through2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
2482default:default8@Z12-1387
µ
%Done setting XDC timing constraints.
35*timing2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
2582default:default8@Z38-35
Ô
<Port '%s' already specified as part of a differential pair.
93*coretcl2!
adc_data_or_p2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
5302default:default8@Z2-93
Ô
<Port '%s' already specified as part of a differential pair.
93*coretcl2!
adc_data_or_p2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
5332default:default8@Z2-93
Ô
<Port '%s' already specified as part of a differential pair.
93*coretcl2!
adc_data_or_p2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
5342default:default8@Z2-93
“
No ports matched '%s'.
584*	planAhead2$
userclk_200MHz_n2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
5352default:default8@Z12-584
‘
"'%s' expects at least one object.
55*common2 
set_property2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
5352default:default8@Z17-55
“
No ports matched '%s'.
584*	planAhead2$
userclk_200MHz_p2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
5362default:default8@Z12-584
‘
"'%s' expects at least one object.
55*common2 
set_property2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
5362default:default8@Z17-55
ï
Finished Parsing XDC File [%s]
178*designutils2V
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:defaultZ20-178
¢
Parsing XDC File [%s]
179*designutils2l
XD:/Users/vsilantiev/VACAC701/VACAC701.runs/impl_1/.Xil/Vivado-9604-vvs/dcp/v6pcieDMA.xdc2default:defaultZ20-179
´
Finished Parsing XDC File [%s]
178*designutils2l
XD:/Users/vsilantiev/VACAC701/VACAC701.runs/impl_1/.Xil/Vivado-9604-vvs/dcp/v6pcieDMA.xdc2default:defaultZ20-178
Ñ
$Parsing XDC File [%s] for cell '%s'
848*designutils2t
`D:/Users/vsilantiev/VACAC701/VACAC701.runs/impl_1/.Xil/Vivado-9604-vvs/dcp_2/v7_sfifo_15x128.xdc2default:default2J
6theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer2default:defaultZ20-848
ç
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2t
`D:/Users/vsilantiev/VACAC701/VACAC701.runs/impl_1/.Xil/Vivado-9604-vvs/dcp_2/v7_sfifo_15x128.xdc2default:default2J
6theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer2default:defaultZ20-847
á
$Parsing XDC File [%s] for cell '%s'
848*designutils2t
`D:/Users/vsilantiev/VACAC701/VACAC701.runs/impl_1/.Xil/Vivado-9604-vvs/dcp_2/v7_sfifo_15x128.xdc2default:default2M
9theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer2default:defaultZ20-848
ê
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2t
`D:/Users/vsilantiev/VACAC701/VACAC701.runs/impl_1/.Xil/Vivado-9604-vvs/dcp_2/v7_sfifo_15x128.xdc2default:default2M
9theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer2default:defaultZ20-847
˝
$Parsing XDC File [%s] for cell '%s'
848*designutils2t
`D:/Users/vsilantiev/VACAC701/VACAC701.runs/impl_1/.Xil/Vivado-9604-vvs/dcp_2/v7_sfifo_15x128.xdc2default:default2C
/theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer2default:defaultZ20-848
Ü
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2t
`D:/Users/vsilantiev/VACAC701/VACAC701.runs/impl_1/.Xil/Vivado-9604-vvs/dcp_2/v7_sfifo_15x128.xdc2default:default2C
/theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer2default:defaultZ20-847

$Parsing XDC File [%s] for cell '%s'
848*designutils2s
_D:/Users/vsilantiev/VACAC701/VACAC701.runs/impl_1/.Xil/Vivado-9604-vvs/dcp_3/v7_mBuf_128x72.xdc2default:default27
#theTlpControl/tx_Itf/ABB_Tx_MBuffer2default:defaultZ20-848
˘
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2s
_D:/Users/vsilantiev/VACAC701/VACAC701.runs/impl_1/.Xil/Vivado-9604-vvs/dcp_3/v7_mBuf_128x72.xdc2default:default27
#theTlpControl/tx_Itf/ABB_Tx_MBuffer2default:defaultZ20-847
ˇ
$Parsing XDC File [%s] for cell '%s'
848*designutils2
kD:/Users/vsilantiev/VACAC701/VACAC701.runs/impl_1/.Xil/Vivado-9604-vvs/dcp_4/v7_eb_fifo_counted_resized.xdc2default:default2:
&LoopBack_FIFO_Off.queue_buffer0/U0_B2H2default:defaultZ20-848
à
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
kD:/Users/vsilantiev/VACAC701/VACAC701.runs/impl_1/.Xil/Vivado-9604-vvs/dcp_4/v7_eb_fifo_counted_resized.xdc2default:default2:
&LoopBack_FIFO_Off.queue_buffer0/U0_B2H2default:defaultZ20-847
Ö
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ñ
pD:/Users/vsilantiev/VACAC701/VACAC701.runs/impl_1/.Xil/Vivado-9604-vvs/dcp_4/v7_eb_fifo_counted_resized_late.xdc2default:default2:
&LoopBack_FIFO_Off.queue_buffer0/U0_B2H2default:defaultZ20-848
µ
>Generated clock %s has no logical paths from master clock %s.
174*timing2r
^pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz2default:default2
	sys_clk_c2default:default2™
ìD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_eb_fifo_counted_resized/v7_eb_fifo_counted_resized/v7_eb_fifo_counted_resized_clocks.xdc2default:default2
592default:default8@Z38-249
é
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ñ
pD:/Users/vsilantiev/VACAC701/VACAC701.runs/impl_1/.Xil/Vivado-9604-vvs/dcp_4/v7_eb_fifo_counted_resized_late.xdc2default:default2:
&LoopBack_FIFO_Off.queue_buffer0/U0_B2H2default:defaultZ20-847
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-143
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
˚
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2!
link_design: 2default:default2
00:00:382default:default2
00:00:362default:default2
931.3012default:default2
726.5742default:defaultZ17-268


End Record