Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id F07C5BE8AB0
	for <lists+qemu-devel@lfdr.de>; Fri, 17 Oct 2025 14:52:43 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1v9jvg-0004qA-BD; Fri, 17 Oct 2025 08:51:32 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <ben.dooks@codethink.co.uk>)
 id 1v9jvX-0004fm-N0; Fri, 17 Oct 2025 08:51:24 -0400
Received: from imap4.hz.codethink.co.uk ([188.40.203.114])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <ben.dooks@codethink.co.uk>)
 id 1v9jvR-0001i5-0A; Fri, 17 Oct 2025 08:51:23 -0400
DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed;
 d=codethink.co.uk; s=imap4-20230908; h=Sender:Content-Transfer-Encoding:
 In-Reply-To:From:References:Cc:To:Subject:MIME-Version:Date:Message-ID:
 Reply-To; bh=0zZ44BdMh4VxGDGkq0F4k8Qf4DpXWOQQvGfD3lPSN/4=; b=p2zYvkfrN/jxZ3A7
 foYwqAuURvMPxFwE0NaE05f+IhD9mEGJrSCDW6GA2nTfdPTg0lt7OnqUOqLvZNu91Aj/xo0yCuD7G
 lhrPAqKaeC54kCWBmIFSExh6iwbEJmXn4iK43AbKwqs468MTVEyL8OVsHlfSfbj52Lb5O7P/a8DqG
 VrRBXR6rnDNtjEEhOmt7TVn1QdAMbrdaDJ33kRUmIEu3J26uS+L0xfSHN5l9cwi5eymbOTvAN8yjP
 S6G4U1x0OrgDjCYiVVCN9C3ZPTQ8mpyIPe60FqQR9NpWmT6yXDXsw6x0xRB2b2tOxENBwq6ph+yN1
 1Ebu9nehH718c5eu7Q==;
Received: from [167.98.27.226] (helo=[10.35.6.194])
 by imap4.hz.codethink.co.uk with esmtpsa  (Exim 4.94.2 #2 (Debian))
 id 1v9jv5-00FRI9-54; Fri, 17 Oct 2025 13:50:55 +0100
Message-ID: <6f824b82-e582-417d-a3a3-64191efd0d87@codethink.co.uk>
Date: Fri, 17 Oct 2025 13:50:54 +0100
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH 12/13] target/riscv: Introduce mo_endian() helper
To: Heinrich Schuchardt <heinrich.schuchardt@canonical.com>,
 =?UTF-8?Q?Philippe_Mathieu-Daud=C3=A9?= <philmd@linaro.org>
Cc: Christoph Muellner <christoph.muellner@vrull.eu>,
 Palmer Dabbelt <palmer@dabbelt.com>,
 Alistair Francis <alistair.francis@wdc.com>,
 Liu Zhiwei <zhiwei_liu@linux.alibaba.com>, Anton Johansson <anjo@rev.ng>,
 Richard Henderson <richard.henderson@linaro.org>,
 Valentin Haudiquet <valentin.haudiquet@canonical.com>,
 Weiwei Li <liwei1518@gmail.com>, qemu-riscv@nongnu.org,
 Daniel Henrique Barboza <dbarboza@ventanamicro.com>, qemu-devel@nongnu.org
References: <20251010155045.78220-1-philmd@linaro.org>
 <20251010155045.78220-13-philmd@linaro.org>
 <911ff888-2188-48c7-b347-9705d859e2c3@canonical.com>
Content-Language: en-GB
From: Ben Dooks <ben.dooks@codethink.co.uk>
Organization: Codethink Limited.
In-Reply-To: <911ff888-2188-48c7-b347-9705d859e2c3@canonical.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=188.40.203.114;
 envelope-from=ben.dooks@codethink.co.uk; helo=imap4.hz.codethink.co.uk
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_VALIDITY_CERTIFIED_BLOCKED=0.001, RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001,
 SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On 10/10/2025 17:35, Heinrich Schuchardt wrote:
> On 10/10/25 17:50, Philippe Mathieu-Daudé wrote:
>> mo_endian() returns the target endianness from DisasContext.
>>
>> Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
>> ---
>>   target/riscv/translate.c                      | 18 +++++++++++++++---
>>   target/riscv/insn_trans/trans_rva.c.inc       |  4 ++--
>>   target/riscv/insn_trans/trans_rvd.c.inc       |  4 ++--
>>   target/riscv/insn_trans/trans_rvf.c.inc       |  4 ++--
>>   target/riscv/insn_trans/trans_rvi.c.inc       |  4 ++--
>>   target/riscv/insn_trans/trans_rvzacas.c.inc   |  4 ++--
>>   target/riscv/insn_trans/trans_rvzce.c.inc     |  4 ++--
>>   target/riscv/insn_trans/trans_rvzfh.c.inc     |  4 ++--
>>   target/riscv/insn_trans/trans_rvzicfiss.c.inc |  4 ++--
>>   target/riscv/insn_trans/trans_xthead.c.inc    | 16 ++++++++--------
>>   10 files changed, 39 insertions(+), 27 deletions(-)
>>
>> diff --git a/target/riscv/translate.c b/target/riscv/translate.c
>> index 2e6f39aa02d..e1f4dc5ffd0 100644
>> --- a/target/riscv/translate.c
>> +++ b/target/riscv/translate.c
>> @@ -126,6 +126,18 @@ static inline bool has_ext(DisasContext *ctx, 
>> uint32_t ext)
>>       return ctx->misa_ext & ext;
>>   }
>> +static inline MemOp mo_endian(DisasContext *ctx)
>> +{
>> +    /*
>> +     * A couple of bits in MSTATUS set the endianness:
>> +     *  - MSTATUS_UBE (User-mode),
>> +     *  - MSTATUS_SBE (Supervisor-mode),
>> +     *  - MSTATUS_MBE (Machine-mode)
>> +     * but we don't implement that yet.
> 
> CCing Ben as he is interested in big-endian RISC-V emulation.
> 
> Reviewed-by: Heinrich Schuchardt <heinrich.schuchardt@canonical.com>

I missed this as it got pushed into my qemu folder which is now far
too big to read.

I'm assuming this is going to land and if so I'll have to go sort
out our qemu-riscv-be patch-set for this. I didn't see it in main
yet, are there plans to merge this soon?

>> +     */
>> +    return MO_TE;
>> +}
>> +
>>   #ifdef TARGET_RISCV32
>>   #define get_xl(ctx)    MXL_RV32
>>   #elif defined(CONFIG_USER_ONLY)
>> @@ -142,7 +154,7 @@ static inline bool has_ext(DisasContext *ctx, 
>> uint32_t ext)
>>   #define get_address_xl(ctx)    ((ctx)->address_xl)
>>   #endif
>> -#define mxl_memop(ctx) ((get_xl(ctx) + 1) | MO_TE)
>> +#define mxl_memop(ctx) ((get_xl(ctx) + 1) | mo_endian(ctx))
>>   /* The word size for this machine mode. */
>>   static inline int __attribute__((unused)) get_xlen(DisasContext *ctx)
>> @@ -1135,7 +1147,7 @@ static bool gen_amo(DisasContext *ctx, 
>> arg_atomic *a,
>>       TCGv src1, src2 = get_gpr(ctx, a->rs2, EXT_NONE);
>>       MemOp size = mop & MO_SIZE;
>> -    mop |= MO_TE;
>> +    mop |= mo_endian(ctx);
>>       if (ctx->cfg_ptr->ext_zama16b && size >= MO_32) {
>>           mop |= MO_ATOM_WITHIN16;
>>       } else {
>> @@ -1156,7 +1168,7 @@ static bool gen_cmpxchg(DisasContext *ctx, 
>> arg_atomic *a, MemOp mop)
>>       TCGv src1 = get_address(ctx, a->rs1, 0);
>>       TCGv src2 = get_gpr(ctx, a->rs2, EXT_NONE);
>> -    mop |= MO_TE;
>> +    mop |= mo_endian(ctx);
>>       decode_save_opc(ctx, RISCV_UW2_ALWAYS_STORE_AMO);
>>       tcg_gen_atomic_cmpxchg_tl(dest, src1, dest, src2, ctx->mem_idx, 
>> mop);
>> diff --git a/target/riscv/insn_trans/trans_rva.c.inc b/target/riscv/ 
>> insn_trans/trans_rva.c.inc
>> index 8737e8d60d1..a7a3278d242 100644
>> --- a/target/riscv/insn_trans/trans_rva.c.inc
>> +++ b/target/riscv/insn_trans/trans_rva.c.inc
>> @@ -35,7 +35,7 @@ static bool gen_lr(DisasContext *ctx, arg_atomic *a, 
>> MemOp mop)
>>       TCGv src1;
>>       mop |= MO_ALIGN;
>> -    mop |= MO_TE;
>> +    mop |= mo_endian(ctx);
>>       decode_save_opc(ctx, 0);
>>       src1 = get_address(ctx, a->rs1, 0);
>> @@ -65,7 +65,7 @@ static bool gen_sc(DisasContext *ctx, arg_atomic *a, 
>> MemOp mop)
>>       TCGLabel *l2 = gen_new_label();
>>       mop |= MO_ALIGN;
>> -    mop |= MO_TE;
>> +    mop |= mo_endian(ctx);
>>       decode_save_opc(ctx, 0);
>>       src1 = get_address(ctx, a->rs1, 0);
>> diff --git a/target/riscv/insn_trans/trans_rvd.c.inc b/target/riscv/ 
>> insn_trans/trans_rvd.c.inc
>> index 62b75358158..ffea0c2a1f9 100644
>> --- a/target/riscv/insn_trans/trans_rvd.c.inc
>> +++ b/target/riscv/insn_trans/trans_rvd.c.inc
>> @@ -60,7 +60,7 @@ static bool trans_fld(DisasContext *ctx, arg_fld *a)
>>       } else {
>>           memop |= MO_ATOM_IFALIGN;
>>       }
>> -    memop |= MO_TE;
>> +    memop |= mo_endian(ctx);
>>       decode_save_opc(ctx, 0);
>>       addr = get_address(ctx, a->rs1, a->imm);
>> @@ -85,7 +85,7 @@ static bool trans_fsd(DisasContext *ctx, arg_fsd *a)
>>       } else {
>>           memop |= MO_ATOM_IFALIGN;
>>       }
>> -    memop |= MO_TE;
>> +    memop |= mo_endian(ctx);
>>       decode_save_opc(ctx, 0);
>>       addr = get_address(ctx, a->rs1, a->imm);
>> diff --git a/target/riscv/insn_trans/trans_rvf.c.inc b/target/riscv/ 
>> insn_trans/trans_rvf.c.inc
>> index 878417eae92..89fb0f604ad 100644
>> --- a/target/riscv/insn_trans/trans_rvf.c.inc
>> +++ b/target/riscv/insn_trans/trans_rvf.c.inc
>> @@ -48,7 +48,7 @@ static bool trans_flw(DisasContext *ctx, arg_flw *a)
>>       REQUIRE_FPU;
>>       REQUIRE_EXT(ctx, RVF);
>> -    memop |= MO_TE;
>> +    memop |= mo_endian(ctx);
>>       if (ctx->cfg_ptr->ext_zama16b) {
>>           memop |= MO_ATOM_WITHIN16;
>>       }
>> @@ -71,7 +71,7 @@ static bool trans_fsw(DisasContext *ctx, arg_fsw *a)
>>       REQUIRE_FPU;
>>       REQUIRE_EXT(ctx, RVF);
>> -    memop |= MO_TE;
>> +    memop |= mo_endian(ctx);
>>       if (ctx->cfg_ptr->ext_zama16b) {
>>           memop |= MO_ATOM_WITHIN16;
>>       }
>> diff --git a/target/riscv/insn_trans/trans_rvi.c.inc b/target/riscv/ 
>> insn_trans/trans_rvi.c.inc
>> index 8db3e78baab..a6fe912b30c 100644
>> --- a/target/riscv/insn_trans/trans_rvi.c.inc
>> +++ b/target/riscv/insn_trans/trans_rvi.c.inc
>> @@ -404,7 +404,7 @@ static bool gen_load(DisasContext *ctx, arg_lb *a, 
>> MemOp memop)
>>   {
>>       bool out;
>> -    memop |= MO_TE;
>> +    memop |= mo_endian(ctx);
>>       if (ctx->cfg_ptr->ext_zama16b) {
>>           memop |= MO_ATOM_WITHIN16;
>>       }
>> @@ -508,7 +508,7 @@ static bool gen_store_i128(DisasContext *ctx, 
>> arg_sb *a, MemOp memop)
>>   static bool gen_store(DisasContext *ctx, arg_sb *a, MemOp memop)
>>   {
>> -    memop |= MO_TE;
>> +    memop |= mo_endian(ctx);
>>       if (ctx->cfg_ptr->ext_zama16b) {
>>           memop |= MO_ATOM_WITHIN16;
>>       }
>> diff --git a/target/riscv/insn_trans/trans_rvzacas.c.inc b/target/ 
>> riscv/insn_trans/trans_rvzacas.c.inc
>> index 6458ac4f241..8d94b83ce94 100644
>> --- a/target/riscv/insn_trans/trans_rvzacas.c.inc
>> +++ b/target/riscv/insn_trans/trans_rvzacas.c.inc
>> @@ -76,7 +76,7 @@ static bool gen_cmpxchg64(DisasContext *ctx, 
>> arg_atomic *a, MemOp mop)
>>       TCGv src1 = get_address(ctx, a->rs1, 0);
>>       TCGv_i64 src2 = get_gpr_pair(ctx, a->rs2);
>> -    mop |= MO_TE;
>> +    mop |= mo_endian(ctx);
>>       decode_save_opc(ctx, RISCV_UW2_ALWAYS_STORE_AMO);
>>       tcg_gen_atomic_cmpxchg_i64(dest, src1, dest, src2, ctx->mem_idx, 
>> mop);
>> @@ -121,7 +121,7 @@ static bool trans_amocas_q(DisasContext *ctx, 
>> arg_amocas_q *a)
>>       TCGv_i64 desth = get_gpr(ctx, a->rd == 0 ? 0 : a->rd + 1, 
>> EXT_NONE);
>>       MemOp memop = MO_ALIGN | MO_UO;
>> -    memop |= MO_TE;
>> +    memop |= mo_endian(ctx);
>>       tcg_gen_concat_i64_i128(src2, src2l, src2h);
>>       tcg_gen_concat_i64_i128(dest, destl, desth);
>>       decode_save_opc(ctx, RISCV_UW2_ALWAYS_STORE_AMO);
>> diff --git a/target/riscv/insn_trans/trans_rvzce.c.inc b/target/riscv/ 
>> insn_trans/trans_rvzce.c.inc
>> index 172c2c19c17..0d3ba40e52a 100644
>> --- a/target/riscv/insn_trans/trans_rvzce.c.inc
>> +++ b/target/riscv/insn_trans/trans_rvzce.c.inc
>> @@ -185,7 +185,7 @@ static bool gen_pop(DisasContext *ctx, arg_cmpp 
>> *a, bool ret, bool ret_val)
>>       tcg_gen_addi_tl(addr, sp, stack_adj - reg_size);
>> -    memop |= MO_TE;
>> +    memop |= mo_endian(ctx);
>>       for (i = X_Sn + 11; i >= 0; i--) {
>>           if (reg_bitmap & (1 << i)) {
>>               TCGv dest = dest_gpr(ctx, i);
>> @@ -239,7 +239,7 @@ static bool trans_cm_push(DisasContext *ctx, 
>> arg_cm_push *a)
>>       tcg_gen_subi_tl(addr, sp, reg_size);
>> -    memop |= MO_TE;
>> +    memop |= mo_endian(ctx);
>>       for (i = X_Sn + 11; i >= 0; i--) {
>>           if (reg_bitmap & (1 << i)) {
>>               TCGv val = get_gpr(ctx, i, EXT_NONE);
>> diff --git a/target/riscv/insn_trans/trans_rvzfh.c.inc b/target/riscv/ 
>> insn_trans/trans_rvzfh.c.inc
>> index 5355cd46c3d..791ee51f652 100644
>> --- a/target/riscv/insn_trans/trans_rvzfh.c.inc
>> +++ b/target/riscv/insn_trans/trans_rvzfh.c.inc
>> @@ -49,7 +49,7 @@ static bool trans_flh(DisasContext *ctx, arg_flh *a)
>>       REQUIRE_FPU;
>>       REQUIRE_ZFHMIN_OR_ZFBFMIN(ctx);
>> -    memop |= MO_TE;
>> +    memop |= mo_endian(ctx);
>>       decode_save_opc(ctx, 0);
>>       t0 = get_gpr(ctx, a->rs1, EXT_NONE);
>>       if (a->imm) {
>> @@ -74,7 +74,7 @@ static bool trans_fsh(DisasContext *ctx, arg_fsh *a)
>>       REQUIRE_FPU;
>>       REQUIRE_ZFHMIN_OR_ZFBFMIN(ctx);
>> -    memop |= MO_TE;
>> +    memop |= mo_endian(ctx);
>>       decode_save_opc(ctx, 0);
>>       t0 = get_gpr(ctx, a->rs1, EXT_NONE);
>>       if (a->imm) {
>> diff --git a/target/riscv/insn_trans/trans_rvzicfiss.c.inc b/target/ 
>> riscv/insn_trans/trans_rvzicfiss.c.inc
>> index 89eed007587..0b6ad57965c 100644
>> --- a/target/riscv/insn_trans/trans_rvzicfiss.c.inc
>> +++ b/target/riscv/insn_trans/trans_rvzicfiss.c.inc
>> @@ -105,7 +105,7 @@ static bool trans_ssamoswap_w(DisasContext *ctx, 
>> arg_amoswap_w *a)
>>       decode_save_opc(ctx, RISCV_UW2_ALWAYS_STORE_AMO);
>>       src1 = get_address(ctx, a->rs1, 0);
>> -    memop |= MO_TE;
>> +    memop |= mo_endian(ctx);
>>       tcg_gen_atomic_xchg_tl(dest, src1, src2, SS_MMU_INDEX(ctx), memop);
>>       gen_set_gpr(ctx, a->rd, dest);
>>       return true;
>> @@ -135,7 +135,7 @@ static bool trans_ssamoswap_d(DisasContext *ctx, 
>> arg_amoswap_w *a)
>>       decode_save_opc(ctx, RISCV_UW2_ALWAYS_STORE_AMO);
>>       src1 = get_address(ctx, a->rs1, 0);
>> -    memop |= MO_TE;
>> +    memop |= mo_endian(ctx);
>>       tcg_gen_atomic_xchg_tl(dest, src1, src2, SS_MMU_INDEX(ctx), memop);
>>       gen_set_gpr(ctx, a->rd, dest);
>>       return true;
>> diff --git a/target/riscv/insn_trans/trans_xthead.c.inc b/target/ 
>> riscv/insn_trans/trans_xthead.c.inc
>> index 2f31842791e..f8b95c6498b 100644
>> --- a/target/riscv/insn_trans/trans_xthead.c.inc
>> +++ b/target/riscv/insn_trans/trans_xthead.c.inc
>> @@ -349,7 +349,7 @@ static bool gen_fload_idx(DisasContext *ctx, 
>> arg_th_memidx *a, MemOp memop,
>>       TCGv_i64 rd = cpu_fpr[a->rd];
>>       TCGv addr = get_th_address_indexed(ctx, a->rs1, a->rs2, a->imm2, 
>> zext_offs);
>> -    memop |= MO_TE;
>> +    memop |= mo_endian(ctx);
>>       tcg_gen_qemu_ld_i64(rd, addr, ctx->mem_idx, memop);
>>       if ((memop & MO_SIZE) == MO_32) {
>>           gen_nanbox_s(rd, rd);
>> @@ -370,7 +370,7 @@ static bool gen_fstore_idx(DisasContext *ctx, 
>> arg_th_memidx *a, MemOp memop,
>>       TCGv_i64 rd = cpu_fpr[a->rd];
>>       TCGv addr = get_th_address_indexed(ctx, a->rs1, a->rs2, a->imm2, 
>> zext_offs);
>> -    memop |= MO_TE;
>> +    memop |= mo_endian(ctx);
>>       tcg_gen_qemu_st_i64(rd, addr, ctx->mem_idx, memop);
>>       return true;
>> @@ -570,7 +570,7 @@ static bool gen_load_inc(DisasContext *ctx, 
>> arg_th_meminc *a, MemOp memop,
>>       TCGv rd = dest_gpr(ctx, a->rd);
>>       TCGv rs1 = get_gpr(ctx, a->rs1, EXT_NONE);
>> -    memop |= MO_TE;
>> +    memop |= mo_endian(ctx);
>>       tcg_gen_qemu_ld_tl(rd, addr, ctx->mem_idx, memop);
>>       tcg_gen_addi_tl(rs1, rs1, imm);
>>       gen_set_gpr(ctx, a->rd, rd);
>> @@ -591,7 +591,7 @@ static bool gen_store_inc(DisasContext *ctx, 
>> arg_th_meminc *a, MemOp memop,
>>       TCGv data = get_gpr(ctx, a->rd, EXT_NONE);
>>       TCGv rs1 = get_gpr(ctx, a->rs1, EXT_NONE);
>> -    memop |= MO_TE;
>> +    memop |= mo_endian(ctx);
>>       tcg_gen_qemu_st_tl(data, addr, ctx->mem_idx, memop);
>>       tcg_gen_addi_tl(rs1, rs1, imm);
>>       gen_set_gpr(ctx, a->rs1, rs1);
>> @@ -747,7 +747,7 @@ static bool gen_load_idx(DisasContext *ctx, 
>> arg_th_memidx *a, MemOp memop,
>>       TCGv rd = dest_gpr(ctx, a->rd);
>>       TCGv addr = get_th_address_indexed(ctx, a->rs1, a->rs2, a->imm2, 
>> zext_offs);
>> -    memop |= MO_TE;
>> +    memop |= mo_endian(ctx);
>>       tcg_gen_qemu_ld_tl(rd, addr, ctx->mem_idx, memop);
>>       gen_set_gpr(ctx, a->rd, rd);
>> @@ -765,7 +765,7 @@ static bool gen_store_idx(DisasContext *ctx, 
>> arg_th_memidx *a, MemOp memop,
>>       TCGv data = get_gpr(ctx, a->rd, EXT_NONE);
>>       TCGv addr = get_th_address_indexed(ctx, a->rs1, a->rs2, a->imm2, 
>> zext_offs);
>> -    memop |= MO_TE;
>> +    memop |= mo_endian(ctx);
>>       tcg_gen_qemu_st_tl(data, addr, ctx->mem_idx, memop);
>>       return true;
>> @@ -926,7 +926,7 @@ static bool gen_loadpair_tl(DisasContext *ctx, 
>> arg_th_pair *a, MemOp memop,
>>       addr1 = get_address(ctx, a->rs, imm);
>>       addr2 = get_address(ctx, a->rs, memop_size(memop) + imm);
>> -    memop |= MO_TE;
>> +    memop |= mo_endian(ctx);
>>       tcg_gen_qemu_ld_tl(t1, addr1, ctx->mem_idx, memop);
>>       tcg_gen_qemu_ld_tl(t2, addr2, ctx->mem_idx, memop);
>>       gen_set_gpr(ctx, a->rd1, t1);
>> @@ -965,7 +965,7 @@ static bool gen_storepair_tl(DisasContext *ctx, 
>> arg_th_pair *a, MemOp memop,
>>       addr1 = get_address(ctx, a->rs, imm);
>>       addr2 = get_address(ctx, a->rs, memop_size(memop) + imm);
>> -    memop |= MO_TE;
>> +    memop |= mo_endian(ctx);
>>       tcg_gen_qemu_st_tl(data1, addr1, ctx->mem_idx, memop);
>>       tcg_gen_qemu_st_tl(data2, addr2, ctx->mem_idx, memop);
>>       return true;
> 
> 


-- 
Ben Dooks				http://www.codethink.co.uk/
Senior Engineer				Codethink - Providing Genius

https://www.codethink.co.uk/privacy.html

