ARM GAS  /tmp/ccmYaJiD.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"at32f4xx_tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.TI1_Config,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	TI1_Config:
  26              	.LVL0:
  27              	.LFB211:
  28              		.file 1 "./lib/src/at32f4xx_tim.c"
   1:./lib/src/at32f4xx_tim.c **** /**
   2:./lib/src/at32f4xx_tim.c ****   **************************************************************************
   3:./lib/src/at32f4xx_tim.c ****   * File   : at32f4xx_tim.c
   4:./lib/src/at32f4xx_tim.c ****   * Version: V1.2.4
   5:./lib/src/at32f4xx_tim.c ****   * Date   : 2020-08-26
   6:./lib/src/at32f4xx_tim.c ****   * Brief  : at32f4xx TTMER source file
   7:./lib/src/at32f4xx_tim.c ****   **************************************************************************
   8:./lib/src/at32f4xx_tim.c ****   */
   9:./lib/src/at32f4xx_tim.c **** 
  10:./lib/src/at32f4xx_tim.c **** 
  11:./lib/src/at32f4xx_tim.c **** /* Includes ------------------------------------------------------------------*/
  12:./lib/src/at32f4xx_tim.c **** #include "at32f4xx_tim.h"
  13:./lib/src/at32f4xx_tim.c **** #include "at32f4xx_rcc.h"
  14:./lib/src/at32f4xx_tim.c **** 
  15:./lib/src/at32f4xx_tim.c **** /** @addtogroup at32f4xx_StdPeriph_Driver
  16:./lib/src/at32f4xx_tim.c ****   * @{
  17:./lib/src/at32f4xx_tim.c ****   */
  18:./lib/src/at32f4xx_tim.c **** 
  19:./lib/src/at32f4xx_tim.c **** /** @defgroup TMR
  20:./lib/src/at32f4xx_tim.c ****   * @brief TMR driver modules
  21:./lib/src/at32f4xx_tim.c ****   * @{
  22:./lib/src/at32f4xx_tim.c ****   */
  23:./lib/src/at32f4xx_tim.c **** 
  24:./lib/src/at32f4xx_tim.c **** /** @defgroup TMR_Private_TypesDefinitions
  25:./lib/src/at32f4xx_tim.c ****   * @{
  26:./lib/src/at32f4xx_tim.c ****   */
  27:./lib/src/at32f4xx_tim.c **** 
  28:./lib/src/at32f4xx_tim.c **** /**
  29:./lib/src/at32f4xx_tim.c ****   * @}
  30:./lib/src/at32f4xx_tim.c ****   */
ARM GAS  /tmp/ccmYaJiD.s 			page 2


  31:./lib/src/at32f4xx_tim.c **** 
  32:./lib/src/at32f4xx_tim.c **** /** @defgroup TMR_Private_Defines
  33:./lib/src/at32f4xx_tim.c ****   * @{
  34:./lib/src/at32f4xx_tim.c ****   */
  35:./lib/src/at32f4xx_tim.c **** 
  36:./lib/src/at32f4xx_tim.c **** /* ---------------------- TMR registers bit mask ------------------------ */
  37:./lib/src/at32f4xx_tim.c **** #define SMC_ETR_Mask               ((uint16_t)0x00FF)
  38:./lib/src/at32f4xx_tim.c **** #define CCMR_Offset                ((uint16_t)0x0018)
  39:./lib/src/at32f4xx_tim.c **** #define CCE_CCE_Set                ((uint16_t)0x0001)
  40:./lib/src/at32f4xx_tim.c **** #define	CCE_CCNE_Set               ((uint16_t)0x0004)
  41:./lib/src/at32f4xx_tim.c **** 
  42:./lib/src/at32f4xx_tim.c **** /**
  43:./lib/src/at32f4xx_tim.c ****   * @}
  44:./lib/src/at32f4xx_tim.c ****   */
  45:./lib/src/at32f4xx_tim.c **** 
  46:./lib/src/at32f4xx_tim.c **** /** @defgroup TMR_Private_Macros
  47:./lib/src/at32f4xx_tim.c ****   * @{
  48:./lib/src/at32f4xx_tim.c ****   */
  49:./lib/src/at32f4xx_tim.c **** 
  50:./lib/src/at32f4xx_tim.c **** /**
  51:./lib/src/at32f4xx_tim.c ****   * @}
  52:./lib/src/at32f4xx_tim.c ****   */
  53:./lib/src/at32f4xx_tim.c **** 
  54:./lib/src/at32f4xx_tim.c **** /** @defgroup TMR_Private_Variables
  55:./lib/src/at32f4xx_tim.c ****   * @{
  56:./lib/src/at32f4xx_tim.c ****   */
  57:./lib/src/at32f4xx_tim.c **** 
  58:./lib/src/at32f4xx_tim.c **** /**
  59:./lib/src/at32f4xx_tim.c ****   * @}
  60:./lib/src/at32f4xx_tim.c ****   */
  61:./lib/src/at32f4xx_tim.c **** 
  62:./lib/src/at32f4xx_tim.c **** /** @defgroup TMR_Private_FunctionPrototypes
  63:./lib/src/at32f4xx_tim.c ****   * @{
  64:./lib/src/at32f4xx_tim.c ****   */
  65:./lib/src/at32f4xx_tim.c **** 
  66:./lib/src/at32f4xx_tim.c **** static void TI1_Config(TMR_Type* TMRx, uint16_t TMR_ICPolarity, uint16_t TMR_ICSelection,
  67:./lib/src/at32f4xx_tim.c ****                        uint16_t TMR_ICFilter);
  68:./lib/src/at32f4xx_tim.c **** static void TI2_Config(TMR_Type* TMRx, uint16_t TMR_ICPolarity, uint16_t TMR_ICSelection,
  69:./lib/src/at32f4xx_tim.c ****                        uint16_t TMR_ICFilter);
  70:./lib/src/at32f4xx_tim.c **** static void TI3_Config(TMR_Type* TMRx, uint16_t TMR_ICPolarity, uint16_t TMR_ICSelection,
  71:./lib/src/at32f4xx_tim.c ****                        uint16_t TMR_ICFilter);
  72:./lib/src/at32f4xx_tim.c **** static void TI4_Config(TMR_Type* TMRx, uint16_t TMR_ICPolarity, uint16_t TMR_ICSelection,
  73:./lib/src/at32f4xx_tim.c ****                        uint16_t TMR_ICFilter);
  74:./lib/src/at32f4xx_tim.c **** /**
  75:./lib/src/at32f4xx_tim.c ****   * @}
  76:./lib/src/at32f4xx_tim.c ****   */
  77:./lib/src/at32f4xx_tim.c **** 
  78:./lib/src/at32f4xx_tim.c **** /** @defgroup TMR_Private_Macros
  79:./lib/src/at32f4xx_tim.c ****   * @{
  80:./lib/src/at32f4xx_tim.c ****   */
  81:./lib/src/at32f4xx_tim.c **** 
  82:./lib/src/at32f4xx_tim.c **** /**
  83:./lib/src/at32f4xx_tim.c ****   * @}
  84:./lib/src/at32f4xx_tim.c ****   */
  85:./lib/src/at32f4xx_tim.c **** 
  86:./lib/src/at32f4xx_tim.c **** /** @defgroup TMR_Private_Variables
  87:./lib/src/at32f4xx_tim.c ****   * @{
ARM GAS  /tmp/ccmYaJiD.s 			page 3


  88:./lib/src/at32f4xx_tim.c ****   */
  89:./lib/src/at32f4xx_tim.c **** 
  90:./lib/src/at32f4xx_tim.c **** /**
  91:./lib/src/at32f4xx_tim.c ****   * @}
  92:./lib/src/at32f4xx_tim.c ****   */
  93:./lib/src/at32f4xx_tim.c **** 
  94:./lib/src/at32f4xx_tim.c **** /** @defgroup TMR_Private_FunctionPrototypes
  95:./lib/src/at32f4xx_tim.c ****   * @{
  96:./lib/src/at32f4xx_tim.c ****   */
  97:./lib/src/at32f4xx_tim.c **** 
  98:./lib/src/at32f4xx_tim.c **** /**
  99:./lib/src/at32f4xx_tim.c ****   * @}
 100:./lib/src/at32f4xx_tim.c ****   */
 101:./lib/src/at32f4xx_tim.c **** 
 102:./lib/src/at32f4xx_tim.c **** /** @defgroup TMR_Private_Functions
 103:./lib/src/at32f4xx_tim.c ****   * @{
 104:./lib/src/at32f4xx_tim.c ****   */
 105:./lib/src/at32f4xx_tim.c **** 
 106:./lib/src/at32f4xx_tim.c **** /**
 107:./lib/src/at32f4xx_tim.c ****   * @brief  Deinitializes the TMRx peripheral registers to their default reset values.
 108:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1 to 15 to select the TMR peripheral.
 109:./lib/src/at32f4xx_tim.c ****   * @retval None
 110:./lib/src/at32f4xx_tim.c ****   */
 111:./lib/src/at32f4xx_tim.c **** void TMR_Reset(TMR_Type* TMRx)
 112:./lib/src/at32f4xx_tim.c **** {
 113:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 114:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_ALL_PERIPH(TMRx));
 115:./lib/src/at32f4xx_tim.c **** 
 116:./lib/src/at32f4xx_tim.c ****   if (TMRx == TMR1)
 117:./lib/src/at32f4xx_tim.c ****   {
 118:./lib/src/at32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2PERIPH_TMR1, ENABLE);
 119:./lib/src/at32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2PERIPH_TMR1, DISABLE);
 120:./lib/src/at32f4xx_tim.c ****   }
 121:./lib/src/at32f4xx_tim.c **** #if !defined (AT32F421xx)
 122:./lib/src/at32f4xx_tim.c ****   else if (TMRx == TMR2)
 123:./lib/src/at32f4xx_tim.c ****   {
 124:./lib/src/at32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1PERIPH_TMR2, ENABLE);
 125:./lib/src/at32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1PERIPH_TMR2, DISABLE);
 126:./lib/src/at32f4xx_tim.c ****   }
 127:./lib/src/at32f4xx_tim.c **** #endif
 128:./lib/src/at32f4xx_tim.c ****   else if (TMRx == TMR3)
 129:./lib/src/at32f4xx_tim.c ****   {
 130:./lib/src/at32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1PERIPH_TMR3, ENABLE);
 131:./lib/src/at32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1PERIPH_TMR3, DISABLE);
 132:./lib/src/at32f4xx_tim.c ****   }
 133:./lib/src/at32f4xx_tim.c **** #if !defined (AT32F421xx)
 134:./lib/src/at32f4xx_tim.c ****   else if (TMRx == TMR4)
 135:./lib/src/at32f4xx_tim.c ****   {
 136:./lib/src/at32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1PERIPH_TMR4, ENABLE);
 137:./lib/src/at32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1PERIPH_TMR4, DISABLE);
 138:./lib/src/at32f4xx_tim.c ****   }
 139:./lib/src/at32f4xx_tim.c ****   else if (TMRx == TMR5)
 140:./lib/src/at32f4xx_tim.c ****   {
 141:./lib/src/at32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1PERIPH_TMR5, ENABLE);
 142:./lib/src/at32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1PERIPH_TMR5, DISABLE);
 143:./lib/src/at32f4xx_tim.c ****   }
 144:./lib/src/at32f4xx_tim.c **** #endif
ARM GAS  /tmp/ccmYaJiD.s 			page 4


 145:./lib/src/at32f4xx_tim.c **** #if defined (AT32F403xx) || defined (AT32F421xx)
 146:./lib/src/at32f4xx_tim.c ****   else if (TMRx == TMR6)
 147:./lib/src/at32f4xx_tim.c ****   {
 148:./lib/src/at32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1PERIPH_TMR6, ENABLE);
 149:./lib/src/at32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1PERIPH_TMR6, DISABLE);
 150:./lib/src/at32f4xx_tim.c ****   }
 151:./lib/src/at32f4xx_tim.c **** #endif
 152:./lib/src/at32f4xx_tim.c **** #if defined (AT32F403xx)
 153:./lib/src/at32f4xx_tim.c ****   else if (TMRx == TMR7)
 154:./lib/src/at32f4xx_tim.c ****   {
 155:./lib/src/at32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1PERIPH_TMR7, ENABLE);
 156:./lib/src/at32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1PERIPH_TMR7, DISABLE);
 157:./lib/src/at32f4xx_tim.c ****   }
 158:./lib/src/at32f4xx_tim.c **** #endif
 159:./lib/src/at32f4xx_tim.c **** #if defined (AT32F403xx) || defined (AT32F413xx)
 160:./lib/src/at32f4xx_tim.c ****   else if (TMRx == TMR8)
 161:./lib/src/at32f4xx_tim.c ****   {
 162:./lib/src/at32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2PERIPH_TMR8, ENABLE);
 163:./lib/src/at32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2PERIPH_TMR8, DISABLE);
 164:./lib/src/at32f4xx_tim.c ****   }
 165:./lib/src/at32f4xx_tim.c **** #endif
 166:./lib/src/at32f4xx_tim.c **** #if !defined (AT32F421xx)
 167:./lib/src/at32f4xx_tim.c ****   else if (TMRx == TMR9)
 168:./lib/src/at32f4xx_tim.c ****   {
 169:./lib/src/at32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2PERIPH_TMR9, ENABLE);
 170:./lib/src/at32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2PERIPH_TMR9, DISABLE);
 171:./lib/src/at32f4xx_tim.c ****   }
 172:./lib/src/at32f4xx_tim.c ****   else if (TMRx == TMR10)
 173:./lib/src/at32f4xx_tim.c ****   {
 174:./lib/src/at32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2PERIPH_TMR10, ENABLE);
 175:./lib/src/at32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2PERIPH_TMR10, DISABLE);
 176:./lib/src/at32f4xx_tim.c ****   }
 177:./lib/src/at32f4xx_tim.c ****   else if (TMRx == TMR11)
 178:./lib/src/at32f4xx_tim.c ****   {
 179:./lib/src/at32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2PERIPH_TMR11, ENABLE);
 180:./lib/src/at32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2PERIPH_TMR11, DISABLE);
 181:./lib/src/at32f4xx_tim.c ****   }
 182:./lib/src/at32f4xx_tim.c **** #endif
 183:./lib/src/at32f4xx_tim.c **** #if defined (AT32F403xx)
 184:./lib/src/at32f4xx_tim.c ****   else if (TMRx == TMR12)
 185:./lib/src/at32f4xx_tim.c ****   {
 186:./lib/src/at32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1PERIPH_TMR12, ENABLE);
 187:./lib/src/at32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1PERIPH_TMR12, DISABLE);
 188:./lib/src/at32f4xx_tim.c ****   }
 189:./lib/src/at32f4xx_tim.c ****   else if (TMRx == TMR13)
 190:./lib/src/at32f4xx_tim.c ****   {
 191:./lib/src/at32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1PERIPH_TMR13, ENABLE);
 192:./lib/src/at32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1PERIPH_TMR13, DISABLE);
 193:./lib/src/at32f4xx_tim.c ****   }
 194:./lib/src/at32f4xx_tim.c ****   else if (TMRx == TMR14)
 195:./lib/src/at32f4xx_tim.c ****   {
 196:./lib/src/at32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1PERIPH_TMR14, ENABLE);
 197:./lib/src/at32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1PERIPH_TMR14, DISABLE);
 198:./lib/src/at32f4xx_tim.c ****   }
 199:./lib/src/at32f4xx_tim.c ****   else if (TMRx == TMR15)
 200:./lib/src/at32f4xx_tim.c ****   {
 201:./lib/src/at32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2PERIPH_TMR15, ENABLE);
ARM GAS  /tmp/ccmYaJiD.s 			page 5


 202:./lib/src/at32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2PERIPH_TMR15, DISABLE);
 203:./lib/src/at32f4xx_tim.c ****   }
 204:./lib/src/at32f4xx_tim.c **** #endif
 205:./lib/src/at32f4xx_tim.c **** #if defined (AT32F421xx)
 206:./lib/src/at32f4xx_tim.c ****   else if (TMRx == TMR14)
 207:./lib/src/at32f4xx_tim.c ****   {
 208:./lib/src/at32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1PERIPH_TMR14, ENABLE);
 209:./lib/src/at32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1PERIPH_TMR14, DISABLE);
 210:./lib/src/at32f4xx_tim.c ****   }
 211:./lib/src/at32f4xx_tim.c ****   else if (TMRx == TMR15)
 212:./lib/src/at32f4xx_tim.c ****   {
 213:./lib/src/at32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2PERIPH_TMR15, ENABLE);
 214:./lib/src/at32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2PERIPH_TMR15, DISABLE);
 215:./lib/src/at32f4xx_tim.c ****   }
 216:./lib/src/at32f4xx_tim.c ****   else if (TMRx == TMR16)
 217:./lib/src/at32f4xx_tim.c ****   {
 218:./lib/src/at32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2PERIPH_TMR16, ENABLE);
 219:./lib/src/at32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2PERIPH_TMR16, DISABLE);
 220:./lib/src/at32f4xx_tim.c ****   }
 221:./lib/src/at32f4xx_tim.c ****   else if (TMRx == TMR17)
 222:./lib/src/at32f4xx_tim.c ****   {
 223:./lib/src/at32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2PERIPH_TMR17, ENABLE);
 224:./lib/src/at32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2PERIPH_TMR17, DISABLE);
 225:./lib/src/at32f4xx_tim.c ****   }
 226:./lib/src/at32f4xx_tim.c **** #endif
 227:./lib/src/at32f4xx_tim.c **** }
 228:./lib/src/at32f4xx_tim.c **** 
 229:./lib/src/at32f4xx_tim.c **** /**
 230:./lib/src/at32f4xx_tim.c ****   * @brief  Initializes the TMRx Time Base Unit peripheral according to
 231:./lib/src/at32f4xx_tim.c ****   *         the specified parameters in the TMR_TimeBaseInitStruct.
 232:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1 to 15 to select the TMR peripheral.
 233:./lib/src/at32f4xx_tim.c ****   * @param  TMR_TimeBaseInitStruct: pointer to a TMR_TimerBaseInitType
 234:./lib/src/at32f4xx_tim.c ****   *         structure that contains the configuration information for the
 235:./lib/src/at32f4xx_tim.c ****   *         specified TMR peripheral.
 236:./lib/src/at32f4xx_tim.c ****   * @retval None
 237:./lib/src/at32f4xx_tim.c ****   */
 238:./lib/src/at32f4xx_tim.c **** void TMR_TimeBaseInit(TMR_Type* TMRx, TMR_TimerBaseInitType* TMR_TimeBaseInitStruct)
 239:./lib/src/at32f4xx_tim.c **** {
 240:./lib/src/at32f4xx_tim.c ****   uint16_t tmpcr1 = 0;
 241:./lib/src/at32f4xx_tim.c **** 
 242:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 243:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_ALL_PERIPH(TMRx));
 244:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_COUNTER_DIR(TMR_TimeBaseInitStruct->TMR_CounterMode));
 245:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_CKD_DIV(TMR_TimeBaseInitStruct->TMR_ClockDivision));
 246:./lib/src/at32f4xx_tim.c **** 
 247:./lib/src/at32f4xx_tim.c ****   tmpcr1 = TMRx->CTRL1;
 248:./lib/src/at32f4xx_tim.c **** 
 249:./lib/src/at32f4xx_tim.c ****   if((TMRx == TMR1) || 
 250:./lib/src/at32f4xx_tim.c **** #if !defined (AT32F421xx)
 251:./lib/src/at32f4xx_tim.c ****      (TMRx == TMR2) || (TMRx == TMR4) || (TMRx == TMR5) ||
 252:./lib/src/at32f4xx_tim.c **** #endif
 253:./lib/src/at32f4xx_tim.c **** 
 254:./lib/src/at32f4xx_tim.c **** #if !defined (AT32F415xx) && !defined (AT32F421xx)
 255:./lib/src/at32f4xx_tim.c ****      (TMRx == TMR8) ||
 256:./lib/src/at32f4xx_tim.c **** #endif
 257:./lib/src/at32f4xx_tim.c **** #if defined (AT32F403xx)
 258:./lib/src/at32f4xx_tim.c ****      (TMRx == TMR15) ||
ARM GAS  /tmp/ccmYaJiD.s 			page 6


 259:./lib/src/at32f4xx_tim.c **** #endif
 260:./lib/src/at32f4xx_tim.c **** #if defined (AT32F421xx)
 261:./lib/src/at32f4xx_tim.c ****      (TMRx == TMR14) || (TMRx == TMR15) || (TMRx == TMR16) || (TMRx == TMR17) ||
 262:./lib/src/at32f4xx_tim.c **** #endif
 263:./lib/src/at32f4xx_tim.c ****       (TMRx == TMR3))
 264:./lib/src/at32f4xx_tim.c ****   {
 265:./lib/src/at32f4xx_tim.c ****     /* Select the Counter Mode */
 266:./lib/src/at32f4xx_tim.c ****     tmpcr1 &= (uint16_t)(~((uint16_t)(TMR_CTRL1_DIR | TMR_CTRL1_CMSEL)));
 267:./lib/src/at32f4xx_tim.c ****     tmpcr1 |= (uint32_t)TMR_TimeBaseInitStruct->TMR_CounterMode;
 268:./lib/src/at32f4xx_tim.c ****   }
 269:./lib/src/at32f4xx_tim.c **** 
 270:./lib/src/at32f4xx_tim.c **** #ifdef AT32F403xx
 271:./lib/src/at32f4xx_tim.c ****   if((TMRx != TMR6) && (TMRx != TMR7))
 272:./lib/src/at32f4xx_tim.c ****   {
 273:./lib/src/at32f4xx_tim.c ****     /* Set the clock division */
 274:./lib/src/at32f4xx_tim.c ****     tmpcr1 &= (uint16_t)(~((uint16_t)TMR_CTRL1_CLKDIV));
 275:./lib/src/at32f4xx_tim.c ****     tmpcr1 |= (uint32_t)TMR_TimeBaseInitStruct->TMR_ClockDivision;
 276:./lib/src/at32f4xx_tim.c ****   }
 277:./lib/src/at32f4xx_tim.c **** #endif
 278:./lib/src/at32f4xx_tim.c ****   
 279:./lib/src/at32f4xx_tim.c **** #ifdef AT32F421xx
 280:./lib/src/at32f4xx_tim.c ****   if(TMRx != TMR6)
 281:./lib/src/at32f4xx_tim.c ****   {
 282:./lib/src/at32f4xx_tim.c ****     /* Set the clock division */
 283:./lib/src/at32f4xx_tim.c ****     tmpcr1 &= (uint16_t)(~((uint16_t)TMR_CTRL1_CLKDIV));
 284:./lib/src/at32f4xx_tim.c ****     tmpcr1 |= (uint32_t)TMR_TimeBaseInitStruct->TMR_ClockDivision;
 285:./lib/src/at32f4xx_tim.c ****   }
 286:./lib/src/at32f4xx_tim.c **** #endif
 287:./lib/src/at32f4xx_tim.c **** 
 288:./lib/src/at32f4xx_tim.c ****   TMRx->CTRL1 = tmpcr1;
 289:./lib/src/at32f4xx_tim.c **** 
 290:./lib/src/at32f4xx_tim.c ****   /* Set the Autoreload value */
 291:./lib/src/at32f4xx_tim.c ****   TMRx->AR = TMR_TimeBaseInitStruct->TMR_Period ;
 292:./lib/src/at32f4xx_tim.c **** 
 293:./lib/src/at32f4xx_tim.c ****   /* Set the Prescaler value */
 294:./lib/src/at32f4xx_tim.c ****   TMRx->DIV = TMR_TimeBaseInitStruct->TMR_DIV;
 295:./lib/src/at32f4xx_tim.c **** 
 296:./lib/src/at32f4xx_tim.c **** #ifdef AT32F415xx
 297:./lib/src/at32f4xx_tim.c **** 	if (TMRx == TMR1)
 298:./lib/src/at32f4xx_tim.c **** #elif defined AT32F413xx
 299:./lib/src/at32f4xx_tim.c ****     if ((TMRx == TMR1) || (TMRx == TMR8))
 300:./lib/src/at32f4xx_tim.c **** #elif defined AT32F403xx
 301:./lib/src/at32f4xx_tim.c ****     if ((TMRx == TMR1) || (TMRx == TMR8) || (TMRx == TMR15))
 302:./lib/src/at32f4xx_tim.c **** #elif defined AT32F421xx
 303:./lib/src/at32f4xx_tim.c ****     if ((TMRx == TMR1) || (TMRx == TMR16) || (TMRx == TMR17))
 304:./lib/src/at32f4xx_tim.c **** #endif
 305:./lib/src/at32f4xx_tim.c ****   {
 306:./lib/src/at32f4xx_tim.c ****     /* Set the Repetition Counter value */
 307:./lib/src/at32f4xx_tim.c ****     TMRx->RC = TMR_TimeBaseInitStruct->TMR_RepetitionCounter;
 308:./lib/src/at32f4xx_tim.c ****   }
 309:./lib/src/at32f4xx_tim.c **** 
 310:./lib/src/at32f4xx_tim.c ****   /* Generate an update event to reload the Prescaler and the Repetition counter
 311:./lib/src/at32f4xx_tim.c ****      values immediately */
 312:./lib/src/at32f4xx_tim.c ****   TMRx->EVEG = TMR_DIVReloadMode_Immediate;
 313:./lib/src/at32f4xx_tim.c **** }
 314:./lib/src/at32f4xx_tim.c **** 
 315:./lib/src/at32f4xx_tim.c **** /**
ARM GAS  /tmp/ccmYaJiD.s 			page 7


 316:./lib/src/at32f4xx_tim.c ****   * @brief  Initializes the TIMx Plus Mode according to the specified
 317:./lib/src/at32f4xx_tim.c ****   *         parameters.
 318:./lib/src/at32f4xx_tim.c ****   * @param  TIMx: where x can be  2 or 5 to select the TIM peripheral.
 319:./lib/src/at32f4xx_tim.c ****   * @param  TIMx_PLUS_MODE_STATE: eable or disable the plus mode
 320:./lib/src/at32f4xx_tim.c ****   * @ex	    TMR_Plus_Mode_Enable
 321:./lib/src/at32f4xx_tim.c ****   *         TMR_Plus_Mode_Disable	
 322:./lib/src/at32f4xx_tim.c ****   * @retval None
 323:./lib/src/at32f4xx_tim.c ****   */
 324:./lib/src/at32f4xx_tim.c **** #if !defined (AT32F421xx)
 325:./lib/src/at32f4xx_tim.c **** void TMR_SelectPlusMode(TMR_Type* TMRx, uint16_t TMRx_PLUS_MODE_STATE)
 326:./lib/src/at32f4xx_tim.c **** {
 327:./lib/src/at32f4xx_tim.c **** 	/* Check the parameters */
 328:./lib/src/at32f4xx_tim.c ****     assert_param(IS_TMR_PLUSMODE_PERIPH(TMRx));
 329:./lib/src/at32f4xx_tim.c **** 	assert_param(IS_TMR_PLUS_MODE_STATE(TMRx_PLUS_MODE_STATE));
 330:./lib/src/at32f4xx_tim.c **** 	/*Config TIMx plus mode*/
 331:./lib/src/at32f4xx_tim.c **** 	if((TMRx == TMR2) || (TMRx == TMR5))
 332:./lib/src/at32f4xx_tim.c **** 	{
 333:./lib/src/at32f4xx_tim.c **** 		/*Enable*/
 334:./lib/src/at32f4xx_tim.c **** 		if(TMRx_PLUS_MODE_STATE)
 335:./lib/src/at32f4xx_tim.c **** 		{
 336:./lib/src/at32f4xx_tim.c **** 			TMRx->CTRL1 &= (uint16_t)(~((uint16_t)TMR_Plus_Mode_Enable));
 337:./lib/src/at32f4xx_tim.c **** 			TMRx->CTRL1 |= TMRx_PLUS_MODE_STATE;
 338:./lib/src/at32f4xx_tim.c **** 		}
 339:./lib/src/at32f4xx_tim.c **** 		/*Disable*/
 340:./lib/src/at32f4xx_tim.c **** 		else
 341:./lib/src/at32f4xx_tim.c **** 		{
 342:./lib/src/at32f4xx_tim.c **** 			TMRx->CTRL1 &= (uint16_t)(~((uint16_t)TMR_Plus_Mode_Enable));
 343:./lib/src/at32f4xx_tim.c **** 			TMRx->CTRL1 |= TMRx_PLUS_MODE_STATE;
 344:./lib/src/at32f4xx_tim.c **** 		}
 345:./lib/src/at32f4xx_tim.c **** 	}
 346:./lib/src/at32f4xx_tim.c **** }
 347:./lib/src/at32f4xx_tim.c **** #endif
 348:./lib/src/at32f4xx_tim.c **** 
 349:./lib/src/at32f4xx_tim.c **** 
 350:./lib/src/at32f4xx_tim.c **** /**
 351:./lib/src/at32f4xx_tim.c ****   * @brief  Initializes the TMRx Channel1 according to the specified
 352:./lib/src/at32f4xx_tim.c ****   *         parameters in the TMR_OCInitStruct.
 353:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be  1 to 15 except 6 and 7 to select the TMR peripheral.
 354:./lib/src/at32f4xx_tim.c ****   * @param  TMR_OCInitStruct: pointer to a TMR_OCInitType structure
 355:./lib/src/at32f4xx_tim.c ****   *         that contains the configuration information for the specified TMR peripheral.
 356:./lib/src/at32f4xx_tim.c ****   * @retval None
 357:./lib/src/at32f4xx_tim.c ****   */
 358:./lib/src/at32f4xx_tim.c **** void TMR_OC1Init(TMR_Type* TMRx, TMR_OCInitType* TMR_OCInitStruct)
 359:./lib/src/at32f4xx_tim.c **** {
 360:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 361:./lib/src/at32f4xx_tim.c **** 
 362:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 363:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST8_PERIPH(TMRx));
 364:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OC_MODE(TMR_OCInitStruct->TMR_OCMode));
 365:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OUTPUT_STATE(TMR_OCInitStruct->TMR_OutputState));
 366:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OC_POLARITY(TMR_OCInitStruct->TMR_OCPolarity));
 367:./lib/src/at32f4xx_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
 368:./lib/src/at32f4xx_tim.c ****   TMRx->CCE &= (uint16_t)(~(uint16_t)TMR_CCE_C1EN);
 369:./lib/src/at32f4xx_tim.c ****   /* Get the TMRx CCE register value */
 370:./lib/src/at32f4xx_tim.c ****   tmpccer = TMRx->CCE;
 371:./lib/src/at32f4xx_tim.c ****   /* Get the TMRx CR2 register value */
 372:./lib/src/at32f4xx_tim.c ****   tmpcr2 =  TMRx->CTRL2;
ARM GAS  /tmp/ccmYaJiD.s 			page 8


 373:./lib/src/at32f4xx_tim.c **** 
 374:./lib/src/at32f4xx_tim.c ****   /* Get the TMRx CCMR1 register value */
 375:./lib/src/at32f4xx_tim.c ****   tmpccmrx = TMRx->CCM1;
 376:./lib/src/at32f4xx_tim.c **** 
 377:./lib/src/at32f4xx_tim.c ****   /* Reset the Output Compare Mode Bits */
 378:./lib/src/at32f4xx_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TMR_CCM1_OC1MODE));
 379:./lib/src/at32f4xx_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TMR_CCM1_C1SEL));
 380:./lib/src/at32f4xx_tim.c **** 
 381:./lib/src/at32f4xx_tim.c ****   /* Select the Output Compare Mode */
 382:./lib/src/at32f4xx_tim.c ****   tmpccmrx |= TMR_OCInitStruct->TMR_OCMode;
 383:./lib/src/at32f4xx_tim.c **** 
 384:./lib/src/at32f4xx_tim.c ****   /* Reset the Output Polarity level */
 385:./lib/src/at32f4xx_tim.c ****   tmpccer &= (uint16_t)(~((uint16_t)TMR_CCE_C1P));
 386:./lib/src/at32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 387:./lib/src/at32f4xx_tim.c ****   tmpccer |= TMR_OCInitStruct->TMR_OCPolarity;
 388:./lib/src/at32f4xx_tim.c **** 
 389:./lib/src/at32f4xx_tim.c ****   /* Set the Output State */
 390:./lib/src/at32f4xx_tim.c ****   tmpccer |= TMR_OCInitStruct->TMR_OutputState;
 391:./lib/src/at32f4xx_tim.c **** 
 392:./lib/src/at32f4xx_tim.c **** #ifdef AT32F415xx
 393:./lib/src/at32f4xx_tim.c **** 	if (TMRx == TMR1)
 394:./lib/src/at32f4xx_tim.c **** #elif defined AT32F413xx
 395:./lib/src/at32f4xx_tim.c ****     if ((TMRx == TMR1) || (TMRx == TMR8))
 396:./lib/src/at32f4xx_tim.c **** #elif defined AT32F403xx
 397:./lib/src/at32f4xx_tim.c ****     if ((TMRx == TMR1) || (TMRx == TMR8) || (TMRx == TMR15))
 398:./lib/src/at32f4xx_tim.c **** #elif defined AT32F421xx
 399:./lib/src/at32f4xx_tim.c ****     if ((TMRx == TMR1) || (TMRx == TMR3) || (TMRx == TMR14) || (TMRx == TMR15) || (TMRx == TMR16) |
 400:./lib/src/at32f4xx_tim.c **** #endif  
 401:./lib/src/at32f4xx_tim.c ****   {
 402:./lib/src/at32f4xx_tim.c ****     assert_param(IS_TMR_OUTPUTN_STATE(TMR_OCInitStruct->TMR_OutputNState));
 403:./lib/src/at32f4xx_tim.c ****     assert_param(IS_TMR_OCN_POLARITY(TMR_OCInitStruct->TMR_OCNPolarity));
 404:./lib/src/at32f4xx_tim.c ****     assert_param(IS_TMR_OCNIDLE_STATE(TMR_OCInitStruct->TMR_OCNIdleState));
 405:./lib/src/at32f4xx_tim.c ****     assert_param(IS_TMR_OCIDLE_STATE(TMR_OCInitStruct->TMR_OCIdleState));
 406:./lib/src/at32f4xx_tim.c **** 
 407:./lib/src/at32f4xx_tim.c ****     /* Reset the Output N Polarity level */
 408:./lib/src/at32f4xx_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TMR_CCE_C1NP));
 409:./lib/src/at32f4xx_tim.c ****     /* Set the Output N Polarity */
 410:./lib/src/at32f4xx_tim.c ****     tmpccer |= TMR_OCInitStruct->TMR_OCNPolarity;
 411:./lib/src/at32f4xx_tim.c **** 
 412:./lib/src/at32f4xx_tim.c ****     /* Reset the Output N State */
 413:./lib/src/at32f4xx_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TMR_CCE_C1NEN));
 414:./lib/src/at32f4xx_tim.c ****     /* Set the Output N State */
 415:./lib/src/at32f4xx_tim.c ****     tmpccer |= TMR_OCInitStruct->TMR_OutputNState;
 416:./lib/src/at32f4xx_tim.c **** 
 417:./lib/src/at32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 418:./lib/src/at32f4xx_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TMR_CTRL2_OC1IS));
 419:./lib/src/at32f4xx_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TMR_CTRL2_OC1NIS));
 420:./lib/src/at32f4xx_tim.c **** 
 421:./lib/src/at32f4xx_tim.c ****     /* Set the Output Idle state */
 422:./lib/src/at32f4xx_tim.c ****     tmpcr2 |= TMR_OCInitStruct->TMR_OCIdleState;
 423:./lib/src/at32f4xx_tim.c ****     /* Set the Output N Idle state */
 424:./lib/src/at32f4xx_tim.c ****     tmpcr2 |= TMR_OCInitStruct->TMR_OCNIdleState;
 425:./lib/src/at32f4xx_tim.c ****   }
 426:./lib/src/at32f4xx_tim.c **** 
 427:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CR2 */
 428:./lib/src/at32f4xx_tim.c ****   TMRx->CTRL2 = tmpcr2;
 429:./lib/src/at32f4xx_tim.c **** 
ARM GAS  /tmp/ccmYaJiD.s 			page 9


 430:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR1 */
 431:./lib/src/at32f4xx_tim.c ****   TMRx->CCM1 = tmpccmrx;
 432:./lib/src/at32f4xx_tim.c **** 
 433:./lib/src/at32f4xx_tim.c ****   /* Set the Capture Compare Register value */
 434:./lib/src/at32f4xx_tim.c ****   TMRx->CC1 = TMR_OCInitStruct->TMR_Pulse;
 435:./lib/src/at32f4xx_tim.c **** 
 436:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCE */
 437:./lib/src/at32f4xx_tim.c ****   TMRx->CCE = tmpccer;
 438:./lib/src/at32f4xx_tim.c **** }
 439:./lib/src/at32f4xx_tim.c **** 
 440:./lib/src/at32f4xx_tim.c **** /**
 441:./lib/src/at32f4xx_tim.c ****   * @brief  Initializes the TMRx Channel2 according to the specified
 442:./lib/src/at32f4xx_tim.c ****   *         parameters in the TMR_OCInitStruct.
 443:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select
 444:./lib/src/at32f4xx_tim.c ****   *         the TMR peripheral.
 445:./lib/src/at32f4xx_tim.c ****   * @param  TMR_OCInitStruct: pointer to a TMR_OCInitType structure
 446:./lib/src/at32f4xx_tim.c ****   *         that contains the configuration information for the specified TMR peripheral.
 447:./lib/src/at32f4xx_tim.c ****   * @retval None
 448:./lib/src/at32f4xx_tim.c ****   */
 449:./lib/src/at32f4xx_tim.c **** void TMR_OC2Init(TMR_Type* TMRx, TMR_OCInitType* TMR_OCInitStruct)
 450:./lib/src/at32f4xx_tim.c **** {
 451:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 452:./lib/src/at32f4xx_tim.c **** 
 453:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 454:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST6_PERIPH(TMRx));
 455:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OC_MODE(TMR_OCInitStruct->TMR_OCMode));
 456:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OUTPUT_STATE(TMR_OCInitStruct->TMR_OutputState));
 457:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OC_POLARITY(TMR_OCInitStruct->TMR_OCPolarity));
 458:./lib/src/at32f4xx_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
 459:./lib/src/at32f4xx_tim.c ****   TMRx->CCE &= (uint16_t)(~((uint16_t)TMR_CCE_C2EN));
 460:./lib/src/at32f4xx_tim.c **** 
 461:./lib/src/at32f4xx_tim.c ****   /* Get the TMRx CCE register value */
 462:./lib/src/at32f4xx_tim.c ****   tmpccer = TMRx->CCE;
 463:./lib/src/at32f4xx_tim.c ****   /* Get the TMRx CR2 register value */
 464:./lib/src/at32f4xx_tim.c ****   tmpcr2 =  TMRx->CTRL2;
 465:./lib/src/at32f4xx_tim.c **** 
 466:./lib/src/at32f4xx_tim.c ****   /* Get the TMRx CCMR1 register value */
 467:./lib/src/at32f4xx_tim.c ****   tmpccmrx = TMRx->CCM1;
 468:./lib/src/at32f4xx_tim.c **** 
 469:./lib/src/at32f4xx_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 470:./lib/src/at32f4xx_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TMR_CCM1_OC2MODE));
 471:./lib/src/at32f4xx_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TMR_CCM1_C2SEL));
 472:./lib/src/at32f4xx_tim.c **** 
 473:./lib/src/at32f4xx_tim.c ****   /* Select the Output Compare Mode */
 474:./lib/src/at32f4xx_tim.c ****   tmpccmrx |= (uint16_t)(TMR_OCInitStruct->TMR_OCMode << 8);
 475:./lib/src/at32f4xx_tim.c **** 
 476:./lib/src/at32f4xx_tim.c ****   /* Reset the Output Polarity level */
 477:./lib/src/at32f4xx_tim.c ****   tmpccer &= (uint16_t)(~((uint16_t)TMR_CCE_C2P));
 478:./lib/src/at32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 479:./lib/src/at32f4xx_tim.c ****   tmpccer |= (uint16_t)(TMR_OCInitStruct->TMR_OCPolarity << 4);
 480:./lib/src/at32f4xx_tim.c **** 
 481:./lib/src/at32f4xx_tim.c ****   /* Set the Output State */
 482:./lib/src/at32f4xx_tim.c ****   tmpccer |= (uint16_t)(TMR_OCInitStruct->TMR_OutputState << 4);
 483:./lib/src/at32f4xx_tim.c **** 
 484:./lib/src/at32f4xx_tim.c **** #ifdef AT32F415xx
 485:./lib/src/at32f4xx_tim.c **** 	if (TMRx == TMR1)
 486:./lib/src/at32f4xx_tim.c **** #elif defined AT32F413xx
ARM GAS  /tmp/ccmYaJiD.s 			page 10


 487:./lib/src/at32f4xx_tim.c ****     if ((TMRx == TMR1) || (TMRx == TMR8))
 488:./lib/src/at32f4xx_tim.c **** #elif defined AT32F403xx
 489:./lib/src/at32f4xx_tim.c ****     if ((TMRx == TMR1) || (TMRx == TMR8) || (TMRx == TMR15))
 490:./lib/src/at32f4xx_tim.c **** #elif defined AT32F421xx
 491:./lib/src/at32f4xx_tim.c ****     if ((TMRx == TMR1) || (TMRx == TMR3) || (TMRx == TMR15))
 492:./lib/src/at32f4xx_tim.c **** #endif
 493:./lib/src/at32f4xx_tim.c ****   {
 494:./lib/src/at32f4xx_tim.c ****     assert_param(IS_TMR_OUTPUTN_STATE(TMR_OCInitStruct->TMR_OutputNState));
 495:./lib/src/at32f4xx_tim.c ****     assert_param(IS_TMR_OCN_POLARITY(TMR_OCInitStruct->TMR_OCNPolarity));
 496:./lib/src/at32f4xx_tim.c ****     assert_param(IS_TMR_OCNIDLE_STATE(TMR_OCInitStruct->TMR_OCNIdleState));
 497:./lib/src/at32f4xx_tim.c ****     assert_param(IS_TMR_OCIDLE_STATE(TMR_OCInitStruct->TMR_OCIdleState));
 498:./lib/src/at32f4xx_tim.c **** 
 499:./lib/src/at32f4xx_tim.c ****     /* Reset the Output N Polarity level */
 500:./lib/src/at32f4xx_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TMR_CCE_C2NP));
 501:./lib/src/at32f4xx_tim.c ****     /* Set the Output N Polarity */
 502:./lib/src/at32f4xx_tim.c ****     tmpccer |= (uint16_t)(TMR_OCInitStruct->TMR_OCNPolarity << 4);
 503:./lib/src/at32f4xx_tim.c **** 
 504:./lib/src/at32f4xx_tim.c ****     /* Reset the Output N State */
 505:./lib/src/at32f4xx_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TMR_CCE_C2NEN));
 506:./lib/src/at32f4xx_tim.c ****     /* Set the Output N State */
 507:./lib/src/at32f4xx_tim.c ****     tmpccer |= (uint16_t)(TMR_OCInitStruct->TMR_OutputNState << 4);
 508:./lib/src/at32f4xx_tim.c **** 
 509:./lib/src/at32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 510:./lib/src/at32f4xx_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TMR_CTRL2_OC2IS));
 511:./lib/src/at32f4xx_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TMR_CTRL2_OC2NIS));
 512:./lib/src/at32f4xx_tim.c **** 
 513:./lib/src/at32f4xx_tim.c ****     /* Set the Output Idle state */
 514:./lib/src/at32f4xx_tim.c ****     tmpcr2 |= (uint16_t)(TMR_OCInitStruct->TMR_OCIdleState << 2);
 515:./lib/src/at32f4xx_tim.c ****     /* Set the Output N Idle state */
 516:./lib/src/at32f4xx_tim.c ****     tmpcr2 |= (uint16_t)(TMR_OCInitStruct->TMR_OCNIdleState << 2);
 517:./lib/src/at32f4xx_tim.c ****   }
 518:./lib/src/at32f4xx_tim.c **** 
 519:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CR2 */
 520:./lib/src/at32f4xx_tim.c ****   TMRx->CTRL2 = tmpcr2;
 521:./lib/src/at32f4xx_tim.c **** 
 522:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR1 */
 523:./lib/src/at32f4xx_tim.c ****   TMRx->CCM1 = tmpccmrx;
 524:./lib/src/at32f4xx_tim.c **** 
 525:./lib/src/at32f4xx_tim.c ****   /* Set the Capture Compare Register value */
 526:./lib/src/at32f4xx_tim.c ****   TMRx->CC2 = TMR_OCInitStruct->TMR_Pulse;
 527:./lib/src/at32f4xx_tim.c **** 
 528:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCE */
 529:./lib/src/at32f4xx_tim.c ****   TMRx->CCE = tmpccer;
 530:./lib/src/at32f4xx_tim.c **** }
 531:./lib/src/at32f4xx_tim.c **** 
 532:./lib/src/at32f4xx_tim.c **** /**
 533:./lib/src/at32f4xx_tim.c ****   * @brief  Initializes the TMRx Channel3 according to the specified
 534:./lib/src/at32f4xx_tim.c ****   *         parameters in the TMR_OCInitStruct.
 535:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be  1, 2, 3, 4, 5 or 8 to select the TMR peripheral.
 536:./lib/src/at32f4xx_tim.c ****   * @param  TMR_OCInitStruct: pointer to a TMR_OCInitType structure
 537:./lib/src/at32f4xx_tim.c ****   *         that contains the configuration information for the specified TMR peripheral.
 538:./lib/src/at32f4xx_tim.c ****   * @retval None
 539:./lib/src/at32f4xx_tim.c ****   */
 540:./lib/src/at32f4xx_tim.c **** void TMR_OC3Init(TMR_Type* TMRx, TMR_OCInitType* TMR_OCInitStruct)
 541:./lib/src/at32f4xx_tim.c **** {
 542:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 543:./lib/src/at32f4xx_tim.c **** 
ARM GAS  /tmp/ccmYaJiD.s 			page 11


 544:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 545:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST3_PERIPH(TMRx));
 546:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OC_MODE(TMR_OCInitStruct->TMR_OCMode));
 547:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OUTPUT_STATE(TMR_OCInitStruct->TMR_OutputState));
 548:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OC_POLARITY(TMR_OCInitStruct->TMR_OCPolarity));
 549:./lib/src/at32f4xx_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
 550:./lib/src/at32f4xx_tim.c ****   TMRx->CCE &= (uint16_t)(~((uint16_t)TMR_CCE_C3EN));
 551:./lib/src/at32f4xx_tim.c **** 
 552:./lib/src/at32f4xx_tim.c ****   /* Get the TMRx CCE register value */
 553:./lib/src/at32f4xx_tim.c ****   tmpccer = TMRx->CCE;
 554:./lib/src/at32f4xx_tim.c ****   /* Get the TMRx CR2 register value */
 555:./lib/src/at32f4xx_tim.c ****   tmpcr2 =  TMRx->CTRL2;
 556:./lib/src/at32f4xx_tim.c **** 
 557:./lib/src/at32f4xx_tim.c ****   /* Get the TMRx CCMR2 register value */
 558:./lib/src/at32f4xx_tim.c ****   tmpccmrx = TMRx->CCM2;
 559:./lib/src/at32f4xx_tim.c **** 
 560:./lib/src/at32f4xx_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 561:./lib/src/at32f4xx_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TMR_CCM2_OC3MODE));
 562:./lib/src/at32f4xx_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TMR_CCM2_C3SEL));
 563:./lib/src/at32f4xx_tim.c ****   /* Select the Output Compare Mode */
 564:./lib/src/at32f4xx_tim.c ****   tmpccmrx |= TMR_OCInitStruct->TMR_OCMode;
 565:./lib/src/at32f4xx_tim.c **** 
 566:./lib/src/at32f4xx_tim.c ****   /* Reset the Output Polarity level */
 567:./lib/src/at32f4xx_tim.c ****   tmpccer &= (uint16_t)(~((uint16_t)TMR_CCE_C3P));
 568:./lib/src/at32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 569:./lib/src/at32f4xx_tim.c ****   tmpccer |= (uint16_t)(TMR_OCInitStruct->TMR_OCPolarity << 8);
 570:./lib/src/at32f4xx_tim.c **** 
 571:./lib/src/at32f4xx_tim.c ****   /* Set the Output State */
 572:./lib/src/at32f4xx_tim.c ****   tmpccer |= (uint16_t)(TMR_OCInitStruct->TMR_OutputState << 8);
 573:./lib/src/at32f4xx_tim.c **** 
 574:./lib/src/at32f4xx_tim.c **** #ifdef AT32F415xx
 575:./lib/src/at32f4xx_tim.c **** 	if (TMRx == TMR1)
 576:./lib/src/at32f4xx_tim.c **** #elif defined AT32F413xx
 577:./lib/src/at32f4xx_tim.c ****     if ((TMRx == TMR1) || (TMRx == TMR8))
 578:./lib/src/at32f4xx_tim.c **** #elif defined AT32F403xx
 579:./lib/src/at32f4xx_tim.c ****     if ((TMRx == TMR1) || (TMRx == TMR8) || (TMRx == TMR15))
 580:./lib/src/at32f4xx_tim.c **** #elif defined AT32F421xx
 581:./lib/src/at32f4xx_tim.c ****     if ((TMRx == TMR1) || (TMRx == TMR3))
 582:./lib/src/at32f4xx_tim.c **** #endif
 583:./lib/src/at32f4xx_tim.c ****   {
 584:./lib/src/at32f4xx_tim.c ****     assert_param(IS_TMR_OUTPUTN_STATE(TMR_OCInitStruct->TMR_OutputNState));
 585:./lib/src/at32f4xx_tim.c ****     assert_param(IS_TMR_OCN_POLARITY(TMR_OCInitStruct->TMR_OCNPolarity));
 586:./lib/src/at32f4xx_tim.c ****     assert_param(IS_TMR_OCNIDLE_STATE(TMR_OCInitStruct->TMR_OCNIdleState));
 587:./lib/src/at32f4xx_tim.c ****     assert_param(IS_TMR_OCIDLE_STATE(TMR_OCInitStruct->TMR_OCIdleState));
 588:./lib/src/at32f4xx_tim.c **** 
 589:./lib/src/at32f4xx_tim.c ****     /* Reset the Output N Polarity level */
 590:./lib/src/at32f4xx_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TMR_CCE_C3NP));
 591:./lib/src/at32f4xx_tim.c ****     /* Set the Output N Polarity */
 592:./lib/src/at32f4xx_tim.c ****     tmpccer |= (uint16_t)(TMR_OCInitStruct->TMR_OCNPolarity << 8);
 593:./lib/src/at32f4xx_tim.c ****     /* Reset the Output N State */
 594:./lib/src/at32f4xx_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TMR_CCE_C3NEN));
 595:./lib/src/at32f4xx_tim.c **** 
 596:./lib/src/at32f4xx_tim.c ****     /* Set the Output N State */
 597:./lib/src/at32f4xx_tim.c ****     tmpccer |= (uint16_t)(TMR_OCInitStruct->TMR_OutputNState << 8);
 598:./lib/src/at32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 599:./lib/src/at32f4xx_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TMR_CTRL2_OC3IS));
 600:./lib/src/at32f4xx_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TMR_CTRL2_OC3NIS));
ARM GAS  /tmp/ccmYaJiD.s 			page 12


 601:./lib/src/at32f4xx_tim.c ****     /* Set the Output Idle state */
 602:./lib/src/at32f4xx_tim.c ****     tmpcr2 |= (uint16_t)(TMR_OCInitStruct->TMR_OCIdleState << 4);
 603:./lib/src/at32f4xx_tim.c ****     /* Set the Output N Idle state */
 604:./lib/src/at32f4xx_tim.c ****     tmpcr2 |= (uint16_t)(TMR_OCInitStruct->TMR_OCNIdleState << 4);
 605:./lib/src/at32f4xx_tim.c ****   }
 606:./lib/src/at32f4xx_tim.c **** 
 607:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CR2 */
 608:./lib/src/at32f4xx_tim.c ****   TMRx->CTRL2 = tmpcr2;
 609:./lib/src/at32f4xx_tim.c **** 
 610:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR2 */
 611:./lib/src/at32f4xx_tim.c ****   TMRx->CCM2 = tmpccmrx;
 612:./lib/src/at32f4xx_tim.c **** 
 613:./lib/src/at32f4xx_tim.c ****   /* Set the Capture Compare Register value */
 614:./lib/src/at32f4xx_tim.c ****   TMRx->CC3 = TMR_OCInitStruct->TMR_Pulse;
 615:./lib/src/at32f4xx_tim.c **** 
 616:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCE */
 617:./lib/src/at32f4xx_tim.c ****   TMRx->CCE = tmpccer;
 618:./lib/src/at32f4xx_tim.c **** }
 619:./lib/src/at32f4xx_tim.c **** 
 620:./lib/src/at32f4xx_tim.c **** /**
 621:./lib/src/at32f4xx_tim.c ****   * @brief  Initializes the TMRx Channel4 according to the specified
 622:./lib/src/at32f4xx_tim.c ****   *         parameters in the TMR_OCInitStruct.
 623:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be  1, 2, 3, 4, 5 or 8 to select the TMR peripheral.
 624:./lib/src/at32f4xx_tim.c ****   * @param  TMR_OCInitStruct: pointer to a TMR_OCInitType structure
 625:./lib/src/at32f4xx_tim.c ****   *         that contains the configuration information for the specified TMR peripheral.
 626:./lib/src/at32f4xx_tim.c ****   * @retval None
 627:./lib/src/at32f4xx_tim.c ****   */
 628:./lib/src/at32f4xx_tim.c **** void TMR_OC4Init(TMR_Type* TMRx, TMR_OCInitType* TMR_OCInitStruct)
 629:./lib/src/at32f4xx_tim.c **** {
 630:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 631:./lib/src/at32f4xx_tim.c **** 
 632:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 633:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST3_PERIPH(TMRx));
 634:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OC_MODE(TMR_OCInitStruct->TMR_OCMode));
 635:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OUTPUT_STATE(TMR_OCInitStruct->TMR_OutputState));
 636:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OC_POLARITY(TMR_OCInitStruct->TMR_OCPolarity));
 637:./lib/src/at32f4xx_tim.c ****   /* Disable the Channel 2: Reset the CC4E Bit */
 638:./lib/src/at32f4xx_tim.c ****   TMRx->CCE &= (uint16_t)(~((uint16_t)TMR_CCE_C4EN));
 639:./lib/src/at32f4xx_tim.c **** 
 640:./lib/src/at32f4xx_tim.c ****   /* Get the TMRx CCE register value */
 641:./lib/src/at32f4xx_tim.c ****   tmpccer = TMRx->CCE;
 642:./lib/src/at32f4xx_tim.c ****   /* Get the TMRx CR2 register value */
 643:./lib/src/at32f4xx_tim.c ****   tmpcr2 =  TMRx->CTRL2;
 644:./lib/src/at32f4xx_tim.c **** 
 645:./lib/src/at32f4xx_tim.c ****   /* Get the TMRx CCMR2 register value */
 646:./lib/src/at32f4xx_tim.c ****   tmpccmrx = TMRx->CCM2;
 647:./lib/src/at32f4xx_tim.c **** 
 648:./lib/src/at32f4xx_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 649:./lib/src/at32f4xx_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TMR_CCM2_OC4MODE));
 650:./lib/src/at32f4xx_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TMR_CCM2_CC4S));
 651:./lib/src/at32f4xx_tim.c **** 
 652:./lib/src/at32f4xx_tim.c ****   /* Select the Output Compare Mode */
 653:./lib/src/at32f4xx_tim.c ****   tmpccmrx |= (uint16_t)(TMR_OCInitStruct->TMR_OCMode << 8);
 654:./lib/src/at32f4xx_tim.c **** 
 655:./lib/src/at32f4xx_tim.c ****   /* Reset the Output Polarity level */
 656:./lib/src/at32f4xx_tim.c ****   tmpccer &= (uint16_t)(~((uint16_t)TMR_CCE_C4P));
 657:./lib/src/at32f4xx_tim.c ****   /* Set the Output Compare Polarity */
ARM GAS  /tmp/ccmYaJiD.s 			page 13


 658:./lib/src/at32f4xx_tim.c ****   tmpccer |= (uint16_t)(TMR_OCInitStruct->TMR_OCPolarity << 12);
 659:./lib/src/at32f4xx_tim.c **** 
 660:./lib/src/at32f4xx_tim.c ****   /* Set the Output State */
 661:./lib/src/at32f4xx_tim.c ****   tmpccer |= (uint16_t)(TMR_OCInitStruct->TMR_OutputState << 12);
 662:./lib/src/at32f4xx_tim.c **** 
 663:./lib/src/at32f4xx_tim.c **** #ifdef AT32F415xx
 664:./lib/src/at32f4xx_tim.c **** 	if (TMRx == TMR1)
 665:./lib/src/at32f4xx_tim.c **** #elif defined AT32F413xx
 666:./lib/src/at32f4xx_tim.c ****     if ((TMRx == TMR1) || (TMRx == TMR8))
 667:./lib/src/at32f4xx_tim.c **** #elif defined AT32F403xx
 668:./lib/src/at32f4xx_tim.c ****     if ((TMRx == TMR1) || (TMRx == TMR8) || (TMRx == TMR15))
 669:./lib/src/at32f4xx_tim.c **** #elif defined AT32F421xx
 670:./lib/src/at32f4xx_tim.c ****     if ((TMRx == TMR1) || (TMRx == TMR3))
 671:./lib/src/at32f4xx_tim.c **** #endif
 672:./lib/src/at32f4xx_tim.c ****   {
 673:./lib/src/at32f4xx_tim.c ****     assert_param(IS_TMR_OCIDLE_STATE(TMR_OCInitStruct->TMR_OCIdleState));
 674:./lib/src/at32f4xx_tim.c ****     /* Reset the Output Compare IDLE State */
 675:./lib/src/at32f4xx_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TMR_CTRL2_OC4IS));
 676:./lib/src/at32f4xx_tim.c ****     /* Set the Output Idle state */
 677:./lib/src/at32f4xx_tim.c ****     tmpcr2 |= (uint16_t)(TMR_OCInitStruct->TMR_OCIdleState << 6);
 678:./lib/src/at32f4xx_tim.c ****   }
 679:./lib/src/at32f4xx_tim.c **** 
 680:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CR2 */
 681:./lib/src/at32f4xx_tim.c ****   TMRx->CTRL2 = tmpcr2;
 682:./lib/src/at32f4xx_tim.c **** 
 683:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR2 */
 684:./lib/src/at32f4xx_tim.c ****   TMRx->CCM2 = tmpccmrx;
 685:./lib/src/at32f4xx_tim.c **** 
 686:./lib/src/at32f4xx_tim.c ****   /* Set the Capture Compare Register value */
 687:./lib/src/at32f4xx_tim.c ****   TMRx->CC4 = TMR_OCInitStruct->TMR_Pulse;
 688:./lib/src/at32f4xx_tim.c **** 
 689:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCE */
 690:./lib/src/at32f4xx_tim.c ****   TMRx->CCE = tmpccer;
 691:./lib/src/at32f4xx_tim.c **** }
 692:./lib/src/at32f4xx_tim.c **** 
 693:./lib/src/at32f4xx_tim.c **** /**
 694:./lib/src/at32f4xx_tim.c ****   * @brief  Initializes the TMR peripheral according to the specified
 695:./lib/src/at32f4xx_tim.c ****   *         parameters in the TMR_ICInitStruct.
 696:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be  1 to 15 except 6 and 7 to select the TMR peripheral.
 697:./lib/src/at32f4xx_tim.c ****   * @param  TMR_ICInitStruct: pointer to a TMR_ICInitType structure
 698:./lib/src/at32f4xx_tim.c ****   *         that contains the configuration information for the specified TMR peripheral.
 699:./lib/src/at32f4xx_tim.c ****   * @retval None
 700:./lib/src/at32f4xx_tim.c ****   */
 701:./lib/src/at32f4xx_tim.c **** void TMR_ICInit(TMR_Type* TMRx, TMR_ICInitType* TMR_ICInitStruct)
 702:./lib/src/at32f4xx_tim.c **** {
 703:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 704:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_CHANNEL(TMR_ICInitStruct->TMR_Channel));
 705:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_IC_SELECTION(TMR_ICInitStruct->TMR_ICSelection));
 706:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_IC_DIV(TMR_ICInitStruct->TMR_ICDIV));
 707:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_IC_FILTER(TMR_ICInitStruct->TMR_ICFilter));
 708:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_IC_POLARITY(TMR_ICInitStruct->TMR_ICPolarity));
 709:./lib/src/at32f4xx_tim.c **** 
 710:./lib/src/at32f4xx_tim.c ****   if (TMR_ICInitStruct->TMR_Channel == TMR_Channel_1)
 711:./lib/src/at32f4xx_tim.c ****   {
 712:./lib/src/at32f4xx_tim.c ****     assert_param(IS_TMR_LIST8_PERIPH(TMRx));
 713:./lib/src/at32f4xx_tim.c ****     /* TI1 Configuration */
 714:./lib/src/at32f4xx_tim.c ****     TI1_Config(TMRx, TMR_ICInitStruct->TMR_ICPolarity,
ARM GAS  /tmp/ccmYaJiD.s 			page 14


 715:./lib/src/at32f4xx_tim.c ****                TMR_ICInitStruct->TMR_ICSelection,
 716:./lib/src/at32f4xx_tim.c ****                TMR_ICInitStruct->TMR_ICFilter);
 717:./lib/src/at32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
 718:./lib/src/at32f4xx_tim.c ****     TMR_SetIC1DIV(TMRx, TMR_ICInitStruct->TMR_ICDIV);
 719:./lib/src/at32f4xx_tim.c ****   }
 720:./lib/src/at32f4xx_tim.c ****   else if (TMR_ICInitStruct->TMR_Channel == TMR_Channel_2)
 721:./lib/src/at32f4xx_tim.c ****   {
 722:./lib/src/at32f4xx_tim.c ****     assert_param(IS_TMR_LIST6_PERIPH(TMRx));
 723:./lib/src/at32f4xx_tim.c ****     /* TI2 Configuration */
 724:./lib/src/at32f4xx_tim.c ****     TI2_Config(TMRx, TMR_ICInitStruct->TMR_ICPolarity,
 725:./lib/src/at32f4xx_tim.c ****                TMR_ICInitStruct->TMR_ICSelection,
 726:./lib/src/at32f4xx_tim.c ****                TMR_ICInitStruct->TMR_ICFilter);
 727:./lib/src/at32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
 728:./lib/src/at32f4xx_tim.c ****     TMR_SetIC2DIV(TMRx, TMR_ICInitStruct->TMR_ICDIV);
 729:./lib/src/at32f4xx_tim.c ****   }
 730:./lib/src/at32f4xx_tim.c ****   else if (TMR_ICInitStruct->TMR_Channel == TMR_Channel_3)
 731:./lib/src/at32f4xx_tim.c ****   {
 732:./lib/src/at32f4xx_tim.c ****     assert_param(IS_TMR_LIST3_PERIPH(TMRx));
 733:./lib/src/at32f4xx_tim.c ****     /* TI3 Configuration */
 734:./lib/src/at32f4xx_tim.c ****     TI3_Config(TMRx,  TMR_ICInitStruct->TMR_ICPolarity,
 735:./lib/src/at32f4xx_tim.c ****                TMR_ICInitStruct->TMR_ICSelection,
 736:./lib/src/at32f4xx_tim.c ****                TMR_ICInitStruct->TMR_ICFilter);
 737:./lib/src/at32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
 738:./lib/src/at32f4xx_tim.c ****     TMR_SetIC3DIV(TMRx, TMR_ICInitStruct->TMR_ICDIV);
 739:./lib/src/at32f4xx_tim.c ****   }
 740:./lib/src/at32f4xx_tim.c ****   else
 741:./lib/src/at32f4xx_tim.c ****   {
 742:./lib/src/at32f4xx_tim.c ****     assert_param(IS_TMR_LIST3_PERIPH(TMRx));
 743:./lib/src/at32f4xx_tim.c ****     /* TI4 Configuration */
 744:./lib/src/at32f4xx_tim.c ****     TI4_Config(TMRx, TMR_ICInitStruct->TMR_ICPolarity,
 745:./lib/src/at32f4xx_tim.c ****                TMR_ICInitStruct->TMR_ICSelection,
 746:./lib/src/at32f4xx_tim.c ****                TMR_ICInitStruct->TMR_ICFilter);
 747:./lib/src/at32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
 748:./lib/src/at32f4xx_tim.c ****     TMR_SetIC4DIV(TMRx, TMR_ICInitStruct->TMR_ICDIV);
 749:./lib/src/at32f4xx_tim.c ****   }
 750:./lib/src/at32f4xx_tim.c **** }
 751:./lib/src/at32f4xx_tim.c **** 
 752:./lib/src/at32f4xx_tim.c **** /**
 753:./lib/src/at32f4xx_tim.c ****   * @brief  Configures the TMR peripheral according to the specified
 754:./lib/src/at32f4xx_tim.c ****   *         parameters in the TMR_ICInitStruct to measure an external PWM signal.
 755:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TMR peripheral.
 756:./lib/src/at32f4xx_tim.c ****   * @param  TMR_ICInitStruct: pointer to a TMR_ICInitType structure
 757:./lib/src/at32f4xx_tim.c ****   *         that contains the configuration information for the specified TMR peripheral.
 758:./lib/src/at32f4xx_tim.c ****   * @retval None
 759:./lib/src/at32f4xx_tim.c ****   */
 760:./lib/src/at32f4xx_tim.c **** void TMR_PWMIConfig(TMR_Type* TMRx, TMR_ICInitType* TMR_ICInitStruct)
 761:./lib/src/at32f4xx_tim.c **** {
 762:./lib/src/at32f4xx_tim.c ****   uint16_t icoppositepolarity = TMR_ICPolarity_Rising;
 763:./lib/src/at32f4xx_tim.c ****   uint16_t icoppositeselection = TMR_ICSelection_DirectTI;
 764:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 765:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST6_PERIPH(TMRx));
 766:./lib/src/at32f4xx_tim.c **** 
 767:./lib/src/at32f4xx_tim.c ****   /* Select the Opposite Input Polarity */
 768:./lib/src/at32f4xx_tim.c ****   if (TMR_ICInitStruct->TMR_ICPolarity == TMR_ICPolarity_Rising)
 769:./lib/src/at32f4xx_tim.c ****   {
 770:./lib/src/at32f4xx_tim.c ****     icoppositepolarity = TMR_ICPolarity_Falling;
 771:./lib/src/at32f4xx_tim.c ****   }
ARM GAS  /tmp/ccmYaJiD.s 			page 15


 772:./lib/src/at32f4xx_tim.c ****   else
 773:./lib/src/at32f4xx_tim.c ****   {
 774:./lib/src/at32f4xx_tim.c ****     icoppositepolarity = TMR_ICPolarity_Rising;
 775:./lib/src/at32f4xx_tim.c ****   }
 776:./lib/src/at32f4xx_tim.c **** 
 777:./lib/src/at32f4xx_tim.c ****   /* Select the Opposite Input */
 778:./lib/src/at32f4xx_tim.c ****   if (TMR_ICInitStruct->TMR_ICSelection == TMR_ICSelection_DirectTI)
 779:./lib/src/at32f4xx_tim.c ****   {
 780:./lib/src/at32f4xx_tim.c ****     icoppositeselection = TMR_ICSelection_IndirectTI;
 781:./lib/src/at32f4xx_tim.c ****   }
 782:./lib/src/at32f4xx_tim.c ****   else
 783:./lib/src/at32f4xx_tim.c ****   {
 784:./lib/src/at32f4xx_tim.c ****     icoppositeselection = TMR_ICSelection_DirectTI;
 785:./lib/src/at32f4xx_tim.c ****   }
 786:./lib/src/at32f4xx_tim.c **** 
 787:./lib/src/at32f4xx_tim.c ****   if (TMR_ICInitStruct->TMR_Channel == TMR_Channel_1)
 788:./lib/src/at32f4xx_tim.c ****   {
 789:./lib/src/at32f4xx_tim.c ****     /* TI1 Configuration */
 790:./lib/src/at32f4xx_tim.c ****     TI1_Config(TMRx, TMR_ICInitStruct->TMR_ICPolarity, TMR_ICInitStruct->TMR_ICSelection,
 791:./lib/src/at32f4xx_tim.c ****                TMR_ICInitStruct->TMR_ICFilter);
 792:./lib/src/at32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
 793:./lib/src/at32f4xx_tim.c ****     TMR_SetIC1DIV(TMRx, TMR_ICInitStruct->TMR_ICDIV);
 794:./lib/src/at32f4xx_tim.c ****     /* TI2 Configuration */
 795:./lib/src/at32f4xx_tim.c ****     TI2_Config(TMRx, icoppositepolarity, icoppositeselection, TMR_ICInitStruct->TMR_ICFilter);
 796:./lib/src/at32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
 797:./lib/src/at32f4xx_tim.c ****     TMR_SetIC2DIV(TMRx, TMR_ICInitStruct->TMR_ICDIV);
 798:./lib/src/at32f4xx_tim.c ****   }
 799:./lib/src/at32f4xx_tim.c ****   else
 800:./lib/src/at32f4xx_tim.c ****   {
 801:./lib/src/at32f4xx_tim.c ****     /* TI2 Configuration */
 802:./lib/src/at32f4xx_tim.c ****     TI2_Config(TMRx, TMR_ICInitStruct->TMR_ICPolarity, TMR_ICInitStruct->TMR_ICSelection,
 803:./lib/src/at32f4xx_tim.c ****                TMR_ICInitStruct->TMR_ICFilter);
 804:./lib/src/at32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
 805:./lib/src/at32f4xx_tim.c ****     TMR_SetIC2DIV(TMRx, TMR_ICInitStruct->TMR_ICDIV);
 806:./lib/src/at32f4xx_tim.c ****     /* TI1 Configuration */
 807:./lib/src/at32f4xx_tim.c ****     TI1_Config(TMRx, icoppositepolarity, icoppositeselection, TMR_ICInitStruct->TMR_ICFilter);
 808:./lib/src/at32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
 809:./lib/src/at32f4xx_tim.c ****     TMR_SetIC1DIV(TMRx, TMR_ICInitStruct->TMR_ICDIV);
 810:./lib/src/at32f4xx_tim.c ****   }
 811:./lib/src/at32f4xx_tim.c **** }
 812:./lib/src/at32f4xx_tim.c **** 
 813:./lib/src/at32f4xx_tim.c **** /**
 814:./lib/src/at32f4xx_tim.c ****   * @brief  Configures the: Break feature, dead time, Lock level, the OSSI,
 815:./lib/src/at32f4xx_tim.c ****   *         the OSSR State and the AOE(automatic output enable).
 816:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be  1 or 8 to select the TMR
 817:./lib/src/at32f4xx_tim.c ****   * @param  TMR_BDTRInitStruct: pointer to a TMR_BRKDTInitType structure that
 818:./lib/src/at32f4xx_tim.c ****   *         contains the BDTR Register configuration  information for the TMR peripheral.
 819:./lib/src/at32f4xx_tim.c ****   * @retval None
 820:./lib/src/at32f4xx_tim.c ****   */
 821:./lib/src/at32f4xx_tim.c **** void TMR_BRKDTConfig(TMR_Type* TMRx, TMR_BRKDTInitType *TMR_BDTRInitStruct)
 822:./lib/src/at32f4xx_tim.c **** {
 823:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 824:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST2_PERIPH(TMRx));
 825:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OSIMR_STATE(TMR_BDTRInitStruct->TMR_OSIMRState));
 826:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OSIMI_STATE(TMR_BDTRInitStruct->TMR_OSIMIState));
 827:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LOCK_grade(TMR_BDTRInitStruct->TMR_LOCKgrade));
 828:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_BREAK_STATE(TMR_BDTRInitStruct->TMR_Break));
ARM GAS  /tmp/ccmYaJiD.s 			page 16


 829:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_BREAK_POLARITY(TMR_BDTRInitStruct->TMR_BreakPolarity));
 830:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_AUTOMATIC_OUTPUT_STATE(TMR_BDTRInitStruct->TMR_AutomaticOutput));
 831:./lib/src/at32f4xx_tim.c ****   /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
 832:./lib/src/at32f4xx_tim.c ****      the OSSI State, the dead time value and the Automatic Output Enable Bit */
 833:./lib/src/at32f4xx_tim.c ****   TMRx->BRKDT = (uint32_t)TMR_BDTRInitStruct->TMR_OSIMRState | TMR_BDTRInitStruct->TMR_OSIMIState |
 834:./lib/src/at32f4xx_tim.c ****                 TMR_BDTRInitStruct->TMR_LOCKgrade | TMR_BDTRInitStruct->TMR_DeadTime |
 835:./lib/src/at32f4xx_tim.c ****                 TMR_BDTRInitStruct->TMR_Break | TMR_BDTRInitStruct->TMR_BreakPolarity |
 836:./lib/src/at32f4xx_tim.c ****                 TMR_BDTRInitStruct->TMR_AutomaticOutput;
 837:./lib/src/at32f4xx_tim.c **** }
 838:./lib/src/at32f4xx_tim.c **** 
 839:./lib/src/at32f4xx_tim.c **** /**
 840:./lib/src/at32f4xx_tim.c ****   * @brief  Fills each TMR_TimeBaseInitStruct member with its default value.
 841:./lib/src/at32f4xx_tim.c ****   * @param  TMR_TimeBaseInitStruct : pointer to a TMR_TimerBaseInitType
 842:./lib/src/at32f4xx_tim.c ****   *         structure which will be initialized.
 843:./lib/src/at32f4xx_tim.c ****   * @retval None
 844:./lib/src/at32f4xx_tim.c ****   */
 845:./lib/src/at32f4xx_tim.c **** void TMR_TimeBaseStructInit(TMR_TimerBaseInitType* TMR_TimeBaseInitStruct)
 846:./lib/src/at32f4xx_tim.c **** {
 847:./lib/src/at32f4xx_tim.c ****   /* Set the default configuration */
 848:./lib/src/at32f4xx_tim.c ****   TMR_TimeBaseInitStruct->TMR_Period = 0xFFFF;
 849:./lib/src/at32f4xx_tim.c ****   TMR_TimeBaseInitStruct->TMR_DIV = 0x0000;
 850:./lib/src/at32f4xx_tim.c ****   TMR_TimeBaseInitStruct->TMR_ClockDivision = TMR_CKD_DIV1;
 851:./lib/src/at32f4xx_tim.c ****   TMR_TimeBaseInitStruct->TMR_CounterMode = TMR_CounterDIR_Up;
 852:./lib/src/at32f4xx_tim.c ****   TMR_TimeBaseInitStruct->TMR_RepetitionCounter = 0x0000;
 853:./lib/src/at32f4xx_tim.c **** }
 854:./lib/src/at32f4xx_tim.c **** 
 855:./lib/src/at32f4xx_tim.c **** /**
 856:./lib/src/at32f4xx_tim.c ****   * @brief  Fills each TMR_OCInitStruct member with its default value.
 857:./lib/src/at32f4xx_tim.c ****   * @param  TMR_OCInitStruct : pointer to a TMR_OCInitType structure which will
 858:./lib/src/at32f4xx_tim.c ****   *         be initialized.
 859:./lib/src/at32f4xx_tim.c ****   * @retval None
 860:./lib/src/at32f4xx_tim.c ****   */
 861:./lib/src/at32f4xx_tim.c **** void TMR_OCStructInit(TMR_OCInitType* TMR_OCInitStruct)
 862:./lib/src/at32f4xx_tim.c **** {
 863:./lib/src/at32f4xx_tim.c ****   /* Set the default configuration */
 864:./lib/src/at32f4xx_tim.c ****   TMR_OCInitStruct->TMR_OCMode = TMR_OCMode_Timing;
 865:./lib/src/at32f4xx_tim.c ****   TMR_OCInitStruct->TMR_OutputState = TMR_OutputState_Disable;
 866:./lib/src/at32f4xx_tim.c ****   TMR_OCInitStruct->TMR_OutputNState = TMR_OutputNState_Disable;
 867:./lib/src/at32f4xx_tim.c ****   TMR_OCInitStruct->TMR_Pulse = 0x0000;
 868:./lib/src/at32f4xx_tim.c ****   TMR_OCInitStruct->TMR_OCPolarity = TMR_OCPolarity_High;
 869:./lib/src/at32f4xx_tim.c ****   TMR_OCInitStruct->TMR_OCNPolarity = TMR_OCPolarity_High;
 870:./lib/src/at32f4xx_tim.c ****   TMR_OCInitStruct->TMR_OCIdleState = TMR_OCIdleState_Reset;
 871:./lib/src/at32f4xx_tim.c ****   TMR_OCInitStruct->TMR_OCNIdleState = TMR_OCNIdleState_Reset;
 872:./lib/src/at32f4xx_tim.c **** }
 873:./lib/src/at32f4xx_tim.c **** 
 874:./lib/src/at32f4xx_tim.c **** /**
 875:./lib/src/at32f4xx_tim.c ****   * @brief  Fills each TMR_ICInitStruct member with its default value.
 876:./lib/src/at32f4xx_tim.c ****   * @param  TMR_ICInitStruct: pointer to a TMR_ICInitType structure which will
 877:./lib/src/at32f4xx_tim.c ****   *         be initialized.
 878:./lib/src/at32f4xx_tim.c ****   * @retval None
 879:./lib/src/at32f4xx_tim.c ****   */
 880:./lib/src/at32f4xx_tim.c **** void TMR_ICStructInit(TMR_ICInitType* TMR_ICInitStruct)
 881:./lib/src/at32f4xx_tim.c **** {
 882:./lib/src/at32f4xx_tim.c ****   /* Set the default configuration */
 883:./lib/src/at32f4xx_tim.c ****   TMR_ICInitStruct->TMR_Channel = TMR_Channel_1;
 884:./lib/src/at32f4xx_tim.c ****   TMR_ICInitStruct->TMR_ICPolarity = TMR_ICPolarity_Rising;
 885:./lib/src/at32f4xx_tim.c ****   TMR_ICInitStruct->TMR_ICSelection = TMR_ICSelection_DirectTI;
ARM GAS  /tmp/ccmYaJiD.s 			page 17


 886:./lib/src/at32f4xx_tim.c ****   TMR_ICInitStruct->TMR_ICDIV = TMR_ICDIV_DIV1;
 887:./lib/src/at32f4xx_tim.c ****   TMR_ICInitStruct->TMR_ICFilter = 0x00;
 888:./lib/src/at32f4xx_tim.c **** }
 889:./lib/src/at32f4xx_tim.c **** 
 890:./lib/src/at32f4xx_tim.c **** /**
 891:./lib/src/at32f4xx_tim.c ****   * @brief  Fills each TMR_BDTRInitStruct member with its default value.
 892:./lib/src/at32f4xx_tim.c ****   * @param  TMR_BDTRInitStruct: pointer to a TMR_BRKDTInitType structure which
 893:./lib/src/at32f4xx_tim.c ****   *         will be initialized.
 894:./lib/src/at32f4xx_tim.c ****   * @retval None
 895:./lib/src/at32f4xx_tim.c ****   */
 896:./lib/src/at32f4xx_tim.c **** void TMR_BRKDTStructInit(TMR_BRKDTInitType* TMR_BDTRInitStruct)
 897:./lib/src/at32f4xx_tim.c **** {
 898:./lib/src/at32f4xx_tim.c ****   /* Set the default configuration */
 899:./lib/src/at32f4xx_tim.c ****   TMR_BDTRInitStruct->TMR_OSIMRState = TMR_OSIMRState_Disable;
 900:./lib/src/at32f4xx_tim.c ****   TMR_BDTRInitStruct->TMR_OSIMIState = TMR_OSIMIState_Disable;
 901:./lib/src/at32f4xx_tim.c ****   TMR_BDTRInitStruct->TMR_LOCKgrade = TMR_LOCKgrade_OFF;
 902:./lib/src/at32f4xx_tim.c ****   TMR_BDTRInitStruct->TMR_DeadTime = 0x00;
 903:./lib/src/at32f4xx_tim.c ****   TMR_BDTRInitStruct->TMR_Break = TMR_Break_Disable;
 904:./lib/src/at32f4xx_tim.c ****   TMR_BDTRInitStruct->TMR_BreakPolarity = TMR_BreakPolarity_Low;
 905:./lib/src/at32f4xx_tim.c ****   TMR_BDTRInitStruct->TMR_AutomaticOutput = TMR_AutomaticOutput_Disable;
 906:./lib/src/at32f4xx_tim.c **** }
 907:./lib/src/at32f4xx_tim.c **** 
 908:./lib/src/at32f4xx_tim.c **** /**
 909:./lib/src/at32f4xx_tim.c ****   * @brief  Enables or disables the specified TMR peripheral.
 910:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1 to 15 to select the TMRx peripheral.
 911:./lib/src/at32f4xx_tim.c ****   * @param  NewState: new state of the TMRx peripheral.
 912:./lib/src/at32f4xx_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
 913:./lib/src/at32f4xx_tim.c ****   * @retval None
 914:./lib/src/at32f4xx_tim.c ****   */
 915:./lib/src/at32f4xx_tim.c **** void TMR_Cmd(TMR_Type* TMRx, FunctionalState NewState)
 916:./lib/src/at32f4xx_tim.c **** {
 917:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 918:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_ALL_PERIPH(TMRx));
 919:./lib/src/at32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 920:./lib/src/at32f4xx_tim.c **** 
 921:./lib/src/at32f4xx_tim.c ****   if (NewState != DISABLE)
 922:./lib/src/at32f4xx_tim.c ****   {
 923:./lib/src/at32f4xx_tim.c ****     /* Enable the TMR Counter */
 924:./lib/src/at32f4xx_tim.c ****     TMRx->CTRL1 |= TMR_CTRL1_CNTEN;
 925:./lib/src/at32f4xx_tim.c ****   }
 926:./lib/src/at32f4xx_tim.c ****   else
 927:./lib/src/at32f4xx_tim.c ****   {
 928:./lib/src/at32f4xx_tim.c ****     /* Disable the TMR Counter */
 929:./lib/src/at32f4xx_tim.c ****     TMRx->CTRL1 &= (uint16_t)(~((uint16_t)TMR_CTRL1_CNTEN));
 930:./lib/src/at32f4xx_tim.c ****   }
 931:./lib/src/at32f4xx_tim.c **** }
 932:./lib/src/at32f4xx_tim.c **** 
 933:./lib/src/at32f4xx_tim.c **** /**
 934:./lib/src/at32f4xx_tim.c ****   * @brief  Enables or disables the TMR peripheral Main Outputs.
 935:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1, 8, 15 to select the TMRx peripheral.
 936:./lib/src/at32f4xx_tim.c ****   * @param  NewState: new state of the TMR peripheral Main Outputs.
 937:./lib/src/at32f4xx_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
 938:./lib/src/at32f4xx_tim.c ****   * @retval None
 939:./lib/src/at32f4xx_tim.c ****   */
 940:./lib/src/at32f4xx_tim.c **** void TMR_CtrlPWMOutputs(TMR_Type* TMRx, FunctionalState NewState)
 941:./lib/src/at32f4xx_tim.c **** {
 942:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
ARM GAS  /tmp/ccmYaJiD.s 			page 18


 943:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST2_PERIPH(TMRx));
 944:./lib/src/at32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 945:./lib/src/at32f4xx_tim.c **** 
 946:./lib/src/at32f4xx_tim.c ****   if (NewState != DISABLE)
 947:./lib/src/at32f4xx_tim.c ****   {
 948:./lib/src/at32f4xx_tim.c ****     /* Enable the TMR Main Output */
 949:./lib/src/at32f4xx_tim.c ****     TMRx->BRKDT |= TMR_BRKDT_MOEN;
 950:./lib/src/at32f4xx_tim.c ****   }
 951:./lib/src/at32f4xx_tim.c ****   else
 952:./lib/src/at32f4xx_tim.c ****   {
 953:./lib/src/at32f4xx_tim.c ****     /* Disable the TMR Main Output */
 954:./lib/src/at32f4xx_tim.c ****     TMRx->BRKDT &= (uint16_t)(~((uint16_t)TMR_BRKDT_MOEN));
 955:./lib/src/at32f4xx_tim.c ****   }
 956:./lib/src/at32f4xx_tim.c **** }
 957:./lib/src/at32f4xx_tim.c **** 
 958:./lib/src/at32f4xx_tim.c **** /**
 959:./lib/src/at32f4xx_tim.c ****   * @brief  Enables or disables the specified TMR interrupts.
 960:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1 to 15 to select the TMRx peripheral.
 961:./lib/src/at32f4xx_tim.c ****   * @param  TMR_INT: specifies the TMR interrupts sources to be enabled or disabled.
 962:./lib/src/at32f4xx_tim.c ****   *   This parameter can be any combination of the following values:
 963:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_INT_Overflow: TMR update Interrupt source
 964:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_INT_CC1: TMR Capture Compare 1 Interrupt source
 965:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_INT_CC2: TMR Capture Compare 2 Interrupt source
 966:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_INT_CC3: TMR Capture Compare 3 Interrupt source
 967:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_INT_CC4: TMR Capture Compare 4 Interrupt source
 968:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_INT_HALL: TMR Commutation Interrupt source
 969:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_INT_Trigger: TMR Trigger Interrupt source
 970:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_INT_Break: TMR Break Interrupt source
 971:./lib/src/at32f4xx_tim.c ****   * @note
 972:./lib/src/at32f4xx_tim.c ****   *   - TMR6 and TMR7 can only generate an update interrupt.
 973:./lib/src/at32f4xx_tim.c ****   *   - TMR9, TMR12 and TMR15 can have only TMR_INT_Overflow, TMR_INT_CC1,
 974:./lib/src/at32f4xx_tim.c ****   *      TMR_INT_CC2 or TMR_INT_Trigger.
 975:./lib/src/at32f4xx_tim.c ****   *   - TMR10, TMR11, TMR13, TMR14 can have TMR_INT_Overflow or TMR_INT_CC1.
 976:./lib/src/at32f4xx_tim.c ****   *   - TMR_INT_Break is used only with TMR1, TMR8 and TMR15.
 977:./lib/src/at32f4xx_tim.c ****   *   - TMR_INT_HALL is used only with TMR1, TMR8, TMR15.
 978:./lib/src/at32f4xx_tim.c ****   * @param  NewState: new state of the TMR interrupts.
 979:./lib/src/at32f4xx_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
 980:./lib/src/at32f4xx_tim.c ****   * @retval None
 981:./lib/src/at32f4xx_tim.c ****   */
 982:./lib/src/at32f4xx_tim.c **** void TMR_INTConfig(TMR_Type* TMRx, uint16_t TMR_INT, FunctionalState NewState)
 983:./lib/src/at32f4xx_tim.c **** {
 984:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 985:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_ALL_PERIPH(TMRx));
 986:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_INT(TMR_INT));
 987:./lib/src/at32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 988:./lib/src/at32f4xx_tim.c **** 
 989:./lib/src/at32f4xx_tim.c ****   if (NewState != DISABLE)
 990:./lib/src/at32f4xx_tim.c ****   {
 991:./lib/src/at32f4xx_tim.c ****     /* Enable the Interrupt sources */
 992:./lib/src/at32f4xx_tim.c ****     TMRx->DIE |= TMR_INT;
 993:./lib/src/at32f4xx_tim.c ****   }
 994:./lib/src/at32f4xx_tim.c ****   else
 995:./lib/src/at32f4xx_tim.c ****   {
 996:./lib/src/at32f4xx_tim.c ****     /* Disable the Interrupt sources */
 997:./lib/src/at32f4xx_tim.c ****     TMRx->DIE &= (uint16_t)~TMR_INT;
 998:./lib/src/at32f4xx_tim.c ****   }
 999:./lib/src/at32f4xx_tim.c **** }
ARM GAS  /tmp/ccmYaJiD.s 			page 19


1000:./lib/src/at32f4xx_tim.c **** 
1001:./lib/src/at32f4xx_tim.c **** /**
1002:./lib/src/at32f4xx_tim.c ****   * @brief  Configures the TMRx event to be generate by software.
1003:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1 to 15 to select the TMR peripheral.
1004:./lib/src/at32f4xx_tim.c ****   * @param  TMR_EventSource: specifies the event source.
1005:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one or more of the following values:
1006:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_EventSource_Update: Timer update Event source
1007:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_EventSource_CC1: Timer Capture Compare 1 Event source
1008:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_EventSource_CC2: Timer Capture Compare 2 Event source
1009:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_EventSource_CC3: Timer Capture Compare 3 Event source
1010:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_EventSource_CC4: Timer Capture Compare 4 Event source
1011:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_EventSource_HALL: Timer COM event source
1012:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_EventSource_Trigger: Timer Trigger Event source
1013:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_EventSource_Break: Timer Break event source
1014:./lib/src/at32f4xx_tim.c ****   * @note
1015:./lib/src/at32f4xx_tim.c ****   *   - TMR6 and TMR7 can only generate an update event.
1016:./lib/src/at32f4xx_tim.c ****   *   - TMR_EventSource_HALL and TMR_EventSource_Break are used only with TMR1 and TMR8.
1017:./lib/src/at32f4xx_tim.c ****   * @retval None
1018:./lib/src/at32f4xx_tim.c ****   */
1019:./lib/src/at32f4xx_tim.c **** void TMR_GenerateEvent(TMR_Type* TMRx, uint16_t TMR_EventSource)
1020:./lib/src/at32f4xx_tim.c **** {
1021:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
1022:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_ALL_PERIPH(TMRx));
1023:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_EVENT_SOURCE(TMR_EventSource));
1024:./lib/src/at32f4xx_tim.c **** 
1025:./lib/src/at32f4xx_tim.c ****   /* Set the event sources */
1026:./lib/src/at32f4xx_tim.c ****   TMRx->EVEG = TMR_EventSource;
1027:./lib/src/at32f4xx_tim.c **** }
1028:./lib/src/at32f4xx_tim.c **** 
1029:./lib/src/at32f4xx_tim.c **** /**
1030:./lib/src/at32f4xx_tim.c ****   * @brief  Configures the TMRx's DMA interface.
1031:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be  1, 2, 3, 4, 5, 8, 15 to select
1032:./lib/src/at32f4xx_tim.c ****   *   the TMR peripheral.
1033:./lib/src/at32f4xx_tim.c ****   * @param  TMR_DMABase: DMA Base address.
1034:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
1035:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_DMABase_CTRL1, TMR_DMABase_CTRL2, TMR_DMABase_SMC,
1036:./lib/src/at32f4xx_tim.c ****   *          TMR_DMABase_DIE, TMR_DMABase_STS, TMR_DMABase_EVEG,
1037:./lib/src/at32f4xx_tim.c ****   *          TMR_DMABase_CCM1, TMR_DMABase_CCM2, TMR_DMABase_CCE,
1038:./lib/src/at32f4xx_tim.c ****   *          TMR_DMABase_CNT, TMR_DMABase_DIV, TMR_DMABase_AR,
1039:./lib/src/at32f4xx_tim.c ****   *          TMR_DMABase_RC, TMR_DMABase_CC1, TMR_DMABase_CC2,
1040:./lib/src/at32f4xx_tim.c ****   *          TMR_DMABase_CC3, TMR_DMABase_CC4, TMR_DMABase_BRKDT,
1041:./lib/src/at32f4xx_tim.c ****   *          TMR_DMABase_DMAC.
1042:./lib/src/at32f4xx_tim.c ****   * @param  TMR_DMABurstLength: DMA Burst length.
1043:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one value between:
1044:./lib/src/at32f4xx_tim.c ****   *   TMR_DMABurstLength_1Transfer and TMR_DMABurstLength_18Transfers.
1045:./lib/src/at32f4xx_tim.c ****   * @retval None
1046:./lib/src/at32f4xx_tim.c ****   */
1047:./lib/src/at32f4xx_tim.c **** void TMR_DMAConfig(TMR_Type* TMRx, uint16_t TMR_DMABase, uint16_t TMR_DMABurstLength)
1048:./lib/src/at32f4xx_tim.c **** {
1049:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
1050:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST4_PERIPH(TMRx));
1051:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_DMA_BASE(TMR_DMABase));
1052:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_DMA_LENGTH(TMR_DMABurstLength));
1053:./lib/src/at32f4xx_tim.c ****   /* Set the DMA Base and the DMA Burst Length */
1054:./lib/src/at32f4xx_tim.c ****   TMRx->DMAC = TMR_DMABase | TMR_DMABurstLength;
1055:./lib/src/at32f4xx_tim.c **** }
1056:./lib/src/at32f4xx_tim.c **** 
ARM GAS  /tmp/ccmYaJiD.s 			page 20


1057:./lib/src/at32f4xx_tim.c **** /**
1058:./lib/src/at32f4xx_tim.c ****   * @brief  Enables or disables the TMRx's DMA Requests.
1059:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be  1, 2, 3, 4, 5, 6, 7, 8, 15
1060:./lib/src/at32f4xx_tim.c ****   *   to select the TMR peripheral.
1061:./lib/src/at32f4xx_tim.c ****   * @param  TMR_DMASource: specifies the DMA Request sources.
1062:./lib/src/at32f4xx_tim.c ****   *   This parameter can be any combination of the following values:
1063:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_DMA_Update: TMR update Interrupt source
1064:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_DMA_CC1: TMR Capture Compare 1 DMA source
1065:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_DMA_CC2: TMR Capture Compare 2 DMA source
1066:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_DMA_CC3: TMR Capture Compare 3 DMA source
1067:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_DMA_CC4: TMR Capture Compare 4 DMA source
1068:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_DMA_HALL: TMR Commutation DMA source
1069:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_DMA_Trigger: TMR Trigger DMA source
1070:./lib/src/at32f4xx_tim.c ****   * @param  NewState: new state of the DMA Request sources.
1071:./lib/src/at32f4xx_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
1072:./lib/src/at32f4xx_tim.c ****   * @retval None
1073:./lib/src/at32f4xx_tim.c ****   */
1074:./lib/src/at32f4xx_tim.c **** void TMR_DMACmd(TMR_Type* TMRx, uint16_t TMR_DMASource, FunctionalState NewState)
1075:./lib/src/at32f4xx_tim.c **** {
1076:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
1077:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST9_PERIPH(TMRx));
1078:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_DMA_SOURCE(TMR_DMASource));
1079:./lib/src/at32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1080:./lib/src/at32f4xx_tim.c **** 
1081:./lib/src/at32f4xx_tim.c ****   if (NewState != DISABLE)
1082:./lib/src/at32f4xx_tim.c ****   {
1083:./lib/src/at32f4xx_tim.c ****     /* Enable the DMA sources */
1084:./lib/src/at32f4xx_tim.c ****     TMRx->DIE |= TMR_DMASource;
1085:./lib/src/at32f4xx_tim.c ****   }
1086:./lib/src/at32f4xx_tim.c ****   else
1087:./lib/src/at32f4xx_tim.c ****   {
1088:./lib/src/at32f4xx_tim.c ****     /* Disable the DMA sources */
1089:./lib/src/at32f4xx_tim.c ****     TMRx->DIE &= (uint16_t)~TMR_DMASource;
1090:./lib/src/at32f4xx_tim.c ****   }
1091:./lib/src/at32f4xx_tim.c **** }
1092:./lib/src/at32f4xx_tim.c **** 
1093:./lib/src/at32f4xx_tim.c **** /**
1094:./lib/src/at32f4xx_tim.c ****   * @brief  Configures the TMRx internal Clock
1095:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15
1096:./lib/src/at32f4xx_tim.c ****   *         to select the TMR peripheral.
1097:./lib/src/at32f4xx_tim.c ****   * @retval None
1098:./lib/src/at32f4xx_tim.c ****   */
1099:./lib/src/at32f4xx_tim.c **** void TMR_InternalClockConfig(TMR_Type* TMRx)
1100:./lib/src/at32f4xx_tim.c **** {
1101:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
1102:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST6_PERIPH(TMRx));
1103:./lib/src/at32f4xx_tim.c ****   /* Disable slave mode to clock the prescaler directly with the internal clock */
1104:./lib/src/at32f4xx_tim.c ****   TMRx->SMC &=  (uint16_t)(~((uint16_t)TMR_SMC_SMSEL));
1105:./lib/src/at32f4xx_tim.c **** }
1106:./lib/src/at32f4xx_tim.c **** 
1107:./lib/src/at32f4xx_tim.c **** /**
1108:./lib/src/at32f4xx_tim.c ****   * @brief  Configures the TMRx Internal Trigger as External Clock
1109:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be  1, 2, 3, 4, 5, 9, 12 or 15 to select the TMR peripheral.
1110:./lib/src/at32f4xx_tim.c ****   * @param  TMR_ITRSource: Trigger source.
1111:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
1112:./lib/src/at32f4xx_tim.c ****   * @param  TMR_TRGSEL_ITR0: Internal Trigger 0
1113:./lib/src/at32f4xx_tim.c ****   * @param  TMR_TRGSEL_ITR1: Internal Trigger 1
ARM GAS  /tmp/ccmYaJiD.s 			page 21


1114:./lib/src/at32f4xx_tim.c ****   * @param  TMR_TRGSEL_ITR2: Internal Trigger 2
1115:./lib/src/at32f4xx_tim.c ****   * @param  TMR_TRGSEL_ITR3: Internal Trigger 3
1116:./lib/src/at32f4xx_tim.c ****   * @retval None
1117:./lib/src/at32f4xx_tim.c ****   */
1118:./lib/src/at32f4xx_tim.c **** void TMR_ITRxExternalClockConfig(TMR_Type* TMRx, uint16_t TMR_InputTriggerSource)
1119:./lib/src/at32f4xx_tim.c **** {
1120:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
1121:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST6_PERIPH(TMRx));
1122:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_INTERNAL_TRIGGER_SELECTION(TMR_InputTriggerSource));
1123:./lib/src/at32f4xx_tim.c ****   /* Select the Internal Trigger */
1124:./lib/src/at32f4xx_tim.c ****   TMR_SelectInputTrigger(TMRx, TMR_InputTriggerSource);
1125:./lib/src/at32f4xx_tim.c ****   /* Select the External clock mode1 */
1126:./lib/src/at32f4xx_tim.c ****   TMRx->SMC |= TMR_SlaveMode_External1;
1127:./lib/src/at32f4xx_tim.c **** }
1128:./lib/src/at32f4xx_tim.c **** 
1129:./lib/src/at32f4xx_tim.c **** /**
1130:./lib/src/at32f4xx_tim.c ****   * @brief  Configures the TMRx Trigger as External Clock
1131:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be  1, 2, 3, 4, 5, 9, 12 or 15 to select the TMR peripheral.
1132:./lib/src/at32f4xx_tim.c ****   * @param  TMR_TIxExternalCLKSource: Trigger source.
1133:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
1134:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_TIxExternalCLK1Source_TI1ED: TI1 Edge Detector
1135:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_TIxExternalCLK1Source_TI1: Filtered Timer Input 1
1136:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_TIxExternalCLK1Source_TI2: Filtered Timer Input 2
1137:./lib/src/at32f4xx_tim.c ****   * @param  TMR_ICPolarity: specifies the TIx Polarity.
1138:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
1139:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICPolarity_Rising
1140:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICPolarity_Falling
1141:./lib/src/at32f4xx_tim.c ****   * @param  ICFilter : specifies the filter value.
1142:./lib/src/at32f4xx_tim.c ****   *   This parameter must be a value between 0x0 and 0xF.
1143:./lib/src/at32f4xx_tim.c ****   * @retval None
1144:./lib/src/at32f4xx_tim.c ****   */
1145:./lib/src/at32f4xx_tim.c **** void TMR_TIxExternalClockConfig(TMR_Type* TMRx, uint16_t TMR_TIxExternalCLKSource,
1146:./lib/src/at32f4xx_tim.c ****                                 uint16_t TMR_ICPolarity, uint16_t ICFilter)
1147:./lib/src/at32f4xx_tim.c **** {
1148:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
1149:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST6_PERIPH(TMRx));
1150:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_TIXCLK_SOURCE(TMR_TIxExternalCLKSource));
1151:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_IC_POLARITY(TMR_ICPolarity));
1152:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_IC_FILTER(ICFilter));
1153:./lib/src/at32f4xx_tim.c **** 
1154:./lib/src/at32f4xx_tim.c ****   /* Configure the Timer Input Clock Source */
1155:./lib/src/at32f4xx_tim.c ****   if (TMR_TIxExternalCLKSource == TMR_TIxExternalCLK1Source_TI2)
1156:./lib/src/at32f4xx_tim.c ****   {
1157:./lib/src/at32f4xx_tim.c ****     TI2_Config(TMRx, TMR_ICPolarity, TMR_ICSelection_DirectTI, ICFilter);
1158:./lib/src/at32f4xx_tim.c ****   }
1159:./lib/src/at32f4xx_tim.c ****   else
1160:./lib/src/at32f4xx_tim.c ****   {
1161:./lib/src/at32f4xx_tim.c ****     TI1_Config(TMRx, TMR_ICPolarity, TMR_ICSelection_DirectTI, ICFilter);
1162:./lib/src/at32f4xx_tim.c ****   }
1163:./lib/src/at32f4xx_tim.c **** 
1164:./lib/src/at32f4xx_tim.c ****   /* Select the Trigger source */
1165:./lib/src/at32f4xx_tim.c ****   TMR_SelectInputTrigger(TMRx, TMR_TIxExternalCLKSource);
1166:./lib/src/at32f4xx_tim.c ****   /* Select the External clock mode1 */
1167:./lib/src/at32f4xx_tim.c ****   TMRx->SMC |= TMR_SlaveMode_External1;
1168:./lib/src/at32f4xx_tim.c **** }
1169:./lib/src/at32f4xx_tim.c **** 
1170:./lib/src/at32f4xx_tim.c **** /**
ARM GAS  /tmp/ccmYaJiD.s 			page 22


1171:./lib/src/at32f4xx_tim.c ****   * @brief  Configures the External clock Mode1
1172:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be  1, 2, 3, 4, 5 or 8 to select the TMR peripheral.
1173:./lib/src/at32f4xx_tim.c ****   * @param  TMR_ExtTRGPrescaler: The external Trigger Prescaler.
1174:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
1175:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ExtTRGDIV_OFF: ETRP Prescaler OFF.
1176:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ExtTRGDIV_DIV2: ETRP frequency divided by 2.
1177:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ExtTRGDIV_DIV4: ETRP frequency divided by 4.
1178:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ExtTRGDIV_DIV8: ETRP frequency divided by 8.
1179:./lib/src/at32f4xx_tim.c ****   * @param  TMR_ExtTRGPolarity: The external Trigger Polarity.
1180:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
1181:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ExtTRGPolarity_Inverted: active low or falling edge active.
1182:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ExtTRGPolarity_NonInverted: active high or rising edge active.
1183:./lib/src/at32f4xx_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
1184:./lib/src/at32f4xx_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F
1185:./lib/src/at32f4xx_tim.c ****   * @retval None
1186:./lib/src/at32f4xx_tim.c ****   */
1187:./lib/src/at32f4xx_tim.c **** void TMR_ETRClockMode1Config(TMR_Type* TMRx, uint16_t TMR_ExtTRGPrescaler, uint16_t TMR_ExtTRGPolar
1188:./lib/src/at32f4xx_tim.c ****                              uint16_t ExtTRGFilter)
1189:./lib/src/at32f4xx_tim.c **** {
1190:./lib/src/at32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
1191:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
1192:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST3_PERIPH(TMRx));
1193:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_EXT_DIV(TMR_ExtTRGPrescaler));
1194:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_EXT_POLARITY(TMR_ExtTRGPolarity));
1195:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_EXT_FILTER(ExtTRGFilter));
1196:./lib/src/at32f4xx_tim.c ****   /* Configure the ETR Clock source */
1197:./lib/src/at32f4xx_tim.c ****   TMR_ETRConfig(TMRx, TMR_ExtTRGPrescaler, TMR_ExtTRGPolarity, ExtTRGFilter);
1198:./lib/src/at32f4xx_tim.c **** 
1199:./lib/src/at32f4xx_tim.c ****   /* Get the TMRx SMCR register value */
1200:./lib/src/at32f4xx_tim.c ****   tmpsmcr = TMRx->SMC;
1201:./lib/src/at32f4xx_tim.c ****   /* Reset the SMS Bits */
1202:./lib/src/at32f4xx_tim.c ****   tmpsmcr &= (uint16_t)(~((uint16_t)TMR_SMC_SMSEL));
1203:./lib/src/at32f4xx_tim.c ****   /* Select the External clock mode1 */
1204:./lib/src/at32f4xx_tim.c ****   tmpsmcr |= TMR_SlaveMode_External1;
1205:./lib/src/at32f4xx_tim.c ****   /* Select the Trigger selection : ETRF */
1206:./lib/src/at32f4xx_tim.c ****   tmpsmcr &= (uint16_t)(~((uint16_t)TMR_SMC_TRGSEL));
1207:./lib/src/at32f4xx_tim.c ****   tmpsmcr |= TMR_TRGSEL_ETRF;
1208:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx SMCR */
1209:./lib/src/at32f4xx_tim.c ****   TMRx->SMC = tmpsmcr;
1210:./lib/src/at32f4xx_tim.c **** }
1211:./lib/src/at32f4xx_tim.c **** 
1212:./lib/src/at32f4xx_tim.c **** /**
1213:./lib/src/at32f4xx_tim.c ****   * @brief  Configures the External clock Mode2
1214:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be  1, 2, 3, 4, 5 or 8 to select the TMR peripheral.
1215:./lib/src/at32f4xx_tim.c ****   * @param  TMR_ExtTRGPrescaler: The external Trigger Prescaler.
1216:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
1217:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ExtTRGDIV_OFF: ETRP Prescaler OFF.
1218:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ExtTRGDIV_DIV2: ETRP frequency divided by 2.
1219:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ExtTRGDIV_DIV4: ETRP frequency divided by 4.
1220:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ExtTRGDIV_DIV8: ETRP frequency divided by 8.
1221:./lib/src/at32f4xx_tim.c ****   * @param  TMR_ExtTRGPolarity: The external Trigger Polarity.
1222:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
1223:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ExtTRGPolarity_Inverted: active low or falling edge active.
1224:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ExtTRGPolarity_NonInverted: active high or rising edge active.
1225:./lib/src/at32f4xx_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
1226:./lib/src/at32f4xx_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F
1227:./lib/src/at32f4xx_tim.c ****   * @retval None
ARM GAS  /tmp/ccmYaJiD.s 			page 23


1228:./lib/src/at32f4xx_tim.c ****   */
1229:./lib/src/at32f4xx_tim.c **** void TMR_ETRClockMode2Config(TMR_Type* TMRx, uint16_t TMR_ExtTRGPrescaler,
1230:./lib/src/at32f4xx_tim.c ****                              uint16_t TMR_ExtTRGPolarity, uint16_t ExtTRGFilter)
1231:./lib/src/at32f4xx_tim.c **** {
1232:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
1233:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST3_PERIPH(TMRx));
1234:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_EXT_DIV(TMR_ExtTRGPrescaler));
1235:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_EXT_POLARITY(TMR_ExtTRGPolarity));
1236:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_EXT_FILTER(ExtTRGFilter));
1237:./lib/src/at32f4xx_tim.c ****   /* Configure the ETR Clock source */
1238:./lib/src/at32f4xx_tim.c ****   TMR_ETRConfig(TMRx, TMR_ExtTRGPrescaler, TMR_ExtTRGPolarity, ExtTRGFilter);
1239:./lib/src/at32f4xx_tim.c ****   /* Enable the External clock mode2 */
1240:./lib/src/at32f4xx_tim.c ****   TMRx->SMC |= TMR_SMC_ECLKEN;
1241:./lib/src/at32f4xx_tim.c **** }
1242:./lib/src/at32f4xx_tim.c **** 
1243:./lib/src/at32f4xx_tim.c **** /**
1244:./lib/src/at32f4xx_tim.c ****   * @brief  Configures the TMRx External Trigger (ETR).
1245:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be  1, 2, 3, 4, 5 or 8 to select the TMR peripheral.
1246:./lib/src/at32f4xx_tim.c ****   * @param  TMR_ExtTRGPrescaler: The external Trigger Prescaler.
1247:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
1248:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ExtTRGDIV_OFF: ETRP Prescaler OFF.
1249:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ExtTRGDIV_DIV2: ETRP frequency divided by 2.
1250:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ExtTRGDIV_DIV4: ETRP frequency divided by 4.
1251:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ExtTRGDIV_DIV8: ETRP frequency divided by 8.
1252:./lib/src/at32f4xx_tim.c ****   * @param  TMR_ExtTRGPolarity: The external Trigger Polarity.
1253:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
1254:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ExtTRGPolarity_Inverted: active low or falling edge active.
1255:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ExtTRGPolarity_NonInverted: active high or rising edge active.
1256:./lib/src/at32f4xx_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
1257:./lib/src/at32f4xx_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F
1258:./lib/src/at32f4xx_tim.c ****   * @retval None
1259:./lib/src/at32f4xx_tim.c ****   */
1260:./lib/src/at32f4xx_tim.c **** void TMR_ETRConfig(TMR_Type* TMRx, uint16_t TMR_ExtTRGPrescaler, uint16_t TMR_ExtTRGPolarity,
1261:./lib/src/at32f4xx_tim.c ****                    uint16_t ExtTRGFilter)
1262:./lib/src/at32f4xx_tim.c **** {
1263:./lib/src/at32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
1264:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
1265:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST3_PERIPH(TMRx));
1266:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_EXT_DIV(TMR_ExtTRGPrescaler));
1267:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_EXT_POLARITY(TMR_ExtTRGPolarity));
1268:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_EXT_FILTER(ExtTRGFilter));
1269:./lib/src/at32f4xx_tim.c ****   tmpsmcr = TMRx->SMC;
1270:./lib/src/at32f4xx_tim.c ****   /* Reset the ETR Bits */
1271:./lib/src/at32f4xx_tim.c ****   tmpsmcr &= SMC_ETR_Mask;
1272:./lib/src/at32f4xx_tim.c ****   /* Set the Prescaler, the Filter value and the Polarity */
1273:./lib/src/at32f4xx_tim.c ****   tmpsmcr |= (uint16_t)(TMR_ExtTRGPrescaler | (uint16_t)(TMR_ExtTRGPolarity | (uint16_t)(ExtTRGFilt
1274:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx SMCR */
1275:./lib/src/at32f4xx_tim.c ****   TMRx->SMC = tmpsmcr;
1276:./lib/src/at32f4xx_tim.c **** }
1277:./lib/src/at32f4xx_tim.c **** 
1278:./lib/src/at32f4xx_tim.c **** /**
1279:./lib/src/at32f4xx_tim.c ****   * @brief  Configures the TMRx Prescaler.
1280:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1 to 15 to select the TMR peripheral.
1281:./lib/src/at32f4xx_tim.c ****   * @param  Prescaler: specifies the Prescaler Register value
1282:./lib/src/at32f4xx_tim.c ****   * @param  TMR_PSCReloadMode: specifies the TMR Prescaler Reload mode
1283:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
1284:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_DIVReloadMode_Update: The Prescaler is loaded at the update event.
ARM GAS  /tmp/ccmYaJiD.s 			page 24


1285:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_DIVReloadMode_Immediate: The Prescaler is loaded immediately.
1286:./lib/src/at32f4xx_tim.c ****   * @retval None
1287:./lib/src/at32f4xx_tim.c ****   */
1288:./lib/src/at32f4xx_tim.c **** void TMR_DIVConfig(TMR_Type* TMRx, uint16_t Prescaler, uint16_t TMR_PSCReloadMode)
1289:./lib/src/at32f4xx_tim.c **** {
1290:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
1291:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_ALL_PERIPH(TMRx));
1292:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_DIV_RELOAD(TMR_PSCReloadMode));
1293:./lib/src/at32f4xx_tim.c ****   /* Set the Prescaler value */
1294:./lib/src/at32f4xx_tim.c ****   TMRx->DIV = Prescaler;
1295:./lib/src/at32f4xx_tim.c ****   /* Set or reset the UG Bit */
1296:./lib/src/at32f4xx_tim.c ****   TMRx->EVEG = TMR_PSCReloadMode;
1297:./lib/src/at32f4xx_tim.c **** }
1298:./lib/src/at32f4xx_tim.c **** 
1299:./lib/src/at32f4xx_tim.c **** /**
1300:./lib/src/at32f4xx_tim.c ****   * @brief  Specifies the TMRx Counter Mode to be used.
1301:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be  1, 2, 3, 4, 5 or 8 to select the TMR peripheral.
1302:./lib/src/at32f4xx_tim.c ****   * @param  TMR_CounterMode: specifies the Counter Mode to be used
1303:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
1304:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_CounterDIR_Up: TMR Up Counting Mode
1305:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_CounterDIR_Down: TMR Down Counting Mode
1306:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_CounterDIR_CenterAligned1: TMR Center Aligned Mode1
1307:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_CounterDIR_CenterAligned2: TMR Center Aligned Mode2
1308:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_CounterDIR_CenterAligned3: TMR Center Aligned Mode3
1309:./lib/src/at32f4xx_tim.c ****   * @retval None
1310:./lib/src/at32f4xx_tim.c ****   */
1311:./lib/src/at32f4xx_tim.c **** void TMR_CounterModeConfig(TMR_Type* TMRx, uint16_t TMR_CounterMode)
1312:./lib/src/at32f4xx_tim.c **** {
1313:./lib/src/at32f4xx_tim.c ****   uint16_t tmpcr1 = 0;
1314:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
1315:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST3_PERIPH(TMRx));
1316:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_COUNTER_DIR(TMR_CounterMode));
1317:./lib/src/at32f4xx_tim.c ****   tmpcr1 = TMRx->CTRL1;
1318:./lib/src/at32f4xx_tim.c ****   /* Reset the CMS and DIR Bits */
1319:./lib/src/at32f4xx_tim.c ****   tmpcr1 &= (uint16_t)(~((uint16_t)(TMR_CTRL1_DIR | TMR_CTRL1_CMSEL)));
1320:./lib/src/at32f4xx_tim.c ****   /* Set the Counter Mode */
1321:./lib/src/at32f4xx_tim.c ****   tmpcr1 |= TMR_CounterMode;
1322:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CR1 register */
1323:./lib/src/at32f4xx_tim.c ****   TMRx->CTRL1 = tmpcr1;
1324:./lib/src/at32f4xx_tim.c **** }
1325:./lib/src/at32f4xx_tim.c **** 
1326:./lib/src/at32f4xx_tim.c **** /**
1327:./lib/src/at32f4xx_tim.c ****   * @brief  Selects the Input Trigger source
1328:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TMR peripheral.
1329:./lib/src/at32f4xx_tim.c ****   * @param  TMR_InputTriggerSource: The Input Trigger source.
1330:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
1331:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_TRGSEL_ITR0: Internal Trigger 0
1332:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_TRGSEL_ITR1: Internal Trigger 1
1333:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_TRGSEL_ITR2: Internal Trigger 2
1334:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_TRGSEL_ITR3: Internal Trigger 3
1335:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_TRGSEL_TI1F_ED: TI1 Edge Detector
1336:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_TRGSEL_TI1FP1: Filtered Timer Input 1
1337:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_TRGSEL_TI2FP2: Filtered Timer Input 2
1338:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_TRGSEL_ETRF: External Trigger input
1339:./lib/src/at32f4xx_tim.c ****   * @retval None
1340:./lib/src/at32f4xx_tim.c ****   */
1341:./lib/src/at32f4xx_tim.c **** void TMR_SelectInputTrigger(TMR_Type* TMRx, uint16_t TMR_InputTriggerSource)
ARM GAS  /tmp/ccmYaJiD.s 			page 25


1342:./lib/src/at32f4xx_tim.c **** {
1343:./lib/src/at32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
1344:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
1345:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST6_PERIPH(TMRx));
1346:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_TRIGGER_SELECTION(TMR_InputTriggerSource));
1347:./lib/src/at32f4xx_tim.c ****   /* Get the TMRx SMCR register value */
1348:./lib/src/at32f4xx_tim.c ****   tmpsmcr = TMRx->SMC;
1349:./lib/src/at32f4xx_tim.c ****   /* Reset the TS Bits */
1350:./lib/src/at32f4xx_tim.c ****   tmpsmcr &= (uint16_t)(~((uint16_t)TMR_SMC_TRGSEL));
1351:./lib/src/at32f4xx_tim.c ****   /* Set the Input Trigger source */
1352:./lib/src/at32f4xx_tim.c ****   tmpsmcr |= TMR_InputTriggerSource;
1353:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx SMCR */
1354:./lib/src/at32f4xx_tim.c ****   TMRx->SMC = tmpsmcr;
1355:./lib/src/at32f4xx_tim.c **** }
1356:./lib/src/at32f4xx_tim.c **** 
1357:./lib/src/at32f4xx_tim.c **** /**
1358:./lib/src/at32f4xx_tim.c ****   * @brief  Configures the TMRx Encoder Interface.
1359:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be  1, 2, 3, 4, 5 or 8 to select the TMR peripheral.
1360:./lib/src/at32f4xx_tim.c ****   * @param  TMR_EncoderMode: specifies the TMRx Encoder Mode.
1361:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
1362:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_EncoderMode_TI1: Counter counts on TI1FP1 edge depending on TI2FP2 level.
1363:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_EncoderMode_TI2: Counter counts on TI2FP2 edge depending on TI1FP1 level.
1364:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_EncoderMode_TI12: Counter counts on both TI1FP1 and TI2FP2 edges depending
1365:./lib/src/at32f4xx_tim.c ****   *                                on the level of the other input.
1366:./lib/src/at32f4xx_tim.c ****   * @param  TMR_IC1Polarity: specifies the IC1 Polarity
1367:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
1368:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICPolarity_Falling: IC Falling edge.
1369:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICPolarity_Rising: IC Rising edge.
1370:./lib/src/at32f4xx_tim.c ****   * @param  TMR_IC2Polarity: specifies the IC2 Polarity
1371:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
1372:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICPolarity_Falling: IC Falling edge.
1373:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICPolarity_Rising: IC Rising edge.
1374:./lib/src/at32f4xx_tim.c ****   * @retval None
1375:./lib/src/at32f4xx_tim.c ****   */
1376:./lib/src/at32f4xx_tim.c **** void TMR_EncoderInterfaceConfig(TMR_Type* TMRx, uint16_t TMR_EncoderMode,
1377:./lib/src/at32f4xx_tim.c ****                                 uint16_t TMR_IC1Polarity, uint16_t TMR_IC2Polarity)
1378:./lib/src/at32f4xx_tim.c **** {
1379:./lib/src/at32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
1380:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
1381:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccer = 0;
1382:./lib/src/at32f4xx_tim.c **** 
1383:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
1384:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST5_PERIPH(TMRx));
1385:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_ENCODER_MODE(TMR_EncoderMode));
1386:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_IC_POLARITY(TMR_IC1Polarity));
1387:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_IC_POLARITY(TMR_IC2Polarity));
1388:./lib/src/at32f4xx_tim.c **** 
1389:./lib/src/at32f4xx_tim.c ****   /* Get the TMRx SMCR register value */
1390:./lib/src/at32f4xx_tim.c ****   tmpsmcr = TMRx->SMC;
1391:./lib/src/at32f4xx_tim.c **** 
1392:./lib/src/at32f4xx_tim.c ****   /* Get the TMRx CCMR1 register value */
1393:./lib/src/at32f4xx_tim.c ****   tmpccmr1 = TMRx->CCM1;
1394:./lib/src/at32f4xx_tim.c **** 
1395:./lib/src/at32f4xx_tim.c ****   /* Get the TMRx CCE register value */
1396:./lib/src/at32f4xx_tim.c ****   tmpccer = TMRx->CCE;
1397:./lib/src/at32f4xx_tim.c **** 
1398:./lib/src/at32f4xx_tim.c ****   /* Set the encoder Mode */
ARM GAS  /tmp/ccmYaJiD.s 			page 26


1399:./lib/src/at32f4xx_tim.c ****   tmpsmcr &= (uint16_t)(~((uint16_t)TMR_SMC_SMSEL));
1400:./lib/src/at32f4xx_tim.c ****   tmpsmcr |= TMR_EncoderMode;
1401:./lib/src/at32f4xx_tim.c **** 
1402:./lib/src/at32f4xx_tim.c ****   /* Select the Capture Compare 1 and the Capture Compare 2 as input */
1403:./lib/src/at32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TMR_CCM1_C1SEL)) & (uint16_t)(~((uint16_t)TMR_CCM1_
1404:./lib/src/at32f4xx_tim.c ****   tmpccmr1 |= TMR_CCM1_C1SEL_0 | TMR_CCM1_C2SEL_0;
1405:./lib/src/at32f4xx_tim.c **** 
1406:./lib/src/at32f4xx_tim.c ****   /* Set the TI1 and the TI2 Polarities */
1407:./lib/src/at32f4xx_tim.c ****   tmpccer &= (uint16_t)(((uint16_t)~((uint16_t)TMR_CCE_C1P)) & ((uint16_t)~((uint16_t)TMR_CCE_C2P))
1408:./lib/src/at32f4xx_tim.c ****   tmpccer |= (uint16_t)(TMR_IC1Polarity | (uint16_t)(TMR_IC2Polarity << (uint16_t)4));
1409:./lib/src/at32f4xx_tim.c **** 
1410:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx SMCR */
1411:./lib/src/at32f4xx_tim.c ****   TMRx->SMC = tmpsmcr;
1412:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR1 */
1413:./lib/src/at32f4xx_tim.c ****   TMRx->CCM1 = tmpccmr1;
1414:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCE */
1415:./lib/src/at32f4xx_tim.c ****   TMRx->CCE = tmpccer;
1416:./lib/src/at32f4xx_tim.c **** }
1417:./lib/src/at32f4xx_tim.c **** 
1418:./lib/src/at32f4xx_tim.c **** /**
1419:./lib/src/at32f4xx_tim.c ****   * @brief  Forces the TMRx output 1 waveform to active or inactive level.
1420:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be  1 to 15 except 6 and 7 to select the TMR peripheral.
1421:./lib/src/at32f4xx_tim.c ****   * @param  TMR_ForcedAction: specifies the forced Action to be set to the output waveform.
1422:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
1423:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ForcedAction_Active: Force active level on OC1REF
1424:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ForcedAction_InActive: Force inactive level on OC1REF.
1425:./lib/src/at32f4xx_tim.c ****   * @retval None
1426:./lib/src/at32f4xx_tim.c ****   */
1427:./lib/src/at32f4xx_tim.c **** void TMR_ForcedOC1Config(TMR_Type* TMRx, uint16_t TMR_ForcedAction)
1428:./lib/src/at32f4xx_tim.c **** {
1429:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
1430:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
1431:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST8_PERIPH(TMRx));
1432:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_FORCED_ACTION(TMR_ForcedAction));
1433:./lib/src/at32f4xx_tim.c ****   tmpccmr1 = TMRx->CCM1;
1434:./lib/src/at32f4xx_tim.c ****   /* Reset the OC1M Bits */
1435:./lib/src/at32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TMR_CCM1_OC1MODE);
1436:./lib/src/at32f4xx_tim.c ****   /* Configure The Forced output Mode */
1437:./lib/src/at32f4xx_tim.c ****   tmpccmr1 |= TMR_ForcedAction;
1438:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR1 register */
1439:./lib/src/at32f4xx_tim.c ****   TMRx->CCM1 = tmpccmr1;
1440:./lib/src/at32f4xx_tim.c **** }
1441:./lib/src/at32f4xx_tim.c **** 
1442:./lib/src/at32f4xx_tim.c **** /**
1443:./lib/src/at32f4xx_tim.c ****   * @brief  Forces the TMRx output 2 waveform to active or inactive level.
1444:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TMR peripheral.
1445:./lib/src/at32f4xx_tim.c ****   * @param  TMR_ForcedAction: specifies the forced Action to be set to the output waveform.
1446:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
1447:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ForcedAction_Active: Force active level on OC2REF
1448:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ForcedAction_InActive: Force inactive level on OC2REF.
1449:./lib/src/at32f4xx_tim.c ****   * @retval None
1450:./lib/src/at32f4xx_tim.c ****   */
1451:./lib/src/at32f4xx_tim.c **** void TMR_ForcedOC2Config(TMR_Type* TMRx, uint16_t TMR_ForcedAction)
1452:./lib/src/at32f4xx_tim.c **** {
1453:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
1454:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
1455:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST6_PERIPH(TMRx));
ARM GAS  /tmp/ccmYaJiD.s 			page 27


1456:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_FORCED_ACTION(TMR_ForcedAction));
1457:./lib/src/at32f4xx_tim.c ****   tmpccmr1 = TMRx->CCM1;
1458:./lib/src/at32f4xx_tim.c ****   /* Reset the OC2M Bits */
1459:./lib/src/at32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TMR_CCM1_OC2MODE);
1460:./lib/src/at32f4xx_tim.c ****   /* Configure The Forced output Mode */
1461:./lib/src/at32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TMR_ForcedAction << 8);
1462:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR1 register */
1463:./lib/src/at32f4xx_tim.c ****   TMRx->CCM1 = tmpccmr1;
1464:./lib/src/at32f4xx_tim.c **** }
1465:./lib/src/at32f4xx_tim.c **** 
1466:./lib/src/at32f4xx_tim.c **** /**
1467:./lib/src/at32f4xx_tim.c ****   * @brief  Forces the TMRx output 3 waveform to active or inactive level.
1468:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be  1, 2, 3, 4, 5 or 8 to select the TMR peripheral.
1469:./lib/src/at32f4xx_tim.c ****   * @param  TMR_ForcedAction: specifies the forced Action to be set to the output waveform.
1470:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
1471:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ForcedAction_Active: Force active level on OC3REF
1472:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ForcedAction_InActive: Force inactive level on OC3REF.
1473:./lib/src/at32f4xx_tim.c ****   * @retval None
1474:./lib/src/at32f4xx_tim.c ****   */
1475:./lib/src/at32f4xx_tim.c **** void TMR_ForcedOC3Config(TMR_Type* TMRx, uint16_t TMR_ForcedAction)
1476:./lib/src/at32f4xx_tim.c **** {
1477:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
1478:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
1479:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST3_PERIPH(TMRx));
1480:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_FORCED_ACTION(TMR_ForcedAction));
1481:./lib/src/at32f4xx_tim.c ****   tmpccmr2 = TMRx->CCM2;
1482:./lib/src/at32f4xx_tim.c ****   /* Reset the OC1M Bits */
1483:./lib/src/at32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TMR_CCM2_OC3MODE);
1484:./lib/src/at32f4xx_tim.c ****   /* Configure The Forced output Mode */
1485:./lib/src/at32f4xx_tim.c ****   tmpccmr2 |= TMR_ForcedAction;
1486:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR2 register */
1487:./lib/src/at32f4xx_tim.c ****   TMRx->CCM2 = tmpccmr2;
1488:./lib/src/at32f4xx_tim.c **** }
1489:./lib/src/at32f4xx_tim.c **** 
1490:./lib/src/at32f4xx_tim.c **** /**
1491:./lib/src/at32f4xx_tim.c ****   * @brief  Forces the TMRx output 4 waveform to active or inactive level.
1492:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be  1, 2, 3, 4, 5 or 8 to select the TMR peripheral.
1493:./lib/src/at32f4xx_tim.c ****   * @param  TMR_ForcedAction: specifies the forced Action to be set to the output waveform.
1494:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
1495:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ForcedAction_Active: Force active level on OC4REF
1496:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ForcedAction_InActive: Force inactive level on OC4REF.
1497:./lib/src/at32f4xx_tim.c ****   * @retval None
1498:./lib/src/at32f4xx_tim.c ****   */
1499:./lib/src/at32f4xx_tim.c **** void TMR_ForcedOC4Config(TMR_Type* TMRx, uint16_t TMR_ForcedAction)
1500:./lib/src/at32f4xx_tim.c **** {
1501:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
1502:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
1503:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST3_PERIPH(TMRx));
1504:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_FORCED_ACTION(TMR_ForcedAction));
1505:./lib/src/at32f4xx_tim.c ****   tmpccmr2 = TMRx->CCM2;
1506:./lib/src/at32f4xx_tim.c ****   /* Reset the OC2M Bits */
1507:./lib/src/at32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TMR_CCM2_OC4MODE);
1508:./lib/src/at32f4xx_tim.c ****   /* Configure The Forced output Mode */
1509:./lib/src/at32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TMR_ForcedAction << 8);
1510:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR2 register */
1511:./lib/src/at32f4xx_tim.c ****   TMRx->CCM2 = tmpccmr2;
1512:./lib/src/at32f4xx_tim.c **** }
ARM GAS  /tmp/ccmYaJiD.s 			page 28


1513:./lib/src/at32f4xx_tim.c **** 
1514:./lib/src/at32f4xx_tim.c **** /**
1515:./lib/src/at32f4xx_tim.c ****   * @brief  Enables or disables TMRx peripheral Preload register on ARR.
1516:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be  1 to 15 to select the TMR peripheral.
1517:./lib/src/at32f4xx_tim.c ****   * @param  NewState: new state of the TMRx peripheral Preload register
1518:./lib/src/at32f4xx_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
1519:./lib/src/at32f4xx_tim.c ****   * @retval None
1520:./lib/src/at32f4xx_tim.c ****   */
1521:./lib/src/at32f4xx_tim.c **** void TMR_ARPreloadConfig(TMR_Type* TMRx, FunctionalState NewState)
1522:./lib/src/at32f4xx_tim.c **** {
1523:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
1524:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_ALL_PERIPH(TMRx));
1525:./lib/src/at32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1526:./lib/src/at32f4xx_tim.c **** 
1527:./lib/src/at32f4xx_tim.c ****   if (NewState != DISABLE)
1528:./lib/src/at32f4xx_tim.c ****   {
1529:./lib/src/at32f4xx_tim.c ****     /* Set the ARR Preload Bit */
1530:./lib/src/at32f4xx_tim.c ****     TMRx->CTRL1 |= TMR_CTRL1_ARPEN;
1531:./lib/src/at32f4xx_tim.c ****   }
1532:./lib/src/at32f4xx_tim.c ****   else
1533:./lib/src/at32f4xx_tim.c ****   {
1534:./lib/src/at32f4xx_tim.c ****     /* Reset the ARR Preload Bit */
1535:./lib/src/at32f4xx_tim.c ****     TMRx->CTRL1 &= (uint16_t)~((uint16_t)TMR_CTRL1_ARPEN);
1536:./lib/src/at32f4xx_tim.c ****   }
1537:./lib/src/at32f4xx_tim.c **** }
1538:./lib/src/at32f4xx_tim.c **** 
1539:./lib/src/at32f4xx_tim.c **** /**
1540:./lib/src/at32f4xx_tim.c ****   * @brief  Selects the TMR peripheral Commutation event.
1541:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be  1, 8, 15 to select the TMRx peripheral
1542:./lib/src/at32f4xx_tim.c ****   * @param  NewState: new state of the Commutation event.
1543:./lib/src/at32f4xx_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
1544:./lib/src/at32f4xx_tim.c ****   * @retval None
1545:./lib/src/at32f4xx_tim.c ****   */
1546:./lib/src/at32f4xx_tim.c **** void TMR_SelectHALL(TMR_Type* TMRx, FunctionalState NewState)
1547:./lib/src/at32f4xx_tim.c **** {
1548:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
1549:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST2_PERIPH(TMRx));
1550:./lib/src/at32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1551:./lib/src/at32f4xx_tim.c **** 
1552:./lib/src/at32f4xx_tim.c ****   if (NewState != DISABLE)
1553:./lib/src/at32f4xx_tim.c ****   {
1554:./lib/src/at32f4xx_tim.c ****     /* Set the COM Bit */
1555:./lib/src/at32f4xx_tim.c ****     TMRx->CTRL2 |= TMR_CTRL2_CUSEL;
1556:./lib/src/at32f4xx_tim.c ****   }
1557:./lib/src/at32f4xx_tim.c ****   else
1558:./lib/src/at32f4xx_tim.c ****   {
1559:./lib/src/at32f4xx_tim.c ****     /* Reset the COM Bit */
1560:./lib/src/at32f4xx_tim.c ****     TMRx->CTRL2 &= (uint16_t)~((uint16_t)TMR_CTRL2_CUSEL);
1561:./lib/src/at32f4xx_tim.c ****   }
1562:./lib/src/at32f4xx_tim.c **** }
1563:./lib/src/at32f4xx_tim.c **** 
1564:./lib/src/at32f4xx_tim.c **** /**
1565:./lib/src/at32f4xx_tim.c ****   * @brief  Selects the TMRx peripheral Capture Compare DMA source.
1566:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be  1, 2, 3, 4, 5, 8, 15 to select
1567:./lib/src/at32f4xx_tim.c ****   *         the TMR peripheral.
1568:./lib/src/at32f4xx_tim.c ****   * @param  NewState: new state of the Capture Compare DMA source
1569:./lib/src/at32f4xx_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
ARM GAS  /tmp/ccmYaJiD.s 			page 29


1570:./lib/src/at32f4xx_tim.c ****   * @retval None
1571:./lib/src/at32f4xx_tim.c ****   */
1572:./lib/src/at32f4xx_tim.c **** void TMR_SelectCCDMA(TMR_Type* TMRx, FunctionalState NewState)
1573:./lib/src/at32f4xx_tim.c **** {
1574:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
1575:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST4_PERIPH(TMRx));
1576:./lib/src/at32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1577:./lib/src/at32f4xx_tim.c **** 
1578:./lib/src/at32f4xx_tim.c ****   if (NewState != DISABLE)
1579:./lib/src/at32f4xx_tim.c ****   {
1580:./lib/src/at32f4xx_tim.c ****     /* Set the CCDS Bit */
1581:./lib/src/at32f4xx_tim.c ****     TMRx->CTRL2 |= TMR_CTRL2_CDSEL;
1582:./lib/src/at32f4xx_tim.c ****   }
1583:./lib/src/at32f4xx_tim.c ****   else
1584:./lib/src/at32f4xx_tim.c ****   {
1585:./lib/src/at32f4xx_tim.c ****     /* Reset the CCDS Bit */
1586:./lib/src/at32f4xx_tim.c ****     TMRx->CTRL2 &= (uint16_t)~((uint16_t)TMR_CTRL2_CDSEL);
1587:./lib/src/at32f4xx_tim.c ****   }
1588:./lib/src/at32f4xx_tim.c **** }
1589:./lib/src/at32f4xx_tim.c **** 
1590:./lib/src/at32f4xx_tim.c **** /**
1591:./lib/src/at32f4xx_tim.c ****   * @brief  Sets or Resets the TMR peripheral Capture Compare Preload Control bit.
1592:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be   1, 2, 3, 4, 5, 8 or 15
1593:./lib/src/at32f4xx_tim.c ****   *         to select the TMRx peripheral
1594:./lib/src/at32f4xx_tim.c ****   * @param  NewState: new state of the Capture Compare Preload Control bit
1595:./lib/src/at32f4xx_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
1596:./lib/src/at32f4xx_tim.c ****   * @retval None
1597:./lib/src/at32f4xx_tim.c ****   */
1598:./lib/src/at32f4xx_tim.c **** void TMR_CCPreloadControl(TMR_Type* TMRx, FunctionalState NewState)
1599:./lib/src/at32f4xx_tim.c **** {
1600:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
1601:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST5_PERIPH(TMRx));
1602:./lib/src/at32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1603:./lib/src/at32f4xx_tim.c **** 
1604:./lib/src/at32f4xx_tim.c ****   if (NewState != DISABLE)
1605:./lib/src/at32f4xx_tim.c ****   {
1606:./lib/src/at32f4xx_tim.c ****     /* Set the CCPC Bit */
1607:./lib/src/at32f4xx_tim.c ****     TMRx->CTRL2 |= TMR_CTRL2_CPC;
1608:./lib/src/at32f4xx_tim.c ****   }
1609:./lib/src/at32f4xx_tim.c ****   else
1610:./lib/src/at32f4xx_tim.c ****   {
1611:./lib/src/at32f4xx_tim.c ****     /* Reset the CCPC Bit */
1612:./lib/src/at32f4xx_tim.c ****     TMRx->CTRL2 &= (uint16_t)~((uint16_t)TMR_CTRL2_CPC);
1613:./lib/src/at32f4xx_tim.c ****   }
1614:./lib/src/at32f4xx_tim.c **** }
1615:./lib/src/at32f4xx_tim.c **** 
1616:./lib/src/at32f4xx_tim.c **** /**
1617:./lib/src/at32f4xx_tim.c ****   * @brief  Enables or disables the TMRx peripheral Preload register on CCR1.
1618:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be  1 to 15 except 6 and 7 to select the TMR peripheral.
1619:./lib/src/at32f4xx_tim.c ****   * @param  TMR_OCPreload: new state of the TMRx peripheral Preload register
1620:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
1621:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCPreload_Enable
1622:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCPreload_Disable
1623:./lib/src/at32f4xx_tim.c ****   * @retval None
1624:./lib/src/at32f4xx_tim.c ****   */
1625:./lib/src/at32f4xx_tim.c **** void TMR_OC1PreloadConfig(TMR_Type* TMRx, uint16_t TMR_OCPreload)
1626:./lib/src/at32f4xx_tim.c **** {
ARM GAS  /tmp/ccmYaJiD.s 			page 30


1627:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
1628:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
1629:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST8_PERIPH(TMRx));
1630:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OCPRELOAD_STATE(TMR_OCPreload));
1631:./lib/src/at32f4xx_tim.c ****   tmpccmr1 = TMRx->CCM1;
1632:./lib/src/at32f4xx_tim.c ****   /* Reset the OC1PE Bit */
1633:./lib/src/at32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TMR_CCM1_OC1PEN);
1634:./lib/src/at32f4xx_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1635:./lib/src/at32f4xx_tim.c ****   tmpccmr1 |= TMR_OCPreload;
1636:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR1 register */
1637:./lib/src/at32f4xx_tim.c ****   TMRx->CCM1 = tmpccmr1;
1638:./lib/src/at32f4xx_tim.c **** }
1639:./lib/src/at32f4xx_tim.c **** 
1640:./lib/src/at32f4xx_tim.c **** /**
1641:./lib/src/at32f4xx_tim.c ****   * @brief  Enables or disables the TMRx peripheral Preload register on CCR2.
1642:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select
1643:./lib/src/at32f4xx_tim.c ****   *         the TMR peripheral.
1644:./lib/src/at32f4xx_tim.c ****   * @param  TMR_OCPreload: new state of the TMRx peripheral Preload register
1645:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
1646:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCPreload_Enable
1647:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCPreload_Disable
1648:./lib/src/at32f4xx_tim.c ****   * @retval None
1649:./lib/src/at32f4xx_tim.c ****   */
1650:./lib/src/at32f4xx_tim.c **** void TMR_OC2PreloadConfig(TMR_Type* TMRx, uint16_t TMR_OCPreload)
1651:./lib/src/at32f4xx_tim.c **** {
1652:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
1653:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
1654:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST6_PERIPH(TMRx));
1655:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OCPRELOAD_STATE(TMR_OCPreload));
1656:./lib/src/at32f4xx_tim.c ****   tmpccmr1 = TMRx->CCM1;
1657:./lib/src/at32f4xx_tim.c ****   /* Reset the OC2PE Bit */
1658:./lib/src/at32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TMR_CCM1_OC2PEN);
1659:./lib/src/at32f4xx_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1660:./lib/src/at32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TMR_OCPreload << 8);
1661:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR1 register */
1662:./lib/src/at32f4xx_tim.c ****   TMRx->CCM1 = tmpccmr1;
1663:./lib/src/at32f4xx_tim.c **** }
1664:./lib/src/at32f4xx_tim.c **** 
1665:./lib/src/at32f4xx_tim.c **** /**
1666:./lib/src/at32f4xx_tim.c ****   * @brief  Enables or disables the TMRx peripheral Preload register on CCR3.
1667:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be  1, 2, 3, 4, 5 or 8 to select the TMR peripheral.
1668:./lib/src/at32f4xx_tim.c ****   * @param  TMR_OCPreload: new state of the TMRx peripheral Preload register
1669:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
1670:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCPreload_Enable
1671:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCPreload_Disable
1672:./lib/src/at32f4xx_tim.c ****   * @retval None
1673:./lib/src/at32f4xx_tim.c ****   */
1674:./lib/src/at32f4xx_tim.c **** void TMR_OC3PreloadConfig(TMR_Type* TMRx, uint16_t TMR_OCPreload)
1675:./lib/src/at32f4xx_tim.c **** {
1676:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
1677:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
1678:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST3_PERIPH(TMRx));
1679:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OCPRELOAD_STATE(TMR_OCPreload));
1680:./lib/src/at32f4xx_tim.c ****   tmpccmr2 = TMRx->CCM2;
1681:./lib/src/at32f4xx_tim.c ****   /* Reset the OC3PE Bit */
1682:./lib/src/at32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TMR_CCM2_OC3PEN);
1683:./lib/src/at32f4xx_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
ARM GAS  /tmp/ccmYaJiD.s 			page 31


1684:./lib/src/at32f4xx_tim.c ****   tmpccmr2 |= TMR_OCPreload;
1685:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR2 register */
1686:./lib/src/at32f4xx_tim.c ****   TMRx->CCM2 = tmpccmr2;
1687:./lib/src/at32f4xx_tim.c **** }
1688:./lib/src/at32f4xx_tim.c **** 
1689:./lib/src/at32f4xx_tim.c **** /**
1690:./lib/src/at32f4xx_tim.c ****   * @brief  Enables or disables the TMRx peripheral Preload register on CCR4.
1691:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be  1, 2, 3, 4, 5 or 8 to select the TMR peripheral.
1692:./lib/src/at32f4xx_tim.c ****   * @param  TMR_OCPreload: new state of the TMRx peripheral Preload register
1693:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
1694:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCPreload_Enable
1695:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCPreload_Disable
1696:./lib/src/at32f4xx_tim.c ****   * @retval None
1697:./lib/src/at32f4xx_tim.c ****   */
1698:./lib/src/at32f4xx_tim.c **** void TMR_OC4PreloadConfig(TMR_Type* TMRx, uint16_t TMR_OCPreload)
1699:./lib/src/at32f4xx_tim.c **** {
1700:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
1701:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
1702:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST3_PERIPH(TMRx));
1703:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OCPRELOAD_STATE(TMR_OCPreload));
1704:./lib/src/at32f4xx_tim.c ****   tmpccmr2 = TMRx->CCM2;
1705:./lib/src/at32f4xx_tim.c ****   /* Reset the OC4PE Bit */
1706:./lib/src/at32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TMR_CCM2_OC4PE);
1707:./lib/src/at32f4xx_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1708:./lib/src/at32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TMR_OCPreload << 8);
1709:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR2 register */
1710:./lib/src/at32f4xx_tim.c ****   TMRx->CCM2 = tmpccmr2;
1711:./lib/src/at32f4xx_tim.c **** }
1712:./lib/src/at32f4xx_tim.c **** 
1713:./lib/src/at32f4xx_tim.c **** /**
1714:./lib/src/at32f4xx_tim.c ****   * @brief  Configures the TMRx Output Compare 1 Fast feature.
1715:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be  1 to 15 except 6 and 7 to select the TMR peripheral.
1716:./lib/src/at32f4xx_tim.c ****   * @param  TMR_OCFast: new state of the Output Compare Fast Enable Bit.
1717:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
1718:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCFast_Enable: TMR output compare fast enable
1719:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCFast_Disable: TMR output compare fast disable
1720:./lib/src/at32f4xx_tim.c ****   * @retval None
1721:./lib/src/at32f4xx_tim.c ****   */
1722:./lib/src/at32f4xx_tim.c **** void TMR_OC1FastConfig(TMR_Type* TMRx, uint16_t TMR_OCFast)
1723:./lib/src/at32f4xx_tim.c **** {
1724:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
1725:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
1726:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST8_PERIPH(TMRx));
1727:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OCFAST_STATE(TMR_OCFast));
1728:./lib/src/at32f4xx_tim.c ****   /* Get the TMRx CCMR1 register value */
1729:./lib/src/at32f4xx_tim.c ****   tmpccmr1 = TMRx->CCM1;
1730:./lib/src/at32f4xx_tim.c ****   /* Reset the OC1FE Bit */
1731:./lib/src/at32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TMR_CCM1_OC1FEN);
1732:./lib/src/at32f4xx_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1733:./lib/src/at32f4xx_tim.c ****   tmpccmr1 |= TMR_OCFast;
1734:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR1 */
1735:./lib/src/at32f4xx_tim.c ****   TMRx->CCM1 = tmpccmr1;
1736:./lib/src/at32f4xx_tim.c **** }
1737:./lib/src/at32f4xx_tim.c **** 
1738:./lib/src/at32f4xx_tim.c **** /**
1739:./lib/src/at32f4xx_tim.c ****   * @brief  Configures the TMRx Output Compare 2 Fast feature.
1740:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select
ARM GAS  /tmp/ccmYaJiD.s 			page 32


1741:./lib/src/at32f4xx_tim.c ****   *         the TMR peripheral.
1742:./lib/src/at32f4xx_tim.c ****   * @param  TMR_OCFast: new state of the Output Compare Fast Enable Bit.
1743:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
1744:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCFast_Enable: TMR output compare fast enable
1745:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCFast_Disable: TMR output compare fast disable
1746:./lib/src/at32f4xx_tim.c ****   * @retval None
1747:./lib/src/at32f4xx_tim.c ****   */
1748:./lib/src/at32f4xx_tim.c **** void TMR_OC2FastConfig(TMR_Type* TMRx, uint16_t TMR_OCFast)
1749:./lib/src/at32f4xx_tim.c **** {
1750:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
1751:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
1752:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST6_PERIPH(TMRx));
1753:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OCFAST_STATE(TMR_OCFast));
1754:./lib/src/at32f4xx_tim.c ****   /* Get the TMRx CCMR1 register value */
1755:./lib/src/at32f4xx_tim.c ****   tmpccmr1 = TMRx->CCM1;
1756:./lib/src/at32f4xx_tim.c ****   /* Reset the OC2FE Bit */
1757:./lib/src/at32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TMR_CCM1_OC2FNE);
1758:./lib/src/at32f4xx_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1759:./lib/src/at32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TMR_OCFast << 8);
1760:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR1 */
1761:./lib/src/at32f4xx_tim.c ****   TMRx->CCM1 = tmpccmr1;
1762:./lib/src/at32f4xx_tim.c **** }
1763:./lib/src/at32f4xx_tim.c **** 
1764:./lib/src/at32f4xx_tim.c **** /**
1765:./lib/src/at32f4xx_tim.c ****   * @brief  Configures the TMRx Output Compare 3 Fast feature.
1766:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be  1, 2, 3, 4, 5 or 8 to select the TMR peripheral.
1767:./lib/src/at32f4xx_tim.c ****   * @param  TMR_OCFast: new state of the Output Compare Fast Enable Bit.
1768:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
1769:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCFast_Enable: TMR output compare fast enable
1770:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCFast_Disable: TMR output compare fast disable
1771:./lib/src/at32f4xx_tim.c ****   * @retval None
1772:./lib/src/at32f4xx_tim.c ****   */
1773:./lib/src/at32f4xx_tim.c **** void TMR_OC3FastConfig(TMR_Type* TMRx, uint16_t TMR_OCFast)
1774:./lib/src/at32f4xx_tim.c **** {
1775:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
1776:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
1777:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST3_PERIPH(TMRx));
1778:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OCFAST_STATE(TMR_OCFast));
1779:./lib/src/at32f4xx_tim.c ****   /* Get the TMRx CCMR2 register value */
1780:./lib/src/at32f4xx_tim.c ****   tmpccmr2 = TMRx->CCM2;
1781:./lib/src/at32f4xx_tim.c ****   /* Reset the OC3FE Bit */
1782:./lib/src/at32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TMR_CCM2_OC3FEN);
1783:./lib/src/at32f4xx_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1784:./lib/src/at32f4xx_tim.c ****   tmpccmr2 |= TMR_OCFast;
1785:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR2 */
1786:./lib/src/at32f4xx_tim.c ****   TMRx->CCM2 = tmpccmr2;
1787:./lib/src/at32f4xx_tim.c **** }
1788:./lib/src/at32f4xx_tim.c **** 
1789:./lib/src/at32f4xx_tim.c **** /**
1790:./lib/src/at32f4xx_tim.c ****   * @brief  Configures the TMRx Output Compare 4 Fast feature.
1791:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be  1, 2, 3, 4, 5 or 8 to select the TMR peripheral.
1792:./lib/src/at32f4xx_tim.c ****   * @param  TMR_OCFast: new state of the Output Compare Fast Enable Bit.
1793:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
1794:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCFast_Enable: TMR output compare fast enable
1795:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCFast_Disable: TMR output compare fast disable
1796:./lib/src/at32f4xx_tim.c ****   * @retval None
1797:./lib/src/at32f4xx_tim.c ****   */
ARM GAS  /tmp/ccmYaJiD.s 			page 33


1798:./lib/src/at32f4xx_tim.c **** void TMR_OC4FastConfig(TMR_Type* TMRx, uint16_t TMR_OCFast)
1799:./lib/src/at32f4xx_tim.c **** {
1800:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
1801:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
1802:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST3_PERIPH(TMRx));
1803:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OCFAST_STATE(TMR_OCFast));
1804:./lib/src/at32f4xx_tim.c ****   /* Get the TMRx CCMR2 register value */
1805:./lib/src/at32f4xx_tim.c ****   tmpccmr2 = TMRx->CCM2;
1806:./lib/src/at32f4xx_tim.c ****   /* Reset the OC4FE Bit */
1807:./lib/src/at32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TMR_CCM2_OC4FE);
1808:./lib/src/at32f4xx_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1809:./lib/src/at32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TMR_OCFast << 8);
1810:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR2 */
1811:./lib/src/at32f4xx_tim.c ****   TMRx->CCM2 = tmpccmr2;
1812:./lib/src/at32f4xx_tim.c **** }
1813:./lib/src/at32f4xx_tim.c **** 
1814:./lib/src/at32f4xx_tim.c **** /**
1815:./lib/src/at32f4xx_tim.c ****   * @brief  Clears or safeguards the OCREF1 signal on an external event
1816:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be  1, 2, 3, 4, 5 or 8 to select the TMR peripheral.
1817:./lib/src/at32f4xx_tim.c ****   * @param  TMR_OCClear: new state of the Output Compare Clear Enable Bit.
1818:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
1819:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCClear_Enable: TMR Output clear enable
1820:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCClear_Disable: TMR Output clear disable
1821:./lib/src/at32f4xx_tim.c ****   * @retval None
1822:./lib/src/at32f4xx_tim.c ****   */
1823:./lib/src/at32f4xx_tim.c **** void TMR_ClearOC1Ref(TMR_Type* TMRx, uint16_t TMR_OCClear)
1824:./lib/src/at32f4xx_tim.c **** {
1825:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
1826:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
1827:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST3_PERIPH(TMRx));
1828:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OCCLEAR_STATE(TMR_OCClear));
1829:./lib/src/at32f4xx_tim.c **** 
1830:./lib/src/at32f4xx_tim.c ****   tmpccmr1 = TMRx->CCM1;
1831:./lib/src/at32f4xx_tim.c **** 
1832:./lib/src/at32f4xx_tim.c ****   /* Reset the OC1CE Bit */
1833:./lib/src/at32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TMR_CCM1_C1CDIS);
1834:./lib/src/at32f4xx_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1835:./lib/src/at32f4xx_tim.c ****   tmpccmr1 |= TMR_OCClear;
1836:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR1 register */
1837:./lib/src/at32f4xx_tim.c ****   TMRx->CCM1 = tmpccmr1;
1838:./lib/src/at32f4xx_tim.c **** }
1839:./lib/src/at32f4xx_tim.c **** 
1840:./lib/src/at32f4xx_tim.c **** /**
1841:./lib/src/at32f4xx_tim.c ****   * @brief  Clears or safeguards the OCREF2 signal on an external event
1842:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be  1, 2, 3, 4, 5 or 8 to select the TMR peripheral.
1843:./lib/src/at32f4xx_tim.c ****   * @param  TMR_OCClear: new state of the Output Compare Clear Enable Bit.
1844:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
1845:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCClear_Enable: TMR Output clear enable
1846:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCClear_Disable: TMR Output clear disable
1847:./lib/src/at32f4xx_tim.c ****   * @retval None
1848:./lib/src/at32f4xx_tim.c ****   */
1849:./lib/src/at32f4xx_tim.c **** void TMR_ClearOC2Ref(TMR_Type* TMRx, uint16_t TMR_OCClear)
1850:./lib/src/at32f4xx_tim.c **** {
1851:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
1852:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
1853:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST3_PERIPH(TMRx));
1854:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OCCLEAR_STATE(TMR_OCClear));
ARM GAS  /tmp/ccmYaJiD.s 			page 34


1855:./lib/src/at32f4xx_tim.c ****   tmpccmr1 = TMRx->CCM1;
1856:./lib/src/at32f4xx_tim.c ****   /* Reset the OC2CE Bit */
1857:./lib/src/at32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TMR_CCM1_OC2CDIS);
1858:./lib/src/at32f4xx_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1859:./lib/src/at32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TMR_OCClear << 8);
1860:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR1 register */
1861:./lib/src/at32f4xx_tim.c ****   TMRx->CCM1 = tmpccmr1;
1862:./lib/src/at32f4xx_tim.c **** }
1863:./lib/src/at32f4xx_tim.c **** 
1864:./lib/src/at32f4xx_tim.c **** /**
1865:./lib/src/at32f4xx_tim.c ****   * @brief  Clears or safeguards the OCREF3 signal on an external event
1866:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be  1, 2, 3, 4, 5 or 8 to select the TMR peripheral.
1867:./lib/src/at32f4xx_tim.c ****   * @param  TMR_OCClear: new state of the Output Compare Clear Enable Bit.
1868:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
1869:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCClear_Enable: TMR Output clear enable
1870:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCClear_Disable: TMR Output clear disable
1871:./lib/src/at32f4xx_tim.c ****   * @retval None
1872:./lib/src/at32f4xx_tim.c ****   */
1873:./lib/src/at32f4xx_tim.c **** void TMR_ClearOC3Ref(TMR_Type* TMRx, uint16_t TMR_OCClear)
1874:./lib/src/at32f4xx_tim.c **** {
1875:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
1876:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
1877:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST3_PERIPH(TMRx));
1878:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OCCLEAR_STATE(TMR_OCClear));
1879:./lib/src/at32f4xx_tim.c ****   tmpccmr2 = TMRx->CCM2;
1880:./lib/src/at32f4xx_tim.c ****   /* Reset the OC3CE Bit */
1881:./lib/src/at32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TMR_CCM2_OC3CDIS);
1882:./lib/src/at32f4xx_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1883:./lib/src/at32f4xx_tim.c ****   tmpccmr2 |= TMR_OCClear;
1884:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR2 register */
1885:./lib/src/at32f4xx_tim.c ****   TMRx->CCM2 = tmpccmr2;
1886:./lib/src/at32f4xx_tim.c **** }
1887:./lib/src/at32f4xx_tim.c **** 
1888:./lib/src/at32f4xx_tim.c **** /**
1889:./lib/src/at32f4xx_tim.c ****   * @brief  Clears or safeguards the OCREF4 signal on an external event
1890:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be  1, 2, 3, 4, 5 or 8 to select the TMR peripheral.
1891:./lib/src/at32f4xx_tim.c ****   * @param  TMR_OCClear: new state of the Output Compare Clear Enable Bit.
1892:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
1893:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCClear_Enable: TMR Output clear enable
1894:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCClear_Disable: TMR Output clear disable
1895:./lib/src/at32f4xx_tim.c ****   * @retval None
1896:./lib/src/at32f4xx_tim.c ****   */
1897:./lib/src/at32f4xx_tim.c **** void TMR_ClearOC4Ref(TMR_Type* TMRx, uint16_t TMR_OCClear)
1898:./lib/src/at32f4xx_tim.c **** {
1899:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
1900:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
1901:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST3_PERIPH(TMRx));
1902:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OCCLEAR_STATE(TMR_OCClear));
1903:./lib/src/at32f4xx_tim.c ****   tmpccmr2 = TMRx->CCM2;
1904:./lib/src/at32f4xx_tim.c ****   /* Reset the OC4CE Bit */
1905:./lib/src/at32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TMR_CCM2_OC4CDIS);
1906:./lib/src/at32f4xx_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1907:./lib/src/at32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TMR_OCClear << 8);
1908:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR2 register */
1909:./lib/src/at32f4xx_tim.c ****   TMRx->CCM2 = tmpccmr2;
1910:./lib/src/at32f4xx_tim.c **** }
1911:./lib/src/at32f4xx_tim.c **** 
ARM GAS  /tmp/ccmYaJiD.s 			page 35


1912:./lib/src/at32f4xx_tim.c **** /**
1913:./lib/src/at32f4xx_tim.c ****   * @brief  Configures the TMRx channel 1 polarity.
1914:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1 to 15 except 6 and 7 to select the TMR peripheral.
1915:./lib/src/at32f4xx_tim.c ****   * @param  TMR_OCPolarity: specifies the OC1 Polarity
1916:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
1917:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCPolarity_High: Output Compare active high
1918:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCPolarity_Low: Output Compare active low
1919:./lib/src/at32f4xx_tim.c ****   * @retval None
1920:./lib/src/at32f4xx_tim.c ****   */
1921:./lib/src/at32f4xx_tim.c **** void TMR_OC1PolarityConfig(TMR_Type* TMRx, uint16_t TMR_OCPolarity)
1922:./lib/src/at32f4xx_tim.c **** {
1923:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccer = 0;
1924:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
1925:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST8_PERIPH(TMRx));
1926:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OC_POLARITY(TMR_OCPolarity));
1927:./lib/src/at32f4xx_tim.c ****   tmpccer = TMRx->CCE;
1928:./lib/src/at32f4xx_tim.c ****   /* Set or Reset the CC1P Bit */
1929:./lib/src/at32f4xx_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TMR_CCE_C1P);
1930:./lib/src/at32f4xx_tim.c ****   tmpccer |= TMR_OCPolarity;
1931:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCE register */
1932:./lib/src/at32f4xx_tim.c ****   TMRx->CCE = tmpccer;
1933:./lib/src/at32f4xx_tim.c **** }
1934:./lib/src/at32f4xx_tim.c **** 
1935:./lib/src/at32f4xx_tim.c **** /**
1936:./lib/src/at32f4xx_tim.c ****   * @brief  Configures the TMRx Channel 1N polarity.
1937:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1, 8, 15 to select the TMR peripheral.
1938:./lib/src/at32f4xx_tim.c ****   * @param  TMR_OCNPolarity: specifies the OC1N Polarity
1939:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
1940:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCNPolarity_High: Output Compare active high
1941:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCNPolarity_Low: Output Compare active low
1942:./lib/src/at32f4xx_tim.c ****   * @retval None
1943:./lib/src/at32f4xx_tim.c ****   */
1944:./lib/src/at32f4xx_tim.c **** void TMR_OC1NPolarityConfig(TMR_Type* TMRx, uint16_t TMR_OCNPolarity)
1945:./lib/src/at32f4xx_tim.c **** {
1946:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccer = 0;
1947:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
1948:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST2_PERIPH(TMRx));
1949:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OCN_POLARITY(TMR_OCNPolarity));
1950:./lib/src/at32f4xx_tim.c **** 
1951:./lib/src/at32f4xx_tim.c ****   tmpccer = TMRx->CCE;
1952:./lib/src/at32f4xx_tim.c ****   /* Set or Reset the CC1NP Bit */
1953:./lib/src/at32f4xx_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TMR_CCE_C1NP);
1954:./lib/src/at32f4xx_tim.c ****   tmpccer |= TMR_OCNPolarity;
1955:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCE register */
1956:./lib/src/at32f4xx_tim.c ****   TMRx->CCE = tmpccer;
1957:./lib/src/at32f4xx_tim.c **** }
1958:./lib/src/at32f4xx_tim.c **** 
1959:./lib/src/at32f4xx_tim.c **** /**
1960:./lib/src/at32f4xx_tim.c ****   * @brief  Configures the TMRx channel 2 polarity.
1961:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TMR peripheral.
1962:./lib/src/at32f4xx_tim.c ****   * @param  TMR_OCPolarity: specifies the OC2 Polarity
1963:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
1964:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCPolarity_High: Output Compare active high
1965:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCPolarity_Low: Output Compare active low
1966:./lib/src/at32f4xx_tim.c ****   * @retval None
1967:./lib/src/at32f4xx_tim.c ****   */
1968:./lib/src/at32f4xx_tim.c **** void TMR_OC2PolarityConfig(TMR_Type* TMRx, uint16_t TMR_OCPolarity)
ARM GAS  /tmp/ccmYaJiD.s 			page 36


1969:./lib/src/at32f4xx_tim.c **** {
1970:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccer = 0;
1971:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
1972:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST6_PERIPH(TMRx));
1973:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OC_POLARITY(TMR_OCPolarity));
1974:./lib/src/at32f4xx_tim.c ****   tmpccer = TMRx->CCE;
1975:./lib/src/at32f4xx_tim.c ****   /* Set or Reset the CC2P Bit */
1976:./lib/src/at32f4xx_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TMR_CCE_C2P);
1977:./lib/src/at32f4xx_tim.c ****   tmpccer |= (uint16_t)(TMR_OCPolarity << 4);
1978:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCE register */
1979:./lib/src/at32f4xx_tim.c ****   TMRx->CCE = tmpccer;
1980:./lib/src/at32f4xx_tim.c **** }
1981:./lib/src/at32f4xx_tim.c **** 
1982:./lib/src/at32f4xx_tim.c **** /**
1983:./lib/src/at32f4xx_tim.c ****   * @brief  Configures the TMRx Channel 2N polarity.
1984:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1 or 8 to select the TMR peripheral.
1985:./lib/src/at32f4xx_tim.c ****   * @param  TMR_OCNPolarity: specifies the OC2N Polarity
1986:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
1987:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCNPolarity_High: Output Compare active high
1988:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCNPolarity_Low: Output Compare active low
1989:./lib/src/at32f4xx_tim.c ****   * @retval None
1990:./lib/src/at32f4xx_tim.c ****   */
1991:./lib/src/at32f4xx_tim.c **** void TMR_OC2NPolarityConfig(TMR_Type* TMRx, uint16_t TMR_OCNPolarity)
1992:./lib/src/at32f4xx_tim.c **** {
1993:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccer = 0;
1994:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
1995:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST1_PERIPH(TMRx));
1996:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OCN_POLARITY(TMR_OCNPolarity));
1997:./lib/src/at32f4xx_tim.c **** 
1998:./lib/src/at32f4xx_tim.c ****   tmpccer = TMRx->CCE;
1999:./lib/src/at32f4xx_tim.c ****   /* Set or Reset the CC2NP Bit */
2000:./lib/src/at32f4xx_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TMR_CCE_C2NP);
2001:./lib/src/at32f4xx_tim.c ****   tmpccer |= (uint16_t)(TMR_OCNPolarity << 4);
2002:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCE register */
2003:./lib/src/at32f4xx_tim.c ****   TMRx->CCE = tmpccer;
2004:./lib/src/at32f4xx_tim.c **** }
2005:./lib/src/at32f4xx_tim.c **** 
2006:./lib/src/at32f4xx_tim.c **** /**
2007:./lib/src/at32f4xx_tim.c ****   * @brief  Configures the TMRx channel 3 polarity.
2008:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1, 2, 3, 4, 5 or 8 to select the TMR peripheral.
2009:./lib/src/at32f4xx_tim.c ****   * @param  TMR_OCPolarity: specifies the OC3 Polarity
2010:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
2011:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCPolarity_High: Output Compare active high
2012:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCPolarity_Low: Output Compare active low
2013:./lib/src/at32f4xx_tim.c ****   * @retval None
2014:./lib/src/at32f4xx_tim.c ****   */
2015:./lib/src/at32f4xx_tim.c **** void TMR_OC3PolarityConfig(TMR_Type* TMRx, uint16_t TMR_OCPolarity)
2016:./lib/src/at32f4xx_tim.c **** {
2017:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccer = 0;
2018:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
2019:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST3_PERIPH(TMRx));
2020:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OC_POLARITY(TMR_OCPolarity));
2021:./lib/src/at32f4xx_tim.c ****   tmpccer = TMRx->CCE;
2022:./lib/src/at32f4xx_tim.c ****   /* Set or Reset the CC3P Bit */
2023:./lib/src/at32f4xx_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TMR_CCE_C3P);
2024:./lib/src/at32f4xx_tim.c ****   tmpccer |= (uint16_t)(TMR_OCPolarity << 8);
2025:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCE register */
ARM GAS  /tmp/ccmYaJiD.s 			page 37


2026:./lib/src/at32f4xx_tim.c ****   TMRx->CCE = tmpccer;
2027:./lib/src/at32f4xx_tim.c **** }
2028:./lib/src/at32f4xx_tim.c **** 
2029:./lib/src/at32f4xx_tim.c **** /**
2030:./lib/src/at32f4xx_tim.c ****   * @brief  Configures the TMRx Channel 3N polarity.
2031:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1 or 8 to select the TMR peripheral.
2032:./lib/src/at32f4xx_tim.c ****   * @param  TMR_OCNPolarity: specifies the OC3N Polarity
2033:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
2034:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCNPolarity_High: Output Compare active high
2035:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCNPolarity_Low: Output Compare active low
2036:./lib/src/at32f4xx_tim.c ****   * @retval None
2037:./lib/src/at32f4xx_tim.c ****   */
2038:./lib/src/at32f4xx_tim.c **** void TMR_OC3NPolarityConfig(TMR_Type* TMRx, uint16_t TMR_OCNPolarity)
2039:./lib/src/at32f4xx_tim.c **** {
2040:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccer = 0;
2041:./lib/src/at32f4xx_tim.c **** 
2042:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
2043:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST1_PERIPH(TMRx));
2044:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OCN_POLARITY(TMR_OCNPolarity));
2045:./lib/src/at32f4xx_tim.c **** 
2046:./lib/src/at32f4xx_tim.c ****   tmpccer = TMRx->CCE;
2047:./lib/src/at32f4xx_tim.c ****   /* Set or Reset the CC3NP Bit */
2048:./lib/src/at32f4xx_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TMR_CCE_C3NP);
2049:./lib/src/at32f4xx_tim.c ****   tmpccer |= (uint16_t)(TMR_OCNPolarity << 8);
2050:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCER register */
2051:./lib/src/at32f4xx_tim.c ****   TMRx->CCE = tmpccer;
2052:./lib/src/at32f4xx_tim.c **** }
2053:./lib/src/at32f4xx_tim.c **** 
2054:./lib/src/at32f4xx_tim.c **** /**
2055:./lib/src/at32f4xx_tim.c ****   * @brief  Configures the TMRx channel 4 polarity.
2056:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1, 2, 3, 4, 5 or 8 to select the TMR peripheral.
2057:./lib/src/at32f4xx_tim.c ****   * @param  TMR_OCPolarity: specifies the OC4 Polarity
2058:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
2059:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCPolarity_High: Output Compare active high
2060:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCPolarity_Low: Output Compare active low
2061:./lib/src/at32f4xx_tim.c ****   * @retval None
2062:./lib/src/at32f4xx_tim.c ****   */
2063:./lib/src/at32f4xx_tim.c **** void TMR_OC4PolarityConfig(TMR_Type* TMRx, uint16_t TMR_OCPolarity)
2064:./lib/src/at32f4xx_tim.c **** {
2065:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccer = 0;
2066:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
2067:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST3_PERIPH(TMRx));
2068:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OC_POLARITY(TMR_OCPolarity));
2069:./lib/src/at32f4xx_tim.c ****   tmpccer = TMRx->CCE;
2070:./lib/src/at32f4xx_tim.c ****   /* Set or Reset the CC4P Bit */
2071:./lib/src/at32f4xx_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TMR_CCE_C4P);
2072:./lib/src/at32f4xx_tim.c ****   tmpccer |= (uint16_t)(TMR_OCPolarity << 12);
2073:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCE register */
2074:./lib/src/at32f4xx_tim.c ****   TMRx->CCE = tmpccer;
2075:./lib/src/at32f4xx_tim.c **** }
2076:./lib/src/at32f4xx_tim.c **** 
2077:./lib/src/at32f4xx_tim.c **** /**
2078:./lib/src/at32f4xx_tim.c ****   * @brief  Enables or disables the TMR Capture Compare Channel x.
2079:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1 to 15 except 6 and 7 to select the TMR peripheral.
2080:./lib/src/at32f4xx_tim.c ****   * @param  TMR_Channel: specifies the TMR Channel
2081:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
2082:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_Channel_1: TMR Channel 1
ARM GAS  /tmp/ccmYaJiD.s 			page 38


2083:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_Channel_2: TMR Channel 2
2084:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_Channel_3: TMR Channel 3
2085:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_Channel_4: TMR Channel 4
2086:./lib/src/at32f4xx_tim.c ****   * @param  TMR_CCx: specifies the TMR Channel CCxE bit new state.
2087:./lib/src/at32f4xx_tim.c ****   *   This parameter can be: TMR_CCx_Enable or TMR_CCx_Disable.
2088:./lib/src/at32f4xx_tim.c ****   * @retval None
2089:./lib/src/at32f4xx_tim.c ****   */
2090:./lib/src/at32f4xx_tim.c **** void TMR_CCxCmd(TMR_Type* TMRx, uint16_t TMR_Channel, uint16_t TMR_CCx)
2091:./lib/src/at32f4xx_tim.c **** {
2092:./lib/src/at32f4xx_tim.c ****   uint16_t tmp = 0;
2093:./lib/src/at32f4xx_tim.c **** 
2094:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
2095:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST8_PERIPH(TMRx));
2096:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_CHANNEL(TMR_Channel));
2097:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_CCX(TMR_CCx));
2098:./lib/src/at32f4xx_tim.c **** 
2099:./lib/src/at32f4xx_tim.c ****   tmp = CCE_CCE_Set << TMR_Channel;
2100:./lib/src/at32f4xx_tim.c **** 
2101:./lib/src/at32f4xx_tim.c ****   /* Reset the CCxE Bit */
2102:./lib/src/at32f4xx_tim.c ****   TMRx->CCE &= (uint16_t)~ tmp;
2103:./lib/src/at32f4xx_tim.c **** 
2104:./lib/src/at32f4xx_tim.c ****   /* Set or reset the CCxE Bit */
2105:./lib/src/at32f4xx_tim.c ****   TMRx->CCE |=  (uint16_t)(TMR_CCx << TMR_Channel);
2106:./lib/src/at32f4xx_tim.c **** }
2107:./lib/src/at32f4xx_tim.c **** 
2108:./lib/src/at32f4xx_tim.c **** /**
2109:./lib/src/at32f4xx_tim.c ****   * @brief  Enables or disables the TMR Capture Compare Channel xN.
2110:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1, 8, 15 to select the TMR peripheral.
2111:./lib/src/at32f4xx_tim.c ****   * @param  TMR_Channel: specifies the TMR Channel
2112:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
2113:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_Channel_1: TMR Channel 1
2114:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_Channel_2: TMR Channel 2
2115:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_Channel_3: TMR Channel 3
2116:./lib/src/at32f4xx_tim.c ****   * @param  TMR_CCxN: specifies the TMR Channel CCxNE bit new state.
2117:./lib/src/at32f4xx_tim.c ****   *   This parameter can be: TMR_CCxN_Enable or TMR_CCxN_Disable.
2118:./lib/src/at32f4xx_tim.c ****   * @retval None
2119:./lib/src/at32f4xx_tim.c ****   */
2120:./lib/src/at32f4xx_tim.c **** void TMR_CCxNCmd(TMR_Type* TMRx, uint16_t TMR_Channel, uint16_t TMR_CCxN)
2121:./lib/src/at32f4xx_tim.c **** {
2122:./lib/src/at32f4xx_tim.c ****   uint16_t tmp = 0;
2123:./lib/src/at32f4xx_tim.c **** 
2124:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
2125:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST2_PERIPH(TMRx));
2126:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_COMPLEMENTARY_CHANNEL(TMR_Channel));
2127:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_CCXN(TMR_CCxN));
2128:./lib/src/at32f4xx_tim.c **** 
2129:./lib/src/at32f4xx_tim.c ****   tmp = CCE_CCNE_Set << TMR_Channel;
2130:./lib/src/at32f4xx_tim.c **** 
2131:./lib/src/at32f4xx_tim.c ****   /* Reset the CCxNE Bit */
2132:./lib/src/at32f4xx_tim.c ****   TMRx->CCE &= (uint16_t) ~tmp;
2133:./lib/src/at32f4xx_tim.c **** 
2134:./lib/src/at32f4xx_tim.c ****   /* Set or reset the CCxNE Bit */
2135:./lib/src/at32f4xx_tim.c ****   TMRx->CCE |=  (uint16_t)(TMR_CCxN << TMR_Channel);
2136:./lib/src/at32f4xx_tim.c **** }
2137:./lib/src/at32f4xx_tim.c **** 
2138:./lib/src/at32f4xx_tim.c **** /**
2139:./lib/src/at32f4xx_tim.c ****   * @brief  Selects the TMR Output Compare Mode.
ARM GAS  /tmp/ccmYaJiD.s 			page 39


2140:./lib/src/at32f4xx_tim.c ****   * @note   This function disables the selected channel before changing the Output
2141:./lib/src/at32f4xx_tim.c ****   *         Compare Mode.
2142:./lib/src/at32f4xx_tim.c ****   *         User has to enable this channel using TMR_CCxCmd and TMR_CCxNCmd functions.
2143:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1 to 15 except 6 and 7 to select the TMR peripheral.
2144:./lib/src/at32f4xx_tim.c ****   * @param  TMR_Channel: specifies the TMR Channel
2145:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
2146:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_Channel_1: TMR Channel 1
2147:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_Channel_2: TMR Channel 2
2148:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_Channel_3: TMR Channel 3
2149:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_Channel_4: TMR Channel 4
2150:./lib/src/at32f4xx_tim.c ****   * @param  TMR_OCMode: specifies the TMR Output Compare Mode.
2151:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
2152:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCMode_Timing
2153:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCMode_Active
2154:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCMode_Toggle
2155:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCMode_PWM1
2156:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OCMode_PWM2
2157:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ForcedAction_Active
2158:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ForcedAction_InActive
2159:./lib/src/at32f4xx_tim.c ****   * @retval None
2160:./lib/src/at32f4xx_tim.c ****   */
2161:./lib/src/at32f4xx_tim.c **** void TMR_SelectOCxM(TMR_Type* TMRx, uint16_t TMR_Channel, uint16_t TMR_OCMode)
2162:./lib/src/at32f4xx_tim.c **** {
2163:./lib/src/at32f4xx_tim.c ****   uint32_t tmp = 0;
2164:./lib/src/at32f4xx_tim.c ****   uint16_t tmp1 = 0;
2165:./lib/src/at32f4xx_tim.c **** 
2166:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
2167:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST8_PERIPH(TMRx));
2168:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_CHANNEL(TMR_Channel));
2169:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OCM(TMR_OCMode));
2170:./lib/src/at32f4xx_tim.c **** 
2171:./lib/src/at32f4xx_tim.c ****   tmp = (uint32_t) TMRx;
2172:./lib/src/at32f4xx_tim.c ****   tmp += CCMR_Offset;
2173:./lib/src/at32f4xx_tim.c **** 
2174:./lib/src/at32f4xx_tim.c ****   tmp1 = CCE_CCE_Set << (uint16_t)TMR_Channel;
2175:./lib/src/at32f4xx_tim.c **** 
2176:./lib/src/at32f4xx_tim.c ****   /* Disable the Channel: Reset the CCxE Bit */
2177:./lib/src/at32f4xx_tim.c ****   TMRx->CCE &= (uint16_t) ~tmp1;
2178:./lib/src/at32f4xx_tim.c **** 
2179:./lib/src/at32f4xx_tim.c ****   if((TMR_Channel == TMR_Channel_1) || (TMR_Channel == TMR_Channel_3))
2180:./lib/src/at32f4xx_tim.c ****   {
2181:./lib/src/at32f4xx_tim.c ****     tmp += (TMR_Channel >> 1);
2182:./lib/src/at32f4xx_tim.c **** 
2183:./lib/src/at32f4xx_tim.c ****     /* Reset the OCxM bits in the CCMRx register */
2184:./lib/src/at32f4xx_tim.c ****     *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TMR_CCM1_OC1MODE);
2185:./lib/src/at32f4xx_tim.c **** 
2186:./lib/src/at32f4xx_tim.c ****     /* Configure the OCxM bits in the CCMRx register */
2187:./lib/src/at32f4xx_tim.c ****     *(__IO uint32_t *) tmp |= TMR_OCMode;
2188:./lib/src/at32f4xx_tim.c ****   }
2189:./lib/src/at32f4xx_tim.c ****   else
2190:./lib/src/at32f4xx_tim.c ****   {
2191:./lib/src/at32f4xx_tim.c ****     tmp += (uint16_t)(TMR_Channel - (uint16_t)4) >> (uint16_t)1;
2192:./lib/src/at32f4xx_tim.c **** 
2193:./lib/src/at32f4xx_tim.c ****     /* Reset the OCxM bits in the CCMRx register */
2194:./lib/src/at32f4xx_tim.c ****     *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TMR_CCM1_OC2MODE);
2195:./lib/src/at32f4xx_tim.c **** 
2196:./lib/src/at32f4xx_tim.c ****     /* Configure the OCxM bits in the CCMRx register */
ARM GAS  /tmp/ccmYaJiD.s 			page 40


2197:./lib/src/at32f4xx_tim.c ****     *(__IO uint32_t *) tmp |= (uint16_t)(TMR_OCMode << 8);
2198:./lib/src/at32f4xx_tim.c ****   }
2199:./lib/src/at32f4xx_tim.c **** }
2200:./lib/src/at32f4xx_tim.c **** 
2201:./lib/src/at32f4xx_tim.c **** /**
2202:./lib/src/at32f4xx_tim.c ****   * @brief  Enables or Disables the TMRx Update event.
2203:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1 to 15 to select the TMR peripheral.
2204:./lib/src/at32f4xx_tim.c ****   * @param  NewState: new state of the TMRx UDIS bit
2205:./lib/src/at32f4xx_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
2206:./lib/src/at32f4xx_tim.c ****   * @retval None
2207:./lib/src/at32f4xx_tim.c ****   */
2208:./lib/src/at32f4xx_tim.c **** void TMR_UpdateDisableConfig(TMR_Type* TMRx, FunctionalState NewState)
2209:./lib/src/at32f4xx_tim.c **** {
2210:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
2211:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_ALL_PERIPH(TMRx));
2212:./lib/src/at32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2213:./lib/src/at32f4xx_tim.c **** 
2214:./lib/src/at32f4xx_tim.c ****   if (NewState != DISABLE)
2215:./lib/src/at32f4xx_tim.c ****   {
2216:./lib/src/at32f4xx_tim.c ****     /* Set the Update Disable Bit */
2217:./lib/src/at32f4xx_tim.c ****     TMRx->CTRL1 |= TMR_CTRL1_UEVDIS;
2218:./lib/src/at32f4xx_tim.c ****   }
2219:./lib/src/at32f4xx_tim.c ****   else
2220:./lib/src/at32f4xx_tim.c ****   {
2221:./lib/src/at32f4xx_tim.c ****     /* Reset the Update Disable Bit */
2222:./lib/src/at32f4xx_tim.c ****     TMRx->CTRL1 &= (uint16_t)~((uint16_t)TMR_CTRL1_UEVDIS);
2223:./lib/src/at32f4xx_tim.c ****   }
2224:./lib/src/at32f4xx_tim.c **** }
2225:./lib/src/at32f4xx_tim.c **** 
2226:./lib/src/at32f4xx_tim.c **** /**
2227:./lib/src/at32f4xx_tim.c ****   * @brief  Configures the TMRx Update Request Interrupt source.
2228:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1 to 15 to select the TMR peripheral.
2229:./lib/src/at32f4xx_tim.c ****   * @param  TMR_UpdateSource: specifies the Update source.
2230:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
2231:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_UpdateSource_Regular: Source of update is the counter overflow/underflow
2232:./lib/src/at32f4xx_tim.c ****                                        or the setting of UG bit, or an update generation
2233:./lib/src/at32f4xx_tim.c ****                                        through the slave mode controller.
2234:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_UpdateSource_Global: Source of update is counter overflow/underflow.
2235:./lib/src/at32f4xx_tim.c ****   * @retval None
2236:./lib/src/at32f4xx_tim.c ****   */
2237:./lib/src/at32f4xx_tim.c **** void TMR_UpdateRequestConfig(TMR_Type* TMRx, uint16_t TMR_UpdateSource)
2238:./lib/src/at32f4xx_tim.c **** {
2239:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
2240:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_ALL_PERIPH(TMRx));
2241:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_UPDATE_SOURCE(TMR_UpdateSource));
2242:./lib/src/at32f4xx_tim.c **** 
2243:./lib/src/at32f4xx_tim.c ****   if (TMR_UpdateSource != TMR_UpdateSource_Global)
2244:./lib/src/at32f4xx_tim.c ****   {
2245:./lib/src/at32f4xx_tim.c ****     /* Set the URS Bit */
2246:./lib/src/at32f4xx_tim.c ****     TMRx->CTRL1 |= TMR_CTRL1_UVERS;
2247:./lib/src/at32f4xx_tim.c ****   }
2248:./lib/src/at32f4xx_tim.c ****   else
2249:./lib/src/at32f4xx_tim.c ****   {
2250:./lib/src/at32f4xx_tim.c ****     /* Reset the URS Bit */
2251:./lib/src/at32f4xx_tim.c ****     TMRx->CTRL1 &= (uint16_t)~((uint16_t)TMR_CTRL1_UVERS);
2252:./lib/src/at32f4xx_tim.c ****   }
2253:./lib/src/at32f4xx_tim.c **** }
ARM GAS  /tmp/ccmYaJiD.s 			page 41


2254:./lib/src/at32f4xx_tim.c **** 
2255:./lib/src/at32f4xx_tim.c **** /**
2256:./lib/src/at32f4xx_tim.c ****   * @brief  Enables or disables the TMRx's Hall sensor interface.
2257:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1, 2, 3, 4, 5 or 8 to select the TMR peripheral.
2258:./lib/src/at32f4xx_tim.c ****   * @param  NewState: new state of the TMRx Hall sensor interface.
2259:./lib/src/at32f4xx_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
2260:./lib/src/at32f4xx_tim.c ****   * @retval None
2261:./lib/src/at32f4xx_tim.c ****   */
2262:./lib/src/at32f4xx_tim.c **** void TMR_SelectHallSensor(TMR_Type* TMRx, FunctionalState NewState)
2263:./lib/src/at32f4xx_tim.c **** {
2264:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
2265:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST6_PERIPH(TMRx));
2266:./lib/src/at32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2267:./lib/src/at32f4xx_tim.c **** 
2268:./lib/src/at32f4xx_tim.c ****   if (NewState != DISABLE)
2269:./lib/src/at32f4xx_tim.c ****   {
2270:./lib/src/at32f4xx_tim.c ****     /* Set the TI1S Bit */
2271:./lib/src/at32f4xx_tim.c ****     TMRx->CTRL2 |= TMR_CTRL2_TI1SEL;
2272:./lib/src/at32f4xx_tim.c ****   }
2273:./lib/src/at32f4xx_tim.c ****   else
2274:./lib/src/at32f4xx_tim.c ****   {
2275:./lib/src/at32f4xx_tim.c ****     /* Reset the TI1S Bit */
2276:./lib/src/at32f4xx_tim.c ****     TMRx->CTRL2 &= (uint16_t)~((uint16_t)TMR_CTRL2_TI1SEL);
2277:./lib/src/at32f4xx_tim.c ****   }
2278:./lib/src/at32f4xx_tim.c **** }
2279:./lib/src/at32f4xx_tim.c **** 
2280:./lib/src/at32f4xx_tim.c **** /**
2281:./lib/src/at32f4xx_tim.c ****   * @brief  Selects the TMRx's One Pulse Mode.
2282:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1 to 15 to select the TMR peripheral.
2283:./lib/src/at32f4xx_tim.c ****   * @param  TMR_OPMode: specifies the OPM Mode to be used.
2284:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
2285:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OPMode_Once
2286:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_OPMode_Repetitive
2287:./lib/src/at32f4xx_tim.c ****   * @retval None
2288:./lib/src/at32f4xx_tim.c ****   */
2289:./lib/src/at32f4xx_tim.c **** void TMR_SelectOnePulseMode(TMR_Type* TMRx, uint16_t TMR_OPMode)
2290:./lib/src/at32f4xx_tim.c **** {
2291:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
2292:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_ALL_PERIPH(TMRx));
2293:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OPM_MODE(TMR_OPMode));
2294:./lib/src/at32f4xx_tim.c ****   /* Reset the OPM Bit */
2295:./lib/src/at32f4xx_tim.c ****   TMRx->CTRL1 &= (uint16_t)~((uint16_t)TMR_CTRL1_OPMODE);
2296:./lib/src/at32f4xx_tim.c ****   /* Configure the OPM Mode */
2297:./lib/src/at32f4xx_tim.c ****   TMRx->CTRL1 |= TMR_OPMode;
2298:./lib/src/at32f4xx_tim.c **** }
2299:./lib/src/at32f4xx_tim.c **** 
2300:./lib/src/at32f4xx_tim.c **** /**
2301:./lib/src/at32f4xx_tim.c ****   * @brief  Selects the TMRx Trigger Output Mode.
2302:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1, 2, 3, 4, 5, 6, 7, 8, 9, 12 or 15 to select the TMR peripheral.
2303:./lib/src/at32f4xx_tim.c ****   * @param  TMR_TRGOSource: specifies the Trigger Output source.
2304:./lib/src/at32f4xx_tim.c ****   *   This paramter can be one of the following values:
2305:./lib/src/at32f4xx_tim.c ****   *
2306:./lib/src/at32f4xx_tim.c ****   *  - For all TMRx
2307:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_TRGOSource_Reset:  The UG bit in the TMR_EGR register is used as the trigger outpu
2308:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_TRGOSource_Enable: The Counter Enable CEN is used as the trigger output (TRGO).
2309:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_TRGOSource_Update: The update event is selected as the trigger output (TRGO).
2310:./lib/src/at32f4xx_tim.c ****   *
ARM GAS  /tmp/ccmYaJiD.s 			page 42


2311:./lib/src/at32f4xx_tim.c ****   *  - For all TMRx except TMR6 and TMR7
2312:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_TRGOSource_OC1: The trigger output sends a positive pulse when the CC1IF flag
2313:./lib/src/at32f4xx_tim.c ****   *                              is to be set, as soon as a capture or compare match occurs (TRGO).
2314:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_TRGOSource_OC1Ref: OC1REF signal is used as the trigger output (TRGO).
2315:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_TRGOSource_OC2Ref: OC2REF signal is used as the trigger output (TRGO).
2316:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_TRGOSource_OC3Ref: OC3REF signal is used as the trigger output (TRGO).
2317:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output (TRGO).
2318:./lib/src/at32f4xx_tim.c ****   *
2319:./lib/src/at32f4xx_tim.c ****   * @retval None
2320:./lib/src/at32f4xx_tim.c ****   */
2321:./lib/src/at32f4xx_tim.c **** void TMR_SelectOutputTrigger(TMR_Type* TMRx, uint16_t TMR_TRGOSource)
2322:./lib/src/at32f4xx_tim.c **** {
2323:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
2324:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST7_PERIPH(TMRx));
2325:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_TRGO_SOURCE(TMR_TRGOSource));
2326:./lib/src/at32f4xx_tim.c ****   /* Reset the MMS Bits */
2327:./lib/src/at32f4xx_tim.c ****   TMRx->CTRL2 &= (uint16_t)~((uint16_t)TMR_CTRL2_MMSEL);
2328:./lib/src/at32f4xx_tim.c ****   /* Select the TRGO source */
2329:./lib/src/at32f4xx_tim.c ****   TMRx->CTRL2 |=  TMR_TRGOSource;
2330:./lib/src/at32f4xx_tim.c **** }
2331:./lib/src/at32f4xx_tim.c **** 
2332:./lib/src/at32f4xx_tim.c **** /**
2333:./lib/src/at32f4xx_tim.c ****   * @brief  Selects the TMRx Slave Mode.
2334:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TMR peripheral.
2335:./lib/src/at32f4xx_tim.c ****   * @param  TMR_SlaveMode: specifies the Timer Slave Mode.
2336:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
2337:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_SlaveMode_Reset: Rising edge of the selected trigger signal (TRGI) re-initializes
2338:./lib/src/at32f4xx_tim.c ****   *                               the counter and triggers an update of the registers.
2339:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_SlaveMode_Gate:     The counter clock is enabled when the trigger signal (TRGI) is
2340:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_SlaveMode_Trigger:   The counter starts at a rising edge of the trigger TRGI.
2341:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the counter
2342:./lib/src/at32f4xx_tim.c ****   * @retval None
2343:./lib/src/at32f4xx_tim.c ****   */
2344:./lib/src/at32f4xx_tim.c **** void TMR_SelectSlaveMode(TMR_Type* TMRx, uint16_t TMR_SlaveMode)
2345:./lib/src/at32f4xx_tim.c **** {
2346:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
2347:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST6_PERIPH(TMRx));
2348:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_SLAVE_MODE(TMR_SlaveMode));
2349:./lib/src/at32f4xx_tim.c ****   /* Reset the SMS Bits */
2350:./lib/src/at32f4xx_tim.c ****   TMRx->SMC &= (uint16_t)~((uint16_t)TMR_SMC_SMSEL);
2351:./lib/src/at32f4xx_tim.c ****   /* Select the Slave Mode */
2352:./lib/src/at32f4xx_tim.c ****   TMRx->SMC |= TMR_SlaveMode;
2353:./lib/src/at32f4xx_tim.c **** }
2354:./lib/src/at32f4xx_tim.c **** 
2355:./lib/src/at32f4xx_tim.c **** /**
2356:./lib/src/at32f4xx_tim.c ****   * @brief  Sets or Resets the TMRx Master/Slave Mode.
2357:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TMR peripheral.
2358:./lib/src/at32f4xx_tim.c ****   * @param  TMR_MasterSlaveMode: specifies the Timer Master Slave Mode.
2359:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
2360:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_MasterSlaveMode_Enable: synchronization between the current timer
2361:./lib/src/at32f4xx_tim.c ****   *                                      and its slaves (through TRGO).
2362:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_MasterSlaveMode_Disable: No action
2363:./lib/src/at32f4xx_tim.c ****   * @retval None
2364:./lib/src/at32f4xx_tim.c ****   */
2365:./lib/src/at32f4xx_tim.c **** void TMR_SelectMasterSlaveMode(TMR_Type* TMRx, uint16_t TMR_MasterSlaveMode)
2366:./lib/src/at32f4xx_tim.c **** {
2367:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
ARM GAS  /tmp/ccmYaJiD.s 			page 43


2368:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST6_PERIPH(TMRx));
2369:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_MSMODE_STATE(TMR_MasterSlaveMode));
2370:./lib/src/at32f4xx_tim.c ****   /* Reset the MSM Bit */
2371:./lib/src/at32f4xx_tim.c ****   TMRx->SMC &= (uint16_t)~((uint16_t)TMR_SMC_MSMODE);
2372:./lib/src/at32f4xx_tim.c **** 
2373:./lib/src/at32f4xx_tim.c ****   /* Set or Reset the MSM Bit */
2374:./lib/src/at32f4xx_tim.c ****   TMRx->SMC |= TMR_MasterSlaveMode;
2375:./lib/src/at32f4xx_tim.c **** }
2376:./lib/src/at32f4xx_tim.c **** 
2377:./lib/src/at32f4xx_tim.c **** /**
2378:./lib/src/at32f4xx_tim.c ****   * @brief  Sets the TMRx Counter Register value
2379:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1 to 15 to select the TMR peripheral.
2380:./lib/src/at32f4xx_tim.c ****   * @param  Counter: specifies the Counter register new value.
2381:./lib/src/at32f4xx_tim.c ****   * @retval None
2382:./lib/src/at32f4xx_tim.c ****   */
2383:./lib/src/at32f4xx_tim.c **** void TMR_SetCounter(TMR_Type* TMRx, uint32_t Counter)
2384:./lib/src/at32f4xx_tim.c **** {
2385:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
2386:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_ALL_PERIPH(TMRx));
2387:./lib/src/at32f4xx_tim.c ****   /* Set the Counter Register value */
2388:./lib/src/at32f4xx_tim.c ****   TMRx->CNT = Counter;
2389:./lib/src/at32f4xx_tim.c **** }
2390:./lib/src/at32f4xx_tim.c **** 
2391:./lib/src/at32f4xx_tim.c **** /**
2392:./lib/src/at32f4xx_tim.c ****   * @brief  Sets the TMRx Autoreload Register value
2393:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1 to 15 to select the TMR peripheral.
2394:./lib/src/at32f4xx_tim.c ****   * @param  Autoreload: specifies the Autoreload register new value.
2395:./lib/src/at32f4xx_tim.c ****   * @retval None
2396:./lib/src/at32f4xx_tim.c ****   */
2397:./lib/src/at32f4xx_tim.c **** void TMR_SetAutoreload(TMR_Type* TMRx, uint32_t Autoreload)
2398:./lib/src/at32f4xx_tim.c **** {
2399:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
2400:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_ALL_PERIPH(TMRx));
2401:./lib/src/at32f4xx_tim.c ****   /* Set the Autoreload Register value */
2402:./lib/src/at32f4xx_tim.c ****   TMRx->AR = Autoreload;
2403:./lib/src/at32f4xx_tim.c **** }
2404:./lib/src/at32f4xx_tim.c **** 
2405:./lib/src/at32f4xx_tim.c **** /**
2406:./lib/src/at32f4xx_tim.c ****   * @brief  Sets the TMRx Capture Compare1 Register value
2407:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1 to 15 except 6 and 7 to select the TMR peripheral.
2408:./lib/src/at32f4xx_tim.c ****   * @param  Compare1: specifies the Capture Compare1 register new value.
2409:./lib/src/at32f4xx_tim.c ****   * @retval None
2410:./lib/src/at32f4xx_tim.c ****   */
2411:./lib/src/at32f4xx_tim.c **** void TMR_SetCompare1(TMR_Type* TMRx, uint32_t Compare1)
2412:./lib/src/at32f4xx_tim.c **** {
2413:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
2414:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST8_PERIPH(TMRx));
2415:./lib/src/at32f4xx_tim.c ****   /* Set the Capture Compare1 Register value */
2416:./lib/src/at32f4xx_tim.c ****   TMRx->CC1 = Compare1;
2417:./lib/src/at32f4xx_tim.c **** }
2418:./lib/src/at32f4xx_tim.c **** 
2419:./lib/src/at32f4xx_tim.c **** /**
2420:./lib/src/at32f4xx_tim.c ****   * @brief  Sets the TMRx Capture Compare2 Register value
2421:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TMR peripheral.
2422:./lib/src/at32f4xx_tim.c ****   * @param  Compare2: specifies the Capture Compare2 register new value.
2423:./lib/src/at32f4xx_tim.c ****   * @retval None
2424:./lib/src/at32f4xx_tim.c ****   */
ARM GAS  /tmp/ccmYaJiD.s 			page 44


2425:./lib/src/at32f4xx_tim.c **** void TMR_SetCompare2(TMR_Type* TMRx, uint32_t Compare2)
2426:./lib/src/at32f4xx_tim.c **** {
2427:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
2428:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST6_PERIPH(TMRx));
2429:./lib/src/at32f4xx_tim.c ****   /* Set the Capture Compare2 Register value */
2430:./lib/src/at32f4xx_tim.c ****   TMRx->CC2 = Compare2;
2431:./lib/src/at32f4xx_tim.c **** }
2432:./lib/src/at32f4xx_tim.c **** 
2433:./lib/src/at32f4xx_tim.c **** /**
2434:./lib/src/at32f4xx_tim.c ****   * @brief  Sets the TMRx Capture Compare3 Register value
2435:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1, 2, 3, 4, 5 or 8 to select the TMR peripheral.
2436:./lib/src/at32f4xx_tim.c ****   * @param  Compare3: specifies the Capture Compare3 register new value.
2437:./lib/src/at32f4xx_tim.c ****   * @retval None
2438:./lib/src/at32f4xx_tim.c ****   */
2439:./lib/src/at32f4xx_tim.c **** void TMR_SetCompare3(TMR_Type* TMRx, uint32_t Compare3)
2440:./lib/src/at32f4xx_tim.c **** {
2441:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
2442:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST3_PERIPH(TMRx));
2443:./lib/src/at32f4xx_tim.c ****   /* Set the Capture Compare3 Register value */
2444:./lib/src/at32f4xx_tim.c ****   TMRx->CC3 = Compare3;
2445:./lib/src/at32f4xx_tim.c **** }
2446:./lib/src/at32f4xx_tim.c **** 
2447:./lib/src/at32f4xx_tim.c **** /**
2448:./lib/src/at32f4xx_tim.c ****   * @brief  Sets the TMRx Capture Compare4 Register value
2449:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1, 2, 3, 4, 5 or 8 to select the TMR peripheral.
2450:./lib/src/at32f4xx_tim.c ****   * @param  Compare4: specifies the Capture Compare4 register new value.
2451:./lib/src/at32f4xx_tim.c ****   * @retval None
2452:./lib/src/at32f4xx_tim.c ****   */
2453:./lib/src/at32f4xx_tim.c **** void TMR_SetCompare4(TMR_Type* TMRx, uint32_t Compare4)
2454:./lib/src/at32f4xx_tim.c **** {
2455:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
2456:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST3_PERIPH(TMRx));
2457:./lib/src/at32f4xx_tim.c ****   /* Set the Capture Compare4 Register value */
2458:./lib/src/at32f4xx_tim.c ****   TMRx->CC4 = Compare4;
2459:./lib/src/at32f4xx_tim.c **** }
2460:./lib/src/at32f4xx_tim.c **** 
2461:./lib/src/at32f4xx_tim.c **** /**
2462:./lib/src/at32f4xx_tim.c ****   * @brief  Sets the TMRx Input Capture 1 prescaler.
2463:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1 to 15 except 6 and 7 to select the TMR peripheral.
2464:./lib/src/at32f4xx_tim.c ****   * @param  TMR_ICPSC: specifies the Input Capture1 prescaler new value.
2465:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
2466:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICDIV_DIV1: no prescaler
2467:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICDIV_DIV2: capture is done once every 2 events
2468:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICDIV_DIV4: capture is done once every 4 events
2469:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICDIV_DIV8: capture is done once every 8 events
2470:./lib/src/at32f4xx_tim.c ****   * @retval None
2471:./lib/src/at32f4xx_tim.c ****   */
2472:./lib/src/at32f4xx_tim.c **** void TMR_SetIC1DIV(TMR_Type* TMRx, uint16_t TMR_ICPSC)
2473:./lib/src/at32f4xx_tim.c **** {
2474:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
2475:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST8_PERIPH(TMRx));
2476:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_IC_DIV(TMR_ICPSC));
2477:./lib/src/at32f4xx_tim.c ****   /* Reset the IC1PSC Bits */
2478:./lib/src/at32f4xx_tim.c ****   TMRx->CCM1 &= (uint16_t)~((uint16_t)TMR_CCM1_IC1DIV);
2479:./lib/src/at32f4xx_tim.c ****   /* Set the IC1PSC value */
2480:./lib/src/at32f4xx_tim.c ****   TMRx->CCM1 |= TMR_ICPSC;
2481:./lib/src/at32f4xx_tim.c **** }
ARM GAS  /tmp/ccmYaJiD.s 			page 45


2482:./lib/src/at32f4xx_tim.c **** 
2483:./lib/src/at32f4xx_tim.c **** /**
2484:./lib/src/at32f4xx_tim.c ****   * @brief  Sets the TMRx Input Capture 2 prescaler.
2485:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TMR peripheral.
2486:./lib/src/at32f4xx_tim.c ****   * @param  TMR_ICPSC: specifies the Input Capture2 prescaler new value.
2487:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
2488:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICDIV_DIV1: no prescaler
2489:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICDIV_DIV2: capture is done once every 2 events
2490:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICDIV_DIV4: capture is done once every 4 events
2491:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICDIV_DIV8: capture is done once every 8 events
2492:./lib/src/at32f4xx_tim.c ****   * @retval None
2493:./lib/src/at32f4xx_tim.c ****   */
2494:./lib/src/at32f4xx_tim.c **** void TMR_SetIC2DIV(TMR_Type* TMRx, uint16_t TMR_ICPSC)
2495:./lib/src/at32f4xx_tim.c **** {
2496:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
2497:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST6_PERIPH(TMRx));
2498:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_IC_DIV(TMR_ICPSC));
2499:./lib/src/at32f4xx_tim.c ****   /* Reset the IC2PSC Bits */
2500:./lib/src/at32f4xx_tim.c ****   TMRx->CCM1 &= (uint16_t)~((uint16_t)TMR_CCM1_IC2DIV);
2501:./lib/src/at32f4xx_tim.c ****   /* Set the IC2PSC value */
2502:./lib/src/at32f4xx_tim.c ****   TMRx->CCM1 |= (uint16_t)(TMR_ICPSC << 8);
2503:./lib/src/at32f4xx_tim.c **** }
2504:./lib/src/at32f4xx_tim.c **** 
2505:./lib/src/at32f4xx_tim.c **** /**
2506:./lib/src/at32f4xx_tim.c ****   * @brief  Sets the TMRx Input Capture 3 prescaler.
2507:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1, 2, 3, 4, 5 or 8 to select the TMR peripheral.
2508:./lib/src/at32f4xx_tim.c ****   * @param  TMR_ICPSC: specifies the Input Capture3 prescaler new value.
2509:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
2510:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICDIV_DIV1: no prescaler
2511:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICDIV_DIV2: capture is done once every 2 events
2512:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICDIV_DIV4: capture is done once every 4 events
2513:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICDIV_DIV8: capture is done once every 8 events
2514:./lib/src/at32f4xx_tim.c ****   * @retval None
2515:./lib/src/at32f4xx_tim.c ****   */
2516:./lib/src/at32f4xx_tim.c **** void TMR_SetIC3DIV(TMR_Type* TMRx, uint16_t TMR_ICPSC)
2517:./lib/src/at32f4xx_tim.c **** {
2518:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
2519:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST3_PERIPH(TMRx));
2520:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_IC_DIV(TMR_ICPSC));
2521:./lib/src/at32f4xx_tim.c ****   /* Reset the IC3PSC Bits */
2522:./lib/src/at32f4xx_tim.c ****   TMRx->CCM2 &= (uint16_t)~((uint16_t)TMR_CCM2_IC3DIV);
2523:./lib/src/at32f4xx_tim.c ****   /* Set the IC3PSC value */
2524:./lib/src/at32f4xx_tim.c ****   TMRx->CCM2 |= TMR_ICPSC;
2525:./lib/src/at32f4xx_tim.c **** }
2526:./lib/src/at32f4xx_tim.c **** 
2527:./lib/src/at32f4xx_tim.c **** /**
2528:./lib/src/at32f4xx_tim.c ****   * @brief  Sets the TMRx Input Capture 4 prescaler.
2529:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1, 2, 3, 4, 5 or 8 to select the TMR peripheral.
2530:./lib/src/at32f4xx_tim.c ****   * @param  TMR_ICPSC: specifies the Input Capture4 prescaler new value.
2531:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
2532:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICDIV_DIV1: no prescaler
2533:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICDIV_DIV2: capture is done once every 2 events
2534:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICDIV_DIV4: capture is done once every 4 events
2535:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICDIV_DIV8: capture is done once every 8 events
2536:./lib/src/at32f4xx_tim.c ****   * @retval None
2537:./lib/src/at32f4xx_tim.c ****   */
2538:./lib/src/at32f4xx_tim.c **** void TMR_SetIC4DIV(TMR_Type* TMRx, uint16_t TMR_ICPSC)
ARM GAS  /tmp/ccmYaJiD.s 			page 46


2539:./lib/src/at32f4xx_tim.c **** {
2540:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
2541:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST3_PERIPH(TMRx));
2542:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_IC_DIV(TMR_ICPSC));
2543:./lib/src/at32f4xx_tim.c ****   /* Reset the IC4PSC Bits */
2544:./lib/src/at32f4xx_tim.c ****   TMRx->CCM2 &= (uint16_t)~((uint16_t)TMR_CCM2_IC4DIV);
2545:./lib/src/at32f4xx_tim.c ****   /* Set the IC4PSC value */
2546:./lib/src/at32f4xx_tim.c ****   TMRx->CCM2 |= (uint16_t)(TMR_ICPSC << 8);
2547:./lib/src/at32f4xx_tim.c **** }
2548:./lib/src/at32f4xx_tim.c **** 
2549:./lib/src/at32f4xx_tim.c **** /**
2550:./lib/src/at32f4xx_tim.c ****   * @brief  Sets the TMRx Clock Division value.
2551:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be  1 to 15 except 6 and 7 to select
2552:./lib/src/at32f4xx_tim.c ****   *   the TMR peripheral.
2553:./lib/src/at32f4xx_tim.c ****   * @param  TMR_CKD: specifies the clock division value.
2554:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following value:
2555:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_CKD_DIV1: TDTS = Tck_tim
2556:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_CKD_DIV2: TDTS = 2*Tck_tim
2557:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_CKD_DIV4: TDTS = 4*Tck_tim
2558:./lib/src/at32f4xx_tim.c ****   * @retval None
2559:./lib/src/at32f4xx_tim.c ****   */
2560:./lib/src/at32f4xx_tim.c **** void TMR_SetClockDivision(TMR_Type* TMRx, uint16_t TMR_CKD)
2561:./lib/src/at32f4xx_tim.c **** {
2562:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
2563:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST8_PERIPH(TMRx));
2564:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_CKD_DIV(TMR_CKD));
2565:./lib/src/at32f4xx_tim.c ****   /* Reset the CKD Bits */
2566:./lib/src/at32f4xx_tim.c ****   TMRx->CTRL1 &= (uint16_t)~((uint16_t)TMR_CTRL1_CLKDIV);
2567:./lib/src/at32f4xx_tim.c ****   /* Set the CKD value */
2568:./lib/src/at32f4xx_tim.c ****   TMRx->CTRL1 |= TMR_CKD;
2569:./lib/src/at32f4xx_tim.c **** }
2570:./lib/src/at32f4xx_tim.c **** 
2571:./lib/src/at32f4xx_tim.c **** /**
2572:./lib/src/at32f4xx_tim.c ****   * @brief  Gets the TMRx Input Capture 1 value.
2573:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1 to 15 except 6 and 7 to select the TMR peripheral.
2574:./lib/src/at32f4xx_tim.c ****   * @retval Capture Compare 1 Register value.
2575:./lib/src/at32f4xx_tim.c ****   */
2576:./lib/src/at32f4xx_tim.c **** uint32_t TMR_GetCapture1(TMR_Type* TMRx)
2577:./lib/src/at32f4xx_tim.c **** {
2578:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
2579:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST8_PERIPH(TMRx));
2580:./lib/src/at32f4xx_tim.c ****   /* Get the Capture 1 Register value */
2581:./lib/src/at32f4xx_tim.c ****   return TMRx->CC1;
2582:./lib/src/at32f4xx_tim.c **** }
2583:./lib/src/at32f4xx_tim.c **** 
2584:./lib/src/at32f4xx_tim.c **** /**
2585:./lib/src/at32f4xx_tim.c ****   * @brief  Gets the TMRx Input Capture 2 value.
2586:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TMR peripheral.
2587:./lib/src/at32f4xx_tim.c ****   * @retval Capture Compare 2 Register value.
2588:./lib/src/at32f4xx_tim.c ****   */
2589:./lib/src/at32f4xx_tim.c **** uint32_t TMR_GetCapture2(TMR_Type* TMRx)
2590:./lib/src/at32f4xx_tim.c **** {
2591:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
2592:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST6_PERIPH(TMRx));
2593:./lib/src/at32f4xx_tim.c ****   /* Get the Capture 2 Register value */
2594:./lib/src/at32f4xx_tim.c ****   return TMRx->CC2;
2595:./lib/src/at32f4xx_tim.c **** }
ARM GAS  /tmp/ccmYaJiD.s 			page 47


2596:./lib/src/at32f4xx_tim.c **** 
2597:./lib/src/at32f4xx_tim.c **** /**
2598:./lib/src/at32f4xx_tim.c ****   * @brief  Gets the TMRx Input Capture 3 value.
2599:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1, 2, 3, 4, 5 or 8 to select the TMR peripheral.
2600:./lib/src/at32f4xx_tim.c ****   * @retval Capture Compare 3 Register value.
2601:./lib/src/at32f4xx_tim.c ****   */
2602:./lib/src/at32f4xx_tim.c **** uint32_t TMR_GetCapture3(TMR_Type* TMRx)
2603:./lib/src/at32f4xx_tim.c **** {
2604:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
2605:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST3_PERIPH(TMRx));
2606:./lib/src/at32f4xx_tim.c ****   /* Get the Capture 3 Register value */
2607:./lib/src/at32f4xx_tim.c ****   return TMRx->CC3;
2608:./lib/src/at32f4xx_tim.c **** }
2609:./lib/src/at32f4xx_tim.c **** 
2610:./lib/src/at32f4xx_tim.c **** /**
2611:./lib/src/at32f4xx_tim.c ****   * @brief  Gets the TMRx Input Capture 4 value.
2612:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1, 2, 3, 4, 5 or 8 to select the TMR peripheral.
2613:./lib/src/at32f4xx_tim.c ****   * @retval Capture Compare 4 Register value.
2614:./lib/src/at32f4xx_tim.c ****   */
2615:./lib/src/at32f4xx_tim.c **** uint32_t TMR_GetCapture4(TMR_Type* TMRx)
2616:./lib/src/at32f4xx_tim.c **** {
2617:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
2618:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LIST3_PERIPH(TMRx));
2619:./lib/src/at32f4xx_tim.c ****   /* Get the Capture 4 Register value */
2620:./lib/src/at32f4xx_tim.c ****   return TMRx->CC4;
2621:./lib/src/at32f4xx_tim.c **** }
2622:./lib/src/at32f4xx_tim.c **** 
2623:./lib/src/at32f4xx_tim.c **** /**
2624:./lib/src/at32f4xx_tim.c ****   * @brief  Gets the TMRx Counter value.
2625:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1 to 15 to select the TMR peripheral.
2626:./lib/src/at32f4xx_tim.c ****   * @retval Counter Register value.
2627:./lib/src/at32f4xx_tim.c ****   */
2628:./lib/src/at32f4xx_tim.c **** uint32_t TMR_GetCounter(TMR_Type* TMRx)
2629:./lib/src/at32f4xx_tim.c **** {
2630:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
2631:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_ALL_PERIPH(TMRx));
2632:./lib/src/at32f4xx_tim.c ****   /* Get the Counter Register value */
2633:./lib/src/at32f4xx_tim.c ****   return TMRx->CNT;
2634:./lib/src/at32f4xx_tim.c **** }
2635:./lib/src/at32f4xx_tim.c **** 
2636:./lib/src/at32f4xx_tim.c **** /**
2637:./lib/src/at32f4xx_tim.c ****   * @brief  Gets the TMRx Prescaler value.
2638:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1 to 15 to select the TMR peripheral.
2639:./lib/src/at32f4xx_tim.c ****   * @retval Prescaler Register value.
2640:./lib/src/at32f4xx_tim.c ****   */
2641:./lib/src/at32f4xx_tim.c **** uint16_t TMR_GetDIV(TMR_Type* TMRx)
2642:./lib/src/at32f4xx_tim.c **** {
2643:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
2644:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_ALL_PERIPH(TMRx));
2645:./lib/src/at32f4xx_tim.c ****   /* Get the Prescaler Register value */
2646:./lib/src/at32f4xx_tim.c ****   return TMRx->DIV;
2647:./lib/src/at32f4xx_tim.c **** }
2648:./lib/src/at32f4xx_tim.c **** 
2649:./lib/src/at32f4xx_tim.c **** #if defined (AT32F421xx) 
2650:./lib/src/at32f4xx_tim.c **** /**
2651:./lib/src/at32f4xx_tim.c ****   * @brief  Set the TMR14 remap for channel1.
2652:./lib/src/at32f4xx_tim.c ****   * @param  TMR14_TI1RMP: the vaule for TMR14 remap.
ARM GAS  /tmp/ccmYaJiD.s 			page 48


2653:./lib/src/at32f4xx_tim.c ****   * @retval None
2654:./lib/src/at32f4xx_tim.c ****   */
2655:./lib/src/at32f4xx_tim.c **** void TMR_14_TI1RMP(uint16_t TMR14_TI1RMP)
2656:./lib/src/at32f4xx_tim.c **** {
2657:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
2658:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR14_REMAP_SOURCE(TMR14_TI1RMP));
2659:./lib/src/at32f4xx_tim.c ****   
2660:./lib/src/at32f4xx_tim.c ****   TMR14->RMP = TMR14_TI1RMP;
2661:./lib/src/at32f4xx_tim.c **** }
2662:./lib/src/at32f4xx_tim.c **** #endif
2663:./lib/src/at32f4xx_tim.c **** 
2664:./lib/src/at32f4xx_tim.c **** /**
2665:./lib/src/at32f4xx_tim.c ****   * @brief  Checks whether the specified TMR flag is set or not.
2666:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1 to 15 to select the TMR peripheral.
2667:./lib/src/at32f4xx_tim.c ****   * @param  TMR_FLAG: specifies the flag to check.
2668:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
2669:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_FLAG_Update: TMR update Flag
2670:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_FLAG_CC1: TMR Capture Compare 1 Flag
2671:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_FLAG_CC2: TMR Capture Compare 2 Flag
2672:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_FLAG_CC3: TMR Capture Compare 3 Flag
2673:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_FLAG_CC4: TMR Capture Compare 4 Flag
2674:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_FLAG_HALL: TMR Commutation Flag
2675:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_FLAG_Trigger: TMR Trigger Flag
2676:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_FLAG_Break: TMR Break Flag
2677:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_FLAG_C1OF: TMR Capture Compare 1 overcapture Flag
2678:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_FLAG_C2OF: TMR Capture Compare 2 overcapture Flag
2679:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_FLAG_C3OF: TMR Capture Compare 3 overcapture Flag
2680:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_FLAG_C4OF: TMR Capture Compare 4 overcapture Flag
2681:./lib/src/at32f4xx_tim.c ****   * @note
2682:./lib/src/at32f4xx_tim.c ****   *   - TMR6 and TMR7 can have only one update flag.
2683:./lib/src/at32f4xx_tim.c ****   *   - TMR9, TMR12 and TMR15 can have only TMR_FLAG_Update, TMR_FLAG_CC1,
2684:./lib/src/at32f4xx_tim.c ****   *      TMR_FLAG_CC2 or TMR_FLAG_Trigger.
2685:./lib/src/at32f4xx_tim.c ****   *   - TMR10, TMR11, TMR13, TMR14 can have TMR_FLAG_Update or TMR_FLAG_CC1.
2686:./lib/src/at32f4xx_tim.c ****   *   - TMR_FLAG_Break is used only with TMR1, TMR8 and TMR15.
2687:./lib/src/at32f4xx_tim.c ****   *   - TMR_FLAG_HALL is used only with TMR1, TMR8, TMR15.
2688:./lib/src/at32f4xx_tim.c ****   * @retval The new state of TMR_FLAG (SET or RESET).
2689:./lib/src/at32f4xx_tim.c ****   */
2690:./lib/src/at32f4xx_tim.c **** FlagStatus TMR_GetFlagStatus(TMR_Type* TMRx, uint16_t TMR_FLAG)
2691:./lib/src/at32f4xx_tim.c **** {
2692:./lib/src/at32f4xx_tim.c ****   ITStatus bitstatus = RESET;
2693:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
2694:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_ALL_PERIPH(TMRx));
2695:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_GET_FLAG(TMR_FLAG));
2696:./lib/src/at32f4xx_tim.c **** 
2697:./lib/src/at32f4xx_tim.c ****   if ((TMRx->STS & TMR_FLAG) != (uint16_t)RESET)
2698:./lib/src/at32f4xx_tim.c ****   {
2699:./lib/src/at32f4xx_tim.c ****     bitstatus = SET;
2700:./lib/src/at32f4xx_tim.c ****   }
2701:./lib/src/at32f4xx_tim.c ****   else
2702:./lib/src/at32f4xx_tim.c ****   {
2703:./lib/src/at32f4xx_tim.c ****     bitstatus = RESET;
2704:./lib/src/at32f4xx_tim.c ****   }
2705:./lib/src/at32f4xx_tim.c **** 
2706:./lib/src/at32f4xx_tim.c ****   return bitstatus;
2707:./lib/src/at32f4xx_tim.c **** }
2708:./lib/src/at32f4xx_tim.c **** 
2709:./lib/src/at32f4xx_tim.c **** /**
ARM GAS  /tmp/ccmYaJiD.s 			page 49


2710:./lib/src/at32f4xx_tim.c ****   * @brief  Clears the TMRx's pending flags.
2711:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1 to 15 to select the TMR peripheral.
2712:./lib/src/at32f4xx_tim.c ****   * @param  TMR_FLAG: specifies the flag bit to clear.
2713:./lib/src/at32f4xx_tim.c ****   *   This parameter can be any combination of the following values:
2714:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_FLAG_Update: TMR update Flag
2715:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_FLAG_CC1: TMR Capture Compare 1 Flag
2716:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_FLAG_CC2: TMR Capture Compare 2 Flag
2717:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_FLAG_CC3: TMR Capture Compare 3 Flag
2718:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_FLAG_CC4: TMR Capture Compare 4 Flag
2719:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_FLAG_HALL: TMR Commutation Flag
2720:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_FLAG_Trigger: TMR Trigger Flag
2721:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_FLAG_Break: TMR Break Flag
2722:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_FLAG_C1OF: TMR Capture Compare 1 overcapture Flag
2723:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_FLAG_C2OF: TMR Capture Compare 2 overcapture Flag
2724:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_FLAG_C3OF: TMR Capture Compare 3 overcapture Flag
2725:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_FLAG_C4OF: TMR Capture Compare 4 overcapture Flag
2726:./lib/src/at32f4xx_tim.c ****   * @note
2727:./lib/src/at32f4xx_tim.c ****   *   - TMR6 and TMR7 can have only one update flag.
2728:./lib/src/at32f4xx_tim.c ****   *   - TMR9, TMR12 and TMR15 can have only TMR_FLAG_Update, TMR_FLAG_CC1,
2729:./lib/src/at32f4xx_tim.c ****   *      TMR_FLAG_CC2 or TMR_FLAG_Trigger.
2730:./lib/src/at32f4xx_tim.c ****   *   - TMR10, TMR11, TMR13, TMR14 can have TMR_FLAG_Update or TMR_FLAG_CC1.
2731:./lib/src/at32f4xx_tim.c ****   *   - TMR_FLAG_Break is used only with TMR1, TMR8 and TMR15.
2732:./lib/src/at32f4xx_tim.c ****   *   - TMR_FLAG_HALL is used only with TMR1, TMR8, TMR15.
2733:./lib/src/at32f4xx_tim.c ****   * @retval None
2734:./lib/src/at32f4xx_tim.c ****   */
2735:./lib/src/at32f4xx_tim.c **** void TMR_ClearFlag(TMR_Type* TMRx, uint16_t TMR_FLAG)
2736:./lib/src/at32f4xx_tim.c **** {
2737:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
2738:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_ALL_PERIPH(TMRx));
2739:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_CLEAR_FLAG(TMR_FLAG));
2740:./lib/src/at32f4xx_tim.c **** 
2741:./lib/src/at32f4xx_tim.c ****   /* Clear the flags */
2742:./lib/src/at32f4xx_tim.c ****   TMRx->STS = (uint16_t)~TMR_FLAG;
2743:./lib/src/at32f4xx_tim.c **** }
2744:./lib/src/at32f4xx_tim.c **** 
2745:./lib/src/at32f4xx_tim.c **** /**
2746:./lib/src/at32f4xx_tim.c ****   * @brief  Checks whether the TMR interrupt has occurred or not.
2747:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1 to 15 to select the TMR peripheral.
2748:./lib/src/at32f4xx_tim.c ****   * @param  TMR_INT: specifies the TMR interrupt source to check.
2749:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
2750:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_INT_Overflow: TMR update Interrupt source
2751:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_INT_CC1: TMR Capture Compare 1 Interrupt source
2752:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_INT_CC2: TMR Capture Compare 2 Interrupt source
2753:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_INT_CC3: TMR Capture Compare 3 Interrupt source
2754:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_INT_CC4: TMR Capture Compare 4 Interrupt source
2755:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_INT_HALL: TMR Commutation Interrupt source
2756:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_INT_Trigger: TMR Trigger Interrupt source
2757:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_INT_Break: TMR Break Interrupt source
2758:./lib/src/at32f4xx_tim.c ****   * @note
2759:./lib/src/at32f4xx_tim.c ****   *   - TMR6 and TMR7 can generate only an update interrupt.
2760:./lib/src/at32f4xx_tim.c ****   *   - TMR9, TMR12 and TMR15 can have only TMR_INT_Overflow, TMR_INT_CC1,
2761:./lib/src/at32f4xx_tim.c ****   *      TMR_INT_CC2 or TMR_INT_Trigger.
2762:./lib/src/at32f4xx_tim.c ****   *   - TMR10, TMR11, TMR13, TMR14 can have TMR_INT_Overflow or TMR_INT_CC1.
2763:./lib/src/at32f4xx_tim.c ****   *   - TMR_INT_Break is used only with TMR1, TMR8 and TMR15.
2764:./lib/src/at32f4xx_tim.c ****   *   - TMR_INT_HALL is used only with TMR1, TMR8, TMR15.
2765:./lib/src/at32f4xx_tim.c ****   * @retval The new state of the TMR_INT(SET or RESET).
2766:./lib/src/at32f4xx_tim.c ****   */
ARM GAS  /tmp/ccmYaJiD.s 			page 50


2767:./lib/src/at32f4xx_tim.c **** ITStatus TMR_GetINTStatus(TMR_Type* TMRx, uint16_t TMR_INT)
2768:./lib/src/at32f4xx_tim.c **** {
2769:./lib/src/at32f4xx_tim.c ****   ITStatus bitstatus = RESET;
2770:./lib/src/at32f4xx_tim.c ****   uint16_t itstatus = 0x0, itenable = 0x0;
2771:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
2772:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_ALL_PERIPH(TMRx));
2773:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_GET_INT(TMR_INT));
2774:./lib/src/at32f4xx_tim.c **** 
2775:./lib/src/at32f4xx_tim.c ****   itstatus = TMRx->STS & TMR_INT;
2776:./lib/src/at32f4xx_tim.c **** 
2777:./lib/src/at32f4xx_tim.c ****   itenable = TMRx->DIE & TMR_INT;
2778:./lib/src/at32f4xx_tim.c **** 
2779:./lib/src/at32f4xx_tim.c ****   if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
2780:./lib/src/at32f4xx_tim.c ****   {
2781:./lib/src/at32f4xx_tim.c ****     bitstatus = SET;
2782:./lib/src/at32f4xx_tim.c ****   }
2783:./lib/src/at32f4xx_tim.c ****   else
2784:./lib/src/at32f4xx_tim.c ****   {
2785:./lib/src/at32f4xx_tim.c ****     bitstatus = RESET;
2786:./lib/src/at32f4xx_tim.c ****   }
2787:./lib/src/at32f4xx_tim.c **** 
2788:./lib/src/at32f4xx_tim.c ****   return bitstatus;
2789:./lib/src/at32f4xx_tim.c **** }
2790:./lib/src/at32f4xx_tim.c **** 
2791:./lib/src/at32f4xx_tim.c **** /**
2792:./lib/src/at32f4xx_tim.c ****   * @brief  Clears the TMRx's interrupt pending bits.
2793:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1 to 15 to select the TMR peripheral.
2794:./lib/src/at32f4xx_tim.c ****   * @param  TMR_INT: specifies the pending bit to clear.
2795:./lib/src/at32f4xx_tim.c ****   *   This parameter can be any combination of the following values:
2796:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_INT_Overflow: TMR1 update Interrupt source
2797:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_INT_CC1: TMR Capture Compare 1 Interrupt source
2798:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_INT_CC2: TMR Capture Compare 2 Interrupt source
2799:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_INT_CC3: TMR Capture Compare 3 Interrupt source
2800:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_INT_CC4: TMR Capture Compare 4 Interrupt source
2801:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_INT_HALL: TMR Commutation Interrupt source
2802:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_INT_Trigger: TMR Trigger Interrupt source
2803:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_INT_Break: TMR Break Interrupt source
2804:./lib/src/at32f4xx_tim.c ****   * @note
2805:./lib/src/at32f4xx_tim.c ****   *   - TMR6 and TMR7 can generate only an update interrupt.
2806:./lib/src/at32f4xx_tim.c ****   *   - TMR9, TMR12 and TMR15 can have only TMR_INT_Overflow, TMR_INT_CC1,
2807:./lib/src/at32f4xx_tim.c ****   *      TMR_INT_CC2 or TMR_INT_Trigger.
2808:./lib/src/at32f4xx_tim.c ****   *   - TMR10, TMR11, TMR13, TMR14 can have TMR_INT_Overflow or TMR_INT_CC1.
2809:./lib/src/at32f4xx_tim.c ****   *   - TMR_INT_Break is used only with TMR1, TMR8 and TMR15.
2810:./lib/src/at32f4xx_tim.c ****   *   - TMR_INT_HALL is used only with TMR1, TMR8, TMR15.
2811:./lib/src/at32f4xx_tim.c ****   * @retval None
2812:./lib/src/at32f4xx_tim.c ****   */
2813:./lib/src/at32f4xx_tim.c **** void TMR_ClearITPendingBit(TMR_Type* TMRx, uint16_t TMR_INT)
2814:./lib/src/at32f4xx_tim.c **** {
2815:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
2816:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_ALL_PERIPH(TMRx));
2817:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_INT(TMR_INT));
2818:./lib/src/at32f4xx_tim.c ****   /* Clear the INT pending Bit */
2819:./lib/src/at32f4xx_tim.c ****   TMRx->STS = (uint16_t)~TMR_INT;
2820:./lib/src/at32f4xx_tim.c **** }
2821:./lib/src/at32f4xx_tim.c **** 
2822:./lib/src/at32f4xx_tim.c **** /**
2823:./lib/src/at32f4xx_tim.c ****   * @brief  Configure the TI1 as Input.
ARM GAS  /tmp/ccmYaJiD.s 			page 51


2824:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1 to 15 except 6 and 7 to select the TMR peripheral.
2825:./lib/src/at32f4xx_tim.c ****   * @param  TMR_ICPolarity : The Input Polarity.
2826:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
2827:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICPolarity_Rising
2828:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICPolarity_Falling
2829:./lib/src/at32f4xx_tim.c ****   * @param  TMR_ICSelection: specifies the input to be used.
2830:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
2831:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICSelection_DirectTI: TMR Input 1 is selected to be connected to IC1.
2832:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICSelection_IndirectTI: TMR Input 1 is selected to be connected to IC2.
2833:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICSelection_TRC: TMR Input 1 is selected to be connected to TRC.
2834:./lib/src/at32f4xx_tim.c ****   * @param  TMR_ICFilter: Specifies the Input Capture Filter.
2835:./lib/src/at32f4xx_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F.
2836:./lib/src/at32f4xx_tim.c ****   * @retval None
2837:./lib/src/at32f4xx_tim.c ****   */
2838:./lib/src/at32f4xx_tim.c **** static void TI1_Config(TMR_Type* TMRx, uint16_t TMR_ICPolarity, uint16_t TMR_ICSelection,
2839:./lib/src/at32f4xx_tim.c ****                        uint16_t TMR_ICFilter)
2840:./lib/src/at32f4xx_tim.c **** {
  29              		.loc 1 2840 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		.loc 1 2840 1 is_stmt 0 view .LVU1
  34 0000 00B5     		push	{lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 4
  37              		.cfi_offset 14, -4
2841:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmr1 = 0, tmpccer = 0;
  38              		.loc 1 2841 3 is_stmt 1 view .LVU2
  39              	.LVL1:
2842:./lib/src/at32f4xx_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
2843:./lib/src/at32f4xx_tim.c ****   TMRx->CCE &= (uint16_t)~((uint16_t)TMR_CCE_C1EN);
  40              		.loc 1 2843 3 view .LVU3
  41              		.loc 1 2843 13 is_stmt 0 view .LVU4
  42 0002 B0F820C0 		ldrh	ip, [r0, #32]
  43 0006 1FFA8CFC 		uxth	ip, ip
  44 000a 2CF0010C 		bic	ip, ip, #1
  45 000e 1FFA8CFC 		uxth	ip, ip
  46 0012 A0F820C0 		strh	ip, [r0, #32]	@ movhi
2844:./lib/src/at32f4xx_tim.c ****   tmpccmr1 = TMRx->CCM1;
  47              		.loc 1 2844 3 is_stmt 1 view .LVU5
  48              		.loc 1 2844 12 is_stmt 0 view .LVU6
  49 0016 B0F818E0 		ldrh	lr, [r0, #24]
  50 001a 1FFA8EFE 		uxth	lr, lr
  51              	.LVL2:
2845:./lib/src/at32f4xx_tim.c ****   tmpccer = TMRx->CCE;
  52              		.loc 1 2845 3 is_stmt 1 view .LVU7
  53              		.loc 1 2845 11 is_stmt 0 view .LVU8
  54 001e B0F820C0 		ldrh	ip, [r0, #32]
  55 0022 1FFA8CFC 		uxth	ip, ip
  56              	.LVL3:
2846:./lib/src/at32f4xx_tim.c ****   /* Select the Input and set the filter */
2847:./lib/src/at32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TMR_CCM1_C1SEL)) & ((uint16_t)~((uint16_t)TMR_CCM1_
  57              		.loc 1 2847 3 is_stmt 1 view .LVU9
  58              		.loc 1 2847 12 is_stmt 0 view .LVU10
  59 0026 2EF0F30E 		bic	lr, lr, #243
  60              	.LVL4:
2848:./lib/src/at32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TMR_ICSelection | (uint16_t)(TMR_ICFilter << (uint16_t)4));
ARM GAS  /tmp/ccmYaJiD.s 			page 52


  61              		.loc 1 2848 3 is_stmt 1 view .LVU11
  62              		.loc 1 2848 44 is_stmt 0 view .LVU12
  63 002a 1B01     		lsls	r3, r3, #4
  64              	.LVL5:
  65              		.loc 1 2848 44 view .LVU13
  66 002c 9BB2     		uxth	r3, r3
  67              		.loc 1 2848 15 view .LVU14
  68 002e 1343     		orrs	r3, r3, r2
  69              		.loc 1 2848 12 view .LVU15
  70 0030 4EEA0303 		orr	r3, lr, r3
  71              	.LVL6:
2849:./lib/src/at32f4xx_tim.c **** 
2850:./lib/src/at32f4xx_tim.c ****   if((TMRx == TMR1) || 
  72              		.loc 1 2850 3 is_stmt 1 view .LVU16
  73              		.loc 1 2850 5 is_stmt 0 view .LVU17
  74 0034 134A     		ldr	r2, .L6
  75              	.LVL7:
  76              		.loc 1 2850 5 view .LVU18
  77 0036 9042     		cmp	r0, r2
  78 0038 1AD0     		beq	.L2
  79              		.loc 1 2850 21 discriminator 1 view .LVU19
  80 003a A2F58632 		sub	r2, r2, #68608
  81 003e 9042     		cmp	r0, r2
  82 0040 16D0     		beq	.L2
2851:./lib/src/at32f4xx_tim.c **** #if !defined (AT32F421xx)
2852:./lib/src/at32f4xx_tim.c ****      (TMRx == TMR2) || (TMRx == TMR4) || (TMRx == TMR5) ||
2853:./lib/src/at32f4xx_tim.c **** #endif
2854:./lib/src/at32f4xx_tim.c **** 
2855:./lib/src/at32f4xx_tim.c **** #if !defined (AT32F415xx) && !defined (AT32F421xx)
2856:./lib/src/at32f4xx_tim.c ****      (TMRx == TMR8) ||
2857:./lib/src/at32f4xx_tim.c **** #endif
2858:./lib/src/at32f4xx_tim.c **** #if defined (AT32F403xx)
2859:./lib/src/at32f4xx_tim.c ****      (TMRx == TMR15) ||
2860:./lib/src/at32f4xx_tim.c **** #endif
2861:./lib/src/at32f4xx_tim.c **** #if defined (AT32F421xx)
2862:./lib/src/at32f4xx_tim.c ****      (TMRx == TMR14) || (TMRx == TMR15) || (TMRx == TMR16) || (TMRx == TMR17) ||
  83              		.loc 1 2862 22 view .LVU20
  84 0042 02F59032 		add	r2, r2, #73728
  85 0046 9042     		cmp	r0, r2
  86 0048 12D0     		beq	.L2
  87              		.loc 1 2862 41 discriminator 1 view .LVU21
  88 004a 02F58062 		add	r2, r2, #1024
  89 004e 9042     		cmp	r0, r2
  90 0050 0ED0     		beq	.L2
  91              		.loc 1 2862 60 discriminator 2 view .LVU22
  92 0052 02F58062 		add	r2, r2, #1024
  93 0056 9042     		cmp	r0, r2
  94 0058 0AD0     		beq	.L2
  95              		.loc 1 2862 79 discriminator 3 view .LVU23
  96 005a A2F5A232 		sub	r2, r2, #82944
  97 005e 9042     		cmp	r0, r2
  98 0060 06D0     		beq	.L2
2863:./lib/src/at32f4xx_tim.c **** #endif  
2864:./lib/src/at32f4xx_tim.c ****       (TMRx == TMR3))
2865:./lib/src/at32f4xx_tim.c ****   {
2866:./lib/src/at32f4xx_tim.c ****     /* Select the Polarity and set the CC1E Bit */
2867:./lib/src/at32f4xx_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TMR_CCE_C1P));
ARM GAS  /tmp/ccmYaJiD.s 			page 53


2868:./lib/src/at32f4xx_tim.c ****     tmpccer |= (uint16_t)(TMR_ICPolarity | (uint16_t)TMR_CCE_C1EN);
2869:./lib/src/at32f4xx_tim.c ****   }
2870:./lib/src/at32f4xx_tim.c ****   else
2871:./lib/src/at32f4xx_tim.c ****   {
2872:./lib/src/at32f4xx_tim.c ****     /* Select the Polarity and set the CC1E Bit */
2873:./lib/src/at32f4xx_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TMR_CCE_C1P | TMR_CCE_C1NP));
  99              		.loc 1 2873 5 is_stmt 1 view .LVU24
 100              		.loc 1 2873 13 is_stmt 0 view .LVU25
 101 0062 2CF00A0C 		bic	ip, ip, #10
 102              	.LVL8:
2874:./lib/src/at32f4xx_tim.c ****     tmpccer |= (uint16_t)(TMR_ICPolarity | (uint16_t)TMR_CCE_C1EN);
 103              		.loc 1 2874 5 is_stmt 1 view .LVU26
 104              		.loc 1 2874 13 is_stmt 0 view .LVU27
 105 0066 4CEA0101 		orr	r1, ip, r1
 106              	.LVL9:
 107              		.loc 1 2874 13 view .LVU28
 108 006a 41F00101 		orr	r1, r1, #1
 109              	.LVL10:
 110              		.loc 1 2874 13 view .LVU29
 111 006e 05E0     		b	.L4
 112              	.LVL11:
 113              	.L2:
2867:./lib/src/at32f4xx_tim.c ****     tmpccer |= (uint16_t)(TMR_ICPolarity | (uint16_t)TMR_CCE_C1EN);
 114              		.loc 1 2867 5 is_stmt 1 view .LVU30
2867:./lib/src/at32f4xx_tim.c ****     tmpccer |= (uint16_t)(TMR_ICPolarity | (uint16_t)TMR_CCE_C1EN);
 115              		.loc 1 2867 13 is_stmt 0 view .LVU31
 116 0070 2CF0020C 		bic	ip, ip, #2
 117              	.LVL12:
2868:./lib/src/at32f4xx_tim.c ****   }
 118              		.loc 1 2868 5 is_stmt 1 view .LVU32
2868:./lib/src/at32f4xx_tim.c ****   }
 119              		.loc 1 2868 13 is_stmt 0 view .LVU33
 120 0074 4CEA0101 		orr	r1, ip, r1
 121              	.LVL13:
2868:./lib/src/at32f4xx_tim.c ****   }
 122              		.loc 1 2868 13 view .LVU34
 123 0078 41F00101 		orr	r1, r1, #1
 124              	.LVL14:
 125              	.L4:
2875:./lib/src/at32f4xx_tim.c ****   }
2876:./lib/src/at32f4xx_tim.c **** 
2877:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR1 and CCE registers */
2878:./lib/src/at32f4xx_tim.c ****   TMRx->CCM1 = tmpccmr1;
 126              		.loc 1 2878 3 is_stmt 1 view .LVU35
 127              		.loc 1 2878 14 is_stmt 0 view .LVU36
 128 007c 0383     		strh	r3, [r0, #24]	@ movhi
2879:./lib/src/at32f4xx_tim.c ****   TMRx->CCE = tmpccer;
 129              		.loc 1 2879 3 is_stmt 1 view .LVU37
 130              		.loc 1 2879 13 is_stmt 0 view .LVU38
 131 007e 0184     		strh	r1, [r0, #32]	@ movhi
2880:./lib/src/at32f4xx_tim.c **** }
 132              		.loc 1 2880 1 view .LVU39
 133 0080 5DF804FB 		ldr	pc, [sp], #4
 134              	.L7:
 135              		.align	2
 136              	.L6:
 137 0084 002C0140 		.word	1073818624
ARM GAS  /tmp/ccmYaJiD.s 			page 54


 138              		.cfi_endproc
 139              	.LFE211:
 141              		.section	.text.TI2_Config,"ax",%progbits
 142              		.align	1
 143              		.syntax unified
 144              		.thumb
 145              		.thumb_func
 146              		.fpu fpv4-sp-d16
 148              	TI2_Config:
 149              	.LVL15:
 150              	.LFB212:
2881:./lib/src/at32f4xx_tim.c **** 
2882:./lib/src/at32f4xx_tim.c **** /**
2883:./lib/src/at32f4xx_tim.c ****   * @brief  Configure the TI2 as Input.
2884:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TMR peripheral.
2885:./lib/src/at32f4xx_tim.c ****   * @param  TMR_ICPolarity : The Input Polarity.
2886:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
2887:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICPolarity_Rising
2888:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICPolarity_Falling
2889:./lib/src/at32f4xx_tim.c ****   * @param  TMR_ICSelection: specifies the input to be used.
2890:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
2891:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICSelection_DirectTI: TMR Input 2 is selected to be connected to IC2.
2892:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICSelection_IndirectTI: TMR Input 2 is selected to be connected to IC1.
2893:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICSelection_TRC: TMR Input 2 is selected to be connected to TRC.
2894:./lib/src/at32f4xx_tim.c ****   * @param  TMR_ICFilter: Specifies the Input Capture Filter.
2895:./lib/src/at32f4xx_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F.
2896:./lib/src/at32f4xx_tim.c ****   * @retval None
2897:./lib/src/at32f4xx_tim.c ****   */
2898:./lib/src/at32f4xx_tim.c **** static void TI2_Config(TMR_Type* TMRx, uint16_t TMR_ICPolarity, uint16_t TMR_ICSelection,
2899:./lib/src/at32f4xx_tim.c ****                        uint16_t TMR_ICFilter)
2900:./lib/src/at32f4xx_tim.c **** {
 151              		.loc 1 2900 1 is_stmt 1 view -0
 152              		.cfi_startproc
 153              		@ args = 0, pretend = 0, frame = 0
 154              		@ frame_needed = 0, uses_anonymous_args = 0
 155              		.loc 1 2900 1 is_stmt 0 view .LVU41
 156 0000 00B5     		push	{lr}
 157              	.LCFI1:
 158              		.cfi_def_cfa_offset 4
 159              		.cfi_offset 14, -4
2901:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
 160              		.loc 1 2901 3 is_stmt 1 view .LVU42
 161              	.LVL16:
2902:./lib/src/at32f4xx_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
2903:./lib/src/at32f4xx_tim.c ****   TMRx->CCE &= (uint16_t)~((uint16_t)TMR_CCE_C2EN);
 162              		.loc 1 2903 3 view .LVU43
 163              		.loc 1 2903 13 is_stmt 0 view .LVU44
 164 0002 B0F820E0 		ldrh	lr, [r0, #32]
 165 0006 1FFA8EFE 		uxth	lr, lr
 166 000a 2EF0100E 		bic	lr, lr, #16
 167 000e 1FFA8EFE 		uxth	lr, lr
 168 0012 A0F820E0 		strh	lr, [r0, #32]	@ movhi
2904:./lib/src/at32f4xx_tim.c ****   tmpccmr1 = TMRx->CCM1;
 169              		.loc 1 2904 3 is_stmt 1 view .LVU45
 170              		.loc 1 2904 12 is_stmt 0 view .LVU46
 171 0016 B0F818E0 		ldrh	lr, [r0, #24]
 172              	.LVL17:
ARM GAS  /tmp/ccmYaJiD.s 			page 55


2905:./lib/src/at32f4xx_tim.c ****   tmpccer = TMRx->CCE;
 173              		.loc 1 2905 3 is_stmt 1 view .LVU47
 174              		.loc 1 2905 11 is_stmt 0 view .LVU48
 175 001a B0F820C0 		ldrh	ip, [r0, #32]
 176 001e 1FFA8CFC 		uxth	ip, ip
 177              	.LVL18:
2906:./lib/src/at32f4xx_tim.c ****   tmp = (uint16_t)(TMR_ICPolarity << 4);
 178              		.loc 1 2906 3 is_stmt 1 view .LVU49
 179              		.loc 1 2906 7 is_stmt 0 view .LVU50
 180 0022 0901     		lsls	r1, r1, #4
 181              	.LVL19:
 182              		.loc 1 2906 7 view .LVU51
 183 0024 89B2     		uxth	r1, r1
 184              	.LVL20:
2907:./lib/src/at32f4xx_tim.c ****   /* Select the Input and set the filter */
2908:./lib/src/at32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TMR_CCM1_C2SEL)) & ((uint16_t)~((uint16_t)TMR_CCM1_
 185              		.loc 1 2908 3 is_stmt 1 view .LVU52
 186              		.loc 1 2908 12 is_stmt 0 view .LVU53
 187 0026 2EF4407E 		bic	lr, lr, #768
 188              	.LVL21:
 189              		.loc 1 2908 12 view .LVU54
 190 002a 4FEA0E5E 		lsl	lr, lr, #20
 191 002e 4FEA1E5E 		lsr	lr, lr, #20
 192              	.LVL22:
2909:./lib/src/at32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TMR_ICFilter << 12);
 193              		.loc 1 2909 3 is_stmt 1 view .LVU55
 194              		.loc 1 2909 15 is_stmt 0 view .LVU56
 195 0032 1B03     		lsls	r3, r3, #12
 196              	.LVL23:
 197              		.loc 1 2909 15 view .LVU57
 198 0034 9BB2     		uxth	r3, r3
 199              		.loc 1 2909 12 view .LVU58
 200 0036 43EA0E03 		orr	r3, r3, lr
 201              	.LVL24:
2910:./lib/src/at32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TMR_ICSelection << 8);
 202              		.loc 1 2910 3 is_stmt 1 view .LVU59
 203              		.loc 1 2910 15 is_stmt 0 view .LVU60
 204 003a 1202     		lsls	r2, r2, #8
 205              	.LVL25:
 206              		.loc 1 2910 15 view .LVU61
 207 003c 92B2     		uxth	r2, r2
 208              		.loc 1 2910 12 view .LVU62
 209 003e 1A43     		orrs	r2, r2, r3
 210              	.LVL26:
2911:./lib/src/at32f4xx_tim.c **** 
2912:./lib/src/at32f4xx_tim.c ****   if((TMRx == TMR1) || 
 211              		.loc 1 2912 3 is_stmt 1 view .LVU63
 212              		.loc 1 2912 5 is_stmt 0 view .LVU64
 213 0040 0E4B     		ldr	r3, .L13
 214 0042 9842     		cmp	r0, r3
 215 0044 0ED0     		beq	.L9
 216              		.loc 1 2912 21 discriminator 1 view .LVU65
 217 0046 03F5A053 		add	r3, r3, #5120
 218 004a 9842     		cmp	r0, r3
 219 004c 0AD0     		beq	.L9
2913:./lib/src/at32f4xx_tim.c **** #if !defined (AT32F421xx)
2914:./lib/src/at32f4xx_tim.c ****      (TMRx == TMR2) || (TMRx == TMR4) || (TMRx == TMR5) ||
ARM GAS  /tmp/ccmYaJiD.s 			page 56


2915:./lib/src/at32f4xx_tim.c **** #endif
2916:./lib/src/at32f4xx_tim.c **** 
2917:./lib/src/at32f4xx_tim.c **** #if !defined (AT32F415xx) && !defined (AT32F421xx)
2918:./lib/src/at32f4xx_tim.c ****      (TMRx == TMR8) ||
2919:./lib/src/at32f4xx_tim.c **** #endif
2920:./lib/src/at32f4xx_tim.c **** #if defined (AT32F403xx)
2921:./lib/src/at32f4xx_tim.c ****      (TMRx == TMR15) ||
2922:./lib/src/at32f4xx_tim.c **** #endif
2923:./lib/src/at32f4xx_tim.c **** #if defined (AT32F421xx)
2924:./lib/src/at32f4xx_tim.c ****      (TMRx == TMR15) ||
 220              		.loc 1 2924 22 view .LVU66
 221 004e A3F59E33 		sub	r3, r3, #80896
 222 0052 9842     		cmp	r0, r3
 223 0054 06D0     		beq	.L9
2925:./lib/src/at32f4xx_tim.c **** #endif 
2926:./lib/src/at32f4xx_tim.c ****       (TMRx == TMR3))
2927:./lib/src/at32f4xx_tim.c ****   {
2928:./lib/src/at32f4xx_tim.c ****     /* Select the Polarity and set the CC2E Bit */
2929:./lib/src/at32f4xx_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TMR_CCE_C2P));
2930:./lib/src/at32f4xx_tim.c ****     tmpccer |=  (uint16_t)(tmp | (uint16_t)TMR_CCE_C2EN);
2931:./lib/src/at32f4xx_tim.c ****   }
2932:./lib/src/at32f4xx_tim.c ****   else
2933:./lib/src/at32f4xx_tim.c ****   {
2934:./lib/src/at32f4xx_tim.c ****     /* Select the Polarity and set the CC2E Bit */
2935:./lib/src/at32f4xx_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TMR_CCE_C2P | TMR_CCE_C2NP));
 224              		.loc 1 2935 5 is_stmt 1 view .LVU67
 225              		.loc 1 2935 13 is_stmt 0 view .LVU68
 226 0056 2CF0A00C 		bic	ip, ip, #160
 227              	.LVL27:
2936:./lib/src/at32f4xx_tim.c ****     tmpccer |= (uint16_t)(tmp  | (uint16_t)TMR_CCE_C2EN);
 228              		.loc 1 2936 5 is_stmt 1 view .LVU69
 229              		.loc 1 2936 13 is_stmt 0 view .LVU70
 230 005a 4CEA010C 		orr	ip, ip, r1
 231              	.LVL28:
 232              		.loc 1 2936 13 view .LVU71
 233 005e 4CF0100C 		orr	ip, ip, #16
 234              	.LVL29:
 235              		.loc 1 2936 13 view .LVU72
 236 0062 05E0     		b	.L11
 237              	.L9:
2929:./lib/src/at32f4xx_tim.c ****     tmpccer |=  (uint16_t)(tmp | (uint16_t)TMR_CCE_C2EN);
 238              		.loc 1 2929 5 is_stmt 1 view .LVU73
2929:./lib/src/at32f4xx_tim.c ****     tmpccer |=  (uint16_t)(tmp | (uint16_t)TMR_CCE_C2EN);
 239              		.loc 1 2929 13 is_stmt 0 view .LVU74
 240 0064 2CF0200C 		bic	ip, ip, #32
 241              	.LVL30:
2930:./lib/src/at32f4xx_tim.c ****   }
 242              		.loc 1 2930 5 is_stmt 1 view .LVU75
2930:./lib/src/at32f4xx_tim.c ****   }
 243              		.loc 1 2930 13 is_stmt 0 view .LVU76
 244 0068 4CEA010C 		orr	ip, ip, r1
 245              	.LVL31:
2930:./lib/src/at32f4xx_tim.c ****   }
 246              		.loc 1 2930 13 view .LVU77
 247 006c 4CF0100C 		orr	ip, ip, #16
 248              	.LVL32:
 249              	.L11:
ARM GAS  /tmp/ccmYaJiD.s 			page 57


2937:./lib/src/at32f4xx_tim.c ****   }
2938:./lib/src/at32f4xx_tim.c **** 
2939:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR1 and CCE registers */
2940:./lib/src/at32f4xx_tim.c ****   TMRx->CCM1 = tmpccmr1 ;
 250              		.loc 1 2940 3 is_stmt 1 view .LVU78
 251              		.loc 1 2940 14 is_stmt 0 view .LVU79
 252 0070 0283     		strh	r2, [r0, #24]	@ movhi
2941:./lib/src/at32f4xx_tim.c ****   TMRx->CCE = tmpccer;
 253              		.loc 1 2941 3 is_stmt 1 view .LVU80
 254              		.loc 1 2941 13 is_stmt 0 view .LVU81
 255 0072 A0F820C0 		strh	ip, [r0, #32]	@ movhi
2942:./lib/src/at32f4xx_tim.c **** }
 256              		.loc 1 2942 1 view .LVU82
 257 0076 5DF804FB 		ldr	pc, [sp], #4
 258              	.L14:
 259 007a 00BF     		.align	2
 260              	.L13:
 261 007c 002C0140 		.word	1073818624
 262              		.cfi_endproc
 263              	.LFE212:
 265              		.section	.text.TI3_Config,"ax",%progbits
 266              		.align	1
 267              		.syntax unified
 268              		.thumb
 269              		.thumb_func
 270              		.fpu fpv4-sp-d16
 272              	TI3_Config:
 273              	.LVL33:
 274              	.LFB213:
2943:./lib/src/at32f4xx_tim.c **** 
2944:./lib/src/at32f4xx_tim.c **** /**
2945:./lib/src/at32f4xx_tim.c ****   * @brief  Configure the TI3 as Input.
2946:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1, 2, 3, 4, 5 or 8 to select the TMR peripheral.
2947:./lib/src/at32f4xx_tim.c ****   * @param  TMR_ICPolarity : The Input Polarity.
2948:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
2949:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICPolarity_Rising
2950:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICPolarity_Falling
2951:./lib/src/at32f4xx_tim.c ****   * @param  TMR_ICSelection: specifies the input to be used.
2952:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
2953:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICSelection_DirectTI: TMR Input 3 is selected to be connected to IC3.
2954:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICSelection_IndirectTI: TMR Input 3 is selected to be connected to IC4.
2955:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICSelection_TRC: TMR Input 3 is selected to be connected to TRC.
2956:./lib/src/at32f4xx_tim.c ****   * @param  TMR_ICFilter: Specifies the Input Capture Filter.
2957:./lib/src/at32f4xx_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F.
2958:./lib/src/at32f4xx_tim.c ****   * @retval None
2959:./lib/src/at32f4xx_tim.c ****   */
2960:./lib/src/at32f4xx_tim.c **** static void TI3_Config(TMR_Type* TMRx, uint16_t TMR_ICPolarity, uint16_t TMR_ICSelection,
2961:./lib/src/at32f4xx_tim.c ****                        uint16_t TMR_ICFilter)
2962:./lib/src/at32f4xx_tim.c **** {
 275              		.loc 1 2962 1 is_stmt 1 view -0
 276              		.cfi_startproc
 277              		@ args = 0, pretend = 0, frame = 0
 278              		@ frame_needed = 0, uses_anonymous_args = 0
 279              		.loc 1 2962 1 is_stmt 0 view .LVU84
 280 0000 10B5     		push	{r4, lr}
 281              	.LCFI2:
 282              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccmYaJiD.s 			page 58


 283              		.cfi_offset 4, -8
 284              		.cfi_offset 14, -4
2963:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 285              		.loc 1 2963 3 is_stmt 1 view .LVU85
 286              	.LVL34:
2964:./lib/src/at32f4xx_tim.c ****   /* Disable the Channel 3: Reset the CC3E Bit */
2965:./lib/src/at32f4xx_tim.c ****   TMRx->CCE &= (uint16_t)~((uint16_t)TMR_CCE_C3EN);
 287              		.loc 1 2965 3 view .LVU86
 288              		.loc 1 2965 13 is_stmt 0 view .LVU87
 289 0002 048C     		ldrh	r4, [r0, #32]
 290 0004 A4B2     		uxth	r4, r4
 291 0006 24F48074 		bic	r4, r4, #256
 292 000a A4B2     		uxth	r4, r4
 293 000c 0484     		strh	r4, [r0, #32]	@ movhi
2966:./lib/src/at32f4xx_tim.c ****   tmpccmr2 = TMRx->CCM2;
 294              		.loc 1 2966 3 is_stmt 1 view .LVU88
 295              		.loc 1 2966 12 is_stmt 0 view .LVU89
 296 000e B0F81CE0 		ldrh	lr, [r0, #28]
 297 0012 1FFA8EFE 		uxth	lr, lr
 298              	.LVL35:
2967:./lib/src/at32f4xx_tim.c ****   tmpccer = TMRx->CCE;
 299              		.loc 1 2967 3 is_stmt 1 view .LVU90
 300              		.loc 1 2967 11 is_stmt 0 view .LVU91
 301 0016 B0F820C0 		ldrh	ip, [r0, #32]
 302 001a 1FFA8CFC 		uxth	ip, ip
 303              	.LVL36:
2968:./lib/src/at32f4xx_tim.c ****   tmp = (uint16_t)(TMR_ICPolarity << 8);
 304              		.loc 1 2968 3 is_stmt 1 view .LVU92
 305              		.loc 1 2968 7 is_stmt 0 view .LVU93
 306 001e 0902     		lsls	r1, r1, #8
 307              	.LVL37:
 308              		.loc 1 2968 7 view .LVU94
 309 0020 89B2     		uxth	r1, r1
 310              	.LVL38:
2969:./lib/src/at32f4xx_tim.c ****   /* Select the Input and set the filter */
2970:./lib/src/at32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)(((uint16_t)~((uint16_t)TMR_CCM2_C3SEL)) & ((uint16_t)~((uint16_t)TMR_CCM2_
 311              		.loc 1 2970 3 is_stmt 1 view .LVU95
 312              		.loc 1 2970 12 is_stmt 0 view .LVU96
 313 0022 2EF0F30E 		bic	lr, lr, #243
 314              	.LVL39:
2971:./lib/src/at32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TMR_ICSelection | (uint16_t)(TMR_ICFilter << (uint16_t)4));
 315              		.loc 1 2971 3 is_stmt 1 view .LVU97
 316              		.loc 1 2971 44 is_stmt 0 view .LVU98
 317 0026 1B01     		lsls	r3, r3, #4
 318              	.LVL40:
 319              		.loc 1 2971 44 view .LVU99
 320 0028 9BB2     		uxth	r3, r3
 321              		.loc 1 2971 15 view .LVU100
 322 002a 1343     		orrs	r3, r3, r2
 323              		.loc 1 2971 12 view .LVU101
 324 002c 4EEA030E 		orr	lr, lr, r3
 325              	.LVL41:
2972:./lib/src/at32f4xx_tim.c **** 
2973:./lib/src/at32f4xx_tim.c ****   if((TMRx == TMR1) || 
 326              		.loc 1 2973 3 is_stmt 1 view .LVU102
 327              		.loc 1 2973 5 is_stmt 0 view .LVU103
 328 0030 0C4B     		ldr	r3, .L20
ARM GAS  /tmp/ccmYaJiD.s 			page 59


 329 0032 9842     		cmp	r0, r3
 330 0034 0AD0     		beq	.L16
 331              		.loc 1 2973 21 discriminator 1 view .LVU104
 332 0036 A3F59433 		sub	r3, r3, #75776
 333 003a 9842     		cmp	r0, r3
 334 003c 06D0     		beq	.L16
2974:./lib/src/at32f4xx_tim.c **** #if !defined (AT32F421xx)
2975:./lib/src/at32f4xx_tim.c ****      (TMRx == TMR2) || (TMRx == TMR4) || (TMRx == TMR5) ||
2976:./lib/src/at32f4xx_tim.c **** #endif
2977:./lib/src/at32f4xx_tim.c **** 
2978:./lib/src/at32f4xx_tim.c **** #if !defined (AT32F415xx) && !defined (AT32F421xx)
2979:./lib/src/at32f4xx_tim.c ****      (TMRx == TMR8) ||
2980:./lib/src/at32f4xx_tim.c **** #endif
2981:./lib/src/at32f4xx_tim.c **** #if defined (AT32F403xx)
2982:./lib/src/at32f4xx_tim.c ****      (TMRx == TMR15) ||
2983:./lib/src/at32f4xx_tim.c **** #endif
2984:./lib/src/at32f4xx_tim.c ****       (TMRx == TMR3))
2985:./lib/src/at32f4xx_tim.c ****   {
2986:./lib/src/at32f4xx_tim.c ****     /* Select the Polarity and set the CC3E Bit */
2987:./lib/src/at32f4xx_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TMR_CCE_C3P));
2988:./lib/src/at32f4xx_tim.c ****     tmpccer |= (uint16_t)(tmp | (uint16_t)TMR_CCE_C3EN);
2989:./lib/src/at32f4xx_tim.c ****   }
2990:./lib/src/at32f4xx_tim.c ****   else
2991:./lib/src/at32f4xx_tim.c ****   {
2992:./lib/src/at32f4xx_tim.c ****     /* Select the Polarity and set the CC3E Bit */
2993:./lib/src/at32f4xx_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TMR_CCE_C3P | TMR_CCE_C3NP));
 335              		.loc 1 2993 5 is_stmt 1 view .LVU105
 336              		.loc 1 2993 13 is_stmt 0 view .LVU106
 337 003e 2CF4206C 		bic	ip, ip, #2560
 338              	.LVL42:
2994:./lib/src/at32f4xx_tim.c ****     tmpccer |= (uint16_t)(tmp | (uint16_t)TMR_CCE_C3EN);
 339              		.loc 1 2994 5 is_stmt 1 view .LVU107
 340              		.loc 1 2994 13 is_stmt 0 view .LVU108
 341 0042 4CEA010C 		orr	ip, ip, r1
 342              	.LVL43:
 343              		.loc 1 2994 13 view .LVU109
 344 0046 4CF4807C 		orr	ip, ip, #256
 345              	.LVL44:
 346              		.loc 1 2994 13 view .LVU110
 347 004a 05E0     		b	.L18
 348              	.L16:
2987:./lib/src/at32f4xx_tim.c ****     tmpccer |= (uint16_t)(tmp | (uint16_t)TMR_CCE_C3EN);
 349              		.loc 1 2987 5 is_stmt 1 view .LVU111
2987:./lib/src/at32f4xx_tim.c ****     tmpccer |= (uint16_t)(tmp | (uint16_t)TMR_CCE_C3EN);
 350              		.loc 1 2987 13 is_stmt 0 view .LVU112
 351 004c 2CF4007C 		bic	ip, ip, #512
 352              	.LVL45:
2988:./lib/src/at32f4xx_tim.c ****   }
 353              		.loc 1 2988 5 is_stmt 1 view .LVU113
2988:./lib/src/at32f4xx_tim.c ****   }
 354              		.loc 1 2988 13 is_stmt 0 view .LVU114
 355 0050 4CEA010C 		orr	ip, ip, r1
 356              	.LVL46:
2988:./lib/src/at32f4xx_tim.c ****   }
 357              		.loc 1 2988 13 view .LVU115
 358 0054 4CF4807C 		orr	ip, ip, #256
 359              	.LVL47:
ARM GAS  /tmp/ccmYaJiD.s 			page 60


 360              	.L18:
2995:./lib/src/at32f4xx_tim.c ****   }
2996:./lib/src/at32f4xx_tim.c **** 
2997:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR2 and CCE registers */
2998:./lib/src/at32f4xx_tim.c ****   TMRx->CCM2 = tmpccmr2;
 361              		.loc 1 2998 3 is_stmt 1 view .LVU116
 362              		.loc 1 2998 14 is_stmt 0 view .LVU117
 363 0058 A0F81CE0 		strh	lr, [r0, #28]	@ movhi
2999:./lib/src/at32f4xx_tim.c ****   TMRx->CCE = tmpccer;
 364              		.loc 1 2999 3 is_stmt 1 view .LVU118
 365              		.loc 1 2999 13 is_stmt 0 view .LVU119
 366 005c A0F820C0 		strh	ip, [r0, #32]	@ movhi
3000:./lib/src/at32f4xx_tim.c **** }
 367              		.loc 1 3000 1 view .LVU120
 368 0060 10BD     		pop	{r4, pc}
 369              	.L21:
 370 0062 00BF     		.align	2
 371              	.L20:
 372 0064 002C0140 		.word	1073818624
 373              		.cfi_endproc
 374              	.LFE213:
 376              		.section	.text.TI4_Config,"ax",%progbits
 377              		.align	1
 378              		.syntax unified
 379              		.thumb
 380              		.thumb_func
 381              		.fpu fpv4-sp-d16
 383              	TI4_Config:
 384              	.LVL48:
 385              	.LFB214:
3001:./lib/src/at32f4xx_tim.c **** 
3002:./lib/src/at32f4xx_tim.c **** /**
3003:./lib/src/at32f4xx_tim.c ****   * @brief  Configure the TI4 as Input.
3004:./lib/src/at32f4xx_tim.c ****   * @param  TMRx: where x can be 1, 2, 3, 4, 5 or 8 to select the TMR peripheral.
3005:./lib/src/at32f4xx_tim.c ****   * @param  TMR_ICPolarity : The Input Polarity.
3006:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
3007:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICPolarity_Rising
3008:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICPolarity_Falling
3009:./lib/src/at32f4xx_tim.c ****   * @param  TMR_ICSelection: specifies the input to be used.
3010:./lib/src/at32f4xx_tim.c ****   *   This parameter can be one of the following values:
3011:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICSelection_DirectTI: TMR Input 4 is selected to be connected to IC4.
3012:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICSelection_IndirectTI: TMR Input 4 is selected to be connected to IC3.
3013:./lib/src/at32f4xx_tim.c ****   *     @arg TMR_ICSelection_TRC: TMR Input 4 is selected to be connected to TRC.
3014:./lib/src/at32f4xx_tim.c ****   * @param  TMR_ICFilter: Specifies the Input Capture Filter.
3015:./lib/src/at32f4xx_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F.
3016:./lib/src/at32f4xx_tim.c ****   * @retval None
3017:./lib/src/at32f4xx_tim.c ****   */
3018:./lib/src/at32f4xx_tim.c **** static void TI4_Config(TMR_Type* TMRx, uint16_t TMR_ICPolarity, uint16_t TMR_ICSelection,
3019:./lib/src/at32f4xx_tim.c ****                        uint16_t TMR_ICFilter)
3020:./lib/src/at32f4xx_tim.c **** {
 386              		.loc 1 3020 1 is_stmt 1 view -0
 387              		.cfi_startproc
 388              		@ args = 0, pretend = 0, frame = 0
 389              		@ frame_needed = 0, uses_anonymous_args = 0
 390              		.loc 1 3020 1 is_stmt 0 view .LVU122
 391 0000 00B5     		push	{lr}
 392              	.LCFI3:
ARM GAS  /tmp/ccmYaJiD.s 			page 61


 393              		.cfi_def_cfa_offset 4
 394              		.cfi_offset 14, -4
3021:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 395              		.loc 1 3021 3 is_stmt 1 view .LVU123
 396              	.LVL49:
3022:./lib/src/at32f4xx_tim.c **** 
3023:./lib/src/at32f4xx_tim.c ****   /* Disable the Channel 4: Reset the CC4E Bit */
3024:./lib/src/at32f4xx_tim.c ****   TMRx->CCE &= (uint16_t)~((uint16_t)TMR_CCE_C4EN);
 397              		.loc 1 3024 3 view .LVU124
 398              		.loc 1 3024 13 is_stmt 0 view .LVU125
 399 0002 B0F820C0 		ldrh	ip, [r0, #32]
 400 0006 1FFA8CFC 		uxth	ip, ip
 401 000a 2CF4805C 		bic	ip, ip, #4096
 402 000e 1FFA8CFC 		uxth	ip, ip
 403 0012 A0F820C0 		strh	ip, [r0, #32]	@ movhi
3025:./lib/src/at32f4xx_tim.c ****   tmpccmr2 = TMRx->CCM2;
 404              		.loc 1 3025 3 is_stmt 1 view .LVU126
 405              		.loc 1 3025 12 is_stmt 0 view .LVU127
 406 0016 B0F81CE0 		ldrh	lr, [r0, #28]
 407              	.LVL50:
3026:./lib/src/at32f4xx_tim.c ****   tmpccer = TMRx->CCE;
 408              		.loc 1 3026 3 is_stmt 1 view .LVU128
 409              		.loc 1 3026 11 is_stmt 0 view .LVU129
 410 001a B0F820C0 		ldrh	ip, [r0, #32]
 411 001e 1FFA8CFC 		uxth	ip, ip
 412              	.LVL51:
3027:./lib/src/at32f4xx_tim.c ****   tmp = (uint16_t)(TMR_ICPolarity << 12);
 413              		.loc 1 3027 3 is_stmt 1 view .LVU130
 414              		.loc 1 3027 7 is_stmt 0 view .LVU131
 415 0022 0903     		lsls	r1, r1, #12
 416              	.LVL52:
 417              		.loc 1 3027 7 view .LVU132
 418 0024 89B2     		uxth	r1, r1
 419              	.LVL53:
3028:./lib/src/at32f4xx_tim.c ****   /* Select the Input and set the filter */
3029:./lib/src/at32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TMR_CCM2_CC4S) & ((uint16_t)~((uint16_t)TMR_CCM2_IC4
 420              		.loc 1 3029 3 is_stmt 1 view .LVU133
 421              		.loc 1 3029 12 is_stmt 0 view .LVU134
 422 0026 2EF4407E 		bic	lr, lr, #768
 423              	.LVL54:
 424              		.loc 1 3029 12 view .LVU135
 425 002a 4FEA0E5E 		lsl	lr, lr, #20
 426 002e 4FEA1E5E 		lsr	lr, lr, #20
 427              	.LVL55:
3030:./lib/src/at32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TMR_ICSelection << 8);
 428              		.loc 1 3030 3 is_stmt 1 view .LVU136
 429              		.loc 1 3030 15 is_stmt 0 view .LVU137
 430 0032 1202     		lsls	r2, r2, #8
 431              	.LVL56:
 432              		.loc 1 3030 15 view .LVU138
 433 0034 92B2     		uxth	r2, r2
 434              		.loc 1 3030 12 view .LVU139
 435 0036 42EA0E02 		orr	r2, r2, lr
 436              	.LVL57:
3031:./lib/src/at32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TMR_ICFilter << 12);
 437              		.loc 1 3031 3 is_stmt 1 view .LVU140
 438              		.loc 1 3031 15 is_stmt 0 view .LVU141
ARM GAS  /tmp/ccmYaJiD.s 			page 62


 439 003a 1B03     		lsls	r3, r3, #12
 440              	.LVL58:
 441              		.loc 1 3031 15 view .LVU142
 442 003c 9BB2     		uxth	r3, r3
 443              		.loc 1 3031 12 view .LVU143
 444 003e 1343     		orrs	r3, r3, r2
 445              	.LVL59:
3032:./lib/src/at32f4xx_tim.c **** 
3033:./lib/src/at32f4xx_tim.c ****   if((TMRx == TMR1) || 
 446              		.loc 1 3033 3 is_stmt 1 view .LVU144
 447              		.loc 1 3033 5 is_stmt 0 view .LVU145
 448 0040 0E4A     		ldr	r2, .L27
 449 0042 9042     		cmp	r0, r2
 450 0044 0ED0     		beq	.L23
 451              		.loc 1 3033 21 discriminator 1 view .LVU146
 452 0046 A2F59432 		sub	r2, r2, #75776
 453 004a 9042     		cmp	r0, r2
 454 004c 0AD0     		beq	.L23
3034:./lib/src/at32f4xx_tim.c **** #if !defined (AT32F421xx)
3035:./lib/src/at32f4xx_tim.c ****      (TMRx == TMR2) || (TMRx == TMR4) || (TMRx == TMR5) ||
3036:./lib/src/at32f4xx_tim.c **** #endif
3037:./lib/src/at32f4xx_tim.c **** 
3038:./lib/src/at32f4xx_tim.c **** #if !defined (AT32F415xx) && !defined (AT32F421xx)
3039:./lib/src/at32f4xx_tim.c ****      (TMRx == TMR8) ||
3040:./lib/src/at32f4xx_tim.c **** #endif
3041:./lib/src/at32f4xx_tim.c **** #if defined (AT32F403xx)
3042:./lib/src/at32f4xx_tim.c ****      (TMRx == TMR15) ||
3043:./lib/src/at32f4xx_tim.c **** #endif
3044:./lib/src/at32f4xx_tim.c ****       (TMRx == TMR3))
3045:./lib/src/at32f4xx_tim.c ****   {
3046:./lib/src/at32f4xx_tim.c ****     /* Select the Polarity and set the CC4E Bit */
3047:./lib/src/at32f4xx_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TMR_CCE_C4P));
3048:./lib/src/at32f4xx_tim.c ****     tmpccer |= (uint16_t)(tmp | (uint16_t)TMR_CCE_C4EN);
3049:./lib/src/at32f4xx_tim.c ****   }
3050:./lib/src/at32f4xx_tim.c ****   else
3051:./lib/src/at32f4xx_tim.c ****   {
3052:./lib/src/at32f4xx_tim.c ****     /* Select the Polarity and set the CC4E Bit */
3053:./lib/src/at32f4xx_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TMR_CCE_C3P | TMR_CCE_C4NP));
 455              		.loc 1 3053 5 is_stmt 1 view .LVU147
 456              		.loc 1 3053 13 is_stmt 0 view .LVU148
 457 004e 2CF4007C 		bic	ip, ip, #512
 458              	.LVL60:
 459              		.loc 1 3053 13 view .LVU149
 460 0052 4FEA4C4C 		lsl	ip, ip, #17
 461 0056 4FEA5C4C 		lsr	ip, ip, #17
 462              	.LVL61:
3054:./lib/src/at32f4xx_tim.c ****     tmpccer |= (uint16_t)(tmp | (uint16_t)TMR_CCE_C4EN);
 463              		.loc 1 3054 5 is_stmt 1 view .LVU150
 464              		.loc 1 3054 13 is_stmt 0 view .LVU151
 465 005a 41EA0C0C 		orr	ip, r1, ip
 466              	.LVL62:
 467              		.loc 1 3054 13 view .LVU152
 468 005e 4CF4805C 		orr	ip, ip, #4096
 469              	.LVL63:
 470              		.loc 1 3054 13 view .LVU153
 471 0062 05E0     		b	.L25
 472              	.L23:
ARM GAS  /tmp/ccmYaJiD.s 			page 63


3047:./lib/src/at32f4xx_tim.c ****     tmpccer |= (uint16_t)(tmp | (uint16_t)TMR_CCE_C4EN);
 473              		.loc 1 3047 5 is_stmt 1 view .LVU154
3047:./lib/src/at32f4xx_tim.c ****     tmpccer |= (uint16_t)(tmp | (uint16_t)TMR_CCE_C4EN);
 474              		.loc 1 3047 13 is_stmt 0 view .LVU155
 475 0064 2CF4005C 		bic	ip, ip, #8192
 476              	.LVL64:
3048:./lib/src/at32f4xx_tim.c ****   }
 477              		.loc 1 3048 5 is_stmt 1 view .LVU156
3048:./lib/src/at32f4xx_tim.c ****   }
 478              		.loc 1 3048 13 is_stmt 0 view .LVU157
 479 0068 4CEA010C 		orr	ip, ip, r1
 480              	.LVL65:
3048:./lib/src/at32f4xx_tim.c ****   }
 481              		.loc 1 3048 13 view .LVU158
 482 006c 4CF4805C 		orr	ip, ip, #4096
 483              	.LVL66:
 484              	.L25:
3055:./lib/src/at32f4xx_tim.c ****   }
3056:./lib/src/at32f4xx_tim.c **** 
3057:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR2 and CCE registers */
3058:./lib/src/at32f4xx_tim.c ****   TMRx->CCM2 = tmpccmr2;
 485              		.loc 1 3058 3 is_stmt 1 view .LVU159
 486              		.loc 1 3058 14 is_stmt 0 view .LVU160
 487 0070 8383     		strh	r3, [r0, #28]	@ movhi
3059:./lib/src/at32f4xx_tim.c ****   TMRx->CCE = tmpccer;
 488              		.loc 1 3059 3 is_stmt 1 view .LVU161
 489              		.loc 1 3059 13 is_stmt 0 view .LVU162
 490 0072 A0F820C0 		strh	ip, [r0, #32]	@ movhi
3060:./lib/src/at32f4xx_tim.c **** }
 491              		.loc 1 3060 1 view .LVU163
 492 0076 5DF804FB 		ldr	pc, [sp], #4
 493              	.L28:
 494 007a 00BF     		.align	2
 495              	.L27:
 496 007c 002C0140 		.word	1073818624
 497              		.cfi_endproc
 498              	.LFE214:
 500              		.section	.text.TMR_Reset,"ax",%progbits
 501              		.align	1
 502              		.global	TMR_Reset
 503              		.syntax unified
 504              		.thumb
 505              		.thumb_func
 506              		.fpu fpv4-sp-d16
 508              	TMR_Reset:
 509              	.LVL67:
 510              	.LFB123:
 112:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 511              		.loc 1 112 1 is_stmt 1 view -0
 512              		.cfi_startproc
 513              		@ args = 0, pretend = 0, frame = 0
 514              		@ frame_needed = 0, uses_anonymous_args = 0
 112:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 515              		.loc 1 112 1 is_stmt 0 view .LVU165
 516 0000 08B5     		push	{r3, lr}
 517              	.LCFI4:
 518              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccmYaJiD.s 			page 64


 519              		.cfi_offset 3, -8
 520              		.cfi_offset 14, -4
 114:./lib/src/at32f4xx_tim.c **** 
 521              		.loc 1 114 3 is_stmt 1 view .LVU166
 116:./lib/src/at32f4xx_tim.c ****   {
 522              		.loc 1 116 3 view .LVU167
 116:./lib/src/at32f4xx_tim.c ****   {
 523              		.loc 1 116 6 is_stmt 0 view .LVU168
 524 0002 2F4B     		ldr	r3, .L45
 525 0004 9842     		cmp	r0, r3
 526 0006 12D0     		beq	.L38
 128:./lib/src/at32f4xx_tim.c ****   {
 527              		.loc 1 128 8 is_stmt 1 view .LVU169
 128:./lib/src/at32f4xx_tim.c ****   {
 528              		.loc 1 128 11 is_stmt 0 view .LVU170
 529 0008 2E4B     		ldr	r3, .L45+4
 530 000a 9842     		cmp	r0, r3
 531 000c 1AD0     		beq	.L39
 146:./lib/src/at32f4xx_tim.c ****   {
 532              		.loc 1 146 8 is_stmt 1 view .LVU171
 146:./lib/src/at32f4xx_tim.c ****   {
 533              		.loc 1 146 11 is_stmt 0 view .LVU172
 534 000e 2E4B     		ldr	r3, .L45+8
 535 0010 9842     		cmp	r0, r3
 536 0012 20D0     		beq	.L40
 206:./lib/src/at32f4xx_tim.c ****   {
 537              		.loc 1 206 8 is_stmt 1 view .LVU173
 206:./lib/src/at32f4xx_tim.c ****   {
 538              		.loc 1 206 11 is_stmt 0 view .LVU174
 539 0014 2D4B     		ldr	r3, .L45+12
 540 0016 9842     		cmp	r0, r3
 541 0018 26D0     		beq	.L41
 211:./lib/src/at32f4xx_tim.c ****   {
 542              		.loc 1 211 8 is_stmt 1 view .LVU175
 211:./lib/src/at32f4xx_tim.c ****   {
 543              		.loc 1 211 11 is_stmt 0 view .LVU176
 544 001a 2D4B     		ldr	r3, .L45+16
 545 001c 9842     		cmp	r0, r3
 546 001e 2ED0     		beq	.L42
 216:./lib/src/at32f4xx_tim.c ****   {
 547              		.loc 1 216 8 is_stmt 1 view .LVU177
 216:./lib/src/at32f4xx_tim.c ****   {
 548              		.loc 1 216 11 is_stmt 0 view .LVU178
 549 0020 2C4B     		ldr	r3, .L45+20
 550 0022 9842     		cmp	r0, r3
 551 0024 36D0     		beq	.L43
 221:./lib/src/at32f4xx_tim.c ****   {
 552              		.loc 1 221 8 is_stmt 1 view .LVU179
 221:./lib/src/at32f4xx_tim.c ****   {
 553              		.loc 1 221 11 is_stmt 0 view .LVU180
 554 0026 2C4B     		ldr	r3, .L45+24
 555 0028 9842     		cmp	r0, r3
 556 002a 3ED0     		beq	.L44
 557              	.LVL68:
 558              	.L29:
 227:./lib/src/at32f4xx_tim.c **** 
 559              		.loc 1 227 1 view .LVU181
ARM GAS  /tmp/ccmYaJiD.s 			page 65


 560 002c 08BD     		pop	{r3, pc}
 561              	.LVL69:
 562              	.L38:
 118:./lib/src/at32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2PERIPH_TMR1, DISABLE);
 563              		.loc 1 118 5 is_stmt 1 view .LVU182
 564 002e 0121     		movs	r1, #1
 565 0030 4FF40060 		mov	r0, #2048
 566              	.LVL70:
 118:./lib/src/at32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2PERIPH_TMR1, DISABLE);
 567              		.loc 1 118 5 is_stmt 0 view .LVU183
 568 0034 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 569              	.LVL71:
 119:./lib/src/at32f4xx_tim.c ****   }
 570              		.loc 1 119 5 is_stmt 1 view .LVU184
 571 0038 0021     		movs	r1, #0
 572 003a 4FF40060 		mov	r0, #2048
 573 003e FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 574              	.LVL72:
 575 0042 F3E7     		b	.L29
 576              	.LVL73:
 577              	.L39:
 130:./lib/src/at32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1PERIPH_TMR3, DISABLE);
 578              		.loc 1 130 5 view .LVU185
 579 0044 0121     		movs	r1, #1
 580 0046 0220     		movs	r0, #2
 581              	.LVL74:
 130:./lib/src/at32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1PERIPH_TMR3, DISABLE);
 582              		.loc 1 130 5 is_stmt 0 view .LVU186
 583 0048 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 584              	.LVL75:
 131:./lib/src/at32f4xx_tim.c ****   }
 585              		.loc 1 131 5 is_stmt 1 view .LVU187
 586 004c 0021     		movs	r1, #0
 587 004e 0220     		movs	r0, #2
 588 0050 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 589              	.LVL76:
 590 0054 EAE7     		b	.L29
 591              	.LVL77:
 592              	.L40:
 148:./lib/src/at32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1PERIPH_TMR6, DISABLE);
 593              		.loc 1 148 5 view .LVU188
 594 0056 0121     		movs	r1, #1
 595 0058 1020     		movs	r0, #16
 596              	.LVL78:
 148:./lib/src/at32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1PERIPH_TMR6, DISABLE);
 597              		.loc 1 148 5 is_stmt 0 view .LVU189
 598 005a FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 599              	.LVL79:
 149:./lib/src/at32f4xx_tim.c ****   }
 600              		.loc 1 149 5 is_stmt 1 view .LVU190
 601 005e 0021     		movs	r1, #0
 602 0060 1020     		movs	r0, #16
 603 0062 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 604              	.LVL80:
 605 0066 E1E7     		b	.L29
 606              	.LVL81:
 607              	.L41:
ARM GAS  /tmp/ccmYaJiD.s 			page 66


 208:./lib/src/at32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1PERIPH_TMR14, DISABLE);
 608              		.loc 1 208 5 view .LVU191
 609 0068 0121     		movs	r1, #1
 610 006a 4FF48070 		mov	r0, #256
 611              	.LVL82:
 208:./lib/src/at32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1PERIPH_TMR14, DISABLE);
 612              		.loc 1 208 5 is_stmt 0 view .LVU192
 613 006e FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 614              	.LVL83:
 209:./lib/src/at32f4xx_tim.c ****   }
 615              		.loc 1 209 5 is_stmt 1 view .LVU193
 616 0072 0021     		movs	r1, #0
 617 0074 4FF48070 		mov	r0, #256
 618 0078 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 619              	.LVL84:
 620 007c D6E7     		b	.L29
 621              	.LVL85:
 622              	.L42:
 213:./lib/src/at32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2PERIPH_TMR15, DISABLE);
 623              		.loc 1 213 5 view .LVU194
 624 007e 0121     		movs	r1, #1
 625 0080 4FF48030 		mov	r0, #65536
 626              	.LVL86:
 213:./lib/src/at32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2PERIPH_TMR15, DISABLE);
 627              		.loc 1 213 5 is_stmt 0 view .LVU195
 628 0084 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 629              	.LVL87:
 214:./lib/src/at32f4xx_tim.c ****   }
 630              		.loc 1 214 5 is_stmt 1 view .LVU196
 631 0088 0021     		movs	r1, #0
 632 008a 4FF48030 		mov	r0, #65536
 633 008e FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 634              	.LVL88:
 635 0092 CBE7     		b	.L29
 636              	.LVL89:
 637              	.L43:
 218:./lib/src/at32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2PERIPH_TMR16, DISABLE);
 638              		.loc 1 218 5 view .LVU197
 639 0094 0121     		movs	r1, #1
 640 0096 4FF40030 		mov	r0, #131072
 641              	.LVL90:
 218:./lib/src/at32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2PERIPH_TMR16, DISABLE);
 642              		.loc 1 218 5 is_stmt 0 view .LVU198
 643 009a FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 644              	.LVL91:
 219:./lib/src/at32f4xx_tim.c ****   }
 645              		.loc 1 219 5 is_stmt 1 view .LVU199
 646 009e 0021     		movs	r1, #0
 647 00a0 4FF40030 		mov	r0, #131072
 648 00a4 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 649              	.LVL92:
 650 00a8 C0E7     		b	.L29
 651              	.LVL93:
 652              	.L44:
 223:./lib/src/at32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2PERIPH_TMR17, DISABLE);
 653              		.loc 1 223 5 view .LVU200
 654 00aa 0121     		movs	r1, #1
ARM GAS  /tmp/ccmYaJiD.s 			page 67


 655 00ac 4FF48020 		mov	r0, #262144
 656              	.LVL94:
 223:./lib/src/at32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2PERIPH_TMR17, DISABLE);
 657              		.loc 1 223 5 is_stmt 0 view .LVU201
 658 00b0 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 659              	.LVL95:
 224:./lib/src/at32f4xx_tim.c ****   }
 660              		.loc 1 224 5 is_stmt 1 view .LVU202
 661 00b4 0021     		movs	r1, #0
 662 00b6 4FF48020 		mov	r0, #262144
 663 00ba FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 664              	.LVL96:
 227:./lib/src/at32f4xx_tim.c **** 
 665              		.loc 1 227 1 is_stmt 0 view .LVU203
 666 00be B5E7     		b	.L29
 667              	.L46:
 668              		.align	2
 669              	.L45:
 670 00c0 002C0140 		.word	1073818624
 671 00c4 00040040 		.word	1073742848
 672 00c8 00100040 		.word	1073745920
 673 00cc 00200040 		.word	1073750016
 674 00d0 00400140 		.word	1073823744
 675 00d4 00440140 		.word	1073824768
 676 00d8 00480140 		.word	1073825792
 677              		.cfi_endproc
 678              	.LFE123:
 680              		.section	.text.TMR_TimeBaseInit,"ax",%progbits
 681              		.align	1
 682              		.global	TMR_TimeBaseInit
 683              		.syntax unified
 684              		.thumb
 685              		.thumb_func
 686              		.fpu fpv4-sp-d16
 688              	TMR_TimeBaseInit:
 689              	.LVL97:
 690              	.LFB124:
 239:./lib/src/at32f4xx_tim.c ****   uint16_t tmpcr1 = 0;
 691              		.loc 1 239 1 is_stmt 1 view -0
 692              		.cfi_startproc
 693              		@ args = 0, pretend = 0, frame = 0
 694              		@ frame_needed = 0, uses_anonymous_args = 0
 695              		@ link register save eliminated.
 240:./lib/src/at32f4xx_tim.c **** 
 696              		.loc 1 240 3 view .LVU205
 243:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_COUNTER_DIR(TMR_TimeBaseInitStruct->TMR_CounterMode));
 697              		.loc 1 243 3 view .LVU206
 244:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_CKD_DIV(TMR_TimeBaseInitStruct->TMR_ClockDivision));
 698              		.loc 1 244 3 view .LVU207
 245:./lib/src/at32f4xx_tim.c **** 
 699              		.loc 1 245 3 view .LVU208
 247:./lib/src/at32f4xx_tim.c **** 
 700              		.loc 1 247 3 view .LVU209
 247:./lib/src/at32f4xx_tim.c **** 
 701              		.loc 1 247 10 is_stmt 0 view .LVU210
 702 0000 0388     		ldrh	r3, [r0]
 703 0002 9BB2     		uxth	r3, r3
ARM GAS  /tmp/ccmYaJiD.s 			page 68


 704              	.LVL98:
 249:./lib/src/at32f4xx_tim.c **** #if !defined (AT32F421xx)
 705              		.loc 1 249 3 is_stmt 1 view .LVU211
 249:./lib/src/at32f4xx_tim.c **** #if !defined (AT32F421xx)
 706              		.loc 1 249 5 is_stmt 0 view .LVU212
 707 0004 1C4A     		ldr	r2, .L53
 708 0006 9042     		cmp	r0, r2
 709 0008 13D0     		beq	.L48
 249:./lib/src/at32f4xx_tim.c **** #if !defined (AT32F421xx)
 710              		.loc 1 249 21 discriminator 1 view .LVU213
 711 000a A2F58632 		sub	r2, r2, #68608
 712 000e 9042     		cmp	r0, r2
 713 0010 0FD0     		beq	.L48
 261:./lib/src/at32f4xx_tim.c **** #endif
 714              		.loc 1 261 22 view .LVU214
 715 0012 02F59032 		add	r2, r2, #73728
 716 0016 9042     		cmp	r0, r2
 717 0018 0BD0     		beq	.L48
 261:./lib/src/at32f4xx_tim.c **** #endif
 718              		.loc 1 261 41 discriminator 1 view .LVU215
 719 001a 02F58062 		add	r2, r2, #1024
 720 001e 9042     		cmp	r0, r2
 721 0020 07D0     		beq	.L48
 261:./lib/src/at32f4xx_tim.c **** #endif
 722              		.loc 1 261 60 discriminator 2 view .LVU216
 723 0022 02F58062 		add	r2, r2, #1024
 724 0026 9042     		cmp	r0, r2
 725 0028 03D0     		beq	.L48
 261:./lib/src/at32f4xx_tim.c **** #endif
 726              		.loc 1 261 79 discriminator 3 view .LVU217
 727 002a A2F5A232 		sub	r2, r2, #82944
 728 002e 9042     		cmp	r0, r2
 729 0030 04D1     		bne	.L49
 730              	.L48:
 266:./lib/src/at32f4xx_tim.c ****     tmpcr1 |= (uint32_t)TMR_TimeBaseInitStruct->TMR_CounterMode;
 731              		.loc 1 266 5 is_stmt 1 view .LVU218
 266:./lib/src/at32f4xx_tim.c ****     tmpcr1 |= (uint32_t)TMR_TimeBaseInitStruct->TMR_CounterMode;
 732              		.loc 1 266 12 is_stmt 0 view .LVU219
 733 0032 23F07003 		bic	r3, r3, #112
 734              	.LVL99:
 267:./lib/src/at32f4xx_tim.c ****   }
 735              		.loc 1 267 5 is_stmt 1 view .LVU220
 267:./lib/src/at32f4xx_tim.c ****   }
 736              		.loc 1 267 47 is_stmt 0 view .LVU221
 737 0036 4A68     		ldr	r2, [r1, #4]
 267:./lib/src/at32f4xx_tim.c ****   }
 738              		.loc 1 267 12 view .LVU222
 739 0038 1343     		orrs	r3, r3, r2
 740              	.LVL100:
 267:./lib/src/at32f4xx_tim.c ****   }
 741              		.loc 1 267 12 view .LVU223
 742 003a 9BB2     		uxth	r3, r3
 743              	.LVL101:
 744              	.L49:
 280:./lib/src/at32f4xx_tim.c ****   {
 745              		.loc 1 280 3 is_stmt 1 view .LVU224
 280:./lib/src/at32f4xx_tim.c ****   {
ARM GAS  /tmp/ccmYaJiD.s 			page 69


 746              		.loc 1 280 5 is_stmt 0 view .LVU225
 747 003c 0F4A     		ldr	r2, .L53+4
 748 003e 9042     		cmp	r0, r2
 749 0040 04D0     		beq	.L50
 283:./lib/src/at32f4xx_tim.c ****     tmpcr1 |= (uint32_t)TMR_TimeBaseInitStruct->TMR_ClockDivision;
 750              		.loc 1 283 5 is_stmt 1 view .LVU226
 283:./lib/src/at32f4xx_tim.c ****     tmpcr1 |= (uint32_t)TMR_TimeBaseInitStruct->TMR_ClockDivision;
 751              		.loc 1 283 12 is_stmt 0 view .LVU227
 752 0042 23F44073 		bic	r3, r3, #768
 753              	.LVL102:
 283:./lib/src/at32f4xx_tim.c ****     tmpcr1 |= (uint32_t)TMR_TimeBaseInitStruct->TMR_ClockDivision;
 754              		.loc 1 283 12 view .LVU228
 755 0046 9BB2     		uxth	r3, r3
 756              	.LVL103:
 284:./lib/src/at32f4xx_tim.c ****   }
 757              		.loc 1 284 5 is_stmt 1 view .LVU229
 284:./lib/src/at32f4xx_tim.c ****   }
 758              		.loc 1 284 47 is_stmt 0 view .LVU230
 759 0048 8A89     		ldrh	r2, [r1, #12]
 284:./lib/src/at32f4xx_tim.c ****   }
 760              		.loc 1 284 12 view .LVU231
 761 004a 1343     		orrs	r3, r3, r2
 762              	.LVL104:
 763              	.L50:
 288:./lib/src/at32f4xx_tim.c **** 
 764              		.loc 1 288 3 is_stmt 1 view .LVU232
 288:./lib/src/at32f4xx_tim.c **** 
 765              		.loc 1 288 15 is_stmt 0 view .LVU233
 766 004c 0380     		strh	r3, [r0]	@ movhi
 291:./lib/src/at32f4xx_tim.c **** 
 767              		.loc 1 291 3 is_stmt 1 view .LVU234
 291:./lib/src/at32f4xx_tim.c **** 
 768              		.loc 1 291 36 is_stmt 0 view .LVU235
 769 004e 8B68     		ldr	r3, [r1, #8]
 770              	.LVL105:
 291:./lib/src/at32f4xx_tim.c **** 
 771              		.loc 1 291 12 view .LVU236
 772 0050 C362     		str	r3, [r0, #44]
 773              	.LVL106:
 294:./lib/src/at32f4xx_tim.c **** 
 774              		.loc 1 294 3 is_stmt 1 view .LVU237
 294:./lib/src/at32f4xx_tim.c **** 
 775              		.loc 1 294 37 is_stmt 0 view .LVU238
 776 0052 0B88     		ldrh	r3, [r1]
 294:./lib/src/at32f4xx_tim.c **** 
 777              		.loc 1 294 13 view .LVU239
 778 0054 0385     		strh	r3, [r0, #40]	@ movhi
 303:./lib/src/at32f4xx_tim.c **** #endif
 779              		.loc 1 303 5 is_stmt 1 view .LVU240
 303:./lib/src/at32f4xx_tim.c **** #endif
 780              		.loc 1 303 8 is_stmt 0 view .LVU241
 781 0056 084B     		ldr	r3, .L53
 782 0058 9842     		cmp	r0, r3
 783 005a 07D0     		beq	.L51
 303:./lib/src/at32f4xx_tim.c **** #endif
 784              		.loc 1 303 24 discriminator 1 view .LVU242
 785 005c 03F5C053 		add	r3, r3, #6144
ARM GAS  /tmp/ccmYaJiD.s 			page 70


 786 0060 9842     		cmp	r0, r3
 787 0062 03D0     		beq	.L51
 303:./lib/src/at32f4xx_tim.c **** #endif
 788              		.loc 1 303 43 discriminator 2 view .LVU243
 789 0064 03F58063 		add	r3, r3, #1024
 790 0068 9842     		cmp	r0, r3
 791 006a 01D1     		bne	.L52
 792              	.L51:
 307:./lib/src/at32f4xx_tim.c ****   }
 793              		.loc 1 307 5 is_stmt 1 view .LVU244
 307:./lib/src/at32f4xx_tim.c ****   }
 794              		.loc 1 307 38 is_stmt 0 view .LVU245
 795 006c 8B7B     		ldrb	r3, [r1, #14]	@ zero_extendqisi2
 307:./lib/src/at32f4xx_tim.c ****   }
 796              		.loc 1 307 14 view .LVU246
 797 006e 0386     		strh	r3, [r0, #48]	@ movhi
 798              	.L52:
 312:./lib/src/at32f4xx_tim.c **** }
 799              		.loc 1 312 3 is_stmt 1 view .LVU247
 312:./lib/src/at32f4xx_tim.c **** }
 800              		.loc 1 312 14 is_stmt 0 view .LVU248
 801 0070 0123     		movs	r3, #1
 802 0072 8382     		strh	r3, [r0, #20]	@ movhi
 313:./lib/src/at32f4xx_tim.c **** 
 803              		.loc 1 313 1 view .LVU249
 804 0074 7047     		bx	lr
 805              	.L54:
 806 0076 00BF     		.align	2
 807              	.L53:
 808 0078 002C0140 		.word	1073818624
 809 007c 00100040 		.word	1073745920
 810              		.cfi_endproc
 811              	.LFE124:
 813              		.section	.text.TMR_OC1Init,"ax",%progbits
 814              		.align	1
 815              		.global	TMR_OC1Init
 816              		.syntax unified
 817              		.thumb
 818              		.thumb_func
 819              		.fpu fpv4-sp-d16
 821              	TMR_OC1Init:
 822              	.LVL107:
 823              	.LFB125:
 359:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 824              		.loc 1 359 1 is_stmt 1 view -0
 825              		.cfi_startproc
 826              		@ args = 0, pretend = 0, frame = 0
 827              		@ frame_needed = 0, uses_anonymous_args = 0
 828              		@ link register save eliminated.
 359:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 829              		.loc 1 359 1 is_stmt 0 view .LVU251
 830 0000 10B4     		push	{r4}
 831              	.LCFI5:
 832              		.cfi_def_cfa_offset 4
 833              		.cfi_offset 4, -4
 360:./lib/src/at32f4xx_tim.c **** 
 834              		.loc 1 360 3 is_stmt 1 view .LVU252
ARM GAS  /tmp/ccmYaJiD.s 			page 71


 835              	.LVL108:
 363:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OC_MODE(TMR_OCInitStruct->TMR_OCMode));
 836              		.loc 1 363 3 view .LVU253
 364:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OUTPUT_STATE(TMR_OCInitStruct->TMR_OutputState));
 837              		.loc 1 364 3 view .LVU254
 365:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OC_POLARITY(TMR_OCInitStruct->TMR_OCPolarity));
 838              		.loc 1 365 3 view .LVU255
 366:./lib/src/at32f4xx_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
 839              		.loc 1 366 3 view .LVU256
 368:./lib/src/at32f4xx_tim.c ****   /* Get the TMRx CCE register value */
 840              		.loc 1 368 3 view .LVU257
 368:./lib/src/at32f4xx_tim.c ****   /* Get the TMRx CCE register value */
 841              		.loc 1 368 13 is_stmt 0 view .LVU258
 842 0002 038C     		ldrh	r3, [r0, #32]
 843 0004 9BB2     		uxth	r3, r3
 844 0006 23F00103 		bic	r3, r3, #1
 845 000a 9BB2     		uxth	r3, r3
 846 000c 0384     		strh	r3, [r0, #32]	@ movhi
 370:./lib/src/at32f4xx_tim.c ****   /* Get the TMRx CR2 register value */
 847              		.loc 1 370 3 is_stmt 1 view .LVU259
 370:./lib/src/at32f4xx_tim.c ****   /* Get the TMRx CR2 register value */
 848              		.loc 1 370 11 is_stmt 0 view .LVU260
 849 000e 038C     		ldrh	r3, [r0, #32]
 850 0010 9BB2     		uxth	r3, r3
 851              	.LVL109:
 372:./lib/src/at32f4xx_tim.c **** 
 852              		.loc 1 372 3 is_stmt 1 view .LVU261
 372:./lib/src/at32f4xx_tim.c **** 
 853              		.loc 1 372 10 is_stmt 0 view .LVU262
 854 0012 B0F804C0 		ldrh	ip, [r0, #4]
 855 0016 1FFA8CFC 		uxth	ip, ip
 856              	.LVL110:
 375:./lib/src/at32f4xx_tim.c **** 
 857              		.loc 1 375 3 is_stmt 1 view .LVU263
 375:./lib/src/at32f4xx_tim.c **** 
 858              		.loc 1 375 12 is_stmt 0 view .LVU264
 859 001a 028B     		ldrh	r2, [r0, #24]
 860 001c 92B2     		uxth	r2, r2
 861              	.LVL111:
 378:./lib/src/at32f4xx_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TMR_CCM1_C1SEL));
 862              		.loc 1 378 3 is_stmt 1 view .LVU265
 379:./lib/src/at32f4xx_tim.c **** 
 863              		.loc 1 379 3 view .LVU266
 379:./lib/src/at32f4xx_tim.c **** 
 864              		.loc 1 379 12 is_stmt 0 view .LVU267
 865 001e 22F07302 		bic	r2, r2, #115
 866              	.LVL112:
 382:./lib/src/at32f4xx_tim.c **** 
 867              		.loc 1 382 3 is_stmt 1 view .LVU268
 382:./lib/src/at32f4xx_tim.c **** 
 868              		.loc 1 382 31 is_stmt 0 view .LVU269
 869 0022 0C88     		ldrh	r4, [r1]
 382:./lib/src/at32f4xx_tim.c **** 
 870              		.loc 1 382 12 view .LVU270
 871 0024 2243     		orrs	r2, r2, r4
 872              	.LVL113:
 385:./lib/src/at32f4xx_tim.c ****   /* Set the Output Compare Polarity */
ARM GAS  /tmp/ccmYaJiD.s 			page 72


 873              		.loc 1 385 3 is_stmt 1 view .LVU271
 385:./lib/src/at32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 874              		.loc 1 385 11 is_stmt 0 view .LVU272
 875 0026 23F00203 		bic	r3, r3, #2
 876              	.LVL114:
 387:./lib/src/at32f4xx_tim.c **** 
 877              		.loc 1 387 3 is_stmt 1 view .LVU273
 387:./lib/src/at32f4xx_tim.c **** 
 878              		.loc 1 387 30 is_stmt 0 view .LVU274
 879 002a 8C89     		ldrh	r4, [r1, #12]
 387:./lib/src/at32f4xx_tim.c **** 
 880              		.loc 1 387 11 view .LVU275
 881 002c 2343     		orrs	r3, r3, r4
 882              	.LVL115:
 390:./lib/src/at32f4xx_tim.c **** 
 883              		.loc 1 390 3 is_stmt 1 view .LVU276
 390:./lib/src/at32f4xx_tim.c **** 
 884              		.loc 1 390 30 is_stmt 0 view .LVU277
 885 002e 4C88     		ldrh	r4, [r1, #2]
 390:./lib/src/at32f4xx_tim.c **** 
 886              		.loc 1 390 11 view .LVU278
 887 0030 2343     		orrs	r3, r3, r4
 888              	.LVL116:
 399:./lib/src/at32f4xx_tim.c **** #endif  
 889              		.loc 1 399 5 is_stmt 1 view .LVU279
 399:./lib/src/at32f4xx_tim.c **** #endif  
 890              		.loc 1 399 8 is_stmt 0 view .LVU280
 891 0032 184C     		ldr	r4, .L59
 892 0034 A042     		cmp	r0, r4
 893 0036 13D0     		beq	.L56
 399:./lib/src/at32f4xx_tim.c **** #endif  
 894              		.loc 1 399 24 discriminator 1 view .LVU281
 895 0038 A4F59434 		sub	r4, r4, #75776
 896 003c A042     		cmp	r0, r4
 897 003e 0FD0     		beq	.L56
 399:./lib/src/at32f4xx_tim.c **** #endif  
 898              		.loc 1 399 42 discriminator 2 view .LVU282
 899 0040 04F5E054 		add	r4, r4, #7168
 900 0044 A042     		cmp	r0, r4
 901 0046 0BD0     		beq	.L56
 399:./lib/src/at32f4xx_tim.c **** #endif  
 902              		.loc 1 399 61 discriminator 3 view .LVU283
 903 0048 04F59034 		add	r4, r4, #73728
 904 004c A042     		cmp	r0, r4
 905 004e 07D0     		beq	.L56
 399:./lib/src/at32f4xx_tim.c **** #endif  
 906              		.loc 1 399 80 discriminator 4 view .LVU284
 907 0050 04F58064 		add	r4, r4, #1024
 908 0054 A042     		cmp	r0, r4
 909 0056 03D0     		beq	.L56
 399:./lib/src/at32f4xx_tim.c **** #endif  
 910              		.loc 1 399 99 discriminator 5 view .LVU285
 911 0058 04F58064 		add	r4, r4, #1024
 912 005c A042     		cmp	r0, r4
 913 005e 0FD1     		bne	.L57
 914              	.L56:
 402:./lib/src/at32f4xx_tim.c ****     assert_param(IS_TMR_OCN_POLARITY(TMR_OCInitStruct->TMR_OCNPolarity));
ARM GAS  /tmp/ccmYaJiD.s 			page 73


 915              		.loc 1 402 5 is_stmt 1 view .LVU286
 403:./lib/src/at32f4xx_tim.c ****     assert_param(IS_TMR_OCNIDLE_STATE(TMR_OCInitStruct->TMR_OCNIdleState));
 916              		.loc 1 403 5 view .LVU287
 404:./lib/src/at32f4xx_tim.c ****     assert_param(IS_TMR_OCIDLE_STATE(TMR_OCInitStruct->TMR_OCIdleState));
 917              		.loc 1 404 5 view .LVU288
 405:./lib/src/at32f4xx_tim.c **** 
 918              		.loc 1 405 5 view .LVU289
 408:./lib/src/at32f4xx_tim.c ****     /* Set the Output N Polarity */
 919              		.loc 1 408 5 view .LVU290
 408:./lib/src/at32f4xx_tim.c ****     /* Set the Output N Polarity */
 920              		.loc 1 408 13 is_stmt 0 view .LVU291
 921 0060 23F00803 		bic	r3, r3, #8
 922              	.LVL117:
 410:./lib/src/at32f4xx_tim.c **** 
 923              		.loc 1 410 5 is_stmt 1 view .LVU292
 410:./lib/src/at32f4xx_tim.c **** 
 924              		.loc 1 410 32 is_stmt 0 view .LVU293
 925 0064 CC89     		ldrh	r4, [r1, #14]
 410:./lib/src/at32f4xx_tim.c **** 
 926              		.loc 1 410 13 view .LVU294
 927 0066 2343     		orrs	r3, r3, r4
 928              	.LVL118:
 413:./lib/src/at32f4xx_tim.c ****     /* Set the Output N State */
 929              		.loc 1 413 5 is_stmt 1 view .LVU295
 413:./lib/src/at32f4xx_tim.c ****     /* Set the Output N State */
 930              		.loc 1 413 13 is_stmt 0 view .LVU296
 931 0068 23F00403 		bic	r3, r3, #4
 932              	.LVL119:
 415:./lib/src/at32f4xx_tim.c **** 
 933              		.loc 1 415 5 is_stmt 1 view .LVU297
 415:./lib/src/at32f4xx_tim.c **** 
 934              		.loc 1 415 32 is_stmt 0 view .LVU298
 935 006c 8C88     		ldrh	r4, [r1, #4]
 415:./lib/src/at32f4xx_tim.c **** 
 936              		.loc 1 415 13 view .LVU299
 937 006e 2343     		orrs	r3, r3, r4
 938              	.LVL120:
 418:./lib/src/at32f4xx_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TMR_CTRL2_OC1NIS));
 939              		.loc 1 418 5 is_stmt 1 view .LVU300
 419:./lib/src/at32f4xx_tim.c **** 
 940              		.loc 1 419 5 view .LVU301
 419:./lib/src/at32f4xx_tim.c **** 
 941              		.loc 1 419 12 is_stmt 0 view .LVU302
 942 0070 2CF4407C 		bic	ip, ip, #768
 943              	.LVL121:
 422:./lib/src/at32f4xx_tim.c ****     /* Set the Output N Idle state */
 944              		.loc 1 422 5 is_stmt 1 view .LVU303
 422:./lib/src/at32f4xx_tim.c ****     /* Set the Output N Idle state */
 945              		.loc 1 422 31 is_stmt 0 view .LVU304
 946 0074 0C8A     		ldrh	r4, [r1, #16]
 422:./lib/src/at32f4xx_tim.c ****     /* Set the Output N Idle state */
 947              		.loc 1 422 12 view .LVU305
 948 0076 4CEA040C 		orr	ip, ip, r4
 949              	.LVL122:
 424:./lib/src/at32f4xx_tim.c ****   }
 950              		.loc 1 424 5 is_stmt 1 view .LVU306
 424:./lib/src/at32f4xx_tim.c ****   }
ARM GAS  /tmp/ccmYaJiD.s 			page 74


 951              		.loc 1 424 31 is_stmt 0 view .LVU307
 952 007a 4C8A     		ldrh	r4, [r1, #18]
 424:./lib/src/at32f4xx_tim.c ****   }
 953              		.loc 1 424 12 view .LVU308
 954 007c 44EA0C0C 		orr	ip, r4, ip
 955              	.LVL123:
 956              	.L57:
 428:./lib/src/at32f4xx_tim.c **** 
 957              		.loc 1 428 3 is_stmt 1 view .LVU309
 428:./lib/src/at32f4xx_tim.c **** 
 958              		.loc 1 428 15 is_stmt 0 view .LVU310
 959 0080 A0F804C0 		strh	ip, [r0, #4]	@ movhi
 431:./lib/src/at32f4xx_tim.c **** 
 960              		.loc 1 431 3 is_stmt 1 view .LVU311
 431:./lib/src/at32f4xx_tim.c **** 
 961              		.loc 1 431 14 is_stmt 0 view .LVU312
 962 0084 0283     		strh	r2, [r0, #24]	@ movhi
 434:./lib/src/at32f4xx_tim.c **** 
 963              		.loc 1 434 3 is_stmt 1 view .LVU313
 434:./lib/src/at32f4xx_tim.c **** 
 964              		.loc 1 434 31 is_stmt 0 view .LVU314
 965 0086 8A68     		ldr	r2, [r1, #8]
 966              	.LVL124:
 434:./lib/src/at32f4xx_tim.c **** 
 967              		.loc 1 434 13 view .LVU315
 968 0088 4263     		str	r2, [r0, #52]
 969              	.LVL125:
 437:./lib/src/at32f4xx_tim.c **** }
 970              		.loc 1 437 3 is_stmt 1 view .LVU316
 437:./lib/src/at32f4xx_tim.c **** }
 971              		.loc 1 437 13 is_stmt 0 view .LVU317
 972 008a 0384     		strh	r3, [r0, #32]	@ movhi
 438:./lib/src/at32f4xx_tim.c **** 
 973              		.loc 1 438 1 view .LVU318
 974 008c 5DF8044B 		ldr	r4, [sp], #4
 975              	.LCFI6:
 976              		.cfi_restore 4
 977              		.cfi_def_cfa_offset 0
 978 0090 7047     		bx	lr
 979              	.L60:
 980 0092 00BF     		.align	2
 981              	.L59:
 982 0094 002C0140 		.word	1073818624
 983              		.cfi_endproc
 984              	.LFE125:
 986              		.section	.text.TMR_OC2Init,"ax",%progbits
 987              		.align	1
 988              		.global	TMR_OC2Init
 989              		.syntax unified
 990              		.thumb
 991              		.thumb_func
 992              		.fpu fpv4-sp-d16
 994              	TMR_OC2Init:
 995              	.LVL126:
 996              	.LFB126:
 450:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 997              		.loc 1 450 1 is_stmt 1 view -0
ARM GAS  /tmp/ccmYaJiD.s 			page 75


 998              		.cfi_startproc
 999              		@ args = 0, pretend = 0, frame = 0
 1000              		@ frame_needed = 0, uses_anonymous_args = 0
 450:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1001              		.loc 1 450 1 is_stmt 0 view .LVU320
 1002 0000 00B5     		push	{lr}
 1003              	.LCFI7:
 1004              		.cfi_def_cfa_offset 4
 1005              		.cfi_offset 14, -4
 451:./lib/src/at32f4xx_tim.c **** 
 1006              		.loc 1 451 3 is_stmt 1 view .LVU321
 1007              	.LVL127:
 454:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OC_MODE(TMR_OCInitStruct->TMR_OCMode));
 1008              		.loc 1 454 3 view .LVU322
 455:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OUTPUT_STATE(TMR_OCInitStruct->TMR_OutputState));
 1009              		.loc 1 455 3 view .LVU323
 456:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OC_POLARITY(TMR_OCInitStruct->TMR_OCPolarity));
 1010              		.loc 1 456 3 view .LVU324
 457:./lib/src/at32f4xx_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
 1011              		.loc 1 457 3 view .LVU325
 459:./lib/src/at32f4xx_tim.c **** 
 1012              		.loc 1 459 3 view .LVU326
 459:./lib/src/at32f4xx_tim.c **** 
 1013              		.loc 1 459 13 is_stmt 0 view .LVU327
 1014 0002 038C     		ldrh	r3, [r0, #32]
 1015 0004 9BB2     		uxth	r3, r3
 1016 0006 23F01003 		bic	r3, r3, #16
 1017 000a 9BB2     		uxth	r3, r3
 1018 000c 0384     		strh	r3, [r0, #32]	@ movhi
 462:./lib/src/at32f4xx_tim.c ****   /* Get the TMRx CR2 register value */
 1019              		.loc 1 462 3 is_stmt 1 view .LVU328
 462:./lib/src/at32f4xx_tim.c ****   /* Get the TMRx CR2 register value */
 1020              		.loc 1 462 11 is_stmt 0 view .LVU329
 1021 000e 038C     		ldrh	r3, [r0, #32]
 1022 0010 9BB2     		uxth	r3, r3
 1023              	.LVL128:
 464:./lib/src/at32f4xx_tim.c **** 
 1024              		.loc 1 464 3 is_stmt 1 view .LVU330
 464:./lib/src/at32f4xx_tim.c **** 
 1025              		.loc 1 464 10 is_stmt 0 view .LVU331
 1026 0012 B0F804E0 		ldrh	lr, [r0, #4]
 1027 0016 1FFA8EFE 		uxth	lr, lr
 1028              	.LVL129:
 467:./lib/src/at32f4xx_tim.c **** 
 1029              		.loc 1 467 3 is_stmt 1 view .LVU332
 467:./lib/src/at32f4xx_tim.c **** 
 1030              		.loc 1 467 12 is_stmt 0 view .LVU333
 1031 001a B0F818C0 		ldrh	ip, [r0, #24]
 1032 001e 1FFA8CFC 		uxth	ip, ip
 1033              	.LVL130:
 470:./lib/src/at32f4xx_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TMR_CCM1_C2SEL));
 1034              		.loc 1 470 3 is_stmt 1 view .LVU334
 471:./lib/src/at32f4xx_tim.c **** 
 1035              		.loc 1 471 3 view .LVU335
 471:./lib/src/at32f4xx_tim.c **** 
 1036              		.loc 1 471 12 is_stmt 0 view .LVU336
 1037 0022 2CF4E64C 		bic	ip, ip, #29440
ARM GAS  /tmp/ccmYaJiD.s 			page 76


 1038              	.LVL131:
 474:./lib/src/at32f4xx_tim.c **** 
 1039              		.loc 1 474 3 is_stmt 1 view .LVU337
 474:./lib/src/at32f4xx_tim.c **** 
 1040              		.loc 1 474 42 is_stmt 0 view .LVU338
 1041 0026 0A88     		ldrh	r2, [r1]
 474:./lib/src/at32f4xx_tim.c **** 
 1042              		.loc 1 474 15 view .LVU339
 1043 0028 1202     		lsls	r2, r2, #8
 1044 002a 92B2     		uxth	r2, r2
 474:./lib/src/at32f4xx_tim.c **** 
 1045              		.loc 1 474 12 view .LVU340
 1046 002c 4CEA020C 		orr	ip, ip, r2
 1047              	.LVL132:
 477:./lib/src/at32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 1048              		.loc 1 477 3 is_stmt 1 view .LVU341
 477:./lib/src/at32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 1049              		.loc 1 477 11 is_stmt 0 view .LVU342
 1050 0030 23F02003 		bic	r3, r3, #32
 1051              	.LVL133:
 479:./lib/src/at32f4xx_tim.c **** 
 1052              		.loc 1 479 3 is_stmt 1 view .LVU343
 479:./lib/src/at32f4xx_tim.c **** 
 1053              		.loc 1 479 41 is_stmt 0 view .LVU344
 1054 0034 8A89     		ldrh	r2, [r1, #12]
 479:./lib/src/at32f4xx_tim.c **** 
 1055              		.loc 1 479 14 view .LVU345
 1056 0036 1201     		lsls	r2, r2, #4
 1057 0038 92B2     		uxth	r2, r2
 479:./lib/src/at32f4xx_tim.c **** 
 1058              		.loc 1 479 11 view .LVU346
 1059 003a 1A43     		orrs	r2, r2, r3
 1060              	.LVL134:
 482:./lib/src/at32f4xx_tim.c **** 
 1061              		.loc 1 482 3 is_stmt 1 view .LVU347
 482:./lib/src/at32f4xx_tim.c **** 
 1062              		.loc 1 482 41 is_stmt 0 view .LVU348
 1063 003c 4B88     		ldrh	r3, [r1, #2]
 482:./lib/src/at32f4xx_tim.c **** 
 1064              		.loc 1 482 14 view .LVU349
 1065 003e 1B01     		lsls	r3, r3, #4
 1066 0040 9BB2     		uxth	r3, r3
 482:./lib/src/at32f4xx_tim.c **** 
 1067              		.loc 1 482 11 view .LVU350
 1068 0042 1343     		orrs	r3, r3, r2
 1069              	.LVL135:
 491:./lib/src/at32f4xx_tim.c **** #endif
 1070              		.loc 1 491 5 is_stmt 1 view .LVU351
 491:./lib/src/at32f4xx_tim.c **** #endif
 1071              		.loc 1 491 8 is_stmt 0 view .LVU352
 1072 0044 154A     		ldr	r2, .L65
 1073 0046 9042     		cmp	r0, r2
 1074 0048 07D0     		beq	.L62
 491:./lib/src/at32f4xx_tim.c **** #endif
 1075              		.loc 1 491 24 discriminator 1 view .LVU353
 1076 004a A2F59432 		sub	r2, r2, #75776
 1077 004e 9042     		cmp	r0, r2
ARM GAS  /tmp/ccmYaJiD.s 			page 77


 1078 0050 03D0     		beq	.L62
 491:./lib/src/at32f4xx_tim.c **** #endif
 1079              		.loc 1 491 42 discriminator 2 view .LVU354
 1080 0052 02F59E32 		add	r2, r2, #80896
 1081 0056 9042     		cmp	r0, r2
 1082 0058 17D1     		bne	.L63
 1083              	.L62:
 494:./lib/src/at32f4xx_tim.c ****     assert_param(IS_TMR_OCN_POLARITY(TMR_OCInitStruct->TMR_OCNPolarity));
 1084              		.loc 1 494 5 is_stmt 1 view .LVU355
 495:./lib/src/at32f4xx_tim.c ****     assert_param(IS_TMR_OCNIDLE_STATE(TMR_OCInitStruct->TMR_OCNIdleState));
 1085              		.loc 1 495 5 view .LVU356
 496:./lib/src/at32f4xx_tim.c ****     assert_param(IS_TMR_OCIDLE_STATE(TMR_OCInitStruct->TMR_OCIdleState));
 1086              		.loc 1 496 5 view .LVU357
 497:./lib/src/at32f4xx_tim.c **** 
 1087              		.loc 1 497 5 view .LVU358
 500:./lib/src/at32f4xx_tim.c ****     /* Set the Output N Polarity */
 1088              		.loc 1 500 5 view .LVU359
 500:./lib/src/at32f4xx_tim.c ****     /* Set the Output N Polarity */
 1089              		.loc 1 500 13 is_stmt 0 view .LVU360
 1090 005a 23F08003 		bic	r3, r3, #128
 1091              	.LVL136:
 502:./lib/src/at32f4xx_tim.c **** 
 1092              		.loc 1 502 5 is_stmt 1 view .LVU361
 502:./lib/src/at32f4xx_tim.c **** 
 1093              		.loc 1 502 43 is_stmt 0 view .LVU362
 1094 005e CA89     		ldrh	r2, [r1, #14]
 502:./lib/src/at32f4xx_tim.c **** 
 1095              		.loc 1 502 16 view .LVU363
 1096 0060 1201     		lsls	r2, r2, #4
 1097 0062 92B2     		uxth	r2, r2
 502:./lib/src/at32f4xx_tim.c **** 
 1098              		.loc 1 502 13 view .LVU364
 1099 0064 1343     		orrs	r3, r3, r2
 1100              	.LVL137:
 505:./lib/src/at32f4xx_tim.c ****     /* Set the Output N State */
 1101              		.loc 1 505 5 is_stmt 1 view .LVU365
 505:./lib/src/at32f4xx_tim.c ****     /* Set the Output N State */
 1102              		.loc 1 505 13 is_stmt 0 view .LVU366
 1103 0066 23F04003 		bic	r3, r3, #64
 1104              	.LVL138:
 507:./lib/src/at32f4xx_tim.c **** 
 1105              		.loc 1 507 5 is_stmt 1 view .LVU367
 507:./lib/src/at32f4xx_tim.c **** 
 1106              		.loc 1 507 43 is_stmt 0 view .LVU368
 1107 006a 8A88     		ldrh	r2, [r1, #4]
 507:./lib/src/at32f4xx_tim.c **** 
 1108              		.loc 1 507 16 view .LVU369
 1109 006c 1201     		lsls	r2, r2, #4
 1110 006e 92B2     		uxth	r2, r2
 507:./lib/src/at32f4xx_tim.c **** 
 1111              		.loc 1 507 13 view .LVU370
 1112 0070 1343     		orrs	r3, r3, r2
 1113              	.LVL139:
 510:./lib/src/at32f4xx_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TMR_CTRL2_OC2NIS));
 1114              		.loc 1 510 5 is_stmt 1 view .LVU371
 511:./lib/src/at32f4xx_tim.c **** 
 1115              		.loc 1 511 5 view .LVU372
ARM GAS  /tmp/ccmYaJiD.s 			page 78


 511:./lib/src/at32f4xx_tim.c **** 
 1116              		.loc 1 511 12 is_stmt 0 view .LVU373
 1117 0072 2EF4406E 		bic	lr, lr, #3072
 1118              	.LVL140:
 514:./lib/src/at32f4xx_tim.c ****     /* Set the Output N Idle state */
 1119              		.loc 1 514 5 is_stmt 1 view .LVU374
 514:./lib/src/at32f4xx_tim.c ****     /* Set the Output N Idle state */
 1120              		.loc 1 514 42 is_stmt 0 view .LVU375
 1121 0076 0A8A     		ldrh	r2, [r1, #16]
 514:./lib/src/at32f4xx_tim.c ****     /* Set the Output N Idle state */
 1122              		.loc 1 514 15 view .LVU376
 1123 0078 9200     		lsls	r2, r2, #2
 1124 007a 92B2     		uxth	r2, r2
 514:./lib/src/at32f4xx_tim.c ****     /* Set the Output N Idle state */
 1125              		.loc 1 514 12 view .LVU377
 1126 007c 4EEA020E 		orr	lr, lr, r2
 1127              	.LVL141:
 516:./lib/src/at32f4xx_tim.c ****   }
 1128              		.loc 1 516 5 is_stmt 1 view .LVU378
 516:./lib/src/at32f4xx_tim.c ****   }
 1129              		.loc 1 516 42 is_stmt 0 view .LVU379
 1130 0080 4A8A     		ldrh	r2, [r1, #18]
 516:./lib/src/at32f4xx_tim.c ****   }
 1131              		.loc 1 516 15 view .LVU380
 1132 0082 9200     		lsls	r2, r2, #2
 1133 0084 92B2     		uxth	r2, r2
 516:./lib/src/at32f4xx_tim.c ****   }
 1134              		.loc 1 516 12 view .LVU381
 1135 0086 42EA0E0E 		orr	lr, r2, lr
 1136              	.LVL142:
 1137              	.L63:
 520:./lib/src/at32f4xx_tim.c **** 
 1138              		.loc 1 520 3 is_stmt 1 view .LVU382
 520:./lib/src/at32f4xx_tim.c **** 
 1139              		.loc 1 520 15 is_stmt 0 view .LVU383
 1140 008a A0F804E0 		strh	lr, [r0, #4]	@ movhi
 523:./lib/src/at32f4xx_tim.c **** 
 1141              		.loc 1 523 3 is_stmt 1 view .LVU384
 523:./lib/src/at32f4xx_tim.c **** 
 1142              		.loc 1 523 14 is_stmt 0 view .LVU385
 1143 008e A0F818C0 		strh	ip, [r0, #24]	@ movhi
 526:./lib/src/at32f4xx_tim.c **** 
 1144              		.loc 1 526 3 is_stmt 1 view .LVU386
 526:./lib/src/at32f4xx_tim.c **** 
 1145              		.loc 1 526 31 is_stmt 0 view .LVU387
 1146 0092 8A68     		ldr	r2, [r1, #8]
 526:./lib/src/at32f4xx_tim.c **** 
 1147              		.loc 1 526 13 view .LVU388
 1148 0094 8263     		str	r2, [r0, #56]
 529:./lib/src/at32f4xx_tim.c **** }
 1149              		.loc 1 529 3 is_stmt 1 view .LVU389
 529:./lib/src/at32f4xx_tim.c **** }
 1150              		.loc 1 529 13 is_stmt 0 view .LVU390
 1151 0096 0384     		strh	r3, [r0, #32]	@ movhi
 530:./lib/src/at32f4xx_tim.c **** 
 1152              		.loc 1 530 1 view .LVU391
 1153 0098 5DF804FB 		ldr	pc, [sp], #4
ARM GAS  /tmp/ccmYaJiD.s 			page 79


 1154              	.L66:
 1155              		.align	2
 1156              	.L65:
 1157 009c 002C0140 		.word	1073818624
 1158              		.cfi_endproc
 1159              	.LFE126:
 1161              		.section	.text.TMR_OC3Init,"ax",%progbits
 1162              		.align	1
 1163              		.global	TMR_OC3Init
 1164              		.syntax unified
 1165              		.thumb
 1166              		.thumb_func
 1167              		.fpu fpv4-sp-d16
 1169              	TMR_OC3Init:
 1170              	.LVL143:
 1171              	.LFB127:
 541:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1172              		.loc 1 541 1 is_stmt 1 view -0
 1173              		.cfi_startproc
 1174              		@ args = 0, pretend = 0, frame = 0
 1175              		@ frame_needed = 0, uses_anonymous_args = 0
 541:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1176              		.loc 1 541 1 is_stmt 0 view .LVU393
 1177 0000 00B5     		push	{lr}
 1178              	.LCFI8:
 1179              		.cfi_def_cfa_offset 4
 1180              		.cfi_offset 14, -4
 542:./lib/src/at32f4xx_tim.c **** 
 1181              		.loc 1 542 3 is_stmt 1 view .LVU394
 1182              	.LVL144:
 545:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OC_MODE(TMR_OCInitStruct->TMR_OCMode));
 1183              		.loc 1 545 3 view .LVU395
 546:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OUTPUT_STATE(TMR_OCInitStruct->TMR_OutputState));
 1184              		.loc 1 546 3 view .LVU396
 547:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OC_POLARITY(TMR_OCInitStruct->TMR_OCPolarity));
 1185              		.loc 1 547 3 view .LVU397
 548:./lib/src/at32f4xx_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
 1186              		.loc 1 548 3 view .LVU398
 550:./lib/src/at32f4xx_tim.c **** 
 1187              		.loc 1 550 3 view .LVU399
 550:./lib/src/at32f4xx_tim.c **** 
 1188              		.loc 1 550 13 is_stmt 0 view .LVU400
 1189 0002 038C     		ldrh	r3, [r0, #32]
 1190 0004 9BB2     		uxth	r3, r3
 1191 0006 23F48073 		bic	r3, r3, #256
 1192 000a 9BB2     		uxth	r3, r3
 1193 000c 0384     		strh	r3, [r0, #32]	@ movhi
 553:./lib/src/at32f4xx_tim.c ****   /* Get the TMRx CR2 register value */
 1194              		.loc 1 553 3 is_stmt 1 view .LVU401
 553:./lib/src/at32f4xx_tim.c ****   /* Get the TMRx CR2 register value */
 1195              		.loc 1 553 11 is_stmt 0 view .LVU402
 1196 000e 038C     		ldrh	r3, [r0, #32]
 1197 0010 9BB2     		uxth	r3, r3
 1198              	.LVL145:
 555:./lib/src/at32f4xx_tim.c **** 
 1199              		.loc 1 555 3 is_stmt 1 view .LVU403
 555:./lib/src/at32f4xx_tim.c **** 
ARM GAS  /tmp/ccmYaJiD.s 			page 80


 1200              		.loc 1 555 10 is_stmt 0 view .LVU404
 1201 0012 B0F804E0 		ldrh	lr, [r0, #4]
 1202 0016 1FFA8EFE 		uxth	lr, lr
 1203              	.LVL146:
 558:./lib/src/at32f4xx_tim.c **** 
 1204              		.loc 1 558 3 is_stmt 1 view .LVU405
 558:./lib/src/at32f4xx_tim.c **** 
 1205              		.loc 1 558 12 is_stmt 0 view .LVU406
 1206 001a B0F81CC0 		ldrh	ip, [r0, #28]
 1207 001e 1FFA8CFC 		uxth	ip, ip
 1208              	.LVL147:
 561:./lib/src/at32f4xx_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TMR_CCM2_C3SEL));
 1209              		.loc 1 561 3 is_stmt 1 view .LVU407
 562:./lib/src/at32f4xx_tim.c ****   /* Select the Output Compare Mode */
 1210              		.loc 1 562 3 view .LVU408
 562:./lib/src/at32f4xx_tim.c ****   /* Select the Output Compare Mode */
 1211              		.loc 1 562 12 is_stmt 0 view .LVU409
 1212 0022 2CF0730C 		bic	ip, ip, #115
 1213              	.LVL148:
 564:./lib/src/at32f4xx_tim.c **** 
 1214              		.loc 1 564 3 is_stmt 1 view .LVU410
 564:./lib/src/at32f4xx_tim.c **** 
 1215              		.loc 1 564 31 is_stmt 0 view .LVU411
 1216 0026 0A88     		ldrh	r2, [r1]
 564:./lib/src/at32f4xx_tim.c **** 
 1217              		.loc 1 564 12 view .LVU412
 1218 0028 4CEA020C 		orr	ip, ip, r2
 1219              	.LVL149:
 567:./lib/src/at32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 1220              		.loc 1 567 3 is_stmt 1 view .LVU413
 567:./lib/src/at32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 1221              		.loc 1 567 11 is_stmt 0 view .LVU414
 1222 002c 23F40073 		bic	r3, r3, #512
 1223              	.LVL150:
 569:./lib/src/at32f4xx_tim.c **** 
 1224              		.loc 1 569 3 is_stmt 1 view .LVU415
 569:./lib/src/at32f4xx_tim.c **** 
 1225              		.loc 1 569 41 is_stmt 0 view .LVU416
 1226 0030 8A89     		ldrh	r2, [r1, #12]
 569:./lib/src/at32f4xx_tim.c **** 
 1227              		.loc 1 569 14 view .LVU417
 1228 0032 1202     		lsls	r2, r2, #8
 1229 0034 92B2     		uxth	r2, r2
 569:./lib/src/at32f4xx_tim.c **** 
 1230              		.loc 1 569 11 view .LVU418
 1231 0036 1A43     		orrs	r2, r2, r3
 1232              	.LVL151:
 572:./lib/src/at32f4xx_tim.c **** 
 1233              		.loc 1 572 3 is_stmt 1 view .LVU419
 572:./lib/src/at32f4xx_tim.c **** 
 1234              		.loc 1 572 41 is_stmt 0 view .LVU420
 1235 0038 4B88     		ldrh	r3, [r1, #2]
 572:./lib/src/at32f4xx_tim.c **** 
 1236              		.loc 1 572 14 view .LVU421
 1237 003a 1B02     		lsls	r3, r3, #8
 1238 003c 9BB2     		uxth	r3, r3
 572:./lib/src/at32f4xx_tim.c **** 
ARM GAS  /tmp/ccmYaJiD.s 			page 81


 1239              		.loc 1 572 11 view .LVU422
 1240 003e 1343     		orrs	r3, r3, r2
 1241              	.LVL152:
 581:./lib/src/at32f4xx_tim.c **** #endif
 1242              		.loc 1 581 5 is_stmt 1 view .LVU423
 581:./lib/src/at32f4xx_tim.c **** #endif
 1243              		.loc 1 581 8 is_stmt 0 view .LVU424
 1244 0040 134A     		ldr	r2, .L71
 1245 0042 9042     		cmp	r0, r2
 1246 0044 03D0     		beq	.L68
 581:./lib/src/at32f4xx_tim.c **** #endif
 1247              		.loc 1 581 24 discriminator 1 view .LVU425
 1248 0046 A2F59432 		sub	r2, r2, #75776
 1249 004a 9042     		cmp	r0, r2
 1250 004c 17D1     		bne	.L69
 1251              	.L68:
 584:./lib/src/at32f4xx_tim.c ****     assert_param(IS_TMR_OCN_POLARITY(TMR_OCInitStruct->TMR_OCNPolarity));
 1252              		.loc 1 584 5 is_stmt 1 view .LVU426
 585:./lib/src/at32f4xx_tim.c ****     assert_param(IS_TMR_OCNIDLE_STATE(TMR_OCInitStruct->TMR_OCNIdleState));
 1253              		.loc 1 585 5 view .LVU427
 586:./lib/src/at32f4xx_tim.c ****     assert_param(IS_TMR_OCIDLE_STATE(TMR_OCInitStruct->TMR_OCIdleState));
 1254              		.loc 1 586 5 view .LVU428
 587:./lib/src/at32f4xx_tim.c **** 
 1255              		.loc 1 587 5 view .LVU429
 590:./lib/src/at32f4xx_tim.c ****     /* Set the Output N Polarity */
 1256              		.loc 1 590 5 view .LVU430
 590:./lib/src/at32f4xx_tim.c ****     /* Set the Output N Polarity */
 1257              		.loc 1 590 13 is_stmt 0 view .LVU431
 1258 004e 23F40063 		bic	r3, r3, #2048
 1259              	.LVL153:
 592:./lib/src/at32f4xx_tim.c ****     /* Reset the Output N State */
 1260              		.loc 1 592 5 is_stmt 1 view .LVU432
 592:./lib/src/at32f4xx_tim.c ****     /* Reset the Output N State */
 1261              		.loc 1 592 43 is_stmt 0 view .LVU433
 1262 0052 CA89     		ldrh	r2, [r1, #14]
 592:./lib/src/at32f4xx_tim.c ****     /* Reset the Output N State */
 1263              		.loc 1 592 16 view .LVU434
 1264 0054 1202     		lsls	r2, r2, #8
 1265 0056 92B2     		uxth	r2, r2
 592:./lib/src/at32f4xx_tim.c ****     /* Reset the Output N State */
 1266              		.loc 1 592 13 view .LVU435
 1267 0058 1343     		orrs	r3, r3, r2
 1268              	.LVL154:
 594:./lib/src/at32f4xx_tim.c **** 
 1269              		.loc 1 594 5 is_stmt 1 view .LVU436
 594:./lib/src/at32f4xx_tim.c **** 
 1270              		.loc 1 594 13 is_stmt 0 view .LVU437
 1271 005a 23F48062 		bic	r2, r3, #1024
 1272              	.LVL155:
 597:./lib/src/at32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1273              		.loc 1 597 5 is_stmt 1 view .LVU438
 597:./lib/src/at32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1274              		.loc 1 597 43 is_stmt 0 view .LVU439
 1275 005e 8B88     		ldrh	r3, [r1, #4]
 597:./lib/src/at32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1276              		.loc 1 597 16 view .LVU440
 1277 0060 1B02     		lsls	r3, r3, #8
ARM GAS  /tmp/ccmYaJiD.s 			page 82


 1278 0062 9BB2     		uxth	r3, r3
 597:./lib/src/at32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1279              		.loc 1 597 13 view .LVU441
 1280 0064 1343     		orrs	r3, r3, r2
 1281              	.LVL156:
 599:./lib/src/at32f4xx_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TMR_CTRL2_OC3NIS));
 1282              		.loc 1 599 5 is_stmt 1 view .LVU442
 600:./lib/src/at32f4xx_tim.c ****     /* Set the Output Idle state */
 1283              		.loc 1 600 5 view .LVU443
 600:./lib/src/at32f4xx_tim.c ****     /* Set the Output Idle state */
 1284              		.loc 1 600 12 is_stmt 0 view .LVU444
 1285 0066 2EF4405E 		bic	lr, lr, #12288
 1286              	.LVL157:
 602:./lib/src/at32f4xx_tim.c ****     /* Set the Output N Idle state */
 1287              		.loc 1 602 5 is_stmt 1 view .LVU445
 602:./lib/src/at32f4xx_tim.c ****     /* Set the Output N Idle state */
 1288              		.loc 1 602 42 is_stmt 0 view .LVU446
 1289 006a 0A8A     		ldrh	r2, [r1, #16]
 602:./lib/src/at32f4xx_tim.c ****     /* Set the Output N Idle state */
 1290              		.loc 1 602 15 view .LVU447
 1291 006c 1201     		lsls	r2, r2, #4
 1292 006e 92B2     		uxth	r2, r2
 602:./lib/src/at32f4xx_tim.c ****     /* Set the Output N Idle state */
 1293              		.loc 1 602 12 view .LVU448
 1294 0070 4EEA020E 		orr	lr, lr, r2
 1295              	.LVL158:
 604:./lib/src/at32f4xx_tim.c ****   }
 1296              		.loc 1 604 5 is_stmt 1 view .LVU449
 604:./lib/src/at32f4xx_tim.c ****   }
 1297              		.loc 1 604 42 is_stmt 0 view .LVU450
 1298 0074 4A8A     		ldrh	r2, [r1, #18]
 604:./lib/src/at32f4xx_tim.c ****   }
 1299              		.loc 1 604 15 view .LVU451
 1300 0076 1201     		lsls	r2, r2, #4
 1301 0078 92B2     		uxth	r2, r2
 604:./lib/src/at32f4xx_tim.c ****   }
 1302              		.loc 1 604 12 view .LVU452
 1303 007a 42EA0E0E 		orr	lr, r2, lr
 1304              	.LVL159:
 1305              	.L69:
 608:./lib/src/at32f4xx_tim.c **** 
 1306              		.loc 1 608 3 is_stmt 1 view .LVU453
 608:./lib/src/at32f4xx_tim.c **** 
 1307              		.loc 1 608 15 is_stmt 0 view .LVU454
 1308 007e A0F804E0 		strh	lr, [r0, #4]	@ movhi
 611:./lib/src/at32f4xx_tim.c **** 
 1309              		.loc 1 611 3 is_stmt 1 view .LVU455
 611:./lib/src/at32f4xx_tim.c **** 
 1310              		.loc 1 611 14 is_stmt 0 view .LVU456
 1311 0082 A0F81CC0 		strh	ip, [r0, #28]	@ movhi
 614:./lib/src/at32f4xx_tim.c **** 
 1312              		.loc 1 614 3 is_stmt 1 view .LVU457
 614:./lib/src/at32f4xx_tim.c **** 
 1313              		.loc 1 614 31 is_stmt 0 view .LVU458
 1314 0086 8A68     		ldr	r2, [r1, #8]
 614:./lib/src/at32f4xx_tim.c **** 
 1315              		.loc 1 614 13 view .LVU459
ARM GAS  /tmp/ccmYaJiD.s 			page 83


 1316 0088 C263     		str	r2, [r0, #60]
 617:./lib/src/at32f4xx_tim.c **** }
 1317              		.loc 1 617 3 is_stmt 1 view .LVU460
 617:./lib/src/at32f4xx_tim.c **** }
 1318              		.loc 1 617 13 is_stmt 0 view .LVU461
 1319 008a 0384     		strh	r3, [r0, #32]	@ movhi
 618:./lib/src/at32f4xx_tim.c **** 
 1320              		.loc 1 618 1 view .LVU462
 1321 008c 5DF804FB 		ldr	pc, [sp], #4
 1322              	.L72:
 1323              		.align	2
 1324              	.L71:
 1325 0090 002C0140 		.word	1073818624
 1326              		.cfi_endproc
 1327              	.LFE127:
 1329              		.section	.text.TMR_OC4Init,"ax",%progbits
 1330              		.align	1
 1331              		.global	TMR_OC4Init
 1332              		.syntax unified
 1333              		.thumb
 1334              		.thumb_func
 1335              		.fpu fpv4-sp-d16
 1337              	TMR_OC4Init:
 1338              	.LVL160:
 1339              	.LFB128:
 629:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1340              		.loc 1 629 1 is_stmt 1 view -0
 1341              		.cfi_startproc
 1342              		@ args = 0, pretend = 0, frame = 0
 1343              		@ frame_needed = 0, uses_anonymous_args = 0
 629:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1344              		.loc 1 629 1 is_stmt 0 view .LVU464
 1345 0000 10B5     		push	{r4, lr}
 1346              	.LCFI9:
 1347              		.cfi_def_cfa_offset 8
 1348              		.cfi_offset 4, -8
 1349              		.cfi_offset 14, -4
 630:./lib/src/at32f4xx_tim.c **** 
 1350              		.loc 1 630 3 is_stmt 1 view .LVU465
 1351              	.LVL161:
 633:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OC_MODE(TMR_OCInitStruct->TMR_OCMode));
 1352              		.loc 1 633 3 view .LVU466
 634:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OUTPUT_STATE(TMR_OCInitStruct->TMR_OutputState));
 1353              		.loc 1 634 3 view .LVU467
 635:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OC_POLARITY(TMR_OCInitStruct->TMR_OCPolarity));
 1354              		.loc 1 635 3 view .LVU468
 636:./lib/src/at32f4xx_tim.c ****   /* Disable the Channel 2: Reset the CC4E Bit */
 1355              		.loc 1 636 3 view .LVU469
 638:./lib/src/at32f4xx_tim.c **** 
 1356              		.loc 1 638 3 view .LVU470
 638:./lib/src/at32f4xx_tim.c **** 
 1357              		.loc 1 638 13 is_stmt 0 view .LVU471
 1358 0002 038C     		ldrh	r3, [r0, #32]
 1359 0004 9BB2     		uxth	r3, r3
 1360 0006 23F48053 		bic	r3, r3, #4096
 1361 000a 9BB2     		uxth	r3, r3
 1362 000c 0384     		strh	r3, [r0, #32]	@ movhi
ARM GAS  /tmp/ccmYaJiD.s 			page 84


 641:./lib/src/at32f4xx_tim.c ****   /* Get the TMRx CR2 register value */
 1363              		.loc 1 641 3 is_stmt 1 view .LVU472
 641:./lib/src/at32f4xx_tim.c ****   /* Get the TMRx CR2 register value */
 1364              		.loc 1 641 11 is_stmt 0 view .LVU473
 1365 000e 038C     		ldrh	r3, [r0, #32]
 1366 0010 9BB2     		uxth	r3, r3
 1367              	.LVL162:
 643:./lib/src/at32f4xx_tim.c **** 
 1368              		.loc 1 643 3 is_stmt 1 view .LVU474
 643:./lib/src/at32f4xx_tim.c **** 
 1369              		.loc 1 643 10 is_stmt 0 view .LVU475
 1370 0012 B0F804E0 		ldrh	lr, [r0, #4]
 1371 0016 1FFA8EFE 		uxth	lr, lr
 1372              	.LVL163:
 646:./lib/src/at32f4xx_tim.c **** 
 1373              		.loc 1 646 3 is_stmt 1 view .LVU476
 646:./lib/src/at32f4xx_tim.c **** 
 1374              		.loc 1 646 12 is_stmt 0 view .LVU477
 1375 001a 828B     		ldrh	r2, [r0, #28]
 1376 001c 92B2     		uxth	r2, r2
 1377              	.LVL164:
 649:./lib/src/at32f4xx_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TMR_CCM2_CC4S));
 1378              		.loc 1 649 3 is_stmt 1 view .LVU478
 650:./lib/src/at32f4xx_tim.c **** 
 1379              		.loc 1 650 3 view .LVU479
 650:./lib/src/at32f4xx_tim.c **** 
 1380              		.loc 1 650 12 is_stmt 0 view .LVU480
 1381 001e 22F4E64C 		bic	ip, r2, #29440
 1382              	.LVL165:
 653:./lib/src/at32f4xx_tim.c **** 
 1383              		.loc 1 653 3 is_stmt 1 view .LVU481
 653:./lib/src/at32f4xx_tim.c **** 
 1384              		.loc 1 653 42 is_stmt 0 view .LVU482
 1385 0022 0A88     		ldrh	r2, [r1]
 653:./lib/src/at32f4xx_tim.c **** 
 1386              		.loc 1 653 15 view .LVU483
 1387 0024 1202     		lsls	r2, r2, #8
 1388 0026 92B2     		uxth	r2, r2
 653:./lib/src/at32f4xx_tim.c **** 
 1389              		.loc 1 653 12 view .LVU484
 1390 0028 4CEA0202 		orr	r2, ip, r2
 1391              	.LVL166:
 656:./lib/src/at32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 1392              		.loc 1 656 3 is_stmt 1 view .LVU485
 656:./lib/src/at32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 1393              		.loc 1 656 11 is_stmt 0 view .LVU486
 1394 002c 23F40053 		bic	r3, r3, #8192
 1395              	.LVL167:
 658:./lib/src/at32f4xx_tim.c **** 
 1396              		.loc 1 658 3 is_stmt 1 view .LVU487
 658:./lib/src/at32f4xx_tim.c **** 
 1397              		.loc 1 658 41 is_stmt 0 view .LVU488
 1398 0030 B1F80CC0 		ldrh	ip, [r1, #12]
 658:./lib/src/at32f4xx_tim.c **** 
 1399              		.loc 1 658 14 view .LVU489
 1400 0034 4FEA0C3C 		lsl	ip, ip, #12
 1401 0038 1FFA8CFC 		uxth	ip, ip
ARM GAS  /tmp/ccmYaJiD.s 			page 85


 658:./lib/src/at32f4xx_tim.c **** 
 1402              		.loc 1 658 11 view .LVU490
 1403 003c 43EA0C0C 		orr	ip, r3, ip
 1404              	.LVL168:
 661:./lib/src/at32f4xx_tim.c **** 
 1405              		.loc 1 661 3 is_stmt 1 view .LVU491
 661:./lib/src/at32f4xx_tim.c **** 
 1406              		.loc 1 661 41 is_stmt 0 view .LVU492
 1407 0040 4B88     		ldrh	r3, [r1, #2]
 661:./lib/src/at32f4xx_tim.c **** 
 1408              		.loc 1 661 14 view .LVU493
 1409 0042 1B03     		lsls	r3, r3, #12
 1410 0044 9BB2     		uxth	r3, r3
 661:./lib/src/at32f4xx_tim.c **** 
 1411              		.loc 1 661 11 view .LVU494
 1412 0046 43EA0C03 		orr	r3, r3, ip
 1413              	.LVL169:
 670:./lib/src/at32f4xx_tim.c **** #endif
 1414              		.loc 1 670 5 is_stmt 1 view .LVU495
 670:./lib/src/at32f4xx_tim.c **** #endif
 1415              		.loc 1 670 8 is_stmt 0 view .LVU496
 1416 004a 0C4C     		ldr	r4, .L77
 1417 004c A042     		cmp	r0, r4
 1418 004e 03D0     		beq	.L74
 670:./lib/src/at32f4xx_tim.c **** #endif
 1419              		.loc 1 670 24 discriminator 1 view .LVU497
 1420 0050 A4F59434 		sub	r4, r4, #75776
 1421 0054 A042     		cmp	r0, r4
 1422 0056 09D1     		bne	.L75
 1423              	.L74:
 673:./lib/src/at32f4xx_tim.c ****     /* Reset the Output Compare IDLE State */
 1424              		.loc 1 673 5 is_stmt 1 view .LVU498
 675:./lib/src/at32f4xx_tim.c ****     /* Set the Output Idle state */
 1425              		.loc 1 675 5 view .LVU499
 675:./lib/src/at32f4xx_tim.c ****     /* Set the Output Idle state */
 1426              		.loc 1 675 12 is_stmt 0 view .LVU500
 1427 0058 2EF4804E 		bic	lr, lr, #16384
 1428              	.LVL170:
 677:./lib/src/at32f4xx_tim.c ****   }
 1429              		.loc 1 677 5 is_stmt 1 view .LVU501
 677:./lib/src/at32f4xx_tim.c ****   }
 1430              		.loc 1 677 42 is_stmt 0 view .LVU502
 1431 005c B1F810C0 		ldrh	ip, [r1, #16]
 677:./lib/src/at32f4xx_tim.c ****   }
 1432              		.loc 1 677 15 view .LVU503
 1433 0060 4FEA8C1C 		lsl	ip, ip, #6
 1434 0064 1FFA8CFC 		uxth	ip, ip
 677:./lib/src/at32f4xx_tim.c ****   }
 1435              		.loc 1 677 12 view .LVU504
 1436 0068 4EEA0C0E 		orr	lr, lr, ip
 1437              	.LVL171:
 1438              	.L75:
 681:./lib/src/at32f4xx_tim.c **** 
 1439              		.loc 1 681 3 is_stmt 1 view .LVU505
 681:./lib/src/at32f4xx_tim.c **** 
 1440              		.loc 1 681 15 is_stmt 0 view .LVU506
 1441 006c A0F804E0 		strh	lr, [r0, #4]	@ movhi
ARM GAS  /tmp/ccmYaJiD.s 			page 86


 684:./lib/src/at32f4xx_tim.c **** 
 1442              		.loc 1 684 3 is_stmt 1 view .LVU507
 684:./lib/src/at32f4xx_tim.c **** 
 1443              		.loc 1 684 14 is_stmt 0 view .LVU508
 1444 0070 8283     		strh	r2, [r0, #28]	@ movhi
 687:./lib/src/at32f4xx_tim.c **** 
 1445              		.loc 1 687 3 is_stmt 1 view .LVU509
 687:./lib/src/at32f4xx_tim.c **** 
 1446              		.loc 1 687 31 is_stmt 0 view .LVU510
 1447 0072 8A68     		ldr	r2, [r1, #8]
 1448              	.LVL172:
 687:./lib/src/at32f4xx_tim.c **** 
 1449              		.loc 1 687 13 view .LVU511
 1450 0074 0264     		str	r2, [r0, #64]
 1451              	.LVL173:
 690:./lib/src/at32f4xx_tim.c **** }
 1452              		.loc 1 690 3 is_stmt 1 view .LVU512
 690:./lib/src/at32f4xx_tim.c **** }
 1453              		.loc 1 690 13 is_stmt 0 view .LVU513
 1454 0076 0384     		strh	r3, [r0, #32]	@ movhi
 691:./lib/src/at32f4xx_tim.c **** 
 1455              		.loc 1 691 1 view .LVU514
 1456 0078 10BD     		pop	{r4, pc}
 1457              	.L78:
 1458 007a 00BF     		.align	2
 1459              	.L77:
 1460 007c 002C0140 		.word	1073818624
 1461              		.cfi_endproc
 1462              	.LFE128:
 1464              		.section	.text.TMR_BRKDTConfig,"ax",%progbits
 1465              		.align	1
 1466              		.global	TMR_BRKDTConfig
 1467              		.syntax unified
 1468              		.thumb
 1469              		.thumb_func
 1470              		.fpu fpv4-sp-d16
 1472              	TMR_BRKDTConfig:
 1473              	.LVL174:
 1474              	.LFB131:
 822:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 1475              		.loc 1 822 1 is_stmt 1 view -0
 1476              		.cfi_startproc
 1477              		@ args = 0, pretend = 0, frame = 0
 1478              		@ frame_needed = 0, uses_anonymous_args = 0
 822:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 1479              		.loc 1 822 1 is_stmt 0 view .LVU516
 1480 0000 70B5     		push	{r4, r5, r6, lr}
 1481              	.LCFI10:
 1482              		.cfi_def_cfa_offset 16
 1483              		.cfi_offset 4, -16
 1484              		.cfi_offset 5, -12
 1485              		.cfi_offset 6, -8
 1486              		.cfi_offset 14, -4
 824:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OSIMR_STATE(TMR_BDTRInitStruct->TMR_OSIMRState));
 1487              		.loc 1 824 3 is_stmt 1 view .LVU517
 825:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OSIMI_STATE(TMR_BDTRInitStruct->TMR_OSIMIState));
 1488              		.loc 1 825 3 view .LVU518
ARM GAS  /tmp/ccmYaJiD.s 			page 87


 826:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_LOCK_grade(TMR_BDTRInitStruct->TMR_LOCKgrade));
 1489              		.loc 1 826 3 view .LVU519
 827:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_BREAK_STATE(TMR_BDTRInitStruct->TMR_Break));
 1490              		.loc 1 827 3 view .LVU520
 828:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_BREAK_POLARITY(TMR_BDTRInitStruct->TMR_BreakPolarity));
 1491              		.loc 1 828 3 view .LVU521
 829:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_AUTOMATIC_OUTPUT_STATE(TMR_BDTRInitStruct->TMR_AutomaticOutput));
 1492              		.loc 1 829 3 view .LVU522
 830:./lib/src/at32f4xx_tim.c ****   /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
 1493              		.loc 1 830 3 view .LVU523
 833:./lib/src/at32f4xx_tim.c ****                 TMR_BDTRInitStruct->TMR_LOCKgrade | TMR_BDTRInitStruct->TMR_DeadTime |
 1494              		.loc 1 833 3 view .LVU524
 833:./lib/src/at32f4xx_tim.c ****                 TMR_BDTRInitStruct->TMR_LOCKgrade | TMR_BDTRInitStruct->TMR_DeadTime |
 1495              		.loc 1 833 45 is_stmt 0 view .LVU525
 1496 0002 0D88     		ldrh	r5, [r1]
 833:./lib/src/at32f4xx_tim.c ****                 TMR_BDTRInitStruct->TMR_LOCKgrade | TMR_BDTRInitStruct->TMR_DeadTime |
 1497              		.loc 1 833 82 view .LVU526
 1498 0004 4E88     		ldrh	r6, [r1, #2]
 834:./lib/src/at32f4xx_tim.c ****                 TMR_BDTRInitStruct->TMR_Break | TMR_BDTRInitStruct->TMR_BreakPolarity |
 1499              		.loc 1 834 35 view .LVU527
 1500 0006 8C88     		ldrh	r4, [r1, #4]
 834:./lib/src/at32f4xx_tim.c ****                 TMR_BDTRInitStruct->TMR_Break | TMR_BDTRInitStruct->TMR_BreakPolarity |
 1501              		.loc 1 834 71 view .LVU528
 1502 0008 B1F806E0 		ldrh	lr, [r1, #6]
 835:./lib/src/at32f4xx_tim.c ****                 TMR_BDTRInitStruct->TMR_AutomaticOutput;
 1503              		.loc 1 835 35 view .LVU529
 1504 000c B1F808C0 		ldrh	ip, [r1, #8]
 835:./lib/src/at32f4xx_tim.c ****                 TMR_BDTRInitStruct->TMR_AutomaticOutput;
 1505              		.loc 1 835 67 view .LVU530
 1506 0010 4A89     		ldrh	r2, [r1, #10]
 836:./lib/src/at32f4xx_tim.c **** }
 1507              		.loc 1 836 35 view .LVU531
 1508 0012 8B89     		ldrh	r3, [r1, #12]
 833:./lib/src/at32f4xx_tim.c ****                 TMR_BDTRInitStruct->TMR_LOCKgrade | TMR_BDTRInitStruct->TMR_DeadTime |
 1509              		.loc 1 833 15 view .LVU532
 1510 0014 45EA0601 		orr	r1, r5, r6
 1511              	.LVL175:
 833:./lib/src/at32f4xx_tim.c ****                 TMR_BDTRInitStruct->TMR_LOCKgrade | TMR_BDTRInitStruct->TMR_DeadTime |
 1512              		.loc 1 833 15 view .LVU533
 1513 0018 2143     		orrs	r1, r1, r4
 1514 001a 4EEA0101 		orr	r1, lr, r1
 1515 001e 4CEA0101 		orr	r1, ip, r1
 1516 0022 0A43     		orrs	r2, r2, r1
 1517 0024 1343     		orrs	r3, r3, r2
 1518 0026 A0F84430 		strh	r3, [r0, #68]	@ movhi
 837:./lib/src/at32f4xx_tim.c **** 
 1519              		.loc 1 837 1 view .LVU534
 1520 002a 70BD     		pop	{r4, r5, r6, pc}
 1521              		.cfi_endproc
 1522              	.LFE131:
 1524              		.section	.text.TMR_TimeBaseStructInit,"ax",%progbits
 1525              		.align	1
 1526              		.global	TMR_TimeBaseStructInit
 1527              		.syntax unified
 1528              		.thumb
 1529              		.thumb_func
 1530              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccmYaJiD.s 			page 88


 1532              	TMR_TimeBaseStructInit:
 1533              	.LVL176:
 1534              	.LFB132:
 846:./lib/src/at32f4xx_tim.c ****   /* Set the default configuration */
 1535              		.loc 1 846 1 is_stmt 1 view -0
 1536              		.cfi_startproc
 1537              		@ args = 0, pretend = 0, frame = 0
 1538              		@ frame_needed = 0, uses_anonymous_args = 0
 1539              		@ link register save eliminated.
 848:./lib/src/at32f4xx_tim.c ****   TMR_TimeBaseInitStruct->TMR_DIV = 0x0000;
 1540              		.loc 1 848 3 view .LVU536
 848:./lib/src/at32f4xx_tim.c ****   TMR_TimeBaseInitStruct->TMR_DIV = 0x0000;
 1541              		.loc 1 848 38 is_stmt 0 view .LVU537
 1542 0000 4FF6FF73 		movw	r3, #65535
 1543 0004 8360     		str	r3, [r0, #8]
 849:./lib/src/at32f4xx_tim.c ****   TMR_TimeBaseInitStruct->TMR_ClockDivision = TMR_CKD_DIV1;
 1544              		.loc 1 849 3 is_stmt 1 view .LVU538
 849:./lib/src/at32f4xx_tim.c ****   TMR_TimeBaseInitStruct->TMR_ClockDivision = TMR_CKD_DIV1;
 1545              		.loc 1 849 35 is_stmt 0 view .LVU539
 1546 0006 0023     		movs	r3, #0
 1547 0008 0380     		strh	r3, [r0]	@ movhi
 850:./lib/src/at32f4xx_tim.c ****   TMR_TimeBaseInitStruct->TMR_CounterMode = TMR_CounterDIR_Up;
 1548              		.loc 1 850 3 is_stmt 1 view .LVU540
 850:./lib/src/at32f4xx_tim.c ****   TMR_TimeBaseInitStruct->TMR_CounterMode = TMR_CounterDIR_Up;
 1549              		.loc 1 850 45 is_stmt 0 view .LVU541
 1550 000a 8381     		strh	r3, [r0, #12]	@ movhi
 851:./lib/src/at32f4xx_tim.c ****   TMR_TimeBaseInitStruct->TMR_RepetitionCounter = 0x0000;
 1551              		.loc 1 851 3 is_stmt 1 view .LVU542
 851:./lib/src/at32f4xx_tim.c ****   TMR_TimeBaseInitStruct->TMR_RepetitionCounter = 0x0000;
 1552              		.loc 1 851 43 is_stmt 0 view .LVU543
 1553 000c 4360     		str	r3, [r0, #4]
 852:./lib/src/at32f4xx_tim.c **** }
 1554              		.loc 1 852 3 is_stmt 1 view .LVU544
 852:./lib/src/at32f4xx_tim.c **** }
 1555              		.loc 1 852 49 is_stmt 0 view .LVU545
 1556 000e 8373     		strb	r3, [r0, #14]
 853:./lib/src/at32f4xx_tim.c **** 
 1557              		.loc 1 853 1 view .LVU546
 1558 0010 7047     		bx	lr
 1559              		.cfi_endproc
 1560              	.LFE132:
 1562              		.section	.text.TMR_OCStructInit,"ax",%progbits
 1563              		.align	1
 1564              		.global	TMR_OCStructInit
 1565              		.syntax unified
 1566              		.thumb
 1567              		.thumb_func
 1568              		.fpu fpv4-sp-d16
 1570              	TMR_OCStructInit:
 1571              	.LVL177:
 1572              	.LFB133:
 862:./lib/src/at32f4xx_tim.c ****   /* Set the default configuration */
 1573              		.loc 1 862 1 is_stmt 1 view -0
 1574              		.cfi_startproc
 1575              		@ args = 0, pretend = 0, frame = 0
 1576              		@ frame_needed = 0, uses_anonymous_args = 0
 1577              		@ link register save eliminated.
ARM GAS  /tmp/ccmYaJiD.s 			page 89


 864:./lib/src/at32f4xx_tim.c ****   TMR_OCInitStruct->TMR_OutputState = TMR_OutputState_Disable;
 1578              		.loc 1 864 3 view .LVU548
 864:./lib/src/at32f4xx_tim.c ****   TMR_OCInitStruct->TMR_OutputState = TMR_OutputState_Disable;
 1579              		.loc 1 864 32 is_stmt 0 view .LVU549
 1580 0000 0023     		movs	r3, #0
 1581 0002 0380     		strh	r3, [r0]	@ movhi
 865:./lib/src/at32f4xx_tim.c ****   TMR_OCInitStruct->TMR_OutputNState = TMR_OutputNState_Disable;
 1582              		.loc 1 865 3 is_stmt 1 view .LVU550
 865:./lib/src/at32f4xx_tim.c ****   TMR_OCInitStruct->TMR_OutputNState = TMR_OutputNState_Disable;
 1583              		.loc 1 865 37 is_stmt 0 view .LVU551
 1584 0004 4380     		strh	r3, [r0, #2]	@ movhi
 866:./lib/src/at32f4xx_tim.c ****   TMR_OCInitStruct->TMR_Pulse = 0x0000;
 1585              		.loc 1 866 3 is_stmt 1 view .LVU552
 866:./lib/src/at32f4xx_tim.c ****   TMR_OCInitStruct->TMR_Pulse = 0x0000;
 1586              		.loc 1 866 38 is_stmt 0 view .LVU553
 1587 0006 8380     		strh	r3, [r0, #4]	@ movhi
 867:./lib/src/at32f4xx_tim.c ****   TMR_OCInitStruct->TMR_OCPolarity = TMR_OCPolarity_High;
 1588              		.loc 1 867 3 is_stmt 1 view .LVU554
 867:./lib/src/at32f4xx_tim.c ****   TMR_OCInitStruct->TMR_OCPolarity = TMR_OCPolarity_High;
 1589              		.loc 1 867 31 is_stmt 0 view .LVU555
 1590 0008 8360     		str	r3, [r0, #8]
 868:./lib/src/at32f4xx_tim.c ****   TMR_OCInitStruct->TMR_OCNPolarity = TMR_OCPolarity_High;
 1591              		.loc 1 868 3 is_stmt 1 view .LVU556
 868:./lib/src/at32f4xx_tim.c ****   TMR_OCInitStruct->TMR_OCNPolarity = TMR_OCPolarity_High;
 1592              		.loc 1 868 36 is_stmt 0 view .LVU557
 1593 000a 8381     		strh	r3, [r0, #12]	@ movhi
 869:./lib/src/at32f4xx_tim.c ****   TMR_OCInitStruct->TMR_OCIdleState = TMR_OCIdleState_Reset;
 1594              		.loc 1 869 3 is_stmt 1 view .LVU558
 869:./lib/src/at32f4xx_tim.c ****   TMR_OCInitStruct->TMR_OCIdleState = TMR_OCIdleState_Reset;
 1595              		.loc 1 869 37 is_stmt 0 view .LVU559
 1596 000c C381     		strh	r3, [r0, #14]	@ movhi
 870:./lib/src/at32f4xx_tim.c ****   TMR_OCInitStruct->TMR_OCNIdleState = TMR_OCNIdleState_Reset;
 1597              		.loc 1 870 3 is_stmt 1 view .LVU560
 870:./lib/src/at32f4xx_tim.c ****   TMR_OCInitStruct->TMR_OCNIdleState = TMR_OCNIdleState_Reset;
 1598              		.loc 1 870 37 is_stmt 0 view .LVU561
 1599 000e 0382     		strh	r3, [r0, #16]	@ movhi
 871:./lib/src/at32f4xx_tim.c **** }
 1600              		.loc 1 871 3 is_stmt 1 view .LVU562
 871:./lib/src/at32f4xx_tim.c **** }
 1601              		.loc 1 871 38 is_stmt 0 view .LVU563
 1602 0010 4382     		strh	r3, [r0, #18]	@ movhi
 872:./lib/src/at32f4xx_tim.c **** 
 1603              		.loc 1 872 1 view .LVU564
 1604 0012 7047     		bx	lr
 1605              		.cfi_endproc
 1606              	.LFE133:
 1608              		.section	.text.TMR_ICStructInit,"ax",%progbits
 1609              		.align	1
 1610              		.global	TMR_ICStructInit
 1611              		.syntax unified
 1612              		.thumb
 1613              		.thumb_func
 1614              		.fpu fpv4-sp-d16
 1616              	TMR_ICStructInit:
 1617              	.LVL178:
 1618              	.LFB134:
 881:./lib/src/at32f4xx_tim.c ****   /* Set the default configuration */
ARM GAS  /tmp/ccmYaJiD.s 			page 90


 1619              		.loc 1 881 1 is_stmt 1 view -0
 1620              		.cfi_startproc
 1621              		@ args = 0, pretend = 0, frame = 0
 1622              		@ frame_needed = 0, uses_anonymous_args = 0
 1623              		@ link register save eliminated.
 883:./lib/src/at32f4xx_tim.c ****   TMR_ICInitStruct->TMR_ICPolarity = TMR_ICPolarity_Rising;
 1624              		.loc 1 883 3 view .LVU566
 883:./lib/src/at32f4xx_tim.c ****   TMR_ICInitStruct->TMR_ICPolarity = TMR_ICPolarity_Rising;
 1625              		.loc 1 883 33 is_stmt 0 view .LVU567
 1626 0000 0023     		movs	r3, #0
 1627 0002 0380     		strh	r3, [r0]	@ movhi
 884:./lib/src/at32f4xx_tim.c ****   TMR_ICInitStruct->TMR_ICSelection = TMR_ICSelection_DirectTI;
 1628              		.loc 1 884 3 is_stmt 1 view .LVU568
 884:./lib/src/at32f4xx_tim.c ****   TMR_ICInitStruct->TMR_ICSelection = TMR_ICSelection_DirectTI;
 1629              		.loc 1 884 36 is_stmt 0 view .LVU569
 1630 0004 4380     		strh	r3, [r0, #2]	@ movhi
 885:./lib/src/at32f4xx_tim.c ****   TMR_ICInitStruct->TMR_ICDIV = TMR_ICDIV_DIV1;
 1631              		.loc 1 885 3 is_stmt 1 view .LVU570
 885:./lib/src/at32f4xx_tim.c ****   TMR_ICInitStruct->TMR_ICDIV = TMR_ICDIV_DIV1;
 1632              		.loc 1 885 37 is_stmt 0 view .LVU571
 1633 0006 0122     		movs	r2, #1
 1634 0008 8280     		strh	r2, [r0, #4]	@ movhi
 886:./lib/src/at32f4xx_tim.c ****   TMR_ICInitStruct->TMR_ICFilter = 0x00;
 1635              		.loc 1 886 3 is_stmt 1 view .LVU572
 886:./lib/src/at32f4xx_tim.c ****   TMR_ICInitStruct->TMR_ICFilter = 0x00;
 1636              		.loc 1 886 31 is_stmt 0 view .LVU573
 1637 000a C380     		strh	r3, [r0, #6]	@ movhi
 887:./lib/src/at32f4xx_tim.c **** }
 1638              		.loc 1 887 3 is_stmt 1 view .LVU574
 887:./lib/src/at32f4xx_tim.c **** }
 1639              		.loc 1 887 34 is_stmt 0 view .LVU575
 1640 000c 0381     		strh	r3, [r0, #8]	@ movhi
 888:./lib/src/at32f4xx_tim.c **** 
 1641              		.loc 1 888 1 view .LVU576
 1642 000e 7047     		bx	lr
 1643              		.cfi_endproc
 1644              	.LFE134:
 1646              		.section	.text.TMR_BRKDTStructInit,"ax",%progbits
 1647              		.align	1
 1648              		.global	TMR_BRKDTStructInit
 1649              		.syntax unified
 1650              		.thumb
 1651              		.thumb_func
 1652              		.fpu fpv4-sp-d16
 1654              	TMR_BRKDTStructInit:
 1655              	.LVL179:
 1656              	.LFB135:
 897:./lib/src/at32f4xx_tim.c ****   /* Set the default configuration */
 1657              		.loc 1 897 1 is_stmt 1 view -0
 1658              		.cfi_startproc
 1659              		@ args = 0, pretend = 0, frame = 0
 1660              		@ frame_needed = 0, uses_anonymous_args = 0
 1661              		@ link register save eliminated.
 899:./lib/src/at32f4xx_tim.c ****   TMR_BDTRInitStruct->TMR_OSIMIState = TMR_OSIMIState_Disable;
 1662              		.loc 1 899 3 view .LVU578
 899:./lib/src/at32f4xx_tim.c ****   TMR_BDTRInitStruct->TMR_OSIMIState = TMR_OSIMIState_Disable;
 1663              		.loc 1 899 38 is_stmt 0 view .LVU579
ARM GAS  /tmp/ccmYaJiD.s 			page 91


 1664 0000 0023     		movs	r3, #0
 1665 0002 0380     		strh	r3, [r0]	@ movhi
 900:./lib/src/at32f4xx_tim.c ****   TMR_BDTRInitStruct->TMR_LOCKgrade = TMR_LOCKgrade_OFF;
 1666              		.loc 1 900 3 is_stmt 1 view .LVU580
 900:./lib/src/at32f4xx_tim.c ****   TMR_BDTRInitStruct->TMR_LOCKgrade = TMR_LOCKgrade_OFF;
 1667              		.loc 1 900 38 is_stmt 0 view .LVU581
 1668 0004 4380     		strh	r3, [r0, #2]	@ movhi
 901:./lib/src/at32f4xx_tim.c ****   TMR_BDTRInitStruct->TMR_DeadTime = 0x00;
 1669              		.loc 1 901 3 is_stmt 1 view .LVU582
 901:./lib/src/at32f4xx_tim.c ****   TMR_BDTRInitStruct->TMR_DeadTime = 0x00;
 1670              		.loc 1 901 37 is_stmt 0 view .LVU583
 1671 0006 8380     		strh	r3, [r0, #4]	@ movhi
 902:./lib/src/at32f4xx_tim.c ****   TMR_BDTRInitStruct->TMR_Break = TMR_Break_Disable;
 1672              		.loc 1 902 3 is_stmt 1 view .LVU584
 902:./lib/src/at32f4xx_tim.c ****   TMR_BDTRInitStruct->TMR_Break = TMR_Break_Disable;
 1673              		.loc 1 902 36 is_stmt 0 view .LVU585
 1674 0008 C380     		strh	r3, [r0, #6]	@ movhi
 903:./lib/src/at32f4xx_tim.c ****   TMR_BDTRInitStruct->TMR_BreakPolarity = TMR_BreakPolarity_Low;
 1675              		.loc 1 903 3 is_stmt 1 view .LVU586
 903:./lib/src/at32f4xx_tim.c ****   TMR_BDTRInitStruct->TMR_BreakPolarity = TMR_BreakPolarity_Low;
 1676              		.loc 1 903 33 is_stmt 0 view .LVU587
 1677 000a 0381     		strh	r3, [r0, #8]	@ movhi
 904:./lib/src/at32f4xx_tim.c ****   TMR_BDTRInitStruct->TMR_AutomaticOutput = TMR_AutomaticOutput_Disable;
 1678              		.loc 1 904 3 is_stmt 1 view .LVU588
 904:./lib/src/at32f4xx_tim.c ****   TMR_BDTRInitStruct->TMR_AutomaticOutput = TMR_AutomaticOutput_Disable;
 1679              		.loc 1 904 41 is_stmt 0 view .LVU589
 1680 000c 4381     		strh	r3, [r0, #10]	@ movhi
 905:./lib/src/at32f4xx_tim.c **** }
 1681              		.loc 1 905 3 is_stmt 1 view .LVU590
 905:./lib/src/at32f4xx_tim.c **** }
 1682              		.loc 1 905 43 is_stmt 0 view .LVU591
 1683 000e 8381     		strh	r3, [r0, #12]	@ movhi
 906:./lib/src/at32f4xx_tim.c **** 
 1684              		.loc 1 906 1 view .LVU592
 1685 0010 7047     		bx	lr
 1686              		.cfi_endproc
 1687              	.LFE135:
 1689              		.section	.text.TMR_Cmd,"ax",%progbits
 1690              		.align	1
 1691              		.global	TMR_Cmd
 1692              		.syntax unified
 1693              		.thumb
 1694              		.thumb_func
 1695              		.fpu fpv4-sp-d16
 1697              	TMR_Cmd:
 1698              	.LVL180:
 1699              	.LFB136:
 916:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 1700              		.loc 1 916 1 is_stmt 1 view -0
 1701              		.cfi_startproc
 1702              		@ args = 0, pretend = 0, frame = 0
 1703              		@ frame_needed = 0, uses_anonymous_args = 0
 1704              		@ link register save eliminated.
 918:./lib/src/at32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1705              		.loc 1 918 3 view .LVU594
 919:./lib/src/at32f4xx_tim.c **** 
 1706              		.loc 1 919 3 view .LVU595
ARM GAS  /tmp/ccmYaJiD.s 			page 92


 921:./lib/src/at32f4xx_tim.c ****   {
 1707              		.loc 1 921 3 view .LVU596
 921:./lib/src/at32f4xx_tim.c ****   {
 1708              		.loc 1 921 6 is_stmt 0 view .LVU597
 1709 0000 29B1     		cbz	r1, .L86
 924:./lib/src/at32f4xx_tim.c ****   }
 1710              		.loc 1 924 5 is_stmt 1 view .LVU598
 924:./lib/src/at32f4xx_tim.c ****   }
 1711              		.loc 1 924 17 is_stmt 0 view .LVU599
 1712 0002 0388     		ldrh	r3, [r0]
 1713 0004 9BB2     		uxth	r3, r3
 1714 0006 43F00103 		orr	r3, r3, #1
 1715 000a 0380     		strh	r3, [r0]	@ movhi
 1716 000c 7047     		bx	lr
 1717              	.L86:
 929:./lib/src/at32f4xx_tim.c ****   }
 1718              		.loc 1 929 5 is_stmt 1 view .LVU600
 929:./lib/src/at32f4xx_tim.c ****   }
 1719              		.loc 1 929 17 is_stmt 0 view .LVU601
 1720 000e 0388     		ldrh	r3, [r0]
 1721 0010 9BB2     		uxth	r3, r3
 1722 0012 23F00103 		bic	r3, r3, #1
 1723 0016 9BB2     		uxth	r3, r3
 1724 0018 0380     		strh	r3, [r0]	@ movhi
 931:./lib/src/at32f4xx_tim.c **** 
 1725              		.loc 1 931 1 view .LVU602
 1726 001a 7047     		bx	lr
 1727              		.cfi_endproc
 1728              	.LFE136:
 1730              		.section	.text.TMR_CtrlPWMOutputs,"ax",%progbits
 1731              		.align	1
 1732              		.global	TMR_CtrlPWMOutputs
 1733              		.syntax unified
 1734              		.thumb
 1735              		.thumb_func
 1736              		.fpu fpv4-sp-d16
 1738              	TMR_CtrlPWMOutputs:
 1739              	.LVL181:
 1740              	.LFB137:
 941:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 1741              		.loc 1 941 1 is_stmt 1 view -0
 1742              		.cfi_startproc
 1743              		@ args = 0, pretend = 0, frame = 0
 1744              		@ frame_needed = 0, uses_anonymous_args = 0
 1745              		@ link register save eliminated.
 943:./lib/src/at32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1746              		.loc 1 943 3 view .LVU604
 944:./lib/src/at32f4xx_tim.c **** 
 1747              		.loc 1 944 3 view .LVU605
 946:./lib/src/at32f4xx_tim.c ****   {
 1748              		.loc 1 946 3 view .LVU606
 946:./lib/src/at32f4xx_tim.c ****   {
 1749              		.loc 1 946 6 is_stmt 0 view .LVU607
 1750 0000 49B1     		cbz	r1, .L89
 949:./lib/src/at32f4xx_tim.c ****   }
 1751              		.loc 1 949 5 is_stmt 1 view .LVU608
 949:./lib/src/at32f4xx_tim.c ****   }
ARM GAS  /tmp/ccmYaJiD.s 			page 93


 1752              		.loc 1 949 17 is_stmt 0 view .LVU609
 1753 0002 B0F84430 		ldrh	r3, [r0, #68]
 1754 0006 6FEA4343 		mvn	r3, r3, lsl #17
 1755 000a 6FEA5343 		mvn	r3, r3, lsr #17
 1756 000e 9BB2     		uxth	r3, r3
 1757 0010 A0F84430 		strh	r3, [r0, #68]	@ movhi
 1758 0014 7047     		bx	lr
 1759              	.L89:
 954:./lib/src/at32f4xx_tim.c ****   }
 1760              		.loc 1 954 5 is_stmt 1 view .LVU610
 954:./lib/src/at32f4xx_tim.c ****   }
 1761              		.loc 1 954 17 is_stmt 0 view .LVU611
 1762 0016 B0F84430 		ldrh	r3, [r0, #68]
 1763 001a C3F30E03 		ubfx	r3, r3, #0, #15
 1764 001e A0F84430 		strh	r3, [r0, #68]	@ movhi
 956:./lib/src/at32f4xx_tim.c **** 
 1765              		.loc 1 956 1 view .LVU612
 1766 0022 7047     		bx	lr
 1767              		.cfi_endproc
 1768              	.LFE137:
 1770              		.section	.text.TMR_INTConfig,"ax",%progbits
 1771              		.align	1
 1772              		.global	TMR_INTConfig
 1773              		.syntax unified
 1774              		.thumb
 1775              		.thumb_func
 1776              		.fpu fpv4-sp-d16
 1778              	TMR_INTConfig:
 1779              	.LVL182:
 1780              	.LFB138:
 983:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 1781              		.loc 1 983 1 is_stmt 1 view -0
 1782              		.cfi_startproc
 1783              		@ args = 0, pretend = 0, frame = 0
 1784              		@ frame_needed = 0, uses_anonymous_args = 0
 1785              		@ link register save eliminated.
 985:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_INT(TMR_INT));
 1786              		.loc 1 985 3 view .LVU614
 986:./lib/src/at32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1787              		.loc 1 986 3 view .LVU615
 987:./lib/src/at32f4xx_tim.c **** 
 1788              		.loc 1 987 3 view .LVU616
 989:./lib/src/at32f4xx_tim.c ****   {
 1789              		.loc 1 989 3 view .LVU617
 989:./lib/src/at32f4xx_tim.c ****   {
 1790              		.loc 1 989 6 is_stmt 0 view .LVU618
 1791 0000 22B1     		cbz	r2, .L92
 992:./lib/src/at32f4xx_tim.c ****   }
 1792              		.loc 1 992 5 is_stmt 1 view .LVU619
 992:./lib/src/at32f4xx_tim.c ****   }
 1793              		.loc 1 992 15 is_stmt 0 view .LVU620
 1794 0002 8389     		ldrh	r3, [r0, #12]
 1795 0004 9BB2     		uxth	r3, r3
 1796 0006 1943     		orrs	r1, r1, r3
 1797              	.LVL183:
 992:./lib/src/at32f4xx_tim.c ****   }
 1798              		.loc 1 992 15 view .LVU621
ARM GAS  /tmp/ccmYaJiD.s 			page 94


 1799 0008 8181     		strh	r1, [r0, #12]	@ movhi
 1800 000a 7047     		bx	lr
 1801              	.LVL184:
 1802              	.L92:
 997:./lib/src/at32f4xx_tim.c ****   }
 1803              		.loc 1 997 5 is_stmt 1 view .LVU622
 997:./lib/src/at32f4xx_tim.c ****   }
 1804              		.loc 1 997 15 is_stmt 0 view .LVU623
 1805 000c 8389     		ldrh	r3, [r0, #12]
 997:./lib/src/at32f4xx_tim.c ****   }
 1806              		.loc 1 997 18 view .LVU624
 1807 000e C943     		mvns	r1, r1
 1808              	.LVL185:
 997:./lib/src/at32f4xx_tim.c ****   }
 1809              		.loc 1 997 18 view .LVU625
 1810 0010 89B2     		uxth	r1, r1
 997:./lib/src/at32f4xx_tim.c ****   }
 1811              		.loc 1 997 15 view .LVU626
 1812 0012 1940     		ands	r1, r1, r3
 1813 0014 8181     		strh	r1, [r0, #12]	@ movhi
 999:./lib/src/at32f4xx_tim.c **** 
 1814              		.loc 1 999 1 view .LVU627
 1815 0016 7047     		bx	lr
 1816              		.cfi_endproc
 1817              	.LFE138:
 1819              		.section	.text.TMR_GenerateEvent,"ax",%progbits
 1820              		.align	1
 1821              		.global	TMR_GenerateEvent
 1822              		.syntax unified
 1823              		.thumb
 1824              		.thumb_func
 1825              		.fpu fpv4-sp-d16
 1827              	TMR_GenerateEvent:
 1828              	.LVL186:
 1829              	.LFB139:
1020:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 1830              		.loc 1 1020 1 is_stmt 1 view -0
 1831              		.cfi_startproc
 1832              		@ args = 0, pretend = 0, frame = 0
 1833              		@ frame_needed = 0, uses_anonymous_args = 0
 1834              		@ link register save eliminated.
1022:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_EVENT_SOURCE(TMR_EventSource));
 1835              		.loc 1 1022 3 view .LVU629
1023:./lib/src/at32f4xx_tim.c **** 
 1836              		.loc 1 1023 3 view .LVU630
1026:./lib/src/at32f4xx_tim.c **** }
 1837              		.loc 1 1026 3 view .LVU631
1026:./lib/src/at32f4xx_tim.c **** }
 1838              		.loc 1 1026 14 is_stmt 0 view .LVU632
 1839 0000 8182     		strh	r1, [r0, #20]	@ movhi
1027:./lib/src/at32f4xx_tim.c **** 
 1840              		.loc 1 1027 1 view .LVU633
 1841 0002 7047     		bx	lr
 1842              		.cfi_endproc
 1843              	.LFE139:
 1845              		.section	.text.TMR_DMAConfig,"ax",%progbits
 1846              		.align	1
ARM GAS  /tmp/ccmYaJiD.s 			page 95


 1847              		.global	TMR_DMAConfig
 1848              		.syntax unified
 1849              		.thumb
 1850              		.thumb_func
 1851              		.fpu fpv4-sp-d16
 1853              	TMR_DMAConfig:
 1854              	.LVL187:
 1855              	.LFB140:
1048:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 1856              		.loc 1 1048 1 is_stmt 1 view -0
 1857              		.cfi_startproc
 1858              		@ args = 0, pretend = 0, frame = 0
 1859              		@ frame_needed = 0, uses_anonymous_args = 0
 1860              		@ link register save eliminated.
1050:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_DMA_BASE(TMR_DMABase));
 1861              		.loc 1 1050 3 view .LVU635
1051:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_DMA_LENGTH(TMR_DMABurstLength));
 1862              		.loc 1 1051 3 view .LVU636
1052:./lib/src/at32f4xx_tim.c ****   /* Set the DMA Base and the DMA Burst Length */
 1863              		.loc 1 1052 3 view .LVU637
1054:./lib/src/at32f4xx_tim.c **** }
 1864              		.loc 1 1054 3 view .LVU638
1054:./lib/src/at32f4xx_tim.c **** }
 1865              		.loc 1 1054 14 is_stmt 0 view .LVU639
 1866 0000 1143     		orrs	r1, r1, r2
 1867              	.LVL188:
1054:./lib/src/at32f4xx_tim.c **** }
 1868              		.loc 1 1054 14 view .LVU640
 1869 0002 A0F84810 		strh	r1, [r0, #72]	@ movhi
1055:./lib/src/at32f4xx_tim.c **** 
 1870              		.loc 1 1055 1 view .LVU641
 1871 0006 7047     		bx	lr
 1872              		.cfi_endproc
 1873              	.LFE140:
 1875              		.section	.text.TMR_DMACmd,"ax",%progbits
 1876              		.align	1
 1877              		.global	TMR_DMACmd
 1878              		.syntax unified
 1879              		.thumb
 1880              		.thumb_func
 1881              		.fpu fpv4-sp-d16
 1883              	TMR_DMACmd:
 1884              	.LVL189:
 1885              	.LFB141:
1075:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 1886              		.loc 1 1075 1 is_stmt 1 view -0
 1887              		.cfi_startproc
 1888              		@ args = 0, pretend = 0, frame = 0
 1889              		@ frame_needed = 0, uses_anonymous_args = 0
 1890              		@ link register save eliminated.
1077:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_DMA_SOURCE(TMR_DMASource));
 1891              		.loc 1 1077 3 view .LVU643
1078:./lib/src/at32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1892              		.loc 1 1078 3 view .LVU644
1079:./lib/src/at32f4xx_tim.c **** 
 1893              		.loc 1 1079 3 view .LVU645
1081:./lib/src/at32f4xx_tim.c ****   {
ARM GAS  /tmp/ccmYaJiD.s 			page 96


 1894              		.loc 1 1081 3 view .LVU646
1081:./lib/src/at32f4xx_tim.c ****   {
 1895              		.loc 1 1081 6 is_stmt 0 view .LVU647
 1896 0000 22B1     		cbz	r2, .L97
1084:./lib/src/at32f4xx_tim.c ****   }
 1897              		.loc 1 1084 5 is_stmt 1 view .LVU648
1084:./lib/src/at32f4xx_tim.c ****   }
 1898              		.loc 1 1084 15 is_stmt 0 view .LVU649
 1899 0002 8389     		ldrh	r3, [r0, #12]
 1900 0004 9BB2     		uxth	r3, r3
 1901 0006 1943     		orrs	r1, r1, r3
 1902              	.LVL190:
1084:./lib/src/at32f4xx_tim.c ****   }
 1903              		.loc 1 1084 15 view .LVU650
 1904 0008 8181     		strh	r1, [r0, #12]	@ movhi
 1905 000a 7047     		bx	lr
 1906              	.LVL191:
 1907              	.L97:
1089:./lib/src/at32f4xx_tim.c ****   }
 1908              		.loc 1 1089 5 is_stmt 1 view .LVU651
1089:./lib/src/at32f4xx_tim.c ****   }
 1909              		.loc 1 1089 15 is_stmt 0 view .LVU652
 1910 000c 8389     		ldrh	r3, [r0, #12]
1089:./lib/src/at32f4xx_tim.c ****   }
 1911              		.loc 1 1089 18 view .LVU653
 1912 000e C943     		mvns	r1, r1
 1913              	.LVL192:
1089:./lib/src/at32f4xx_tim.c ****   }
 1914              		.loc 1 1089 18 view .LVU654
 1915 0010 89B2     		uxth	r1, r1
1089:./lib/src/at32f4xx_tim.c ****   }
 1916              		.loc 1 1089 15 view .LVU655
 1917 0012 1940     		ands	r1, r1, r3
 1918 0014 8181     		strh	r1, [r0, #12]	@ movhi
1091:./lib/src/at32f4xx_tim.c **** 
 1919              		.loc 1 1091 1 view .LVU656
 1920 0016 7047     		bx	lr
 1921              		.cfi_endproc
 1922              	.LFE141:
 1924              		.section	.text.TMR_InternalClockConfig,"ax",%progbits
 1925              		.align	1
 1926              		.global	TMR_InternalClockConfig
 1927              		.syntax unified
 1928              		.thumb
 1929              		.thumb_func
 1930              		.fpu fpv4-sp-d16
 1932              	TMR_InternalClockConfig:
 1933              	.LVL193:
 1934              	.LFB142:
1100:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 1935              		.loc 1 1100 1 is_stmt 1 view -0
 1936              		.cfi_startproc
 1937              		@ args = 0, pretend = 0, frame = 0
 1938              		@ frame_needed = 0, uses_anonymous_args = 0
 1939              		@ link register save eliminated.
1102:./lib/src/at32f4xx_tim.c ****   /* Disable slave mode to clock the prescaler directly with the internal clock */
 1940              		.loc 1 1102 3 view .LVU658
ARM GAS  /tmp/ccmYaJiD.s 			page 97


1104:./lib/src/at32f4xx_tim.c **** }
 1941              		.loc 1 1104 3 view .LVU659
1104:./lib/src/at32f4xx_tim.c **** }
 1942              		.loc 1 1104 13 is_stmt 0 view .LVU660
 1943 0000 0389     		ldrh	r3, [r0, #8]
 1944 0002 9BB2     		uxth	r3, r3
 1945 0004 23F00703 		bic	r3, r3, #7
 1946 0008 9BB2     		uxth	r3, r3
 1947 000a 0381     		strh	r3, [r0, #8]	@ movhi
1105:./lib/src/at32f4xx_tim.c **** 
 1948              		.loc 1 1105 1 view .LVU661
 1949 000c 7047     		bx	lr
 1950              		.cfi_endproc
 1951              	.LFE142:
 1953              		.section	.text.TMR_ETRConfig,"ax",%progbits
 1954              		.align	1
 1955              		.global	TMR_ETRConfig
 1956              		.syntax unified
 1957              		.thumb
 1958              		.thumb_func
 1959              		.fpu fpv4-sp-d16
 1961              	TMR_ETRConfig:
 1962              	.LVL194:
 1963              	.LFB147:
1262:./lib/src/at32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
 1964              		.loc 1 1262 1 is_stmt 1 view -0
 1965              		.cfi_startproc
 1966              		@ args = 0, pretend = 0, frame = 0
 1967              		@ frame_needed = 0, uses_anonymous_args = 0
 1968              		@ link register save eliminated.
1263:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 1969              		.loc 1 1263 3 view .LVU663
1265:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_EXT_DIV(TMR_ExtTRGPrescaler));
 1970              		.loc 1 1265 3 view .LVU664
1266:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_EXT_POLARITY(TMR_ExtTRGPolarity));
 1971              		.loc 1 1266 3 view .LVU665
1267:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_EXT_FILTER(ExtTRGFilter));
 1972              		.loc 1 1267 3 view .LVU666
1268:./lib/src/at32f4xx_tim.c ****   tmpsmcr = TMRx->SMC;
 1973              		.loc 1 1268 3 view .LVU667
1269:./lib/src/at32f4xx_tim.c ****   /* Reset the ETR Bits */
 1974              		.loc 1 1269 3 view .LVU668
1269:./lib/src/at32f4xx_tim.c ****   /* Reset the ETR Bits */
 1975              		.loc 1 1269 11 is_stmt 0 view .LVU669
 1976 0000 B0F808C0 		ldrh	ip, [r0, #8]
 1977              	.LVL195:
1271:./lib/src/at32f4xx_tim.c ****   /* Set the Prescaler, the Filter value and the Polarity */
 1978              		.loc 1 1271 3 is_stmt 1 view .LVU670
1271:./lib/src/at32f4xx_tim.c ****   /* Set the Prescaler, the Filter value and the Polarity */
 1979              		.loc 1 1271 11 is_stmt 0 view .LVU671
 1980 0004 5FFA8CFC 		uxtb	ip, ip
 1981              	.LVL196:
1273:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx SMCR */
 1982              		.loc 1 1273 3 is_stmt 1 view .LVU672
1273:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx SMCR */
 1983              		.loc 1 1273 79 is_stmt 0 view .LVU673
 1984 0008 1B02     		lsls	r3, r3, #8
ARM GAS  /tmp/ccmYaJiD.s 			page 98


 1985              	.LVL197:
1273:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx SMCR */
 1986              		.loc 1 1273 79 view .LVU674
 1987 000a 9BB2     		uxth	r3, r3
1273:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx SMCR */
 1988              		.loc 1 1273 47 view .LVU675
 1989 000c 1343     		orrs	r3, r3, r2
1273:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx SMCR */
 1990              		.loc 1 1273 14 view .LVU676
 1991 000e 0B43     		orrs	r3, r3, r1
1273:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx SMCR */
 1992              		.loc 1 1273 11 view .LVU677
 1993 0010 43EA0C03 		orr	r3, r3, ip
 1994              	.LVL198:
1275:./lib/src/at32f4xx_tim.c **** }
 1995              		.loc 1 1275 3 is_stmt 1 view .LVU678
1275:./lib/src/at32f4xx_tim.c **** }
 1996              		.loc 1 1275 13 is_stmt 0 view .LVU679
 1997 0014 0381     		strh	r3, [r0, #8]	@ movhi
1276:./lib/src/at32f4xx_tim.c **** 
 1998              		.loc 1 1276 1 view .LVU680
 1999 0016 7047     		bx	lr
 2000              		.cfi_endproc
 2001              	.LFE147:
 2003              		.section	.text.TMR_ETRClockMode1Config,"ax",%progbits
 2004              		.align	1
 2005              		.global	TMR_ETRClockMode1Config
 2006              		.syntax unified
 2007              		.thumb
 2008              		.thumb_func
 2009              		.fpu fpv4-sp-d16
 2011              	TMR_ETRClockMode1Config:
 2012              	.LVL199:
 2013              	.LFB145:
1189:./lib/src/at32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
 2014              		.loc 1 1189 1 is_stmt 1 view -0
 2015              		.cfi_startproc
 2016              		@ args = 0, pretend = 0, frame = 0
 2017              		@ frame_needed = 0, uses_anonymous_args = 0
1189:./lib/src/at32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
 2018              		.loc 1 1189 1 is_stmt 0 view .LVU682
 2019 0000 10B5     		push	{r4, lr}
 2020              	.LCFI11:
 2021              		.cfi_def_cfa_offset 8
 2022              		.cfi_offset 4, -8
 2023              		.cfi_offset 14, -4
 2024 0002 0446     		mov	r4, r0
1190:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 2025              		.loc 1 1190 3 is_stmt 1 view .LVU683
 2026              	.LVL200:
1192:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_EXT_DIV(TMR_ExtTRGPrescaler));
 2027              		.loc 1 1192 3 view .LVU684
1193:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_EXT_POLARITY(TMR_ExtTRGPolarity));
 2028              		.loc 1 1193 3 view .LVU685
1194:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_EXT_FILTER(ExtTRGFilter));
 2029              		.loc 1 1194 3 view .LVU686
1195:./lib/src/at32f4xx_tim.c ****   /* Configure the ETR Clock source */
ARM GAS  /tmp/ccmYaJiD.s 			page 99


 2030              		.loc 1 1195 3 view .LVU687
1197:./lib/src/at32f4xx_tim.c **** 
 2031              		.loc 1 1197 3 view .LVU688
 2032 0004 FFF7FEFF 		bl	TMR_ETRConfig
 2033              	.LVL201:
1200:./lib/src/at32f4xx_tim.c ****   /* Reset the SMS Bits */
 2034              		.loc 1 1200 3 view .LVU689
1200:./lib/src/at32f4xx_tim.c ****   /* Reset the SMS Bits */
 2035              		.loc 1 1200 11 is_stmt 0 view .LVU690
 2036 0008 2389     		ldrh	r3, [r4, #8]
 2037 000a 9BB2     		uxth	r3, r3
 2038              	.LVL202:
1202:./lib/src/at32f4xx_tim.c ****   /* Select the External clock mode1 */
 2039              		.loc 1 1202 3 is_stmt 1 view .LVU691
1204:./lib/src/at32f4xx_tim.c ****   /* Select the Trigger selection : ETRF */
 2040              		.loc 1 1204 3 view .LVU692
1206:./lib/src/at32f4xx_tim.c ****   tmpsmcr |= TMR_TRGSEL_ETRF;
 2041              		.loc 1 1206 3 view .LVU693
1207:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx SMCR */
 2042              		.loc 1 1207 3 view .LVU694
1207:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx SMCR */
 2043              		.loc 1 1207 11 is_stmt 0 view .LVU695
 2044 000c 43F07703 		orr	r3, r3, #119
 2045              	.LVL203:
1209:./lib/src/at32f4xx_tim.c **** }
 2046              		.loc 1 1209 3 is_stmt 1 view .LVU696
1209:./lib/src/at32f4xx_tim.c **** }
 2047              		.loc 1 1209 13 is_stmt 0 view .LVU697
 2048 0010 2381     		strh	r3, [r4, #8]	@ movhi
1210:./lib/src/at32f4xx_tim.c **** 
 2049              		.loc 1 1210 1 view .LVU698
 2050 0012 10BD     		pop	{r4, pc}
1210:./lib/src/at32f4xx_tim.c **** 
 2051              		.loc 1 1210 1 view .LVU699
 2052              		.cfi_endproc
 2053              	.LFE145:
 2055              		.section	.text.TMR_ETRClockMode2Config,"ax",%progbits
 2056              		.align	1
 2057              		.global	TMR_ETRClockMode2Config
 2058              		.syntax unified
 2059              		.thumb
 2060              		.thumb_func
 2061              		.fpu fpv4-sp-d16
 2063              	TMR_ETRClockMode2Config:
 2064              	.LVL204:
 2065              	.LFB146:
1231:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 2066              		.loc 1 1231 1 is_stmt 1 view -0
 2067              		.cfi_startproc
 2068              		@ args = 0, pretend = 0, frame = 0
 2069              		@ frame_needed = 0, uses_anonymous_args = 0
1231:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 2070              		.loc 1 1231 1 is_stmt 0 view .LVU701
 2071 0000 10B5     		push	{r4, lr}
 2072              	.LCFI12:
 2073              		.cfi_def_cfa_offset 8
 2074              		.cfi_offset 4, -8
ARM GAS  /tmp/ccmYaJiD.s 			page 100


 2075              		.cfi_offset 14, -4
 2076 0002 0446     		mov	r4, r0
1233:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_EXT_DIV(TMR_ExtTRGPrescaler));
 2077              		.loc 1 1233 3 is_stmt 1 view .LVU702
1234:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_EXT_POLARITY(TMR_ExtTRGPolarity));
 2078              		.loc 1 1234 3 view .LVU703
1235:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_EXT_FILTER(ExtTRGFilter));
 2079              		.loc 1 1235 3 view .LVU704
1236:./lib/src/at32f4xx_tim.c ****   /* Configure the ETR Clock source */
 2080              		.loc 1 1236 3 view .LVU705
1238:./lib/src/at32f4xx_tim.c ****   /* Enable the External clock mode2 */
 2081              		.loc 1 1238 3 view .LVU706
 2082 0004 FFF7FEFF 		bl	TMR_ETRConfig
 2083              	.LVL205:
1240:./lib/src/at32f4xx_tim.c **** }
 2084              		.loc 1 1240 3 view .LVU707
1240:./lib/src/at32f4xx_tim.c **** }
 2085              		.loc 1 1240 13 is_stmt 0 view .LVU708
 2086 0008 2389     		ldrh	r3, [r4, #8]
 2087 000a 9BB2     		uxth	r3, r3
 2088 000c 43F48043 		orr	r3, r3, #16384
 2089 0010 2381     		strh	r3, [r4, #8]	@ movhi
1241:./lib/src/at32f4xx_tim.c **** 
 2090              		.loc 1 1241 1 view .LVU709
 2091 0012 10BD     		pop	{r4, pc}
1241:./lib/src/at32f4xx_tim.c **** 
 2092              		.loc 1 1241 1 view .LVU710
 2093              		.cfi_endproc
 2094              	.LFE146:
 2096              		.section	.text.TMR_DIVConfig,"ax",%progbits
 2097              		.align	1
 2098              		.global	TMR_DIVConfig
 2099              		.syntax unified
 2100              		.thumb
 2101              		.thumb_func
 2102              		.fpu fpv4-sp-d16
 2104              	TMR_DIVConfig:
 2105              	.LVL206:
 2106              	.LFB148:
1289:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 2107              		.loc 1 1289 1 is_stmt 1 view -0
 2108              		.cfi_startproc
 2109              		@ args = 0, pretend = 0, frame = 0
 2110              		@ frame_needed = 0, uses_anonymous_args = 0
 2111              		@ link register save eliminated.
1291:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_DIV_RELOAD(TMR_PSCReloadMode));
 2112              		.loc 1 1291 3 view .LVU712
1292:./lib/src/at32f4xx_tim.c ****   /* Set the Prescaler value */
 2113              		.loc 1 1292 3 view .LVU713
1294:./lib/src/at32f4xx_tim.c ****   /* Set or reset the UG Bit */
 2114              		.loc 1 1294 3 view .LVU714
1294:./lib/src/at32f4xx_tim.c ****   /* Set or reset the UG Bit */
 2115              		.loc 1 1294 13 is_stmt 0 view .LVU715
 2116 0000 0185     		strh	r1, [r0, #40]	@ movhi
1296:./lib/src/at32f4xx_tim.c **** }
 2117              		.loc 1 1296 3 is_stmt 1 view .LVU716
1296:./lib/src/at32f4xx_tim.c **** }
ARM GAS  /tmp/ccmYaJiD.s 			page 101


 2118              		.loc 1 1296 14 is_stmt 0 view .LVU717
 2119 0002 8282     		strh	r2, [r0, #20]	@ movhi
1297:./lib/src/at32f4xx_tim.c **** 
 2120              		.loc 1 1297 1 view .LVU718
 2121 0004 7047     		bx	lr
 2122              		.cfi_endproc
 2123              	.LFE148:
 2125              		.section	.text.TMR_CounterModeConfig,"ax",%progbits
 2126              		.align	1
 2127              		.global	TMR_CounterModeConfig
 2128              		.syntax unified
 2129              		.thumb
 2130              		.thumb_func
 2131              		.fpu fpv4-sp-d16
 2133              	TMR_CounterModeConfig:
 2134              	.LVL207:
 2135              	.LFB149:
1312:./lib/src/at32f4xx_tim.c ****   uint16_t tmpcr1 = 0;
 2136              		.loc 1 1312 1 is_stmt 1 view -0
 2137              		.cfi_startproc
 2138              		@ args = 0, pretend = 0, frame = 0
 2139              		@ frame_needed = 0, uses_anonymous_args = 0
 2140              		@ link register save eliminated.
1313:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 2141              		.loc 1 1313 3 view .LVU720
1315:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_COUNTER_DIR(TMR_CounterMode));
 2142              		.loc 1 1315 3 view .LVU721
1316:./lib/src/at32f4xx_tim.c ****   tmpcr1 = TMRx->CTRL1;
 2143              		.loc 1 1316 3 view .LVU722
1317:./lib/src/at32f4xx_tim.c ****   /* Reset the CMS and DIR Bits */
 2144              		.loc 1 1317 3 view .LVU723
1317:./lib/src/at32f4xx_tim.c ****   /* Reset the CMS and DIR Bits */
 2145              		.loc 1 1317 10 is_stmt 0 view .LVU724
 2146 0000 0388     		ldrh	r3, [r0]
 2147 0002 9BB2     		uxth	r3, r3
 2148              	.LVL208:
1319:./lib/src/at32f4xx_tim.c ****   /* Set the Counter Mode */
 2149              		.loc 1 1319 3 is_stmt 1 view .LVU725
1319:./lib/src/at32f4xx_tim.c ****   /* Set the Counter Mode */
 2150              		.loc 1 1319 10 is_stmt 0 view .LVU726
 2151 0004 23F07003 		bic	r3, r3, #112
 2152              	.LVL209:
1321:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CR1 register */
 2153              		.loc 1 1321 3 is_stmt 1 view .LVU727
1321:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CR1 register */
 2154              		.loc 1 1321 10 is_stmt 0 view .LVU728
 2155 0008 0B43     		orrs	r3, r3, r1
 2156              	.LVL210:
1323:./lib/src/at32f4xx_tim.c **** }
 2157              		.loc 1 1323 3 is_stmt 1 view .LVU729
1323:./lib/src/at32f4xx_tim.c **** }
 2158              		.loc 1 1323 15 is_stmt 0 view .LVU730
 2159 000a 0380     		strh	r3, [r0]	@ movhi
1324:./lib/src/at32f4xx_tim.c **** 
 2160              		.loc 1 1324 1 view .LVU731
 2161 000c 7047     		bx	lr
 2162              		.cfi_endproc
ARM GAS  /tmp/ccmYaJiD.s 			page 102


 2163              	.LFE149:
 2165              		.section	.text.TMR_SelectInputTrigger,"ax",%progbits
 2166              		.align	1
 2167              		.global	TMR_SelectInputTrigger
 2168              		.syntax unified
 2169              		.thumb
 2170              		.thumb_func
 2171              		.fpu fpv4-sp-d16
 2173              	TMR_SelectInputTrigger:
 2174              	.LVL211:
 2175              	.LFB150:
1342:./lib/src/at32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
 2176              		.loc 1 1342 1 is_stmt 1 view -0
 2177              		.cfi_startproc
 2178              		@ args = 0, pretend = 0, frame = 0
 2179              		@ frame_needed = 0, uses_anonymous_args = 0
 2180              		@ link register save eliminated.
1343:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 2181              		.loc 1 1343 3 view .LVU733
1345:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_TRIGGER_SELECTION(TMR_InputTriggerSource));
 2182              		.loc 1 1345 3 view .LVU734
1346:./lib/src/at32f4xx_tim.c ****   /* Get the TMRx SMCR register value */
 2183              		.loc 1 1346 3 view .LVU735
1348:./lib/src/at32f4xx_tim.c ****   /* Reset the TS Bits */
 2184              		.loc 1 1348 3 view .LVU736
1348:./lib/src/at32f4xx_tim.c ****   /* Reset the TS Bits */
 2185              		.loc 1 1348 11 is_stmt 0 view .LVU737
 2186 0000 0389     		ldrh	r3, [r0, #8]
 2187 0002 9BB2     		uxth	r3, r3
 2188              	.LVL212:
1350:./lib/src/at32f4xx_tim.c ****   /* Set the Input Trigger source */
 2189              		.loc 1 1350 3 is_stmt 1 view .LVU738
1350:./lib/src/at32f4xx_tim.c ****   /* Set the Input Trigger source */
 2190              		.loc 1 1350 11 is_stmt 0 view .LVU739
 2191 0004 23F07003 		bic	r3, r3, #112
 2192              	.LVL213:
1352:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx SMCR */
 2193              		.loc 1 1352 3 is_stmt 1 view .LVU740
1352:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx SMCR */
 2194              		.loc 1 1352 11 is_stmt 0 view .LVU741
 2195 0008 0B43     		orrs	r3, r3, r1
 2196              	.LVL214:
1354:./lib/src/at32f4xx_tim.c **** }
 2197              		.loc 1 1354 3 is_stmt 1 view .LVU742
1354:./lib/src/at32f4xx_tim.c **** }
 2198              		.loc 1 1354 13 is_stmt 0 view .LVU743
 2199 000a 0381     		strh	r3, [r0, #8]	@ movhi
1355:./lib/src/at32f4xx_tim.c **** 
 2200              		.loc 1 1355 1 view .LVU744
 2201 000c 7047     		bx	lr
 2202              		.cfi_endproc
 2203              	.LFE150:
 2205              		.section	.text.TMR_ITRxExternalClockConfig,"ax",%progbits
 2206              		.align	1
 2207              		.global	TMR_ITRxExternalClockConfig
 2208              		.syntax unified
 2209              		.thumb
ARM GAS  /tmp/ccmYaJiD.s 			page 103


 2210              		.thumb_func
 2211              		.fpu fpv4-sp-d16
 2213              	TMR_ITRxExternalClockConfig:
 2214              	.LVL215:
 2215              	.LFB143:
1119:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 2216              		.loc 1 1119 1 is_stmt 1 view -0
 2217              		.cfi_startproc
 2218              		@ args = 0, pretend = 0, frame = 0
 2219              		@ frame_needed = 0, uses_anonymous_args = 0
1119:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 2220              		.loc 1 1119 1 is_stmt 0 view .LVU746
 2221 0000 10B5     		push	{r4, lr}
 2222              	.LCFI13:
 2223              		.cfi_def_cfa_offset 8
 2224              		.cfi_offset 4, -8
 2225              		.cfi_offset 14, -4
 2226 0002 0446     		mov	r4, r0
1121:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_INTERNAL_TRIGGER_SELECTION(TMR_InputTriggerSource));
 2227              		.loc 1 1121 3 is_stmt 1 view .LVU747
1122:./lib/src/at32f4xx_tim.c ****   /* Select the Internal Trigger */
 2228              		.loc 1 1122 3 view .LVU748
1124:./lib/src/at32f4xx_tim.c ****   /* Select the External clock mode1 */
 2229              		.loc 1 1124 3 view .LVU749
 2230 0004 FFF7FEFF 		bl	TMR_SelectInputTrigger
 2231              	.LVL216:
1126:./lib/src/at32f4xx_tim.c **** }
 2232              		.loc 1 1126 3 view .LVU750
1126:./lib/src/at32f4xx_tim.c **** }
 2233              		.loc 1 1126 13 is_stmt 0 view .LVU751
 2234 0008 2389     		ldrh	r3, [r4, #8]
 2235 000a 9BB2     		uxth	r3, r3
 2236 000c 43F00703 		orr	r3, r3, #7
 2237 0010 2381     		strh	r3, [r4, #8]	@ movhi
1127:./lib/src/at32f4xx_tim.c **** 
 2238              		.loc 1 1127 1 view .LVU752
 2239 0012 10BD     		pop	{r4, pc}
1127:./lib/src/at32f4xx_tim.c **** 
 2240              		.loc 1 1127 1 view .LVU753
 2241              		.cfi_endproc
 2242              	.LFE143:
 2244              		.section	.text.TMR_TIxExternalClockConfig,"ax",%progbits
 2245              		.align	1
 2246              		.global	TMR_TIxExternalClockConfig
 2247              		.syntax unified
 2248              		.thumb
 2249              		.thumb_func
 2250              		.fpu fpv4-sp-d16
 2252              	TMR_TIxExternalClockConfig:
 2253              	.LVL217:
 2254              	.LFB144:
1147:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 2255              		.loc 1 1147 1 is_stmt 1 view -0
 2256              		.cfi_startproc
 2257              		@ args = 0, pretend = 0, frame = 0
 2258              		@ frame_needed = 0, uses_anonymous_args = 0
1147:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
ARM GAS  /tmp/ccmYaJiD.s 			page 104


 2259              		.loc 1 1147 1 is_stmt 0 view .LVU755
 2260 0000 38B5     		push	{r3, r4, r5, lr}
 2261              	.LCFI14:
 2262              		.cfi_def_cfa_offset 16
 2263              		.cfi_offset 3, -16
 2264              		.cfi_offset 4, -12
 2265              		.cfi_offset 5, -8
 2266              		.cfi_offset 14, -4
 2267 0002 0446     		mov	r4, r0
 2268 0004 0D46     		mov	r5, r1
 2269 0006 1146     		mov	r1, r2
 2270              	.LVL218:
1149:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_TIXCLK_SOURCE(TMR_TIxExternalCLKSource));
 2271              		.loc 1 1149 3 is_stmt 1 view .LVU756
1150:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_IC_POLARITY(TMR_ICPolarity));
 2272              		.loc 1 1150 3 view .LVU757
1151:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_IC_FILTER(ICFilter));
 2273              		.loc 1 1151 3 view .LVU758
1152:./lib/src/at32f4xx_tim.c **** 
 2274              		.loc 1 1152 3 view .LVU759
1155:./lib/src/at32f4xx_tim.c ****   {
 2275              		.loc 1 1155 3 view .LVU760
1155:./lib/src/at32f4xx_tim.c ****   {
 2276              		.loc 1 1155 6 is_stmt 0 view .LVU761
 2277 0008 602D     		cmp	r5, #96
 2278 000a 0CD0     		beq	.L114
1161:./lib/src/at32f4xx_tim.c ****   }
 2279              		.loc 1 1161 5 is_stmt 1 view .LVU762
 2280 000c 0122     		movs	r2, #1
 2281              	.LVL219:
1161:./lib/src/at32f4xx_tim.c ****   }
 2282              		.loc 1 1161 5 is_stmt 0 view .LVU763
 2283 000e FFF7FEFF 		bl	TI1_Config
 2284              	.LVL220:
 2285              	.L112:
1165:./lib/src/at32f4xx_tim.c ****   /* Select the External clock mode1 */
 2286              		.loc 1 1165 3 is_stmt 1 view .LVU764
 2287 0012 2946     		mov	r1, r5
 2288 0014 2046     		mov	r0, r4
 2289 0016 FFF7FEFF 		bl	TMR_SelectInputTrigger
 2290              	.LVL221:
1167:./lib/src/at32f4xx_tim.c **** }
 2291              		.loc 1 1167 3 view .LVU765
1167:./lib/src/at32f4xx_tim.c **** }
 2292              		.loc 1 1167 13 is_stmt 0 view .LVU766
 2293 001a 2389     		ldrh	r3, [r4, #8]
 2294 001c 9BB2     		uxth	r3, r3
 2295 001e 43F00703 		orr	r3, r3, #7
 2296 0022 2381     		strh	r3, [r4, #8]	@ movhi
1168:./lib/src/at32f4xx_tim.c **** 
 2297              		.loc 1 1168 1 view .LVU767
 2298 0024 38BD     		pop	{r3, r4, r5, pc}
 2299              	.LVL222:
 2300              	.L114:
1157:./lib/src/at32f4xx_tim.c ****   }
 2301              		.loc 1 1157 5 is_stmt 1 view .LVU768
 2302 0026 0122     		movs	r2, #1
ARM GAS  /tmp/ccmYaJiD.s 			page 105


 2303              	.LVL223:
1157:./lib/src/at32f4xx_tim.c ****   }
 2304              		.loc 1 1157 5 is_stmt 0 view .LVU769
 2305 0028 FFF7FEFF 		bl	TI2_Config
 2306              	.LVL224:
1157:./lib/src/at32f4xx_tim.c ****   }
 2307              		.loc 1 1157 5 view .LVU770
 2308 002c F1E7     		b	.L112
 2309              		.cfi_endproc
 2310              	.LFE144:
 2312              		.section	.text.TMR_EncoderInterfaceConfig,"ax",%progbits
 2313              		.align	1
 2314              		.global	TMR_EncoderInterfaceConfig
 2315              		.syntax unified
 2316              		.thumb
 2317              		.thumb_func
 2318              		.fpu fpv4-sp-d16
 2320              	TMR_EncoderInterfaceConfig:
 2321              	.LVL225:
 2322              	.LFB151:
1378:./lib/src/at32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
 2323              		.loc 1 1378 1 is_stmt 1 view -0
 2324              		.cfi_startproc
 2325              		@ args = 0, pretend = 0, frame = 0
 2326              		@ frame_needed = 0, uses_anonymous_args = 0
1378:./lib/src/at32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
 2327              		.loc 1 1378 1 is_stmt 0 view .LVU772
 2328 0000 10B5     		push	{r4, lr}
 2329              	.LCFI15:
 2330              		.cfi_def_cfa_offset 8
 2331              		.cfi_offset 4, -8
 2332              		.cfi_offset 14, -4
1379:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2333              		.loc 1 1379 3 is_stmt 1 view .LVU773
 2334              	.LVL226:
1380:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccer = 0;
 2335              		.loc 1 1380 3 view .LVU774
1381:./lib/src/at32f4xx_tim.c **** 
 2336              		.loc 1 1381 3 view .LVU775
1384:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_ENCODER_MODE(TMR_EncoderMode));
 2337              		.loc 1 1384 3 view .LVU776
1385:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_IC_POLARITY(TMR_IC1Polarity));
 2338              		.loc 1 1385 3 view .LVU777
1386:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_IC_POLARITY(TMR_IC2Polarity));
 2339              		.loc 1 1386 3 view .LVU778
1387:./lib/src/at32f4xx_tim.c **** 
 2340              		.loc 1 1387 3 view .LVU779
1390:./lib/src/at32f4xx_tim.c **** 
 2341              		.loc 1 1390 3 view .LVU780
1390:./lib/src/at32f4xx_tim.c **** 
 2342              		.loc 1 1390 11 is_stmt 0 view .LVU781
 2343 0002 0489     		ldrh	r4, [r0, #8]
 2344 0004 A4B2     		uxth	r4, r4
 2345              	.LVL227:
1393:./lib/src/at32f4xx_tim.c **** 
 2346              		.loc 1 1393 3 is_stmt 1 view .LVU782
1393:./lib/src/at32f4xx_tim.c **** 
ARM GAS  /tmp/ccmYaJiD.s 			page 106


 2347              		.loc 1 1393 12 is_stmt 0 view .LVU783
 2348 0006 B0F818C0 		ldrh	ip, [r0, #24]
 2349 000a 1FFA8CFC 		uxth	ip, ip
 2350              	.LVL228:
1396:./lib/src/at32f4xx_tim.c **** 
 2351              		.loc 1 1396 3 is_stmt 1 view .LVU784
1396:./lib/src/at32f4xx_tim.c **** 
 2352              		.loc 1 1396 11 is_stmt 0 view .LVU785
 2353 000e B0F820E0 		ldrh	lr, [r0, #32]
 2354 0012 1FFA8EFE 		uxth	lr, lr
 2355              	.LVL229:
1399:./lib/src/at32f4xx_tim.c ****   tmpsmcr |= TMR_EncoderMode;
 2356              		.loc 1 1399 3 is_stmt 1 view .LVU786
1399:./lib/src/at32f4xx_tim.c ****   tmpsmcr |= TMR_EncoderMode;
 2357              		.loc 1 1399 11 is_stmt 0 view .LVU787
 2358 0016 24F00704 		bic	r4, r4, #7
 2359              	.LVL230:
1400:./lib/src/at32f4xx_tim.c **** 
 2360              		.loc 1 1400 3 is_stmt 1 view .LVU788
1400:./lib/src/at32f4xx_tim.c **** 
 2361              		.loc 1 1400 11 is_stmt 0 view .LVU789
 2362 001a 0C43     		orrs	r4, r4, r1
 2363              	.LVL231:
1403:./lib/src/at32f4xx_tim.c ****   tmpccmr1 |= TMR_CCM1_C1SEL_0 | TMR_CCM1_C2SEL_0;
 2364              		.loc 1 1403 3 is_stmt 1 view .LVU790
1403:./lib/src/at32f4xx_tim.c ****   tmpccmr1 |= TMR_CCM1_C1SEL_0 | TMR_CCM1_C2SEL_0;
 2365              		.loc 1 1403 12 is_stmt 0 view .LVU791
 2366 001c 2CF4407C 		bic	ip, ip, #768
 2367              	.LVL232:
1403:./lib/src/at32f4xx_tim.c ****   tmpccmr1 |= TMR_CCM1_C1SEL_0 | TMR_CCM1_C2SEL_0;
 2368              		.loc 1 1403 12 view .LVU792
 2369 0020 2CF0030C 		bic	ip, ip, #3
 2370              	.LVL233:
1404:./lib/src/at32f4xx_tim.c **** 
 2371              		.loc 1 1404 3 is_stmt 1 view .LVU793
1404:./lib/src/at32f4xx_tim.c **** 
 2372              		.loc 1 1404 12 is_stmt 0 view .LVU794
 2373 0024 4CF4807C 		orr	ip, ip, #256
 2374              	.LVL234:
1404:./lib/src/at32f4xx_tim.c **** 
 2375              		.loc 1 1404 12 view .LVU795
 2376 0028 4CF0010C 		orr	ip, ip, #1
 2377              	.LVL235:
1407:./lib/src/at32f4xx_tim.c ****   tmpccer |= (uint16_t)(TMR_IC1Polarity | (uint16_t)(TMR_IC2Polarity << (uint16_t)4));
 2378              		.loc 1 1407 3 is_stmt 1 view .LVU796
1407:./lib/src/at32f4xx_tim.c ****   tmpccer |= (uint16_t)(TMR_IC1Polarity | (uint16_t)(TMR_IC2Polarity << (uint16_t)4));
 2379              		.loc 1 1407 11 is_stmt 0 view .LVU797
 2380 002c 2EF0220E 		bic	lr, lr, #34
 2381              	.LVL236:
1408:./lib/src/at32f4xx_tim.c **** 
 2382              		.loc 1 1408 3 is_stmt 1 view .LVU798
1408:./lib/src/at32f4xx_tim.c **** 
 2383              		.loc 1 1408 43 is_stmt 0 view .LVU799
 2384 0030 1B01     		lsls	r3, r3, #4
 2385              	.LVL237:
1408:./lib/src/at32f4xx_tim.c **** 
 2386              		.loc 1 1408 43 view .LVU800
ARM GAS  /tmp/ccmYaJiD.s 			page 107


 2387 0032 9BB2     		uxth	r3, r3
1408:./lib/src/at32f4xx_tim.c **** 
 2388              		.loc 1 1408 14 view .LVU801
 2389 0034 1343     		orrs	r3, r3, r2
1408:./lib/src/at32f4xx_tim.c **** 
 2390              		.loc 1 1408 11 view .LVU802
 2391 0036 4EEA030E 		orr	lr, lr, r3
 2392              	.LVL238:
1411:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR1 */
 2393              		.loc 1 1411 3 is_stmt 1 view .LVU803
1411:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR1 */
 2394              		.loc 1 1411 13 is_stmt 0 view .LVU804
 2395 003a 0481     		strh	r4, [r0, #8]	@ movhi
1413:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCE */
 2396              		.loc 1 1413 3 is_stmt 1 view .LVU805
1413:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCE */
 2397              		.loc 1 1413 14 is_stmt 0 view .LVU806
 2398 003c A0F818C0 		strh	ip, [r0, #24]	@ movhi
1415:./lib/src/at32f4xx_tim.c **** }
 2399              		.loc 1 1415 3 is_stmt 1 view .LVU807
1415:./lib/src/at32f4xx_tim.c **** }
 2400              		.loc 1 1415 13 is_stmt 0 view .LVU808
 2401 0040 A0F820E0 		strh	lr, [r0, #32]	@ movhi
1416:./lib/src/at32f4xx_tim.c **** 
 2402              		.loc 1 1416 1 view .LVU809
 2403 0044 10BD     		pop	{r4, pc}
1416:./lib/src/at32f4xx_tim.c **** 
 2404              		.loc 1 1416 1 view .LVU810
 2405              		.cfi_endproc
 2406              	.LFE151:
 2408              		.section	.text.TMR_ForcedOC1Config,"ax",%progbits
 2409              		.align	1
 2410              		.global	TMR_ForcedOC1Config
 2411              		.syntax unified
 2412              		.thumb
 2413              		.thumb_func
 2414              		.fpu fpv4-sp-d16
 2416              	TMR_ForcedOC1Config:
 2417              	.LVL239:
 2418              	.LFB152:
1428:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2419              		.loc 1 1428 1 is_stmt 1 view -0
 2420              		.cfi_startproc
 2421              		@ args = 0, pretend = 0, frame = 0
 2422              		@ frame_needed = 0, uses_anonymous_args = 0
 2423              		@ link register save eliminated.
1429:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 2424              		.loc 1 1429 3 view .LVU812
1431:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_FORCED_ACTION(TMR_ForcedAction));
 2425              		.loc 1 1431 3 view .LVU813
1432:./lib/src/at32f4xx_tim.c ****   tmpccmr1 = TMRx->CCM1;
 2426              		.loc 1 1432 3 view .LVU814
1433:./lib/src/at32f4xx_tim.c ****   /* Reset the OC1M Bits */
 2427              		.loc 1 1433 3 view .LVU815
1433:./lib/src/at32f4xx_tim.c ****   /* Reset the OC1M Bits */
 2428              		.loc 1 1433 12 is_stmt 0 view .LVU816
 2429 0000 038B     		ldrh	r3, [r0, #24]
ARM GAS  /tmp/ccmYaJiD.s 			page 108


 2430 0002 9BB2     		uxth	r3, r3
 2431              	.LVL240:
1435:./lib/src/at32f4xx_tim.c ****   /* Configure The Forced output Mode */
 2432              		.loc 1 1435 3 is_stmt 1 view .LVU817
1435:./lib/src/at32f4xx_tim.c ****   /* Configure The Forced output Mode */
 2433              		.loc 1 1435 12 is_stmt 0 view .LVU818
 2434 0004 23F07003 		bic	r3, r3, #112
 2435              	.LVL241:
1437:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR1 register */
 2436              		.loc 1 1437 3 is_stmt 1 view .LVU819
1437:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR1 register */
 2437              		.loc 1 1437 12 is_stmt 0 view .LVU820
 2438 0008 0B43     		orrs	r3, r3, r1
 2439              	.LVL242:
1439:./lib/src/at32f4xx_tim.c **** }
 2440              		.loc 1 1439 3 is_stmt 1 view .LVU821
1439:./lib/src/at32f4xx_tim.c **** }
 2441              		.loc 1 1439 14 is_stmt 0 view .LVU822
 2442 000a 0383     		strh	r3, [r0, #24]	@ movhi
1440:./lib/src/at32f4xx_tim.c **** 
 2443              		.loc 1 1440 1 view .LVU823
 2444 000c 7047     		bx	lr
 2445              		.cfi_endproc
 2446              	.LFE152:
 2448              		.section	.text.TMR_ForcedOC2Config,"ax",%progbits
 2449              		.align	1
 2450              		.global	TMR_ForcedOC2Config
 2451              		.syntax unified
 2452              		.thumb
 2453              		.thumb_func
 2454              		.fpu fpv4-sp-d16
 2456              	TMR_ForcedOC2Config:
 2457              	.LVL243:
 2458              	.LFB153:
1452:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2459              		.loc 1 1452 1 is_stmt 1 view -0
 2460              		.cfi_startproc
 2461              		@ args = 0, pretend = 0, frame = 0
 2462              		@ frame_needed = 0, uses_anonymous_args = 0
 2463              		@ link register save eliminated.
1453:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 2464              		.loc 1 1453 3 view .LVU825
1455:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_FORCED_ACTION(TMR_ForcedAction));
 2465              		.loc 1 1455 3 view .LVU826
1456:./lib/src/at32f4xx_tim.c ****   tmpccmr1 = TMRx->CCM1;
 2466              		.loc 1 1456 3 view .LVU827
1457:./lib/src/at32f4xx_tim.c ****   /* Reset the OC2M Bits */
 2467              		.loc 1 1457 3 view .LVU828
1457:./lib/src/at32f4xx_tim.c ****   /* Reset the OC2M Bits */
 2468              		.loc 1 1457 12 is_stmt 0 view .LVU829
 2469 0000 038B     		ldrh	r3, [r0, #24]
 2470 0002 9BB2     		uxth	r3, r3
 2471              	.LVL244:
1459:./lib/src/at32f4xx_tim.c ****   /* Configure The Forced output Mode */
 2472              		.loc 1 1459 3 is_stmt 1 view .LVU830
1459:./lib/src/at32f4xx_tim.c ****   /* Configure The Forced output Mode */
 2473              		.loc 1 1459 12 is_stmt 0 view .LVU831
ARM GAS  /tmp/ccmYaJiD.s 			page 109


 2474 0004 23F4E043 		bic	r3, r3, #28672
 2475              	.LVL245:
1461:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR1 register */
 2476              		.loc 1 1461 3 is_stmt 1 view .LVU832
1461:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR1 register */
 2477              		.loc 1 1461 15 is_stmt 0 view .LVU833
 2478 0008 0902     		lsls	r1, r1, #8
 2479              	.LVL246:
1461:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR1 register */
 2480              		.loc 1 1461 15 view .LVU834
 2481 000a 89B2     		uxth	r1, r1
1461:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR1 register */
 2482              		.loc 1 1461 12 view .LVU835
 2483 000c 0B43     		orrs	r3, r3, r1
 2484              	.LVL247:
1463:./lib/src/at32f4xx_tim.c **** }
 2485              		.loc 1 1463 3 is_stmt 1 view .LVU836
1463:./lib/src/at32f4xx_tim.c **** }
 2486              		.loc 1 1463 14 is_stmt 0 view .LVU837
 2487 000e 0383     		strh	r3, [r0, #24]	@ movhi
1464:./lib/src/at32f4xx_tim.c **** 
 2488              		.loc 1 1464 1 view .LVU838
 2489 0010 7047     		bx	lr
 2490              		.cfi_endproc
 2491              	.LFE153:
 2493              		.section	.text.TMR_ForcedOC3Config,"ax",%progbits
 2494              		.align	1
 2495              		.global	TMR_ForcedOC3Config
 2496              		.syntax unified
 2497              		.thumb
 2498              		.thumb_func
 2499              		.fpu fpv4-sp-d16
 2501              	TMR_ForcedOC3Config:
 2502              	.LVL248:
 2503              	.LFB154:
1476:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 2504              		.loc 1 1476 1 is_stmt 1 view -0
 2505              		.cfi_startproc
 2506              		@ args = 0, pretend = 0, frame = 0
 2507              		@ frame_needed = 0, uses_anonymous_args = 0
 2508              		@ link register save eliminated.
1477:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 2509              		.loc 1 1477 3 view .LVU840
1479:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_FORCED_ACTION(TMR_ForcedAction));
 2510              		.loc 1 1479 3 view .LVU841
1480:./lib/src/at32f4xx_tim.c ****   tmpccmr2 = TMRx->CCM2;
 2511              		.loc 1 1480 3 view .LVU842
1481:./lib/src/at32f4xx_tim.c ****   /* Reset the OC1M Bits */
 2512              		.loc 1 1481 3 view .LVU843
1481:./lib/src/at32f4xx_tim.c ****   /* Reset the OC1M Bits */
 2513              		.loc 1 1481 12 is_stmt 0 view .LVU844
 2514 0000 838B     		ldrh	r3, [r0, #28]
 2515 0002 9BB2     		uxth	r3, r3
 2516              	.LVL249:
1483:./lib/src/at32f4xx_tim.c ****   /* Configure The Forced output Mode */
 2517              		.loc 1 1483 3 is_stmt 1 view .LVU845
1483:./lib/src/at32f4xx_tim.c ****   /* Configure The Forced output Mode */
ARM GAS  /tmp/ccmYaJiD.s 			page 110


 2518              		.loc 1 1483 12 is_stmt 0 view .LVU846
 2519 0004 23F07003 		bic	r3, r3, #112
 2520              	.LVL250:
1485:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR2 register */
 2521              		.loc 1 1485 3 is_stmt 1 view .LVU847
1485:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR2 register */
 2522              		.loc 1 1485 12 is_stmt 0 view .LVU848
 2523 0008 0B43     		orrs	r3, r3, r1
 2524              	.LVL251:
1487:./lib/src/at32f4xx_tim.c **** }
 2525              		.loc 1 1487 3 is_stmt 1 view .LVU849
1487:./lib/src/at32f4xx_tim.c **** }
 2526              		.loc 1 1487 14 is_stmt 0 view .LVU850
 2527 000a 8383     		strh	r3, [r0, #28]	@ movhi
1488:./lib/src/at32f4xx_tim.c **** 
 2528              		.loc 1 1488 1 view .LVU851
 2529 000c 7047     		bx	lr
 2530              		.cfi_endproc
 2531              	.LFE154:
 2533              		.section	.text.TMR_ForcedOC4Config,"ax",%progbits
 2534              		.align	1
 2535              		.global	TMR_ForcedOC4Config
 2536              		.syntax unified
 2537              		.thumb
 2538              		.thumb_func
 2539              		.fpu fpv4-sp-d16
 2541              	TMR_ForcedOC4Config:
 2542              	.LVL252:
 2543              	.LFB155:
1500:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 2544              		.loc 1 1500 1 is_stmt 1 view -0
 2545              		.cfi_startproc
 2546              		@ args = 0, pretend = 0, frame = 0
 2547              		@ frame_needed = 0, uses_anonymous_args = 0
 2548              		@ link register save eliminated.
1501:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 2549              		.loc 1 1501 3 view .LVU853
1503:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_FORCED_ACTION(TMR_ForcedAction));
 2550              		.loc 1 1503 3 view .LVU854
1504:./lib/src/at32f4xx_tim.c ****   tmpccmr2 = TMRx->CCM2;
 2551              		.loc 1 1504 3 view .LVU855
1505:./lib/src/at32f4xx_tim.c ****   /* Reset the OC2M Bits */
 2552              		.loc 1 1505 3 view .LVU856
1505:./lib/src/at32f4xx_tim.c ****   /* Reset the OC2M Bits */
 2553              		.loc 1 1505 12 is_stmt 0 view .LVU857
 2554 0000 838B     		ldrh	r3, [r0, #28]
 2555 0002 9BB2     		uxth	r3, r3
 2556              	.LVL253:
1507:./lib/src/at32f4xx_tim.c ****   /* Configure The Forced output Mode */
 2557              		.loc 1 1507 3 is_stmt 1 view .LVU858
1507:./lib/src/at32f4xx_tim.c ****   /* Configure The Forced output Mode */
 2558              		.loc 1 1507 12 is_stmt 0 view .LVU859
 2559 0004 23F4E043 		bic	r3, r3, #28672
 2560              	.LVL254:
1509:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR2 register */
 2561              		.loc 1 1509 3 is_stmt 1 view .LVU860
1509:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR2 register */
ARM GAS  /tmp/ccmYaJiD.s 			page 111


 2562              		.loc 1 1509 15 is_stmt 0 view .LVU861
 2563 0008 0902     		lsls	r1, r1, #8
 2564              	.LVL255:
1509:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR2 register */
 2565              		.loc 1 1509 15 view .LVU862
 2566 000a 89B2     		uxth	r1, r1
1509:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR2 register */
 2567              		.loc 1 1509 12 view .LVU863
 2568 000c 0B43     		orrs	r3, r3, r1
 2569              	.LVL256:
1511:./lib/src/at32f4xx_tim.c **** }
 2570              		.loc 1 1511 3 is_stmt 1 view .LVU864
1511:./lib/src/at32f4xx_tim.c **** }
 2571              		.loc 1 1511 14 is_stmt 0 view .LVU865
 2572 000e 8383     		strh	r3, [r0, #28]	@ movhi
1512:./lib/src/at32f4xx_tim.c **** 
 2573              		.loc 1 1512 1 view .LVU866
 2574 0010 7047     		bx	lr
 2575              		.cfi_endproc
 2576              	.LFE155:
 2578              		.section	.text.TMR_ARPreloadConfig,"ax",%progbits
 2579              		.align	1
 2580              		.global	TMR_ARPreloadConfig
 2581              		.syntax unified
 2582              		.thumb
 2583              		.thumb_func
 2584              		.fpu fpv4-sp-d16
 2586              	TMR_ARPreloadConfig:
 2587              	.LVL257:
 2588              	.LFB156:
1522:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 2589              		.loc 1 1522 1 is_stmt 1 view -0
 2590              		.cfi_startproc
 2591              		@ args = 0, pretend = 0, frame = 0
 2592              		@ frame_needed = 0, uses_anonymous_args = 0
 2593              		@ link register save eliminated.
1524:./lib/src/at32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2594              		.loc 1 1524 3 view .LVU868
1525:./lib/src/at32f4xx_tim.c **** 
 2595              		.loc 1 1525 3 view .LVU869
1527:./lib/src/at32f4xx_tim.c ****   {
 2596              		.loc 1 1527 3 view .LVU870
1527:./lib/src/at32f4xx_tim.c ****   {
 2597              		.loc 1 1527 6 is_stmt 0 view .LVU871
 2598 0000 29B1     		cbz	r1, .L122
1530:./lib/src/at32f4xx_tim.c ****   }
 2599              		.loc 1 1530 5 is_stmt 1 view .LVU872
1530:./lib/src/at32f4xx_tim.c ****   }
 2600              		.loc 1 1530 17 is_stmt 0 view .LVU873
 2601 0002 0388     		ldrh	r3, [r0]
 2602 0004 9BB2     		uxth	r3, r3
 2603 0006 43F08003 		orr	r3, r3, #128
 2604 000a 0380     		strh	r3, [r0]	@ movhi
 2605 000c 7047     		bx	lr
 2606              	.L122:
1535:./lib/src/at32f4xx_tim.c ****   }
 2607              		.loc 1 1535 5 is_stmt 1 view .LVU874
ARM GAS  /tmp/ccmYaJiD.s 			page 112


1535:./lib/src/at32f4xx_tim.c ****   }
 2608              		.loc 1 1535 17 is_stmt 0 view .LVU875
 2609 000e 0388     		ldrh	r3, [r0]
 2610 0010 9BB2     		uxth	r3, r3
 2611 0012 23F08003 		bic	r3, r3, #128
 2612 0016 9BB2     		uxth	r3, r3
 2613 0018 0380     		strh	r3, [r0]	@ movhi
1537:./lib/src/at32f4xx_tim.c **** 
 2614              		.loc 1 1537 1 view .LVU876
 2615 001a 7047     		bx	lr
 2616              		.cfi_endproc
 2617              	.LFE156:
 2619              		.section	.text.TMR_SelectHALL,"ax",%progbits
 2620              		.align	1
 2621              		.global	TMR_SelectHALL
 2622              		.syntax unified
 2623              		.thumb
 2624              		.thumb_func
 2625              		.fpu fpv4-sp-d16
 2627              	TMR_SelectHALL:
 2628              	.LVL258:
 2629              	.LFB157:
1547:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 2630              		.loc 1 1547 1 is_stmt 1 view -0
 2631              		.cfi_startproc
 2632              		@ args = 0, pretend = 0, frame = 0
 2633              		@ frame_needed = 0, uses_anonymous_args = 0
 2634              		@ link register save eliminated.
1549:./lib/src/at32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2635              		.loc 1 1549 3 view .LVU878
1550:./lib/src/at32f4xx_tim.c **** 
 2636              		.loc 1 1550 3 view .LVU879
1552:./lib/src/at32f4xx_tim.c ****   {
 2637              		.loc 1 1552 3 view .LVU880
1552:./lib/src/at32f4xx_tim.c ****   {
 2638              		.loc 1 1552 6 is_stmt 0 view .LVU881
 2639 0000 29B1     		cbz	r1, .L125
1555:./lib/src/at32f4xx_tim.c ****   }
 2640              		.loc 1 1555 5 is_stmt 1 view .LVU882
1555:./lib/src/at32f4xx_tim.c ****   }
 2641              		.loc 1 1555 17 is_stmt 0 view .LVU883
 2642 0002 8388     		ldrh	r3, [r0, #4]
 2643 0004 9BB2     		uxth	r3, r3
 2644 0006 43F00403 		orr	r3, r3, #4
 2645 000a 8380     		strh	r3, [r0, #4]	@ movhi
 2646 000c 7047     		bx	lr
 2647              	.L125:
1560:./lib/src/at32f4xx_tim.c ****   }
 2648              		.loc 1 1560 5 is_stmt 1 view .LVU884
1560:./lib/src/at32f4xx_tim.c ****   }
 2649              		.loc 1 1560 17 is_stmt 0 view .LVU885
 2650 000e 8388     		ldrh	r3, [r0, #4]
 2651 0010 9BB2     		uxth	r3, r3
 2652 0012 23F00403 		bic	r3, r3, #4
 2653 0016 9BB2     		uxth	r3, r3
 2654 0018 8380     		strh	r3, [r0, #4]	@ movhi
1562:./lib/src/at32f4xx_tim.c **** 
ARM GAS  /tmp/ccmYaJiD.s 			page 113


 2655              		.loc 1 1562 1 view .LVU886
 2656 001a 7047     		bx	lr
 2657              		.cfi_endproc
 2658              	.LFE157:
 2660              		.section	.text.TMR_SelectCCDMA,"ax",%progbits
 2661              		.align	1
 2662              		.global	TMR_SelectCCDMA
 2663              		.syntax unified
 2664              		.thumb
 2665              		.thumb_func
 2666              		.fpu fpv4-sp-d16
 2668              	TMR_SelectCCDMA:
 2669              	.LVL259:
 2670              	.LFB158:
1573:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 2671              		.loc 1 1573 1 is_stmt 1 view -0
 2672              		.cfi_startproc
 2673              		@ args = 0, pretend = 0, frame = 0
 2674              		@ frame_needed = 0, uses_anonymous_args = 0
 2675              		@ link register save eliminated.
1575:./lib/src/at32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2676              		.loc 1 1575 3 view .LVU888
1576:./lib/src/at32f4xx_tim.c **** 
 2677              		.loc 1 1576 3 view .LVU889
1578:./lib/src/at32f4xx_tim.c ****   {
 2678              		.loc 1 1578 3 view .LVU890
1578:./lib/src/at32f4xx_tim.c ****   {
 2679              		.loc 1 1578 6 is_stmt 0 view .LVU891
 2680 0000 29B1     		cbz	r1, .L128
1581:./lib/src/at32f4xx_tim.c ****   }
 2681              		.loc 1 1581 5 is_stmt 1 view .LVU892
1581:./lib/src/at32f4xx_tim.c ****   }
 2682              		.loc 1 1581 17 is_stmt 0 view .LVU893
 2683 0002 8388     		ldrh	r3, [r0, #4]
 2684 0004 9BB2     		uxth	r3, r3
 2685 0006 43F00803 		orr	r3, r3, #8
 2686 000a 8380     		strh	r3, [r0, #4]	@ movhi
 2687 000c 7047     		bx	lr
 2688              	.L128:
1586:./lib/src/at32f4xx_tim.c ****   }
 2689              		.loc 1 1586 5 is_stmt 1 view .LVU894
1586:./lib/src/at32f4xx_tim.c ****   }
 2690              		.loc 1 1586 17 is_stmt 0 view .LVU895
 2691 000e 8388     		ldrh	r3, [r0, #4]
 2692 0010 9BB2     		uxth	r3, r3
 2693 0012 23F00803 		bic	r3, r3, #8
 2694 0016 9BB2     		uxth	r3, r3
 2695 0018 8380     		strh	r3, [r0, #4]	@ movhi
1588:./lib/src/at32f4xx_tim.c **** 
 2696              		.loc 1 1588 1 view .LVU896
 2697 001a 7047     		bx	lr
 2698              		.cfi_endproc
 2699              	.LFE158:
 2701              		.section	.text.TMR_CCPreloadControl,"ax",%progbits
 2702              		.align	1
 2703              		.global	TMR_CCPreloadControl
 2704              		.syntax unified
ARM GAS  /tmp/ccmYaJiD.s 			page 114


 2705              		.thumb
 2706              		.thumb_func
 2707              		.fpu fpv4-sp-d16
 2709              	TMR_CCPreloadControl:
 2710              	.LVL260:
 2711              	.LFB159:
1599:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 2712              		.loc 1 1599 1 is_stmt 1 view -0
 2713              		.cfi_startproc
 2714              		@ args = 0, pretend = 0, frame = 0
 2715              		@ frame_needed = 0, uses_anonymous_args = 0
 2716              		@ link register save eliminated.
1601:./lib/src/at32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2717              		.loc 1 1601 3 view .LVU898
1602:./lib/src/at32f4xx_tim.c **** 
 2718              		.loc 1 1602 3 view .LVU899
1604:./lib/src/at32f4xx_tim.c ****   {
 2719              		.loc 1 1604 3 view .LVU900
1604:./lib/src/at32f4xx_tim.c ****   {
 2720              		.loc 1 1604 6 is_stmt 0 view .LVU901
 2721 0000 29B1     		cbz	r1, .L131
1607:./lib/src/at32f4xx_tim.c ****   }
 2722              		.loc 1 1607 5 is_stmt 1 view .LVU902
1607:./lib/src/at32f4xx_tim.c ****   }
 2723              		.loc 1 1607 17 is_stmt 0 view .LVU903
 2724 0002 8388     		ldrh	r3, [r0, #4]
 2725 0004 9BB2     		uxth	r3, r3
 2726 0006 43F00103 		orr	r3, r3, #1
 2727 000a 8380     		strh	r3, [r0, #4]	@ movhi
 2728 000c 7047     		bx	lr
 2729              	.L131:
1612:./lib/src/at32f4xx_tim.c ****   }
 2730              		.loc 1 1612 5 is_stmt 1 view .LVU904
1612:./lib/src/at32f4xx_tim.c ****   }
 2731              		.loc 1 1612 17 is_stmt 0 view .LVU905
 2732 000e 8388     		ldrh	r3, [r0, #4]
 2733 0010 9BB2     		uxth	r3, r3
 2734 0012 23F00103 		bic	r3, r3, #1
 2735 0016 9BB2     		uxth	r3, r3
 2736 0018 8380     		strh	r3, [r0, #4]	@ movhi
1614:./lib/src/at32f4xx_tim.c **** 
 2737              		.loc 1 1614 1 view .LVU906
 2738 001a 7047     		bx	lr
 2739              		.cfi_endproc
 2740              	.LFE159:
 2742              		.section	.text.TMR_OC1PreloadConfig,"ax",%progbits
 2743              		.align	1
 2744              		.global	TMR_OC1PreloadConfig
 2745              		.syntax unified
 2746              		.thumb
 2747              		.thumb_func
 2748              		.fpu fpv4-sp-d16
 2750              	TMR_OC1PreloadConfig:
 2751              	.LVL261:
 2752              	.LFB160:
1626:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2753              		.loc 1 1626 1 is_stmt 1 view -0
ARM GAS  /tmp/ccmYaJiD.s 			page 115


 2754              		.cfi_startproc
 2755              		@ args = 0, pretend = 0, frame = 0
 2756              		@ frame_needed = 0, uses_anonymous_args = 0
 2757              		@ link register save eliminated.
1627:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 2758              		.loc 1 1627 3 view .LVU908
1629:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OCPRELOAD_STATE(TMR_OCPreload));
 2759              		.loc 1 1629 3 view .LVU909
1630:./lib/src/at32f4xx_tim.c ****   tmpccmr1 = TMRx->CCM1;
 2760              		.loc 1 1630 3 view .LVU910
1631:./lib/src/at32f4xx_tim.c ****   /* Reset the OC1PE Bit */
 2761              		.loc 1 1631 3 view .LVU911
1631:./lib/src/at32f4xx_tim.c ****   /* Reset the OC1PE Bit */
 2762              		.loc 1 1631 12 is_stmt 0 view .LVU912
 2763 0000 038B     		ldrh	r3, [r0, #24]
 2764 0002 9BB2     		uxth	r3, r3
 2765              	.LVL262:
1633:./lib/src/at32f4xx_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
 2766              		.loc 1 1633 3 is_stmt 1 view .LVU913
1633:./lib/src/at32f4xx_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
 2767              		.loc 1 1633 12 is_stmt 0 view .LVU914
 2768 0004 23F00803 		bic	r3, r3, #8
 2769              	.LVL263:
1635:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR1 register */
 2770              		.loc 1 1635 3 is_stmt 1 view .LVU915
1635:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR1 register */
 2771              		.loc 1 1635 12 is_stmt 0 view .LVU916
 2772 0008 0B43     		orrs	r3, r3, r1
 2773              	.LVL264:
1637:./lib/src/at32f4xx_tim.c **** }
 2774              		.loc 1 1637 3 is_stmt 1 view .LVU917
1637:./lib/src/at32f4xx_tim.c **** }
 2775              		.loc 1 1637 14 is_stmt 0 view .LVU918
 2776 000a 0383     		strh	r3, [r0, #24]	@ movhi
1638:./lib/src/at32f4xx_tim.c **** 
 2777              		.loc 1 1638 1 view .LVU919
 2778 000c 7047     		bx	lr
 2779              		.cfi_endproc
 2780              	.LFE160:
 2782              		.section	.text.TMR_OC2PreloadConfig,"ax",%progbits
 2783              		.align	1
 2784              		.global	TMR_OC2PreloadConfig
 2785              		.syntax unified
 2786              		.thumb
 2787              		.thumb_func
 2788              		.fpu fpv4-sp-d16
 2790              	TMR_OC2PreloadConfig:
 2791              	.LVL265:
 2792              	.LFB161:
1651:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2793              		.loc 1 1651 1 is_stmt 1 view -0
 2794              		.cfi_startproc
 2795              		@ args = 0, pretend = 0, frame = 0
 2796              		@ frame_needed = 0, uses_anonymous_args = 0
 2797              		@ link register save eliminated.
1652:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 2798              		.loc 1 1652 3 view .LVU921
ARM GAS  /tmp/ccmYaJiD.s 			page 116


1654:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OCPRELOAD_STATE(TMR_OCPreload));
 2799              		.loc 1 1654 3 view .LVU922
1655:./lib/src/at32f4xx_tim.c ****   tmpccmr1 = TMRx->CCM1;
 2800              		.loc 1 1655 3 view .LVU923
1656:./lib/src/at32f4xx_tim.c ****   /* Reset the OC2PE Bit */
 2801              		.loc 1 1656 3 view .LVU924
1656:./lib/src/at32f4xx_tim.c ****   /* Reset the OC2PE Bit */
 2802              		.loc 1 1656 12 is_stmt 0 view .LVU925
 2803 0000 038B     		ldrh	r3, [r0, #24]
 2804 0002 9BB2     		uxth	r3, r3
 2805              	.LVL266:
1658:./lib/src/at32f4xx_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
 2806              		.loc 1 1658 3 is_stmt 1 view .LVU926
1658:./lib/src/at32f4xx_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
 2807              		.loc 1 1658 12 is_stmt 0 view .LVU927
 2808 0004 23F40063 		bic	r3, r3, #2048
 2809              	.LVL267:
1660:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR1 register */
 2810              		.loc 1 1660 3 is_stmt 1 view .LVU928
1660:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR1 register */
 2811              		.loc 1 1660 15 is_stmt 0 view .LVU929
 2812 0008 0902     		lsls	r1, r1, #8
 2813              	.LVL268:
1660:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR1 register */
 2814              		.loc 1 1660 15 view .LVU930
 2815 000a 89B2     		uxth	r1, r1
1660:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR1 register */
 2816              		.loc 1 1660 12 view .LVU931
 2817 000c 0B43     		orrs	r3, r3, r1
 2818              	.LVL269:
1662:./lib/src/at32f4xx_tim.c **** }
 2819              		.loc 1 1662 3 is_stmt 1 view .LVU932
1662:./lib/src/at32f4xx_tim.c **** }
 2820              		.loc 1 1662 14 is_stmt 0 view .LVU933
 2821 000e 0383     		strh	r3, [r0, #24]	@ movhi
1663:./lib/src/at32f4xx_tim.c **** 
 2822              		.loc 1 1663 1 view .LVU934
 2823 0010 7047     		bx	lr
 2824              		.cfi_endproc
 2825              	.LFE161:
 2827              		.section	.text.TMR_OC3PreloadConfig,"ax",%progbits
 2828              		.align	1
 2829              		.global	TMR_OC3PreloadConfig
 2830              		.syntax unified
 2831              		.thumb
 2832              		.thumb_func
 2833              		.fpu fpv4-sp-d16
 2835              	TMR_OC3PreloadConfig:
 2836              	.LVL270:
 2837              	.LFB162:
1675:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 2838              		.loc 1 1675 1 is_stmt 1 view -0
 2839              		.cfi_startproc
 2840              		@ args = 0, pretend = 0, frame = 0
 2841              		@ frame_needed = 0, uses_anonymous_args = 0
 2842              		@ link register save eliminated.
1676:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
ARM GAS  /tmp/ccmYaJiD.s 			page 117


 2843              		.loc 1 1676 3 view .LVU936
1678:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OCPRELOAD_STATE(TMR_OCPreload));
 2844              		.loc 1 1678 3 view .LVU937
1679:./lib/src/at32f4xx_tim.c ****   tmpccmr2 = TMRx->CCM2;
 2845              		.loc 1 1679 3 view .LVU938
1680:./lib/src/at32f4xx_tim.c ****   /* Reset the OC3PE Bit */
 2846              		.loc 1 1680 3 view .LVU939
1680:./lib/src/at32f4xx_tim.c ****   /* Reset the OC3PE Bit */
 2847              		.loc 1 1680 12 is_stmt 0 view .LVU940
 2848 0000 838B     		ldrh	r3, [r0, #28]
 2849 0002 9BB2     		uxth	r3, r3
 2850              	.LVL271:
1682:./lib/src/at32f4xx_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
 2851              		.loc 1 1682 3 is_stmt 1 view .LVU941
1682:./lib/src/at32f4xx_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
 2852              		.loc 1 1682 12 is_stmt 0 view .LVU942
 2853 0004 23F00803 		bic	r3, r3, #8
 2854              	.LVL272:
1684:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR2 register */
 2855              		.loc 1 1684 3 is_stmt 1 view .LVU943
1684:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR2 register */
 2856              		.loc 1 1684 12 is_stmt 0 view .LVU944
 2857 0008 0B43     		orrs	r3, r3, r1
 2858              	.LVL273:
1686:./lib/src/at32f4xx_tim.c **** }
 2859              		.loc 1 1686 3 is_stmt 1 view .LVU945
1686:./lib/src/at32f4xx_tim.c **** }
 2860              		.loc 1 1686 14 is_stmt 0 view .LVU946
 2861 000a 8383     		strh	r3, [r0, #28]	@ movhi
1687:./lib/src/at32f4xx_tim.c **** 
 2862              		.loc 1 1687 1 view .LVU947
 2863 000c 7047     		bx	lr
 2864              		.cfi_endproc
 2865              	.LFE162:
 2867              		.section	.text.TMR_OC4PreloadConfig,"ax",%progbits
 2868              		.align	1
 2869              		.global	TMR_OC4PreloadConfig
 2870              		.syntax unified
 2871              		.thumb
 2872              		.thumb_func
 2873              		.fpu fpv4-sp-d16
 2875              	TMR_OC4PreloadConfig:
 2876              	.LVL274:
 2877              	.LFB163:
1699:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 2878              		.loc 1 1699 1 is_stmt 1 view -0
 2879              		.cfi_startproc
 2880              		@ args = 0, pretend = 0, frame = 0
 2881              		@ frame_needed = 0, uses_anonymous_args = 0
 2882              		@ link register save eliminated.
1700:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 2883              		.loc 1 1700 3 view .LVU949
1702:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OCPRELOAD_STATE(TMR_OCPreload));
 2884              		.loc 1 1702 3 view .LVU950
1703:./lib/src/at32f4xx_tim.c ****   tmpccmr2 = TMRx->CCM2;
 2885              		.loc 1 1703 3 view .LVU951
1704:./lib/src/at32f4xx_tim.c ****   /* Reset the OC4PE Bit */
ARM GAS  /tmp/ccmYaJiD.s 			page 118


 2886              		.loc 1 1704 3 view .LVU952
1704:./lib/src/at32f4xx_tim.c ****   /* Reset the OC4PE Bit */
 2887              		.loc 1 1704 12 is_stmt 0 view .LVU953
 2888 0000 838B     		ldrh	r3, [r0, #28]
 2889 0002 9BB2     		uxth	r3, r3
 2890              	.LVL275:
1706:./lib/src/at32f4xx_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
 2891              		.loc 1 1706 3 is_stmt 1 view .LVU954
1706:./lib/src/at32f4xx_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
 2892              		.loc 1 1706 12 is_stmt 0 view .LVU955
 2893 0004 23F40063 		bic	r3, r3, #2048
 2894              	.LVL276:
1708:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR2 register */
 2895              		.loc 1 1708 3 is_stmt 1 view .LVU956
1708:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR2 register */
 2896              		.loc 1 1708 15 is_stmt 0 view .LVU957
 2897 0008 0902     		lsls	r1, r1, #8
 2898              	.LVL277:
1708:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR2 register */
 2899              		.loc 1 1708 15 view .LVU958
 2900 000a 89B2     		uxth	r1, r1
1708:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR2 register */
 2901              		.loc 1 1708 12 view .LVU959
 2902 000c 0B43     		orrs	r3, r3, r1
 2903              	.LVL278:
1710:./lib/src/at32f4xx_tim.c **** }
 2904              		.loc 1 1710 3 is_stmt 1 view .LVU960
1710:./lib/src/at32f4xx_tim.c **** }
 2905              		.loc 1 1710 14 is_stmt 0 view .LVU961
 2906 000e 8383     		strh	r3, [r0, #28]	@ movhi
1711:./lib/src/at32f4xx_tim.c **** 
 2907              		.loc 1 1711 1 view .LVU962
 2908 0010 7047     		bx	lr
 2909              		.cfi_endproc
 2910              	.LFE163:
 2912              		.section	.text.TMR_OC1FastConfig,"ax",%progbits
 2913              		.align	1
 2914              		.global	TMR_OC1FastConfig
 2915              		.syntax unified
 2916              		.thumb
 2917              		.thumb_func
 2918              		.fpu fpv4-sp-d16
 2920              	TMR_OC1FastConfig:
 2921              	.LVL279:
 2922              	.LFB164:
1723:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2923              		.loc 1 1723 1 is_stmt 1 view -0
 2924              		.cfi_startproc
 2925              		@ args = 0, pretend = 0, frame = 0
 2926              		@ frame_needed = 0, uses_anonymous_args = 0
 2927              		@ link register save eliminated.
1724:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 2928              		.loc 1 1724 3 view .LVU964
1726:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OCFAST_STATE(TMR_OCFast));
 2929              		.loc 1 1726 3 view .LVU965
1727:./lib/src/at32f4xx_tim.c ****   /* Get the TMRx CCMR1 register value */
 2930              		.loc 1 1727 3 view .LVU966
ARM GAS  /tmp/ccmYaJiD.s 			page 119


1729:./lib/src/at32f4xx_tim.c ****   /* Reset the OC1FE Bit */
 2931              		.loc 1 1729 3 view .LVU967
1729:./lib/src/at32f4xx_tim.c ****   /* Reset the OC1FE Bit */
 2932              		.loc 1 1729 12 is_stmt 0 view .LVU968
 2933 0000 038B     		ldrh	r3, [r0, #24]
 2934 0002 9BB2     		uxth	r3, r3
 2935              	.LVL280:
1731:./lib/src/at32f4xx_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
 2936              		.loc 1 1731 3 is_stmt 1 view .LVU969
1731:./lib/src/at32f4xx_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
 2937              		.loc 1 1731 12 is_stmt 0 view .LVU970
 2938 0004 23F00403 		bic	r3, r3, #4
 2939              	.LVL281:
1733:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR1 */
 2940              		.loc 1 1733 3 is_stmt 1 view .LVU971
1733:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR1 */
 2941              		.loc 1 1733 12 is_stmt 0 view .LVU972
 2942 0008 0B43     		orrs	r3, r3, r1
 2943              	.LVL282:
1735:./lib/src/at32f4xx_tim.c **** }
 2944              		.loc 1 1735 3 is_stmt 1 view .LVU973
1735:./lib/src/at32f4xx_tim.c **** }
 2945              		.loc 1 1735 14 is_stmt 0 view .LVU974
 2946 000a 0383     		strh	r3, [r0, #24]	@ movhi
1736:./lib/src/at32f4xx_tim.c **** 
 2947              		.loc 1 1736 1 view .LVU975
 2948 000c 7047     		bx	lr
 2949              		.cfi_endproc
 2950              	.LFE164:
 2952              		.section	.text.TMR_OC2FastConfig,"ax",%progbits
 2953              		.align	1
 2954              		.global	TMR_OC2FastConfig
 2955              		.syntax unified
 2956              		.thumb
 2957              		.thumb_func
 2958              		.fpu fpv4-sp-d16
 2960              	TMR_OC2FastConfig:
 2961              	.LVL283:
 2962              	.LFB165:
1749:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2963              		.loc 1 1749 1 is_stmt 1 view -0
 2964              		.cfi_startproc
 2965              		@ args = 0, pretend = 0, frame = 0
 2966              		@ frame_needed = 0, uses_anonymous_args = 0
 2967              		@ link register save eliminated.
1750:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 2968              		.loc 1 1750 3 view .LVU977
1752:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OCFAST_STATE(TMR_OCFast));
 2969              		.loc 1 1752 3 view .LVU978
1753:./lib/src/at32f4xx_tim.c ****   /* Get the TMRx CCMR1 register value */
 2970              		.loc 1 1753 3 view .LVU979
1755:./lib/src/at32f4xx_tim.c ****   /* Reset the OC2FE Bit */
 2971              		.loc 1 1755 3 view .LVU980
1755:./lib/src/at32f4xx_tim.c ****   /* Reset the OC2FE Bit */
 2972              		.loc 1 1755 12 is_stmt 0 view .LVU981
 2973 0000 038B     		ldrh	r3, [r0, #24]
 2974 0002 9BB2     		uxth	r3, r3
ARM GAS  /tmp/ccmYaJiD.s 			page 120


 2975              	.LVL284:
1757:./lib/src/at32f4xx_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
 2976              		.loc 1 1757 3 is_stmt 1 view .LVU982
1757:./lib/src/at32f4xx_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
 2977              		.loc 1 1757 12 is_stmt 0 view .LVU983
 2978 0004 23F48063 		bic	r3, r3, #1024
 2979              	.LVL285:
1759:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR1 */
 2980              		.loc 1 1759 3 is_stmt 1 view .LVU984
1759:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR1 */
 2981              		.loc 1 1759 15 is_stmt 0 view .LVU985
 2982 0008 0902     		lsls	r1, r1, #8
 2983              	.LVL286:
1759:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR1 */
 2984              		.loc 1 1759 15 view .LVU986
 2985 000a 89B2     		uxth	r1, r1
1759:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR1 */
 2986              		.loc 1 1759 12 view .LVU987
 2987 000c 0B43     		orrs	r3, r3, r1
 2988              	.LVL287:
1761:./lib/src/at32f4xx_tim.c **** }
 2989              		.loc 1 1761 3 is_stmt 1 view .LVU988
1761:./lib/src/at32f4xx_tim.c **** }
 2990              		.loc 1 1761 14 is_stmt 0 view .LVU989
 2991 000e 0383     		strh	r3, [r0, #24]	@ movhi
1762:./lib/src/at32f4xx_tim.c **** 
 2992              		.loc 1 1762 1 view .LVU990
 2993 0010 7047     		bx	lr
 2994              		.cfi_endproc
 2995              	.LFE165:
 2997              		.section	.text.TMR_OC3FastConfig,"ax",%progbits
 2998              		.align	1
 2999              		.global	TMR_OC3FastConfig
 3000              		.syntax unified
 3001              		.thumb
 3002              		.thumb_func
 3003              		.fpu fpv4-sp-d16
 3005              	TMR_OC3FastConfig:
 3006              	.LVL288:
 3007              	.LFB166:
1774:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 3008              		.loc 1 1774 1 is_stmt 1 view -0
 3009              		.cfi_startproc
 3010              		@ args = 0, pretend = 0, frame = 0
 3011              		@ frame_needed = 0, uses_anonymous_args = 0
 3012              		@ link register save eliminated.
1775:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 3013              		.loc 1 1775 3 view .LVU992
1777:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OCFAST_STATE(TMR_OCFast));
 3014              		.loc 1 1777 3 view .LVU993
1778:./lib/src/at32f4xx_tim.c ****   /* Get the TMRx CCMR2 register value */
 3015              		.loc 1 1778 3 view .LVU994
1780:./lib/src/at32f4xx_tim.c ****   /* Reset the OC3FE Bit */
 3016              		.loc 1 1780 3 view .LVU995
1780:./lib/src/at32f4xx_tim.c ****   /* Reset the OC3FE Bit */
 3017              		.loc 1 1780 12 is_stmt 0 view .LVU996
 3018 0000 838B     		ldrh	r3, [r0, #28]
ARM GAS  /tmp/ccmYaJiD.s 			page 121


 3019 0002 9BB2     		uxth	r3, r3
 3020              	.LVL289:
1782:./lib/src/at32f4xx_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
 3021              		.loc 1 1782 3 is_stmt 1 view .LVU997
1782:./lib/src/at32f4xx_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
 3022              		.loc 1 1782 12 is_stmt 0 view .LVU998
 3023 0004 23F00403 		bic	r3, r3, #4
 3024              	.LVL290:
1784:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR2 */
 3025              		.loc 1 1784 3 is_stmt 1 view .LVU999
1784:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR2 */
 3026              		.loc 1 1784 12 is_stmt 0 view .LVU1000
 3027 0008 0B43     		orrs	r3, r3, r1
 3028              	.LVL291:
1786:./lib/src/at32f4xx_tim.c **** }
 3029              		.loc 1 1786 3 is_stmt 1 view .LVU1001
1786:./lib/src/at32f4xx_tim.c **** }
 3030              		.loc 1 1786 14 is_stmt 0 view .LVU1002
 3031 000a 8383     		strh	r3, [r0, #28]	@ movhi
1787:./lib/src/at32f4xx_tim.c **** 
 3032              		.loc 1 1787 1 view .LVU1003
 3033 000c 7047     		bx	lr
 3034              		.cfi_endproc
 3035              	.LFE166:
 3037              		.section	.text.TMR_OC4FastConfig,"ax",%progbits
 3038              		.align	1
 3039              		.global	TMR_OC4FastConfig
 3040              		.syntax unified
 3041              		.thumb
 3042              		.thumb_func
 3043              		.fpu fpv4-sp-d16
 3045              	TMR_OC4FastConfig:
 3046              	.LVL292:
 3047              	.LFB167:
1799:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 3048              		.loc 1 1799 1 is_stmt 1 view -0
 3049              		.cfi_startproc
 3050              		@ args = 0, pretend = 0, frame = 0
 3051              		@ frame_needed = 0, uses_anonymous_args = 0
 3052              		@ link register save eliminated.
1800:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 3053              		.loc 1 1800 3 view .LVU1005
1802:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OCFAST_STATE(TMR_OCFast));
 3054              		.loc 1 1802 3 view .LVU1006
1803:./lib/src/at32f4xx_tim.c ****   /* Get the TMRx CCMR2 register value */
 3055              		.loc 1 1803 3 view .LVU1007
1805:./lib/src/at32f4xx_tim.c ****   /* Reset the OC4FE Bit */
 3056              		.loc 1 1805 3 view .LVU1008
1805:./lib/src/at32f4xx_tim.c ****   /* Reset the OC4FE Bit */
 3057              		.loc 1 1805 12 is_stmt 0 view .LVU1009
 3058 0000 838B     		ldrh	r3, [r0, #28]
 3059 0002 9BB2     		uxth	r3, r3
 3060              	.LVL293:
1807:./lib/src/at32f4xx_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
 3061              		.loc 1 1807 3 is_stmt 1 view .LVU1010
1807:./lib/src/at32f4xx_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
 3062              		.loc 1 1807 12 is_stmt 0 view .LVU1011
ARM GAS  /tmp/ccmYaJiD.s 			page 122


 3063 0004 23F48063 		bic	r3, r3, #1024
 3064              	.LVL294:
1809:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR2 */
 3065              		.loc 1 1809 3 is_stmt 1 view .LVU1012
1809:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR2 */
 3066              		.loc 1 1809 15 is_stmt 0 view .LVU1013
 3067 0008 0902     		lsls	r1, r1, #8
 3068              	.LVL295:
1809:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR2 */
 3069              		.loc 1 1809 15 view .LVU1014
 3070 000a 89B2     		uxth	r1, r1
1809:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR2 */
 3071              		.loc 1 1809 12 view .LVU1015
 3072 000c 0B43     		orrs	r3, r3, r1
 3073              	.LVL296:
1811:./lib/src/at32f4xx_tim.c **** }
 3074              		.loc 1 1811 3 is_stmt 1 view .LVU1016
1811:./lib/src/at32f4xx_tim.c **** }
 3075              		.loc 1 1811 14 is_stmt 0 view .LVU1017
 3076 000e 8383     		strh	r3, [r0, #28]	@ movhi
1812:./lib/src/at32f4xx_tim.c **** 
 3077              		.loc 1 1812 1 view .LVU1018
 3078 0010 7047     		bx	lr
 3079              		.cfi_endproc
 3080              	.LFE167:
 3082              		.section	.text.TMR_ClearOC1Ref,"ax",%progbits
 3083              		.align	1
 3084              		.global	TMR_ClearOC1Ref
 3085              		.syntax unified
 3086              		.thumb
 3087              		.thumb_func
 3088              		.fpu fpv4-sp-d16
 3090              	TMR_ClearOC1Ref:
 3091              	.LVL297:
 3092              	.LFB168:
1824:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 3093              		.loc 1 1824 1 is_stmt 1 view -0
 3094              		.cfi_startproc
 3095              		@ args = 0, pretend = 0, frame = 0
 3096              		@ frame_needed = 0, uses_anonymous_args = 0
 3097              		@ link register save eliminated.
1825:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 3098              		.loc 1 1825 3 view .LVU1020
1827:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OCCLEAR_STATE(TMR_OCClear));
 3099              		.loc 1 1827 3 view .LVU1021
1828:./lib/src/at32f4xx_tim.c **** 
 3100              		.loc 1 1828 3 view .LVU1022
1830:./lib/src/at32f4xx_tim.c **** 
 3101              		.loc 1 1830 3 view .LVU1023
1830:./lib/src/at32f4xx_tim.c **** 
 3102              		.loc 1 1830 12 is_stmt 0 view .LVU1024
 3103 0000 038B     		ldrh	r3, [r0, #24]
 3104 0002 9BB2     		uxth	r3, r3
 3105              	.LVL298:
1833:./lib/src/at32f4xx_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
 3106              		.loc 1 1833 3 is_stmt 1 view .LVU1025
1833:./lib/src/at32f4xx_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
ARM GAS  /tmp/ccmYaJiD.s 			page 123


 3107              		.loc 1 1833 12 is_stmt 0 view .LVU1026
 3108 0004 23F08003 		bic	r3, r3, #128
 3109              	.LVL299:
1835:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR1 register */
 3110              		.loc 1 1835 3 is_stmt 1 view .LVU1027
1835:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR1 register */
 3111              		.loc 1 1835 12 is_stmt 0 view .LVU1028
 3112 0008 0B43     		orrs	r3, r3, r1
 3113              	.LVL300:
1837:./lib/src/at32f4xx_tim.c **** }
 3114              		.loc 1 1837 3 is_stmt 1 view .LVU1029
1837:./lib/src/at32f4xx_tim.c **** }
 3115              		.loc 1 1837 14 is_stmt 0 view .LVU1030
 3116 000a 0383     		strh	r3, [r0, #24]	@ movhi
1838:./lib/src/at32f4xx_tim.c **** 
 3117              		.loc 1 1838 1 view .LVU1031
 3118 000c 7047     		bx	lr
 3119              		.cfi_endproc
 3120              	.LFE168:
 3122              		.section	.text.TMR_ClearOC2Ref,"ax",%progbits
 3123              		.align	1
 3124              		.global	TMR_ClearOC2Ref
 3125              		.syntax unified
 3126              		.thumb
 3127              		.thumb_func
 3128              		.fpu fpv4-sp-d16
 3130              	TMR_ClearOC2Ref:
 3131              	.LVL301:
 3132              	.LFB169:
1850:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 3133              		.loc 1 1850 1 is_stmt 1 view -0
 3134              		.cfi_startproc
 3135              		@ args = 0, pretend = 0, frame = 0
 3136              		@ frame_needed = 0, uses_anonymous_args = 0
 3137              		@ link register save eliminated.
1851:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 3138              		.loc 1 1851 3 view .LVU1033
1853:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OCCLEAR_STATE(TMR_OCClear));
 3139              		.loc 1 1853 3 view .LVU1034
1854:./lib/src/at32f4xx_tim.c ****   tmpccmr1 = TMRx->CCM1;
 3140              		.loc 1 1854 3 view .LVU1035
1855:./lib/src/at32f4xx_tim.c ****   /* Reset the OC2CE Bit */
 3141              		.loc 1 1855 3 view .LVU1036
1855:./lib/src/at32f4xx_tim.c ****   /* Reset the OC2CE Bit */
 3142              		.loc 1 1855 12 is_stmt 0 view .LVU1037
 3143 0000 038B     		ldrh	r3, [r0, #24]
 3144              	.LVL302:
1857:./lib/src/at32f4xx_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
 3145              		.loc 1 1857 3 is_stmt 1 view .LVU1038
1857:./lib/src/at32f4xx_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
 3146              		.loc 1 1857 12 is_stmt 0 view .LVU1039
 3147 0002 C3F30E03 		ubfx	r3, r3, #0, #15
 3148              	.LVL303:
1859:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR1 register */
 3149              		.loc 1 1859 3 is_stmt 1 view .LVU1040
1859:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR1 register */
 3150              		.loc 1 1859 15 is_stmt 0 view .LVU1041
ARM GAS  /tmp/ccmYaJiD.s 			page 124


 3151 0006 0902     		lsls	r1, r1, #8
 3152              	.LVL304:
1859:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR1 register */
 3153              		.loc 1 1859 15 view .LVU1042
 3154 0008 89B2     		uxth	r1, r1
1859:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR1 register */
 3155              		.loc 1 1859 12 view .LVU1043
 3156 000a 1943     		orrs	r1, r1, r3
 3157              	.LVL305:
1861:./lib/src/at32f4xx_tim.c **** }
 3158              		.loc 1 1861 3 is_stmt 1 view .LVU1044
1861:./lib/src/at32f4xx_tim.c **** }
 3159              		.loc 1 1861 14 is_stmt 0 view .LVU1045
 3160 000c 0183     		strh	r1, [r0, #24]	@ movhi
1862:./lib/src/at32f4xx_tim.c **** 
 3161              		.loc 1 1862 1 view .LVU1046
 3162 000e 7047     		bx	lr
 3163              		.cfi_endproc
 3164              	.LFE169:
 3166              		.section	.text.TMR_ClearOC3Ref,"ax",%progbits
 3167              		.align	1
 3168              		.global	TMR_ClearOC3Ref
 3169              		.syntax unified
 3170              		.thumb
 3171              		.thumb_func
 3172              		.fpu fpv4-sp-d16
 3174              	TMR_ClearOC3Ref:
 3175              	.LVL306:
 3176              	.LFB170:
1874:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 3177              		.loc 1 1874 1 is_stmt 1 view -0
 3178              		.cfi_startproc
 3179              		@ args = 0, pretend = 0, frame = 0
 3180              		@ frame_needed = 0, uses_anonymous_args = 0
 3181              		@ link register save eliminated.
1875:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 3182              		.loc 1 1875 3 view .LVU1048
1877:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OCCLEAR_STATE(TMR_OCClear));
 3183              		.loc 1 1877 3 view .LVU1049
1878:./lib/src/at32f4xx_tim.c ****   tmpccmr2 = TMRx->CCM2;
 3184              		.loc 1 1878 3 view .LVU1050
1879:./lib/src/at32f4xx_tim.c ****   /* Reset the OC3CE Bit */
 3185              		.loc 1 1879 3 view .LVU1051
1879:./lib/src/at32f4xx_tim.c ****   /* Reset the OC3CE Bit */
 3186              		.loc 1 1879 12 is_stmt 0 view .LVU1052
 3187 0000 838B     		ldrh	r3, [r0, #28]
 3188 0002 9BB2     		uxth	r3, r3
 3189              	.LVL307:
1881:./lib/src/at32f4xx_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
 3190              		.loc 1 1881 3 is_stmt 1 view .LVU1053
1881:./lib/src/at32f4xx_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
 3191              		.loc 1 1881 12 is_stmt 0 view .LVU1054
 3192 0004 23F08003 		bic	r3, r3, #128
 3193              	.LVL308:
1883:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR2 register */
 3194              		.loc 1 1883 3 is_stmt 1 view .LVU1055
1883:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR2 register */
ARM GAS  /tmp/ccmYaJiD.s 			page 125


 3195              		.loc 1 1883 12 is_stmt 0 view .LVU1056
 3196 0008 0B43     		orrs	r3, r3, r1
 3197              	.LVL309:
1885:./lib/src/at32f4xx_tim.c **** }
 3198              		.loc 1 1885 3 is_stmt 1 view .LVU1057
1885:./lib/src/at32f4xx_tim.c **** }
 3199              		.loc 1 1885 14 is_stmt 0 view .LVU1058
 3200 000a 8383     		strh	r3, [r0, #28]	@ movhi
1886:./lib/src/at32f4xx_tim.c **** 
 3201              		.loc 1 1886 1 view .LVU1059
 3202 000c 7047     		bx	lr
 3203              		.cfi_endproc
 3204              	.LFE170:
 3206              		.section	.text.TMR_ClearOC4Ref,"ax",%progbits
 3207              		.align	1
 3208              		.global	TMR_ClearOC4Ref
 3209              		.syntax unified
 3210              		.thumb
 3211              		.thumb_func
 3212              		.fpu fpv4-sp-d16
 3214              	TMR_ClearOC4Ref:
 3215              	.LVL310:
 3216              	.LFB171:
1898:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 3217              		.loc 1 1898 1 is_stmt 1 view -0
 3218              		.cfi_startproc
 3219              		@ args = 0, pretend = 0, frame = 0
 3220              		@ frame_needed = 0, uses_anonymous_args = 0
 3221              		@ link register save eliminated.
1899:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 3222              		.loc 1 1899 3 view .LVU1061
1901:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OCCLEAR_STATE(TMR_OCClear));
 3223              		.loc 1 1901 3 view .LVU1062
1902:./lib/src/at32f4xx_tim.c ****   tmpccmr2 = TMRx->CCM2;
 3224              		.loc 1 1902 3 view .LVU1063
1903:./lib/src/at32f4xx_tim.c ****   /* Reset the OC4CE Bit */
 3225              		.loc 1 1903 3 view .LVU1064
1903:./lib/src/at32f4xx_tim.c ****   /* Reset the OC4CE Bit */
 3226              		.loc 1 1903 12 is_stmt 0 view .LVU1065
 3227 0000 838B     		ldrh	r3, [r0, #28]
 3228              	.LVL311:
1905:./lib/src/at32f4xx_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
 3229              		.loc 1 1905 3 is_stmt 1 view .LVU1066
1905:./lib/src/at32f4xx_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
 3230              		.loc 1 1905 12 is_stmt 0 view .LVU1067
 3231 0002 C3F30E03 		ubfx	r3, r3, #0, #15
 3232              	.LVL312:
1907:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR2 register */
 3233              		.loc 1 1907 3 is_stmt 1 view .LVU1068
1907:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR2 register */
 3234              		.loc 1 1907 15 is_stmt 0 view .LVU1069
 3235 0006 0902     		lsls	r1, r1, #8
 3236              	.LVL313:
1907:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR2 register */
 3237              		.loc 1 1907 15 view .LVU1070
 3238 0008 89B2     		uxth	r1, r1
1907:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCMR2 register */
ARM GAS  /tmp/ccmYaJiD.s 			page 126


 3239              		.loc 1 1907 12 view .LVU1071
 3240 000a 1943     		orrs	r1, r1, r3
 3241              	.LVL314:
1909:./lib/src/at32f4xx_tim.c **** }
 3242              		.loc 1 1909 3 is_stmt 1 view .LVU1072
1909:./lib/src/at32f4xx_tim.c **** }
 3243              		.loc 1 1909 14 is_stmt 0 view .LVU1073
 3244 000c 8183     		strh	r1, [r0, #28]	@ movhi
1910:./lib/src/at32f4xx_tim.c **** 
 3245              		.loc 1 1910 1 view .LVU1074
 3246 000e 7047     		bx	lr
 3247              		.cfi_endproc
 3248              	.LFE171:
 3250              		.section	.text.TMR_OC1PolarityConfig,"ax",%progbits
 3251              		.align	1
 3252              		.global	TMR_OC1PolarityConfig
 3253              		.syntax unified
 3254              		.thumb
 3255              		.thumb_func
 3256              		.fpu fpv4-sp-d16
 3258              	TMR_OC1PolarityConfig:
 3259              	.LVL315:
 3260              	.LFB172:
1922:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccer = 0;
 3261              		.loc 1 1922 1 is_stmt 1 view -0
 3262              		.cfi_startproc
 3263              		@ args = 0, pretend = 0, frame = 0
 3264              		@ frame_needed = 0, uses_anonymous_args = 0
 3265              		@ link register save eliminated.
1923:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 3266              		.loc 1 1923 3 view .LVU1076
1925:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OC_POLARITY(TMR_OCPolarity));
 3267              		.loc 1 1925 3 view .LVU1077
1926:./lib/src/at32f4xx_tim.c ****   tmpccer = TMRx->CCE;
 3268              		.loc 1 1926 3 view .LVU1078
1927:./lib/src/at32f4xx_tim.c ****   /* Set or Reset the CC1P Bit */
 3269              		.loc 1 1927 3 view .LVU1079
1927:./lib/src/at32f4xx_tim.c ****   /* Set or Reset the CC1P Bit */
 3270              		.loc 1 1927 11 is_stmt 0 view .LVU1080
 3271 0000 038C     		ldrh	r3, [r0, #32]
 3272 0002 9BB2     		uxth	r3, r3
 3273              	.LVL316:
1929:./lib/src/at32f4xx_tim.c ****   tmpccer |= TMR_OCPolarity;
 3274              		.loc 1 1929 3 is_stmt 1 view .LVU1081
1929:./lib/src/at32f4xx_tim.c ****   tmpccer |= TMR_OCPolarity;
 3275              		.loc 1 1929 11 is_stmt 0 view .LVU1082
 3276 0004 23F00203 		bic	r3, r3, #2
 3277              	.LVL317:
1930:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCE register */
 3278              		.loc 1 1930 3 is_stmt 1 view .LVU1083
1930:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCE register */
 3279              		.loc 1 1930 11 is_stmt 0 view .LVU1084
 3280 0008 0B43     		orrs	r3, r3, r1
 3281              	.LVL318:
1932:./lib/src/at32f4xx_tim.c **** }
 3282              		.loc 1 1932 3 is_stmt 1 view .LVU1085
1932:./lib/src/at32f4xx_tim.c **** }
ARM GAS  /tmp/ccmYaJiD.s 			page 127


 3283              		.loc 1 1932 13 is_stmt 0 view .LVU1086
 3284 000a 0384     		strh	r3, [r0, #32]	@ movhi
1933:./lib/src/at32f4xx_tim.c **** 
 3285              		.loc 1 1933 1 view .LVU1087
 3286 000c 7047     		bx	lr
 3287              		.cfi_endproc
 3288              	.LFE172:
 3290              		.section	.text.TMR_OC1NPolarityConfig,"ax",%progbits
 3291              		.align	1
 3292              		.global	TMR_OC1NPolarityConfig
 3293              		.syntax unified
 3294              		.thumb
 3295              		.thumb_func
 3296              		.fpu fpv4-sp-d16
 3298              	TMR_OC1NPolarityConfig:
 3299              	.LVL319:
 3300              	.LFB173:
1945:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccer = 0;
 3301              		.loc 1 1945 1 is_stmt 1 view -0
 3302              		.cfi_startproc
 3303              		@ args = 0, pretend = 0, frame = 0
 3304              		@ frame_needed = 0, uses_anonymous_args = 0
 3305              		@ link register save eliminated.
1946:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 3306              		.loc 1 1946 3 view .LVU1089
1948:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OCN_POLARITY(TMR_OCNPolarity));
 3307              		.loc 1 1948 3 view .LVU1090
1949:./lib/src/at32f4xx_tim.c **** 
 3308              		.loc 1 1949 3 view .LVU1091
1951:./lib/src/at32f4xx_tim.c ****   /* Set or Reset the CC1NP Bit */
 3309              		.loc 1 1951 3 view .LVU1092
1951:./lib/src/at32f4xx_tim.c ****   /* Set or Reset the CC1NP Bit */
 3310              		.loc 1 1951 11 is_stmt 0 view .LVU1093
 3311 0000 038C     		ldrh	r3, [r0, #32]
 3312 0002 9BB2     		uxth	r3, r3
 3313              	.LVL320:
1953:./lib/src/at32f4xx_tim.c ****   tmpccer |= TMR_OCNPolarity;
 3314              		.loc 1 1953 3 is_stmt 1 view .LVU1094
1953:./lib/src/at32f4xx_tim.c ****   tmpccer |= TMR_OCNPolarity;
 3315              		.loc 1 1953 11 is_stmt 0 view .LVU1095
 3316 0004 23F00803 		bic	r3, r3, #8
 3317              	.LVL321:
1954:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCE register */
 3318              		.loc 1 1954 3 is_stmt 1 view .LVU1096
1954:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCE register */
 3319              		.loc 1 1954 11 is_stmt 0 view .LVU1097
 3320 0008 0B43     		orrs	r3, r3, r1
 3321              	.LVL322:
1956:./lib/src/at32f4xx_tim.c **** }
 3322              		.loc 1 1956 3 is_stmt 1 view .LVU1098
1956:./lib/src/at32f4xx_tim.c **** }
 3323              		.loc 1 1956 13 is_stmt 0 view .LVU1099
 3324 000a 0384     		strh	r3, [r0, #32]	@ movhi
1957:./lib/src/at32f4xx_tim.c **** 
 3325              		.loc 1 1957 1 view .LVU1100
 3326 000c 7047     		bx	lr
 3327              		.cfi_endproc
ARM GAS  /tmp/ccmYaJiD.s 			page 128


 3328              	.LFE173:
 3330              		.section	.text.TMR_OC2PolarityConfig,"ax",%progbits
 3331              		.align	1
 3332              		.global	TMR_OC2PolarityConfig
 3333              		.syntax unified
 3334              		.thumb
 3335              		.thumb_func
 3336              		.fpu fpv4-sp-d16
 3338              	TMR_OC2PolarityConfig:
 3339              	.LVL323:
 3340              	.LFB174:
1969:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccer = 0;
 3341              		.loc 1 1969 1 is_stmt 1 view -0
 3342              		.cfi_startproc
 3343              		@ args = 0, pretend = 0, frame = 0
 3344              		@ frame_needed = 0, uses_anonymous_args = 0
 3345              		@ link register save eliminated.
1970:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 3346              		.loc 1 1970 3 view .LVU1102
1972:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OC_POLARITY(TMR_OCPolarity));
 3347              		.loc 1 1972 3 view .LVU1103
1973:./lib/src/at32f4xx_tim.c ****   tmpccer = TMRx->CCE;
 3348              		.loc 1 1973 3 view .LVU1104
1974:./lib/src/at32f4xx_tim.c ****   /* Set or Reset the CC2P Bit */
 3349              		.loc 1 1974 3 view .LVU1105
1974:./lib/src/at32f4xx_tim.c ****   /* Set or Reset the CC2P Bit */
 3350              		.loc 1 1974 11 is_stmt 0 view .LVU1106
 3351 0000 038C     		ldrh	r3, [r0, #32]
 3352 0002 9BB2     		uxth	r3, r3
 3353              	.LVL324:
1976:./lib/src/at32f4xx_tim.c ****   tmpccer |= (uint16_t)(TMR_OCPolarity << 4);
 3354              		.loc 1 1976 3 is_stmt 1 view .LVU1107
1976:./lib/src/at32f4xx_tim.c ****   tmpccer |= (uint16_t)(TMR_OCPolarity << 4);
 3355              		.loc 1 1976 11 is_stmt 0 view .LVU1108
 3356 0004 23F02003 		bic	r3, r3, #32
 3357              	.LVL325:
1977:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCE register */
 3358              		.loc 1 1977 3 is_stmt 1 view .LVU1109
1977:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCE register */
 3359              		.loc 1 1977 14 is_stmt 0 view .LVU1110
 3360 0008 0901     		lsls	r1, r1, #4
 3361              	.LVL326:
1977:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCE register */
 3362              		.loc 1 1977 14 view .LVU1111
 3363 000a 89B2     		uxth	r1, r1
1977:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCE register */
 3364              		.loc 1 1977 11 view .LVU1112
 3365 000c 0B43     		orrs	r3, r3, r1
 3366              	.LVL327:
1979:./lib/src/at32f4xx_tim.c **** }
 3367              		.loc 1 1979 3 is_stmt 1 view .LVU1113
1979:./lib/src/at32f4xx_tim.c **** }
 3368              		.loc 1 1979 13 is_stmt 0 view .LVU1114
 3369 000e 0384     		strh	r3, [r0, #32]	@ movhi
1980:./lib/src/at32f4xx_tim.c **** 
 3370              		.loc 1 1980 1 view .LVU1115
 3371 0010 7047     		bx	lr
ARM GAS  /tmp/ccmYaJiD.s 			page 129


 3372              		.cfi_endproc
 3373              	.LFE174:
 3375              		.section	.text.TMR_OC2NPolarityConfig,"ax",%progbits
 3376              		.align	1
 3377              		.global	TMR_OC2NPolarityConfig
 3378              		.syntax unified
 3379              		.thumb
 3380              		.thumb_func
 3381              		.fpu fpv4-sp-d16
 3383              	TMR_OC2NPolarityConfig:
 3384              	.LVL328:
 3385              	.LFB175:
1992:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccer = 0;
 3386              		.loc 1 1992 1 is_stmt 1 view -0
 3387              		.cfi_startproc
 3388              		@ args = 0, pretend = 0, frame = 0
 3389              		@ frame_needed = 0, uses_anonymous_args = 0
 3390              		@ link register save eliminated.
1993:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 3391              		.loc 1 1993 3 view .LVU1117
1995:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OCN_POLARITY(TMR_OCNPolarity));
 3392              		.loc 1 1995 3 view .LVU1118
1996:./lib/src/at32f4xx_tim.c **** 
 3393              		.loc 1 1996 3 view .LVU1119
1998:./lib/src/at32f4xx_tim.c ****   /* Set or Reset the CC2NP Bit */
 3394              		.loc 1 1998 3 view .LVU1120
1998:./lib/src/at32f4xx_tim.c ****   /* Set or Reset the CC2NP Bit */
 3395              		.loc 1 1998 11 is_stmt 0 view .LVU1121
 3396 0000 038C     		ldrh	r3, [r0, #32]
 3397 0002 9BB2     		uxth	r3, r3
 3398              	.LVL329:
2000:./lib/src/at32f4xx_tim.c ****   tmpccer |= (uint16_t)(TMR_OCNPolarity << 4);
 3399              		.loc 1 2000 3 is_stmt 1 view .LVU1122
2000:./lib/src/at32f4xx_tim.c ****   tmpccer |= (uint16_t)(TMR_OCNPolarity << 4);
 3400              		.loc 1 2000 11 is_stmt 0 view .LVU1123
 3401 0004 23F08003 		bic	r3, r3, #128
 3402              	.LVL330:
2001:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCE register */
 3403              		.loc 1 2001 3 is_stmt 1 view .LVU1124
2001:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCE register */
 3404              		.loc 1 2001 14 is_stmt 0 view .LVU1125
 3405 0008 0901     		lsls	r1, r1, #4
 3406              	.LVL331:
2001:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCE register */
 3407              		.loc 1 2001 14 view .LVU1126
 3408 000a 89B2     		uxth	r1, r1
2001:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCE register */
 3409              		.loc 1 2001 11 view .LVU1127
 3410 000c 0B43     		orrs	r3, r3, r1
 3411              	.LVL332:
2003:./lib/src/at32f4xx_tim.c **** }
 3412              		.loc 1 2003 3 is_stmt 1 view .LVU1128
2003:./lib/src/at32f4xx_tim.c **** }
 3413              		.loc 1 2003 13 is_stmt 0 view .LVU1129
 3414 000e 0384     		strh	r3, [r0, #32]	@ movhi
2004:./lib/src/at32f4xx_tim.c **** 
 3415              		.loc 1 2004 1 view .LVU1130
ARM GAS  /tmp/ccmYaJiD.s 			page 130


 3416 0010 7047     		bx	lr
 3417              		.cfi_endproc
 3418              	.LFE175:
 3420              		.section	.text.TMR_OC3PolarityConfig,"ax",%progbits
 3421              		.align	1
 3422              		.global	TMR_OC3PolarityConfig
 3423              		.syntax unified
 3424              		.thumb
 3425              		.thumb_func
 3426              		.fpu fpv4-sp-d16
 3428              	TMR_OC3PolarityConfig:
 3429              	.LVL333:
 3430              	.LFB176:
2016:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccer = 0;
 3431              		.loc 1 2016 1 is_stmt 1 view -0
 3432              		.cfi_startproc
 3433              		@ args = 0, pretend = 0, frame = 0
 3434              		@ frame_needed = 0, uses_anonymous_args = 0
 3435              		@ link register save eliminated.
2017:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 3436              		.loc 1 2017 3 view .LVU1132
2019:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OC_POLARITY(TMR_OCPolarity));
 3437              		.loc 1 2019 3 view .LVU1133
2020:./lib/src/at32f4xx_tim.c ****   tmpccer = TMRx->CCE;
 3438              		.loc 1 2020 3 view .LVU1134
2021:./lib/src/at32f4xx_tim.c ****   /* Set or Reset the CC3P Bit */
 3439              		.loc 1 2021 3 view .LVU1135
2021:./lib/src/at32f4xx_tim.c ****   /* Set or Reset the CC3P Bit */
 3440              		.loc 1 2021 11 is_stmt 0 view .LVU1136
 3441 0000 038C     		ldrh	r3, [r0, #32]
 3442 0002 9BB2     		uxth	r3, r3
 3443              	.LVL334:
2023:./lib/src/at32f4xx_tim.c ****   tmpccer |= (uint16_t)(TMR_OCPolarity << 8);
 3444              		.loc 1 2023 3 is_stmt 1 view .LVU1137
2023:./lib/src/at32f4xx_tim.c ****   tmpccer |= (uint16_t)(TMR_OCPolarity << 8);
 3445              		.loc 1 2023 11 is_stmt 0 view .LVU1138
 3446 0004 23F40073 		bic	r3, r3, #512
 3447              	.LVL335:
2024:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCE register */
 3448              		.loc 1 2024 3 is_stmt 1 view .LVU1139
2024:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCE register */
 3449              		.loc 1 2024 14 is_stmt 0 view .LVU1140
 3450 0008 0902     		lsls	r1, r1, #8
 3451              	.LVL336:
2024:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCE register */
 3452              		.loc 1 2024 14 view .LVU1141
 3453 000a 89B2     		uxth	r1, r1
2024:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCE register */
 3454              		.loc 1 2024 11 view .LVU1142
 3455 000c 0B43     		orrs	r3, r3, r1
 3456              	.LVL337:
2026:./lib/src/at32f4xx_tim.c **** }
 3457              		.loc 1 2026 3 is_stmt 1 view .LVU1143
2026:./lib/src/at32f4xx_tim.c **** }
 3458              		.loc 1 2026 13 is_stmt 0 view .LVU1144
 3459 000e 0384     		strh	r3, [r0, #32]	@ movhi
2027:./lib/src/at32f4xx_tim.c **** 
ARM GAS  /tmp/ccmYaJiD.s 			page 131


 3460              		.loc 1 2027 1 view .LVU1145
 3461 0010 7047     		bx	lr
 3462              		.cfi_endproc
 3463              	.LFE176:
 3465              		.section	.text.TMR_OC3NPolarityConfig,"ax",%progbits
 3466              		.align	1
 3467              		.global	TMR_OC3NPolarityConfig
 3468              		.syntax unified
 3469              		.thumb
 3470              		.thumb_func
 3471              		.fpu fpv4-sp-d16
 3473              	TMR_OC3NPolarityConfig:
 3474              	.LVL338:
 3475              	.LFB177:
2039:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccer = 0;
 3476              		.loc 1 2039 1 is_stmt 1 view -0
 3477              		.cfi_startproc
 3478              		@ args = 0, pretend = 0, frame = 0
 3479              		@ frame_needed = 0, uses_anonymous_args = 0
 3480              		@ link register save eliminated.
2040:./lib/src/at32f4xx_tim.c **** 
 3481              		.loc 1 2040 3 view .LVU1147
2043:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OCN_POLARITY(TMR_OCNPolarity));
 3482              		.loc 1 2043 3 view .LVU1148
2044:./lib/src/at32f4xx_tim.c **** 
 3483              		.loc 1 2044 3 view .LVU1149
2046:./lib/src/at32f4xx_tim.c ****   /* Set or Reset the CC3NP Bit */
 3484              		.loc 1 2046 3 view .LVU1150
2046:./lib/src/at32f4xx_tim.c ****   /* Set or Reset the CC3NP Bit */
 3485              		.loc 1 2046 11 is_stmt 0 view .LVU1151
 3486 0000 038C     		ldrh	r3, [r0, #32]
 3487 0002 9BB2     		uxth	r3, r3
 3488              	.LVL339:
2048:./lib/src/at32f4xx_tim.c ****   tmpccer |= (uint16_t)(TMR_OCNPolarity << 8);
 3489              		.loc 1 2048 3 is_stmt 1 view .LVU1152
2048:./lib/src/at32f4xx_tim.c ****   tmpccer |= (uint16_t)(TMR_OCNPolarity << 8);
 3490              		.loc 1 2048 11 is_stmt 0 view .LVU1153
 3491 0004 23F40063 		bic	r3, r3, #2048
 3492              	.LVL340:
2049:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCER register */
 3493              		.loc 1 2049 3 is_stmt 1 view .LVU1154
2049:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCER register */
 3494              		.loc 1 2049 14 is_stmt 0 view .LVU1155
 3495 0008 0902     		lsls	r1, r1, #8
 3496              	.LVL341:
2049:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCER register */
 3497              		.loc 1 2049 14 view .LVU1156
 3498 000a 89B2     		uxth	r1, r1
2049:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCER register */
 3499              		.loc 1 2049 11 view .LVU1157
 3500 000c 0B43     		orrs	r3, r3, r1
 3501              	.LVL342:
2051:./lib/src/at32f4xx_tim.c **** }
 3502              		.loc 1 2051 3 is_stmt 1 view .LVU1158
2051:./lib/src/at32f4xx_tim.c **** }
 3503              		.loc 1 2051 13 is_stmt 0 view .LVU1159
 3504 000e 0384     		strh	r3, [r0, #32]	@ movhi
ARM GAS  /tmp/ccmYaJiD.s 			page 132


2052:./lib/src/at32f4xx_tim.c **** 
 3505              		.loc 1 2052 1 view .LVU1160
 3506 0010 7047     		bx	lr
 3507              		.cfi_endproc
 3508              	.LFE177:
 3510              		.section	.text.TMR_OC4PolarityConfig,"ax",%progbits
 3511              		.align	1
 3512              		.global	TMR_OC4PolarityConfig
 3513              		.syntax unified
 3514              		.thumb
 3515              		.thumb_func
 3516              		.fpu fpv4-sp-d16
 3518              	TMR_OC4PolarityConfig:
 3519              	.LVL343:
 3520              	.LFB178:
2064:./lib/src/at32f4xx_tim.c ****   uint16_t tmpccer = 0;
 3521              		.loc 1 2064 1 is_stmt 1 view -0
 3522              		.cfi_startproc
 3523              		@ args = 0, pretend = 0, frame = 0
 3524              		@ frame_needed = 0, uses_anonymous_args = 0
 3525              		@ link register save eliminated.
2065:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 3526              		.loc 1 2065 3 view .LVU1162
2067:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OC_POLARITY(TMR_OCPolarity));
 3527              		.loc 1 2067 3 view .LVU1163
2068:./lib/src/at32f4xx_tim.c ****   tmpccer = TMRx->CCE;
 3528              		.loc 1 2068 3 view .LVU1164
2069:./lib/src/at32f4xx_tim.c ****   /* Set or Reset the CC4P Bit */
 3529              		.loc 1 2069 3 view .LVU1165
2069:./lib/src/at32f4xx_tim.c ****   /* Set or Reset the CC4P Bit */
 3530              		.loc 1 2069 11 is_stmt 0 view .LVU1166
 3531 0000 038C     		ldrh	r3, [r0, #32]
 3532 0002 9BB2     		uxth	r3, r3
 3533              	.LVL344:
2071:./lib/src/at32f4xx_tim.c ****   tmpccer |= (uint16_t)(TMR_OCPolarity << 12);
 3534              		.loc 1 2071 3 is_stmt 1 view .LVU1167
2071:./lib/src/at32f4xx_tim.c ****   tmpccer |= (uint16_t)(TMR_OCPolarity << 12);
 3535              		.loc 1 2071 11 is_stmt 0 view .LVU1168
 3536 0004 23F40053 		bic	r3, r3, #8192
 3537              	.LVL345:
2072:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCE register */
 3538              		.loc 1 2072 3 is_stmt 1 view .LVU1169
2072:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCE register */
 3539              		.loc 1 2072 14 is_stmt 0 view .LVU1170
 3540 0008 0903     		lsls	r1, r1, #12
 3541              	.LVL346:
2072:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCE register */
 3542              		.loc 1 2072 14 view .LVU1171
 3543 000a 89B2     		uxth	r1, r1
2072:./lib/src/at32f4xx_tim.c ****   /* Write to TMRx CCE register */
 3544              		.loc 1 2072 11 view .LVU1172
 3545 000c 0B43     		orrs	r3, r3, r1
 3546              	.LVL347:
2074:./lib/src/at32f4xx_tim.c **** }
 3547              		.loc 1 2074 3 is_stmt 1 view .LVU1173
2074:./lib/src/at32f4xx_tim.c **** }
 3548              		.loc 1 2074 13 is_stmt 0 view .LVU1174
ARM GAS  /tmp/ccmYaJiD.s 			page 133


 3549 000e 0384     		strh	r3, [r0, #32]	@ movhi
2075:./lib/src/at32f4xx_tim.c **** 
 3550              		.loc 1 2075 1 view .LVU1175
 3551 0010 7047     		bx	lr
 3552              		.cfi_endproc
 3553              	.LFE178:
 3555              		.section	.text.TMR_CCxCmd,"ax",%progbits
 3556              		.align	1
 3557              		.global	TMR_CCxCmd
 3558              		.syntax unified
 3559              		.thumb
 3560              		.thumb_func
 3561              		.fpu fpv4-sp-d16
 3563              	TMR_CCxCmd:
 3564              	.LVL348:
 3565              	.LFB179:
2091:./lib/src/at32f4xx_tim.c ****   uint16_t tmp = 0;
 3566              		.loc 1 2091 1 is_stmt 1 view -0
 3567              		.cfi_startproc
 3568              		@ args = 0, pretend = 0, frame = 0
 3569              		@ frame_needed = 0, uses_anonymous_args = 0
 3570              		@ link register save eliminated.
2092:./lib/src/at32f4xx_tim.c **** 
 3571              		.loc 1 2092 3 view .LVU1177
2095:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_CHANNEL(TMR_Channel));
 3572              		.loc 1 2095 3 view .LVU1178
2096:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_CCX(TMR_CCx));
 3573              		.loc 1 2096 3 view .LVU1179
2097:./lib/src/at32f4xx_tim.c **** 
 3574              		.loc 1 2097 3 view .LVU1180
2099:./lib/src/at32f4xx_tim.c **** 
 3575              		.loc 1 2099 3 view .LVU1181
2099:./lib/src/at32f4xx_tim.c **** 
 3576              		.loc 1 2099 21 is_stmt 0 view .LVU1182
 3577 0000 0123     		movs	r3, #1
 3578 0002 8B40     		lsls	r3, r3, r1
2099:./lib/src/at32f4xx_tim.c **** 
 3579              		.loc 1 2099 7 view .LVU1183
 3580 0004 9BB2     		uxth	r3, r3
 3581              	.LVL349:
2102:./lib/src/at32f4xx_tim.c **** 
 3582              		.loc 1 2102 3 is_stmt 1 view .LVU1184
2102:./lib/src/at32f4xx_tim.c **** 
 3583              		.loc 1 2102 13 is_stmt 0 view .LVU1185
 3584 0006 B0F820C0 		ldrh	ip, [r0, #32]
2102:./lib/src/at32f4xx_tim.c **** 
 3585              		.loc 1 2102 16 view .LVU1186
 3586 000a DB43     		mvns	r3, r3
 3587              	.LVL350:
2102:./lib/src/at32f4xx_tim.c **** 
 3588              		.loc 1 2102 16 view .LVU1187
 3589 000c 9BB2     		uxth	r3, r3
 3590              	.LVL351:
2102:./lib/src/at32f4xx_tim.c **** 
 3591              		.loc 1 2102 13 view .LVU1188
 3592 000e 03EA0C03 		and	r3, r3, ip
 3593 0012 0384     		strh	r3, [r0, #32]	@ movhi
ARM GAS  /tmp/ccmYaJiD.s 			page 134


2105:./lib/src/at32f4xx_tim.c **** }
 3594              		.loc 1 2105 3 is_stmt 1 view .LVU1189
2105:./lib/src/at32f4xx_tim.c **** }
 3595              		.loc 1 2105 13 is_stmt 0 view .LVU1190
 3596 0014 038C     		ldrh	r3, [r0, #32]
 3597 0016 9BB2     		uxth	r3, r3
2105:./lib/src/at32f4xx_tim.c **** }
 3598              		.loc 1 2105 36 view .LVU1191
 3599 0018 8A40     		lsls	r2, r2, r1
 3600              	.LVL352:
2105:./lib/src/at32f4xx_tim.c **** }
 3601              		.loc 1 2105 17 view .LVU1192
 3602 001a 92B2     		uxth	r2, r2
2105:./lib/src/at32f4xx_tim.c **** }
 3603              		.loc 1 2105 13 view .LVU1193
 3604 001c 1343     		orrs	r3, r3, r2
 3605 001e 0384     		strh	r3, [r0, #32]	@ movhi
2106:./lib/src/at32f4xx_tim.c **** 
 3606              		.loc 1 2106 1 view .LVU1194
 3607 0020 7047     		bx	lr
 3608              		.cfi_endproc
 3609              	.LFE179:
 3611              		.section	.text.TMR_CCxNCmd,"ax",%progbits
 3612              		.align	1
 3613              		.global	TMR_CCxNCmd
 3614              		.syntax unified
 3615              		.thumb
 3616              		.thumb_func
 3617              		.fpu fpv4-sp-d16
 3619              	TMR_CCxNCmd:
 3620              	.LVL353:
 3621              	.LFB180:
2121:./lib/src/at32f4xx_tim.c ****   uint16_t tmp = 0;
 3622              		.loc 1 2121 1 is_stmt 1 view -0
 3623              		.cfi_startproc
 3624              		@ args = 0, pretend = 0, frame = 0
 3625              		@ frame_needed = 0, uses_anonymous_args = 0
 3626              		@ link register save eliminated.
2122:./lib/src/at32f4xx_tim.c **** 
 3627              		.loc 1 2122 3 view .LVU1196
2125:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_COMPLEMENTARY_CHANNEL(TMR_Channel));
 3628              		.loc 1 2125 3 view .LVU1197
2126:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_CCXN(TMR_CCxN));
 3629              		.loc 1 2126 3 view .LVU1198
2127:./lib/src/at32f4xx_tim.c **** 
 3630              		.loc 1 2127 3 view .LVU1199
2129:./lib/src/at32f4xx_tim.c **** 
 3631              		.loc 1 2129 3 view .LVU1200
2129:./lib/src/at32f4xx_tim.c **** 
 3632              		.loc 1 2129 22 is_stmt 0 view .LVU1201
 3633 0000 0423     		movs	r3, #4
 3634 0002 8B40     		lsls	r3, r3, r1
2129:./lib/src/at32f4xx_tim.c **** 
 3635              		.loc 1 2129 7 view .LVU1202
 3636 0004 9BB2     		uxth	r3, r3
 3637              	.LVL354:
2132:./lib/src/at32f4xx_tim.c **** 
ARM GAS  /tmp/ccmYaJiD.s 			page 135


 3638              		.loc 1 2132 3 is_stmt 1 view .LVU1203
2132:./lib/src/at32f4xx_tim.c **** 
 3639              		.loc 1 2132 13 is_stmt 0 view .LVU1204
 3640 0006 B0F820C0 		ldrh	ip, [r0, #32]
2132:./lib/src/at32f4xx_tim.c **** 
 3641              		.loc 1 2132 16 view .LVU1205
 3642 000a DB43     		mvns	r3, r3
 3643              	.LVL355:
2132:./lib/src/at32f4xx_tim.c **** 
 3644              		.loc 1 2132 16 view .LVU1206
 3645 000c 9BB2     		uxth	r3, r3
 3646              	.LVL356:
2132:./lib/src/at32f4xx_tim.c **** 
 3647              		.loc 1 2132 13 view .LVU1207
 3648 000e 03EA0C03 		and	r3, r3, ip
 3649 0012 0384     		strh	r3, [r0, #32]	@ movhi
2135:./lib/src/at32f4xx_tim.c **** }
 3650              		.loc 1 2135 3 is_stmt 1 view .LVU1208
2135:./lib/src/at32f4xx_tim.c **** }
 3651              		.loc 1 2135 13 is_stmt 0 view .LVU1209
 3652 0014 038C     		ldrh	r3, [r0, #32]
 3653 0016 9BB2     		uxth	r3, r3
2135:./lib/src/at32f4xx_tim.c **** }
 3654              		.loc 1 2135 37 view .LVU1210
 3655 0018 8A40     		lsls	r2, r2, r1
 3656              	.LVL357:
2135:./lib/src/at32f4xx_tim.c **** }
 3657              		.loc 1 2135 17 view .LVU1211
 3658 001a 92B2     		uxth	r2, r2
2135:./lib/src/at32f4xx_tim.c **** }
 3659              		.loc 1 2135 13 view .LVU1212
 3660 001c 1343     		orrs	r3, r3, r2
 3661 001e 0384     		strh	r3, [r0, #32]	@ movhi
2136:./lib/src/at32f4xx_tim.c **** 
 3662              		.loc 1 2136 1 view .LVU1213
 3663 0020 7047     		bx	lr
 3664              		.cfi_endproc
 3665              	.LFE180:
 3667              		.section	.text.TMR_SelectOCxM,"ax",%progbits
 3668              		.align	1
 3669              		.global	TMR_SelectOCxM
 3670              		.syntax unified
 3671              		.thumb
 3672              		.thumb_func
 3673              		.fpu fpv4-sp-d16
 3675              	TMR_SelectOCxM:
 3676              	.LVL358:
 3677              	.LFB181:
2162:./lib/src/at32f4xx_tim.c ****   uint32_t tmp = 0;
 3678              		.loc 1 2162 1 is_stmt 1 view -0
 3679              		.cfi_startproc
 3680              		@ args = 0, pretend = 0, frame = 0
 3681              		@ frame_needed = 0, uses_anonymous_args = 0
2162:./lib/src/at32f4xx_tim.c ****   uint32_t tmp = 0;
 3682              		.loc 1 2162 1 is_stmt 0 view .LVU1215
 3683 0000 00B5     		push	{lr}
 3684              	.LCFI16:
ARM GAS  /tmp/ccmYaJiD.s 			page 136


 3685              		.cfi_def_cfa_offset 4
 3686              		.cfi_offset 14, -4
2163:./lib/src/at32f4xx_tim.c ****   uint16_t tmp1 = 0;
 3687              		.loc 1 2163 3 is_stmt 1 view .LVU1216
 3688              	.LVL359:
2164:./lib/src/at32f4xx_tim.c **** 
 3689              		.loc 1 2164 3 view .LVU1217
2167:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_CHANNEL(TMR_Channel));
 3690              		.loc 1 2167 3 view .LVU1218
2168:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OCM(TMR_OCMode));
 3691              		.loc 1 2168 3 view .LVU1219
2169:./lib/src/at32f4xx_tim.c **** 
 3692              		.loc 1 2169 3 view .LVU1220
2171:./lib/src/at32f4xx_tim.c ****   tmp += CCMR_Offset;
 3693              		.loc 1 2171 3 view .LVU1221
2172:./lib/src/at32f4xx_tim.c **** 
 3694              		.loc 1 2172 3 view .LVU1222
2172:./lib/src/at32f4xx_tim.c **** 
 3695              		.loc 1 2172 7 is_stmt 0 view .LVU1223
 3696 0002 00F1180C 		add	ip, r0, #24
 3697              	.LVL360:
2174:./lib/src/at32f4xx_tim.c **** 
 3698              		.loc 1 2174 3 is_stmt 1 view .LVU1224
2174:./lib/src/at32f4xx_tim.c **** 
 3699              		.loc 1 2174 22 is_stmt 0 view .LVU1225
 3700 0006 0123     		movs	r3, #1
 3701 0008 8B40     		lsls	r3, r3, r1
2174:./lib/src/at32f4xx_tim.c **** 
 3702              		.loc 1 2174 8 view .LVU1226
 3703 000a 9BB2     		uxth	r3, r3
 3704              	.LVL361:
2177:./lib/src/at32f4xx_tim.c **** 
 3705              		.loc 1 2177 3 is_stmt 1 view .LVU1227
2177:./lib/src/at32f4xx_tim.c **** 
 3706              		.loc 1 2177 13 is_stmt 0 view .LVU1228
 3707 000c B0F820E0 		ldrh	lr, [r0, #32]
2177:./lib/src/at32f4xx_tim.c **** 
 3708              		.loc 1 2177 16 view .LVU1229
 3709 0010 DB43     		mvns	r3, r3
 3710              	.LVL362:
2177:./lib/src/at32f4xx_tim.c **** 
 3711              		.loc 1 2177 16 view .LVU1230
 3712 0012 9BB2     		uxth	r3, r3
 3713              	.LVL363:
2177:./lib/src/at32f4xx_tim.c **** 
 3714              		.loc 1 2177 13 view .LVU1231
 3715 0014 03EA0E03 		and	r3, r3, lr
 3716 0018 0384     		strh	r3, [r0, #32]	@ movhi
2179:./lib/src/at32f4xx_tim.c ****   {
 3717              		.loc 1 2179 3 is_stmt 1 view .LVU1232
2179:./lib/src/at32f4xx_tim.c ****   {
 3718              		.loc 1 2179 5 is_stmt 0 view .LVU1233
 3719 001a 91B1     		cbz	r1, .L155
2179:./lib/src/at32f4xx_tim.c ****   {
 3720              		.loc 1 2179 37 discriminator 1 view .LVU1234
 3721 001c 0829     		cmp	r1, #8
 3722 001e 10D0     		beq	.L155
ARM GAS  /tmp/ccmYaJiD.s 			page 137


2191:./lib/src/at32f4xx_tim.c **** 
 3723              		.loc 1 2191 5 is_stmt 1 view .LVU1235
2191:./lib/src/at32f4xx_tim.c **** 
 3724              		.loc 1 2191 12 is_stmt 0 view .LVU1236
 3725 0020 0439     		subs	r1, r1, #4
 3726              	.LVL364:
2191:./lib/src/at32f4xx_tim.c **** 
 3727              		.loc 1 2191 50 view .LVU1237
 3728 0022 C1F34E01 		ubfx	r1, r1, #1, #15
 3729              	.LVL365:
2194:./lib/src/at32f4xx_tim.c **** 
 3730              		.loc 1 2194 5 is_stmt 1 view .LVU1238
2194:./lib/src/at32f4xx_tim.c **** 
 3731              		.loc 1 2194 28 is_stmt 0 view .LVU1239
 3732 0026 51F80C30 		ldr	r3, [r1, ip]
 3733 002a 23F4E043 		bic	r3, r3, #28672
 3734 002e 41F80C30 		str	r3, [r1, ip]
2197:./lib/src/at32f4xx_tim.c ****   }
 3735              		.loc 1 2197 5 is_stmt 1 view .LVU1240
2197:./lib/src/at32f4xx_tim.c ****   }
 3736              		.loc 1 2197 28 is_stmt 0 view .LVU1241
 3737 0032 51F80C30 		ldr	r3, [r1, ip]
2197:./lib/src/at32f4xx_tim.c ****   }
 3738              		.loc 1 2197 31 view .LVU1242
 3739 0036 1202     		lsls	r2, r2, #8
 3740              	.LVL366:
2197:./lib/src/at32f4xx_tim.c ****   }
 3741              		.loc 1 2197 31 view .LVU1243
 3742 0038 92B2     		uxth	r2, r2
2197:./lib/src/at32f4xx_tim.c ****   }
 3743              		.loc 1 2197 28 view .LVU1244
 3744 003a 1A43     		orrs	r2, r2, r3
 3745 003c 41F80C20 		str	r2, [r1, ip]
2199:./lib/src/at32f4xx_tim.c **** 
 3746              		.loc 1 2199 1 view .LVU1245
 3747 0040 0BE0     		b	.L154
 3748              	.LVL367:
 3749              	.L155:
2181:./lib/src/at32f4xx_tim.c **** 
 3750              		.loc 1 2181 5 is_stmt 1 view .LVU1246
2181:./lib/src/at32f4xx_tim.c **** 
 3751              		.loc 1 2181 25 is_stmt 0 view .LVU1247
 3752 0042 4908     		lsrs	r1, r1, #1
 3753              	.LVL368:
2184:./lib/src/at32f4xx_tim.c **** 
 3754              		.loc 1 2184 5 is_stmt 1 view .LVU1248
2184:./lib/src/at32f4xx_tim.c **** 
 3755              		.loc 1 2184 28 is_stmt 0 view .LVU1249
 3756 0044 51F80C30 		ldr	r3, [r1, ip]
 3757 0048 23F07003 		bic	r3, r3, #112
 3758 004c 41F80C30 		str	r3, [r1, ip]
2187:./lib/src/at32f4xx_tim.c ****   }
 3759              		.loc 1 2187 5 is_stmt 1 view .LVU1250
2187:./lib/src/at32f4xx_tim.c ****   }
 3760              		.loc 1 2187 28 is_stmt 0 view .LVU1251
 3761 0050 51F80C30 		ldr	r3, [r1, ip]
 3762 0054 1A43     		orrs	r2, r2, r3
ARM GAS  /tmp/ccmYaJiD.s 			page 138


 3763              	.LVL369:
2187:./lib/src/at32f4xx_tim.c ****   }
 3764              		.loc 1 2187 28 view .LVU1252
 3765 0056 41F80C20 		str	r2, [r1, ip]
 3766              	.LVL370:
 3767              	.L154:
2199:./lib/src/at32f4xx_tim.c **** 
 3768              		.loc 1 2199 1 view .LVU1253
 3769 005a 5DF804FB 		ldr	pc, [sp], #4
 3770              		.cfi_endproc
 3771              	.LFE181:
 3773              		.section	.text.TMR_UpdateDisableConfig,"ax",%progbits
 3774              		.align	1
 3775              		.global	TMR_UpdateDisableConfig
 3776              		.syntax unified
 3777              		.thumb
 3778              		.thumb_func
 3779              		.fpu fpv4-sp-d16
 3781              	TMR_UpdateDisableConfig:
 3782              	.LVL371:
 3783              	.LFB182:
2209:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 3784              		.loc 1 2209 1 is_stmt 1 view -0
 3785              		.cfi_startproc
 3786              		@ args = 0, pretend = 0, frame = 0
 3787              		@ frame_needed = 0, uses_anonymous_args = 0
 3788              		@ link register save eliminated.
2211:./lib/src/at32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 3789              		.loc 1 2211 3 view .LVU1255
2212:./lib/src/at32f4xx_tim.c **** 
 3790              		.loc 1 2212 3 view .LVU1256
2214:./lib/src/at32f4xx_tim.c ****   {
 3791              		.loc 1 2214 3 view .LVU1257
2214:./lib/src/at32f4xx_tim.c ****   {
 3792              		.loc 1 2214 6 is_stmt 0 view .LVU1258
 3793 0000 29B1     		cbz	r1, .L160
2217:./lib/src/at32f4xx_tim.c ****   }
 3794              		.loc 1 2217 5 is_stmt 1 view .LVU1259
2217:./lib/src/at32f4xx_tim.c ****   }
 3795              		.loc 1 2217 17 is_stmt 0 view .LVU1260
 3796 0002 0388     		ldrh	r3, [r0]
 3797 0004 9BB2     		uxth	r3, r3
 3798 0006 43F00203 		orr	r3, r3, #2
 3799 000a 0380     		strh	r3, [r0]	@ movhi
 3800 000c 7047     		bx	lr
 3801              	.L160:
2222:./lib/src/at32f4xx_tim.c ****   }
 3802              		.loc 1 2222 5 is_stmt 1 view .LVU1261
2222:./lib/src/at32f4xx_tim.c ****   }
 3803              		.loc 1 2222 17 is_stmt 0 view .LVU1262
 3804 000e 0388     		ldrh	r3, [r0]
 3805 0010 9BB2     		uxth	r3, r3
 3806 0012 23F00203 		bic	r3, r3, #2
 3807 0016 9BB2     		uxth	r3, r3
 3808 0018 0380     		strh	r3, [r0]	@ movhi
2224:./lib/src/at32f4xx_tim.c **** 
 3809              		.loc 1 2224 1 view .LVU1263
ARM GAS  /tmp/ccmYaJiD.s 			page 139


 3810 001a 7047     		bx	lr
 3811              		.cfi_endproc
 3812              	.LFE182:
 3814              		.section	.text.TMR_UpdateRequestConfig,"ax",%progbits
 3815              		.align	1
 3816              		.global	TMR_UpdateRequestConfig
 3817              		.syntax unified
 3818              		.thumb
 3819              		.thumb_func
 3820              		.fpu fpv4-sp-d16
 3822              	TMR_UpdateRequestConfig:
 3823              	.LVL372:
 3824              	.LFB183:
2238:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 3825              		.loc 1 2238 1 is_stmt 1 view -0
 3826              		.cfi_startproc
 3827              		@ args = 0, pretend = 0, frame = 0
 3828              		@ frame_needed = 0, uses_anonymous_args = 0
 3829              		@ link register save eliminated.
2240:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_UPDATE_SOURCE(TMR_UpdateSource));
 3830              		.loc 1 2240 3 view .LVU1265
2241:./lib/src/at32f4xx_tim.c **** 
 3831              		.loc 1 2241 3 view .LVU1266
2243:./lib/src/at32f4xx_tim.c ****   {
 3832              		.loc 1 2243 3 view .LVU1267
2243:./lib/src/at32f4xx_tim.c ****   {
 3833              		.loc 1 2243 6 is_stmt 0 view .LVU1268
 3834 0000 29B1     		cbz	r1, .L163
2246:./lib/src/at32f4xx_tim.c ****   }
 3835              		.loc 1 2246 5 is_stmt 1 view .LVU1269
2246:./lib/src/at32f4xx_tim.c ****   }
 3836              		.loc 1 2246 17 is_stmt 0 view .LVU1270
 3837 0002 0388     		ldrh	r3, [r0]
 3838 0004 9BB2     		uxth	r3, r3
 3839 0006 43F00403 		orr	r3, r3, #4
 3840 000a 0380     		strh	r3, [r0]	@ movhi
 3841 000c 7047     		bx	lr
 3842              	.L163:
2251:./lib/src/at32f4xx_tim.c ****   }
 3843              		.loc 1 2251 5 is_stmt 1 view .LVU1271
2251:./lib/src/at32f4xx_tim.c ****   }
 3844              		.loc 1 2251 17 is_stmt 0 view .LVU1272
 3845 000e 0388     		ldrh	r3, [r0]
 3846 0010 9BB2     		uxth	r3, r3
 3847 0012 23F00403 		bic	r3, r3, #4
 3848 0016 9BB2     		uxth	r3, r3
 3849 0018 0380     		strh	r3, [r0]	@ movhi
2253:./lib/src/at32f4xx_tim.c **** 
 3850              		.loc 1 2253 1 view .LVU1273
 3851 001a 7047     		bx	lr
 3852              		.cfi_endproc
 3853              	.LFE183:
 3855              		.section	.text.TMR_SelectHallSensor,"ax",%progbits
 3856              		.align	1
 3857              		.global	TMR_SelectHallSensor
 3858              		.syntax unified
 3859              		.thumb
ARM GAS  /tmp/ccmYaJiD.s 			page 140


 3860              		.thumb_func
 3861              		.fpu fpv4-sp-d16
 3863              	TMR_SelectHallSensor:
 3864              	.LVL373:
 3865              	.LFB184:
2263:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 3866              		.loc 1 2263 1 is_stmt 1 view -0
 3867              		.cfi_startproc
 3868              		@ args = 0, pretend = 0, frame = 0
 3869              		@ frame_needed = 0, uses_anonymous_args = 0
 3870              		@ link register save eliminated.
2265:./lib/src/at32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 3871              		.loc 1 2265 3 view .LVU1275
2266:./lib/src/at32f4xx_tim.c **** 
 3872              		.loc 1 2266 3 view .LVU1276
2268:./lib/src/at32f4xx_tim.c ****   {
 3873              		.loc 1 2268 3 view .LVU1277
2268:./lib/src/at32f4xx_tim.c ****   {
 3874              		.loc 1 2268 6 is_stmt 0 view .LVU1278
 3875 0000 29B1     		cbz	r1, .L166
2271:./lib/src/at32f4xx_tim.c ****   }
 3876              		.loc 1 2271 5 is_stmt 1 view .LVU1279
2271:./lib/src/at32f4xx_tim.c ****   }
 3877              		.loc 1 2271 17 is_stmt 0 view .LVU1280
 3878 0002 8388     		ldrh	r3, [r0, #4]
 3879 0004 9BB2     		uxth	r3, r3
 3880 0006 43F08003 		orr	r3, r3, #128
 3881 000a 8380     		strh	r3, [r0, #4]	@ movhi
 3882 000c 7047     		bx	lr
 3883              	.L166:
2276:./lib/src/at32f4xx_tim.c ****   }
 3884              		.loc 1 2276 5 is_stmt 1 view .LVU1281
2276:./lib/src/at32f4xx_tim.c ****   }
 3885              		.loc 1 2276 17 is_stmt 0 view .LVU1282
 3886 000e 8388     		ldrh	r3, [r0, #4]
 3887 0010 9BB2     		uxth	r3, r3
 3888 0012 23F08003 		bic	r3, r3, #128
 3889 0016 9BB2     		uxth	r3, r3
 3890 0018 8380     		strh	r3, [r0, #4]	@ movhi
2278:./lib/src/at32f4xx_tim.c **** 
 3891              		.loc 1 2278 1 view .LVU1283
 3892 001a 7047     		bx	lr
 3893              		.cfi_endproc
 3894              	.LFE184:
 3896              		.section	.text.TMR_SelectOnePulseMode,"ax",%progbits
 3897              		.align	1
 3898              		.global	TMR_SelectOnePulseMode
 3899              		.syntax unified
 3900              		.thumb
 3901              		.thumb_func
 3902              		.fpu fpv4-sp-d16
 3904              	TMR_SelectOnePulseMode:
 3905              	.LVL374:
 3906              	.LFB185:
2290:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 3907              		.loc 1 2290 1 is_stmt 1 view -0
 3908              		.cfi_startproc
ARM GAS  /tmp/ccmYaJiD.s 			page 141


 3909              		@ args = 0, pretend = 0, frame = 0
 3910              		@ frame_needed = 0, uses_anonymous_args = 0
 3911              		@ link register save eliminated.
2292:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_OPM_MODE(TMR_OPMode));
 3912              		.loc 1 2292 3 view .LVU1285
2293:./lib/src/at32f4xx_tim.c ****   /* Reset the OPM Bit */
 3913              		.loc 1 2293 3 view .LVU1286
2295:./lib/src/at32f4xx_tim.c ****   /* Configure the OPM Mode */
 3914              		.loc 1 2295 3 view .LVU1287
2295:./lib/src/at32f4xx_tim.c ****   /* Configure the OPM Mode */
 3915              		.loc 1 2295 15 is_stmt 0 view .LVU1288
 3916 0000 0388     		ldrh	r3, [r0]
 3917 0002 9BB2     		uxth	r3, r3
 3918 0004 23F00803 		bic	r3, r3, #8
 3919 0008 9BB2     		uxth	r3, r3
 3920 000a 0380     		strh	r3, [r0]	@ movhi
2297:./lib/src/at32f4xx_tim.c **** }
 3921              		.loc 1 2297 3 is_stmt 1 view .LVU1289
2297:./lib/src/at32f4xx_tim.c **** }
 3922              		.loc 1 2297 15 is_stmt 0 view .LVU1290
 3923 000c 0388     		ldrh	r3, [r0]
 3924 000e 9BB2     		uxth	r3, r3
 3925 0010 0B43     		orrs	r3, r3, r1
 3926 0012 0380     		strh	r3, [r0]	@ movhi
2298:./lib/src/at32f4xx_tim.c **** 
 3927              		.loc 1 2298 1 view .LVU1291
 3928 0014 7047     		bx	lr
 3929              		.cfi_endproc
 3930              	.LFE185:
 3932              		.section	.text.TMR_SelectOutputTrigger,"ax",%progbits
 3933              		.align	1
 3934              		.global	TMR_SelectOutputTrigger
 3935              		.syntax unified
 3936              		.thumb
 3937              		.thumb_func
 3938              		.fpu fpv4-sp-d16
 3940              	TMR_SelectOutputTrigger:
 3941              	.LVL375:
 3942              	.LFB186:
2322:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 3943              		.loc 1 2322 1 is_stmt 1 view -0
 3944              		.cfi_startproc
 3945              		@ args = 0, pretend = 0, frame = 0
 3946              		@ frame_needed = 0, uses_anonymous_args = 0
 3947              		@ link register save eliminated.
2324:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_TRGO_SOURCE(TMR_TRGOSource));
 3948              		.loc 1 2324 3 view .LVU1293
2325:./lib/src/at32f4xx_tim.c ****   /* Reset the MMS Bits */
 3949              		.loc 1 2325 3 view .LVU1294
2327:./lib/src/at32f4xx_tim.c ****   /* Select the TRGO source */
 3950              		.loc 1 2327 3 view .LVU1295
2327:./lib/src/at32f4xx_tim.c ****   /* Select the TRGO source */
 3951              		.loc 1 2327 15 is_stmt 0 view .LVU1296
 3952 0000 8388     		ldrh	r3, [r0, #4]
 3953 0002 9BB2     		uxth	r3, r3
 3954 0004 23F07003 		bic	r3, r3, #112
 3955 0008 9BB2     		uxth	r3, r3
ARM GAS  /tmp/ccmYaJiD.s 			page 142


 3956 000a 8380     		strh	r3, [r0, #4]	@ movhi
2329:./lib/src/at32f4xx_tim.c **** }
 3957              		.loc 1 2329 3 is_stmt 1 view .LVU1297
2329:./lib/src/at32f4xx_tim.c **** }
 3958              		.loc 1 2329 15 is_stmt 0 view .LVU1298
 3959 000c 8388     		ldrh	r3, [r0, #4]
 3960 000e 9BB2     		uxth	r3, r3
 3961 0010 0B43     		orrs	r3, r3, r1
 3962 0012 8380     		strh	r3, [r0, #4]	@ movhi
2330:./lib/src/at32f4xx_tim.c **** 
 3963              		.loc 1 2330 1 view .LVU1299
 3964 0014 7047     		bx	lr
 3965              		.cfi_endproc
 3966              	.LFE186:
 3968              		.section	.text.TMR_SelectSlaveMode,"ax",%progbits
 3969              		.align	1
 3970              		.global	TMR_SelectSlaveMode
 3971              		.syntax unified
 3972              		.thumb
 3973              		.thumb_func
 3974              		.fpu fpv4-sp-d16
 3976              	TMR_SelectSlaveMode:
 3977              	.LVL376:
 3978              	.LFB187:
2345:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 3979              		.loc 1 2345 1 is_stmt 1 view -0
 3980              		.cfi_startproc
 3981              		@ args = 0, pretend = 0, frame = 0
 3982              		@ frame_needed = 0, uses_anonymous_args = 0
 3983              		@ link register save eliminated.
2347:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_SLAVE_MODE(TMR_SlaveMode));
 3984              		.loc 1 2347 3 view .LVU1301
2348:./lib/src/at32f4xx_tim.c ****   /* Reset the SMS Bits */
 3985              		.loc 1 2348 3 view .LVU1302
2350:./lib/src/at32f4xx_tim.c ****   /* Select the Slave Mode */
 3986              		.loc 1 2350 3 view .LVU1303
2350:./lib/src/at32f4xx_tim.c ****   /* Select the Slave Mode */
 3987              		.loc 1 2350 13 is_stmt 0 view .LVU1304
 3988 0000 0389     		ldrh	r3, [r0, #8]
 3989 0002 9BB2     		uxth	r3, r3
 3990 0004 23F00703 		bic	r3, r3, #7
 3991 0008 9BB2     		uxth	r3, r3
 3992 000a 0381     		strh	r3, [r0, #8]	@ movhi
2352:./lib/src/at32f4xx_tim.c **** }
 3993              		.loc 1 2352 3 is_stmt 1 view .LVU1305
2352:./lib/src/at32f4xx_tim.c **** }
 3994              		.loc 1 2352 13 is_stmt 0 view .LVU1306
 3995 000c 0389     		ldrh	r3, [r0, #8]
 3996 000e 9BB2     		uxth	r3, r3
 3997 0010 0B43     		orrs	r3, r3, r1
 3998 0012 0381     		strh	r3, [r0, #8]	@ movhi
2353:./lib/src/at32f4xx_tim.c **** 
 3999              		.loc 1 2353 1 view .LVU1307
 4000 0014 7047     		bx	lr
 4001              		.cfi_endproc
 4002              	.LFE187:
 4004              		.section	.text.TMR_SelectMasterSlaveMode,"ax",%progbits
ARM GAS  /tmp/ccmYaJiD.s 			page 143


 4005              		.align	1
 4006              		.global	TMR_SelectMasterSlaveMode
 4007              		.syntax unified
 4008              		.thumb
 4009              		.thumb_func
 4010              		.fpu fpv4-sp-d16
 4012              	TMR_SelectMasterSlaveMode:
 4013              	.LVL377:
 4014              	.LFB188:
2366:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 4015              		.loc 1 2366 1 is_stmt 1 view -0
 4016              		.cfi_startproc
 4017              		@ args = 0, pretend = 0, frame = 0
 4018              		@ frame_needed = 0, uses_anonymous_args = 0
 4019              		@ link register save eliminated.
2368:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_MSMODE_STATE(TMR_MasterSlaveMode));
 4020              		.loc 1 2368 3 view .LVU1309
2369:./lib/src/at32f4xx_tim.c ****   /* Reset the MSM Bit */
 4021              		.loc 1 2369 3 view .LVU1310
2371:./lib/src/at32f4xx_tim.c **** 
 4022              		.loc 1 2371 3 view .LVU1311
2371:./lib/src/at32f4xx_tim.c **** 
 4023              		.loc 1 2371 13 is_stmt 0 view .LVU1312
 4024 0000 0389     		ldrh	r3, [r0, #8]
 4025 0002 9BB2     		uxth	r3, r3
 4026 0004 23F08003 		bic	r3, r3, #128
 4027 0008 9BB2     		uxth	r3, r3
 4028 000a 0381     		strh	r3, [r0, #8]	@ movhi
2374:./lib/src/at32f4xx_tim.c **** }
 4029              		.loc 1 2374 3 is_stmt 1 view .LVU1313
2374:./lib/src/at32f4xx_tim.c **** }
 4030              		.loc 1 2374 13 is_stmt 0 view .LVU1314
 4031 000c 0389     		ldrh	r3, [r0, #8]
 4032 000e 9BB2     		uxth	r3, r3
 4033 0010 0B43     		orrs	r3, r3, r1
 4034 0012 0381     		strh	r3, [r0, #8]	@ movhi
2375:./lib/src/at32f4xx_tim.c **** 
 4035              		.loc 1 2375 1 view .LVU1315
 4036 0014 7047     		bx	lr
 4037              		.cfi_endproc
 4038              	.LFE188:
 4040              		.section	.text.TMR_SetCounter,"ax",%progbits
 4041              		.align	1
 4042              		.global	TMR_SetCounter
 4043              		.syntax unified
 4044              		.thumb
 4045              		.thumb_func
 4046              		.fpu fpv4-sp-d16
 4048              	TMR_SetCounter:
 4049              	.LVL378:
 4050              	.LFB189:
2384:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 4051              		.loc 1 2384 1 is_stmt 1 view -0
 4052              		.cfi_startproc
 4053              		@ args = 0, pretend = 0, frame = 0
 4054              		@ frame_needed = 0, uses_anonymous_args = 0
 4055              		@ link register save eliminated.
ARM GAS  /tmp/ccmYaJiD.s 			page 144


2386:./lib/src/at32f4xx_tim.c ****   /* Set the Counter Register value */
 4056              		.loc 1 2386 3 view .LVU1317
2388:./lib/src/at32f4xx_tim.c **** }
 4057              		.loc 1 2388 3 view .LVU1318
2388:./lib/src/at32f4xx_tim.c **** }
 4058              		.loc 1 2388 13 is_stmt 0 view .LVU1319
 4059 0000 4162     		str	r1, [r0, #36]
2389:./lib/src/at32f4xx_tim.c **** 
 4060              		.loc 1 2389 1 view .LVU1320
 4061 0002 7047     		bx	lr
 4062              		.cfi_endproc
 4063              	.LFE189:
 4065              		.section	.text.TMR_SetAutoreload,"ax",%progbits
 4066              		.align	1
 4067              		.global	TMR_SetAutoreload
 4068              		.syntax unified
 4069              		.thumb
 4070              		.thumb_func
 4071              		.fpu fpv4-sp-d16
 4073              	TMR_SetAutoreload:
 4074              	.LVL379:
 4075              	.LFB190:
2398:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 4076              		.loc 1 2398 1 is_stmt 1 view -0
 4077              		.cfi_startproc
 4078              		@ args = 0, pretend = 0, frame = 0
 4079              		@ frame_needed = 0, uses_anonymous_args = 0
 4080              		@ link register save eliminated.
2400:./lib/src/at32f4xx_tim.c ****   /* Set the Autoreload Register value */
 4081              		.loc 1 2400 3 view .LVU1322
2402:./lib/src/at32f4xx_tim.c **** }
 4082              		.loc 1 2402 3 view .LVU1323
2402:./lib/src/at32f4xx_tim.c **** }
 4083              		.loc 1 2402 12 is_stmt 0 view .LVU1324
 4084 0000 C162     		str	r1, [r0, #44]
2403:./lib/src/at32f4xx_tim.c **** 
 4085              		.loc 1 2403 1 view .LVU1325
 4086 0002 7047     		bx	lr
 4087              		.cfi_endproc
 4088              	.LFE190:
 4090              		.section	.text.TMR_SetCompare1,"ax",%progbits
 4091              		.align	1
 4092              		.global	TMR_SetCompare1
 4093              		.syntax unified
 4094              		.thumb
 4095              		.thumb_func
 4096              		.fpu fpv4-sp-d16
 4098              	TMR_SetCompare1:
 4099              	.LVL380:
 4100              	.LFB191:
2412:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 4101              		.loc 1 2412 1 is_stmt 1 view -0
 4102              		.cfi_startproc
 4103              		@ args = 0, pretend = 0, frame = 0
 4104              		@ frame_needed = 0, uses_anonymous_args = 0
 4105              		@ link register save eliminated.
2414:./lib/src/at32f4xx_tim.c ****   /* Set the Capture Compare1 Register value */
ARM GAS  /tmp/ccmYaJiD.s 			page 145


 4106              		.loc 1 2414 3 view .LVU1327
2416:./lib/src/at32f4xx_tim.c **** }
 4107              		.loc 1 2416 3 view .LVU1328
2416:./lib/src/at32f4xx_tim.c **** }
 4108              		.loc 1 2416 13 is_stmt 0 view .LVU1329
 4109 0000 4163     		str	r1, [r0, #52]
2417:./lib/src/at32f4xx_tim.c **** 
 4110              		.loc 1 2417 1 view .LVU1330
 4111 0002 7047     		bx	lr
 4112              		.cfi_endproc
 4113              	.LFE191:
 4115              		.section	.text.TMR_SetCompare2,"ax",%progbits
 4116              		.align	1
 4117              		.global	TMR_SetCompare2
 4118              		.syntax unified
 4119              		.thumb
 4120              		.thumb_func
 4121              		.fpu fpv4-sp-d16
 4123              	TMR_SetCompare2:
 4124              	.LVL381:
 4125              	.LFB192:
2426:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 4126              		.loc 1 2426 1 is_stmt 1 view -0
 4127              		.cfi_startproc
 4128              		@ args = 0, pretend = 0, frame = 0
 4129              		@ frame_needed = 0, uses_anonymous_args = 0
 4130              		@ link register save eliminated.
2428:./lib/src/at32f4xx_tim.c ****   /* Set the Capture Compare2 Register value */
 4131              		.loc 1 2428 3 view .LVU1332
2430:./lib/src/at32f4xx_tim.c **** }
 4132              		.loc 1 2430 3 view .LVU1333
2430:./lib/src/at32f4xx_tim.c **** }
 4133              		.loc 1 2430 13 is_stmt 0 view .LVU1334
 4134 0000 8163     		str	r1, [r0, #56]
2431:./lib/src/at32f4xx_tim.c **** 
 4135              		.loc 1 2431 1 view .LVU1335
 4136 0002 7047     		bx	lr
 4137              		.cfi_endproc
 4138              	.LFE192:
 4140              		.section	.text.TMR_SetCompare3,"ax",%progbits
 4141              		.align	1
 4142              		.global	TMR_SetCompare3
 4143              		.syntax unified
 4144              		.thumb
 4145              		.thumb_func
 4146              		.fpu fpv4-sp-d16
 4148              	TMR_SetCompare3:
 4149              	.LVL382:
 4150              	.LFB193:
2440:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 4151              		.loc 1 2440 1 is_stmt 1 view -0
 4152              		.cfi_startproc
 4153              		@ args = 0, pretend = 0, frame = 0
 4154              		@ frame_needed = 0, uses_anonymous_args = 0
 4155              		@ link register save eliminated.
2442:./lib/src/at32f4xx_tim.c ****   /* Set the Capture Compare3 Register value */
 4156              		.loc 1 2442 3 view .LVU1337
ARM GAS  /tmp/ccmYaJiD.s 			page 146


2444:./lib/src/at32f4xx_tim.c **** }
 4157              		.loc 1 2444 3 view .LVU1338
2444:./lib/src/at32f4xx_tim.c **** }
 4158              		.loc 1 2444 13 is_stmt 0 view .LVU1339
 4159 0000 C163     		str	r1, [r0, #60]
2445:./lib/src/at32f4xx_tim.c **** 
 4160              		.loc 1 2445 1 view .LVU1340
 4161 0002 7047     		bx	lr
 4162              		.cfi_endproc
 4163              	.LFE193:
 4165              		.section	.text.TMR_SetCompare4,"ax",%progbits
 4166              		.align	1
 4167              		.global	TMR_SetCompare4
 4168              		.syntax unified
 4169              		.thumb
 4170              		.thumb_func
 4171              		.fpu fpv4-sp-d16
 4173              	TMR_SetCompare4:
 4174              	.LVL383:
 4175              	.LFB194:
2454:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 4176              		.loc 1 2454 1 is_stmt 1 view -0
 4177              		.cfi_startproc
 4178              		@ args = 0, pretend = 0, frame = 0
 4179              		@ frame_needed = 0, uses_anonymous_args = 0
 4180              		@ link register save eliminated.
2456:./lib/src/at32f4xx_tim.c ****   /* Set the Capture Compare4 Register value */
 4181              		.loc 1 2456 3 view .LVU1342
2458:./lib/src/at32f4xx_tim.c **** }
 4182              		.loc 1 2458 3 view .LVU1343
2458:./lib/src/at32f4xx_tim.c **** }
 4183              		.loc 1 2458 13 is_stmt 0 view .LVU1344
 4184 0000 0164     		str	r1, [r0, #64]
2459:./lib/src/at32f4xx_tim.c **** 
 4185              		.loc 1 2459 1 view .LVU1345
 4186 0002 7047     		bx	lr
 4187              		.cfi_endproc
 4188              	.LFE194:
 4190              		.section	.text.TMR_SetIC1DIV,"ax",%progbits
 4191              		.align	1
 4192              		.global	TMR_SetIC1DIV
 4193              		.syntax unified
 4194              		.thumb
 4195              		.thumb_func
 4196              		.fpu fpv4-sp-d16
 4198              	TMR_SetIC1DIV:
 4199              	.LVL384:
 4200              	.LFB195:
2473:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 4201              		.loc 1 2473 1 is_stmt 1 view -0
 4202              		.cfi_startproc
 4203              		@ args = 0, pretend = 0, frame = 0
 4204              		@ frame_needed = 0, uses_anonymous_args = 0
 4205              		@ link register save eliminated.
2475:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_IC_DIV(TMR_ICPSC));
 4206              		.loc 1 2475 3 view .LVU1347
2476:./lib/src/at32f4xx_tim.c ****   /* Reset the IC1PSC Bits */
ARM GAS  /tmp/ccmYaJiD.s 			page 147


 4207              		.loc 1 2476 3 view .LVU1348
2478:./lib/src/at32f4xx_tim.c ****   /* Set the IC1PSC value */
 4208              		.loc 1 2478 3 view .LVU1349
2478:./lib/src/at32f4xx_tim.c ****   /* Set the IC1PSC value */
 4209              		.loc 1 2478 14 is_stmt 0 view .LVU1350
 4210 0000 038B     		ldrh	r3, [r0, #24]
 4211 0002 9BB2     		uxth	r3, r3
 4212 0004 23F00C03 		bic	r3, r3, #12
 4213 0008 9BB2     		uxth	r3, r3
 4214 000a 0383     		strh	r3, [r0, #24]	@ movhi
2480:./lib/src/at32f4xx_tim.c **** }
 4215              		.loc 1 2480 3 is_stmt 1 view .LVU1351
2480:./lib/src/at32f4xx_tim.c **** }
 4216              		.loc 1 2480 14 is_stmt 0 view .LVU1352
 4217 000c 038B     		ldrh	r3, [r0, #24]
 4218 000e 9BB2     		uxth	r3, r3
 4219 0010 0B43     		orrs	r3, r3, r1
 4220 0012 0383     		strh	r3, [r0, #24]	@ movhi
2481:./lib/src/at32f4xx_tim.c **** 
 4221              		.loc 1 2481 1 view .LVU1353
 4222 0014 7047     		bx	lr
 4223              		.cfi_endproc
 4224              	.LFE195:
 4226              		.section	.text.TMR_SetIC2DIV,"ax",%progbits
 4227              		.align	1
 4228              		.global	TMR_SetIC2DIV
 4229              		.syntax unified
 4230              		.thumb
 4231              		.thumb_func
 4232              		.fpu fpv4-sp-d16
 4234              	TMR_SetIC2DIV:
 4235              	.LVL385:
 4236              	.LFB196:
2495:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 4237              		.loc 1 2495 1 is_stmt 1 view -0
 4238              		.cfi_startproc
 4239              		@ args = 0, pretend = 0, frame = 0
 4240              		@ frame_needed = 0, uses_anonymous_args = 0
 4241              		@ link register save eliminated.
2497:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_IC_DIV(TMR_ICPSC));
 4242              		.loc 1 2497 3 view .LVU1355
2498:./lib/src/at32f4xx_tim.c ****   /* Reset the IC2PSC Bits */
 4243              		.loc 1 2498 3 view .LVU1356
2500:./lib/src/at32f4xx_tim.c ****   /* Set the IC2PSC value */
 4244              		.loc 1 2500 3 view .LVU1357
2500:./lib/src/at32f4xx_tim.c ****   /* Set the IC2PSC value */
 4245              		.loc 1 2500 14 is_stmt 0 view .LVU1358
 4246 0000 038B     		ldrh	r3, [r0, #24]
 4247 0002 9BB2     		uxth	r3, r3
 4248 0004 23F44063 		bic	r3, r3, #3072
 4249 0008 9BB2     		uxth	r3, r3
 4250 000a 0383     		strh	r3, [r0, #24]	@ movhi
2502:./lib/src/at32f4xx_tim.c **** }
 4251              		.loc 1 2502 3 is_stmt 1 view .LVU1359
2502:./lib/src/at32f4xx_tim.c **** }
 4252              		.loc 1 2502 14 is_stmt 0 view .LVU1360
 4253 000c 038B     		ldrh	r3, [r0, #24]
ARM GAS  /tmp/ccmYaJiD.s 			page 148


 4254 000e 9BB2     		uxth	r3, r3
2502:./lib/src/at32f4xx_tim.c **** }
 4255              		.loc 1 2502 17 view .LVU1361
 4256 0010 0902     		lsls	r1, r1, #8
 4257              	.LVL386:
2502:./lib/src/at32f4xx_tim.c **** }
 4258              		.loc 1 2502 17 view .LVU1362
 4259 0012 89B2     		uxth	r1, r1
2502:./lib/src/at32f4xx_tim.c **** }
 4260              		.loc 1 2502 14 view .LVU1363
 4261 0014 0B43     		orrs	r3, r3, r1
 4262 0016 0383     		strh	r3, [r0, #24]	@ movhi
2503:./lib/src/at32f4xx_tim.c **** 
 4263              		.loc 1 2503 1 view .LVU1364
 4264 0018 7047     		bx	lr
 4265              		.cfi_endproc
 4266              	.LFE196:
 4268              		.section	.text.TMR_PWMIConfig,"ax",%progbits
 4269              		.align	1
 4270              		.global	TMR_PWMIConfig
 4271              		.syntax unified
 4272              		.thumb
 4273              		.thumb_func
 4274              		.fpu fpv4-sp-d16
 4276              	TMR_PWMIConfig:
 4277              	.LVL387:
 4278              	.LFB130:
 761:./lib/src/at32f4xx_tim.c ****   uint16_t icoppositepolarity = TMR_ICPolarity_Rising;
 4279              		.loc 1 761 1 is_stmt 1 view -0
 4280              		.cfi_startproc
 4281              		@ args = 0, pretend = 0, frame = 0
 4282              		@ frame_needed = 0, uses_anonymous_args = 0
 761:./lib/src/at32f4xx_tim.c ****   uint16_t icoppositepolarity = TMR_ICPolarity_Rising;
 4283              		.loc 1 761 1 is_stmt 0 view .LVU1366
 4284 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 4285              	.LCFI17:
 4286              		.cfi_def_cfa_offset 24
 4287              		.cfi_offset 3, -24
 4288              		.cfi_offset 4, -20
 4289              		.cfi_offset 5, -16
 4290              		.cfi_offset 6, -12
 4291              		.cfi_offset 7, -8
 4292              		.cfi_offset 14, -4
 4293 0002 0546     		mov	r5, r0
 4294 0004 0C46     		mov	r4, r1
 762:./lib/src/at32f4xx_tim.c ****   uint16_t icoppositeselection = TMR_ICSelection_DirectTI;
 4295              		.loc 1 762 3 is_stmt 1 view .LVU1367
 4296              	.LVL388:
 763:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 4297              		.loc 1 763 3 view .LVU1368
 765:./lib/src/at32f4xx_tim.c **** 
 4298              		.loc 1 765 3 view .LVU1369
 768:./lib/src/at32f4xx_tim.c ****   {
 4299              		.loc 1 768 3 view .LVU1370
 768:./lib/src/at32f4xx_tim.c ****   {
 4300              		.loc 1 768 23 is_stmt 0 view .LVU1371
 4301 0006 4988     		ldrh	r1, [r1, #2]
ARM GAS  /tmp/ccmYaJiD.s 			page 149


 4302              	.LVL389:
 768:./lib/src/at32f4xx_tim.c ****   {
 4303              		.loc 1 768 6 view .LVU1372
 4304 0008 C9B9     		cbnz	r1, .L185
 770:./lib/src/at32f4xx_tim.c ****   }
 4305              		.loc 1 770 24 view .LVU1373
 4306 000a 0226     		movs	r6, #2
 4307              	.L181:
 4308              	.LVL390:
 778:./lib/src/at32f4xx_tim.c ****   {
 4309              		.loc 1 778 3 is_stmt 1 view .LVU1374
 778:./lib/src/at32f4xx_tim.c ****   {
 4310              		.loc 1 778 23 is_stmt 0 view .LVU1375
 4311 000c A288     		ldrh	r2, [r4, #4]
 778:./lib/src/at32f4xx_tim.c ****   {
 4312              		.loc 1 778 6 view .LVU1376
 4313 000e 012A     		cmp	r2, #1
 4314 0010 17D0     		beq	.L188
 784:./lib/src/at32f4xx_tim.c ****   }
 4315              		.loc 1 784 25 view .LVU1377
 4316 0012 0127     		movs	r7, #1
 4317              	.L182:
 4318              	.LVL391:
 787:./lib/src/at32f4xx_tim.c ****   {
 4319              		.loc 1 787 3 is_stmt 1 view .LVU1378
 787:./lib/src/at32f4xx_tim.c ****   {
 4320              		.loc 1 787 23 is_stmt 0 view .LVU1379
 4321 0014 2388     		ldrh	r3, [r4]
 787:./lib/src/at32f4xx_tim.c ****   {
 4322              		.loc 1 787 6 view .LVU1380
 4323 0016 B3B9     		cbnz	r3, .L183
 790:./lib/src/at32f4xx_tim.c ****                TMR_ICInitStruct->TMR_ICFilter);
 4324              		.loc 1 790 5 is_stmt 1 view .LVU1381
 4325 0018 2389     		ldrh	r3, [r4, #8]
 4326 001a 2846     		mov	r0, r5
 4327              	.LVL392:
 790:./lib/src/at32f4xx_tim.c ****                TMR_ICInitStruct->TMR_ICFilter);
 4328              		.loc 1 790 5 is_stmt 0 view .LVU1382
 4329 001c FFF7FEFF 		bl	TI1_Config
 4330              	.LVL393:
 793:./lib/src/at32f4xx_tim.c ****     /* TI2 Configuration */
 4331              		.loc 1 793 5 is_stmt 1 view .LVU1383
 4332 0020 E188     		ldrh	r1, [r4, #6]
 4333 0022 2846     		mov	r0, r5
 4334 0024 FFF7FEFF 		bl	TMR_SetIC1DIV
 4335              	.LVL394:
 795:./lib/src/at32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
 4336              		.loc 1 795 5 view .LVU1384
 4337 0028 2389     		ldrh	r3, [r4, #8]
 4338 002a 3A46     		mov	r2, r7
 4339 002c 3146     		mov	r1, r6
 4340 002e 2846     		mov	r0, r5
 4341 0030 FFF7FEFF 		bl	TI2_Config
 4342              	.LVL395:
 797:./lib/src/at32f4xx_tim.c ****   }
 4343              		.loc 1 797 5 view .LVU1385
 4344 0034 E188     		ldrh	r1, [r4, #6]
ARM GAS  /tmp/ccmYaJiD.s 			page 150


 4345 0036 2846     		mov	r0, r5
 4346 0038 FFF7FEFF 		bl	TMR_SetIC2DIV
 4347              	.LVL396:
 4348              	.L180:
 811:./lib/src/at32f4xx_tim.c **** 
 4349              		.loc 1 811 1 is_stmt 0 view .LVU1386
 4350 003c F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 4351              	.LVL397:
 4352              	.L185:
 774:./lib/src/at32f4xx_tim.c ****   }
 4353              		.loc 1 774 24 view .LVU1387
 4354 003e 0026     		movs	r6, #0
 4355 0040 E4E7     		b	.L181
 4356              	.LVL398:
 4357              	.L188:
 780:./lib/src/at32f4xx_tim.c ****   }
 4358              		.loc 1 780 25 view .LVU1388
 4359 0042 0227     		movs	r7, #2
 4360 0044 E6E7     		b	.L182
 4361              	.LVL399:
 4362              	.L183:
 802:./lib/src/at32f4xx_tim.c ****                TMR_ICInitStruct->TMR_ICFilter);
 4363              		.loc 1 802 5 is_stmt 1 view .LVU1389
 4364 0046 2389     		ldrh	r3, [r4, #8]
 4365 0048 2846     		mov	r0, r5
 4366              	.LVL400:
 802:./lib/src/at32f4xx_tim.c ****                TMR_ICInitStruct->TMR_ICFilter);
 4367              		.loc 1 802 5 is_stmt 0 view .LVU1390
 4368 004a FFF7FEFF 		bl	TI2_Config
 4369              	.LVL401:
 805:./lib/src/at32f4xx_tim.c ****     /* TI1 Configuration */
 4370              		.loc 1 805 5 is_stmt 1 view .LVU1391
 4371 004e E188     		ldrh	r1, [r4, #6]
 4372 0050 2846     		mov	r0, r5
 4373 0052 FFF7FEFF 		bl	TMR_SetIC2DIV
 4374              	.LVL402:
 807:./lib/src/at32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
 4375              		.loc 1 807 5 view .LVU1392
 4376 0056 2389     		ldrh	r3, [r4, #8]
 4377 0058 3A46     		mov	r2, r7
 4378 005a 3146     		mov	r1, r6
 4379 005c 2846     		mov	r0, r5
 4380 005e FFF7FEFF 		bl	TI1_Config
 4381              	.LVL403:
 809:./lib/src/at32f4xx_tim.c ****   }
 4382              		.loc 1 809 5 view .LVU1393
 4383 0062 E188     		ldrh	r1, [r4, #6]
 4384 0064 2846     		mov	r0, r5
 4385 0066 FFF7FEFF 		bl	TMR_SetIC1DIV
 4386              	.LVL404:
 811:./lib/src/at32f4xx_tim.c **** 
 4387              		.loc 1 811 1 is_stmt 0 view .LVU1394
 4388 006a E7E7     		b	.L180
 4389              		.cfi_endproc
 4390              	.LFE130:
 4392              		.section	.text.TMR_SetIC3DIV,"ax",%progbits
 4393              		.align	1
ARM GAS  /tmp/ccmYaJiD.s 			page 151


 4394              		.global	TMR_SetIC3DIV
 4395              		.syntax unified
 4396              		.thumb
 4397              		.thumb_func
 4398              		.fpu fpv4-sp-d16
 4400              	TMR_SetIC3DIV:
 4401              	.LVL405:
 4402              	.LFB197:
2517:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 4403              		.loc 1 2517 1 is_stmt 1 view -0
 4404              		.cfi_startproc
 4405              		@ args = 0, pretend = 0, frame = 0
 4406              		@ frame_needed = 0, uses_anonymous_args = 0
 4407              		@ link register save eliminated.
2519:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_IC_DIV(TMR_ICPSC));
 4408              		.loc 1 2519 3 view .LVU1396
2520:./lib/src/at32f4xx_tim.c ****   /* Reset the IC3PSC Bits */
 4409              		.loc 1 2520 3 view .LVU1397
2522:./lib/src/at32f4xx_tim.c ****   /* Set the IC3PSC value */
 4410              		.loc 1 2522 3 view .LVU1398
2522:./lib/src/at32f4xx_tim.c ****   /* Set the IC3PSC value */
 4411              		.loc 1 2522 14 is_stmt 0 view .LVU1399
 4412 0000 838B     		ldrh	r3, [r0, #28]
 4413 0002 9BB2     		uxth	r3, r3
 4414 0004 23F00C03 		bic	r3, r3, #12
 4415 0008 9BB2     		uxth	r3, r3
 4416 000a 8383     		strh	r3, [r0, #28]	@ movhi
2524:./lib/src/at32f4xx_tim.c **** }
 4417              		.loc 1 2524 3 is_stmt 1 view .LVU1400
2524:./lib/src/at32f4xx_tim.c **** }
 4418              		.loc 1 2524 14 is_stmt 0 view .LVU1401
 4419 000c 838B     		ldrh	r3, [r0, #28]
 4420 000e 9BB2     		uxth	r3, r3
 4421 0010 0B43     		orrs	r3, r3, r1
 4422 0012 8383     		strh	r3, [r0, #28]	@ movhi
2525:./lib/src/at32f4xx_tim.c **** 
 4423              		.loc 1 2525 1 view .LVU1402
 4424 0014 7047     		bx	lr
 4425              		.cfi_endproc
 4426              	.LFE197:
 4428              		.section	.text.TMR_SetIC4DIV,"ax",%progbits
 4429              		.align	1
 4430              		.global	TMR_SetIC4DIV
 4431              		.syntax unified
 4432              		.thumb
 4433              		.thumb_func
 4434              		.fpu fpv4-sp-d16
 4436              	TMR_SetIC4DIV:
 4437              	.LVL406:
 4438              	.LFB198:
2539:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 4439              		.loc 1 2539 1 is_stmt 1 view -0
 4440              		.cfi_startproc
 4441              		@ args = 0, pretend = 0, frame = 0
 4442              		@ frame_needed = 0, uses_anonymous_args = 0
 4443              		@ link register save eliminated.
2541:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_IC_DIV(TMR_ICPSC));
ARM GAS  /tmp/ccmYaJiD.s 			page 152


 4444              		.loc 1 2541 3 view .LVU1404
2542:./lib/src/at32f4xx_tim.c ****   /* Reset the IC4PSC Bits */
 4445              		.loc 1 2542 3 view .LVU1405
2544:./lib/src/at32f4xx_tim.c ****   /* Set the IC4PSC value */
 4446              		.loc 1 2544 3 view .LVU1406
2544:./lib/src/at32f4xx_tim.c ****   /* Set the IC4PSC value */
 4447              		.loc 1 2544 14 is_stmt 0 view .LVU1407
 4448 0000 838B     		ldrh	r3, [r0, #28]
 4449 0002 9BB2     		uxth	r3, r3
 4450 0004 23F44063 		bic	r3, r3, #3072
 4451 0008 9BB2     		uxth	r3, r3
 4452 000a 8383     		strh	r3, [r0, #28]	@ movhi
2546:./lib/src/at32f4xx_tim.c **** }
 4453              		.loc 1 2546 3 is_stmt 1 view .LVU1408
2546:./lib/src/at32f4xx_tim.c **** }
 4454              		.loc 1 2546 14 is_stmt 0 view .LVU1409
 4455 000c 838B     		ldrh	r3, [r0, #28]
 4456 000e 9BB2     		uxth	r3, r3
2546:./lib/src/at32f4xx_tim.c **** }
 4457              		.loc 1 2546 17 view .LVU1410
 4458 0010 0902     		lsls	r1, r1, #8
 4459              	.LVL407:
2546:./lib/src/at32f4xx_tim.c **** }
 4460              		.loc 1 2546 17 view .LVU1411
 4461 0012 89B2     		uxth	r1, r1
2546:./lib/src/at32f4xx_tim.c **** }
 4462              		.loc 1 2546 14 view .LVU1412
 4463 0014 0B43     		orrs	r3, r3, r1
 4464 0016 8383     		strh	r3, [r0, #28]	@ movhi
2547:./lib/src/at32f4xx_tim.c **** 
 4465              		.loc 1 2547 1 view .LVU1413
 4466 0018 7047     		bx	lr
 4467              		.cfi_endproc
 4468              	.LFE198:
 4470              		.section	.text.TMR_ICInit,"ax",%progbits
 4471              		.align	1
 4472              		.global	TMR_ICInit
 4473              		.syntax unified
 4474              		.thumb
 4475              		.thumb_func
 4476              		.fpu fpv4-sp-d16
 4478              	TMR_ICInit:
 4479              	.LVL408:
 4480              	.LFB129:
 702:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 4481              		.loc 1 702 1 is_stmt 1 view -0
 4482              		.cfi_startproc
 4483              		@ args = 0, pretend = 0, frame = 0
 4484              		@ frame_needed = 0, uses_anonymous_args = 0
 702:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 4485              		.loc 1 702 1 is_stmt 0 view .LVU1415
 4486 0000 38B5     		push	{r3, r4, r5, lr}
 4487              	.LCFI18:
 4488              		.cfi_def_cfa_offset 16
 4489              		.cfi_offset 3, -16
 4490              		.cfi_offset 4, -12
 4491              		.cfi_offset 5, -8
ARM GAS  /tmp/ccmYaJiD.s 			page 153


 4492              		.cfi_offset 14, -4
 4493 0002 0546     		mov	r5, r0
 4494 0004 0C46     		mov	r4, r1
 704:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_IC_SELECTION(TMR_ICInitStruct->TMR_ICSelection));
 4495              		.loc 1 704 3 is_stmt 1 view .LVU1416
 705:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_IC_DIV(TMR_ICInitStruct->TMR_ICDIV));
 4496              		.loc 1 705 3 view .LVU1417
 706:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_IC_FILTER(TMR_ICInitStruct->TMR_ICFilter));
 4497              		.loc 1 706 3 view .LVU1418
 707:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_IC_POLARITY(TMR_ICInitStruct->TMR_ICPolarity));
 4498              		.loc 1 707 3 view .LVU1419
 708:./lib/src/at32f4xx_tim.c **** 
 4499              		.loc 1 708 3 view .LVU1420
 710:./lib/src/at32f4xx_tim.c ****   {
 4500              		.loc 1 710 3 view .LVU1421
 710:./lib/src/at32f4xx_tim.c ****   {
 4501              		.loc 1 710 23 is_stmt 0 view .LVU1422
 4502 0006 0B88     		ldrh	r3, [r1]
 710:./lib/src/at32f4xx_tim.c ****   {
 4503              		.loc 1 710 6 view .LVU1423
 4504 0008 6BB1     		cbz	r3, .L197
 720:./lib/src/at32f4xx_tim.c ****   {
 4505              		.loc 1 720 8 is_stmt 1 view .LVU1424
 720:./lib/src/at32f4xx_tim.c ****   {
 4506              		.loc 1 720 11 is_stmt 0 view .LVU1425
 4507 000a 042B     		cmp	r3, #4
 4508 000c 15D0     		beq	.L198
 730:./lib/src/at32f4xx_tim.c ****   {
 4509              		.loc 1 730 8 is_stmt 1 view .LVU1426
 730:./lib/src/at32f4xx_tim.c ****   {
 4510              		.loc 1 730 11 is_stmt 0 view .LVU1427
 4511 000e 082B     		cmp	r3, #8
 4512 0010 1DD0     		beq	.L199
 742:./lib/src/at32f4xx_tim.c ****     /* TI4 Configuration */
 4513              		.loc 1 742 5 is_stmt 1 view .LVU1428
 744:./lib/src/at32f4xx_tim.c ****                TMR_ICInitStruct->TMR_ICSelection,
 4514              		.loc 1 744 5 view .LVU1429
 4515 0012 0B89     		ldrh	r3, [r1, #8]
 4516 0014 8A88     		ldrh	r2, [r1, #4]
 4517 0016 4988     		ldrh	r1, [r1, #2]
 4518              	.LVL409:
 744:./lib/src/at32f4xx_tim.c ****                TMR_ICInitStruct->TMR_ICSelection,
 4519              		.loc 1 744 5 is_stmt 0 view .LVU1430
 4520 0018 FFF7FEFF 		bl	TI4_Config
 4521              	.LVL410:
 748:./lib/src/at32f4xx_tim.c ****   }
 4522              		.loc 1 748 5 is_stmt 1 view .LVU1431
 4523 001c E188     		ldrh	r1, [r4, #6]
 4524 001e 2846     		mov	r0, r5
 4525 0020 FFF7FEFF 		bl	TMR_SetIC4DIV
 4526              	.LVL411:
 4527              	.L191:
 750:./lib/src/at32f4xx_tim.c **** 
 4528              		.loc 1 750 1 is_stmt 0 view .LVU1432
 4529 0024 38BD     		pop	{r3, r4, r5, pc}
 4530              	.LVL412:
 4531              	.L197:
ARM GAS  /tmp/ccmYaJiD.s 			page 154


 712:./lib/src/at32f4xx_tim.c ****     /* TI1 Configuration */
 4532              		.loc 1 712 5 is_stmt 1 view .LVU1433
 714:./lib/src/at32f4xx_tim.c ****                TMR_ICInitStruct->TMR_ICSelection,
 4533              		.loc 1 714 5 view .LVU1434
 4534 0026 0B89     		ldrh	r3, [r1, #8]
 4535 0028 8A88     		ldrh	r2, [r1, #4]
 4536 002a 4988     		ldrh	r1, [r1, #2]
 4537              	.LVL413:
 714:./lib/src/at32f4xx_tim.c ****                TMR_ICInitStruct->TMR_ICSelection,
 4538              		.loc 1 714 5 is_stmt 0 view .LVU1435
 4539 002c FFF7FEFF 		bl	TI1_Config
 4540              	.LVL414:
 718:./lib/src/at32f4xx_tim.c ****   }
 4541              		.loc 1 718 5 is_stmt 1 view .LVU1436
 4542 0030 E188     		ldrh	r1, [r4, #6]
 4543 0032 2846     		mov	r0, r5
 4544 0034 FFF7FEFF 		bl	TMR_SetIC1DIV
 4545              	.LVL415:
 4546 0038 F4E7     		b	.L191
 4547              	.LVL416:
 4548              	.L198:
 722:./lib/src/at32f4xx_tim.c ****     /* TI2 Configuration */
 4549              		.loc 1 722 5 view .LVU1437
 724:./lib/src/at32f4xx_tim.c ****                TMR_ICInitStruct->TMR_ICSelection,
 4550              		.loc 1 724 5 view .LVU1438
 4551 003a 0B89     		ldrh	r3, [r1, #8]
 4552 003c 8A88     		ldrh	r2, [r1, #4]
 4553 003e 4988     		ldrh	r1, [r1, #2]
 4554              	.LVL417:
 724:./lib/src/at32f4xx_tim.c ****                TMR_ICInitStruct->TMR_ICSelection,
 4555              		.loc 1 724 5 is_stmt 0 view .LVU1439
 4556 0040 FFF7FEFF 		bl	TI2_Config
 4557              	.LVL418:
 728:./lib/src/at32f4xx_tim.c ****   }
 4558              		.loc 1 728 5 is_stmt 1 view .LVU1440
 4559 0044 E188     		ldrh	r1, [r4, #6]
 4560 0046 2846     		mov	r0, r5
 4561 0048 FFF7FEFF 		bl	TMR_SetIC2DIV
 4562              	.LVL419:
 4563 004c EAE7     		b	.L191
 4564              	.LVL420:
 4565              	.L199:
 732:./lib/src/at32f4xx_tim.c ****     /* TI3 Configuration */
 4566              		.loc 1 732 5 view .LVU1441
 734:./lib/src/at32f4xx_tim.c ****                TMR_ICInitStruct->TMR_ICSelection,
 4567              		.loc 1 734 5 view .LVU1442
 4568 004e 0B89     		ldrh	r3, [r1, #8]
 4569 0050 8A88     		ldrh	r2, [r1, #4]
 4570 0052 4988     		ldrh	r1, [r1, #2]
 4571              	.LVL421:
 734:./lib/src/at32f4xx_tim.c ****                TMR_ICInitStruct->TMR_ICSelection,
 4572              		.loc 1 734 5 is_stmt 0 view .LVU1443
 4573 0054 FFF7FEFF 		bl	TI3_Config
 4574              	.LVL422:
 738:./lib/src/at32f4xx_tim.c ****   }
 4575              		.loc 1 738 5 is_stmt 1 view .LVU1444
 4576 0058 E188     		ldrh	r1, [r4, #6]
ARM GAS  /tmp/ccmYaJiD.s 			page 155


 4577 005a 2846     		mov	r0, r5
 4578 005c FFF7FEFF 		bl	TMR_SetIC3DIV
 4579              	.LVL423:
 4580 0060 E0E7     		b	.L191
 4581              		.cfi_endproc
 4582              	.LFE129:
 4584              		.section	.text.TMR_SetClockDivision,"ax",%progbits
 4585              		.align	1
 4586              		.global	TMR_SetClockDivision
 4587              		.syntax unified
 4588              		.thumb
 4589              		.thumb_func
 4590              		.fpu fpv4-sp-d16
 4592              	TMR_SetClockDivision:
 4593              	.LVL424:
 4594              	.LFB199:
2561:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 4595              		.loc 1 2561 1 view -0
 4596              		.cfi_startproc
 4597              		@ args = 0, pretend = 0, frame = 0
 4598              		@ frame_needed = 0, uses_anonymous_args = 0
 4599              		@ link register save eliminated.
2563:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_CKD_DIV(TMR_CKD));
 4600              		.loc 1 2563 3 view .LVU1446
2564:./lib/src/at32f4xx_tim.c ****   /* Reset the CKD Bits */
 4601              		.loc 1 2564 3 view .LVU1447
2566:./lib/src/at32f4xx_tim.c ****   /* Set the CKD value */
 4602              		.loc 1 2566 3 view .LVU1448
2566:./lib/src/at32f4xx_tim.c ****   /* Set the CKD value */
 4603              		.loc 1 2566 15 is_stmt 0 view .LVU1449
 4604 0000 0388     		ldrh	r3, [r0]
 4605 0002 9BB2     		uxth	r3, r3
 4606 0004 23F44073 		bic	r3, r3, #768
 4607 0008 9BB2     		uxth	r3, r3
 4608 000a 0380     		strh	r3, [r0]	@ movhi
2568:./lib/src/at32f4xx_tim.c **** }
 4609              		.loc 1 2568 3 is_stmt 1 view .LVU1450
2568:./lib/src/at32f4xx_tim.c **** }
 4610              		.loc 1 2568 15 is_stmt 0 view .LVU1451
 4611 000c 0388     		ldrh	r3, [r0]
 4612 000e 9BB2     		uxth	r3, r3
 4613 0010 0B43     		orrs	r3, r3, r1
 4614 0012 0380     		strh	r3, [r0]	@ movhi
2569:./lib/src/at32f4xx_tim.c **** 
 4615              		.loc 1 2569 1 view .LVU1452
 4616 0014 7047     		bx	lr
 4617              		.cfi_endproc
 4618              	.LFE199:
 4620              		.section	.text.TMR_GetCapture1,"ax",%progbits
 4621              		.align	1
 4622              		.global	TMR_GetCapture1
 4623              		.syntax unified
 4624              		.thumb
 4625              		.thumb_func
 4626              		.fpu fpv4-sp-d16
 4628              	TMR_GetCapture1:
 4629              	.LVL425:
ARM GAS  /tmp/ccmYaJiD.s 			page 156


 4630              	.LFB200:
2577:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 4631              		.loc 1 2577 1 is_stmt 1 view -0
 4632              		.cfi_startproc
 4633              		@ args = 0, pretend = 0, frame = 0
 4634              		@ frame_needed = 0, uses_anonymous_args = 0
 4635              		@ link register save eliminated.
2579:./lib/src/at32f4xx_tim.c ****   /* Get the Capture 1 Register value */
 4636              		.loc 1 2579 3 view .LVU1454
2581:./lib/src/at32f4xx_tim.c **** }
 4637              		.loc 1 2581 3 view .LVU1455
2581:./lib/src/at32f4xx_tim.c **** }
 4638              		.loc 1 2581 14 is_stmt 0 view .LVU1456
 4639 0000 406B     		ldr	r0, [r0, #52]
 4640              	.LVL426:
2582:./lib/src/at32f4xx_tim.c **** 
 4641              		.loc 1 2582 1 view .LVU1457
 4642 0002 7047     		bx	lr
 4643              		.cfi_endproc
 4644              	.LFE200:
 4646              		.section	.text.TMR_GetCapture2,"ax",%progbits
 4647              		.align	1
 4648              		.global	TMR_GetCapture2
 4649              		.syntax unified
 4650              		.thumb
 4651              		.thumb_func
 4652              		.fpu fpv4-sp-d16
 4654              	TMR_GetCapture2:
 4655              	.LVL427:
 4656              	.LFB201:
2590:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 4657              		.loc 1 2590 1 is_stmt 1 view -0
 4658              		.cfi_startproc
 4659              		@ args = 0, pretend = 0, frame = 0
 4660              		@ frame_needed = 0, uses_anonymous_args = 0
 4661              		@ link register save eliminated.
2592:./lib/src/at32f4xx_tim.c ****   /* Get the Capture 2 Register value */
 4662              		.loc 1 2592 3 view .LVU1459
2594:./lib/src/at32f4xx_tim.c **** }
 4663              		.loc 1 2594 3 view .LVU1460
2594:./lib/src/at32f4xx_tim.c **** }
 4664              		.loc 1 2594 14 is_stmt 0 view .LVU1461
 4665 0000 806B     		ldr	r0, [r0, #56]
 4666              	.LVL428:
2595:./lib/src/at32f4xx_tim.c **** 
 4667              		.loc 1 2595 1 view .LVU1462
 4668 0002 7047     		bx	lr
 4669              		.cfi_endproc
 4670              	.LFE201:
 4672              		.section	.text.TMR_GetCapture3,"ax",%progbits
 4673              		.align	1
 4674              		.global	TMR_GetCapture3
 4675              		.syntax unified
 4676              		.thumb
 4677              		.thumb_func
 4678              		.fpu fpv4-sp-d16
 4680              	TMR_GetCapture3:
ARM GAS  /tmp/ccmYaJiD.s 			page 157


 4681              	.LVL429:
 4682              	.LFB202:
2603:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 4683              		.loc 1 2603 1 is_stmt 1 view -0
 4684              		.cfi_startproc
 4685              		@ args = 0, pretend = 0, frame = 0
 4686              		@ frame_needed = 0, uses_anonymous_args = 0
 4687              		@ link register save eliminated.
2605:./lib/src/at32f4xx_tim.c ****   /* Get the Capture 3 Register value */
 4688              		.loc 1 2605 3 view .LVU1464
2607:./lib/src/at32f4xx_tim.c **** }
 4689              		.loc 1 2607 3 view .LVU1465
2607:./lib/src/at32f4xx_tim.c **** }
 4690              		.loc 1 2607 14 is_stmt 0 view .LVU1466
 4691 0000 C06B     		ldr	r0, [r0, #60]
 4692              	.LVL430:
2608:./lib/src/at32f4xx_tim.c **** 
 4693              		.loc 1 2608 1 view .LVU1467
 4694 0002 7047     		bx	lr
 4695              		.cfi_endproc
 4696              	.LFE202:
 4698              		.section	.text.TMR_GetCapture4,"ax",%progbits
 4699              		.align	1
 4700              		.global	TMR_GetCapture4
 4701              		.syntax unified
 4702              		.thumb
 4703              		.thumb_func
 4704              		.fpu fpv4-sp-d16
 4706              	TMR_GetCapture4:
 4707              	.LVL431:
 4708              	.LFB203:
2616:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 4709              		.loc 1 2616 1 is_stmt 1 view -0
 4710              		.cfi_startproc
 4711              		@ args = 0, pretend = 0, frame = 0
 4712              		@ frame_needed = 0, uses_anonymous_args = 0
 4713              		@ link register save eliminated.
2618:./lib/src/at32f4xx_tim.c ****   /* Get the Capture 4 Register value */
 4714              		.loc 1 2618 3 view .LVU1469
2620:./lib/src/at32f4xx_tim.c **** }
 4715              		.loc 1 2620 3 view .LVU1470
2620:./lib/src/at32f4xx_tim.c **** }
 4716              		.loc 1 2620 14 is_stmt 0 view .LVU1471
 4717 0000 006C     		ldr	r0, [r0, #64]
 4718              	.LVL432:
2621:./lib/src/at32f4xx_tim.c **** 
 4719              		.loc 1 2621 1 view .LVU1472
 4720 0002 7047     		bx	lr
 4721              		.cfi_endproc
 4722              	.LFE203:
 4724              		.section	.text.TMR_GetCounter,"ax",%progbits
 4725              		.align	1
 4726              		.global	TMR_GetCounter
 4727              		.syntax unified
 4728              		.thumb
 4729              		.thumb_func
 4730              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccmYaJiD.s 			page 158


 4732              	TMR_GetCounter:
 4733              	.LVL433:
 4734              	.LFB204:
2629:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 4735              		.loc 1 2629 1 is_stmt 1 view -0
 4736              		.cfi_startproc
 4737              		@ args = 0, pretend = 0, frame = 0
 4738              		@ frame_needed = 0, uses_anonymous_args = 0
 4739              		@ link register save eliminated.
2631:./lib/src/at32f4xx_tim.c ****   /* Get the Counter Register value */
 4740              		.loc 1 2631 3 view .LVU1474
2633:./lib/src/at32f4xx_tim.c **** }
 4741              		.loc 1 2633 3 view .LVU1475
2633:./lib/src/at32f4xx_tim.c **** }
 4742              		.loc 1 2633 14 is_stmt 0 view .LVU1476
 4743 0000 406A     		ldr	r0, [r0, #36]
 4744              	.LVL434:
2634:./lib/src/at32f4xx_tim.c **** 
 4745              		.loc 1 2634 1 view .LVU1477
 4746 0002 7047     		bx	lr
 4747              		.cfi_endproc
 4748              	.LFE204:
 4750              		.section	.text.TMR_GetDIV,"ax",%progbits
 4751              		.align	1
 4752              		.global	TMR_GetDIV
 4753              		.syntax unified
 4754              		.thumb
 4755              		.thumb_func
 4756              		.fpu fpv4-sp-d16
 4758              	TMR_GetDIV:
 4759              	.LVL435:
 4760              	.LFB205:
2642:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 4761              		.loc 1 2642 1 is_stmt 1 view -0
 4762              		.cfi_startproc
 4763              		@ args = 0, pretend = 0, frame = 0
 4764              		@ frame_needed = 0, uses_anonymous_args = 0
 4765              		@ link register save eliminated.
2644:./lib/src/at32f4xx_tim.c ****   /* Get the Prescaler Register value */
 4766              		.loc 1 2644 3 view .LVU1479
2646:./lib/src/at32f4xx_tim.c **** }
 4767              		.loc 1 2646 3 view .LVU1480
2646:./lib/src/at32f4xx_tim.c **** }
 4768              		.loc 1 2646 14 is_stmt 0 view .LVU1481
 4769 0000 008D     		ldrh	r0, [r0, #40]
 4770              	.LVL436:
2647:./lib/src/at32f4xx_tim.c **** 
 4771              		.loc 1 2647 1 view .LVU1482
 4772 0002 80B2     		uxth	r0, r0
 4773 0004 7047     		bx	lr
 4774              		.cfi_endproc
 4775              	.LFE205:
 4777              		.section	.text.TMR_14_TI1RMP,"ax",%progbits
 4778              		.align	1
 4779              		.global	TMR_14_TI1RMP
 4780              		.syntax unified
 4781              		.thumb
ARM GAS  /tmp/ccmYaJiD.s 			page 159


 4782              		.thumb_func
 4783              		.fpu fpv4-sp-d16
 4785              	TMR_14_TI1RMP:
 4786              	.LVL437:
 4787              	.LFB206:
2656:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 4788              		.loc 1 2656 1 is_stmt 1 view -0
 4789              		.cfi_startproc
 4790              		@ args = 0, pretend = 0, frame = 0
 4791              		@ frame_needed = 0, uses_anonymous_args = 0
 4792              		@ link register save eliminated.
2658:./lib/src/at32f4xx_tim.c ****   
 4793              		.loc 1 2658 3 view .LVU1484
2660:./lib/src/at32f4xx_tim.c **** }
 4794              		.loc 1 2660 3 view .LVU1485
2660:./lib/src/at32f4xx_tim.c **** }
 4795              		.loc 1 2660 14 is_stmt 0 view .LVU1486
 4796 0000 014B     		ldr	r3, .L208
 4797 0002 A3F85000 		strh	r0, [r3, #80]	@ movhi
2661:./lib/src/at32f4xx_tim.c **** #endif
 4798              		.loc 1 2661 1 view .LVU1487
 4799 0006 7047     		bx	lr
 4800              	.L209:
 4801              		.align	2
 4802              	.L208:
 4803 0008 00200040 		.word	1073750016
 4804              		.cfi_endproc
 4805              	.LFE206:
 4807              		.section	.text.TMR_GetFlagStatus,"ax",%progbits
 4808              		.align	1
 4809              		.global	TMR_GetFlagStatus
 4810              		.syntax unified
 4811              		.thumb
 4812              		.thumb_func
 4813              		.fpu fpv4-sp-d16
 4815              	TMR_GetFlagStatus:
 4816              	.LVL438:
 4817              	.LFB207:
2691:./lib/src/at32f4xx_tim.c ****   ITStatus bitstatus = RESET;
 4818              		.loc 1 2691 1 is_stmt 1 view -0
 4819              		.cfi_startproc
 4820              		@ args = 0, pretend = 0, frame = 0
 4821              		@ frame_needed = 0, uses_anonymous_args = 0
 4822              		@ link register save eliminated.
2692:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 4823              		.loc 1 2692 3 view .LVU1489
2694:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_GET_FLAG(TMR_FLAG));
 4824              		.loc 1 2694 3 view .LVU1490
2695:./lib/src/at32f4xx_tim.c **** 
 4825              		.loc 1 2695 3 view .LVU1491
2697:./lib/src/at32f4xx_tim.c ****   {
 4826              		.loc 1 2697 3 view .LVU1492
2697:./lib/src/at32f4xx_tim.c ****   {
 4827              		.loc 1 2697 12 is_stmt 0 view .LVU1493
 4828 0000 038A     		ldrh	r3, [r0, #16]
2697:./lib/src/at32f4xx_tim.c ****   {
 4829              		.loc 1 2697 6 view .LVU1494
ARM GAS  /tmp/ccmYaJiD.s 			page 160


 4830 0002 1942     		tst	r1, r3
 4831 0004 01D0     		beq	.L212
2699:./lib/src/at32f4xx_tim.c ****   }
 4832              		.loc 1 2699 15 view .LVU1495
 4833 0006 0120     		movs	r0, #1
 4834              	.LVL439:
2699:./lib/src/at32f4xx_tim.c ****   }
 4835              		.loc 1 2699 15 view .LVU1496
 4836 0008 7047     		bx	lr
 4837              	.LVL440:
 4838              	.L212:
2703:./lib/src/at32f4xx_tim.c ****   }
 4839              		.loc 1 2703 15 view .LVU1497
 4840 000a 0020     		movs	r0, #0
 4841              	.LVL441:
2706:./lib/src/at32f4xx_tim.c **** }
 4842              		.loc 1 2706 3 is_stmt 1 view .LVU1498
2707:./lib/src/at32f4xx_tim.c **** 
 4843              		.loc 1 2707 1 is_stmt 0 view .LVU1499
 4844 000c 7047     		bx	lr
 4845              		.cfi_endproc
 4846              	.LFE207:
 4848              		.section	.text.TMR_ClearFlag,"ax",%progbits
 4849              		.align	1
 4850              		.global	TMR_ClearFlag
 4851              		.syntax unified
 4852              		.thumb
 4853              		.thumb_func
 4854              		.fpu fpv4-sp-d16
 4856              	TMR_ClearFlag:
 4857              	.LVL442:
 4858              	.LFB208:
2736:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 4859              		.loc 1 2736 1 is_stmt 1 view -0
 4860              		.cfi_startproc
 4861              		@ args = 0, pretend = 0, frame = 0
 4862              		@ frame_needed = 0, uses_anonymous_args = 0
 4863              		@ link register save eliminated.
2738:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_CLEAR_FLAG(TMR_FLAG));
 4864              		.loc 1 2738 3 view .LVU1501
2739:./lib/src/at32f4xx_tim.c **** 
 4865              		.loc 1 2739 3 view .LVU1502
2742:./lib/src/at32f4xx_tim.c **** }
 4866              		.loc 1 2742 3 view .LVU1503
2742:./lib/src/at32f4xx_tim.c **** }
 4867              		.loc 1 2742 15 is_stmt 0 view .LVU1504
 4868 0000 C943     		mvns	r1, r1
 4869              	.LVL443:
2742:./lib/src/at32f4xx_tim.c **** }
 4870              		.loc 1 2742 15 view .LVU1505
 4871 0002 89B2     		uxth	r1, r1
2742:./lib/src/at32f4xx_tim.c **** }
 4872              		.loc 1 2742 13 view .LVU1506
 4873 0004 0182     		strh	r1, [r0, #16]	@ movhi
2743:./lib/src/at32f4xx_tim.c **** 
 4874              		.loc 1 2743 1 view .LVU1507
 4875 0006 7047     		bx	lr
ARM GAS  /tmp/ccmYaJiD.s 			page 161


 4876              		.cfi_endproc
 4877              	.LFE208:
 4879              		.section	.text.TMR_GetINTStatus,"ax",%progbits
 4880              		.align	1
 4881              		.global	TMR_GetINTStatus
 4882              		.syntax unified
 4883              		.thumb
 4884              		.thumb_func
 4885              		.fpu fpv4-sp-d16
 4887              	TMR_GetINTStatus:
 4888              	.LVL444:
 4889              	.LFB209:
2768:./lib/src/at32f4xx_tim.c ****   ITStatus bitstatus = RESET;
 4890              		.loc 1 2768 1 is_stmt 1 view -0
 4891              		.cfi_startproc
 4892              		@ args = 0, pretend = 0, frame = 0
 4893              		@ frame_needed = 0, uses_anonymous_args = 0
 4894              		@ link register save eliminated.
2769:./lib/src/at32f4xx_tim.c ****   uint16_t itstatus = 0x0, itenable = 0x0;
 4895              		.loc 1 2769 3 view .LVU1509
2770:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 4896              		.loc 1 2770 3 view .LVU1510
2772:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_GET_INT(TMR_INT));
 4897              		.loc 1 2772 3 view .LVU1511
2773:./lib/src/at32f4xx_tim.c **** 
 4898              		.loc 1 2773 3 view .LVU1512
2775:./lib/src/at32f4xx_tim.c **** 
 4899              		.loc 1 2775 3 view .LVU1513
2775:./lib/src/at32f4xx_tim.c **** 
 4900              		.loc 1 2775 18 is_stmt 0 view .LVU1514
 4901 0000 028A     		ldrh	r2, [r0, #16]
 4902              	.LVL445:
2777:./lib/src/at32f4xx_tim.c **** 
 4903              		.loc 1 2777 3 is_stmt 1 view .LVU1515
2777:./lib/src/at32f4xx_tim.c **** 
 4904              		.loc 1 2777 18 is_stmt 0 view .LVU1516
 4905 0002 8389     		ldrh	r3, [r0, #12]
2777:./lib/src/at32f4xx_tim.c **** 
 4906              		.loc 1 2777 12 view .LVU1517
 4907 0004 0B40     		ands	r3, r3, r1
 4908              	.LVL446:
2779:./lib/src/at32f4xx_tim.c ****   {
 4909              		.loc 1 2779 3 is_stmt 1 view .LVU1518
2779:./lib/src/at32f4xx_tim.c ****   {
 4910              		.loc 1 2779 6 is_stmt 0 view .LVU1519
 4911 0006 1142     		tst	r1, r2
 4912 0008 02D0     		beq	.L216
2779:./lib/src/at32f4xx_tim.c ****   {
 4913              		.loc 1 2779 37 discriminator 1 view .LVU1520
 4914 000a 1BB9     		cbnz	r3, .L217
2785:./lib/src/at32f4xx_tim.c ****   }
 4915              		.loc 1 2785 15 view .LVU1521
 4916 000c 0020     		movs	r0, #0
 4917              	.LVL447:
2785:./lib/src/at32f4xx_tim.c ****   }
 4918              		.loc 1 2785 15 view .LVU1522
 4919 000e 7047     		bx	lr
ARM GAS  /tmp/ccmYaJiD.s 			page 162


 4920              	.LVL448:
 4921              	.L216:
2785:./lib/src/at32f4xx_tim.c ****   }
 4922              		.loc 1 2785 15 view .LVU1523
 4923 0010 0020     		movs	r0, #0
 4924              	.LVL449:
2785:./lib/src/at32f4xx_tim.c ****   }
 4925              		.loc 1 2785 15 view .LVU1524
 4926 0012 7047     		bx	lr
 4927              	.LVL450:
 4928              	.L217:
2781:./lib/src/at32f4xx_tim.c ****   }
 4929              		.loc 1 2781 15 view .LVU1525
 4930 0014 0120     		movs	r0, #1
 4931              	.LVL451:
2788:./lib/src/at32f4xx_tim.c **** }
 4932              		.loc 1 2788 3 is_stmt 1 view .LVU1526
2789:./lib/src/at32f4xx_tim.c **** 
 4933              		.loc 1 2789 1 is_stmt 0 view .LVU1527
 4934 0016 7047     		bx	lr
 4935              		.cfi_endproc
 4936              	.LFE209:
 4938              		.section	.text.TMR_ClearITPendingBit,"ax",%progbits
 4939              		.align	1
 4940              		.global	TMR_ClearITPendingBit
 4941              		.syntax unified
 4942              		.thumb
 4943              		.thumb_func
 4944              		.fpu fpv4-sp-d16
 4946              	TMR_ClearITPendingBit:
 4947              	.LVL452:
 4948              	.LFB210:
2814:./lib/src/at32f4xx_tim.c ****   /* Check the parameters */
 4949              		.loc 1 2814 1 is_stmt 1 view -0
 4950              		.cfi_startproc
 4951              		@ args = 0, pretend = 0, frame = 0
 4952              		@ frame_needed = 0, uses_anonymous_args = 0
 4953              		@ link register save eliminated.
2816:./lib/src/at32f4xx_tim.c ****   assert_param(IS_TMR_INT(TMR_INT));
 4954              		.loc 1 2816 3 view .LVU1529
2817:./lib/src/at32f4xx_tim.c ****   /* Clear the INT pending Bit */
 4955              		.loc 1 2817 3 view .LVU1530
2819:./lib/src/at32f4xx_tim.c **** }
 4956              		.loc 1 2819 3 view .LVU1531
2819:./lib/src/at32f4xx_tim.c **** }
 4957              		.loc 1 2819 15 is_stmt 0 view .LVU1532
 4958 0000 C943     		mvns	r1, r1
 4959              	.LVL453:
2819:./lib/src/at32f4xx_tim.c **** }
 4960              		.loc 1 2819 15 view .LVU1533
 4961 0002 89B2     		uxth	r1, r1
2819:./lib/src/at32f4xx_tim.c **** }
 4962              		.loc 1 2819 13 view .LVU1534
 4963 0004 0182     		strh	r1, [r0, #16]	@ movhi
2820:./lib/src/at32f4xx_tim.c **** 
 4964              		.loc 1 2820 1 view .LVU1535
 4965 0006 7047     		bx	lr
ARM GAS  /tmp/ccmYaJiD.s 			page 163


 4966              		.cfi_endproc
 4967              	.LFE210:
 4969              		.text
 4970              	.Letext0:
 4971              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 4972              		.file 3 "CMSIS/at32f4xx.h"
 4973              		.file 4 "lib/inc/at32f4xx_tim.h"
 4974              		.file 5 "lib/inc/at32f4xx_rcc.h"
ARM GAS  /tmp/ccmYaJiD.s 			page 164


DEFINED SYMBOLS
                            *ABS*:0000000000000000 at32f4xx_tim.c
     /tmp/ccmYaJiD.s:18     .text.TI1_Config:0000000000000000 $t
     /tmp/ccmYaJiD.s:25     .text.TI1_Config:0000000000000000 TI1_Config
     /tmp/ccmYaJiD.s:137    .text.TI1_Config:0000000000000084 $d
     /tmp/ccmYaJiD.s:142    .text.TI2_Config:0000000000000000 $t
     /tmp/ccmYaJiD.s:148    .text.TI2_Config:0000000000000000 TI2_Config
     /tmp/ccmYaJiD.s:261    .text.TI2_Config:000000000000007c $d
     /tmp/ccmYaJiD.s:266    .text.TI3_Config:0000000000000000 $t
     /tmp/ccmYaJiD.s:272    .text.TI3_Config:0000000000000000 TI3_Config
     /tmp/ccmYaJiD.s:372    .text.TI3_Config:0000000000000064 $d
     /tmp/ccmYaJiD.s:377    .text.TI4_Config:0000000000000000 $t
     /tmp/ccmYaJiD.s:383    .text.TI4_Config:0000000000000000 TI4_Config
     /tmp/ccmYaJiD.s:496    .text.TI4_Config:000000000000007c $d
     /tmp/ccmYaJiD.s:501    .text.TMR_Reset:0000000000000000 $t
     /tmp/ccmYaJiD.s:508    .text.TMR_Reset:0000000000000000 TMR_Reset
     /tmp/ccmYaJiD.s:670    .text.TMR_Reset:00000000000000c0 $d
     /tmp/ccmYaJiD.s:681    .text.TMR_TimeBaseInit:0000000000000000 $t
     /tmp/ccmYaJiD.s:688    .text.TMR_TimeBaseInit:0000000000000000 TMR_TimeBaseInit
     /tmp/ccmYaJiD.s:808    .text.TMR_TimeBaseInit:0000000000000078 $d
     /tmp/ccmYaJiD.s:814    .text.TMR_OC1Init:0000000000000000 $t
     /tmp/ccmYaJiD.s:821    .text.TMR_OC1Init:0000000000000000 TMR_OC1Init
     /tmp/ccmYaJiD.s:982    .text.TMR_OC1Init:0000000000000094 $d
     /tmp/ccmYaJiD.s:987    .text.TMR_OC2Init:0000000000000000 $t
     /tmp/ccmYaJiD.s:994    .text.TMR_OC2Init:0000000000000000 TMR_OC2Init
     /tmp/ccmYaJiD.s:1157   .text.TMR_OC2Init:000000000000009c $d
     /tmp/ccmYaJiD.s:1162   .text.TMR_OC3Init:0000000000000000 $t
     /tmp/ccmYaJiD.s:1169   .text.TMR_OC3Init:0000000000000000 TMR_OC3Init
     /tmp/ccmYaJiD.s:1325   .text.TMR_OC3Init:0000000000000090 $d
     /tmp/ccmYaJiD.s:1330   .text.TMR_OC4Init:0000000000000000 $t
     /tmp/ccmYaJiD.s:1337   .text.TMR_OC4Init:0000000000000000 TMR_OC4Init
     /tmp/ccmYaJiD.s:1460   .text.TMR_OC4Init:000000000000007c $d
     /tmp/ccmYaJiD.s:1465   .text.TMR_BRKDTConfig:0000000000000000 $t
     /tmp/ccmYaJiD.s:1472   .text.TMR_BRKDTConfig:0000000000000000 TMR_BRKDTConfig
     /tmp/ccmYaJiD.s:1525   .text.TMR_TimeBaseStructInit:0000000000000000 $t
     /tmp/ccmYaJiD.s:1532   .text.TMR_TimeBaseStructInit:0000000000000000 TMR_TimeBaseStructInit
     /tmp/ccmYaJiD.s:1563   .text.TMR_OCStructInit:0000000000000000 $t
     /tmp/ccmYaJiD.s:1570   .text.TMR_OCStructInit:0000000000000000 TMR_OCStructInit
     /tmp/ccmYaJiD.s:1609   .text.TMR_ICStructInit:0000000000000000 $t
     /tmp/ccmYaJiD.s:1616   .text.TMR_ICStructInit:0000000000000000 TMR_ICStructInit
     /tmp/ccmYaJiD.s:1647   .text.TMR_BRKDTStructInit:0000000000000000 $t
     /tmp/ccmYaJiD.s:1654   .text.TMR_BRKDTStructInit:0000000000000000 TMR_BRKDTStructInit
     /tmp/ccmYaJiD.s:1690   .text.TMR_Cmd:0000000000000000 $t
     /tmp/ccmYaJiD.s:1697   .text.TMR_Cmd:0000000000000000 TMR_Cmd
     /tmp/ccmYaJiD.s:1731   .text.TMR_CtrlPWMOutputs:0000000000000000 $t
     /tmp/ccmYaJiD.s:1738   .text.TMR_CtrlPWMOutputs:0000000000000000 TMR_CtrlPWMOutputs
     /tmp/ccmYaJiD.s:1771   .text.TMR_INTConfig:0000000000000000 $t
     /tmp/ccmYaJiD.s:1778   .text.TMR_INTConfig:0000000000000000 TMR_INTConfig
     /tmp/ccmYaJiD.s:1820   .text.TMR_GenerateEvent:0000000000000000 $t
     /tmp/ccmYaJiD.s:1827   .text.TMR_GenerateEvent:0000000000000000 TMR_GenerateEvent
     /tmp/ccmYaJiD.s:1846   .text.TMR_DMAConfig:0000000000000000 $t
     /tmp/ccmYaJiD.s:1853   .text.TMR_DMAConfig:0000000000000000 TMR_DMAConfig
     /tmp/ccmYaJiD.s:1876   .text.TMR_DMACmd:0000000000000000 $t
     /tmp/ccmYaJiD.s:1883   .text.TMR_DMACmd:0000000000000000 TMR_DMACmd
     /tmp/ccmYaJiD.s:1925   .text.TMR_InternalClockConfig:0000000000000000 $t
     /tmp/ccmYaJiD.s:1932   .text.TMR_InternalClockConfig:0000000000000000 TMR_InternalClockConfig
     /tmp/ccmYaJiD.s:1954   .text.TMR_ETRConfig:0000000000000000 $t
ARM GAS  /tmp/ccmYaJiD.s 			page 165


     /tmp/ccmYaJiD.s:1961   .text.TMR_ETRConfig:0000000000000000 TMR_ETRConfig
     /tmp/ccmYaJiD.s:2004   .text.TMR_ETRClockMode1Config:0000000000000000 $t
     /tmp/ccmYaJiD.s:2011   .text.TMR_ETRClockMode1Config:0000000000000000 TMR_ETRClockMode1Config
     /tmp/ccmYaJiD.s:2056   .text.TMR_ETRClockMode2Config:0000000000000000 $t
     /tmp/ccmYaJiD.s:2063   .text.TMR_ETRClockMode2Config:0000000000000000 TMR_ETRClockMode2Config
     /tmp/ccmYaJiD.s:2097   .text.TMR_DIVConfig:0000000000000000 $t
     /tmp/ccmYaJiD.s:2104   .text.TMR_DIVConfig:0000000000000000 TMR_DIVConfig
     /tmp/ccmYaJiD.s:2126   .text.TMR_CounterModeConfig:0000000000000000 $t
     /tmp/ccmYaJiD.s:2133   .text.TMR_CounterModeConfig:0000000000000000 TMR_CounterModeConfig
     /tmp/ccmYaJiD.s:2166   .text.TMR_SelectInputTrigger:0000000000000000 $t
     /tmp/ccmYaJiD.s:2173   .text.TMR_SelectInputTrigger:0000000000000000 TMR_SelectInputTrigger
     /tmp/ccmYaJiD.s:2206   .text.TMR_ITRxExternalClockConfig:0000000000000000 $t
     /tmp/ccmYaJiD.s:2213   .text.TMR_ITRxExternalClockConfig:0000000000000000 TMR_ITRxExternalClockConfig
     /tmp/ccmYaJiD.s:2245   .text.TMR_TIxExternalClockConfig:0000000000000000 $t
     /tmp/ccmYaJiD.s:2252   .text.TMR_TIxExternalClockConfig:0000000000000000 TMR_TIxExternalClockConfig
     /tmp/ccmYaJiD.s:2313   .text.TMR_EncoderInterfaceConfig:0000000000000000 $t
     /tmp/ccmYaJiD.s:2320   .text.TMR_EncoderInterfaceConfig:0000000000000000 TMR_EncoderInterfaceConfig
     /tmp/ccmYaJiD.s:2409   .text.TMR_ForcedOC1Config:0000000000000000 $t
     /tmp/ccmYaJiD.s:2416   .text.TMR_ForcedOC1Config:0000000000000000 TMR_ForcedOC1Config
     /tmp/ccmYaJiD.s:2449   .text.TMR_ForcedOC2Config:0000000000000000 $t
     /tmp/ccmYaJiD.s:2456   .text.TMR_ForcedOC2Config:0000000000000000 TMR_ForcedOC2Config
     /tmp/ccmYaJiD.s:2494   .text.TMR_ForcedOC3Config:0000000000000000 $t
     /tmp/ccmYaJiD.s:2501   .text.TMR_ForcedOC3Config:0000000000000000 TMR_ForcedOC3Config
     /tmp/ccmYaJiD.s:2534   .text.TMR_ForcedOC4Config:0000000000000000 $t
     /tmp/ccmYaJiD.s:2541   .text.TMR_ForcedOC4Config:0000000000000000 TMR_ForcedOC4Config
     /tmp/ccmYaJiD.s:2579   .text.TMR_ARPreloadConfig:0000000000000000 $t
     /tmp/ccmYaJiD.s:2586   .text.TMR_ARPreloadConfig:0000000000000000 TMR_ARPreloadConfig
     /tmp/ccmYaJiD.s:2620   .text.TMR_SelectHALL:0000000000000000 $t
     /tmp/ccmYaJiD.s:2627   .text.TMR_SelectHALL:0000000000000000 TMR_SelectHALL
     /tmp/ccmYaJiD.s:2661   .text.TMR_SelectCCDMA:0000000000000000 $t
     /tmp/ccmYaJiD.s:2668   .text.TMR_SelectCCDMA:0000000000000000 TMR_SelectCCDMA
     /tmp/ccmYaJiD.s:2702   .text.TMR_CCPreloadControl:0000000000000000 $t
     /tmp/ccmYaJiD.s:2709   .text.TMR_CCPreloadControl:0000000000000000 TMR_CCPreloadControl
     /tmp/ccmYaJiD.s:2743   .text.TMR_OC1PreloadConfig:0000000000000000 $t
     /tmp/ccmYaJiD.s:2750   .text.TMR_OC1PreloadConfig:0000000000000000 TMR_OC1PreloadConfig
     /tmp/ccmYaJiD.s:2783   .text.TMR_OC2PreloadConfig:0000000000000000 $t
     /tmp/ccmYaJiD.s:2790   .text.TMR_OC2PreloadConfig:0000000000000000 TMR_OC2PreloadConfig
     /tmp/ccmYaJiD.s:2828   .text.TMR_OC3PreloadConfig:0000000000000000 $t
     /tmp/ccmYaJiD.s:2835   .text.TMR_OC3PreloadConfig:0000000000000000 TMR_OC3PreloadConfig
     /tmp/ccmYaJiD.s:2868   .text.TMR_OC4PreloadConfig:0000000000000000 $t
     /tmp/ccmYaJiD.s:2875   .text.TMR_OC4PreloadConfig:0000000000000000 TMR_OC4PreloadConfig
     /tmp/ccmYaJiD.s:2913   .text.TMR_OC1FastConfig:0000000000000000 $t
     /tmp/ccmYaJiD.s:2920   .text.TMR_OC1FastConfig:0000000000000000 TMR_OC1FastConfig
     /tmp/ccmYaJiD.s:2953   .text.TMR_OC2FastConfig:0000000000000000 $t
     /tmp/ccmYaJiD.s:2960   .text.TMR_OC2FastConfig:0000000000000000 TMR_OC2FastConfig
     /tmp/ccmYaJiD.s:2998   .text.TMR_OC3FastConfig:0000000000000000 $t
     /tmp/ccmYaJiD.s:3005   .text.TMR_OC3FastConfig:0000000000000000 TMR_OC3FastConfig
     /tmp/ccmYaJiD.s:3038   .text.TMR_OC4FastConfig:0000000000000000 $t
     /tmp/ccmYaJiD.s:3045   .text.TMR_OC4FastConfig:0000000000000000 TMR_OC4FastConfig
     /tmp/ccmYaJiD.s:3083   .text.TMR_ClearOC1Ref:0000000000000000 $t
     /tmp/ccmYaJiD.s:3090   .text.TMR_ClearOC1Ref:0000000000000000 TMR_ClearOC1Ref
     /tmp/ccmYaJiD.s:3123   .text.TMR_ClearOC2Ref:0000000000000000 $t
     /tmp/ccmYaJiD.s:3130   .text.TMR_ClearOC2Ref:0000000000000000 TMR_ClearOC2Ref
     /tmp/ccmYaJiD.s:3167   .text.TMR_ClearOC3Ref:0000000000000000 $t
     /tmp/ccmYaJiD.s:3174   .text.TMR_ClearOC3Ref:0000000000000000 TMR_ClearOC3Ref
     /tmp/ccmYaJiD.s:3207   .text.TMR_ClearOC4Ref:0000000000000000 $t
     /tmp/ccmYaJiD.s:3214   .text.TMR_ClearOC4Ref:0000000000000000 TMR_ClearOC4Ref
ARM GAS  /tmp/ccmYaJiD.s 			page 166


     /tmp/ccmYaJiD.s:3251   .text.TMR_OC1PolarityConfig:0000000000000000 $t
     /tmp/ccmYaJiD.s:3258   .text.TMR_OC1PolarityConfig:0000000000000000 TMR_OC1PolarityConfig
     /tmp/ccmYaJiD.s:3291   .text.TMR_OC1NPolarityConfig:0000000000000000 $t
     /tmp/ccmYaJiD.s:3298   .text.TMR_OC1NPolarityConfig:0000000000000000 TMR_OC1NPolarityConfig
     /tmp/ccmYaJiD.s:3331   .text.TMR_OC2PolarityConfig:0000000000000000 $t
     /tmp/ccmYaJiD.s:3338   .text.TMR_OC2PolarityConfig:0000000000000000 TMR_OC2PolarityConfig
     /tmp/ccmYaJiD.s:3376   .text.TMR_OC2NPolarityConfig:0000000000000000 $t
     /tmp/ccmYaJiD.s:3383   .text.TMR_OC2NPolarityConfig:0000000000000000 TMR_OC2NPolarityConfig
     /tmp/ccmYaJiD.s:3421   .text.TMR_OC3PolarityConfig:0000000000000000 $t
     /tmp/ccmYaJiD.s:3428   .text.TMR_OC3PolarityConfig:0000000000000000 TMR_OC3PolarityConfig
     /tmp/ccmYaJiD.s:3466   .text.TMR_OC3NPolarityConfig:0000000000000000 $t
     /tmp/ccmYaJiD.s:3473   .text.TMR_OC3NPolarityConfig:0000000000000000 TMR_OC3NPolarityConfig
     /tmp/ccmYaJiD.s:3511   .text.TMR_OC4PolarityConfig:0000000000000000 $t
     /tmp/ccmYaJiD.s:3518   .text.TMR_OC4PolarityConfig:0000000000000000 TMR_OC4PolarityConfig
     /tmp/ccmYaJiD.s:3556   .text.TMR_CCxCmd:0000000000000000 $t
     /tmp/ccmYaJiD.s:3563   .text.TMR_CCxCmd:0000000000000000 TMR_CCxCmd
     /tmp/ccmYaJiD.s:3612   .text.TMR_CCxNCmd:0000000000000000 $t
     /tmp/ccmYaJiD.s:3619   .text.TMR_CCxNCmd:0000000000000000 TMR_CCxNCmd
     /tmp/ccmYaJiD.s:3668   .text.TMR_SelectOCxM:0000000000000000 $t
     /tmp/ccmYaJiD.s:3675   .text.TMR_SelectOCxM:0000000000000000 TMR_SelectOCxM
     /tmp/ccmYaJiD.s:3774   .text.TMR_UpdateDisableConfig:0000000000000000 $t
     /tmp/ccmYaJiD.s:3781   .text.TMR_UpdateDisableConfig:0000000000000000 TMR_UpdateDisableConfig
     /tmp/ccmYaJiD.s:3815   .text.TMR_UpdateRequestConfig:0000000000000000 $t
     /tmp/ccmYaJiD.s:3822   .text.TMR_UpdateRequestConfig:0000000000000000 TMR_UpdateRequestConfig
     /tmp/ccmYaJiD.s:3856   .text.TMR_SelectHallSensor:0000000000000000 $t
     /tmp/ccmYaJiD.s:3863   .text.TMR_SelectHallSensor:0000000000000000 TMR_SelectHallSensor
     /tmp/ccmYaJiD.s:3897   .text.TMR_SelectOnePulseMode:0000000000000000 $t
     /tmp/ccmYaJiD.s:3904   .text.TMR_SelectOnePulseMode:0000000000000000 TMR_SelectOnePulseMode
     /tmp/ccmYaJiD.s:3933   .text.TMR_SelectOutputTrigger:0000000000000000 $t
     /tmp/ccmYaJiD.s:3940   .text.TMR_SelectOutputTrigger:0000000000000000 TMR_SelectOutputTrigger
     /tmp/ccmYaJiD.s:3969   .text.TMR_SelectSlaveMode:0000000000000000 $t
     /tmp/ccmYaJiD.s:3976   .text.TMR_SelectSlaveMode:0000000000000000 TMR_SelectSlaveMode
     /tmp/ccmYaJiD.s:4005   .text.TMR_SelectMasterSlaveMode:0000000000000000 $t
     /tmp/ccmYaJiD.s:4012   .text.TMR_SelectMasterSlaveMode:0000000000000000 TMR_SelectMasterSlaveMode
     /tmp/ccmYaJiD.s:4041   .text.TMR_SetCounter:0000000000000000 $t
     /tmp/ccmYaJiD.s:4048   .text.TMR_SetCounter:0000000000000000 TMR_SetCounter
     /tmp/ccmYaJiD.s:4066   .text.TMR_SetAutoreload:0000000000000000 $t
     /tmp/ccmYaJiD.s:4073   .text.TMR_SetAutoreload:0000000000000000 TMR_SetAutoreload
     /tmp/ccmYaJiD.s:4091   .text.TMR_SetCompare1:0000000000000000 $t
     /tmp/ccmYaJiD.s:4098   .text.TMR_SetCompare1:0000000000000000 TMR_SetCompare1
     /tmp/ccmYaJiD.s:4116   .text.TMR_SetCompare2:0000000000000000 $t
     /tmp/ccmYaJiD.s:4123   .text.TMR_SetCompare2:0000000000000000 TMR_SetCompare2
     /tmp/ccmYaJiD.s:4141   .text.TMR_SetCompare3:0000000000000000 $t
     /tmp/ccmYaJiD.s:4148   .text.TMR_SetCompare3:0000000000000000 TMR_SetCompare3
     /tmp/ccmYaJiD.s:4166   .text.TMR_SetCompare4:0000000000000000 $t
     /tmp/ccmYaJiD.s:4173   .text.TMR_SetCompare4:0000000000000000 TMR_SetCompare4
     /tmp/ccmYaJiD.s:4191   .text.TMR_SetIC1DIV:0000000000000000 $t
     /tmp/ccmYaJiD.s:4198   .text.TMR_SetIC1DIV:0000000000000000 TMR_SetIC1DIV
     /tmp/ccmYaJiD.s:4227   .text.TMR_SetIC2DIV:0000000000000000 $t
     /tmp/ccmYaJiD.s:4234   .text.TMR_SetIC2DIV:0000000000000000 TMR_SetIC2DIV
     /tmp/ccmYaJiD.s:4269   .text.TMR_PWMIConfig:0000000000000000 $t
     /tmp/ccmYaJiD.s:4276   .text.TMR_PWMIConfig:0000000000000000 TMR_PWMIConfig
     /tmp/ccmYaJiD.s:4393   .text.TMR_SetIC3DIV:0000000000000000 $t
     /tmp/ccmYaJiD.s:4400   .text.TMR_SetIC3DIV:0000000000000000 TMR_SetIC3DIV
     /tmp/ccmYaJiD.s:4429   .text.TMR_SetIC4DIV:0000000000000000 $t
     /tmp/ccmYaJiD.s:4436   .text.TMR_SetIC4DIV:0000000000000000 TMR_SetIC4DIV
     /tmp/ccmYaJiD.s:4471   .text.TMR_ICInit:0000000000000000 $t
ARM GAS  /tmp/ccmYaJiD.s 			page 167


     /tmp/ccmYaJiD.s:4478   .text.TMR_ICInit:0000000000000000 TMR_ICInit
     /tmp/ccmYaJiD.s:4585   .text.TMR_SetClockDivision:0000000000000000 $t
     /tmp/ccmYaJiD.s:4592   .text.TMR_SetClockDivision:0000000000000000 TMR_SetClockDivision
     /tmp/ccmYaJiD.s:4621   .text.TMR_GetCapture1:0000000000000000 $t
     /tmp/ccmYaJiD.s:4628   .text.TMR_GetCapture1:0000000000000000 TMR_GetCapture1
     /tmp/ccmYaJiD.s:4647   .text.TMR_GetCapture2:0000000000000000 $t
     /tmp/ccmYaJiD.s:4654   .text.TMR_GetCapture2:0000000000000000 TMR_GetCapture2
     /tmp/ccmYaJiD.s:4673   .text.TMR_GetCapture3:0000000000000000 $t
     /tmp/ccmYaJiD.s:4680   .text.TMR_GetCapture3:0000000000000000 TMR_GetCapture3
     /tmp/ccmYaJiD.s:4699   .text.TMR_GetCapture4:0000000000000000 $t
     /tmp/ccmYaJiD.s:4706   .text.TMR_GetCapture4:0000000000000000 TMR_GetCapture4
     /tmp/ccmYaJiD.s:4725   .text.TMR_GetCounter:0000000000000000 $t
     /tmp/ccmYaJiD.s:4732   .text.TMR_GetCounter:0000000000000000 TMR_GetCounter
     /tmp/ccmYaJiD.s:4751   .text.TMR_GetDIV:0000000000000000 $t
     /tmp/ccmYaJiD.s:4758   .text.TMR_GetDIV:0000000000000000 TMR_GetDIV
     /tmp/ccmYaJiD.s:4778   .text.TMR_14_TI1RMP:0000000000000000 $t
     /tmp/ccmYaJiD.s:4785   .text.TMR_14_TI1RMP:0000000000000000 TMR_14_TI1RMP
     /tmp/ccmYaJiD.s:4803   .text.TMR_14_TI1RMP:0000000000000008 $d
     /tmp/ccmYaJiD.s:4808   .text.TMR_GetFlagStatus:0000000000000000 $t
     /tmp/ccmYaJiD.s:4815   .text.TMR_GetFlagStatus:0000000000000000 TMR_GetFlagStatus
     /tmp/ccmYaJiD.s:4849   .text.TMR_ClearFlag:0000000000000000 $t
     /tmp/ccmYaJiD.s:4856   .text.TMR_ClearFlag:0000000000000000 TMR_ClearFlag
     /tmp/ccmYaJiD.s:4880   .text.TMR_GetINTStatus:0000000000000000 $t
     /tmp/ccmYaJiD.s:4887   .text.TMR_GetINTStatus:0000000000000000 TMR_GetINTStatus
     /tmp/ccmYaJiD.s:4939   .text.TMR_ClearITPendingBit:0000000000000000 $t
     /tmp/ccmYaJiD.s:4946   .text.TMR_ClearITPendingBit:0000000000000000 TMR_ClearITPendingBit

UNDEFINED SYMBOLS
RCC_APB2PeriphResetCmd
RCC_APB1PeriphResetCmd
