[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2919949 heartbeat IPC: 3.425 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2919949 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2919949 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 12950976 heartbeat IPC: 0.9969 cumulative IPC: 0.9969 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 21754656 heartbeat IPC: 1.136 cumulative IPC: 1.062 (Simulation time: 00 hr 02 min 10 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 29438158 heartbeat IPC: 1.301 cumulative IPC: 1.131 (Simulation time: 00 hr 02 min 54 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 35324973 cumulative IPC: 1.132 (Simulation time: 00 hr 03 min 42 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 35324973 cumulative IPC: 1.132 (Simulation time: 00 hr 03 min 42 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.132 instructions: 40000002 cycles: 35324973
CPU 0 Branch Prediction Accuracy: 94.66% MPKI: 11.87 Average ROB Occupancy at Mispredict: 41.76
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 9.08
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331474 HIT:     329927 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331474 HIT:     329927 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 356.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875460 HIT:     831942 MISS:      43518 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711631 HIT:     679242 MISS:      32389 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43662 HIT:      35628 MISS:       8034 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116952 HIT:     116883 MISS:         69 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3215 HIT:        189 MISS:       3026 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 62.8 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4649327 HIT:    4234063 MISS:     415264 MSHR_MERGE:     108632
cpu0->cpu0_L1I LOAD         ACCESS:    4649327 HIT:    4234063 MISS:     415264 MSHR_MERGE:     108632
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.855 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14219281 HIT:   13604736 MISS:     614545 MSHR_MERGE:     162668
cpu0->cpu0_L1D LOAD         ACCESS:    7883435 HIT:    7388821 MISS:     494614 MSHR_MERGE:      89615
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6332382 HIT:    6215674 MISS:     116708 MSHR_MERGE:      73045
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3464 HIT:        241 MISS:       3223 MSHR_MERGE:          8
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.7 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4075463 HIT:    3975287 MISS:     100176 MSHR_MERGE:      63100
cpu0->cpu0_ITLB LOAD         ACCESS:    4075463 HIT:    3975287 MISS:     100176 MSHR_MERGE:      63100
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.876 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13477273 HIT:   13098677 MISS:     378596 MSHR_MERGE:      84198
cpu0->cpu0_DTLB LOAD         ACCESS:   13477273 HIT:   13098677 MISS:     378596 MSHR_MERGE:      84198
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.771 cycles
cpu0->LLC TOTAL        ACCESS:      57491 HIT:      45351 MISS:      12140 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      32389 HIT:      24784 MISS:       7605 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8034 HIT:       5176 MISS:       2858 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14042 HIT:      14027 MISS:         15 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3026 HIT:       1364 MISS:       1662 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 170.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        600
  ROW_BUFFER_MISS:      11525
  AVG DBUS CONGESTED CYCLE: 19.12
Channel 0 WQ ROW_BUFFER_HIT:        234
  ROW_BUFFER_MISS:        815
  FULL:          0
Channel 0 REFRESHES ISSUED:       2944
