Flow report for shift_right_register
Tue Nov  5 14:21:20 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Flow Summary                                                                         ;
+------------------------------------+-------------------------------------------------+
; Flow Status                        ; Successful - Tue Nov  5 14:21:19 2024           ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Revision Name                      ; shift_right_register                            ;
; Top-level Entity Name              ; shift_right_register                            ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE6E22A7                                     ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 4 / 6,272 ( < 1 % )                             ;
;     Total combinational functions  ; 1 / 6,272 ( < 1 % )                             ;
;     Dedicated logic registers      ; 4 / 6,272 ( < 1 % )                             ;
; Total registers                    ; 4                                               ;
; Total pins                         ; 6 / 92 ( 7 % )                                  ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0 / 276,480 ( 0 % )                             ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                                  ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------+
; Flow Settings                            ;
+-------------------+----------------------+
; Option            ; Setting              ;
+-------------------+----------------------+
; Start date & time ; 11/05/2024 14:21:11  ;
; Main task         ; Compilation          ;
; Revision Name     ; shift_right_register ;
+-------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                ;
+--------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
; Assignment Name                      ; Value                                  ; Default Value ; Entity Name ; Section Id                        ;
+--------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID                ; 185410946189744.173082727039563        ; --            ; --          ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST      ; Off                                    ; --            ; --          ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST      ; Off                                    ; --            ; --          ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST      ; Off                                    ; --            ; --          ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST      ; Off                                    ; --            ; --          ; eda_board_design_symbol           ;
; EDA_OUTPUT_DATA_FORMAT               ; Verilog Hdl                            ; --            ; --          ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                  ; ModelSim-Altera (Verilog)              ; <None>        ; --          ; --                                ;
; EDA_TIME_SCALE                       ; 1 ps                                   ; --            ; --          ; eda_simulation                    ;
; FITTER_EFFORT                        ; Standard Fit                           ; Auto Fit      ; --          ; --                                ;
; MAX_CORE_JUNCTION_TEMP               ; 125                                    ; --            ; --          ; --                                ;
; MIN_CORE_JUNCTION_TEMP               ; -40                                    ; --            ; --          ; --                                ;
; OPTIMIZATION_MODE                    ; High Performance Effort                ; Balanced      ; --          ; --                                ;
; PARTITION_COLOR                      ; -- (Not supported for targeted family) ; --            ; --          ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL  ; -- (Not supported for targeted family) ; --            ; --          ; Top                               ;
; PARTITION_NETLIST_TYPE               ; -- (Not supported for targeted family) ; --            ; --          ; Top                               ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; On                                     ; Off           ; --          ; --                                ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; On                                     ; Off           ; --          ; --                                ;
; PLACEMENT_EFFORT_MULTIPLIER          ; 4.0                                    ; 1.0           ; --          ; --                                ;
; POWER_BOARD_THERMAL_MODEL            ; None (CONSERVATIVE)                    ; --            ; --          ; --                                ;
; POWER_PRESET_COOLING_SOLUTION        ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --            ; --          ; --                                ;
; PROJECT_OUTPUT_DIRECTORY             ; output_files                           ; --            ; --          ; --                                ;
; ROUTER_TIMING_OPTIMIZATION_LEVEL     ; MAXIMUM                                ; Normal        ; --          ; --                                ;
+--------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:06     ; 1.0                     ; 509 MB              ; 00:00:11                           ;
; Fitter               ; 00:00:03     ; 1.0                     ; 1531 MB             ; 00:00:04                           ;
; Timing Analyzer      ; 00:00:01     ; 1.0                     ; 543 MB              ; 00:00:01                           ;
; Total                ; 00:00:10     ; --                      ; --                  ; 00:00:16                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+---------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                             ;
+----------------------+---------------------+------------------+------------+----------------+
; Module Name          ; Machine Hostname    ; OS Name          ; OS Version ; Processor type ;
+----------------------+---------------------+------------------+------------+----------------+
; Analysis & Synthesis ; sje-lin-sidi-918566 ; Debian GNU/Linux ; 12         ; x86_64         ;
; Fitter               ; sje-lin-sidi-918566 ; Debian GNU/Linux ; 12         ; x86_64         ;
; Timing Analyzer      ; sje-lin-sidi-918566 ; Debian GNU/Linux ; 12         ; x86_64         ;
+----------------------+---------------------+------------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off shift_right_register -c shift_right_register
quartus_fit --read_settings_files=off --write_settings_files=off shift_right_register -c shift_right_register
quartus_sta shift_right_register -c shift_right_register



