

================================================================
== Vivado HLS Report for 'init_3'
================================================================
* Date:           Fri Dec  4 16:59:03 2015

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      0.00|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|      2|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       2|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       2|      2|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +---------------+----------+-------+---+----+------------+------------+
    | Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+-------+---+----+------------+------------+
    |ap_sig_bdd_23  |    or    |      0|  0|   2|           1|           1|
    +---------------+----------+-------+---+----+------------+------------+
    |Total          |          |      0|  0|   2|           1|           1|
    +---------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------+---+-----+-----------+
    |     Name    | FF| Bits| Const Bits|
    +-------------+---+-----+-----------+
    |ap_CS_fsm    |  1|    1|          0|
    |ap_done_reg  |  1|    1|          0|
    +-------------+---+-----+-----------+
    |Total        |  2|    2|          0|
    +-------------+---+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+---------+--------------+--------------+
|  RTL Ports  | Dir | Bits| Protocol| Source Object|    C Type    |
+-------------+-----+-----+---------+--------------+--------------+
|ap_clk       |  in |    1|        -|    init.3    | return value |
|ap_rst       |  in |    1|        -|    init.3    | return value |
|ap_start     |  in |    1|        -|    init.3    | return value |
|ap_done      | out |    1|        -|    init.3    | return value |
|ap_continue  |  in |    1|        -|    init.3    | return value |
|ap_idle      | out |    1|        -|    init.3    | return value |
|ap_ready     | out |    1|        -|    init.3    | return value |
+-------------+-----+-----+---------+--------------+--------------+

