
Lock-unlock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003578  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  08003688  08003688  00004688  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003718  08003718  00005068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003718  08003718  00005068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003718  08003718  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003718  08003718  00004718  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800371c  0800371c  0000471c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08003720  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e0  20000068  08003788  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000348  08003788  00005348  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011800  00000000  00000000  00005091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000299d  00000000  00000000  00016891  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001010  00000000  00000000  00019230  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c72  00000000  00000000  0001a240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000038b4  00000000  00000000  0001aeb2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011cbb  00000000  00000000  0001e766  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00096f10  00000000  00000000  00030421  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c7331  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ad4  00000000  00000000  000c7374  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000cbe48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000068 	.word	0x20000068
 800012c:	00000000 	.word	0x00000000
 8000130:	08003670 	.word	0x08003670

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000006c 	.word	0x2000006c
 800014c:	08003670 	.word	0x08003670

08000150 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	b088      	sub	sp, #32
 8000154:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000156:	f000 fbbb 	bl	80008d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800015a:	f000 f829 	bl	80001b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015e:	f000 f8c7 	bl	80002f0 <MX_GPIO_Init>
  MX_CAN_Init();
 8000162:	f000 f867 	bl	8000234 <MX_CAN_Init>
  MX_USART2_UART_Init();
 8000166:	f000 f899 	bl	800029c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  RetargetInit(&huart2);
 800016a:	480e      	ldr	r0, [pc, #56]	@ (80001a4 <main+0x54>)
 800016c:	f000 f966 	bl	800043c <RetargetInit>

  printf("First Session Embedded Systems!!\r\n");
 8000170:	480d      	ldr	r0, [pc, #52]	@ (80001a8 <main+0x58>)
 8000172:	f002 fb55 	bl	8002820 <puts>

  while (1)
  {
	  //HAL_GPIO_TogglePin(LED_2_GPIO_Port, LED_2_Pin);
	  //HAL_Delay(1000);
	  printf("\n%d,%d,%d",100,0,100);
 8000176:	2364      	movs	r3, #100	@ 0x64
 8000178:	2200      	movs	r2, #0
 800017a:	2164      	movs	r1, #100	@ 0x64
 800017c:	480b      	ldr	r0, [pc, #44]	@ (80001ac <main+0x5c>)
 800017e:	f002 fae7 	bl	8002750 <iprintf>
	  HAL_Delay(300);
 8000182:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000186:	f000 fbd5 	bl	8000934 <HAL_Delay>
	  printf("\n%d,%d,%d",200,1,60);
 800018a:	233c      	movs	r3, #60	@ 0x3c
 800018c:	2201      	movs	r2, #1
 800018e:	21c8      	movs	r1, #200	@ 0xc8
 8000190:	4806      	ldr	r0, [pc, #24]	@ (80001ac <main+0x5c>)
 8000192:	f002 fadd 	bl	8002750 <iprintf>
	  HAL_Delay(300);
 8000196:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800019a:	f000 fbcb 	bl	8000934 <HAL_Delay>
	  printf("\n%d,%d,%d",100,0,100);
 800019e:	bf00      	nop
 80001a0:	e7e9      	b.n	8000176 <main+0x26>
 80001a2:	bf00      	nop
 80001a4:	200000ac 	.word	0x200000ac
 80001a8:	08003688 	.word	0x08003688
 80001ac:	080036ac 	.word	0x080036ac

080001b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001b0:	b580      	push	{r7, lr}
 80001b2:	b090      	sub	sp, #64	@ 0x40
 80001b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001b6:	f107 0318 	add.w	r3, r7, #24
 80001ba:	2228      	movs	r2, #40	@ 0x28
 80001bc:	2100      	movs	r1, #0
 80001be:	4618      	mov	r0, r3
 80001c0:	f002 fcc2 	bl	8002b48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001c4:	1d3b      	adds	r3, r7, #4
 80001c6:	2200      	movs	r2, #0
 80001c8:	601a      	str	r2, [r3, #0]
 80001ca:	605a      	str	r2, [r3, #4]
 80001cc:	609a      	str	r2, [r3, #8]
 80001ce:	60da      	str	r2, [r3, #12]
 80001d0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001d2:	2302      	movs	r3, #2
 80001d4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001d6:	2301      	movs	r3, #1
 80001d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001da:	2310      	movs	r3, #16
 80001dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001de:	2302      	movs	r3, #2
 80001e0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80001e2:	2300      	movs	r3, #0
 80001e4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80001e6:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 80001ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001ec:	f107 0318 	add.w	r3, r7, #24
 80001f0:	4618      	mov	r0, r3
 80001f2:	f000 ff5d 	bl	80010b0 <HAL_RCC_OscConfig>
 80001f6:	4603      	mov	r3, r0
 80001f8:	2b00      	cmp	r3, #0
 80001fa:	d001      	beq.n	8000200 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80001fc:	f000 f918 	bl	8000430 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000200:	230f      	movs	r3, #15
 8000202:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000204:	2302      	movs	r3, #2
 8000206:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000208:	2300      	movs	r3, #0
 800020a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800020c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000210:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000212:	2300      	movs	r3, #0
 8000214:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000216:	1d3b      	adds	r3, r7, #4
 8000218:	2102      	movs	r1, #2
 800021a:	4618      	mov	r0, r3
 800021c:	f001 f9ca 	bl	80015b4 <HAL_RCC_ClockConfig>
 8000220:	4603      	mov	r3, r0
 8000222:	2b00      	cmp	r3, #0
 8000224:	d001      	beq.n	800022a <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000226:	f000 f903 	bl	8000430 <Error_Handler>
  }
}
 800022a:	bf00      	nop
 800022c:	3740      	adds	r7, #64	@ 0x40
 800022e:	46bd      	mov	sp, r7
 8000230:	bd80      	pop	{r7, pc}
	...

08000234 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8000238:	4b16      	ldr	r3, [pc, #88]	@ (8000294 <MX_CAN_Init+0x60>)
 800023a:	4a17      	ldr	r2, [pc, #92]	@ (8000298 <MX_CAN_Init+0x64>)
 800023c:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 800023e:	4b15      	ldr	r3, [pc, #84]	@ (8000294 <MX_CAN_Init+0x60>)
 8000240:	2210      	movs	r2, #16
 8000242:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000244:	4b13      	ldr	r3, [pc, #76]	@ (8000294 <MX_CAN_Init+0x60>)
 8000246:	2200      	movs	r2, #0
 8000248:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800024a:	4b12      	ldr	r3, [pc, #72]	@ (8000294 <MX_CAN_Init+0x60>)
 800024c:	2200      	movs	r2, #0
 800024e:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 8000250:	4b10      	ldr	r3, [pc, #64]	@ (8000294 <MX_CAN_Init+0x60>)
 8000252:	2200      	movs	r2, #0
 8000254:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000256:	4b0f      	ldr	r3, [pc, #60]	@ (8000294 <MX_CAN_Init+0x60>)
 8000258:	2200      	movs	r2, #0
 800025a:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800025c:	4b0d      	ldr	r3, [pc, #52]	@ (8000294 <MX_CAN_Init+0x60>)
 800025e:	2200      	movs	r2, #0
 8000260:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000262:	4b0c      	ldr	r3, [pc, #48]	@ (8000294 <MX_CAN_Init+0x60>)
 8000264:	2200      	movs	r2, #0
 8000266:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000268:	4b0a      	ldr	r3, [pc, #40]	@ (8000294 <MX_CAN_Init+0x60>)
 800026a:	2200      	movs	r2, #0
 800026c:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 800026e:	4b09      	ldr	r3, [pc, #36]	@ (8000294 <MX_CAN_Init+0x60>)
 8000270:	2200      	movs	r2, #0
 8000272:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000274:	4b07      	ldr	r3, [pc, #28]	@ (8000294 <MX_CAN_Init+0x60>)
 8000276:	2200      	movs	r2, #0
 8000278:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800027a:	4b06      	ldr	r3, [pc, #24]	@ (8000294 <MX_CAN_Init+0x60>)
 800027c:	2200      	movs	r2, #0
 800027e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000280:	4804      	ldr	r0, [pc, #16]	@ (8000294 <MX_CAN_Init+0x60>)
 8000282:	f000 fb7b 	bl	800097c <HAL_CAN_Init>
 8000286:	4603      	mov	r3, r0
 8000288:	2b00      	cmp	r3, #0
 800028a:	d001      	beq.n	8000290 <MX_CAN_Init+0x5c>
  {
    Error_Handler();
 800028c:	f000 f8d0 	bl	8000430 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000290:	bf00      	nop
 8000292:	bd80      	pop	{r7, pc}
 8000294:	20000084 	.word	0x20000084
 8000298:	40006400 	.word	0x40006400

0800029c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800029c:	b580      	push	{r7, lr}
 800029e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80002a0:	4b11      	ldr	r3, [pc, #68]	@ (80002e8 <MX_USART2_UART_Init+0x4c>)
 80002a2:	4a12      	ldr	r2, [pc, #72]	@ (80002ec <MX_USART2_UART_Init+0x50>)
 80002a4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80002a6:	4b10      	ldr	r3, [pc, #64]	@ (80002e8 <MX_USART2_UART_Init+0x4c>)
 80002a8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80002ac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80002ae:	4b0e      	ldr	r3, [pc, #56]	@ (80002e8 <MX_USART2_UART_Init+0x4c>)
 80002b0:	2200      	movs	r2, #0
 80002b2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80002b4:	4b0c      	ldr	r3, [pc, #48]	@ (80002e8 <MX_USART2_UART_Init+0x4c>)
 80002b6:	2200      	movs	r2, #0
 80002b8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80002ba:	4b0b      	ldr	r3, [pc, #44]	@ (80002e8 <MX_USART2_UART_Init+0x4c>)
 80002bc:	2200      	movs	r2, #0
 80002be:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80002c0:	4b09      	ldr	r3, [pc, #36]	@ (80002e8 <MX_USART2_UART_Init+0x4c>)
 80002c2:	220c      	movs	r2, #12
 80002c4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80002c6:	4b08      	ldr	r3, [pc, #32]	@ (80002e8 <MX_USART2_UART_Init+0x4c>)
 80002c8:	2200      	movs	r2, #0
 80002ca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80002cc:	4b06      	ldr	r3, [pc, #24]	@ (80002e8 <MX_USART2_UART_Init+0x4c>)
 80002ce:	2200      	movs	r2, #0
 80002d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80002d2:	4805      	ldr	r0, [pc, #20]	@ (80002e8 <MX_USART2_UART_Init+0x4c>)
 80002d4:	f001 fd6a 	bl	8001dac <HAL_UART_Init>
 80002d8:	4603      	mov	r3, r0
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d001      	beq.n	80002e2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80002de:	f000 f8a7 	bl	8000430 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80002e2:	bf00      	nop
 80002e4:	bd80      	pop	{r7, pc}
 80002e6:	bf00      	nop
 80002e8:	200000ac 	.word	0x200000ac
 80002ec:	40004400 	.word	0x40004400

080002f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002f0:	b580      	push	{r7, lr}
 80002f2:	b088      	sub	sp, #32
 80002f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002f6:	f107 0310 	add.w	r3, r7, #16
 80002fa:	2200      	movs	r2, #0
 80002fc:	601a      	str	r2, [r3, #0]
 80002fe:	605a      	str	r2, [r3, #4]
 8000300:	609a      	str	r2, [r3, #8]
 8000302:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000304:	4b3d      	ldr	r3, [pc, #244]	@ (80003fc <MX_GPIO_Init+0x10c>)
 8000306:	699b      	ldr	r3, [r3, #24]
 8000308:	4a3c      	ldr	r2, [pc, #240]	@ (80003fc <MX_GPIO_Init+0x10c>)
 800030a:	f043 0310 	orr.w	r3, r3, #16
 800030e:	6193      	str	r3, [r2, #24]
 8000310:	4b3a      	ldr	r3, [pc, #232]	@ (80003fc <MX_GPIO_Init+0x10c>)
 8000312:	699b      	ldr	r3, [r3, #24]
 8000314:	f003 0310 	and.w	r3, r3, #16
 8000318:	60fb      	str	r3, [r7, #12]
 800031a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800031c:	4b37      	ldr	r3, [pc, #220]	@ (80003fc <MX_GPIO_Init+0x10c>)
 800031e:	699b      	ldr	r3, [r3, #24]
 8000320:	4a36      	ldr	r2, [pc, #216]	@ (80003fc <MX_GPIO_Init+0x10c>)
 8000322:	f043 0320 	orr.w	r3, r3, #32
 8000326:	6193      	str	r3, [r2, #24]
 8000328:	4b34      	ldr	r3, [pc, #208]	@ (80003fc <MX_GPIO_Init+0x10c>)
 800032a:	699b      	ldr	r3, [r3, #24]
 800032c:	f003 0320 	and.w	r3, r3, #32
 8000330:	60bb      	str	r3, [r7, #8]
 8000332:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000334:	4b31      	ldr	r3, [pc, #196]	@ (80003fc <MX_GPIO_Init+0x10c>)
 8000336:	699b      	ldr	r3, [r3, #24]
 8000338:	4a30      	ldr	r2, [pc, #192]	@ (80003fc <MX_GPIO_Init+0x10c>)
 800033a:	f043 0304 	orr.w	r3, r3, #4
 800033e:	6193      	str	r3, [r2, #24]
 8000340:	4b2e      	ldr	r3, [pc, #184]	@ (80003fc <MX_GPIO_Init+0x10c>)
 8000342:	699b      	ldr	r3, [r3, #24]
 8000344:	f003 0304 	and.w	r3, r3, #4
 8000348:	607b      	str	r3, [r7, #4]
 800034a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800034c:	4b2b      	ldr	r3, [pc, #172]	@ (80003fc <MX_GPIO_Init+0x10c>)
 800034e:	699b      	ldr	r3, [r3, #24]
 8000350:	4a2a      	ldr	r2, [pc, #168]	@ (80003fc <MX_GPIO_Init+0x10c>)
 8000352:	f043 0308 	orr.w	r3, r3, #8
 8000356:	6193      	str	r3, [r2, #24]
 8000358:	4b28      	ldr	r3, [pc, #160]	@ (80003fc <MX_GPIO_Init+0x10c>)
 800035a:	699b      	ldr	r3, [r3, #24]
 800035c:	f003 0308 	and.w	r3, r3, #8
 8000360:	603b      	str	r3, [r7, #0]
 8000362:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000364:	2200      	movs	r2, #0
 8000366:	2120      	movs	r1, #32
 8000368:	4825      	ldr	r0, [pc, #148]	@ (8000400 <MX_GPIO_Init+0x110>)
 800036a:	f000 fe67 	bl	800103c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(inputButton_GPIO_Port, inputButton_Pin, GPIO_PIN_RESET);
 800036e:	2200      	movs	r2, #0
 8000370:	2180      	movs	r1, #128	@ 0x80
 8000372:	4824      	ldr	r0, [pc, #144]	@ (8000404 <MX_GPIO_Init+0x114>)
 8000374:	f000 fe62 	bl	800103c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000378:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800037c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800037e:	4b22      	ldr	r3, [pc, #136]	@ (8000408 <MX_GPIO_Init+0x118>)
 8000380:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000382:	2300      	movs	r3, #0
 8000384:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000386:	f107 0310 	add.w	r3, r7, #16
 800038a:	4619      	mov	r1, r3
 800038c:	481d      	ldr	r0, [pc, #116]	@ (8000404 <MX_GPIO_Init+0x114>)
 800038e:	f000 fcd1 	bl	8000d34 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000392:	2320      	movs	r3, #32
 8000394:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000396:	2301      	movs	r3, #1
 8000398:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800039a:	2300      	movs	r3, #0
 800039c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800039e:	2302      	movs	r3, #2
 80003a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80003a2:	f107 0310 	add.w	r3, r7, #16
 80003a6:	4619      	mov	r1, r3
 80003a8:	4815      	ldr	r0, [pc, #84]	@ (8000400 <MX_GPIO_Init+0x110>)
 80003aa:	f000 fcc3 	bl	8000d34 <HAL_GPIO_Init>

  /*Configure GPIO pin : inputButton_Pin */
  GPIO_InitStruct.Pin = inputButton_Pin;
 80003ae:	2380      	movs	r3, #128	@ 0x80
 80003b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003b2:	2301      	movs	r3, #1
 80003b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003b6:	2300      	movs	r3, #0
 80003b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003ba:	2302      	movs	r3, #2
 80003bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(inputButton_GPIO_Port, &GPIO_InitStruct);
 80003be:	f107 0310 	add.w	r3, r7, #16
 80003c2:	4619      	mov	r1, r3
 80003c4:	480f      	ldr	r0, [pc, #60]	@ (8000404 <MX_GPIO_Init+0x114>)
 80003c6:	f000 fcb5 	bl	8000d34 <HAL_GPIO_Init>

  /*Configure GPIO pin : actuactor_Pin */
  GPIO_InitStruct.Pin = actuactor_Pin;
 80003ca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80003ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80003d0:	2300      	movs	r3, #0
 80003d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003d4:	2300      	movs	r3, #0
 80003d6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(actuactor_GPIO_Port, &GPIO_InitStruct);
 80003d8:	f107 0310 	add.w	r3, r7, #16
 80003dc:	4619      	mov	r1, r3
 80003de:	4809      	ldr	r0, [pc, #36]	@ (8000404 <MX_GPIO_Init+0x114>)
 80003e0:	f000 fca8 	bl	8000d34 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80003e4:	2200      	movs	r2, #0
 80003e6:	2105      	movs	r1, #5
 80003e8:	2028      	movs	r0, #40	@ 0x28
 80003ea:	f000 fc78 	bl	8000cde <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80003ee:	2028      	movs	r0, #40	@ 0x28
 80003f0:	f000 fc91 	bl	8000d16 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80003f4:	bf00      	nop
 80003f6:	3720      	adds	r7, #32
 80003f8:	46bd      	mov	sp, r7
 80003fa:	bd80      	pop	{r7, pc}
 80003fc:	40021000 	.word	0x40021000
 8000400:	40010800 	.word	0x40010800
 8000404:	40011000 	.word	0x40011000
 8000408:	10210000 	.word	0x10210000

0800040c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800040c:	b580      	push	{r7, lr}
 800040e:	b082      	sub	sp, #8
 8000410:	af00      	add	r7, sp, #0
 8000412:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4)
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	4a04      	ldr	r2, [pc, #16]	@ (800042c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800041a:	4293      	cmp	r3, r2
 800041c:	d101      	bne.n	8000422 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800041e:	f000 fa6d 	bl	80008fc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000422:	bf00      	nop
 8000424:	3708      	adds	r7, #8
 8000426:	46bd      	mov	sp, r7
 8000428:	bd80      	pop	{r7, pc}
 800042a:	bf00      	nop
 800042c:	40000800 	.word	0x40000800

08000430 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000430:	b480      	push	{r7}
 8000432:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000434:	b672      	cpsid	i
}
 8000436:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000438:	bf00      	nop
 800043a:	e7fd      	b.n	8000438 <Error_Handler+0x8>

0800043c <RetargetInit>:
#include <stdio.h>
#include "main.h"
#include "myprintf.h"
UART_HandleTypeDef* gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 800043c:	b580      	push	{r7, lr}
 800043e:	b082      	sub	sp, #8
 8000440:	af00      	add	r7, sp, #0
 8000442:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 8000444:	4a07      	ldr	r2, [pc, #28]	@ (8000464 <RetargetInit+0x28>)
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	6013      	str	r3, [r2, #0]
  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 800044a:	4b07      	ldr	r3, [pc, #28]	@ (8000468 <RetargetInit+0x2c>)
 800044c:	681b      	ldr	r3, [r3, #0]
 800044e:	6898      	ldr	r0, [r3, #8]
 8000450:	2300      	movs	r3, #0
 8000452:	2202      	movs	r2, #2
 8000454:	2100      	movs	r1, #0
 8000456:	f002 f9eb 	bl	8002830 <setvbuf>
}
 800045a:	bf00      	nop
 800045c:	3708      	adds	r7, #8
 800045e:	46bd      	mov	sp, r7
 8000460:	bd80      	pop	{r7, pc}
 8000462:	bf00      	nop
 8000464:	200000f4 	.word	0x200000f4
 8000468:	20000018 	.word	0x20000018

0800046c <_write>:
int _write(int fd, char* ptr, int len) {
 800046c:	b580      	push	{r7, lr}
 800046e:	b084      	sub	sp, #16
 8000470:	af00      	add	r7, sp, #0
 8000472:	60f8      	str	r0, [r7, #12]
 8000474:	60b9      	str	r1, [r7, #8]
 8000476:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8000478:	4b06      	ldr	r3, [pc, #24]	@ (8000494 <_write+0x28>)
 800047a:	6818      	ldr	r0, [r3, #0]
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	b29a      	uxth	r2, r3
 8000480:	f04f 33ff 	mov.w	r3, #4294967295
 8000484:	68b9      	ldr	r1, [r7, #8]
 8000486:	f001 fce1 	bl	8001e4c <HAL_UART_Transmit>
  return len;
 800048a:	687b      	ldr	r3, [r7, #4]
}
 800048c:	4618      	mov	r0, r3
 800048e:	3710      	adds	r7, #16
 8000490:	46bd      	mov	sp, r7
 8000492:	bd80      	pop	{r7, pc}
 8000494:	200000f4 	.word	0x200000f4

08000498 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000498:	b580      	push	{r7, lr}
 800049a:	b084      	sub	sp, #16
 800049c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800049e:	4b18      	ldr	r3, [pc, #96]	@ (8000500 <HAL_MspInit+0x68>)
 80004a0:	699b      	ldr	r3, [r3, #24]
 80004a2:	4a17      	ldr	r2, [pc, #92]	@ (8000500 <HAL_MspInit+0x68>)
 80004a4:	f043 0301 	orr.w	r3, r3, #1
 80004a8:	6193      	str	r3, [r2, #24]
 80004aa:	4b15      	ldr	r3, [pc, #84]	@ (8000500 <HAL_MspInit+0x68>)
 80004ac:	699b      	ldr	r3, [r3, #24]
 80004ae:	f003 0301 	and.w	r3, r3, #1
 80004b2:	60bb      	str	r3, [r7, #8]
 80004b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004b6:	4b12      	ldr	r3, [pc, #72]	@ (8000500 <HAL_MspInit+0x68>)
 80004b8:	69db      	ldr	r3, [r3, #28]
 80004ba:	4a11      	ldr	r2, [pc, #68]	@ (8000500 <HAL_MspInit+0x68>)
 80004bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80004c0:	61d3      	str	r3, [r2, #28]
 80004c2:	4b0f      	ldr	r3, [pc, #60]	@ (8000500 <HAL_MspInit+0x68>)
 80004c4:	69db      	ldr	r3, [r3, #28]
 80004c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80004ca:	607b      	str	r3, [r7, #4]
 80004cc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80004ce:	2200      	movs	r2, #0
 80004d0:	210f      	movs	r1, #15
 80004d2:	f06f 0001 	mvn.w	r0, #1
 80004d6:	f000 fc02 	bl	8000cde <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80004da:	4b0a      	ldr	r3, [pc, #40]	@ (8000504 <HAL_MspInit+0x6c>)
 80004dc:	685b      	ldr	r3, [r3, #4]
 80004de:	60fb      	str	r3, [r7, #12]
 80004e0:	68fb      	ldr	r3, [r7, #12]
 80004e2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80004e6:	60fb      	str	r3, [r7, #12]
 80004e8:	68fb      	ldr	r3, [r7, #12]
 80004ea:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80004ee:	60fb      	str	r3, [r7, #12]
 80004f0:	4a04      	ldr	r2, [pc, #16]	@ (8000504 <HAL_MspInit+0x6c>)
 80004f2:	68fb      	ldr	r3, [r7, #12]
 80004f4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004f6:	bf00      	nop
 80004f8:	3710      	adds	r7, #16
 80004fa:	46bd      	mov	sp, r7
 80004fc:	bd80      	pop	{r7, pc}
 80004fe:	bf00      	nop
 8000500:	40021000 	.word	0x40021000
 8000504:	40010000 	.word	0x40010000

08000508 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	b088      	sub	sp, #32
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000510:	f107 0310 	add.w	r3, r7, #16
 8000514:	2200      	movs	r2, #0
 8000516:	601a      	str	r2, [r3, #0]
 8000518:	605a      	str	r2, [r3, #4]
 800051a:	609a      	str	r2, [r3, #8]
 800051c:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	681b      	ldr	r3, [r3, #0]
 8000522:	4a1c      	ldr	r2, [pc, #112]	@ (8000594 <HAL_CAN_MspInit+0x8c>)
 8000524:	4293      	cmp	r3, r2
 8000526:	d131      	bne.n	800058c <HAL_CAN_MspInit+0x84>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000528:	4b1b      	ldr	r3, [pc, #108]	@ (8000598 <HAL_CAN_MspInit+0x90>)
 800052a:	69db      	ldr	r3, [r3, #28]
 800052c:	4a1a      	ldr	r2, [pc, #104]	@ (8000598 <HAL_CAN_MspInit+0x90>)
 800052e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000532:	61d3      	str	r3, [r2, #28]
 8000534:	4b18      	ldr	r3, [pc, #96]	@ (8000598 <HAL_CAN_MspInit+0x90>)
 8000536:	69db      	ldr	r3, [r3, #28]
 8000538:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800053c:	60fb      	str	r3, [r7, #12]
 800053e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000540:	4b15      	ldr	r3, [pc, #84]	@ (8000598 <HAL_CAN_MspInit+0x90>)
 8000542:	699b      	ldr	r3, [r3, #24]
 8000544:	4a14      	ldr	r2, [pc, #80]	@ (8000598 <HAL_CAN_MspInit+0x90>)
 8000546:	f043 0304 	orr.w	r3, r3, #4
 800054a:	6193      	str	r3, [r2, #24]
 800054c:	4b12      	ldr	r3, [pc, #72]	@ (8000598 <HAL_CAN_MspInit+0x90>)
 800054e:	699b      	ldr	r3, [r3, #24]
 8000550:	f003 0304 	and.w	r3, r3, #4
 8000554:	60bb      	str	r3, [r7, #8]
 8000556:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000558:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800055c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800055e:	2300      	movs	r3, #0
 8000560:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000562:	2300      	movs	r3, #0
 8000564:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000566:	f107 0310 	add.w	r3, r7, #16
 800056a:	4619      	mov	r1, r3
 800056c:	480b      	ldr	r0, [pc, #44]	@ (800059c <HAL_CAN_MspInit+0x94>)
 800056e:	f000 fbe1 	bl	8000d34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000572:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000576:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000578:	2302      	movs	r3, #2
 800057a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800057c:	2303      	movs	r3, #3
 800057e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000580:	f107 0310 	add.w	r3, r7, #16
 8000584:	4619      	mov	r1, r3
 8000586:	4805      	ldr	r0, [pc, #20]	@ (800059c <HAL_CAN_MspInit+0x94>)
 8000588:	f000 fbd4 	bl	8000d34 <HAL_GPIO_Init>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 800058c:	bf00      	nop
 800058e:	3720      	adds	r7, #32
 8000590:	46bd      	mov	sp, r7
 8000592:	bd80      	pop	{r7, pc}
 8000594:	40006400 	.word	0x40006400
 8000598:	40021000 	.word	0x40021000
 800059c:	40010800 	.word	0x40010800

080005a0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b088      	sub	sp, #32
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005a8:	f107 0310 	add.w	r3, r7, #16
 80005ac:	2200      	movs	r2, #0
 80005ae:	601a      	str	r2, [r3, #0]
 80005b0:	605a      	str	r2, [r3, #4]
 80005b2:	609a      	str	r2, [r3, #8]
 80005b4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	4a15      	ldr	r2, [pc, #84]	@ (8000610 <HAL_UART_MspInit+0x70>)
 80005bc:	4293      	cmp	r3, r2
 80005be:	d123      	bne.n	8000608 <HAL_UART_MspInit+0x68>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80005c0:	4b14      	ldr	r3, [pc, #80]	@ (8000614 <HAL_UART_MspInit+0x74>)
 80005c2:	69db      	ldr	r3, [r3, #28]
 80005c4:	4a13      	ldr	r2, [pc, #76]	@ (8000614 <HAL_UART_MspInit+0x74>)
 80005c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005ca:	61d3      	str	r3, [r2, #28]
 80005cc:	4b11      	ldr	r3, [pc, #68]	@ (8000614 <HAL_UART_MspInit+0x74>)
 80005ce:	69db      	ldr	r3, [r3, #28]
 80005d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80005d4:	60fb      	str	r3, [r7, #12]
 80005d6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005d8:	4b0e      	ldr	r3, [pc, #56]	@ (8000614 <HAL_UART_MspInit+0x74>)
 80005da:	699b      	ldr	r3, [r3, #24]
 80005dc:	4a0d      	ldr	r2, [pc, #52]	@ (8000614 <HAL_UART_MspInit+0x74>)
 80005de:	f043 0304 	orr.w	r3, r3, #4
 80005e2:	6193      	str	r3, [r2, #24]
 80005e4:	4b0b      	ldr	r3, [pc, #44]	@ (8000614 <HAL_UART_MspInit+0x74>)
 80005e6:	699b      	ldr	r3, [r3, #24]
 80005e8:	f003 0304 	and.w	r3, r3, #4
 80005ec:	60bb      	str	r3, [r7, #8]
 80005ee:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80005f0:	230c      	movs	r3, #12
 80005f2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005f4:	2302      	movs	r3, #2
 80005f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005f8:	2302      	movs	r3, #2
 80005fa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005fc:	f107 0310 	add.w	r3, r7, #16
 8000600:	4619      	mov	r1, r3
 8000602:	4805      	ldr	r0, [pc, #20]	@ (8000618 <HAL_UART_MspInit+0x78>)
 8000604:	f000 fb96 	bl	8000d34 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000608:	bf00      	nop
 800060a:	3720      	adds	r7, #32
 800060c:	46bd      	mov	sp, r7
 800060e:	bd80      	pop	{r7, pc}
 8000610:	40004400 	.word	0x40004400
 8000614:	40021000 	.word	0x40021000
 8000618:	40010800 	.word	0x40010800

0800061c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b08e      	sub	sp, #56	@ 0x38
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000624:	2300      	movs	r3, #0
 8000626:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000628:	2300      	movs	r3, #0
 800062a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 800062c:	2300      	movs	r3, #0
 800062e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8000632:	4b34      	ldr	r3, [pc, #208]	@ (8000704 <HAL_InitTick+0xe8>)
 8000634:	69db      	ldr	r3, [r3, #28]
 8000636:	4a33      	ldr	r2, [pc, #204]	@ (8000704 <HAL_InitTick+0xe8>)
 8000638:	f043 0304 	orr.w	r3, r3, #4
 800063c:	61d3      	str	r3, [r2, #28]
 800063e:	4b31      	ldr	r3, [pc, #196]	@ (8000704 <HAL_InitTick+0xe8>)
 8000640:	69db      	ldr	r3, [r3, #28]
 8000642:	f003 0304 	and.w	r3, r3, #4
 8000646:	60fb      	str	r3, [r7, #12]
 8000648:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800064a:	f107 0210 	add.w	r2, r7, #16
 800064e:	f107 0314 	add.w	r3, r7, #20
 8000652:	4611      	mov	r1, r2
 8000654:	4618      	mov	r0, r3
 8000656:	f001 f91d 	bl	8001894 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800065a:	6a3b      	ldr	r3, [r7, #32]
 800065c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800065e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000660:	2b00      	cmp	r3, #0
 8000662:	d103      	bne.n	800066c <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000664:	f001 f8ee 	bl	8001844 <HAL_RCC_GetPCLK1Freq>
 8000668:	6378      	str	r0, [r7, #52]	@ 0x34
 800066a:	e004      	b.n	8000676 <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800066c:	f001 f8ea 	bl	8001844 <HAL_RCC_GetPCLK1Freq>
 8000670:	4603      	mov	r3, r0
 8000672:	005b      	lsls	r3, r3, #1
 8000674:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000676:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000678:	4a23      	ldr	r2, [pc, #140]	@ (8000708 <HAL_InitTick+0xec>)
 800067a:	fba2 2303 	umull	r2, r3, r2, r3
 800067e:	0c9b      	lsrs	r3, r3, #18
 8000680:	3b01      	subs	r3, #1
 8000682:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8000684:	4b21      	ldr	r3, [pc, #132]	@ (800070c <HAL_InitTick+0xf0>)
 8000686:	4a22      	ldr	r2, [pc, #136]	@ (8000710 <HAL_InitTick+0xf4>)
 8000688:	601a      	str	r2, [r3, #0]
   * Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 800068a:	4b20      	ldr	r3, [pc, #128]	@ (800070c <HAL_InitTick+0xf0>)
 800068c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000690:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8000692:	4a1e      	ldr	r2, [pc, #120]	@ (800070c <HAL_InitTick+0xf0>)
 8000694:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000696:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8000698:	4b1c      	ldr	r3, [pc, #112]	@ (800070c <HAL_InitTick+0xf0>)
 800069a:	2200      	movs	r2, #0
 800069c:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800069e:	4b1b      	ldr	r3, [pc, #108]	@ (800070c <HAL_InitTick+0xf0>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006a4:	4b19      	ldr	r3, [pc, #100]	@ (800070c <HAL_InitTick+0xf0>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 80006aa:	4818      	ldr	r0, [pc, #96]	@ (800070c <HAL_InitTick+0xf0>)
 80006ac:	f001 f940 	bl	8001930 <HAL_TIM_Base_Init>
 80006b0:	4603      	mov	r3, r0
 80006b2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80006b6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d11b      	bne.n	80006f6 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 80006be:	4813      	ldr	r0, [pc, #76]	@ (800070c <HAL_InitTick+0xf0>)
 80006c0:	f001 f98e 	bl	80019e0 <HAL_TIM_Base_Start_IT>
 80006c4:	4603      	mov	r3, r0
 80006c6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80006ca:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d111      	bne.n	80006f6 <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80006d2:	201e      	movs	r0, #30
 80006d4:	f000 fb1f 	bl	8000d16 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	2b0f      	cmp	r3, #15
 80006dc:	d808      	bhi.n	80006f0 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 80006de:	2200      	movs	r2, #0
 80006e0:	6879      	ldr	r1, [r7, #4]
 80006e2:	201e      	movs	r0, #30
 80006e4:	f000 fafb 	bl	8000cde <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80006e8:	4a0a      	ldr	r2, [pc, #40]	@ (8000714 <HAL_InitTick+0xf8>)
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	6013      	str	r3, [r2, #0]
 80006ee:	e002      	b.n	80006f6 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 80006f0:	2301      	movs	r3, #1
 80006f2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80006f6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80006fa:	4618      	mov	r0, r3
 80006fc:	3738      	adds	r7, #56	@ 0x38
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	40021000 	.word	0x40021000
 8000708:	431bde83 	.word	0x431bde83
 800070c:	200000f8 	.word	0x200000f8
 8000710:	40000800 	.word	0x40000800
 8000714:	20000004 	.word	0x20000004

08000718 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000718:	b480      	push	{r7}
 800071a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800071c:	bf00      	nop
 800071e:	e7fd      	b.n	800071c <NMI_Handler+0x4>

08000720 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000720:	b480      	push	{r7}
 8000722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000724:	bf00      	nop
 8000726:	e7fd      	b.n	8000724 <HardFault_Handler+0x4>

08000728 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000728:	b480      	push	{r7}
 800072a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800072c:	bf00      	nop
 800072e:	e7fd      	b.n	800072c <MemManage_Handler+0x4>

08000730 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000730:	b480      	push	{r7}
 8000732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000734:	bf00      	nop
 8000736:	e7fd      	b.n	8000734 <BusFault_Handler+0x4>

08000738 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000738:	b480      	push	{r7}
 800073a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800073c:	bf00      	nop
 800073e:	e7fd      	b.n	800073c <UsageFault_Handler+0x4>

08000740 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000744:	bf00      	nop
 8000746:	46bd      	mov	sp, r7
 8000748:	bc80      	pop	{r7}
 800074a:	4770      	bx	lr

0800074c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8000750:	4802      	ldr	r0, [pc, #8]	@ (800075c <TIM4_IRQHandler+0x10>)
 8000752:	f001 f997 	bl	8001a84 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8000756:	bf00      	nop
 8000758:	bd80      	pop	{r7, pc}
 800075a:	bf00      	nop
 800075c:	200000f8 	.word	0x200000f8

08000760 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000764:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000768:	f000 fc80 	bl	800106c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800076c:	bf00      	nop
 800076e:	bd80      	pop	{r7, pc}

08000770 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b086      	sub	sp, #24
 8000774:	af00      	add	r7, sp, #0
 8000776:	60f8      	str	r0, [r7, #12]
 8000778:	60b9      	str	r1, [r7, #8]
 800077a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800077c:	2300      	movs	r3, #0
 800077e:	617b      	str	r3, [r7, #20]
 8000780:	e00a      	b.n	8000798 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000782:	f3af 8000 	nop.w
 8000786:	4601      	mov	r1, r0
 8000788:	68bb      	ldr	r3, [r7, #8]
 800078a:	1c5a      	adds	r2, r3, #1
 800078c:	60ba      	str	r2, [r7, #8]
 800078e:	b2ca      	uxtb	r2, r1
 8000790:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000792:	697b      	ldr	r3, [r7, #20]
 8000794:	3301      	adds	r3, #1
 8000796:	617b      	str	r3, [r7, #20]
 8000798:	697a      	ldr	r2, [r7, #20]
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	429a      	cmp	r2, r3
 800079e:	dbf0      	blt.n	8000782 <_read+0x12>
  }

  return len;
 80007a0:	687b      	ldr	r3, [r7, #4]
}
 80007a2:	4618      	mov	r0, r3
 80007a4:	3718      	adds	r7, #24
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}

080007aa <_close>:
  }
  return len;
}

int _close(int file)
{
 80007aa:	b480      	push	{r7}
 80007ac:	b083      	sub	sp, #12
 80007ae:	af00      	add	r7, sp, #0
 80007b0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80007b2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80007b6:	4618      	mov	r0, r3
 80007b8:	370c      	adds	r7, #12
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bc80      	pop	{r7}
 80007be:	4770      	bx	lr

080007c0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80007c0:	b480      	push	{r7}
 80007c2:	b083      	sub	sp, #12
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
 80007c8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80007ca:	683b      	ldr	r3, [r7, #0]
 80007cc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80007d0:	605a      	str	r2, [r3, #4]
  return 0;
 80007d2:	2300      	movs	r3, #0
}
 80007d4:	4618      	mov	r0, r3
 80007d6:	370c      	adds	r7, #12
 80007d8:	46bd      	mov	sp, r7
 80007da:	bc80      	pop	{r7}
 80007dc:	4770      	bx	lr

080007de <_isatty>:

int _isatty(int file)
{
 80007de:	b480      	push	{r7}
 80007e0:	b083      	sub	sp, #12
 80007e2:	af00      	add	r7, sp, #0
 80007e4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80007e6:	2301      	movs	r3, #1
}
 80007e8:	4618      	mov	r0, r3
 80007ea:	370c      	adds	r7, #12
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bc80      	pop	{r7}
 80007f0:	4770      	bx	lr

080007f2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80007f2:	b480      	push	{r7}
 80007f4:	b085      	sub	sp, #20
 80007f6:	af00      	add	r7, sp, #0
 80007f8:	60f8      	str	r0, [r7, #12]
 80007fa:	60b9      	str	r1, [r7, #8]
 80007fc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80007fe:	2300      	movs	r3, #0
}
 8000800:	4618      	mov	r0, r3
 8000802:	3714      	adds	r7, #20
 8000804:	46bd      	mov	sp, r7
 8000806:	bc80      	pop	{r7}
 8000808:	4770      	bx	lr
	...

0800080c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b086      	sub	sp, #24
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000814:	4a14      	ldr	r2, [pc, #80]	@ (8000868 <_sbrk+0x5c>)
 8000816:	4b15      	ldr	r3, [pc, #84]	@ (800086c <_sbrk+0x60>)
 8000818:	1ad3      	subs	r3, r2, r3
 800081a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800081c:	697b      	ldr	r3, [r7, #20]
 800081e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000820:	4b13      	ldr	r3, [pc, #76]	@ (8000870 <_sbrk+0x64>)
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	2b00      	cmp	r3, #0
 8000826:	d102      	bne.n	800082e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000828:	4b11      	ldr	r3, [pc, #68]	@ (8000870 <_sbrk+0x64>)
 800082a:	4a12      	ldr	r2, [pc, #72]	@ (8000874 <_sbrk+0x68>)
 800082c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800082e:	4b10      	ldr	r3, [pc, #64]	@ (8000870 <_sbrk+0x64>)
 8000830:	681a      	ldr	r2, [r3, #0]
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	4413      	add	r3, r2
 8000836:	693a      	ldr	r2, [r7, #16]
 8000838:	429a      	cmp	r2, r3
 800083a:	d207      	bcs.n	800084c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800083c:	f002 f9d2 	bl	8002be4 <__errno>
 8000840:	4603      	mov	r3, r0
 8000842:	220c      	movs	r2, #12
 8000844:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000846:	f04f 33ff 	mov.w	r3, #4294967295
 800084a:	e009      	b.n	8000860 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800084c:	4b08      	ldr	r3, [pc, #32]	@ (8000870 <_sbrk+0x64>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000852:	4b07      	ldr	r3, [pc, #28]	@ (8000870 <_sbrk+0x64>)
 8000854:	681a      	ldr	r2, [r3, #0]
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	4413      	add	r3, r2
 800085a:	4a05      	ldr	r2, [pc, #20]	@ (8000870 <_sbrk+0x64>)
 800085c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800085e:	68fb      	ldr	r3, [r7, #12]
}
 8000860:	4618      	mov	r0, r3
 8000862:	3718      	adds	r7, #24
 8000864:	46bd      	mov	sp, r7
 8000866:	bd80      	pop	{r7, pc}
 8000868:	20005000 	.word	0x20005000
 800086c:	00000400 	.word	0x00000400
 8000870:	20000140 	.word	0x20000140
 8000874:	20000348 	.word	0x20000348

08000878 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000878:	b480      	push	{r7}
 800087a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800087c:	bf00      	nop
 800087e:	46bd      	mov	sp, r7
 8000880:	bc80      	pop	{r7}
 8000882:	4770      	bx	lr

08000884 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000884:	f7ff fff8 	bl	8000878 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000888:	480b      	ldr	r0, [pc, #44]	@ (80008b8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800088a:	490c      	ldr	r1, [pc, #48]	@ (80008bc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800088c:	4a0c      	ldr	r2, [pc, #48]	@ (80008c0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800088e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000890:	e002      	b.n	8000898 <LoopCopyDataInit>

08000892 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000892:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000894:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000896:	3304      	adds	r3, #4

08000898 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000898:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800089a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800089c:	d3f9      	bcc.n	8000892 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800089e:	4a09      	ldr	r2, [pc, #36]	@ (80008c4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80008a0:	4c09      	ldr	r4, [pc, #36]	@ (80008c8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80008a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008a4:	e001      	b.n	80008aa <LoopFillZerobss>

080008a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008a8:	3204      	adds	r2, #4

080008aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008ac:	d3fb      	bcc.n	80008a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80008ae:	f002 f99f 	bl	8002bf0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80008b2:	f7ff fc4d 	bl	8000150 <main>
  bx lr
 80008b6:	4770      	bx	lr
  ldr r0, =_sdata
 80008b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008bc:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80008c0:	08003720 	.word	0x08003720
  ldr r2, =_sbss
 80008c4:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80008c8:	20000348 	.word	0x20000348

080008cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80008cc:	e7fe      	b.n	80008cc <ADC1_2_IRQHandler>
	...

080008d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80008d4:	4b08      	ldr	r3, [pc, #32]	@ (80008f8 <HAL_Init+0x28>)
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	4a07      	ldr	r2, [pc, #28]	@ (80008f8 <HAL_Init+0x28>)
 80008da:	f043 0310 	orr.w	r3, r3, #16
 80008de:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008e0:	2003      	movs	r0, #3
 80008e2:	f000 f9f1 	bl	8000cc8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80008e6:	200f      	movs	r0, #15
 80008e8:	f7ff fe98 	bl	800061c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80008ec:	f7ff fdd4 	bl	8000498 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80008f0:	2300      	movs	r3, #0
}
 80008f2:	4618      	mov	r0, r3
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	40022000 	.word	0x40022000

080008fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008fc:	b480      	push	{r7}
 80008fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000900:	4b05      	ldr	r3, [pc, #20]	@ (8000918 <HAL_IncTick+0x1c>)
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	461a      	mov	r2, r3
 8000906:	4b05      	ldr	r3, [pc, #20]	@ (800091c <HAL_IncTick+0x20>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	4413      	add	r3, r2
 800090c:	4a03      	ldr	r2, [pc, #12]	@ (800091c <HAL_IncTick+0x20>)
 800090e:	6013      	str	r3, [r2, #0]
}
 8000910:	bf00      	nop
 8000912:	46bd      	mov	sp, r7
 8000914:	bc80      	pop	{r7}
 8000916:	4770      	bx	lr
 8000918:	20000008 	.word	0x20000008
 800091c:	20000144 	.word	0x20000144

08000920 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000920:	b480      	push	{r7}
 8000922:	af00      	add	r7, sp, #0
  return uwTick;
 8000924:	4b02      	ldr	r3, [pc, #8]	@ (8000930 <HAL_GetTick+0x10>)
 8000926:	681b      	ldr	r3, [r3, #0]
}
 8000928:	4618      	mov	r0, r3
 800092a:	46bd      	mov	sp, r7
 800092c:	bc80      	pop	{r7}
 800092e:	4770      	bx	lr
 8000930:	20000144 	.word	0x20000144

08000934 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b084      	sub	sp, #16
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800093c:	f7ff fff0 	bl	8000920 <HAL_GetTick>
 8000940:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800094c:	d005      	beq.n	800095a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800094e:	4b0a      	ldr	r3, [pc, #40]	@ (8000978 <HAL_Delay+0x44>)
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	461a      	mov	r2, r3
 8000954:	68fb      	ldr	r3, [r7, #12]
 8000956:	4413      	add	r3, r2
 8000958:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800095a:	bf00      	nop
 800095c:	f7ff ffe0 	bl	8000920 <HAL_GetTick>
 8000960:	4602      	mov	r2, r0
 8000962:	68bb      	ldr	r3, [r7, #8]
 8000964:	1ad3      	subs	r3, r2, r3
 8000966:	68fa      	ldr	r2, [r7, #12]
 8000968:	429a      	cmp	r2, r3
 800096a:	d8f7      	bhi.n	800095c <HAL_Delay+0x28>
  {
  }
}
 800096c:	bf00      	nop
 800096e:	bf00      	nop
 8000970:	3710      	adds	r7, #16
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	20000008 	.word	0x20000008

0800097c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b084      	sub	sp, #16
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	2b00      	cmp	r3, #0
 8000988:	d101      	bne.n	800098e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800098a:	2301      	movs	r3, #1
 800098c:	e0ed      	b.n	8000b6a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000994:	b2db      	uxtb	r3, r3
 8000996:	2b00      	cmp	r3, #0
 8000998:	d102      	bne.n	80009a0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800099a:	6878      	ldr	r0, [r7, #4]
 800099c:	f7ff fdb4 	bl	8000508 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	681a      	ldr	r2, [r3, #0]
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	f042 0201 	orr.w	r2, r2, #1
 80009ae:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80009b0:	f7ff ffb6 	bl	8000920 <HAL_GetTick>
 80009b4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80009b6:	e012      	b.n	80009de <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80009b8:	f7ff ffb2 	bl	8000920 <HAL_GetTick>
 80009bc:	4602      	mov	r2, r0
 80009be:	68fb      	ldr	r3, [r7, #12]
 80009c0:	1ad3      	subs	r3, r2, r3
 80009c2:	2b0a      	cmp	r3, #10
 80009c4:	d90b      	bls.n	80009de <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80009ca:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	2205      	movs	r2, #5
 80009d6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80009da:	2301      	movs	r3, #1
 80009dc:	e0c5      	b.n	8000b6a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	685b      	ldr	r3, [r3, #4]
 80009e4:	f003 0301 	and.w	r3, r3, #1
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d0e5      	beq.n	80009b8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	681a      	ldr	r2, [r3, #0]
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	f022 0202 	bic.w	r2, r2, #2
 80009fa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80009fc:	f7ff ff90 	bl	8000920 <HAL_GetTick>
 8000a00:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000a02:	e012      	b.n	8000a2a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000a04:	f7ff ff8c 	bl	8000920 <HAL_GetTick>
 8000a08:	4602      	mov	r2, r0
 8000a0a:	68fb      	ldr	r3, [r7, #12]
 8000a0c:	1ad3      	subs	r3, r2, r3
 8000a0e:	2b0a      	cmp	r3, #10
 8000a10:	d90b      	bls.n	8000a2a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a16:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	2205      	movs	r2, #5
 8000a22:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000a26:	2301      	movs	r3, #1
 8000a28:	e09f      	b.n	8000b6a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	685b      	ldr	r3, [r3, #4]
 8000a30:	f003 0302 	and.w	r3, r3, #2
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d1e5      	bne.n	8000a04 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	7e1b      	ldrb	r3, [r3, #24]
 8000a3c:	2b01      	cmp	r3, #1
 8000a3e:	d108      	bne.n	8000a52 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	681a      	ldr	r2, [r3, #0]
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000a4e:	601a      	str	r2, [r3, #0]
 8000a50:	e007      	b.n	8000a62 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	681a      	ldr	r2, [r3, #0]
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000a60:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	7e5b      	ldrb	r3, [r3, #25]
 8000a66:	2b01      	cmp	r3, #1
 8000a68:	d108      	bne.n	8000a7c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	681a      	ldr	r2, [r3, #0]
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000a78:	601a      	str	r2, [r3, #0]
 8000a7a:	e007      	b.n	8000a8c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	681a      	ldr	r2, [r3, #0]
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000a8a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	7e9b      	ldrb	r3, [r3, #26]
 8000a90:	2b01      	cmp	r3, #1
 8000a92:	d108      	bne.n	8000aa6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	681a      	ldr	r2, [r3, #0]
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	f042 0220 	orr.w	r2, r2, #32
 8000aa2:	601a      	str	r2, [r3, #0]
 8000aa4:	e007      	b.n	8000ab6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	681a      	ldr	r2, [r3, #0]
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	f022 0220 	bic.w	r2, r2, #32
 8000ab4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	7edb      	ldrb	r3, [r3, #27]
 8000aba:	2b01      	cmp	r3, #1
 8000abc:	d108      	bne.n	8000ad0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	681a      	ldr	r2, [r3, #0]
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	f022 0210 	bic.w	r2, r2, #16
 8000acc:	601a      	str	r2, [r3, #0]
 8000ace:	e007      	b.n	8000ae0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	681a      	ldr	r2, [r3, #0]
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	f042 0210 	orr.w	r2, r2, #16
 8000ade:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	7f1b      	ldrb	r3, [r3, #28]
 8000ae4:	2b01      	cmp	r3, #1
 8000ae6:	d108      	bne.n	8000afa <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	681a      	ldr	r2, [r3, #0]
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	f042 0208 	orr.w	r2, r2, #8
 8000af6:	601a      	str	r2, [r3, #0]
 8000af8:	e007      	b.n	8000b0a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	681a      	ldr	r2, [r3, #0]
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	f022 0208 	bic.w	r2, r2, #8
 8000b08:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	7f5b      	ldrb	r3, [r3, #29]
 8000b0e:	2b01      	cmp	r3, #1
 8000b10:	d108      	bne.n	8000b24 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	681a      	ldr	r2, [r3, #0]
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	f042 0204 	orr.w	r2, r2, #4
 8000b20:	601a      	str	r2, [r3, #0]
 8000b22:	e007      	b.n	8000b34 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	681a      	ldr	r2, [r3, #0]
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	f022 0204 	bic.w	r2, r2, #4
 8000b32:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	689a      	ldr	r2, [r3, #8]
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	68db      	ldr	r3, [r3, #12]
 8000b3c:	431a      	orrs	r2, r3
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	691b      	ldr	r3, [r3, #16]
 8000b42:	431a      	orrs	r2, r3
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	695b      	ldr	r3, [r3, #20]
 8000b48:	ea42 0103 	orr.w	r1, r2, r3
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	685b      	ldr	r3, [r3, #4]
 8000b50:	1e5a      	subs	r2, r3, #1
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	430a      	orrs	r2, r1
 8000b58:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	2201      	movs	r2, #1
 8000b64:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000b68:	2300      	movs	r3, #0
}
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	3710      	adds	r7, #16
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}
	...

08000b74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b74:	b480      	push	{r7}
 8000b76:	b085      	sub	sp, #20
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	f003 0307 	and.w	r3, r3, #7
 8000b82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b84:	4b0c      	ldr	r3, [pc, #48]	@ (8000bb8 <__NVIC_SetPriorityGrouping+0x44>)
 8000b86:	68db      	ldr	r3, [r3, #12]
 8000b88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b8a:	68ba      	ldr	r2, [r7, #8]
 8000b8c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000b90:	4013      	ands	r3, r2
 8000b92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000b94:	68fb      	ldr	r3, [r7, #12]
 8000b96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b98:	68bb      	ldr	r3, [r7, #8]
 8000b9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b9c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ba0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ba4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ba6:	4a04      	ldr	r2, [pc, #16]	@ (8000bb8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ba8:	68bb      	ldr	r3, [r7, #8]
 8000baa:	60d3      	str	r3, [r2, #12]
}
 8000bac:	bf00      	nop
 8000bae:	3714      	adds	r7, #20
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bc80      	pop	{r7}
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop
 8000bb8:	e000ed00 	.word	0xe000ed00

08000bbc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bc0:	4b04      	ldr	r3, [pc, #16]	@ (8000bd4 <__NVIC_GetPriorityGrouping+0x18>)
 8000bc2:	68db      	ldr	r3, [r3, #12]
 8000bc4:	0a1b      	lsrs	r3, r3, #8
 8000bc6:	f003 0307 	and.w	r3, r3, #7
}
 8000bca:	4618      	mov	r0, r3
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bc80      	pop	{r7}
 8000bd0:	4770      	bx	lr
 8000bd2:	bf00      	nop
 8000bd4:	e000ed00 	.word	0xe000ed00

08000bd8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	b083      	sub	sp, #12
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	4603      	mov	r3, r0
 8000be0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000be2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	db0b      	blt.n	8000c02 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bea:	79fb      	ldrb	r3, [r7, #7]
 8000bec:	f003 021f 	and.w	r2, r3, #31
 8000bf0:	4906      	ldr	r1, [pc, #24]	@ (8000c0c <__NVIC_EnableIRQ+0x34>)
 8000bf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bf6:	095b      	lsrs	r3, r3, #5
 8000bf8:	2001      	movs	r0, #1
 8000bfa:	fa00 f202 	lsl.w	r2, r0, r2
 8000bfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000c02:	bf00      	nop
 8000c04:	370c      	adds	r7, #12
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bc80      	pop	{r7}
 8000c0a:	4770      	bx	lr
 8000c0c:	e000e100 	.word	0xe000e100

08000c10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c10:	b480      	push	{r7}
 8000c12:	b083      	sub	sp, #12
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	4603      	mov	r3, r0
 8000c18:	6039      	str	r1, [r7, #0]
 8000c1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	db0a      	blt.n	8000c3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c24:	683b      	ldr	r3, [r7, #0]
 8000c26:	b2da      	uxtb	r2, r3
 8000c28:	490c      	ldr	r1, [pc, #48]	@ (8000c5c <__NVIC_SetPriority+0x4c>)
 8000c2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c2e:	0112      	lsls	r2, r2, #4
 8000c30:	b2d2      	uxtb	r2, r2
 8000c32:	440b      	add	r3, r1
 8000c34:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c38:	e00a      	b.n	8000c50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c3a:	683b      	ldr	r3, [r7, #0]
 8000c3c:	b2da      	uxtb	r2, r3
 8000c3e:	4908      	ldr	r1, [pc, #32]	@ (8000c60 <__NVIC_SetPriority+0x50>)
 8000c40:	79fb      	ldrb	r3, [r7, #7]
 8000c42:	f003 030f 	and.w	r3, r3, #15
 8000c46:	3b04      	subs	r3, #4
 8000c48:	0112      	lsls	r2, r2, #4
 8000c4a:	b2d2      	uxtb	r2, r2
 8000c4c:	440b      	add	r3, r1
 8000c4e:	761a      	strb	r2, [r3, #24]
}
 8000c50:	bf00      	nop
 8000c52:	370c      	adds	r7, #12
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bc80      	pop	{r7}
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop
 8000c5c:	e000e100 	.word	0xe000e100
 8000c60:	e000ed00 	.word	0xe000ed00

08000c64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c64:	b480      	push	{r7}
 8000c66:	b089      	sub	sp, #36	@ 0x24
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	60f8      	str	r0, [r7, #12]
 8000c6c:	60b9      	str	r1, [r7, #8]
 8000c6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	f003 0307 	and.w	r3, r3, #7
 8000c76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c78:	69fb      	ldr	r3, [r7, #28]
 8000c7a:	f1c3 0307 	rsb	r3, r3, #7
 8000c7e:	2b04      	cmp	r3, #4
 8000c80:	bf28      	it	cs
 8000c82:	2304      	movcs	r3, #4
 8000c84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c86:	69fb      	ldr	r3, [r7, #28]
 8000c88:	3304      	adds	r3, #4
 8000c8a:	2b06      	cmp	r3, #6
 8000c8c:	d902      	bls.n	8000c94 <NVIC_EncodePriority+0x30>
 8000c8e:	69fb      	ldr	r3, [r7, #28]
 8000c90:	3b03      	subs	r3, #3
 8000c92:	e000      	b.n	8000c96 <NVIC_EncodePriority+0x32>
 8000c94:	2300      	movs	r3, #0
 8000c96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c98:	f04f 32ff 	mov.w	r2, #4294967295
 8000c9c:	69bb      	ldr	r3, [r7, #24]
 8000c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca2:	43da      	mvns	r2, r3
 8000ca4:	68bb      	ldr	r3, [r7, #8]
 8000ca6:	401a      	ands	r2, r3
 8000ca8:	697b      	ldr	r3, [r7, #20]
 8000caa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cac:	f04f 31ff 	mov.w	r1, #4294967295
 8000cb0:	697b      	ldr	r3, [r7, #20]
 8000cb2:	fa01 f303 	lsl.w	r3, r1, r3
 8000cb6:	43d9      	mvns	r1, r3
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cbc:	4313      	orrs	r3, r2
         );
}
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	3724      	adds	r7, #36	@ 0x24
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bc80      	pop	{r7}
 8000cc6:	4770      	bx	lr

08000cc8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b082      	sub	sp, #8
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000cd0:	6878      	ldr	r0, [r7, #4]
 8000cd2:	f7ff ff4f 	bl	8000b74 <__NVIC_SetPriorityGrouping>
}
 8000cd6:	bf00      	nop
 8000cd8:	3708      	adds	r7, #8
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}

08000cde <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000cde:	b580      	push	{r7, lr}
 8000ce0:	b086      	sub	sp, #24
 8000ce2:	af00      	add	r7, sp, #0
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	60b9      	str	r1, [r7, #8]
 8000ce8:	607a      	str	r2, [r7, #4]
 8000cea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000cec:	2300      	movs	r3, #0
 8000cee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000cf0:	f7ff ff64 	bl	8000bbc <__NVIC_GetPriorityGrouping>
 8000cf4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000cf6:	687a      	ldr	r2, [r7, #4]
 8000cf8:	68b9      	ldr	r1, [r7, #8]
 8000cfa:	6978      	ldr	r0, [r7, #20]
 8000cfc:	f7ff ffb2 	bl	8000c64 <NVIC_EncodePriority>
 8000d00:	4602      	mov	r2, r0
 8000d02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d06:	4611      	mov	r1, r2
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f7ff ff81 	bl	8000c10 <__NVIC_SetPriority>
}
 8000d0e:	bf00      	nop
 8000d10:	3718      	adds	r7, #24
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}

08000d16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d16:	b580      	push	{r7, lr}
 8000d18:	b082      	sub	sp, #8
 8000d1a:	af00      	add	r7, sp, #0
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d24:	4618      	mov	r0, r3
 8000d26:	f7ff ff57 	bl	8000bd8 <__NVIC_EnableIRQ>
}
 8000d2a:	bf00      	nop
 8000d2c:	3708      	adds	r7, #8
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
	...

08000d34 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d34:	b480      	push	{r7}
 8000d36:	b08b      	sub	sp, #44	@ 0x2c
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
 8000d3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000d42:	2300      	movs	r3, #0
 8000d44:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d46:	e169      	b.n	800101c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000d48:	2201      	movs	r2, #1
 8000d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d50:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d52:	683b      	ldr	r3, [r7, #0]
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	69fa      	ldr	r2, [r7, #28]
 8000d58:	4013      	ands	r3, r2
 8000d5a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000d5c:	69ba      	ldr	r2, [r7, #24]
 8000d5e:	69fb      	ldr	r3, [r7, #28]
 8000d60:	429a      	cmp	r2, r3
 8000d62:	f040 8158 	bne.w	8001016 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000d66:	683b      	ldr	r3, [r7, #0]
 8000d68:	685b      	ldr	r3, [r3, #4]
 8000d6a:	4a9a      	ldr	r2, [pc, #616]	@ (8000fd4 <HAL_GPIO_Init+0x2a0>)
 8000d6c:	4293      	cmp	r3, r2
 8000d6e:	d05e      	beq.n	8000e2e <HAL_GPIO_Init+0xfa>
 8000d70:	4a98      	ldr	r2, [pc, #608]	@ (8000fd4 <HAL_GPIO_Init+0x2a0>)
 8000d72:	4293      	cmp	r3, r2
 8000d74:	d875      	bhi.n	8000e62 <HAL_GPIO_Init+0x12e>
 8000d76:	4a98      	ldr	r2, [pc, #608]	@ (8000fd8 <HAL_GPIO_Init+0x2a4>)
 8000d78:	4293      	cmp	r3, r2
 8000d7a:	d058      	beq.n	8000e2e <HAL_GPIO_Init+0xfa>
 8000d7c:	4a96      	ldr	r2, [pc, #600]	@ (8000fd8 <HAL_GPIO_Init+0x2a4>)
 8000d7e:	4293      	cmp	r3, r2
 8000d80:	d86f      	bhi.n	8000e62 <HAL_GPIO_Init+0x12e>
 8000d82:	4a96      	ldr	r2, [pc, #600]	@ (8000fdc <HAL_GPIO_Init+0x2a8>)
 8000d84:	4293      	cmp	r3, r2
 8000d86:	d052      	beq.n	8000e2e <HAL_GPIO_Init+0xfa>
 8000d88:	4a94      	ldr	r2, [pc, #592]	@ (8000fdc <HAL_GPIO_Init+0x2a8>)
 8000d8a:	4293      	cmp	r3, r2
 8000d8c:	d869      	bhi.n	8000e62 <HAL_GPIO_Init+0x12e>
 8000d8e:	4a94      	ldr	r2, [pc, #592]	@ (8000fe0 <HAL_GPIO_Init+0x2ac>)
 8000d90:	4293      	cmp	r3, r2
 8000d92:	d04c      	beq.n	8000e2e <HAL_GPIO_Init+0xfa>
 8000d94:	4a92      	ldr	r2, [pc, #584]	@ (8000fe0 <HAL_GPIO_Init+0x2ac>)
 8000d96:	4293      	cmp	r3, r2
 8000d98:	d863      	bhi.n	8000e62 <HAL_GPIO_Init+0x12e>
 8000d9a:	4a92      	ldr	r2, [pc, #584]	@ (8000fe4 <HAL_GPIO_Init+0x2b0>)
 8000d9c:	4293      	cmp	r3, r2
 8000d9e:	d046      	beq.n	8000e2e <HAL_GPIO_Init+0xfa>
 8000da0:	4a90      	ldr	r2, [pc, #576]	@ (8000fe4 <HAL_GPIO_Init+0x2b0>)
 8000da2:	4293      	cmp	r3, r2
 8000da4:	d85d      	bhi.n	8000e62 <HAL_GPIO_Init+0x12e>
 8000da6:	2b12      	cmp	r3, #18
 8000da8:	d82a      	bhi.n	8000e00 <HAL_GPIO_Init+0xcc>
 8000daa:	2b12      	cmp	r3, #18
 8000dac:	d859      	bhi.n	8000e62 <HAL_GPIO_Init+0x12e>
 8000dae:	a201      	add	r2, pc, #4	@ (adr r2, 8000db4 <HAL_GPIO_Init+0x80>)
 8000db0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000db4:	08000e2f 	.word	0x08000e2f
 8000db8:	08000e09 	.word	0x08000e09
 8000dbc:	08000e1b 	.word	0x08000e1b
 8000dc0:	08000e5d 	.word	0x08000e5d
 8000dc4:	08000e63 	.word	0x08000e63
 8000dc8:	08000e63 	.word	0x08000e63
 8000dcc:	08000e63 	.word	0x08000e63
 8000dd0:	08000e63 	.word	0x08000e63
 8000dd4:	08000e63 	.word	0x08000e63
 8000dd8:	08000e63 	.word	0x08000e63
 8000ddc:	08000e63 	.word	0x08000e63
 8000de0:	08000e63 	.word	0x08000e63
 8000de4:	08000e63 	.word	0x08000e63
 8000de8:	08000e63 	.word	0x08000e63
 8000dec:	08000e63 	.word	0x08000e63
 8000df0:	08000e63 	.word	0x08000e63
 8000df4:	08000e63 	.word	0x08000e63
 8000df8:	08000e11 	.word	0x08000e11
 8000dfc:	08000e25 	.word	0x08000e25
 8000e00:	4a79      	ldr	r2, [pc, #484]	@ (8000fe8 <HAL_GPIO_Init+0x2b4>)
 8000e02:	4293      	cmp	r3, r2
 8000e04:	d013      	beq.n	8000e2e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000e06:	e02c      	b.n	8000e62 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000e08:	683b      	ldr	r3, [r7, #0]
 8000e0a:	68db      	ldr	r3, [r3, #12]
 8000e0c:	623b      	str	r3, [r7, #32]
          break;
 8000e0e:	e029      	b.n	8000e64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	68db      	ldr	r3, [r3, #12]
 8000e14:	3304      	adds	r3, #4
 8000e16:	623b      	str	r3, [r7, #32]
          break;
 8000e18:	e024      	b.n	8000e64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	68db      	ldr	r3, [r3, #12]
 8000e1e:	3308      	adds	r3, #8
 8000e20:	623b      	str	r3, [r7, #32]
          break;
 8000e22:	e01f      	b.n	8000e64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	68db      	ldr	r3, [r3, #12]
 8000e28:	330c      	adds	r3, #12
 8000e2a:	623b      	str	r3, [r7, #32]
          break;
 8000e2c:	e01a      	b.n	8000e64 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	689b      	ldr	r3, [r3, #8]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d102      	bne.n	8000e3c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000e36:	2304      	movs	r3, #4
 8000e38:	623b      	str	r3, [r7, #32]
          break;
 8000e3a:	e013      	b.n	8000e64 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000e3c:	683b      	ldr	r3, [r7, #0]
 8000e3e:	689b      	ldr	r3, [r3, #8]
 8000e40:	2b01      	cmp	r3, #1
 8000e42:	d105      	bne.n	8000e50 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000e44:	2308      	movs	r3, #8
 8000e46:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	69fa      	ldr	r2, [r7, #28]
 8000e4c:	611a      	str	r2, [r3, #16]
          break;
 8000e4e:	e009      	b.n	8000e64 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000e50:	2308      	movs	r3, #8
 8000e52:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	69fa      	ldr	r2, [r7, #28]
 8000e58:	615a      	str	r2, [r3, #20]
          break;
 8000e5a:	e003      	b.n	8000e64 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	623b      	str	r3, [r7, #32]
          break;
 8000e60:	e000      	b.n	8000e64 <HAL_GPIO_Init+0x130>
          break;
 8000e62:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000e64:	69bb      	ldr	r3, [r7, #24]
 8000e66:	2bff      	cmp	r3, #255	@ 0xff
 8000e68:	d801      	bhi.n	8000e6e <HAL_GPIO_Init+0x13a>
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	e001      	b.n	8000e72 <HAL_GPIO_Init+0x13e>
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	3304      	adds	r3, #4
 8000e72:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000e74:	69bb      	ldr	r3, [r7, #24]
 8000e76:	2bff      	cmp	r3, #255	@ 0xff
 8000e78:	d802      	bhi.n	8000e80 <HAL_GPIO_Init+0x14c>
 8000e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e7c:	009b      	lsls	r3, r3, #2
 8000e7e:	e002      	b.n	8000e86 <HAL_GPIO_Init+0x152>
 8000e80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e82:	3b08      	subs	r3, #8
 8000e84:	009b      	lsls	r3, r3, #2
 8000e86:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000e88:	697b      	ldr	r3, [r7, #20]
 8000e8a:	681a      	ldr	r2, [r3, #0]
 8000e8c:	210f      	movs	r1, #15
 8000e8e:	693b      	ldr	r3, [r7, #16]
 8000e90:	fa01 f303 	lsl.w	r3, r1, r3
 8000e94:	43db      	mvns	r3, r3
 8000e96:	401a      	ands	r2, r3
 8000e98:	6a39      	ldr	r1, [r7, #32]
 8000e9a:	693b      	ldr	r3, [r7, #16]
 8000e9c:	fa01 f303 	lsl.w	r3, r1, r3
 8000ea0:	431a      	orrs	r2, r3
 8000ea2:	697b      	ldr	r3, [r7, #20]
 8000ea4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ea6:	683b      	ldr	r3, [r7, #0]
 8000ea8:	685b      	ldr	r3, [r3, #4]
 8000eaa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	f000 80b1 	beq.w	8001016 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000eb4:	4b4d      	ldr	r3, [pc, #308]	@ (8000fec <HAL_GPIO_Init+0x2b8>)
 8000eb6:	699b      	ldr	r3, [r3, #24]
 8000eb8:	4a4c      	ldr	r2, [pc, #304]	@ (8000fec <HAL_GPIO_Init+0x2b8>)
 8000eba:	f043 0301 	orr.w	r3, r3, #1
 8000ebe:	6193      	str	r3, [r2, #24]
 8000ec0:	4b4a      	ldr	r3, [pc, #296]	@ (8000fec <HAL_GPIO_Init+0x2b8>)
 8000ec2:	699b      	ldr	r3, [r3, #24]
 8000ec4:	f003 0301 	and.w	r3, r3, #1
 8000ec8:	60bb      	str	r3, [r7, #8]
 8000eca:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000ecc:	4a48      	ldr	r2, [pc, #288]	@ (8000ff0 <HAL_GPIO_Init+0x2bc>)
 8000ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ed0:	089b      	lsrs	r3, r3, #2
 8000ed2:	3302      	adds	r3, #2
 8000ed4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ed8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000edc:	f003 0303 	and.w	r3, r3, #3
 8000ee0:	009b      	lsls	r3, r3, #2
 8000ee2:	220f      	movs	r2, #15
 8000ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee8:	43db      	mvns	r3, r3
 8000eea:	68fa      	ldr	r2, [r7, #12]
 8000eec:	4013      	ands	r3, r2
 8000eee:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	4a40      	ldr	r2, [pc, #256]	@ (8000ff4 <HAL_GPIO_Init+0x2c0>)
 8000ef4:	4293      	cmp	r3, r2
 8000ef6:	d013      	beq.n	8000f20 <HAL_GPIO_Init+0x1ec>
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	4a3f      	ldr	r2, [pc, #252]	@ (8000ff8 <HAL_GPIO_Init+0x2c4>)
 8000efc:	4293      	cmp	r3, r2
 8000efe:	d00d      	beq.n	8000f1c <HAL_GPIO_Init+0x1e8>
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	4a3e      	ldr	r2, [pc, #248]	@ (8000ffc <HAL_GPIO_Init+0x2c8>)
 8000f04:	4293      	cmp	r3, r2
 8000f06:	d007      	beq.n	8000f18 <HAL_GPIO_Init+0x1e4>
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	4a3d      	ldr	r2, [pc, #244]	@ (8001000 <HAL_GPIO_Init+0x2cc>)
 8000f0c:	4293      	cmp	r3, r2
 8000f0e:	d101      	bne.n	8000f14 <HAL_GPIO_Init+0x1e0>
 8000f10:	2303      	movs	r3, #3
 8000f12:	e006      	b.n	8000f22 <HAL_GPIO_Init+0x1ee>
 8000f14:	2304      	movs	r3, #4
 8000f16:	e004      	b.n	8000f22 <HAL_GPIO_Init+0x1ee>
 8000f18:	2302      	movs	r3, #2
 8000f1a:	e002      	b.n	8000f22 <HAL_GPIO_Init+0x1ee>
 8000f1c:	2301      	movs	r3, #1
 8000f1e:	e000      	b.n	8000f22 <HAL_GPIO_Init+0x1ee>
 8000f20:	2300      	movs	r3, #0
 8000f22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000f24:	f002 0203 	and.w	r2, r2, #3
 8000f28:	0092      	lsls	r2, r2, #2
 8000f2a:	4093      	lsls	r3, r2
 8000f2c:	68fa      	ldr	r2, [r7, #12]
 8000f2e:	4313      	orrs	r3, r2
 8000f30:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000f32:	492f      	ldr	r1, [pc, #188]	@ (8000ff0 <HAL_GPIO_Init+0x2bc>)
 8000f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f36:	089b      	lsrs	r3, r3, #2
 8000f38:	3302      	adds	r3, #2
 8000f3a:	68fa      	ldr	r2, [r7, #12]
 8000f3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000f40:	683b      	ldr	r3, [r7, #0]
 8000f42:	685b      	ldr	r3, [r3, #4]
 8000f44:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d006      	beq.n	8000f5a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000f4c:	4b2d      	ldr	r3, [pc, #180]	@ (8001004 <HAL_GPIO_Init+0x2d0>)
 8000f4e:	689a      	ldr	r2, [r3, #8]
 8000f50:	492c      	ldr	r1, [pc, #176]	@ (8001004 <HAL_GPIO_Init+0x2d0>)
 8000f52:	69bb      	ldr	r3, [r7, #24]
 8000f54:	4313      	orrs	r3, r2
 8000f56:	608b      	str	r3, [r1, #8]
 8000f58:	e006      	b.n	8000f68 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000f5a:	4b2a      	ldr	r3, [pc, #168]	@ (8001004 <HAL_GPIO_Init+0x2d0>)
 8000f5c:	689a      	ldr	r2, [r3, #8]
 8000f5e:	69bb      	ldr	r3, [r7, #24]
 8000f60:	43db      	mvns	r3, r3
 8000f62:	4928      	ldr	r1, [pc, #160]	@ (8001004 <HAL_GPIO_Init+0x2d0>)
 8000f64:	4013      	ands	r3, r2
 8000f66:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	685b      	ldr	r3, [r3, #4]
 8000f6c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d006      	beq.n	8000f82 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000f74:	4b23      	ldr	r3, [pc, #140]	@ (8001004 <HAL_GPIO_Init+0x2d0>)
 8000f76:	68da      	ldr	r2, [r3, #12]
 8000f78:	4922      	ldr	r1, [pc, #136]	@ (8001004 <HAL_GPIO_Init+0x2d0>)
 8000f7a:	69bb      	ldr	r3, [r7, #24]
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	60cb      	str	r3, [r1, #12]
 8000f80:	e006      	b.n	8000f90 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000f82:	4b20      	ldr	r3, [pc, #128]	@ (8001004 <HAL_GPIO_Init+0x2d0>)
 8000f84:	68da      	ldr	r2, [r3, #12]
 8000f86:	69bb      	ldr	r3, [r7, #24]
 8000f88:	43db      	mvns	r3, r3
 8000f8a:	491e      	ldr	r1, [pc, #120]	@ (8001004 <HAL_GPIO_Init+0x2d0>)
 8000f8c:	4013      	ands	r3, r2
 8000f8e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	685b      	ldr	r3, [r3, #4]
 8000f94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d006      	beq.n	8000faa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000f9c:	4b19      	ldr	r3, [pc, #100]	@ (8001004 <HAL_GPIO_Init+0x2d0>)
 8000f9e:	685a      	ldr	r2, [r3, #4]
 8000fa0:	4918      	ldr	r1, [pc, #96]	@ (8001004 <HAL_GPIO_Init+0x2d0>)
 8000fa2:	69bb      	ldr	r3, [r7, #24]
 8000fa4:	4313      	orrs	r3, r2
 8000fa6:	604b      	str	r3, [r1, #4]
 8000fa8:	e006      	b.n	8000fb8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000faa:	4b16      	ldr	r3, [pc, #88]	@ (8001004 <HAL_GPIO_Init+0x2d0>)
 8000fac:	685a      	ldr	r2, [r3, #4]
 8000fae:	69bb      	ldr	r3, [r7, #24]
 8000fb0:	43db      	mvns	r3, r3
 8000fb2:	4914      	ldr	r1, [pc, #80]	@ (8001004 <HAL_GPIO_Init+0x2d0>)
 8000fb4:	4013      	ands	r3, r2
 8000fb6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	685b      	ldr	r3, [r3, #4]
 8000fbc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d021      	beq.n	8001008 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000fc4:	4b0f      	ldr	r3, [pc, #60]	@ (8001004 <HAL_GPIO_Init+0x2d0>)
 8000fc6:	681a      	ldr	r2, [r3, #0]
 8000fc8:	490e      	ldr	r1, [pc, #56]	@ (8001004 <HAL_GPIO_Init+0x2d0>)
 8000fca:	69bb      	ldr	r3, [r7, #24]
 8000fcc:	4313      	orrs	r3, r2
 8000fce:	600b      	str	r3, [r1, #0]
 8000fd0:	e021      	b.n	8001016 <HAL_GPIO_Init+0x2e2>
 8000fd2:	bf00      	nop
 8000fd4:	10320000 	.word	0x10320000
 8000fd8:	10310000 	.word	0x10310000
 8000fdc:	10220000 	.word	0x10220000
 8000fe0:	10210000 	.word	0x10210000
 8000fe4:	10120000 	.word	0x10120000
 8000fe8:	10110000 	.word	0x10110000
 8000fec:	40021000 	.word	0x40021000
 8000ff0:	40010000 	.word	0x40010000
 8000ff4:	40010800 	.word	0x40010800
 8000ff8:	40010c00 	.word	0x40010c00
 8000ffc:	40011000 	.word	0x40011000
 8001000:	40011400 	.word	0x40011400
 8001004:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001008:	4b0b      	ldr	r3, [pc, #44]	@ (8001038 <HAL_GPIO_Init+0x304>)
 800100a:	681a      	ldr	r2, [r3, #0]
 800100c:	69bb      	ldr	r3, [r7, #24]
 800100e:	43db      	mvns	r3, r3
 8001010:	4909      	ldr	r1, [pc, #36]	@ (8001038 <HAL_GPIO_Init+0x304>)
 8001012:	4013      	ands	r3, r2
 8001014:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001018:	3301      	adds	r3, #1
 800101a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	681a      	ldr	r2, [r3, #0]
 8001020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001022:	fa22 f303 	lsr.w	r3, r2, r3
 8001026:	2b00      	cmp	r3, #0
 8001028:	f47f ae8e 	bne.w	8000d48 <HAL_GPIO_Init+0x14>
  }
}
 800102c:	bf00      	nop
 800102e:	bf00      	nop
 8001030:	372c      	adds	r7, #44	@ 0x2c
 8001032:	46bd      	mov	sp, r7
 8001034:	bc80      	pop	{r7}
 8001036:	4770      	bx	lr
 8001038:	40010400 	.word	0x40010400

0800103c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
 8001044:	460b      	mov	r3, r1
 8001046:	807b      	strh	r3, [r7, #2]
 8001048:	4613      	mov	r3, r2
 800104a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800104c:	787b      	ldrb	r3, [r7, #1]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d003      	beq.n	800105a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001052:	887a      	ldrh	r2, [r7, #2]
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001058:	e003      	b.n	8001062 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800105a:	887b      	ldrh	r3, [r7, #2]
 800105c:	041a      	lsls	r2, r3, #16
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	611a      	str	r2, [r3, #16]
}
 8001062:	bf00      	nop
 8001064:	370c      	adds	r7, #12
 8001066:	46bd      	mov	sp, r7
 8001068:	bc80      	pop	{r7}
 800106a:	4770      	bx	lr

0800106c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	4603      	mov	r3, r0
 8001074:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001076:	4b08      	ldr	r3, [pc, #32]	@ (8001098 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001078:	695a      	ldr	r2, [r3, #20]
 800107a:	88fb      	ldrh	r3, [r7, #6]
 800107c:	4013      	ands	r3, r2
 800107e:	2b00      	cmp	r3, #0
 8001080:	d006      	beq.n	8001090 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001082:	4a05      	ldr	r2, [pc, #20]	@ (8001098 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001084:	88fb      	ldrh	r3, [r7, #6]
 8001086:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001088:	88fb      	ldrh	r3, [r7, #6]
 800108a:	4618      	mov	r0, r3
 800108c:	f000 f806 	bl	800109c <HAL_GPIO_EXTI_Callback>
  }
}
 8001090:	bf00      	nop
 8001092:	3708      	adds	r7, #8
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}
 8001098:	40010400 	.word	0x40010400

0800109c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	4603      	mov	r3, r0
 80010a4:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80010a6:	bf00      	nop
 80010a8:	370c      	adds	r7, #12
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bc80      	pop	{r7}
 80010ae:	4770      	bx	lr

080010b0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b086      	sub	sp, #24
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d101      	bne.n	80010c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80010be:	2301      	movs	r3, #1
 80010c0:	e272      	b.n	80015a8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	f003 0301 	and.w	r3, r3, #1
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	f000 8087 	beq.w	80011de <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80010d0:	4b92      	ldr	r3, [pc, #584]	@ (800131c <HAL_RCC_OscConfig+0x26c>)
 80010d2:	685b      	ldr	r3, [r3, #4]
 80010d4:	f003 030c 	and.w	r3, r3, #12
 80010d8:	2b04      	cmp	r3, #4
 80010da:	d00c      	beq.n	80010f6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80010dc:	4b8f      	ldr	r3, [pc, #572]	@ (800131c <HAL_RCC_OscConfig+0x26c>)
 80010de:	685b      	ldr	r3, [r3, #4]
 80010e0:	f003 030c 	and.w	r3, r3, #12
 80010e4:	2b08      	cmp	r3, #8
 80010e6:	d112      	bne.n	800110e <HAL_RCC_OscConfig+0x5e>
 80010e8:	4b8c      	ldr	r3, [pc, #560]	@ (800131c <HAL_RCC_OscConfig+0x26c>)
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80010f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80010f4:	d10b      	bne.n	800110e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010f6:	4b89      	ldr	r3, [pc, #548]	@ (800131c <HAL_RCC_OscConfig+0x26c>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d06c      	beq.n	80011dc <HAL_RCC_OscConfig+0x12c>
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	685b      	ldr	r3, [r3, #4]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d168      	bne.n	80011dc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800110a:	2301      	movs	r3, #1
 800110c:	e24c      	b.n	80015a8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	685b      	ldr	r3, [r3, #4]
 8001112:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001116:	d106      	bne.n	8001126 <HAL_RCC_OscConfig+0x76>
 8001118:	4b80      	ldr	r3, [pc, #512]	@ (800131c <HAL_RCC_OscConfig+0x26c>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4a7f      	ldr	r2, [pc, #508]	@ (800131c <HAL_RCC_OscConfig+0x26c>)
 800111e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001122:	6013      	str	r3, [r2, #0]
 8001124:	e02e      	b.n	8001184 <HAL_RCC_OscConfig+0xd4>
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	2b00      	cmp	r3, #0
 800112c:	d10c      	bne.n	8001148 <HAL_RCC_OscConfig+0x98>
 800112e:	4b7b      	ldr	r3, [pc, #492]	@ (800131c <HAL_RCC_OscConfig+0x26c>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	4a7a      	ldr	r2, [pc, #488]	@ (800131c <HAL_RCC_OscConfig+0x26c>)
 8001134:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001138:	6013      	str	r3, [r2, #0]
 800113a:	4b78      	ldr	r3, [pc, #480]	@ (800131c <HAL_RCC_OscConfig+0x26c>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	4a77      	ldr	r2, [pc, #476]	@ (800131c <HAL_RCC_OscConfig+0x26c>)
 8001140:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001144:	6013      	str	r3, [r2, #0]
 8001146:	e01d      	b.n	8001184 <HAL_RCC_OscConfig+0xd4>
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001150:	d10c      	bne.n	800116c <HAL_RCC_OscConfig+0xbc>
 8001152:	4b72      	ldr	r3, [pc, #456]	@ (800131c <HAL_RCC_OscConfig+0x26c>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	4a71      	ldr	r2, [pc, #452]	@ (800131c <HAL_RCC_OscConfig+0x26c>)
 8001158:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800115c:	6013      	str	r3, [r2, #0]
 800115e:	4b6f      	ldr	r3, [pc, #444]	@ (800131c <HAL_RCC_OscConfig+0x26c>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	4a6e      	ldr	r2, [pc, #440]	@ (800131c <HAL_RCC_OscConfig+0x26c>)
 8001164:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001168:	6013      	str	r3, [r2, #0]
 800116a:	e00b      	b.n	8001184 <HAL_RCC_OscConfig+0xd4>
 800116c:	4b6b      	ldr	r3, [pc, #428]	@ (800131c <HAL_RCC_OscConfig+0x26c>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4a6a      	ldr	r2, [pc, #424]	@ (800131c <HAL_RCC_OscConfig+0x26c>)
 8001172:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001176:	6013      	str	r3, [r2, #0]
 8001178:	4b68      	ldr	r3, [pc, #416]	@ (800131c <HAL_RCC_OscConfig+0x26c>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4a67      	ldr	r2, [pc, #412]	@ (800131c <HAL_RCC_OscConfig+0x26c>)
 800117e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001182:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	685b      	ldr	r3, [r3, #4]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d013      	beq.n	80011b4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800118c:	f7ff fbc8 	bl	8000920 <HAL_GetTick>
 8001190:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001192:	e008      	b.n	80011a6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001194:	f7ff fbc4 	bl	8000920 <HAL_GetTick>
 8001198:	4602      	mov	r2, r0
 800119a:	693b      	ldr	r3, [r7, #16]
 800119c:	1ad3      	subs	r3, r2, r3
 800119e:	2b64      	cmp	r3, #100	@ 0x64
 80011a0:	d901      	bls.n	80011a6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80011a2:	2303      	movs	r3, #3
 80011a4:	e200      	b.n	80015a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011a6:	4b5d      	ldr	r3, [pc, #372]	@ (800131c <HAL_RCC_OscConfig+0x26c>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d0f0      	beq.n	8001194 <HAL_RCC_OscConfig+0xe4>
 80011b2:	e014      	b.n	80011de <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011b4:	f7ff fbb4 	bl	8000920 <HAL_GetTick>
 80011b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011ba:	e008      	b.n	80011ce <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011bc:	f7ff fbb0 	bl	8000920 <HAL_GetTick>
 80011c0:	4602      	mov	r2, r0
 80011c2:	693b      	ldr	r3, [r7, #16]
 80011c4:	1ad3      	subs	r3, r2, r3
 80011c6:	2b64      	cmp	r3, #100	@ 0x64
 80011c8:	d901      	bls.n	80011ce <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80011ca:	2303      	movs	r3, #3
 80011cc:	e1ec      	b.n	80015a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011ce:	4b53      	ldr	r3, [pc, #332]	@ (800131c <HAL_RCC_OscConfig+0x26c>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d1f0      	bne.n	80011bc <HAL_RCC_OscConfig+0x10c>
 80011da:	e000      	b.n	80011de <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f003 0302 	and.w	r3, r3, #2
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d063      	beq.n	80012b2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80011ea:	4b4c      	ldr	r3, [pc, #304]	@ (800131c <HAL_RCC_OscConfig+0x26c>)
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	f003 030c 	and.w	r3, r3, #12
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d00b      	beq.n	800120e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80011f6:	4b49      	ldr	r3, [pc, #292]	@ (800131c <HAL_RCC_OscConfig+0x26c>)
 80011f8:	685b      	ldr	r3, [r3, #4]
 80011fa:	f003 030c 	and.w	r3, r3, #12
 80011fe:	2b08      	cmp	r3, #8
 8001200:	d11c      	bne.n	800123c <HAL_RCC_OscConfig+0x18c>
 8001202:	4b46      	ldr	r3, [pc, #280]	@ (800131c <HAL_RCC_OscConfig+0x26c>)
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800120a:	2b00      	cmp	r3, #0
 800120c:	d116      	bne.n	800123c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800120e:	4b43      	ldr	r3, [pc, #268]	@ (800131c <HAL_RCC_OscConfig+0x26c>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f003 0302 	and.w	r3, r3, #2
 8001216:	2b00      	cmp	r3, #0
 8001218:	d005      	beq.n	8001226 <HAL_RCC_OscConfig+0x176>
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	691b      	ldr	r3, [r3, #16]
 800121e:	2b01      	cmp	r3, #1
 8001220:	d001      	beq.n	8001226 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001222:	2301      	movs	r3, #1
 8001224:	e1c0      	b.n	80015a8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001226:	4b3d      	ldr	r3, [pc, #244]	@ (800131c <HAL_RCC_OscConfig+0x26c>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	695b      	ldr	r3, [r3, #20]
 8001232:	00db      	lsls	r3, r3, #3
 8001234:	4939      	ldr	r1, [pc, #228]	@ (800131c <HAL_RCC_OscConfig+0x26c>)
 8001236:	4313      	orrs	r3, r2
 8001238:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800123a:	e03a      	b.n	80012b2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	691b      	ldr	r3, [r3, #16]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d020      	beq.n	8001286 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001244:	4b36      	ldr	r3, [pc, #216]	@ (8001320 <HAL_RCC_OscConfig+0x270>)
 8001246:	2201      	movs	r2, #1
 8001248:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800124a:	f7ff fb69 	bl	8000920 <HAL_GetTick>
 800124e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001250:	e008      	b.n	8001264 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001252:	f7ff fb65 	bl	8000920 <HAL_GetTick>
 8001256:	4602      	mov	r2, r0
 8001258:	693b      	ldr	r3, [r7, #16]
 800125a:	1ad3      	subs	r3, r2, r3
 800125c:	2b02      	cmp	r3, #2
 800125e:	d901      	bls.n	8001264 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001260:	2303      	movs	r3, #3
 8001262:	e1a1      	b.n	80015a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001264:	4b2d      	ldr	r3, [pc, #180]	@ (800131c <HAL_RCC_OscConfig+0x26c>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f003 0302 	and.w	r3, r3, #2
 800126c:	2b00      	cmp	r3, #0
 800126e:	d0f0      	beq.n	8001252 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001270:	4b2a      	ldr	r3, [pc, #168]	@ (800131c <HAL_RCC_OscConfig+0x26c>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	695b      	ldr	r3, [r3, #20]
 800127c:	00db      	lsls	r3, r3, #3
 800127e:	4927      	ldr	r1, [pc, #156]	@ (800131c <HAL_RCC_OscConfig+0x26c>)
 8001280:	4313      	orrs	r3, r2
 8001282:	600b      	str	r3, [r1, #0]
 8001284:	e015      	b.n	80012b2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001286:	4b26      	ldr	r3, [pc, #152]	@ (8001320 <HAL_RCC_OscConfig+0x270>)
 8001288:	2200      	movs	r2, #0
 800128a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800128c:	f7ff fb48 	bl	8000920 <HAL_GetTick>
 8001290:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001292:	e008      	b.n	80012a6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001294:	f7ff fb44 	bl	8000920 <HAL_GetTick>
 8001298:	4602      	mov	r2, r0
 800129a:	693b      	ldr	r3, [r7, #16]
 800129c:	1ad3      	subs	r3, r2, r3
 800129e:	2b02      	cmp	r3, #2
 80012a0:	d901      	bls.n	80012a6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80012a2:	2303      	movs	r3, #3
 80012a4:	e180      	b.n	80015a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012a6:	4b1d      	ldr	r3, [pc, #116]	@ (800131c <HAL_RCC_OscConfig+0x26c>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f003 0302 	and.w	r3, r3, #2
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d1f0      	bne.n	8001294 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f003 0308 	and.w	r3, r3, #8
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d03a      	beq.n	8001334 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	699b      	ldr	r3, [r3, #24]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d019      	beq.n	80012fa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80012c6:	4b17      	ldr	r3, [pc, #92]	@ (8001324 <HAL_RCC_OscConfig+0x274>)
 80012c8:	2201      	movs	r2, #1
 80012ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012cc:	f7ff fb28 	bl	8000920 <HAL_GetTick>
 80012d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012d2:	e008      	b.n	80012e6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012d4:	f7ff fb24 	bl	8000920 <HAL_GetTick>
 80012d8:	4602      	mov	r2, r0
 80012da:	693b      	ldr	r3, [r7, #16]
 80012dc:	1ad3      	subs	r3, r2, r3
 80012de:	2b02      	cmp	r3, #2
 80012e0:	d901      	bls.n	80012e6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80012e2:	2303      	movs	r3, #3
 80012e4:	e160      	b.n	80015a8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012e6:	4b0d      	ldr	r3, [pc, #52]	@ (800131c <HAL_RCC_OscConfig+0x26c>)
 80012e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012ea:	f003 0302 	and.w	r3, r3, #2
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d0f0      	beq.n	80012d4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80012f2:	2001      	movs	r0, #1
 80012f4:	f000 fafe 	bl	80018f4 <RCC_Delay>
 80012f8:	e01c      	b.n	8001334 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001324 <HAL_RCC_OscConfig+0x274>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001300:	f7ff fb0e 	bl	8000920 <HAL_GetTick>
 8001304:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001306:	e00f      	b.n	8001328 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001308:	f7ff fb0a 	bl	8000920 <HAL_GetTick>
 800130c:	4602      	mov	r2, r0
 800130e:	693b      	ldr	r3, [r7, #16]
 8001310:	1ad3      	subs	r3, r2, r3
 8001312:	2b02      	cmp	r3, #2
 8001314:	d908      	bls.n	8001328 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001316:	2303      	movs	r3, #3
 8001318:	e146      	b.n	80015a8 <HAL_RCC_OscConfig+0x4f8>
 800131a:	bf00      	nop
 800131c:	40021000 	.word	0x40021000
 8001320:	42420000 	.word	0x42420000
 8001324:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001328:	4b92      	ldr	r3, [pc, #584]	@ (8001574 <HAL_RCC_OscConfig+0x4c4>)
 800132a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800132c:	f003 0302 	and.w	r3, r3, #2
 8001330:	2b00      	cmp	r3, #0
 8001332:	d1e9      	bne.n	8001308 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	f003 0304 	and.w	r3, r3, #4
 800133c:	2b00      	cmp	r3, #0
 800133e:	f000 80a6 	beq.w	800148e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001342:	2300      	movs	r3, #0
 8001344:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001346:	4b8b      	ldr	r3, [pc, #556]	@ (8001574 <HAL_RCC_OscConfig+0x4c4>)
 8001348:	69db      	ldr	r3, [r3, #28]
 800134a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800134e:	2b00      	cmp	r3, #0
 8001350:	d10d      	bne.n	800136e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001352:	4b88      	ldr	r3, [pc, #544]	@ (8001574 <HAL_RCC_OscConfig+0x4c4>)
 8001354:	69db      	ldr	r3, [r3, #28]
 8001356:	4a87      	ldr	r2, [pc, #540]	@ (8001574 <HAL_RCC_OscConfig+0x4c4>)
 8001358:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800135c:	61d3      	str	r3, [r2, #28]
 800135e:	4b85      	ldr	r3, [pc, #532]	@ (8001574 <HAL_RCC_OscConfig+0x4c4>)
 8001360:	69db      	ldr	r3, [r3, #28]
 8001362:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001366:	60bb      	str	r3, [r7, #8]
 8001368:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800136a:	2301      	movs	r3, #1
 800136c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800136e:	4b82      	ldr	r3, [pc, #520]	@ (8001578 <HAL_RCC_OscConfig+0x4c8>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001376:	2b00      	cmp	r3, #0
 8001378:	d118      	bne.n	80013ac <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800137a:	4b7f      	ldr	r3, [pc, #508]	@ (8001578 <HAL_RCC_OscConfig+0x4c8>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4a7e      	ldr	r2, [pc, #504]	@ (8001578 <HAL_RCC_OscConfig+0x4c8>)
 8001380:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001384:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001386:	f7ff facb 	bl	8000920 <HAL_GetTick>
 800138a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800138c:	e008      	b.n	80013a0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800138e:	f7ff fac7 	bl	8000920 <HAL_GetTick>
 8001392:	4602      	mov	r2, r0
 8001394:	693b      	ldr	r3, [r7, #16]
 8001396:	1ad3      	subs	r3, r2, r3
 8001398:	2b64      	cmp	r3, #100	@ 0x64
 800139a:	d901      	bls.n	80013a0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800139c:	2303      	movs	r3, #3
 800139e:	e103      	b.n	80015a8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013a0:	4b75      	ldr	r3, [pc, #468]	@ (8001578 <HAL_RCC_OscConfig+0x4c8>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d0f0      	beq.n	800138e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	68db      	ldr	r3, [r3, #12]
 80013b0:	2b01      	cmp	r3, #1
 80013b2:	d106      	bne.n	80013c2 <HAL_RCC_OscConfig+0x312>
 80013b4:	4b6f      	ldr	r3, [pc, #444]	@ (8001574 <HAL_RCC_OscConfig+0x4c4>)
 80013b6:	6a1b      	ldr	r3, [r3, #32]
 80013b8:	4a6e      	ldr	r2, [pc, #440]	@ (8001574 <HAL_RCC_OscConfig+0x4c4>)
 80013ba:	f043 0301 	orr.w	r3, r3, #1
 80013be:	6213      	str	r3, [r2, #32]
 80013c0:	e02d      	b.n	800141e <HAL_RCC_OscConfig+0x36e>
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	68db      	ldr	r3, [r3, #12]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d10c      	bne.n	80013e4 <HAL_RCC_OscConfig+0x334>
 80013ca:	4b6a      	ldr	r3, [pc, #424]	@ (8001574 <HAL_RCC_OscConfig+0x4c4>)
 80013cc:	6a1b      	ldr	r3, [r3, #32]
 80013ce:	4a69      	ldr	r2, [pc, #420]	@ (8001574 <HAL_RCC_OscConfig+0x4c4>)
 80013d0:	f023 0301 	bic.w	r3, r3, #1
 80013d4:	6213      	str	r3, [r2, #32]
 80013d6:	4b67      	ldr	r3, [pc, #412]	@ (8001574 <HAL_RCC_OscConfig+0x4c4>)
 80013d8:	6a1b      	ldr	r3, [r3, #32]
 80013da:	4a66      	ldr	r2, [pc, #408]	@ (8001574 <HAL_RCC_OscConfig+0x4c4>)
 80013dc:	f023 0304 	bic.w	r3, r3, #4
 80013e0:	6213      	str	r3, [r2, #32]
 80013e2:	e01c      	b.n	800141e <HAL_RCC_OscConfig+0x36e>
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	68db      	ldr	r3, [r3, #12]
 80013e8:	2b05      	cmp	r3, #5
 80013ea:	d10c      	bne.n	8001406 <HAL_RCC_OscConfig+0x356>
 80013ec:	4b61      	ldr	r3, [pc, #388]	@ (8001574 <HAL_RCC_OscConfig+0x4c4>)
 80013ee:	6a1b      	ldr	r3, [r3, #32]
 80013f0:	4a60      	ldr	r2, [pc, #384]	@ (8001574 <HAL_RCC_OscConfig+0x4c4>)
 80013f2:	f043 0304 	orr.w	r3, r3, #4
 80013f6:	6213      	str	r3, [r2, #32]
 80013f8:	4b5e      	ldr	r3, [pc, #376]	@ (8001574 <HAL_RCC_OscConfig+0x4c4>)
 80013fa:	6a1b      	ldr	r3, [r3, #32]
 80013fc:	4a5d      	ldr	r2, [pc, #372]	@ (8001574 <HAL_RCC_OscConfig+0x4c4>)
 80013fe:	f043 0301 	orr.w	r3, r3, #1
 8001402:	6213      	str	r3, [r2, #32]
 8001404:	e00b      	b.n	800141e <HAL_RCC_OscConfig+0x36e>
 8001406:	4b5b      	ldr	r3, [pc, #364]	@ (8001574 <HAL_RCC_OscConfig+0x4c4>)
 8001408:	6a1b      	ldr	r3, [r3, #32]
 800140a:	4a5a      	ldr	r2, [pc, #360]	@ (8001574 <HAL_RCC_OscConfig+0x4c4>)
 800140c:	f023 0301 	bic.w	r3, r3, #1
 8001410:	6213      	str	r3, [r2, #32]
 8001412:	4b58      	ldr	r3, [pc, #352]	@ (8001574 <HAL_RCC_OscConfig+0x4c4>)
 8001414:	6a1b      	ldr	r3, [r3, #32]
 8001416:	4a57      	ldr	r2, [pc, #348]	@ (8001574 <HAL_RCC_OscConfig+0x4c4>)
 8001418:	f023 0304 	bic.w	r3, r3, #4
 800141c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	68db      	ldr	r3, [r3, #12]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d015      	beq.n	8001452 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001426:	f7ff fa7b 	bl	8000920 <HAL_GetTick>
 800142a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800142c:	e00a      	b.n	8001444 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800142e:	f7ff fa77 	bl	8000920 <HAL_GetTick>
 8001432:	4602      	mov	r2, r0
 8001434:	693b      	ldr	r3, [r7, #16]
 8001436:	1ad3      	subs	r3, r2, r3
 8001438:	f241 3288 	movw	r2, #5000	@ 0x1388
 800143c:	4293      	cmp	r3, r2
 800143e:	d901      	bls.n	8001444 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001440:	2303      	movs	r3, #3
 8001442:	e0b1      	b.n	80015a8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001444:	4b4b      	ldr	r3, [pc, #300]	@ (8001574 <HAL_RCC_OscConfig+0x4c4>)
 8001446:	6a1b      	ldr	r3, [r3, #32]
 8001448:	f003 0302 	and.w	r3, r3, #2
 800144c:	2b00      	cmp	r3, #0
 800144e:	d0ee      	beq.n	800142e <HAL_RCC_OscConfig+0x37e>
 8001450:	e014      	b.n	800147c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001452:	f7ff fa65 	bl	8000920 <HAL_GetTick>
 8001456:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001458:	e00a      	b.n	8001470 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800145a:	f7ff fa61 	bl	8000920 <HAL_GetTick>
 800145e:	4602      	mov	r2, r0
 8001460:	693b      	ldr	r3, [r7, #16]
 8001462:	1ad3      	subs	r3, r2, r3
 8001464:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001468:	4293      	cmp	r3, r2
 800146a:	d901      	bls.n	8001470 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800146c:	2303      	movs	r3, #3
 800146e:	e09b      	b.n	80015a8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001470:	4b40      	ldr	r3, [pc, #256]	@ (8001574 <HAL_RCC_OscConfig+0x4c4>)
 8001472:	6a1b      	ldr	r3, [r3, #32]
 8001474:	f003 0302 	and.w	r3, r3, #2
 8001478:	2b00      	cmp	r3, #0
 800147a:	d1ee      	bne.n	800145a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800147c:	7dfb      	ldrb	r3, [r7, #23]
 800147e:	2b01      	cmp	r3, #1
 8001480:	d105      	bne.n	800148e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001482:	4b3c      	ldr	r3, [pc, #240]	@ (8001574 <HAL_RCC_OscConfig+0x4c4>)
 8001484:	69db      	ldr	r3, [r3, #28]
 8001486:	4a3b      	ldr	r2, [pc, #236]	@ (8001574 <HAL_RCC_OscConfig+0x4c4>)
 8001488:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800148c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	69db      	ldr	r3, [r3, #28]
 8001492:	2b00      	cmp	r3, #0
 8001494:	f000 8087 	beq.w	80015a6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001498:	4b36      	ldr	r3, [pc, #216]	@ (8001574 <HAL_RCC_OscConfig+0x4c4>)
 800149a:	685b      	ldr	r3, [r3, #4]
 800149c:	f003 030c 	and.w	r3, r3, #12
 80014a0:	2b08      	cmp	r3, #8
 80014a2:	d061      	beq.n	8001568 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	69db      	ldr	r3, [r3, #28]
 80014a8:	2b02      	cmp	r3, #2
 80014aa:	d146      	bne.n	800153a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014ac:	4b33      	ldr	r3, [pc, #204]	@ (800157c <HAL_RCC_OscConfig+0x4cc>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014b2:	f7ff fa35 	bl	8000920 <HAL_GetTick>
 80014b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014b8:	e008      	b.n	80014cc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014ba:	f7ff fa31 	bl	8000920 <HAL_GetTick>
 80014be:	4602      	mov	r2, r0
 80014c0:	693b      	ldr	r3, [r7, #16]
 80014c2:	1ad3      	subs	r3, r2, r3
 80014c4:	2b02      	cmp	r3, #2
 80014c6:	d901      	bls.n	80014cc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80014c8:	2303      	movs	r3, #3
 80014ca:	e06d      	b.n	80015a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014cc:	4b29      	ldr	r3, [pc, #164]	@ (8001574 <HAL_RCC_OscConfig+0x4c4>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d1f0      	bne.n	80014ba <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	6a1b      	ldr	r3, [r3, #32]
 80014dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80014e0:	d108      	bne.n	80014f4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80014e2:	4b24      	ldr	r3, [pc, #144]	@ (8001574 <HAL_RCC_OscConfig+0x4c4>)
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	689b      	ldr	r3, [r3, #8]
 80014ee:	4921      	ldr	r1, [pc, #132]	@ (8001574 <HAL_RCC_OscConfig+0x4c4>)
 80014f0:	4313      	orrs	r3, r2
 80014f2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80014f4:	4b1f      	ldr	r3, [pc, #124]	@ (8001574 <HAL_RCC_OscConfig+0x4c4>)
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	6a19      	ldr	r1, [r3, #32]
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001504:	430b      	orrs	r3, r1
 8001506:	491b      	ldr	r1, [pc, #108]	@ (8001574 <HAL_RCC_OscConfig+0x4c4>)
 8001508:	4313      	orrs	r3, r2
 800150a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800150c:	4b1b      	ldr	r3, [pc, #108]	@ (800157c <HAL_RCC_OscConfig+0x4cc>)
 800150e:	2201      	movs	r2, #1
 8001510:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001512:	f7ff fa05 	bl	8000920 <HAL_GetTick>
 8001516:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001518:	e008      	b.n	800152c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800151a:	f7ff fa01 	bl	8000920 <HAL_GetTick>
 800151e:	4602      	mov	r2, r0
 8001520:	693b      	ldr	r3, [r7, #16]
 8001522:	1ad3      	subs	r3, r2, r3
 8001524:	2b02      	cmp	r3, #2
 8001526:	d901      	bls.n	800152c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001528:	2303      	movs	r3, #3
 800152a:	e03d      	b.n	80015a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800152c:	4b11      	ldr	r3, [pc, #68]	@ (8001574 <HAL_RCC_OscConfig+0x4c4>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001534:	2b00      	cmp	r3, #0
 8001536:	d0f0      	beq.n	800151a <HAL_RCC_OscConfig+0x46a>
 8001538:	e035      	b.n	80015a6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800153a:	4b10      	ldr	r3, [pc, #64]	@ (800157c <HAL_RCC_OscConfig+0x4cc>)
 800153c:	2200      	movs	r2, #0
 800153e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001540:	f7ff f9ee 	bl	8000920 <HAL_GetTick>
 8001544:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001546:	e008      	b.n	800155a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001548:	f7ff f9ea 	bl	8000920 <HAL_GetTick>
 800154c:	4602      	mov	r2, r0
 800154e:	693b      	ldr	r3, [r7, #16]
 8001550:	1ad3      	subs	r3, r2, r3
 8001552:	2b02      	cmp	r3, #2
 8001554:	d901      	bls.n	800155a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001556:	2303      	movs	r3, #3
 8001558:	e026      	b.n	80015a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800155a:	4b06      	ldr	r3, [pc, #24]	@ (8001574 <HAL_RCC_OscConfig+0x4c4>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001562:	2b00      	cmp	r3, #0
 8001564:	d1f0      	bne.n	8001548 <HAL_RCC_OscConfig+0x498>
 8001566:	e01e      	b.n	80015a6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	69db      	ldr	r3, [r3, #28]
 800156c:	2b01      	cmp	r3, #1
 800156e:	d107      	bne.n	8001580 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001570:	2301      	movs	r3, #1
 8001572:	e019      	b.n	80015a8 <HAL_RCC_OscConfig+0x4f8>
 8001574:	40021000 	.word	0x40021000
 8001578:	40007000 	.word	0x40007000
 800157c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001580:	4b0b      	ldr	r3, [pc, #44]	@ (80015b0 <HAL_RCC_OscConfig+0x500>)
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6a1b      	ldr	r3, [r3, #32]
 8001590:	429a      	cmp	r2, r3
 8001592:	d106      	bne.n	80015a2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800159e:	429a      	cmp	r2, r3
 80015a0:	d001      	beq.n	80015a6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80015a2:	2301      	movs	r3, #1
 80015a4:	e000      	b.n	80015a8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80015a6:	2300      	movs	r3, #0
}
 80015a8:	4618      	mov	r0, r3
 80015aa:	3718      	adds	r7, #24
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	40021000 	.word	0x40021000

080015b4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b084      	sub	sp, #16
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
 80015bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d101      	bne.n	80015c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80015c4:	2301      	movs	r3, #1
 80015c6:	e0d0      	b.n	800176a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80015c8:	4b6a      	ldr	r3, [pc, #424]	@ (8001774 <HAL_RCC_ClockConfig+0x1c0>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f003 0307 	and.w	r3, r3, #7
 80015d0:	683a      	ldr	r2, [r7, #0]
 80015d2:	429a      	cmp	r2, r3
 80015d4:	d910      	bls.n	80015f8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015d6:	4b67      	ldr	r3, [pc, #412]	@ (8001774 <HAL_RCC_ClockConfig+0x1c0>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f023 0207 	bic.w	r2, r3, #7
 80015de:	4965      	ldr	r1, [pc, #404]	@ (8001774 <HAL_RCC_ClockConfig+0x1c0>)
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	4313      	orrs	r3, r2
 80015e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80015e6:	4b63      	ldr	r3, [pc, #396]	@ (8001774 <HAL_RCC_ClockConfig+0x1c0>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f003 0307 	and.w	r3, r3, #7
 80015ee:	683a      	ldr	r2, [r7, #0]
 80015f0:	429a      	cmp	r2, r3
 80015f2:	d001      	beq.n	80015f8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80015f4:	2301      	movs	r3, #1
 80015f6:	e0b8      	b.n	800176a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f003 0302 	and.w	r3, r3, #2
 8001600:	2b00      	cmp	r3, #0
 8001602:	d020      	beq.n	8001646 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f003 0304 	and.w	r3, r3, #4
 800160c:	2b00      	cmp	r3, #0
 800160e:	d005      	beq.n	800161c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001610:	4b59      	ldr	r3, [pc, #356]	@ (8001778 <HAL_RCC_ClockConfig+0x1c4>)
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	4a58      	ldr	r2, [pc, #352]	@ (8001778 <HAL_RCC_ClockConfig+0x1c4>)
 8001616:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800161a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f003 0308 	and.w	r3, r3, #8
 8001624:	2b00      	cmp	r3, #0
 8001626:	d005      	beq.n	8001634 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001628:	4b53      	ldr	r3, [pc, #332]	@ (8001778 <HAL_RCC_ClockConfig+0x1c4>)
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	4a52      	ldr	r2, [pc, #328]	@ (8001778 <HAL_RCC_ClockConfig+0x1c4>)
 800162e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001632:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001634:	4b50      	ldr	r3, [pc, #320]	@ (8001778 <HAL_RCC_ClockConfig+0x1c4>)
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	689b      	ldr	r3, [r3, #8]
 8001640:	494d      	ldr	r1, [pc, #308]	@ (8001778 <HAL_RCC_ClockConfig+0x1c4>)
 8001642:	4313      	orrs	r3, r2
 8001644:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f003 0301 	and.w	r3, r3, #1
 800164e:	2b00      	cmp	r3, #0
 8001650:	d040      	beq.n	80016d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	2b01      	cmp	r3, #1
 8001658:	d107      	bne.n	800166a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800165a:	4b47      	ldr	r3, [pc, #284]	@ (8001778 <HAL_RCC_ClockConfig+0x1c4>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001662:	2b00      	cmp	r3, #0
 8001664:	d115      	bne.n	8001692 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001666:	2301      	movs	r3, #1
 8001668:	e07f      	b.n	800176a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	2b02      	cmp	r3, #2
 8001670:	d107      	bne.n	8001682 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001672:	4b41      	ldr	r3, [pc, #260]	@ (8001778 <HAL_RCC_ClockConfig+0x1c4>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800167a:	2b00      	cmp	r3, #0
 800167c:	d109      	bne.n	8001692 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800167e:	2301      	movs	r3, #1
 8001680:	e073      	b.n	800176a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001682:	4b3d      	ldr	r3, [pc, #244]	@ (8001778 <HAL_RCC_ClockConfig+0x1c4>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f003 0302 	and.w	r3, r3, #2
 800168a:	2b00      	cmp	r3, #0
 800168c:	d101      	bne.n	8001692 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800168e:	2301      	movs	r3, #1
 8001690:	e06b      	b.n	800176a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001692:	4b39      	ldr	r3, [pc, #228]	@ (8001778 <HAL_RCC_ClockConfig+0x1c4>)
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	f023 0203 	bic.w	r2, r3, #3
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	4936      	ldr	r1, [pc, #216]	@ (8001778 <HAL_RCC_ClockConfig+0x1c4>)
 80016a0:	4313      	orrs	r3, r2
 80016a2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80016a4:	f7ff f93c 	bl	8000920 <HAL_GetTick>
 80016a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016aa:	e00a      	b.n	80016c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016ac:	f7ff f938 	bl	8000920 <HAL_GetTick>
 80016b0:	4602      	mov	r2, r0
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	1ad3      	subs	r3, r2, r3
 80016b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d901      	bls.n	80016c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80016be:	2303      	movs	r3, #3
 80016c0:	e053      	b.n	800176a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016c2:	4b2d      	ldr	r3, [pc, #180]	@ (8001778 <HAL_RCC_ClockConfig+0x1c4>)
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	f003 020c 	and.w	r2, r3, #12
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	009b      	lsls	r3, r3, #2
 80016d0:	429a      	cmp	r2, r3
 80016d2:	d1eb      	bne.n	80016ac <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80016d4:	4b27      	ldr	r3, [pc, #156]	@ (8001774 <HAL_RCC_ClockConfig+0x1c0>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f003 0307 	and.w	r3, r3, #7
 80016dc:	683a      	ldr	r2, [r7, #0]
 80016de:	429a      	cmp	r2, r3
 80016e0:	d210      	bcs.n	8001704 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016e2:	4b24      	ldr	r3, [pc, #144]	@ (8001774 <HAL_RCC_ClockConfig+0x1c0>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f023 0207 	bic.w	r2, r3, #7
 80016ea:	4922      	ldr	r1, [pc, #136]	@ (8001774 <HAL_RCC_ClockConfig+0x1c0>)
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	4313      	orrs	r3, r2
 80016f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016f2:	4b20      	ldr	r3, [pc, #128]	@ (8001774 <HAL_RCC_ClockConfig+0x1c0>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f003 0307 	and.w	r3, r3, #7
 80016fa:	683a      	ldr	r2, [r7, #0]
 80016fc:	429a      	cmp	r2, r3
 80016fe:	d001      	beq.n	8001704 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001700:	2301      	movs	r3, #1
 8001702:	e032      	b.n	800176a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f003 0304 	and.w	r3, r3, #4
 800170c:	2b00      	cmp	r3, #0
 800170e:	d008      	beq.n	8001722 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001710:	4b19      	ldr	r3, [pc, #100]	@ (8001778 <HAL_RCC_ClockConfig+0x1c4>)
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	68db      	ldr	r3, [r3, #12]
 800171c:	4916      	ldr	r1, [pc, #88]	@ (8001778 <HAL_RCC_ClockConfig+0x1c4>)
 800171e:	4313      	orrs	r3, r2
 8001720:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f003 0308 	and.w	r3, r3, #8
 800172a:	2b00      	cmp	r3, #0
 800172c:	d009      	beq.n	8001742 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800172e:	4b12      	ldr	r3, [pc, #72]	@ (8001778 <HAL_RCC_ClockConfig+0x1c4>)
 8001730:	685b      	ldr	r3, [r3, #4]
 8001732:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	691b      	ldr	r3, [r3, #16]
 800173a:	00db      	lsls	r3, r3, #3
 800173c:	490e      	ldr	r1, [pc, #56]	@ (8001778 <HAL_RCC_ClockConfig+0x1c4>)
 800173e:	4313      	orrs	r3, r2
 8001740:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001742:	f000 f821 	bl	8001788 <HAL_RCC_GetSysClockFreq>
 8001746:	4602      	mov	r2, r0
 8001748:	4b0b      	ldr	r3, [pc, #44]	@ (8001778 <HAL_RCC_ClockConfig+0x1c4>)
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	091b      	lsrs	r3, r3, #4
 800174e:	f003 030f 	and.w	r3, r3, #15
 8001752:	490a      	ldr	r1, [pc, #40]	@ (800177c <HAL_RCC_ClockConfig+0x1c8>)
 8001754:	5ccb      	ldrb	r3, [r1, r3]
 8001756:	fa22 f303 	lsr.w	r3, r2, r3
 800175a:	4a09      	ldr	r2, [pc, #36]	@ (8001780 <HAL_RCC_ClockConfig+0x1cc>)
 800175c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800175e:	4b09      	ldr	r3, [pc, #36]	@ (8001784 <HAL_RCC_ClockConfig+0x1d0>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	4618      	mov	r0, r3
 8001764:	f7fe ff5a 	bl	800061c <HAL_InitTick>

  return HAL_OK;
 8001768:	2300      	movs	r3, #0
}
 800176a:	4618      	mov	r0, r3
 800176c:	3710      	adds	r7, #16
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	40022000 	.word	0x40022000
 8001778:	40021000 	.word	0x40021000
 800177c:	080036b8 	.word	0x080036b8
 8001780:	20000000 	.word	0x20000000
 8001784:	20000004 	.word	0x20000004

08001788 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001788:	b480      	push	{r7}
 800178a:	b087      	sub	sp, #28
 800178c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800178e:	2300      	movs	r3, #0
 8001790:	60fb      	str	r3, [r7, #12]
 8001792:	2300      	movs	r3, #0
 8001794:	60bb      	str	r3, [r7, #8]
 8001796:	2300      	movs	r3, #0
 8001798:	617b      	str	r3, [r7, #20]
 800179a:	2300      	movs	r3, #0
 800179c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800179e:	2300      	movs	r3, #0
 80017a0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80017a2:	4b1e      	ldr	r3, [pc, #120]	@ (800181c <HAL_RCC_GetSysClockFreq+0x94>)
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	f003 030c 	and.w	r3, r3, #12
 80017ae:	2b04      	cmp	r3, #4
 80017b0:	d002      	beq.n	80017b8 <HAL_RCC_GetSysClockFreq+0x30>
 80017b2:	2b08      	cmp	r3, #8
 80017b4:	d003      	beq.n	80017be <HAL_RCC_GetSysClockFreq+0x36>
 80017b6:	e027      	b.n	8001808 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80017b8:	4b19      	ldr	r3, [pc, #100]	@ (8001820 <HAL_RCC_GetSysClockFreq+0x98>)
 80017ba:	613b      	str	r3, [r7, #16]
      break;
 80017bc:	e027      	b.n	800180e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	0c9b      	lsrs	r3, r3, #18
 80017c2:	f003 030f 	and.w	r3, r3, #15
 80017c6:	4a17      	ldr	r2, [pc, #92]	@ (8001824 <HAL_RCC_GetSysClockFreq+0x9c>)
 80017c8:	5cd3      	ldrb	r3, [r2, r3]
 80017ca:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d010      	beq.n	80017f8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80017d6:	4b11      	ldr	r3, [pc, #68]	@ (800181c <HAL_RCC_GetSysClockFreq+0x94>)
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	0c5b      	lsrs	r3, r3, #17
 80017dc:	f003 0301 	and.w	r3, r3, #1
 80017e0:	4a11      	ldr	r2, [pc, #68]	@ (8001828 <HAL_RCC_GetSysClockFreq+0xa0>)
 80017e2:	5cd3      	ldrb	r3, [r2, r3]
 80017e4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	4a0d      	ldr	r2, [pc, #52]	@ (8001820 <HAL_RCC_GetSysClockFreq+0x98>)
 80017ea:	fb03 f202 	mul.w	r2, r3, r2
 80017ee:	68bb      	ldr	r3, [r7, #8]
 80017f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80017f4:	617b      	str	r3, [r7, #20]
 80017f6:	e004      	b.n	8001802 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	4a0c      	ldr	r2, [pc, #48]	@ (800182c <HAL_RCC_GetSysClockFreq+0xa4>)
 80017fc:	fb02 f303 	mul.w	r3, r2, r3
 8001800:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001802:	697b      	ldr	r3, [r7, #20]
 8001804:	613b      	str	r3, [r7, #16]
      break;
 8001806:	e002      	b.n	800180e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001808:	4b05      	ldr	r3, [pc, #20]	@ (8001820 <HAL_RCC_GetSysClockFreq+0x98>)
 800180a:	613b      	str	r3, [r7, #16]
      break;
 800180c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800180e:	693b      	ldr	r3, [r7, #16]
}
 8001810:	4618      	mov	r0, r3
 8001812:	371c      	adds	r7, #28
 8001814:	46bd      	mov	sp, r7
 8001816:	bc80      	pop	{r7}
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	40021000 	.word	0x40021000
 8001820:	007a1200 	.word	0x007a1200
 8001824:	080036d0 	.word	0x080036d0
 8001828:	080036e0 	.word	0x080036e0
 800182c:	003d0900 	.word	0x003d0900

08001830 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001834:	4b02      	ldr	r3, [pc, #8]	@ (8001840 <HAL_RCC_GetHCLKFreq+0x10>)
 8001836:	681b      	ldr	r3, [r3, #0]
}
 8001838:	4618      	mov	r0, r3
 800183a:	46bd      	mov	sp, r7
 800183c:	bc80      	pop	{r7}
 800183e:	4770      	bx	lr
 8001840:	20000000 	.word	0x20000000

08001844 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001848:	f7ff fff2 	bl	8001830 <HAL_RCC_GetHCLKFreq>
 800184c:	4602      	mov	r2, r0
 800184e:	4b05      	ldr	r3, [pc, #20]	@ (8001864 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	0a1b      	lsrs	r3, r3, #8
 8001854:	f003 0307 	and.w	r3, r3, #7
 8001858:	4903      	ldr	r1, [pc, #12]	@ (8001868 <HAL_RCC_GetPCLK1Freq+0x24>)
 800185a:	5ccb      	ldrb	r3, [r1, r3]
 800185c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001860:	4618      	mov	r0, r3
 8001862:	bd80      	pop	{r7, pc}
 8001864:	40021000 	.word	0x40021000
 8001868:	080036c8 	.word	0x080036c8

0800186c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001870:	f7ff ffde 	bl	8001830 <HAL_RCC_GetHCLKFreq>
 8001874:	4602      	mov	r2, r0
 8001876:	4b05      	ldr	r3, [pc, #20]	@ (800188c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	0adb      	lsrs	r3, r3, #11
 800187c:	f003 0307 	and.w	r3, r3, #7
 8001880:	4903      	ldr	r1, [pc, #12]	@ (8001890 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001882:	5ccb      	ldrb	r3, [r1, r3]
 8001884:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001888:	4618      	mov	r0, r3
 800188a:	bd80      	pop	{r7, pc}
 800188c:	40021000 	.word	0x40021000
 8001890:	080036c8 	.word	0x080036c8

08001894 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001894:	b480      	push	{r7}
 8001896:	b083      	sub	sp, #12
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
 800189c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	220f      	movs	r2, #15
 80018a2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80018a4:	4b11      	ldr	r3, [pc, #68]	@ (80018ec <HAL_RCC_GetClockConfig+0x58>)
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	f003 0203 	and.w	r2, r3, #3
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80018b0:	4b0e      	ldr	r3, [pc, #56]	@ (80018ec <HAL_RCC_GetClockConfig+0x58>)
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80018bc:	4b0b      	ldr	r3, [pc, #44]	@ (80018ec <HAL_RCC_GetClockConfig+0x58>)
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80018c8:	4b08      	ldr	r3, [pc, #32]	@ (80018ec <HAL_RCC_GetClockConfig+0x58>)
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	08db      	lsrs	r3, r3, #3
 80018ce:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80018d6:	4b06      	ldr	r3, [pc, #24]	@ (80018f0 <HAL_RCC_GetClockConfig+0x5c>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f003 0207 	and.w	r2, r3, #7
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80018e2:	bf00      	nop
 80018e4:	370c      	adds	r7, #12
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bc80      	pop	{r7}
 80018ea:	4770      	bx	lr
 80018ec:	40021000 	.word	0x40021000
 80018f0:	40022000 	.word	0x40022000

080018f4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b085      	sub	sp, #20
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80018fc:	4b0a      	ldr	r3, [pc, #40]	@ (8001928 <RCC_Delay+0x34>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	4a0a      	ldr	r2, [pc, #40]	@ (800192c <RCC_Delay+0x38>)
 8001902:	fba2 2303 	umull	r2, r3, r2, r3
 8001906:	0a5b      	lsrs	r3, r3, #9
 8001908:	687a      	ldr	r2, [r7, #4]
 800190a:	fb02 f303 	mul.w	r3, r2, r3
 800190e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001910:	bf00      	nop
  }
  while (Delay --);
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	1e5a      	subs	r2, r3, #1
 8001916:	60fa      	str	r2, [r7, #12]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d1f9      	bne.n	8001910 <RCC_Delay+0x1c>
}
 800191c:	bf00      	nop
 800191e:	bf00      	nop
 8001920:	3714      	adds	r7, #20
 8001922:	46bd      	mov	sp, r7
 8001924:	bc80      	pop	{r7}
 8001926:	4770      	bx	lr
 8001928:	20000000 	.word	0x20000000
 800192c:	10624dd3 	.word	0x10624dd3

08001930 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d101      	bne.n	8001942 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800193e:	2301      	movs	r3, #1
 8001940:	e041      	b.n	80019c6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001948:	b2db      	uxtb	r3, r3
 800194a:	2b00      	cmp	r3, #0
 800194c:	d106      	bne.n	800195c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2200      	movs	r2, #0
 8001952:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001956:	6878      	ldr	r0, [r7, #4]
 8001958:	f000 f839 	bl	80019ce <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	2202      	movs	r2, #2
 8001960:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	3304      	adds	r3, #4
 800196c:	4619      	mov	r1, r3
 800196e:	4610      	mov	r0, r2
 8001970:	f000 f99c 	bl	8001cac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2201      	movs	r2, #1
 8001978:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	2201      	movs	r2, #1
 8001980:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2201      	movs	r2, #1
 8001988:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2201      	movs	r2, #1
 8001990:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2201      	movs	r2, #1
 8001998:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	2201      	movs	r2, #1
 80019a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	2201      	movs	r2, #1
 80019a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2201      	movs	r2, #1
 80019b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	2201      	movs	r2, #1
 80019b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	2201      	movs	r2, #1
 80019c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80019c4:	2300      	movs	r3, #0
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	3708      	adds	r7, #8
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}

080019ce <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80019ce:	b480      	push	{r7}
 80019d0:	b083      	sub	sp, #12
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80019d6:	bf00      	nop
 80019d8:	370c      	adds	r7, #12
 80019da:	46bd      	mov	sp, r7
 80019dc:	bc80      	pop	{r7}
 80019de:	4770      	bx	lr

080019e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80019e0:	b480      	push	{r7}
 80019e2:	b085      	sub	sp, #20
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80019ee:	b2db      	uxtb	r3, r3
 80019f0:	2b01      	cmp	r3, #1
 80019f2:	d001      	beq.n	80019f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80019f4:	2301      	movs	r3, #1
 80019f6:	e03a      	b.n	8001a6e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	2202      	movs	r2, #2
 80019fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	68da      	ldr	r2, [r3, #12]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f042 0201 	orr.w	r2, r2, #1
 8001a0e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4a18      	ldr	r2, [pc, #96]	@ (8001a78 <HAL_TIM_Base_Start_IT+0x98>)
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d00e      	beq.n	8001a38 <HAL_TIM_Base_Start_IT+0x58>
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a22:	d009      	beq.n	8001a38 <HAL_TIM_Base_Start_IT+0x58>
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a14      	ldr	r2, [pc, #80]	@ (8001a7c <HAL_TIM_Base_Start_IT+0x9c>)
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d004      	beq.n	8001a38 <HAL_TIM_Base_Start_IT+0x58>
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4a13      	ldr	r2, [pc, #76]	@ (8001a80 <HAL_TIM_Base_Start_IT+0xa0>)
 8001a34:	4293      	cmp	r3, r2
 8001a36:	d111      	bne.n	8001a5c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	689b      	ldr	r3, [r3, #8]
 8001a3e:	f003 0307 	and.w	r3, r3, #7
 8001a42:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	2b06      	cmp	r3, #6
 8001a48:	d010      	beq.n	8001a6c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	681a      	ldr	r2, [r3, #0]
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f042 0201 	orr.w	r2, r2, #1
 8001a58:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001a5a:	e007      	b.n	8001a6c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	681a      	ldr	r2, [r3, #0]
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f042 0201 	orr.w	r2, r2, #1
 8001a6a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001a6c:	2300      	movs	r3, #0
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	3714      	adds	r7, #20
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bc80      	pop	{r7}
 8001a76:	4770      	bx	lr
 8001a78:	40012c00 	.word	0x40012c00
 8001a7c:	40000400 	.word	0x40000400
 8001a80:	40000800 	.word	0x40000800

08001a84 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b084      	sub	sp, #16
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	68db      	ldr	r3, [r3, #12]
 8001a92:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	691b      	ldr	r3, [r3, #16]
 8001a9a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001a9c:	68bb      	ldr	r3, [r7, #8]
 8001a9e:	f003 0302 	and.w	r3, r3, #2
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d020      	beq.n	8001ae8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	f003 0302 	and.w	r3, r3, #2
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d01b      	beq.n	8001ae8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f06f 0202 	mvn.w	r2, #2
 8001ab8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2201      	movs	r2, #1
 8001abe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	699b      	ldr	r3, [r3, #24]
 8001ac6:	f003 0303 	and.w	r3, r3, #3
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d003      	beq.n	8001ad6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001ace:	6878      	ldr	r0, [r7, #4]
 8001ad0:	f000 f8d1 	bl	8001c76 <HAL_TIM_IC_CaptureCallback>
 8001ad4:	e005      	b.n	8001ae2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ad6:	6878      	ldr	r0, [r7, #4]
 8001ad8:	f000 f8c4 	bl	8001c64 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001adc:	6878      	ldr	r0, [r7, #4]
 8001ade:	f000 f8d3 	bl	8001c88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001ae8:	68bb      	ldr	r3, [r7, #8]
 8001aea:	f003 0304 	and.w	r3, r3, #4
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d020      	beq.n	8001b34 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	f003 0304 	and.w	r3, r3, #4
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d01b      	beq.n	8001b34 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f06f 0204 	mvn.w	r2, #4
 8001b04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	2202      	movs	r2, #2
 8001b0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	699b      	ldr	r3, [r3, #24]
 8001b12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d003      	beq.n	8001b22 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b1a:	6878      	ldr	r0, [r7, #4]
 8001b1c:	f000 f8ab 	bl	8001c76 <HAL_TIM_IC_CaptureCallback>
 8001b20:	e005      	b.n	8001b2e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b22:	6878      	ldr	r0, [r7, #4]
 8001b24:	f000 f89e 	bl	8001c64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b28:	6878      	ldr	r0, [r7, #4]
 8001b2a:	f000 f8ad 	bl	8001c88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2200      	movs	r2, #0
 8001b32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001b34:	68bb      	ldr	r3, [r7, #8]
 8001b36:	f003 0308 	and.w	r3, r3, #8
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d020      	beq.n	8001b80 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	f003 0308 	and.w	r3, r3, #8
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d01b      	beq.n	8001b80 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f06f 0208 	mvn.w	r2, #8
 8001b50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2204      	movs	r2, #4
 8001b56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	69db      	ldr	r3, [r3, #28]
 8001b5e:	f003 0303 	and.w	r3, r3, #3
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d003      	beq.n	8001b6e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b66:	6878      	ldr	r0, [r7, #4]
 8001b68:	f000 f885 	bl	8001c76 <HAL_TIM_IC_CaptureCallback>
 8001b6c:	e005      	b.n	8001b7a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b6e:	6878      	ldr	r0, [r7, #4]
 8001b70:	f000 f878 	bl	8001c64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b74:	6878      	ldr	r0, [r7, #4]
 8001b76:	f000 f887 	bl	8001c88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001b80:	68bb      	ldr	r3, [r7, #8]
 8001b82:	f003 0310 	and.w	r3, r3, #16
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d020      	beq.n	8001bcc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	f003 0310 	and.w	r3, r3, #16
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d01b      	beq.n	8001bcc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f06f 0210 	mvn.w	r2, #16
 8001b9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2208      	movs	r2, #8
 8001ba2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	69db      	ldr	r3, [r3, #28]
 8001baa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d003      	beq.n	8001bba <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001bb2:	6878      	ldr	r0, [r7, #4]
 8001bb4:	f000 f85f 	bl	8001c76 <HAL_TIM_IC_CaptureCallback>
 8001bb8:	e005      	b.n	8001bc6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001bba:	6878      	ldr	r0, [r7, #4]
 8001bbc:	f000 f852 	bl	8001c64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001bc0:	6878      	ldr	r0, [r7, #4]
 8001bc2:	f000 f861 	bl	8001c88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2200      	movs	r2, #0
 8001bca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	f003 0301 	and.w	r3, r3, #1
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d00c      	beq.n	8001bf0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	f003 0301 	and.w	r3, r3, #1
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d007      	beq.n	8001bf0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f06f 0201 	mvn.w	r2, #1
 8001be8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001bea:	6878      	ldr	r0, [r7, #4]
 8001bec:	f7fe fc0e 	bl	800040c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001bf0:	68bb      	ldr	r3, [r7, #8]
 8001bf2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d00c      	beq.n	8001c14 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d007      	beq.n	8001c14 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001c0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001c0e:	6878      	ldr	r0, [r7, #4]
 8001c10:	f000 f8c3 	bl	8001d9a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001c14:	68bb      	ldr	r3, [r7, #8]
 8001c16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d00c      	beq.n	8001c38 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d007      	beq.n	8001c38 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001c30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001c32:	6878      	ldr	r0, [r7, #4]
 8001c34:	f000 f831 	bl	8001c9a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001c38:	68bb      	ldr	r3, [r7, #8]
 8001c3a:	f003 0320 	and.w	r3, r3, #32
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d00c      	beq.n	8001c5c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	f003 0320 	and.w	r3, r3, #32
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d007      	beq.n	8001c5c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f06f 0220 	mvn.w	r2, #32
 8001c54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001c56:	6878      	ldr	r0, [r7, #4]
 8001c58:	f000 f896 	bl	8001d88 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001c5c:	bf00      	nop
 8001c5e:	3710      	adds	r7, #16
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}

08001c64 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c64:	b480      	push	{r7}
 8001c66:	b083      	sub	sp, #12
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001c6c:	bf00      	nop
 8001c6e:	370c      	adds	r7, #12
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bc80      	pop	{r7}
 8001c74:	4770      	bx	lr

08001c76 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001c76:	b480      	push	{r7}
 8001c78:	b083      	sub	sp, #12
 8001c7a:	af00      	add	r7, sp, #0
 8001c7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001c7e:	bf00      	nop
 8001c80:	370c      	adds	r7, #12
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bc80      	pop	{r7}
 8001c86:	4770      	bx	lr

08001c88 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b083      	sub	sp, #12
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001c90:	bf00      	nop
 8001c92:	370c      	adds	r7, #12
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bc80      	pop	{r7}
 8001c98:	4770      	bx	lr

08001c9a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001c9a:	b480      	push	{r7}
 8001c9c:	b083      	sub	sp, #12
 8001c9e:	af00      	add	r7, sp, #0
 8001ca0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001ca2:	bf00      	nop
 8001ca4:	370c      	adds	r7, #12
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bc80      	pop	{r7}
 8001caa:	4770      	bx	lr

08001cac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001cac:	b480      	push	{r7}
 8001cae:	b085      	sub	sp, #20
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
 8001cb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	4a2f      	ldr	r2, [pc, #188]	@ (8001d7c <TIM_Base_SetConfig+0xd0>)
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d00b      	beq.n	8001cdc <TIM_Base_SetConfig+0x30>
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001cca:	d007      	beq.n	8001cdc <TIM_Base_SetConfig+0x30>
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	4a2c      	ldr	r2, [pc, #176]	@ (8001d80 <TIM_Base_SetConfig+0xd4>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d003      	beq.n	8001cdc <TIM_Base_SetConfig+0x30>
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	4a2b      	ldr	r2, [pc, #172]	@ (8001d84 <TIM_Base_SetConfig+0xd8>)
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d108      	bne.n	8001cee <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001ce2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	68fa      	ldr	r2, [r7, #12]
 8001cea:	4313      	orrs	r3, r2
 8001cec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	4a22      	ldr	r2, [pc, #136]	@ (8001d7c <TIM_Base_SetConfig+0xd0>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d00b      	beq.n	8001d0e <TIM_Base_SetConfig+0x62>
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001cfc:	d007      	beq.n	8001d0e <TIM_Base_SetConfig+0x62>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	4a1f      	ldr	r2, [pc, #124]	@ (8001d80 <TIM_Base_SetConfig+0xd4>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d003      	beq.n	8001d0e <TIM_Base_SetConfig+0x62>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	4a1e      	ldr	r2, [pc, #120]	@ (8001d84 <TIM_Base_SetConfig+0xd8>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d108      	bne.n	8001d20 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001d14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	68db      	ldr	r3, [r3, #12]
 8001d1a:	68fa      	ldr	r2, [r7, #12]
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	695b      	ldr	r3, [r3, #20]
 8001d2a:	4313      	orrs	r3, r2
 8001d2c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	68fa      	ldr	r2, [r7, #12]
 8001d32:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	689a      	ldr	r2, [r3, #8]
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	681a      	ldr	r2, [r3, #0]
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	4a0d      	ldr	r2, [pc, #52]	@ (8001d7c <TIM_Base_SetConfig+0xd0>)
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d103      	bne.n	8001d54 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	691a      	ldr	r2, [r3, #16]
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2201      	movs	r2, #1
 8001d58:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	691b      	ldr	r3, [r3, #16]
 8001d5e:	f003 0301 	and.w	r3, r3, #1
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d005      	beq.n	8001d72 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	691b      	ldr	r3, [r3, #16]
 8001d6a:	f023 0201 	bic.w	r2, r3, #1
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	611a      	str	r2, [r3, #16]
  }
}
 8001d72:	bf00      	nop
 8001d74:	3714      	adds	r7, #20
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bc80      	pop	{r7}
 8001d7a:	4770      	bx	lr
 8001d7c:	40012c00 	.word	0x40012c00
 8001d80:	40000400 	.word	0x40000400
 8001d84:	40000800 	.word	0x40000800

08001d88 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b083      	sub	sp, #12
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001d90:	bf00      	nop
 8001d92:	370c      	adds	r7, #12
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bc80      	pop	{r7}
 8001d98:	4770      	bx	lr

08001d9a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001d9a:	b480      	push	{r7}
 8001d9c:	b083      	sub	sp, #12
 8001d9e:	af00      	add	r7, sp, #0
 8001da0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001da2:	bf00      	nop
 8001da4:	370c      	adds	r7, #12
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bc80      	pop	{r7}
 8001daa:	4770      	bx	lr

08001dac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d101      	bne.n	8001dbe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001dba:	2301      	movs	r3, #1
 8001dbc:	e042      	b.n	8001e44 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001dc4:	b2db      	uxtb	r3, r3
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d106      	bne.n	8001dd8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	2200      	movs	r2, #0
 8001dce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001dd2:	6878      	ldr	r0, [r7, #4]
 8001dd4:	f7fe fbe4 	bl	80005a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	2224      	movs	r2, #36	@ 0x24
 8001ddc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	68da      	ldr	r2, [r3, #12]
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001dee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001df0:	6878      	ldr	r0, [r7, #4]
 8001df2:	f000 f971 	bl	80020d8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	691a      	ldr	r2, [r3, #16]
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001e04:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	695a      	ldr	r2, [r3, #20]
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001e14:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	68da      	ldr	r2, [r3, #12]
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001e24:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2200      	movs	r2, #0
 8001e2a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2220      	movs	r2, #32
 8001e30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2220      	movs	r2, #32
 8001e38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2200      	movs	r2, #0
 8001e40:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001e42:	2300      	movs	r3, #0
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	3708      	adds	r7, #8
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd80      	pop	{r7, pc}

08001e4c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b08a      	sub	sp, #40	@ 0x28
 8001e50:	af02      	add	r7, sp, #8
 8001e52:	60f8      	str	r0, [r7, #12]
 8001e54:	60b9      	str	r1, [r7, #8]
 8001e56:	603b      	str	r3, [r7, #0]
 8001e58:	4613      	mov	r3, r2
 8001e5a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e66:	b2db      	uxtb	r3, r3
 8001e68:	2b20      	cmp	r3, #32
 8001e6a:	d175      	bne.n	8001f58 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001e6c:	68bb      	ldr	r3, [r7, #8]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d002      	beq.n	8001e78 <HAL_UART_Transmit+0x2c>
 8001e72:	88fb      	ldrh	r3, [r7, #6]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d101      	bne.n	8001e7c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001e78:	2301      	movs	r3, #1
 8001e7a:	e06e      	b.n	8001f5a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	2200      	movs	r2, #0
 8001e80:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	2221      	movs	r2, #33	@ 0x21
 8001e86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001e8a:	f7fe fd49 	bl	8000920 <HAL_GetTick>
 8001e8e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	88fa      	ldrh	r2, [r7, #6]
 8001e94:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	88fa      	ldrh	r2, [r7, #6]
 8001e9a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	689b      	ldr	r3, [r3, #8]
 8001ea0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001ea4:	d108      	bne.n	8001eb8 <HAL_UART_Transmit+0x6c>
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	691b      	ldr	r3, [r3, #16]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d104      	bne.n	8001eb8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001eb2:	68bb      	ldr	r3, [r7, #8]
 8001eb4:	61bb      	str	r3, [r7, #24]
 8001eb6:	e003      	b.n	8001ec0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001eb8:	68bb      	ldr	r3, [r7, #8]
 8001eba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001ec0:	e02e      	b.n	8001f20 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	9300      	str	r3, [sp, #0]
 8001ec6:	697b      	ldr	r3, [r7, #20]
 8001ec8:	2200      	movs	r2, #0
 8001eca:	2180      	movs	r1, #128	@ 0x80
 8001ecc:	68f8      	ldr	r0, [r7, #12]
 8001ece:	f000 f848 	bl	8001f62 <UART_WaitOnFlagUntilTimeout>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d005      	beq.n	8001ee4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	2220      	movs	r2, #32
 8001edc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8001ee0:	2303      	movs	r3, #3
 8001ee2:	e03a      	b.n	8001f5a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001ee4:	69fb      	ldr	r3, [r7, #28]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d10b      	bne.n	8001f02 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001eea:	69bb      	ldr	r3, [r7, #24]
 8001eec:	881b      	ldrh	r3, [r3, #0]
 8001eee:	461a      	mov	r2, r3
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001ef8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001efa:	69bb      	ldr	r3, [r7, #24]
 8001efc:	3302      	adds	r3, #2
 8001efe:	61bb      	str	r3, [r7, #24]
 8001f00:	e007      	b.n	8001f12 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001f02:	69fb      	ldr	r3, [r7, #28]
 8001f04:	781a      	ldrb	r2, [r3, #0]
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001f0c:	69fb      	ldr	r3, [r7, #28]
 8001f0e:	3301      	adds	r3, #1
 8001f10:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001f16:	b29b      	uxth	r3, r3
 8001f18:	3b01      	subs	r3, #1
 8001f1a:	b29a      	uxth	r2, r3
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001f24:	b29b      	uxth	r3, r3
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d1cb      	bne.n	8001ec2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	9300      	str	r3, [sp, #0]
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	2200      	movs	r2, #0
 8001f32:	2140      	movs	r1, #64	@ 0x40
 8001f34:	68f8      	ldr	r0, [r7, #12]
 8001f36:	f000 f814 	bl	8001f62 <UART_WaitOnFlagUntilTimeout>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d005      	beq.n	8001f4c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	2220      	movs	r2, #32
 8001f44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8001f48:	2303      	movs	r3, #3
 8001f4a:	e006      	b.n	8001f5a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	2220      	movs	r2, #32
 8001f50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8001f54:	2300      	movs	r3, #0
 8001f56:	e000      	b.n	8001f5a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8001f58:	2302      	movs	r3, #2
  }
}
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	3720      	adds	r7, #32
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}

08001f62 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001f62:	b580      	push	{r7, lr}
 8001f64:	b086      	sub	sp, #24
 8001f66:	af00      	add	r7, sp, #0
 8001f68:	60f8      	str	r0, [r7, #12]
 8001f6a:	60b9      	str	r1, [r7, #8]
 8001f6c:	603b      	str	r3, [r7, #0]
 8001f6e:	4613      	mov	r3, r2
 8001f70:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001f72:	e03b      	b.n	8001fec <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f74:	6a3b      	ldr	r3, [r7, #32]
 8001f76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f7a:	d037      	beq.n	8001fec <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f7c:	f7fe fcd0 	bl	8000920 <HAL_GetTick>
 8001f80:	4602      	mov	r2, r0
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	1ad3      	subs	r3, r2, r3
 8001f86:	6a3a      	ldr	r2, [r7, #32]
 8001f88:	429a      	cmp	r2, r3
 8001f8a:	d302      	bcc.n	8001f92 <UART_WaitOnFlagUntilTimeout+0x30>
 8001f8c:	6a3b      	ldr	r3, [r7, #32]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d101      	bne.n	8001f96 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8001f92:	2303      	movs	r3, #3
 8001f94:	e03a      	b.n	800200c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	68db      	ldr	r3, [r3, #12]
 8001f9c:	f003 0304 	and.w	r3, r3, #4
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d023      	beq.n	8001fec <UART_WaitOnFlagUntilTimeout+0x8a>
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	2b80      	cmp	r3, #128	@ 0x80
 8001fa8:	d020      	beq.n	8001fec <UART_WaitOnFlagUntilTimeout+0x8a>
 8001faa:	68bb      	ldr	r3, [r7, #8]
 8001fac:	2b40      	cmp	r3, #64	@ 0x40
 8001fae:	d01d      	beq.n	8001fec <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f003 0308 	and.w	r3, r3, #8
 8001fba:	2b08      	cmp	r3, #8
 8001fbc:	d116      	bne.n	8001fec <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	617b      	str	r3, [r7, #20]
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	617b      	str	r3, [r7, #20]
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	617b      	str	r3, [r7, #20]
 8001fd2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001fd4:	68f8      	ldr	r0, [r7, #12]
 8001fd6:	f000 f81d 	bl	8002014 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	2208      	movs	r2, #8
 8001fde:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8001fe8:	2301      	movs	r3, #1
 8001fea:	e00f      	b.n	800200c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	68bb      	ldr	r3, [r7, #8]
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	68ba      	ldr	r2, [r7, #8]
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	bf0c      	ite	eq
 8001ffc:	2301      	moveq	r3, #1
 8001ffe:	2300      	movne	r3, #0
 8002000:	b2db      	uxtb	r3, r3
 8002002:	461a      	mov	r2, r3
 8002004:	79fb      	ldrb	r3, [r7, #7]
 8002006:	429a      	cmp	r2, r3
 8002008:	d0b4      	beq.n	8001f74 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800200a:	2300      	movs	r3, #0
}
 800200c:	4618      	mov	r0, r3
 800200e:	3718      	adds	r7, #24
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}

08002014 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002014:	b480      	push	{r7}
 8002016:	b095      	sub	sp, #84	@ 0x54
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	330c      	adds	r3, #12
 8002022:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002024:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002026:	e853 3f00 	ldrex	r3, [r3]
 800202a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800202c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800202e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002032:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	330c      	adds	r3, #12
 800203a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800203c:	643a      	str	r2, [r7, #64]	@ 0x40
 800203e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002040:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002042:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002044:	e841 2300 	strex	r3, r2, [r1]
 8002048:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800204a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800204c:	2b00      	cmp	r3, #0
 800204e:	d1e5      	bne.n	800201c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	3314      	adds	r3, #20
 8002056:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002058:	6a3b      	ldr	r3, [r7, #32]
 800205a:	e853 3f00 	ldrex	r3, [r3]
 800205e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002060:	69fb      	ldr	r3, [r7, #28]
 8002062:	f023 0301 	bic.w	r3, r3, #1
 8002066:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	3314      	adds	r3, #20
 800206e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002070:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002072:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002074:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002076:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002078:	e841 2300 	strex	r3, r2, [r1]
 800207c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800207e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002080:	2b00      	cmp	r3, #0
 8002082:	d1e5      	bne.n	8002050 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002088:	2b01      	cmp	r3, #1
 800208a:	d119      	bne.n	80020c0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	330c      	adds	r3, #12
 8002092:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	e853 3f00 	ldrex	r3, [r3]
 800209a:	60bb      	str	r3, [r7, #8]
   return(result);
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	f023 0310 	bic.w	r3, r3, #16
 80020a2:	647b      	str	r3, [r7, #68]	@ 0x44
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	330c      	adds	r3, #12
 80020aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80020ac:	61ba      	str	r2, [r7, #24]
 80020ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020b0:	6979      	ldr	r1, [r7, #20]
 80020b2:	69ba      	ldr	r2, [r7, #24]
 80020b4:	e841 2300 	strex	r3, r2, [r1]
 80020b8:	613b      	str	r3, [r7, #16]
   return(result);
 80020ba:	693b      	ldr	r3, [r7, #16]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d1e5      	bne.n	800208c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2220      	movs	r2, #32
 80020c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2200      	movs	r2, #0
 80020cc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80020ce:	bf00      	nop
 80020d0:	3754      	adds	r7, #84	@ 0x54
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bc80      	pop	{r7}
 80020d6:	4770      	bx	lr

080020d8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b084      	sub	sp, #16
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	691b      	ldr	r3, [r3, #16]
 80020e6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	68da      	ldr	r2, [r3, #12]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	430a      	orrs	r2, r1
 80020f4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	689a      	ldr	r2, [r3, #8]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	691b      	ldr	r3, [r3, #16]
 80020fe:	431a      	orrs	r2, r3
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	695b      	ldr	r3, [r3, #20]
 8002104:	4313      	orrs	r3, r2
 8002106:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	68db      	ldr	r3, [r3, #12]
 800210e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002112:	f023 030c 	bic.w	r3, r3, #12
 8002116:	687a      	ldr	r2, [r7, #4]
 8002118:	6812      	ldr	r2, [r2, #0]
 800211a:	68b9      	ldr	r1, [r7, #8]
 800211c:	430b      	orrs	r3, r1
 800211e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	695b      	ldr	r3, [r3, #20]
 8002126:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	699a      	ldr	r2, [r3, #24]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	430a      	orrs	r2, r1
 8002134:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4a2c      	ldr	r2, [pc, #176]	@ (80021ec <UART_SetConfig+0x114>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d103      	bne.n	8002148 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002140:	f7ff fb94 	bl	800186c <HAL_RCC_GetPCLK2Freq>
 8002144:	60f8      	str	r0, [r7, #12]
 8002146:	e002      	b.n	800214e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002148:	f7ff fb7c 	bl	8001844 <HAL_RCC_GetPCLK1Freq>
 800214c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800214e:	68fa      	ldr	r2, [r7, #12]
 8002150:	4613      	mov	r3, r2
 8002152:	009b      	lsls	r3, r3, #2
 8002154:	4413      	add	r3, r2
 8002156:	009a      	lsls	r2, r3, #2
 8002158:	441a      	add	r2, r3
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	009b      	lsls	r3, r3, #2
 8002160:	fbb2 f3f3 	udiv	r3, r2, r3
 8002164:	4a22      	ldr	r2, [pc, #136]	@ (80021f0 <UART_SetConfig+0x118>)
 8002166:	fba2 2303 	umull	r2, r3, r2, r3
 800216a:	095b      	lsrs	r3, r3, #5
 800216c:	0119      	lsls	r1, r3, #4
 800216e:	68fa      	ldr	r2, [r7, #12]
 8002170:	4613      	mov	r3, r2
 8002172:	009b      	lsls	r3, r3, #2
 8002174:	4413      	add	r3, r2
 8002176:	009a      	lsls	r2, r3, #2
 8002178:	441a      	add	r2, r3
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	009b      	lsls	r3, r3, #2
 8002180:	fbb2 f2f3 	udiv	r2, r2, r3
 8002184:	4b1a      	ldr	r3, [pc, #104]	@ (80021f0 <UART_SetConfig+0x118>)
 8002186:	fba3 0302 	umull	r0, r3, r3, r2
 800218a:	095b      	lsrs	r3, r3, #5
 800218c:	2064      	movs	r0, #100	@ 0x64
 800218e:	fb00 f303 	mul.w	r3, r0, r3
 8002192:	1ad3      	subs	r3, r2, r3
 8002194:	011b      	lsls	r3, r3, #4
 8002196:	3332      	adds	r3, #50	@ 0x32
 8002198:	4a15      	ldr	r2, [pc, #84]	@ (80021f0 <UART_SetConfig+0x118>)
 800219a:	fba2 2303 	umull	r2, r3, r2, r3
 800219e:	095b      	lsrs	r3, r3, #5
 80021a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80021a4:	4419      	add	r1, r3
 80021a6:	68fa      	ldr	r2, [r7, #12]
 80021a8:	4613      	mov	r3, r2
 80021aa:	009b      	lsls	r3, r3, #2
 80021ac:	4413      	add	r3, r2
 80021ae:	009a      	lsls	r2, r3, #2
 80021b0:	441a      	add	r2, r3
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	009b      	lsls	r3, r3, #2
 80021b8:	fbb2 f2f3 	udiv	r2, r2, r3
 80021bc:	4b0c      	ldr	r3, [pc, #48]	@ (80021f0 <UART_SetConfig+0x118>)
 80021be:	fba3 0302 	umull	r0, r3, r3, r2
 80021c2:	095b      	lsrs	r3, r3, #5
 80021c4:	2064      	movs	r0, #100	@ 0x64
 80021c6:	fb00 f303 	mul.w	r3, r0, r3
 80021ca:	1ad3      	subs	r3, r2, r3
 80021cc:	011b      	lsls	r3, r3, #4
 80021ce:	3332      	adds	r3, #50	@ 0x32
 80021d0:	4a07      	ldr	r2, [pc, #28]	@ (80021f0 <UART_SetConfig+0x118>)
 80021d2:	fba2 2303 	umull	r2, r3, r2, r3
 80021d6:	095b      	lsrs	r3, r3, #5
 80021d8:	f003 020f 	and.w	r2, r3, #15
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	440a      	add	r2, r1
 80021e2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80021e4:	bf00      	nop
 80021e6:	3710      	adds	r7, #16
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	40013800 	.word	0x40013800
 80021f0:	51eb851f 	.word	0x51eb851f

080021f4 <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80021f4:	b480      	push	{r7}
 80021f6:	b085      	sub	sp, #20
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
 80021fc:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	68fa      	ldr	r2, [r7, #12]
 8002208:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	689a      	ldr	r2, [r3, #8]
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	689b      	ldr	r3, [r3, #8]
 8002216:	683a      	ldr	r2, [r7, #0]
 8002218:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	683a      	ldr	r2, [r7, #0]
 800221e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	687a      	ldr	r2, [r7, #4]
 8002224:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	1c5a      	adds	r2, r3, #1
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	601a      	str	r2, [r3, #0]
}
 8002230:	bf00      	nop
 8002232:	3714      	adds	r7, #20
 8002234:	46bd      	mov	sp, r7
 8002236:	bc80      	pop	{r7}
 8002238:	4770      	bx	lr

0800223a <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800223a:	b480      	push	{r7}
 800223c:	b085      	sub	sp, #20
 800223e:	af00      	add	r7, sp, #0
 8002240:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	691b      	ldr	r3, [r3, #16]
 8002246:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	687a      	ldr	r2, [r7, #4]
 800224e:	6892      	ldr	r2, [r2, #8]
 8002250:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	689b      	ldr	r3, [r3, #8]
 8002256:	687a      	ldr	r2, [r7, #4]
 8002258:	6852      	ldr	r2, [r2, #4]
 800225a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	687a      	ldr	r2, [r7, #4]
 8002262:	429a      	cmp	r2, r3
 8002264:	d103      	bne.n	800226e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	689a      	ldr	r2, [r3, #8]
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2200      	movs	r2, #0
 8002272:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	1e5a      	subs	r2, r3, #1
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	681b      	ldr	r3, [r3, #0]
}
 8002282:	4618      	mov	r0, r3
 8002284:	3714      	adds	r7, #20
 8002286:	46bd      	mov	sp, r7
 8002288:	bc80      	pop	{r7}
 800228a:	4770      	bx	lr

0800228c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b086      	sub	sp, #24
 8002290:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002292:	2300      	movs	r3, #0
 8002294:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002296:	4b4f      	ldr	r3, [pc, #316]	@ (80023d4 <xTaskIncrementTick+0x148>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	2b00      	cmp	r3, #0
 800229c:	f040 808f 	bne.w	80023be <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80022a0:	4b4d      	ldr	r3, [pc, #308]	@ (80023d8 <xTaskIncrementTick+0x14c>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	3301      	adds	r3, #1
 80022a6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80022a8:	4a4b      	ldr	r2, [pc, #300]	@ (80023d8 <xTaskIncrementTick+0x14c>)
 80022aa:	693b      	ldr	r3, [r7, #16]
 80022ac:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80022ae:	693b      	ldr	r3, [r7, #16]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d121      	bne.n	80022f8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80022b4:	4b49      	ldr	r3, [pc, #292]	@ (80023dc <xTaskIncrementTick+0x150>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d00b      	beq.n	80022d6 <xTaskIncrementTick+0x4a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80022be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022c2:	f383 8811 	msr	BASEPRI, r3
 80022c6:	f3bf 8f6f 	isb	sy
 80022ca:	f3bf 8f4f 	dsb	sy
 80022ce:	603b      	str	r3, [r7, #0]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80022d0:	bf00      	nop
 80022d2:	bf00      	nop
 80022d4:	e7fd      	b.n	80022d2 <xTaskIncrementTick+0x46>
 80022d6:	4b41      	ldr	r3, [pc, #260]	@ (80023dc <xTaskIncrementTick+0x150>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	60fb      	str	r3, [r7, #12]
 80022dc:	4b40      	ldr	r3, [pc, #256]	@ (80023e0 <xTaskIncrementTick+0x154>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a3e      	ldr	r2, [pc, #248]	@ (80023dc <xTaskIncrementTick+0x150>)
 80022e2:	6013      	str	r3, [r2, #0]
 80022e4:	4a3e      	ldr	r2, [pc, #248]	@ (80023e0 <xTaskIncrementTick+0x154>)
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	6013      	str	r3, [r2, #0]
 80022ea:	4b3e      	ldr	r3, [pc, #248]	@ (80023e4 <xTaskIncrementTick+0x158>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	3301      	adds	r3, #1
 80022f0:	4a3c      	ldr	r2, [pc, #240]	@ (80023e4 <xTaskIncrementTick+0x158>)
 80022f2:	6013      	str	r3, [r2, #0]
 80022f4:	f000 f8e6 	bl	80024c4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80022f8:	4b3b      	ldr	r3, [pc, #236]	@ (80023e8 <xTaskIncrementTick+0x15c>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	693a      	ldr	r2, [r7, #16]
 80022fe:	429a      	cmp	r2, r3
 8002300:	d348      	bcc.n	8002394 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002302:	4b36      	ldr	r3, [pc, #216]	@ (80023dc <xTaskIncrementTick+0x150>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d104      	bne.n	8002316 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800230c:	4b36      	ldr	r3, [pc, #216]	@ (80023e8 <xTaskIncrementTick+0x15c>)
 800230e:	f04f 32ff 	mov.w	r2, #4294967295
 8002312:	601a      	str	r2, [r3, #0]
					break;
 8002314:	e03e      	b.n	8002394 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002316:	4b31      	ldr	r3, [pc, #196]	@ (80023dc <xTaskIncrementTick+0x150>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	68db      	ldr	r3, [r3, #12]
 800231c:	68db      	ldr	r3, [r3, #12]
 800231e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002320:	68bb      	ldr	r3, [r7, #8]
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002326:	693a      	ldr	r2, [r7, #16]
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	429a      	cmp	r2, r3
 800232c:	d203      	bcs.n	8002336 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800232e:	4a2e      	ldr	r2, [pc, #184]	@ (80023e8 <xTaskIncrementTick+0x15c>)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002334:	e02e      	b.n	8002394 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	3304      	adds	r3, #4
 800233a:	4618      	mov	r0, r3
 800233c:	f7ff ff7d 	bl	800223a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002340:	68bb      	ldr	r3, [r7, #8]
 8002342:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002344:	2b00      	cmp	r3, #0
 8002346:	d004      	beq.n	8002352 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002348:	68bb      	ldr	r3, [r7, #8]
 800234a:	3318      	adds	r3, #24
 800234c:	4618      	mov	r0, r3
 800234e:	f7ff ff74 	bl	800223a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002352:	68bb      	ldr	r3, [r7, #8]
 8002354:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002356:	2201      	movs	r2, #1
 8002358:	409a      	lsls	r2, r3
 800235a:	4b24      	ldr	r3, [pc, #144]	@ (80023ec <xTaskIncrementTick+0x160>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	4313      	orrs	r3, r2
 8002360:	4a22      	ldr	r2, [pc, #136]	@ (80023ec <xTaskIncrementTick+0x160>)
 8002362:	6013      	str	r3, [r2, #0]
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002368:	4613      	mov	r3, r2
 800236a:	009b      	lsls	r3, r3, #2
 800236c:	4413      	add	r3, r2
 800236e:	009b      	lsls	r3, r3, #2
 8002370:	4a1f      	ldr	r2, [pc, #124]	@ (80023f0 <xTaskIncrementTick+0x164>)
 8002372:	441a      	add	r2, r3
 8002374:	68bb      	ldr	r3, [r7, #8]
 8002376:	3304      	adds	r3, #4
 8002378:	4619      	mov	r1, r3
 800237a:	4610      	mov	r0, r2
 800237c:	f7ff ff3a 	bl	80021f4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002384:	4b1b      	ldr	r3, [pc, #108]	@ (80023f4 <xTaskIncrementTick+0x168>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800238a:	429a      	cmp	r2, r3
 800238c:	d3b9      	bcc.n	8002302 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800238e:	2301      	movs	r3, #1
 8002390:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002392:	e7b6      	b.n	8002302 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002394:	4b17      	ldr	r3, [pc, #92]	@ (80023f4 <xTaskIncrementTick+0x168>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800239a:	4915      	ldr	r1, [pc, #84]	@ (80023f0 <xTaskIncrementTick+0x164>)
 800239c:	4613      	mov	r3, r2
 800239e:	009b      	lsls	r3, r3, #2
 80023a0:	4413      	add	r3, r2
 80023a2:	009b      	lsls	r3, r3, #2
 80023a4:	440b      	add	r3, r1
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	2b01      	cmp	r3, #1
 80023aa:	d901      	bls.n	80023b0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80023ac:	2301      	movs	r3, #1
 80023ae:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80023b0:	4b11      	ldr	r3, [pc, #68]	@ (80023f8 <xTaskIncrementTick+0x16c>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d007      	beq.n	80023c8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80023b8:	2301      	movs	r3, #1
 80023ba:	617b      	str	r3, [r7, #20]
 80023bc:	e004      	b.n	80023c8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80023be:	4b0f      	ldr	r3, [pc, #60]	@ (80023fc <xTaskIncrementTick+0x170>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	3301      	adds	r3, #1
 80023c4:	4a0d      	ldr	r2, [pc, #52]	@ (80023fc <xTaskIncrementTick+0x170>)
 80023c6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80023c8:	697b      	ldr	r3, [r7, #20]
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	3718      	adds	r7, #24
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	200001f8 	.word	0x200001f8
 80023d8:	200001e0 	.word	0x200001e0
 80023dc:	200001d8 	.word	0x200001d8
 80023e0:	200001dc 	.word	0x200001dc
 80023e4:	200001f0 	.word	0x200001f0
 80023e8:	200001f4 	.word	0x200001f4
 80023ec:	200001e4 	.word	0x200001e4
 80023f0:	2000014c 	.word	0x2000014c
 80023f4:	20000148 	.word	0x20000148
 80023f8:	200001ec 	.word	0x200001ec
 80023fc:	200001e8 	.word	0x200001e8

08002400 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002400:	b480      	push	{r7}
 8002402:	b087      	sub	sp, #28
 8002404:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002406:	4b29      	ldr	r3, [pc, #164]	@ (80024ac <vTaskSwitchContext+0xac>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d003      	beq.n	8002416 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800240e:	4b28      	ldr	r3, [pc, #160]	@ (80024b0 <vTaskSwitchContext+0xb0>)
 8002410:	2201      	movs	r2, #1
 8002412:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002414:	e045      	b.n	80024a2 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8002416:	4b26      	ldr	r3, [pc, #152]	@ (80024b0 <vTaskSwitchContext+0xb0>)
 8002418:	2200      	movs	r2, #0
 800241a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800241c:	4b25      	ldr	r3, [pc, #148]	@ (80024b4 <vTaskSwitchContext+0xb4>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	fab3 f383 	clz	r3, r3
 8002428:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800242a:	7afb      	ldrb	r3, [r7, #11]
 800242c:	f1c3 031f 	rsb	r3, r3, #31
 8002430:	617b      	str	r3, [r7, #20]
 8002432:	4921      	ldr	r1, [pc, #132]	@ (80024b8 <vTaskSwitchContext+0xb8>)
 8002434:	697a      	ldr	r2, [r7, #20]
 8002436:	4613      	mov	r3, r2
 8002438:	009b      	lsls	r3, r3, #2
 800243a:	4413      	add	r3, r2
 800243c:	009b      	lsls	r3, r3, #2
 800243e:	440b      	add	r3, r1
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d10b      	bne.n	800245e <vTaskSwitchContext+0x5e>
	__asm volatile
 8002446:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800244a:	f383 8811 	msr	BASEPRI, r3
 800244e:	f3bf 8f6f 	isb	sy
 8002452:	f3bf 8f4f 	dsb	sy
 8002456:	607b      	str	r3, [r7, #4]
}
 8002458:	bf00      	nop
 800245a:	bf00      	nop
 800245c:	e7fd      	b.n	800245a <vTaskSwitchContext+0x5a>
 800245e:	697a      	ldr	r2, [r7, #20]
 8002460:	4613      	mov	r3, r2
 8002462:	009b      	lsls	r3, r3, #2
 8002464:	4413      	add	r3, r2
 8002466:	009b      	lsls	r3, r3, #2
 8002468:	4a13      	ldr	r2, [pc, #76]	@ (80024b8 <vTaskSwitchContext+0xb8>)
 800246a:	4413      	add	r3, r2
 800246c:	613b      	str	r3, [r7, #16]
 800246e:	693b      	ldr	r3, [r7, #16]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	685a      	ldr	r2, [r3, #4]
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	605a      	str	r2, [r3, #4]
 8002478:	693b      	ldr	r3, [r7, #16]
 800247a:	685a      	ldr	r2, [r3, #4]
 800247c:	693b      	ldr	r3, [r7, #16]
 800247e:	3308      	adds	r3, #8
 8002480:	429a      	cmp	r2, r3
 8002482:	d104      	bne.n	800248e <vTaskSwitchContext+0x8e>
 8002484:	693b      	ldr	r3, [r7, #16]
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	685a      	ldr	r2, [r3, #4]
 800248a:	693b      	ldr	r3, [r7, #16]
 800248c:	605a      	str	r2, [r3, #4]
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	68db      	ldr	r3, [r3, #12]
 8002494:	4a09      	ldr	r2, [pc, #36]	@ (80024bc <vTaskSwitchContext+0xbc>)
 8002496:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8002498:	4b08      	ldr	r3, [pc, #32]	@ (80024bc <vTaskSwitchContext+0xbc>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	334c      	adds	r3, #76	@ 0x4c
 800249e:	4a08      	ldr	r2, [pc, #32]	@ (80024c0 <vTaskSwitchContext+0xc0>)
 80024a0:	6013      	str	r3, [r2, #0]
}
 80024a2:	bf00      	nop
 80024a4:	371c      	adds	r7, #28
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bc80      	pop	{r7}
 80024aa:	4770      	bx	lr
 80024ac:	200001f8 	.word	0x200001f8
 80024b0:	200001ec 	.word	0x200001ec
 80024b4:	200001e4 	.word	0x200001e4
 80024b8:	2000014c 	.word	0x2000014c
 80024bc:	20000148 	.word	0x20000148
 80024c0:	20000018 	.word	0x20000018

080024c4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80024c4:	b480      	push	{r7}
 80024c6:	b083      	sub	sp, #12
 80024c8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80024ca:	4b0c      	ldr	r3, [pc, #48]	@ (80024fc <prvResetNextTaskUnblockTime+0x38>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d104      	bne.n	80024de <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80024d4:	4b0a      	ldr	r3, [pc, #40]	@ (8002500 <prvResetNextTaskUnblockTime+0x3c>)
 80024d6:	f04f 32ff 	mov.w	r2, #4294967295
 80024da:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80024dc:	e008      	b.n	80024f0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80024de:	4b07      	ldr	r3, [pc, #28]	@ (80024fc <prvResetNextTaskUnblockTime+0x38>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	68db      	ldr	r3, [r3, #12]
 80024e4:	68db      	ldr	r3, [r3, #12]
 80024e6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	4a04      	ldr	r2, [pc, #16]	@ (8002500 <prvResetNextTaskUnblockTime+0x3c>)
 80024ee:	6013      	str	r3, [r2, #0]
}
 80024f0:	bf00      	nop
 80024f2:	370c      	adds	r7, #12
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bc80      	pop	{r7}
 80024f8:	4770      	bx	lr
 80024fa:	bf00      	nop
 80024fc:	200001d8 	.word	0x200001d8
 8002500:	200001f4 	.word	0x200001f4
	...

08002510 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8002510:	4b07      	ldr	r3, [pc, #28]	@ (8002530 <pxCurrentTCBConst2>)
 8002512:	6819      	ldr	r1, [r3, #0]
 8002514:	6808      	ldr	r0, [r1, #0]
 8002516:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800251a:	f380 8809 	msr	PSP, r0
 800251e:	f3bf 8f6f 	isb	sy
 8002522:	f04f 0000 	mov.w	r0, #0
 8002526:	f380 8811 	msr	BASEPRI, r0
 800252a:	f04e 0e0d 	orr.w	lr, lr, #13
 800252e:	4770      	bx	lr

08002530 <pxCurrentTCBConst2>:
 8002530:	20000148 	.word	0x20000148
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8002534:	bf00      	nop
 8002536:	bf00      	nop
	...

08002540 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002540:	f3ef 8009 	mrs	r0, PSP
 8002544:	f3bf 8f6f 	isb	sy
 8002548:	4b0d      	ldr	r3, [pc, #52]	@ (8002580 <pxCurrentTCBConst>)
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002550:	6010      	str	r0, [r2, #0]
 8002552:	e92d 4008 	stmdb	sp!, {r3, lr}
 8002556:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800255a:	f380 8811 	msr	BASEPRI, r0
 800255e:	f7ff ff4f 	bl	8002400 <vTaskSwitchContext>
 8002562:	f04f 0000 	mov.w	r0, #0
 8002566:	f380 8811 	msr	BASEPRI, r0
 800256a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800256e:	6819      	ldr	r1, [r3, #0]
 8002570:	6808      	ldr	r0, [r1, #0]
 8002572:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002576:	f380 8809 	msr	PSP, r0
 800257a:	f3bf 8f6f 	isb	sy
 800257e:	4770      	bx	lr

08002580 <pxCurrentTCBConst>:
 8002580:	20000148 	.word	0x20000148
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8002584:	bf00      	nop
 8002586:	bf00      	nop

08002588 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b082      	sub	sp, #8
 800258c:	af00      	add	r7, sp, #0
	__asm volatile
 800258e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002592:	f383 8811 	msr	BASEPRI, r3
 8002596:	f3bf 8f6f 	isb	sy
 800259a:	f3bf 8f4f 	dsb	sy
 800259e:	607b      	str	r3, [r7, #4]
}
 80025a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80025a2:	f7ff fe73 	bl	800228c <xTaskIncrementTick>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d003      	beq.n	80025b4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80025ac:	4b06      	ldr	r3, [pc, #24]	@ (80025c8 <SysTick_Handler+0x40>)
 80025ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80025b2:	601a      	str	r2, [r3, #0]
 80025b4:	2300      	movs	r3, #0
 80025b6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80025be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80025c0:	bf00      	nop
 80025c2:	3708      	adds	r7, #8
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	e000ed04 	.word	0xe000ed04

080025cc <std>:
 80025cc:	2300      	movs	r3, #0
 80025ce:	b510      	push	{r4, lr}
 80025d0:	4604      	mov	r4, r0
 80025d2:	e9c0 3300 	strd	r3, r3, [r0]
 80025d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80025da:	6083      	str	r3, [r0, #8]
 80025dc:	8181      	strh	r1, [r0, #12]
 80025de:	6643      	str	r3, [r0, #100]	@ 0x64
 80025e0:	81c2      	strh	r2, [r0, #14]
 80025e2:	6183      	str	r3, [r0, #24]
 80025e4:	4619      	mov	r1, r3
 80025e6:	2208      	movs	r2, #8
 80025e8:	305c      	adds	r0, #92	@ 0x5c
 80025ea:	f000 faad 	bl	8002b48 <memset>
 80025ee:	4b0d      	ldr	r3, [pc, #52]	@ (8002624 <std+0x58>)
 80025f0:	6224      	str	r4, [r4, #32]
 80025f2:	6263      	str	r3, [r4, #36]	@ 0x24
 80025f4:	4b0c      	ldr	r3, [pc, #48]	@ (8002628 <std+0x5c>)
 80025f6:	62a3      	str	r3, [r4, #40]	@ 0x28
 80025f8:	4b0c      	ldr	r3, [pc, #48]	@ (800262c <std+0x60>)
 80025fa:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80025fc:	4b0c      	ldr	r3, [pc, #48]	@ (8002630 <std+0x64>)
 80025fe:	6323      	str	r3, [r4, #48]	@ 0x30
 8002600:	4b0c      	ldr	r3, [pc, #48]	@ (8002634 <std+0x68>)
 8002602:	429c      	cmp	r4, r3
 8002604:	d006      	beq.n	8002614 <std+0x48>
 8002606:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800260a:	4294      	cmp	r4, r2
 800260c:	d002      	beq.n	8002614 <std+0x48>
 800260e:	33d0      	adds	r3, #208	@ 0xd0
 8002610:	429c      	cmp	r4, r3
 8002612:	d105      	bne.n	8002620 <std+0x54>
 8002614:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002618:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800261c:	f000 bb0c 	b.w	8002c38 <__retarget_lock_init_recursive>
 8002620:	bd10      	pop	{r4, pc}
 8002622:	bf00      	nop
 8002624:	08002999 	.word	0x08002999
 8002628:	080029bb 	.word	0x080029bb
 800262c:	080029f3 	.word	0x080029f3
 8002630:	08002a17 	.word	0x08002a17
 8002634:	200001fc 	.word	0x200001fc

08002638 <stdio_exit_handler>:
 8002638:	4a02      	ldr	r2, [pc, #8]	@ (8002644 <stdio_exit_handler+0xc>)
 800263a:	4903      	ldr	r1, [pc, #12]	@ (8002648 <stdio_exit_handler+0x10>)
 800263c:	4803      	ldr	r0, [pc, #12]	@ (800264c <stdio_exit_handler+0x14>)
 800263e:	f000 b869 	b.w	8002714 <_fwalk_sglue>
 8002642:	bf00      	nop
 8002644:	2000000c 	.word	0x2000000c
 8002648:	080034dd 	.word	0x080034dd
 800264c:	2000001c 	.word	0x2000001c

08002650 <cleanup_stdio>:
 8002650:	6841      	ldr	r1, [r0, #4]
 8002652:	4b0c      	ldr	r3, [pc, #48]	@ (8002684 <cleanup_stdio+0x34>)
 8002654:	b510      	push	{r4, lr}
 8002656:	4299      	cmp	r1, r3
 8002658:	4604      	mov	r4, r0
 800265a:	d001      	beq.n	8002660 <cleanup_stdio+0x10>
 800265c:	f000 ff3e 	bl	80034dc <_fflush_r>
 8002660:	68a1      	ldr	r1, [r4, #8]
 8002662:	4b09      	ldr	r3, [pc, #36]	@ (8002688 <cleanup_stdio+0x38>)
 8002664:	4299      	cmp	r1, r3
 8002666:	d002      	beq.n	800266e <cleanup_stdio+0x1e>
 8002668:	4620      	mov	r0, r4
 800266a:	f000 ff37 	bl	80034dc <_fflush_r>
 800266e:	68e1      	ldr	r1, [r4, #12]
 8002670:	4b06      	ldr	r3, [pc, #24]	@ (800268c <cleanup_stdio+0x3c>)
 8002672:	4299      	cmp	r1, r3
 8002674:	d004      	beq.n	8002680 <cleanup_stdio+0x30>
 8002676:	4620      	mov	r0, r4
 8002678:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800267c:	f000 bf2e 	b.w	80034dc <_fflush_r>
 8002680:	bd10      	pop	{r4, pc}
 8002682:	bf00      	nop
 8002684:	200001fc 	.word	0x200001fc
 8002688:	20000264 	.word	0x20000264
 800268c:	200002cc 	.word	0x200002cc

08002690 <global_stdio_init.part.0>:
 8002690:	b510      	push	{r4, lr}
 8002692:	4b0b      	ldr	r3, [pc, #44]	@ (80026c0 <global_stdio_init.part.0+0x30>)
 8002694:	4c0b      	ldr	r4, [pc, #44]	@ (80026c4 <global_stdio_init.part.0+0x34>)
 8002696:	4a0c      	ldr	r2, [pc, #48]	@ (80026c8 <global_stdio_init.part.0+0x38>)
 8002698:	4620      	mov	r0, r4
 800269a:	601a      	str	r2, [r3, #0]
 800269c:	2104      	movs	r1, #4
 800269e:	2200      	movs	r2, #0
 80026a0:	f7ff ff94 	bl	80025cc <std>
 80026a4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80026a8:	2201      	movs	r2, #1
 80026aa:	2109      	movs	r1, #9
 80026ac:	f7ff ff8e 	bl	80025cc <std>
 80026b0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80026b4:	2202      	movs	r2, #2
 80026b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80026ba:	2112      	movs	r1, #18
 80026bc:	f7ff bf86 	b.w	80025cc <std>
 80026c0:	20000334 	.word	0x20000334
 80026c4:	200001fc 	.word	0x200001fc
 80026c8:	08002639 	.word	0x08002639

080026cc <__sfp_lock_acquire>:
 80026cc:	4801      	ldr	r0, [pc, #4]	@ (80026d4 <__sfp_lock_acquire+0x8>)
 80026ce:	f000 bab4 	b.w	8002c3a <__retarget_lock_acquire_recursive>
 80026d2:	bf00      	nop
 80026d4:	2000033d 	.word	0x2000033d

080026d8 <__sfp_lock_release>:
 80026d8:	4801      	ldr	r0, [pc, #4]	@ (80026e0 <__sfp_lock_release+0x8>)
 80026da:	f000 baaf 	b.w	8002c3c <__retarget_lock_release_recursive>
 80026de:	bf00      	nop
 80026e0:	2000033d 	.word	0x2000033d

080026e4 <__sinit>:
 80026e4:	b510      	push	{r4, lr}
 80026e6:	4604      	mov	r4, r0
 80026e8:	f7ff fff0 	bl	80026cc <__sfp_lock_acquire>
 80026ec:	6a23      	ldr	r3, [r4, #32]
 80026ee:	b11b      	cbz	r3, 80026f8 <__sinit+0x14>
 80026f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80026f4:	f7ff bff0 	b.w	80026d8 <__sfp_lock_release>
 80026f8:	4b04      	ldr	r3, [pc, #16]	@ (800270c <__sinit+0x28>)
 80026fa:	6223      	str	r3, [r4, #32]
 80026fc:	4b04      	ldr	r3, [pc, #16]	@ (8002710 <__sinit+0x2c>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d1f5      	bne.n	80026f0 <__sinit+0xc>
 8002704:	f7ff ffc4 	bl	8002690 <global_stdio_init.part.0>
 8002708:	e7f2      	b.n	80026f0 <__sinit+0xc>
 800270a:	bf00      	nop
 800270c:	08002651 	.word	0x08002651
 8002710:	20000334 	.word	0x20000334

08002714 <_fwalk_sglue>:
 8002714:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002718:	4607      	mov	r7, r0
 800271a:	4688      	mov	r8, r1
 800271c:	4614      	mov	r4, r2
 800271e:	2600      	movs	r6, #0
 8002720:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002724:	f1b9 0901 	subs.w	r9, r9, #1
 8002728:	d505      	bpl.n	8002736 <_fwalk_sglue+0x22>
 800272a:	6824      	ldr	r4, [r4, #0]
 800272c:	2c00      	cmp	r4, #0
 800272e:	d1f7      	bne.n	8002720 <_fwalk_sglue+0xc>
 8002730:	4630      	mov	r0, r6
 8002732:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002736:	89ab      	ldrh	r3, [r5, #12]
 8002738:	2b01      	cmp	r3, #1
 800273a:	d907      	bls.n	800274c <_fwalk_sglue+0x38>
 800273c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002740:	3301      	adds	r3, #1
 8002742:	d003      	beq.n	800274c <_fwalk_sglue+0x38>
 8002744:	4629      	mov	r1, r5
 8002746:	4638      	mov	r0, r7
 8002748:	47c0      	blx	r8
 800274a:	4306      	orrs	r6, r0
 800274c:	3568      	adds	r5, #104	@ 0x68
 800274e:	e7e9      	b.n	8002724 <_fwalk_sglue+0x10>

08002750 <iprintf>:
 8002750:	b40f      	push	{r0, r1, r2, r3}
 8002752:	b507      	push	{r0, r1, r2, lr}
 8002754:	4906      	ldr	r1, [pc, #24]	@ (8002770 <iprintf+0x20>)
 8002756:	ab04      	add	r3, sp, #16
 8002758:	6808      	ldr	r0, [r1, #0]
 800275a:	f853 2b04 	ldr.w	r2, [r3], #4
 800275e:	6881      	ldr	r1, [r0, #8]
 8002760:	9301      	str	r3, [sp, #4]
 8002762:	f000 fb93 	bl	8002e8c <_vfiprintf_r>
 8002766:	b003      	add	sp, #12
 8002768:	f85d eb04 	ldr.w	lr, [sp], #4
 800276c:	b004      	add	sp, #16
 800276e:	4770      	bx	lr
 8002770:	20000018 	.word	0x20000018

08002774 <_puts_r>:
 8002774:	6a03      	ldr	r3, [r0, #32]
 8002776:	b570      	push	{r4, r5, r6, lr}
 8002778:	4605      	mov	r5, r0
 800277a:	460e      	mov	r6, r1
 800277c:	6884      	ldr	r4, [r0, #8]
 800277e:	b90b      	cbnz	r3, 8002784 <_puts_r+0x10>
 8002780:	f7ff ffb0 	bl	80026e4 <__sinit>
 8002784:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002786:	07db      	lsls	r3, r3, #31
 8002788:	d405      	bmi.n	8002796 <_puts_r+0x22>
 800278a:	89a3      	ldrh	r3, [r4, #12]
 800278c:	0598      	lsls	r0, r3, #22
 800278e:	d402      	bmi.n	8002796 <_puts_r+0x22>
 8002790:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002792:	f000 fa52 	bl	8002c3a <__retarget_lock_acquire_recursive>
 8002796:	89a3      	ldrh	r3, [r4, #12]
 8002798:	0719      	lsls	r1, r3, #28
 800279a:	d502      	bpl.n	80027a2 <_puts_r+0x2e>
 800279c:	6923      	ldr	r3, [r4, #16]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d135      	bne.n	800280e <_puts_r+0x9a>
 80027a2:	4621      	mov	r1, r4
 80027a4:	4628      	mov	r0, r5
 80027a6:	f000 f979 	bl	8002a9c <__swsetup_r>
 80027aa:	b380      	cbz	r0, 800280e <_puts_r+0x9a>
 80027ac:	f04f 35ff 	mov.w	r5, #4294967295
 80027b0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80027b2:	07da      	lsls	r2, r3, #31
 80027b4:	d405      	bmi.n	80027c2 <_puts_r+0x4e>
 80027b6:	89a3      	ldrh	r3, [r4, #12]
 80027b8:	059b      	lsls	r3, r3, #22
 80027ba:	d402      	bmi.n	80027c2 <_puts_r+0x4e>
 80027bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80027be:	f000 fa3d 	bl	8002c3c <__retarget_lock_release_recursive>
 80027c2:	4628      	mov	r0, r5
 80027c4:	bd70      	pop	{r4, r5, r6, pc}
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	da04      	bge.n	80027d4 <_puts_r+0x60>
 80027ca:	69a2      	ldr	r2, [r4, #24]
 80027cc:	429a      	cmp	r2, r3
 80027ce:	dc17      	bgt.n	8002800 <_puts_r+0x8c>
 80027d0:	290a      	cmp	r1, #10
 80027d2:	d015      	beq.n	8002800 <_puts_r+0x8c>
 80027d4:	6823      	ldr	r3, [r4, #0]
 80027d6:	1c5a      	adds	r2, r3, #1
 80027d8:	6022      	str	r2, [r4, #0]
 80027da:	7019      	strb	r1, [r3, #0]
 80027dc:	68a3      	ldr	r3, [r4, #8]
 80027de:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80027e2:	3b01      	subs	r3, #1
 80027e4:	60a3      	str	r3, [r4, #8]
 80027e6:	2900      	cmp	r1, #0
 80027e8:	d1ed      	bne.n	80027c6 <_puts_r+0x52>
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	da11      	bge.n	8002812 <_puts_r+0x9e>
 80027ee:	4622      	mov	r2, r4
 80027f0:	210a      	movs	r1, #10
 80027f2:	4628      	mov	r0, r5
 80027f4:	f000 f913 	bl	8002a1e <__swbuf_r>
 80027f8:	3001      	adds	r0, #1
 80027fa:	d0d7      	beq.n	80027ac <_puts_r+0x38>
 80027fc:	250a      	movs	r5, #10
 80027fe:	e7d7      	b.n	80027b0 <_puts_r+0x3c>
 8002800:	4622      	mov	r2, r4
 8002802:	4628      	mov	r0, r5
 8002804:	f000 f90b 	bl	8002a1e <__swbuf_r>
 8002808:	3001      	adds	r0, #1
 800280a:	d1e7      	bne.n	80027dc <_puts_r+0x68>
 800280c:	e7ce      	b.n	80027ac <_puts_r+0x38>
 800280e:	3e01      	subs	r6, #1
 8002810:	e7e4      	b.n	80027dc <_puts_r+0x68>
 8002812:	6823      	ldr	r3, [r4, #0]
 8002814:	1c5a      	adds	r2, r3, #1
 8002816:	6022      	str	r2, [r4, #0]
 8002818:	220a      	movs	r2, #10
 800281a:	701a      	strb	r2, [r3, #0]
 800281c:	e7ee      	b.n	80027fc <_puts_r+0x88>
	...

08002820 <puts>:
 8002820:	4b02      	ldr	r3, [pc, #8]	@ (800282c <puts+0xc>)
 8002822:	4601      	mov	r1, r0
 8002824:	6818      	ldr	r0, [r3, #0]
 8002826:	f7ff bfa5 	b.w	8002774 <_puts_r>
 800282a:	bf00      	nop
 800282c:	20000018 	.word	0x20000018

08002830 <setvbuf>:
 8002830:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002834:	461d      	mov	r5, r3
 8002836:	4b57      	ldr	r3, [pc, #348]	@ (8002994 <setvbuf+0x164>)
 8002838:	4604      	mov	r4, r0
 800283a:	681f      	ldr	r7, [r3, #0]
 800283c:	460e      	mov	r6, r1
 800283e:	4690      	mov	r8, r2
 8002840:	b127      	cbz	r7, 800284c <setvbuf+0x1c>
 8002842:	6a3b      	ldr	r3, [r7, #32]
 8002844:	b913      	cbnz	r3, 800284c <setvbuf+0x1c>
 8002846:	4638      	mov	r0, r7
 8002848:	f7ff ff4c 	bl	80026e4 <__sinit>
 800284c:	f1b8 0f02 	cmp.w	r8, #2
 8002850:	d006      	beq.n	8002860 <setvbuf+0x30>
 8002852:	f1b8 0f01 	cmp.w	r8, #1
 8002856:	f200 809a 	bhi.w	800298e <setvbuf+0x15e>
 800285a:	2d00      	cmp	r5, #0
 800285c:	f2c0 8097 	blt.w	800298e <setvbuf+0x15e>
 8002860:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002862:	07d9      	lsls	r1, r3, #31
 8002864:	d405      	bmi.n	8002872 <setvbuf+0x42>
 8002866:	89a3      	ldrh	r3, [r4, #12]
 8002868:	059a      	lsls	r2, r3, #22
 800286a:	d402      	bmi.n	8002872 <setvbuf+0x42>
 800286c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800286e:	f000 f9e4 	bl	8002c3a <__retarget_lock_acquire_recursive>
 8002872:	4621      	mov	r1, r4
 8002874:	4638      	mov	r0, r7
 8002876:	f000 fe31 	bl	80034dc <_fflush_r>
 800287a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800287c:	b141      	cbz	r1, 8002890 <setvbuf+0x60>
 800287e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002882:	4299      	cmp	r1, r3
 8002884:	d002      	beq.n	800288c <setvbuf+0x5c>
 8002886:	4638      	mov	r0, r7
 8002888:	f000 f9da 	bl	8002c40 <_free_r>
 800288c:	2300      	movs	r3, #0
 800288e:	6363      	str	r3, [r4, #52]	@ 0x34
 8002890:	2300      	movs	r3, #0
 8002892:	61a3      	str	r3, [r4, #24]
 8002894:	6063      	str	r3, [r4, #4]
 8002896:	89a3      	ldrh	r3, [r4, #12]
 8002898:	061b      	lsls	r3, r3, #24
 800289a:	d503      	bpl.n	80028a4 <setvbuf+0x74>
 800289c:	4638      	mov	r0, r7
 800289e:	6921      	ldr	r1, [r4, #16]
 80028a0:	f000 f9ce 	bl	8002c40 <_free_r>
 80028a4:	89a3      	ldrh	r3, [r4, #12]
 80028a6:	f1b8 0f02 	cmp.w	r8, #2
 80028aa:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 80028ae:	f023 0303 	bic.w	r3, r3, #3
 80028b2:	81a3      	strh	r3, [r4, #12]
 80028b4:	d061      	beq.n	800297a <setvbuf+0x14a>
 80028b6:	ab01      	add	r3, sp, #4
 80028b8:	466a      	mov	r2, sp
 80028ba:	4621      	mov	r1, r4
 80028bc:	4638      	mov	r0, r7
 80028be:	f000 fe35 	bl	800352c <__swhatbuf_r>
 80028c2:	89a3      	ldrh	r3, [r4, #12]
 80028c4:	4318      	orrs	r0, r3
 80028c6:	81a0      	strh	r0, [r4, #12]
 80028c8:	bb2d      	cbnz	r5, 8002916 <setvbuf+0xe6>
 80028ca:	9d00      	ldr	r5, [sp, #0]
 80028cc:	4628      	mov	r0, r5
 80028ce:	f000 f9ff 	bl	8002cd0 <malloc>
 80028d2:	4606      	mov	r6, r0
 80028d4:	2800      	cmp	r0, #0
 80028d6:	d152      	bne.n	800297e <setvbuf+0x14e>
 80028d8:	f8dd 9000 	ldr.w	r9, [sp]
 80028dc:	45a9      	cmp	r9, r5
 80028de:	d140      	bne.n	8002962 <setvbuf+0x132>
 80028e0:	f04f 35ff 	mov.w	r5, #4294967295
 80028e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80028e8:	f043 0202 	orr.w	r2, r3, #2
 80028ec:	81a2      	strh	r2, [r4, #12]
 80028ee:	2200      	movs	r2, #0
 80028f0:	60a2      	str	r2, [r4, #8]
 80028f2:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 80028f6:	6022      	str	r2, [r4, #0]
 80028f8:	6122      	str	r2, [r4, #16]
 80028fa:	2201      	movs	r2, #1
 80028fc:	6162      	str	r2, [r4, #20]
 80028fe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002900:	07d6      	lsls	r6, r2, #31
 8002902:	d404      	bmi.n	800290e <setvbuf+0xde>
 8002904:	0598      	lsls	r0, r3, #22
 8002906:	d402      	bmi.n	800290e <setvbuf+0xde>
 8002908:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800290a:	f000 f997 	bl	8002c3c <__retarget_lock_release_recursive>
 800290e:	4628      	mov	r0, r5
 8002910:	b003      	add	sp, #12
 8002912:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002916:	2e00      	cmp	r6, #0
 8002918:	d0d8      	beq.n	80028cc <setvbuf+0x9c>
 800291a:	6a3b      	ldr	r3, [r7, #32]
 800291c:	b913      	cbnz	r3, 8002924 <setvbuf+0xf4>
 800291e:	4638      	mov	r0, r7
 8002920:	f7ff fee0 	bl	80026e4 <__sinit>
 8002924:	f1b8 0f01 	cmp.w	r8, #1
 8002928:	bf08      	it	eq
 800292a:	89a3      	ldrheq	r3, [r4, #12]
 800292c:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8002930:	bf04      	itt	eq
 8002932:	f043 0301 	orreq.w	r3, r3, #1
 8002936:	81a3      	strheq	r3, [r4, #12]
 8002938:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800293c:	6026      	str	r6, [r4, #0]
 800293e:	f013 0208 	ands.w	r2, r3, #8
 8002942:	d01e      	beq.n	8002982 <setvbuf+0x152>
 8002944:	07d9      	lsls	r1, r3, #31
 8002946:	bf41      	itttt	mi
 8002948:	2200      	movmi	r2, #0
 800294a:	426d      	negmi	r5, r5
 800294c:	60a2      	strmi	r2, [r4, #8]
 800294e:	61a5      	strmi	r5, [r4, #24]
 8002950:	bf58      	it	pl
 8002952:	60a5      	strpl	r5, [r4, #8]
 8002954:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002956:	07d2      	lsls	r2, r2, #31
 8002958:	d401      	bmi.n	800295e <setvbuf+0x12e>
 800295a:	059b      	lsls	r3, r3, #22
 800295c:	d513      	bpl.n	8002986 <setvbuf+0x156>
 800295e:	2500      	movs	r5, #0
 8002960:	e7d5      	b.n	800290e <setvbuf+0xde>
 8002962:	4648      	mov	r0, r9
 8002964:	f000 f9b4 	bl	8002cd0 <malloc>
 8002968:	4606      	mov	r6, r0
 800296a:	2800      	cmp	r0, #0
 800296c:	d0b8      	beq.n	80028e0 <setvbuf+0xb0>
 800296e:	89a3      	ldrh	r3, [r4, #12]
 8002970:	464d      	mov	r5, r9
 8002972:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002976:	81a3      	strh	r3, [r4, #12]
 8002978:	e7cf      	b.n	800291a <setvbuf+0xea>
 800297a:	2500      	movs	r5, #0
 800297c:	e7b2      	b.n	80028e4 <setvbuf+0xb4>
 800297e:	46a9      	mov	r9, r5
 8002980:	e7f5      	b.n	800296e <setvbuf+0x13e>
 8002982:	60a2      	str	r2, [r4, #8]
 8002984:	e7e6      	b.n	8002954 <setvbuf+0x124>
 8002986:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002988:	f000 f958 	bl	8002c3c <__retarget_lock_release_recursive>
 800298c:	e7e7      	b.n	800295e <setvbuf+0x12e>
 800298e:	f04f 35ff 	mov.w	r5, #4294967295
 8002992:	e7bc      	b.n	800290e <setvbuf+0xde>
 8002994:	20000018 	.word	0x20000018

08002998 <__sread>:
 8002998:	b510      	push	{r4, lr}
 800299a:	460c      	mov	r4, r1
 800299c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80029a0:	f000 f8fc 	bl	8002b9c <_read_r>
 80029a4:	2800      	cmp	r0, #0
 80029a6:	bfab      	itete	ge
 80029a8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80029aa:	89a3      	ldrhlt	r3, [r4, #12]
 80029ac:	181b      	addge	r3, r3, r0
 80029ae:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80029b2:	bfac      	ite	ge
 80029b4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80029b6:	81a3      	strhlt	r3, [r4, #12]
 80029b8:	bd10      	pop	{r4, pc}

080029ba <__swrite>:
 80029ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80029be:	461f      	mov	r7, r3
 80029c0:	898b      	ldrh	r3, [r1, #12]
 80029c2:	4605      	mov	r5, r0
 80029c4:	05db      	lsls	r3, r3, #23
 80029c6:	460c      	mov	r4, r1
 80029c8:	4616      	mov	r6, r2
 80029ca:	d505      	bpl.n	80029d8 <__swrite+0x1e>
 80029cc:	2302      	movs	r3, #2
 80029ce:	2200      	movs	r2, #0
 80029d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80029d4:	f000 f8d0 	bl	8002b78 <_lseek_r>
 80029d8:	89a3      	ldrh	r3, [r4, #12]
 80029da:	4632      	mov	r2, r6
 80029dc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80029e0:	81a3      	strh	r3, [r4, #12]
 80029e2:	4628      	mov	r0, r5
 80029e4:	463b      	mov	r3, r7
 80029e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80029ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80029ee:	f000 b8e7 	b.w	8002bc0 <_write_r>

080029f2 <__sseek>:
 80029f2:	b510      	push	{r4, lr}
 80029f4:	460c      	mov	r4, r1
 80029f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80029fa:	f000 f8bd 	bl	8002b78 <_lseek_r>
 80029fe:	1c43      	adds	r3, r0, #1
 8002a00:	89a3      	ldrh	r3, [r4, #12]
 8002a02:	bf15      	itete	ne
 8002a04:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002a06:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002a0a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002a0e:	81a3      	strheq	r3, [r4, #12]
 8002a10:	bf18      	it	ne
 8002a12:	81a3      	strhne	r3, [r4, #12]
 8002a14:	bd10      	pop	{r4, pc}

08002a16 <__sclose>:
 8002a16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a1a:	f000 b89d 	b.w	8002b58 <_close_r>

08002a1e <__swbuf_r>:
 8002a1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a20:	460e      	mov	r6, r1
 8002a22:	4614      	mov	r4, r2
 8002a24:	4605      	mov	r5, r0
 8002a26:	b118      	cbz	r0, 8002a30 <__swbuf_r+0x12>
 8002a28:	6a03      	ldr	r3, [r0, #32]
 8002a2a:	b90b      	cbnz	r3, 8002a30 <__swbuf_r+0x12>
 8002a2c:	f7ff fe5a 	bl	80026e4 <__sinit>
 8002a30:	69a3      	ldr	r3, [r4, #24]
 8002a32:	60a3      	str	r3, [r4, #8]
 8002a34:	89a3      	ldrh	r3, [r4, #12]
 8002a36:	071a      	lsls	r2, r3, #28
 8002a38:	d501      	bpl.n	8002a3e <__swbuf_r+0x20>
 8002a3a:	6923      	ldr	r3, [r4, #16]
 8002a3c:	b943      	cbnz	r3, 8002a50 <__swbuf_r+0x32>
 8002a3e:	4621      	mov	r1, r4
 8002a40:	4628      	mov	r0, r5
 8002a42:	f000 f82b 	bl	8002a9c <__swsetup_r>
 8002a46:	b118      	cbz	r0, 8002a50 <__swbuf_r+0x32>
 8002a48:	f04f 37ff 	mov.w	r7, #4294967295
 8002a4c:	4638      	mov	r0, r7
 8002a4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a50:	6823      	ldr	r3, [r4, #0]
 8002a52:	6922      	ldr	r2, [r4, #16]
 8002a54:	b2f6      	uxtb	r6, r6
 8002a56:	1a98      	subs	r0, r3, r2
 8002a58:	6963      	ldr	r3, [r4, #20]
 8002a5a:	4637      	mov	r7, r6
 8002a5c:	4283      	cmp	r3, r0
 8002a5e:	dc05      	bgt.n	8002a6c <__swbuf_r+0x4e>
 8002a60:	4621      	mov	r1, r4
 8002a62:	4628      	mov	r0, r5
 8002a64:	f000 fd3a 	bl	80034dc <_fflush_r>
 8002a68:	2800      	cmp	r0, #0
 8002a6a:	d1ed      	bne.n	8002a48 <__swbuf_r+0x2a>
 8002a6c:	68a3      	ldr	r3, [r4, #8]
 8002a6e:	3b01      	subs	r3, #1
 8002a70:	60a3      	str	r3, [r4, #8]
 8002a72:	6823      	ldr	r3, [r4, #0]
 8002a74:	1c5a      	adds	r2, r3, #1
 8002a76:	6022      	str	r2, [r4, #0]
 8002a78:	701e      	strb	r6, [r3, #0]
 8002a7a:	6962      	ldr	r2, [r4, #20]
 8002a7c:	1c43      	adds	r3, r0, #1
 8002a7e:	429a      	cmp	r2, r3
 8002a80:	d004      	beq.n	8002a8c <__swbuf_r+0x6e>
 8002a82:	89a3      	ldrh	r3, [r4, #12]
 8002a84:	07db      	lsls	r3, r3, #31
 8002a86:	d5e1      	bpl.n	8002a4c <__swbuf_r+0x2e>
 8002a88:	2e0a      	cmp	r6, #10
 8002a8a:	d1df      	bne.n	8002a4c <__swbuf_r+0x2e>
 8002a8c:	4621      	mov	r1, r4
 8002a8e:	4628      	mov	r0, r5
 8002a90:	f000 fd24 	bl	80034dc <_fflush_r>
 8002a94:	2800      	cmp	r0, #0
 8002a96:	d0d9      	beq.n	8002a4c <__swbuf_r+0x2e>
 8002a98:	e7d6      	b.n	8002a48 <__swbuf_r+0x2a>
	...

08002a9c <__swsetup_r>:
 8002a9c:	b538      	push	{r3, r4, r5, lr}
 8002a9e:	4b29      	ldr	r3, [pc, #164]	@ (8002b44 <__swsetup_r+0xa8>)
 8002aa0:	4605      	mov	r5, r0
 8002aa2:	6818      	ldr	r0, [r3, #0]
 8002aa4:	460c      	mov	r4, r1
 8002aa6:	b118      	cbz	r0, 8002ab0 <__swsetup_r+0x14>
 8002aa8:	6a03      	ldr	r3, [r0, #32]
 8002aaa:	b90b      	cbnz	r3, 8002ab0 <__swsetup_r+0x14>
 8002aac:	f7ff fe1a 	bl	80026e4 <__sinit>
 8002ab0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002ab4:	0719      	lsls	r1, r3, #28
 8002ab6:	d422      	bmi.n	8002afe <__swsetup_r+0x62>
 8002ab8:	06da      	lsls	r2, r3, #27
 8002aba:	d407      	bmi.n	8002acc <__swsetup_r+0x30>
 8002abc:	2209      	movs	r2, #9
 8002abe:	602a      	str	r2, [r5, #0]
 8002ac0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002ac4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ac8:	81a3      	strh	r3, [r4, #12]
 8002aca:	e033      	b.n	8002b34 <__swsetup_r+0x98>
 8002acc:	0758      	lsls	r0, r3, #29
 8002ace:	d512      	bpl.n	8002af6 <__swsetup_r+0x5a>
 8002ad0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002ad2:	b141      	cbz	r1, 8002ae6 <__swsetup_r+0x4a>
 8002ad4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002ad8:	4299      	cmp	r1, r3
 8002ada:	d002      	beq.n	8002ae2 <__swsetup_r+0x46>
 8002adc:	4628      	mov	r0, r5
 8002ade:	f000 f8af 	bl	8002c40 <_free_r>
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	6363      	str	r3, [r4, #52]	@ 0x34
 8002ae6:	89a3      	ldrh	r3, [r4, #12]
 8002ae8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8002aec:	81a3      	strh	r3, [r4, #12]
 8002aee:	2300      	movs	r3, #0
 8002af0:	6063      	str	r3, [r4, #4]
 8002af2:	6923      	ldr	r3, [r4, #16]
 8002af4:	6023      	str	r3, [r4, #0]
 8002af6:	89a3      	ldrh	r3, [r4, #12]
 8002af8:	f043 0308 	orr.w	r3, r3, #8
 8002afc:	81a3      	strh	r3, [r4, #12]
 8002afe:	6923      	ldr	r3, [r4, #16]
 8002b00:	b94b      	cbnz	r3, 8002b16 <__swsetup_r+0x7a>
 8002b02:	89a3      	ldrh	r3, [r4, #12]
 8002b04:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8002b08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b0c:	d003      	beq.n	8002b16 <__swsetup_r+0x7a>
 8002b0e:	4621      	mov	r1, r4
 8002b10:	4628      	mov	r0, r5
 8002b12:	f000 fd30 	bl	8003576 <__smakebuf_r>
 8002b16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002b1a:	f013 0201 	ands.w	r2, r3, #1
 8002b1e:	d00a      	beq.n	8002b36 <__swsetup_r+0x9a>
 8002b20:	2200      	movs	r2, #0
 8002b22:	60a2      	str	r2, [r4, #8]
 8002b24:	6962      	ldr	r2, [r4, #20]
 8002b26:	4252      	negs	r2, r2
 8002b28:	61a2      	str	r2, [r4, #24]
 8002b2a:	6922      	ldr	r2, [r4, #16]
 8002b2c:	b942      	cbnz	r2, 8002b40 <__swsetup_r+0xa4>
 8002b2e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8002b32:	d1c5      	bne.n	8002ac0 <__swsetup_r+0x24>
 8002b34:	bd38      	pop	{r3, r4, r5, pc}
 8002b36:	0799      	lsls	r1, r3, #30
 8002b38:	bf58      	it	pl
 8002b3a:	6962      	ldrpl	r2, [r4, #20]
 8002b3c:	60a2      	str	r2, [r4, #8]
 8002b3e:	e7f4      	b.n	8002b2a <__swsetup_r+0x8e>
 8002b40:	2000      	movs	r0, #0
 8002b42:	e7f7      	b.n	8002b34 <__swsetup_r+0x98>
 8002b44:	20000018 	.word	0x20000018

08002b48 <memset>:
 8002b48:	4603      	mov	r3, r0
 8002b4a:	4402      	add	r2, r0
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d100      	bne.n	8002b52 <memset+0xa>
 8002b50:	4770      	bx	lr
 8002b52:	f803 1b01 	strb.w	r1, [r3], #1
 8002b56:	e7f9      	b.n	8002b4c <memset+0x4>

08002b58 <_close_r>:
 8002b58:	b538      	push	{r3, r4, r5, lr}
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	4d05      	ldr	r5, [pc, #20]	@ (8002b74 <_close_r+0x1c>)
 8002b5e:	4604      	mov	r4, r0
 8002b60:	4608      	mov	r0, r1
 8002b62:	602b      	str	r3, [r5, #0]
 8002b64:	f7fd fe21 	bl	80007aa <_close>
 8002b68:	1c43      	adds	r3, r0, #1
 8002b6a:	d102      	bne.n	8002b72 <_close_r+0x1a>
 8002b6c:	682b      	ldr	r3, [r5, #0]
 8002b6e:	b103      	cbz	r3, 8002b72 <_close_r+0x1a>
 8002b70:	6023      	str	r3, [r4, #0]
 8002b72:	bd38      	pop	{r3, r4, r5, pc}
 8002b74:	20000338 	.word	0x20000338

08002b78 <_lseek_r>:
 8002b78:	b538      	push	{r3, r4, r5, lr}
 8002b7a:	4604      	mov	r4, r0
 8002b7c:	4608      	mov	r0, r1
 8002b7e:	4611      	mov	r1, r2
 8002b80:	2200      	movs	r2, #0
 8002b82:	4d05      	ldr	r5, [pc, #20]	@ (8002b98 <_lseek_r+0x20>)
 8002b84:	602a      	str	r2, [r5, #0]
 8002b86:	461a      	mov	r2, r3
 8002b88:	f7fd fe33 	bl	80007f2 <_lseek>
 8002b8c:	1c43      	adds	r3, r0, #1
 8002b8e:	d102      	bne.n	8002b96 <_lseek_r+0x1e>
 8002b90:	682b      	ldr	r3, [r5, #0]
 8002b92:	b103      	cbz	r3, 8002b96 <_lseek_r+0x1e>
 8002b94:	6023      	str	r3, [r4, #0]
 8002b96:	bd38      	pop	{r3, r4, r5, pc}
 8002b98:	20000338 	.word	0x20000338

08002b9c <_read_r>:
 8002b9c:	b538      	push	{r3, r4, r5, lr}
 8002b9e:	4604      	mov	r4, r0
 8002ba0:	4608      	mov	r0, r1
 8002ba2:	4611      	mov	r1, r2
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	4d05      	ldr	r5, [pc, #20]	@ (8002bbc <_read_r+0x20>)
 8002ba8:	602a      	str	r2, [r5, #0]
 8002baa:	461a      	mov	r2, r3
 8002bac:	f7fd fde0 	bl	8000770 <_read>
 8002bb0:	1c43      	adds	r3, r0, #1
 8002bb2:	d102      	bne.n	8002bba <_read_r+0x1e>
 8002bb4:	682b      	ldr	r3, [r5, #0]
 8002bb6:	b103      	cbz	r3, 8002bba <_read_r+0x1e>
 8002bb8:	6023      	str	r3, [r4, #0]
 8002bba:	bd38      	pop	{r3, r4, r5, pc}
 8002bbc:	20000338 	.word	0x20000338

08002bc0 <_write_r>:
 8002bc0:	b538      	push	{r3, r4, r5, lr}
 8002bc2:	4604      	mov	r4, r0
 8002bc4:	4608      	mov	r0, r1
 8002bc6:	4611      	mov	r1, r2
 8002bc8:	2200      	movs	r2, #0
 8002bca:	4d05      	ldr	r5, [pc, #20]	@ (8002be0 <_write_r+0x20>)
 8002bcc:	602a      	str	r2, [r5, #0]
 8002bce:	461a      	mov	r2, r3
 8002bd0:	f7fd fc4c 	bl	800046c <_write>
 8002bd4:	1c43      	adds	r3, r0, #1
 8002bd6:	d102      	bne.n	8002bde <_write_r+0x1e>
 8002bd8:	682b      	ldr	r3, [r5, #0]
 8002bda:	b103      	cbz	r3, 8002bde <_write_r+0x1e>
 8002bdc:	6023      	str	r3, [r4, #0]
 8002bde:	bd38      	pop	{r3, r4, r5, pc}
 8002be0:	20000338 	.word	0x20000338

08002be4 <__errno>:
 8002be4:	4b01      	ldr	r3, [pc, #4]	@ (8002bec <__errno+0x8>)
 8002be6:	6818      	ldr	r0, [r3, #0]
 8002be8:	4770      	bx	lr
 8002bea:	bf00      	nop
 8002bec:	20000018 	.word	0x20000018

08002bf0 <__libc_init_array>:
 8002bf0:	b570      	push	{r4, r5, r6, lr}
 8002bf2:	2600      	movs	r6, #0
 8002bf4:	4d0c      	ldr	r5, [pc, #48]	@ (8002c28 <__libc_init_array+0x38>)
 8002bf6:	4c0d      	ldr	r4, [pc, #52]	@ (8002c2c <__libc_init_array+0x3c>)
 8002bf8:	1b64      	subs	r4, r4, r5
 8002bfa:	10a4      	asrs	r4, r4, #2
 8002bfc:	42a6      	cmp	r6, r4
 8002bfe:	d109      	bne.n	8002c14 <__libc_init_array+0x24>
 8002c00:	f000 fd36 	bl	8003670 <_init>
 8002c04:	2600      	movs	r6, #0
 8002c06:	4d0a      	ldr	r5, [pc, #40]	@ (8002c30 <__libc_init_array+0x40>)
 8002c08:	4c0a      	ldr	r4, [pc, #40]	@ (8002c34 <__libc_init_array+0x44>)
 8002c0a:	1b64      	subs	r4, r4, r5
 8002c0c:	10a4      	asrs	r4, r4, #2
 8002c0e:	42a6      	cmp	r6, r4
 8002c10:	d105      	bne.n	8002c1e <__libc_init_array+0x2e>
 8002c12:	bd70      	pop	{r4, r5, r6, pc}
 8002c14:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c18:	4798      	blx	r3
 8002c1a:	3601      	adds	r6, #1
 8002c1c:	e7ee      	b.n	8002bfc <__libc_init_array+0xc>
 8002c1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c22:	4798      	blx	r3
 8002c24:	3601      	adds	r6, #1
 8002c26:	e7f2      	b.n	8002c0e <__libc_init_array+0x1e>
 8002c28:	08003718 	.word	0x08003718
 8002c2c:	08003718 	.word	0x08003718
 8002c30:	08003718 	.word	0x08003718
 8002c34:	0800371c 	.word	0x0800371c

08002c38 <__retarget_lock_init_recursive>:
 8002c38:	4770      	bx	lr

08002c3a <__retarget_lock_acquire_recursive>:
 8002c3a:	4770      	bx	lr

08002c3c <__retarget_lock_release_recursive>:
 8002c3c:	4770      	bx	lr
	...

08002c40 <_free_r>:
 8002c40:	b538      	push	{r3, r4, r5, lr}
 8002c42:	4605      	mov	r5, r0
 8002c44:	2900      	cmp	r1, #0
 8002c46:	d040      	beq.n	8002cca <_free_r+0x8a>
 8002c48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002c4c:	1f0c      	subs	r4, r1, #4
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	bfb8      	it	lt
 8002c52:	18e4      	addlt	r4, r4, r3
 8002c54:	f000 f8e6 	bl	8002e24 <__malloc_lock>
 8002c58:	4a1c      	ldr	r2, [pc, #112]	@ (8002ccc <_free_r+0x8c>)
 8002c5a:	6813      	ldr	r3, [r2, #0]
 8002c5c:	b933      	cbnz	r3, 8002c6c <_free_r+0x2c>
 8002c5e:	6063      	str	r3, [r4, #4]
 8002c60:	6014      	str	r4, [r2, #0]
 8002c62:	4628      	mov	r0, r5
 8002c64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002c68:	f000 b8e2 	b.w	8002e30 <__malloc_unlock>
 8002c6c:	42a3      	cmp	r3, r4
 8002c6e:	d908      	bls.n	8002c82 <_free_r+0x42>
 8002c70:	6820      	ldr	r0, [r4, #0]
 8002c72:	1821      	adds	r1, r4, r0
 8002c74:	428b      	cmp	r3, r1
 8002c76:	bf01      	itttt	eq
 8002c78:	6819      	ldreq	r1, [r3, #0]
 8002c7a:	685b      	ldreq	r3, [r3, #4]
 8002c7c:	1809      	addeq	r1, r1, r0
 8002c7e:	6021      	streq	r1, [r4, #0]
 8002c80:	e7ed      	b.n	8002c5e <_free_r+0x1e>
 8002c82:	461a      	mov	r2, r3
 8002c84:	685b      	ldr	r3, [r3, #4]
 8002c86:	b10b      	cbz	r3, 8002c8c <_free_r+0x4c>
 8002c88:	42a3      	cmp	r3, r4
 8002c8a:	d9fa      	bls.n	8002c82 <_free_r+0x42>
 8002c8c:	6811      	ldr	r1, [r2, #0]
 8002c8e:	1850      	adds	r0, r2, r1
 8002c90:	42a0      	cmp	r0, r4
 8002c92:	d10b      	bne.n	8002cac <_free_r+0x6c>
 8002c94:	6820      	ldr	r0, [r4, #0]
 8002c96:	4401      	add	r1, r0
 8002c98:	1850      	adds	r0, r2, r1
 8002c9a:	4283      	cmp	r3, r0
 8002c9c:	6011      	str	r1, [r2, #0]
 8002c9e:	d1e0      	bne.n	8002c62 <_free_r+0x22>
 8002ca0:	6818      	ldr	r0, [r3, #0]
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	4408      	add	r0, r1
 8002ca6:	6010      	str	r0, [r2, #0]
 8002ca8:	6053      	str	r3, [r2, #4]
 8002caa:	e7da      	b.n	8002c62 <_free_r+0x22>
 8002cac:	d902      	bls.n	8002cb4 <_free_r+0x74>
 8002cae:	230c      	movs	r3, #12
 8002cb0:	602b      	str	r3, [r5, #0]
 8002cb2:	e7d6      	b.n	8002c62 <_free_r+0x22>
 8002cb4:	6820      	ldr	r0, [r4, #0]
 8002cb6:	1821      	adds	r1, r4, r0
 8002cb8:	428b      	cmp	r3, r1
 8002cba:	bf01      	itttt	eq
 8002cbc:	6819      	ldreq	r1, [r3, #0]
 8002cbe:	685b      	ldreq	r3, [r3, #4]
 8002cc0:	1809      	addeq	r1, r1, r0
 8002cc2:	6021      	streq	r1, [r4, #0]
 8002cc4:	6063      	str	r3, [r4, #4]
 8002cc6:	6054      	str	r4, [r2, #4]
 8002cc8:	e7cb      	b.n	8002c62 <_free_r+0x22>
 8002cca:	bd38      	pop	{r3, r4, r5, pc}
 8002ccc:	20000344 	.word	0x20000344

08002cd0 <malloc>:
 8002cd0:	4b02      	ldr	r3, [pc, #8]	@ (8002cdc <malloc+0xc>)
 8002cd2:	4601      	mov	r1, r0
 8002cd4:	6818      	ldr	r0, [r3, #0]
 8002cd6:	f000 b825 	b.w	8002d24 <_malloc_r>
 8002cda:	bf00      	nop
 8002cdc:	20000018 	.word	0x20000018

08002ce0 <sbrk_aligned>:
 8002ce0:	b570      	push	{r4, r5, r6, lr}
 8002ce2:	4e0f      	ldr	r6, [pc, #60]	@ (8002d20 <sbrk_aligned+0x40>)
 8002ce4:	460c      	mov	r4, r1
 8002ce6:	6831      	ldr	r1, [r6, #0]
 8002ce8:	4605      	mov	r5, r0
 8002cea:	b911      	cbnz	r1, 8002cf2 <sbrk_aligned+0x12>
 8002cec:	f000 fca2 	bl	8003634 <_sbrk_r>
 8002cf0:	6030      	str	r0, [r6, #0]
 8002cf2:	4621      	mov	r1, r4
 8002cf4:	4628      	mov	r0, r5
 8002cf6:	f000 fc9d 	bl	8003634 <_sbrk_r>
 8002cfa:	1c43      	adds	r3, r0, #1
 8002cfc:	d103      	bne.n	8002d06 <sbrk_aligned+0x26>
 8002cfe:	f04f 34ff 	mov.w	r4, #4294967295
 8002d02:	4620      	mov	r0, r4
 8002d04:	bd70      	pop	{r4, r5, r6, pc}
 8002d06:	1cc4      	adds	r4, r0, #3
 8002d08:	f024 0403 	bic.w	r4, r4, #3
 8002d0c:	42a0      	cmp	r0, r4
 8002d0e:	d0f8      	beq.n	8002d02 <sbrk_aligned+0x22>
 8002d10:	1a21      	subs	r1, r4, r0
 8002d12:	4628      	mov	r0, r5
 8002d14:	f000 fc8e 	bl	8003634 <_sbrk_r>
 8002d18:	3001      	adds	r0, #1
 8002d1a:	d1f2      	bne.n	8002d02 <sbrk_aligned+0x22>
 8002d1c:	e7ef      	b.n	8002cfe <sbrk_aligned+0x1e>
 8002d1e:	bf00      	nop
 8002d20:	20000340 	.word	0x20000340

08002d24 <_malloc_r>:
 8002d24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002d28:	1ccd      	adds	r5, r1, #3
 8002d2a:	f025 0503 	bic.w	r5, r5, #3
 8002d2e:	3508      	adds	r5, #8
 8002d30:	2d0c      	cmp	r5, #12
 8002d32:	bf38      	it	cc
 8002d34:	250c      	movcc	r5, #12
 8002d36:	2d00      	cmp	r5, #0
 8002d38:	4606      	mov	r6, r0
 8002d3a:	db01      	blt.n	8002d40 <_malloc_r+0x1c>
 8002d3c:	42a9      	cmp	r1, r5
 8002d3e:	d904      	bls.n	8002d4a <_malloc_r+0x26>
 8002d40:	230c      	movs	r3, #12
 8002d42:	6033      	str	r3, [r6, #0]
 8002d44:	2000      	movs	r0, #0
 8002d46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002d4a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002e20 <_malloc_r+0xfc>
 8002d4e:	f000 f869 	bl	8002e24 <__malloc_lock>
 8002d52:	f8d8 3000 	ldr.w	r3, [r8]
 8002d56:	461c      	mov	r4, r3
 8002d58:	bb44      	cbnz	r4, 8002dac <_malloc_r+0x88>
 8002d5a:	4629      	mov	r1, r5
 8002d5c:	4630      	mov	r0, r6
 8002d5e:	f7ff ffbf 	bl	8002ce0 <sbrk_aligned>
 8002d62:	1c43      	adds	r3, r0, #1
 8002d64:	4604      	mov	r4, r0
 8002d66:	d158      	bne.n	8002e1a <_malloc_r+0xf6>
 8002d68:	f8d8 4000 	ldr.w	r4, [r8]
 8002d6c:	4627      	mov	r7, r4
 8002d6e:	2f00      	cmp	r7, #0
 8002d70:	d143      	bne.n	8002dfa <_malloc_r+0xd6>
 8002d72:	2c00      	cmp	r4, #0
 8002d74:	d04b      	beq.n	8002e0e <_malloc_r+0xea>
 8002d76:	6823      	ldr	r3, [r4, #0]
 8002d78:	4639      	mov	r1, r7
 8002d7a:	4630      	mov	r0, r6
 8002d7c:	eb04 0903 	add.w	r9, r4, r3
 8002d80:	f000 fc58 	bl	8003634 <_sbrk_r>
 8002d84:	4581      	cmp	r9, r0
 8002d86:	d142      	bne.n	8002e0e <_malloc_r+0xea>
 8002d88:	6821      	ldr	r1, [r4, #0]
 8002d8a:	4630      	mov	r0, r6
 8002d8c:	1a6d      	subs	r5, r5, r1
 8002d8e:	4629      	mov	r1, r5
 8002d90:	f7ff ffa6 	bl	8002ce0 <sbrk_aligned>
 8002d94:	3001      	adds	r0, #1
 8002d96:	d03a      	beq.n	8002e0e <_malloc_r+0xea>
 8002d98:	6823      	ldr	r3, [r4, #0]
 8002d9a:	442b      	add	r3, r5
 8002d9c:	6023      	str	r3, [r4, #0]
 8002d9e:	f8d8 3000 	ldr.w	r3, [r8]
 8002da2:	685a      	ldr	r2, [r3, #4]
 8002da4:	bb62      	cbnz	r2, 8002e00 <_malloc_r+0xdc>
 8002da6:	f8c8 7000 	str.w	r7, [r8]
 8002daa:	e00f      	b.n	8002dcc <_malloc_r+0xa8>
 8002dac:	6822      	ldr	r2, [r4, #0]
 8002dae:	1b52      	subs	r2, r2, r5
 8002db0:	d420      	bmi.n	8002df4 <_malloc_r+0xd0>
 8002db2:	2a0b      	cmp	r2, #11
 8002db4:	d917      	bls.n	8002de6 <_malloc_r+0xc2>
 8002db6:	1961      	adds	r1, r4, r5
 8002db8:	42a3      	cmp	r3, r4
 8002dba:	6025      	str	r5, [r4, #0]
 8002dbc:	bf18      	it	ne
 8002dbe:	6059      	strne	r1, [r3, #4]
 8002dc0:	6863      	ldr	r3, [r4, #4]
 8002dc2:	bf08      	it	eq
 8002dc4:	f8c8 1000 	streq.w	r1, [r8]
 8002dc8:	5162      	str	r2, [r4, r5]
 8002dca:	604b      	str	r3, [r1, #4]
 8002dcc:	4630      	mov	r0, r6
 8002dce:	f000 f82f 	bl	8002e30 <__malloc_unlock>
 8002dd2:	f104 000b 	add.w	r0, r4, #11
 8002dd6:	1d23      	adds	r3, r4, #4
 8002dd8:	f020 0007 	bic.w	r0, r0, #7
 8002ddc:	1ac2      	subs	r2, r0, r3
 8002dde:	bf1c      	itt	ne
 8002de0:	1a1b      	subne	r3, r3, r0
 8002de2:	50a3      	strne	r3, [r4, r2]
 8002de4:	e7af      	b.n	8002d46 <_malloc_r+0x22>
 8002de6:	6862      	ldr	r2, [r4, #4]
 8002de8:	42a3      	cmp	r3, r4
 8002dea:	bf0c      	ite	eq
 8002dec:	f8c8 2000 	streq.w	r2, [r8]
 8002df0:	605a      	strne	r2, [r3, #4]
 8002df2:	e7eb      	b.n	8002dcc <_malloc_r+0xa8>
 8002df4:	4623      	mov	r3, r4
 8002df6:	6864      	ldr	r4, [r4, #4]
 8002df8:	e7ae      	b.n	8002d58 <_malloc_r+0x34>
 8002dfa:	463c      	mov	r4, r7
 8002dfc:	687f      	ldr	r7, [r7, #4]
 8002dfe:	e7b6      	b.n	8002d6e <_malloc_r+0x4a>
 8002e00:	461a      	mov	r2, r3
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	42a3      	cmp	r3, r4
 8002e06:	d1fb      	bne.n	8002e00 <_malloc_r+0xdc>
 8002e08:	2300      	movs	r3, #0
 8002e0a:	6053      	str	r3, [r2, #4]
 8002e0c:	e7de      	b.n	8002dcc <_malloc_r+0xa8>
 8002e0e:	230c      	movs	r3, #12
 8002e10:	4630      	mov	r0, r6
 8002e12:	6033      	str	r3, [r6, #0]
 8002e14:	f000 f80c 	bl	8002e30 <__malloc_unlock>
 8002e18:	e794      	b.n	8002d44 <_malloc_r+0x20>
 8002e1a:	6005      	str	r5, [r0, #0]
 8002e1c:	e7d6      	b.n	8002dcc <_malloc_r+0xa8>
 8002e1e:	bf00      	nop
 8002e20:	20000344 	.word	0x20000344

08002e24 <__malloc_lock>:
 8002e24:	4801      	ldr	r0, [pc, #4]	@ (8002e2c <__malloc_lock+0x8>)
 8002e26:	f7ff bf08 	b.w	8002c3a <__retarget_lock_acquire_recursive>
 8002e2a:	bf00      	nop
 8002e2c:	2000033c 	.word	0x2000033c

08002e30 <__malloc_unlock>:
 8002e30:	4801      	ldr	r0, [pc, #4]	@ (8002e38 <__malloc_unlock+0x8>)
 8002e32:	f7ff bf03 	b.w	8002c3c <__retarget_lock_release_recursive>
 8002e36:	bf00      	nop
 8002e38:	2000033c 	.word	0x2000033c

08002e3c <__sfputc_r>:
 8002e3c:	6893      	ldr	r3, [r2, #8]
 8002e3e:	b410      	push	{r4}
 8002e40:	3b01      	subs	r3, #1
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	6093      	str	r3, [r2, #8]
 8002e46:	da07      	bge.n	8002e58 <__sfputc_r+0x1c>
 8002e48:	6994      	ldr	r4, [r2, #24]
 8002e4a:	42a3      	cmp	r3, r4
 8002e4c:	db01      	blt.n	8002e52 <__sfputc_r+0x16>
 8002e4e:	290a      	cmp	r1, #10
 8002e50:	d102      	bne.n	8002e58 <__sfputc_r+0x1c>
 8002e52:	bc10      	pop	{r4}
 8002e54:	f7ff bde3 	b.w	8002a1e <__swbuf_r>
 8002e58:	6813      	ldr	r3, [r2, #0]
 8002e5a:	1c58      	adds	r0, r3, #1
 8002e5c:	6010      	str	r0, [r2, #0]
 8002e5e:	7019      	strb	r1, [r3, #0]
 8002e60:	4608      	mov	r0, r1
 8002e62:	bc10      	pop	{r4}
 8002e64:	4770      	bx	lr

08002e66 <__sfputs_r>:
 8002e66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e68:	4606      	mov	r6, r0
 8002e6a:	460f      	mov	r7, r1
 8002e6c:	4614      	mov	r4, r2
 8002e6e:	18d5      	adds	r5, r2, r3
 8002e70:	42ac      	cmp	r4, r5
 8002e72:	d101      	bne.n	8002e78 <__sfputs_r+0x12>
 8002e74:	2000      	movs	r0, #0
 8002e76:	e007      	b.n	8002e88 <__sfputs_r+0x22>
 8002e78:	463a      	mov	r2, r7
 8002e7a:	4630      	mov	r0, r6
 8002e7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002e80:	f7ff ffdc 	bl	8002e3c <__sfputc_r>
 8002e84:	1c43      	adds	r3, r0, #1
 8002e86:	d1f3      	bne.n	8002e70 <__sfputs_r+0xa>
 8002e88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002e8c <_vfiprintf_r>:
 8002e8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e90:	460d      	mov	r5, r1
 8002e92:	4614      	mov	r4, r2
 8002e94:	4698      	mov	r8, r3
 8002e96:	4606      	mov	r6, r0
 8002e98:	b09d      	sub	sp, #116	@ 0x74
 8002e9a:	b118      	cbz	r0, 8002ea4 <_vfiprintf_r+0x18>
 8002e9c:	6a03      	ldr	r3, [r0, #32]
 8002e9e:	b90b      	cbnz	r3, 8002ea4 <_vfiprintf_r+0x18>
 8002ea0:	f7ff fc20 	bl	80026e4 <__sinit>
 8002ea4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002ea6:	07d9      	lsls	r1, r3, #31
 8002ea8:	d405      	bmi.n	8002eb6 <_vfiprintf_r+0x2a>
 8002eaa:	89ab      	ldrh	r3, [r5, #12]
 8002eac:	059a      	lsls	r2, r3, #22
 8002eae:	d402      	bmi.n	8002eb6 <_vfiprintf_r+0x2a>
 8002eb0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002eb2:	f7ff fec2 	bl	8002c3a <__retarget_lock_acquire_recursive>
 8002eb6:	89ab      	ldrh	r3, [r5, #12]
 8002eb8:	071b      	lsls	r3, r3, #28
 8002eba:	d501      	bpl.n	8002ec0 <_vfiprintf_r+0x34>
 8002ebc:	692b      	ldr	r3, [r5, #16]
 8002ebe:	b99b      	cbnz	r3, 8002ee8 <_vfiprintf_r+0x5c>
 8002ec0:	4629      	mov	r1, r5
 8002ec2:	4630      	mov	r0, r6
 8002ec4:	f7ff fdea 	bl	8002a9c <__swsetup_r>
 8002ec8:	b170      	cbz	r0, 8002ee8 <_vfiprintf_r+0x5c>
 8002eca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002ecc:	07dc      	lsls	r4, r3, #31
 8002ece:	d504      	bpl.n	8002eda <_vfiprintf_r+0x4e>
 8002ed0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ed4:	b01d      	add	sp, #116	@ 0x74
 8002ed6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002eda:	89ab      	ldrh	r3, [r5, #12]
 8002edc:	0598      	lsls	r0, r3, #22
 8002ede:	d4f7      	bmi.n	8002ed0 <_vfiprintf_r+0x44>
 8002ee0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002ee2:	f7ff feab 	bl	8002c3c <__retarget_lock_release_recursive>
 8002ee6:	e7f3      	b.n	8002ed0 <_vfiprintf_r+0x44>
 8002ee8:	2300      	movs	r3, #0
 8002eea:	9309      	str	r3, [sp, #36]	@ 0x24
 8002eec:	2320      	movs	r3, #32
 8002eee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002ef2:	2330      	movs	r3, #48	@ 0x30
 8002ef4:	f04f 0901 	mov.w	r9, #1
 8002ef8:	f8cd 800c 	str.w	r8, [sp, #12]
 8002efc:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80030a8 <_vfiprintf_r+0x21c>
 8002f00:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002f04:	4623      	mov	r3, r4
 8002f06:	469a      	mov	sl, r3
 8002f08:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002f0c:	b10a      	cbz	r2, 8002f12 <_vfiprintf_r+0x86>
 8002f0e:	2a25      	cmp	r2, #37	@ 0x25
 8002f10:	d1f9      	bne.n	8002f06 <_vfiprintf_r+0x7a>
 8002f12:	ebba 0b04 	subs.w	fp, sl, r4
 8002f16:	d00b      	beq.n	8002f30 <_vfiprintf_r+0xa4>
 8002f18:	465b      	mov	r3, fp
 8002f1a:	4622      	mov	r2, r4
 8002f1c:	4629      	mov	r1, r5
 8002f1e:	4630      	mov	r0, r6
 8002f20:	f7ff ffa1 	bl	8002e66 <__sfputs_r>
 8002f24:	3001      	adds	r0, #1
 8002f26:	f000 80a7 	beq.w	8003078 <_vfiprintf_r+0x1ec>
 8002f2a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002f2c:	445a      	add	r2, fp
 8002f2e:	9209      	str	r2, [sp, #36]	@ 0x24
 8002f30:	f89a 3000 	ldrb.w	r3, [sl]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	f000 809f 	beq.w	8003078 <_vfiprintf_r+0x1ec>
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	f04f 32ff 	mov.w	r2, #4294967295
 8002f40:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002f44:	f10a 0a01 	add.w	sl, sl, #1
 8002f48:	9304      	str	r3, [sp, #16]
 8002f4a:	9307      	str	r3, [sp, #28]
 8002f4c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002f50:	931a      	str	r3, [sp, #104]	@ 0x68
 8002f52:	4654      	mov	r4, sl
 8002f54:	2205      	movs	r2, #5
 8002f56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002f5a:	4853      	ldr	r0, [pc, #332]	@ (80030a8 <_vfiprintf_r+0x21c>)
 8002f5c:	f000 fb7a 	bl	8003654 <memchr>
 8002f60:	9a04      	ldr	r2, [sp, #16]
 8002f62:	b9d8      	cbnz	r0, 8002f9c <_vfiprintf_r+0x110>
 8002f64:	06d1      	lsls	r1, r2, #27
 8002f66:	bf44      	itt	mi
 8002f68:	2320      	movmi	r3, #32
 8002f6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002f6e:	0713      	lsls	r3, r2, #28
 8002f70:	bf44      	itt	mi
 8002f72:	232b      	movmi	r3, #43	@ 0x2b
 8002f74:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002f78:	f89a 3000 	ldrb.w	r3, [sl]
 8002f7c:	2b2a      	cmp	r3, #42	@ 0x2a
 8002f7e:	d015      	beq.n	8002fac <_vfiprintf_r+0x120>
 8002f80:	4654      	mov	r4, sl
 8002f82:	2000      	movs	r0, #0
 8002f84:	f04f 0c0a 	mov.w	ip, #10
 8002f88:	9a07      	ldr	r2, [sp, #28]
 8002f8a:	4621      	mov	r1, r4
 8002f8c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002f90:	3b30      	subs	r3, #48	@ 0x30
 8002f92:	2b09      	cmp	r3, #9
 8002f94:	d94b      	bls.n	800302e <_vfiprintf_r+0x1a2>
 8002f96:	b1b0      	cbz	r0, 8002fc6 <_vfiprintf_r+0x13a>
 8002f98:	9207      	str	r2, [sp, #28]
 8002f9a:	e014      	b.n	8002fc6 <_vfiprintf_r+0x13a>
 8002f9c:	eba0 0308 	sub.w	r3, r0, r8
 8002fa0:	fa09 f303 	lsl.w	r3, r9, r3
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	46a2      	mov	sl, r4
 8002fa8:	9304      	str	r3, [sp, #16]
 8002faa:	e7d2      	b.n	8002f52 <_vfiprintf_r+0xc6>
 8002fac:	9b03      	ldr	r3, [sp, #12]
 8002fae:	1d19      	adds	r1, r3, #4
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	9103      	str	r1, [sp, #12]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	bfbb      	ittet	lt
 8002fb8:	425b      	neglt	r3, r3
 8002fba:	f042 0202 	orrlt.w	r2, r2, #2
 8002fbe:	9307      	strge	r3, [sp, #28]
 8002fc0:	9307      	strlt	r3, [sp, #28]
 8002fc2:	bfb8      	it	lt
 8002fc4:	9204      	strlt	r2, [sp, #16]
 8002fc6:	7823      	ldrb	r3, [r4, #0]
 8002fc8:	2b2e      	cmp	r3, #46	@ 0x2e
 8002fca:	d10a      	bne.n	8002fe2 <_vfiprintf_r+0x156>
 8002fcc:	7863      	ldrb	r3, [r4, #1]
 8002fce:	2b2a      	cmp	r3, #42	@ 0x2a
 8002fd0:	d132      	bne.n	8003038 <_vfiprintf_r+0x1ac>
 8002fd2:	9b03      	ldr	r3, [sp, #12]
 8002fd4:	3402      	adds	r4, #2
 8002fd6:	1d1a      	adds	r2, r3, #4
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	9203      	str	r2, [sp, #12]
 8002fdc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002fe0:	9305      	str	r3, [sp, #20]
 8002fe2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80030ac <_vfiprintf_r+0x220>
 8002fe6:	2203      	movs	r2, #3
 8002fe8:	4650      	mov	r0, sl
 8002fea:	7821      	ldrb	r1, [r4, #0]
 8002fec:	f000 fb32 	bl	8003654 <memchr>
 8002ff0:	b138      	cbz	r0, 8003002 <_vfiprintf_r+0x176>
 8002ff2:	2240      	movs	r2, #64	@ 0x40
 8002ff4:	9b04      	ldr	r3, [sp, #16]
 8002ff6:	eba0 000a 	sub.w	r0, r0, sl
 8002ffa:	4082      	lsls	r2, r0
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	3401      	adds	r4, #1
 8003000:	9304      	str	r3, [sp, #16]
 8003002:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003006:	2206      	movs	r2, #6
 8003008:	4829      	ldr	r0, [pc, #164]	@ (80030b0 <_vfiprintf_r+0x224>)
 800300a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800300e:	f000 fb21 	bl	8003654 <memchr>
 8003012:	2800      	cmp	r0, #0
 8003014:	d03f      	beq.n	8003096 <_vfiprintf_r+0x20a>
 8003016:	4b27      	ldr	r3, [pc, #156]	@ (80030b4 <_vfiprintf_r+0x228>)
 8003018:	bb1b      	cbnz	r3, 8003062 <_vfiprintf_r+0x1d6>
 800301a:	9b03      	ldr	r3, [sp, #12]
 800301c:	3307      	adds	r3, #7
 800301e:	f023 0307 	bic.w	r3, r3, #7
 8003022:	3308      	adds	r3, #8
 8003024:	9303      	str	r3, [sp, #12]
 8003026:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003028:	443b      	add	r3, r7
 800302a:	9309      	str	r3, [sp, #36]	@ 0x24
 800302c:	e76a      	b.n	8002f04 <_vfiprintf_r+0x78>
 800302e:	460c      	mov	r4, r1
 8003030:	2001      	movs	r0, #1
 8003032:	fb0c 3202 	mla	r2, ip, r2, r3
 8003036:	e7a8      	b.n	8002f8a <_vfiprintf_r+0xfe>
 8003038:	2300      	movs	r3, #0
 800303a:	f04f 0c0a 	mov.w	ip, #10
 800303e:	4619      	mov	r1, r3
 8003040:	3401      	adds	r4, #1
 8003042:	9305      	str	r3, [sp, #20]
 8003044:	4620      	mov	r0, r4
 8003046:	f810 2b01 	ldrb.w	r2, [r0], #1
 800304a:	3a30      	subs	r2, #48	@ 0x30
 800304c:	2a09      	cmp	r2, #9
 800304e:	d903      	bls.n	8003058 <_vfiprintf_r+0x1cc>
 8003050:	2b00      	cmp	r3, #0
 8003052:	d0c6      	beq.n	8002fe2 <_vfiprintf_r+0x156>
 8003054:	9105      	str	r1, [sp, #20]
 8003056:	e7c4      	b.n	8002fe2 <_vfiprintf_r+0x156>
 8003058:	4604      	mov	r4, r0
 800305a:	2301      	movs	r3, #1
 800305c:	fb0c 2101 	mla	r1, ip, r1, r2
 8003060:	e7f0      	b.n	8003044 <_vfiprintf_r+0x1b8>
 8003062:	ab03      	add	r3, sp, #12
 8003064:	9300      	str	r3, [sp, #0]
 8003066:	462a      	mov	r2, r5
 8003068:	4630      	mov	r0, r6
 800306a:	4b13      	ldr	r3, [pc, #76]	@ (80030b8 <_vfiprintf_r+0x22c>)
 800306c:	a904      	add	r1, sp, #16
 800306e:	f3af 8000 	nop.w
 8003072:	4607      	mov	r7, r0
 8003074:	1c78      	adds	r0, r7, #1
 8003076:	d1d6      	bne.n	8003026 <_vfiprintf_r+0x19a>
 8003078:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800307a:	07d9      	lsls	r1, r3, #31
 800307c:	d405      	bmi.n	800308a <_vfiprintf_r+0x1fe>
 800307e:	89ab      	ldrh	r3, [r5, #12]
 8003080:	059a      	lsls	r2, r3, #22
 8003082:	d402      	bmi.n	800308a <_vfiprintf_r+0x1fe>
 8003084:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003086:	f7ff fdd9 	bl	8002c3c <__retarget_lock_release_recursive>
 800308a:	89ab      	ldrh	r3, [r5, #12]
 800308c:	065b      	lsls	r3, r3, #25
 800308e:	f53f af1f 	bmi.w	8002ed0 <_vfiprintf_r+0x44>
 8003092:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003094:	e71e      	b.n	8002ed4 <_vfiprintf_r+0x48>
 8003096:	ab03      	add	r3, sp, #12
 8003098:	9300      	str	r3, [sp, #0]
 800309a:	462a      	mov	r2, r5
 800309c:	4630      	mov	r0, r6
 800309e:	4b06      	ldr	r3, [pc, #24]	@ (80030b8 <_vfiprintf_r+0x22c>)
 80030a0:	a904      	add	r1, sp, #16
 80030a2:	f000 f87d 	bl	80031a0 <_printf_i>
 80030a6:	e7e4      	b.n	8003072 <_vfiprintf_r+0x1e6>
 80030a8:	080036e2 	.word	0x080036e2
 80030ac:	080036e8 	.word	0x080036e8
 80030b0:	080036ec 	.word	0x080036ec
 80030b4:	00000000 	.word	0x00000000
 80030b8:	08002e67 	.word	0x08002e67

080030bc <_printf_common>:
 80030bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80030c0:	4616      	mov	r6, r2
 80030c2:	4698      	mov	r8, r3
 80030c4:	688a      	ldr	r2, [r1, #8]
 80030c6:	690b      	ldr	r3, [r1, #16]
 80030c8:	4607      	mov	r7, r0
 80030ca:	4293      	cmp	r3, r2
 80030cc:	bfb8      	it	lt
 80030ce:	4613      	movlt	r3, r2
 80030d0:	6033      	str	r3, [r6, #0]
 80030d2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80030d6:	460c      	mov	r4, r1
 80030d8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80030dc:	b10a      	cbz	r2, 80030e2 <_printf_common+0x26>
 80030de:	3301      	adds	r3, #1
 80030e0:	6033      	str	r3, [r6, #0]
 80030e2:	6823      	ldr	r3, [r4, #0]
 80030e4:	0699      	lsls	r1, r3, #26
 80030e6:	bf42      	ittt	mi
 80030e8:	6833      	ldrmi	r3, [r6, #0]
 80030ea:	3302      	addmi	r3, #2
 80030ec:	6033      	strmi	r3, [r6, #0]
 80030ee:	6825      	ldr	r5, [r4, #0]
 80030f0:	f015 0506 	ands.w	r5, r5, #6
 80030f4:	d106      	bne.n	8003104 <_printf_common+0x48>
 80030f6:	f104 0a19 	add.w	sl, r4, #25
 80030fa:	68e3      	ldr	r3, [r4, #12]
 80030fc:	6832      	ldr	r2, [r6, #0]
 80030fe:	1a9b      	subs	r3, r3, r2
 8003100:	42ab      	cmp	r3, r5
 8003102:	dc2b      	bgt.n	800315c <_printf_common+0xa0>
 8003104:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003108:	6822      	ldr	r2, [r4, #0]
 800310a:	3b00      	subs	r3, #0
 800310c:	bf18      	it	ne
 800310e:	2301      	movne	r3, #1
 8003110:	0692      	lsls	r2, r2, #26
 8003112:	d430      	bmi.n	8003176 <_printf_common+0xba>
 8003114:	4641      	mov	r1, r8
 8003116:	4638      	mov	r0, r7
 8003118:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800311c:	47c8      	blx	r9
 800311e:	3001      	adds	r0, #1
 8003120:	d023      	beq.n	800316a <_printf_common+0xae>
 8003122:	6823      	ldr	r3, [r4, #0]
 8003124:	6922      	ldr	r2, [r4, #16]
 8003126:	f003 0306 	and.w	r3, r3, #6
 800312a:	2b04      	cmp	r3, #4
 800312c:	bf14      	ite	ne
 800312e:	2500      	movne	r5, #0
 8003130:	6833      	ldreq	r3, [r6, #0]
 8003132:	f04f 0600 	mov.w	r6, #0
 8003136:	bf08      	it	eq
 8003138:	68e5      	ldreq	r5, [r4, #12]
 800313a:	f104 041a 	add.w	r4, r4, #26
 800313e:	bf08      	it	eq
 8003140:	1aed      	subeq	r5, r5, r3
 8003142:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003146:	bf08      	it	eq
 8003148:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800314c:	4293      	cmp	r3, r2
 800314e:	bfc4      	itt	gt
 8003150:	1a9b      	subgt	r3, r3, r2
 8003152:	18ed      	addgt	r5, r5, r3
 8003154:	42b5      	cmp	r5, r6
 8003156:	d11a      	bne.n	800318e <_printf_common+0xd2>
 8003158:	2000      	movs	r0, #0
 800315a:	e008      	b.n	800316e <_printf_common+0xb2>
 800315c:	2301      	movs	r3, #1
 800315e:	4652      	mov	r2, sl
 8003160:	4641      	mov	r1, r8
 8003162:	4638      	mov	r0, r7
 8003164:	47c8      	blx	r9
 8003166:	3001      	adds	r0, #1
 8003168:	d103      	bne.n	8003172 <_printf_common+0xb6>
 800316a:	f04f 30ff 	mov.w	r0, #4294967295
 800316e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003172:	3501      	adds	r5, #1
 8003174:	e7c1      	b.n	80030fa <_printf_common+0x3e>
 8003176:	2030      	movs	r0, #48	@ 0x30
 8003178:	18e1      	adds	r1, r4, r3
 800317a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800317e:	1c5a      	adds	r2, r3, #1
 8003180:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003184:	4422      	add	r2, r4
 8003186:	3302      	adds	r3, #2
 8003188:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800318c:	e7c2      	b.n	8003114 <_printf_common+0x58>
 800318e:	2301      	movs	r3, #1
 8003190:	4622      	mov	r2, r4
 8003192:	4641      	mov	r1, r8
 8003194:	4638      	mov	r0, r7
 8003196:	47c8      	blx	r9
 8003198:	3001      	adds	r0, #1
 800319a:	d0e6      	beq.n	800316a <_printf_common+0xae>
 800319c:	3601      	adds	r6, #1
 800319e:	e7d9      	b.n	8003154 <_printf_common+0x98>

080031a0 <_printf_i>:
 80031a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80031a4:	7e0f      	ldrb	r7, [r1, #24]
 80031a6:	4691      	mov	r9, r2
 80031a8:	2f78      	cmp	r7, #120	@ 0x78
 80031aa:	4680      	mov	r8, r0
 80031ac:	460c      	mov	r4, r1
 80031ae:	469a      	mov	sl, r3
 80031b0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80031b2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80031b6:	d807      	bhi.n	80031c8 <_printf_i+0x28>
 80031b8:	2f62      	cmp	r7, #98	@ 0x62
 80031ba:	d80a      	bhi.n	80031d2 <_printf_i+0x32>
 80031bc:	2f00      	cmp	r7, #0
 80031be:	f000 80d1 	beq.w	8003364 <_printf_i+0x1c4>
 80031c2:	2f58      	cmp	r7, #88	@ 0x58
 80031c4:	f000 80b8 	beq.w	8003338 <_printf_i+0x198>
 80031c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80031cc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80031d0:	e03a      	b.n	8003248 <_printf_i+0xa8>
 80031d2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80031d6:	2b15      	cmp	r3, #21
 80031d8:	d8f6      	bhi.n	80031c8 <_printf_i+0x28>
 80031da:	a101      	add	r1, pc, #4	@ (adr r1, 80031e0 <_printf_i+0x40>)
 80031dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80031e0:	08003239 	.word	0x08003239
 80031e4:	0800324d 	.word	0x0800324d
 80031e8:	080031c9 	.word	0x080031c9
 80031ec:	080031c9 	.word	0x080031c9
 80031f0:	080031c9 	.word	0x080031c9
 80031f4:	080031c9 	.word	0x080031c9
 80031f8:	0800324d 	.word	0x0800324d
 80031fc:	080031c9 	.word	0x080031c9
 8003200:	080031c9 	.word	0x080031c9
 8003204:	080031c9 	.word	0x080031c9
 8003208:	080031c9 	.word	0x080031c9
 800320c:	0800334b 	.word	0x0800334b
 8003210:	08003277 	.word	0x08003277
 8003214:	08003305 	.word	0x08003305
 8003218:	080031c9 	.word	0x080031c9
 800321c:	080031c9 	.word	0x080031c9
 8003220:	0800336d 	.word	0x0800336d
 8003224:	080031c9 	.word	0x080031c9
 8003228:	08003277 	.word	0x08003277
 800322c:	080031c9 	.word	0x080031c9
 8003230:	080031c9 	.word	0x080031c9
 8003234:	0800330d 	.word	0x0800330d
 8003238:	6833      	ldr	r3, [r6, #0]
 800323a:	1d1a      	adds	r2, r3, #4
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	6032      	str	r2, [r6, #0]
 8003240:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003244:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003248:	2301      	movs	r3, #1
 800324a:	e09c      	b.n	8003386 <_printf_i+0x1e6>
 800324c:	6833      	ldr	r3, [r6, #0]
 800324e:	6820      	ldr	r0, [r4, #0]
 8003250:	1d19      	adds	r1, r3, #4
 8003252:	6031      	str	r1, [r6, #0]
 8003254:	0606      	lsls	r6, r0, #24
 8003256:	d501      	bpl.n	800325c <_printf_i+0xbc>
 8003258:	681d      	ldr	r5, [r3, #0]
 800325a:	e003      	b.n	8003264 <_printf_i+0xc4>
 800325c:	0645      	lsls	r5, r0, #25
 800325e:	d5fb      	bpl.n	8003258 <_printf_i+0xb8>
 8003260:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003264:	2d00      	cmp	r5, #0
 8003266:	da03      	bge.n	8003270 <_printf_i+0xd0>
 8003268:	232d      	movs	r3, #45	@ 0x2d
 800326a:	426d      	negs	r5, r5
 800326c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003270:	230a      	movs	r3, #10
 8003272:	4858      	ldr	r0, [pc, #352]	@ (80033d4 <_printf_i+0x234>)
 8003274:	e011      	b.n	800329a <_printf_i+0xfa>
 8003276:	6821      	ldr	r1, [r4, #0]
 8003278:	6833      	ldr	r3, [r6, #0]
 800327a:	0608      	lsls	r0, r1, #24
 800327c:	f853 5b04 	ldr.w	r5, [r3], #4
 8003280:	d402      	bmi.n	8003288 <_printf_i+0xe8>
 8003282:	0649      	lsls	r1, r1, #25
 8003284:	bf48      	it	mi
 8003286:	b2ad      	uxthmi	r5, r5
 8003288:	2f6f      	cmp	r7, #111	@ 0x6f
 800328a:	6033      	str	r3, [r6, #0]
 800328c:	bf14      	ite	ne
 800328e:	230a      	movne	r3, #10
 8003290:	2308      	moveq	r3, #8
 8003292:	4850      	ldr	r0, [pc, #320]	@ (80033d4 <_printf_i+0x234>)
 8003294:	2100      	movs	r1, #0
 8003296:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800329a:	6866      	ldr	r6, [r4, #4]
 800329c:	2e00      	cmp	r6, #0
 800329e:	60a6      	str	r6, [r4, #8]
 80032a0:	db05      	blt.n	80032ae <_printf_i+0x10e>
 80032a2:	6821      	ldr	r1, [r4, #0]
 80032a4:	432e      	orrs	r6, r5
 80032a6:	f021 0104 	bic.w	r1, r1, #4
 80032aa:	6021      	str	r1, [r4, #0]
 80032ac:	d04b      	beq.n	8003346 <_printf_i+0x1a6>
 80032ae:	4616      	mov	r6, r2
 80032b0:	fbb5 f1f3 	udiv	r1, r5, r3
 80032b4:	fb03 5711 	mls	r7, r3, r1, r5
 80032b8:	5dc7      	ldrb	r7, [r0, r7]
 80032ba:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80032be:	462f      	mov	r7, r5
 80032c0:	42bb      	cmp	r3, r7
 80032c2:	460d      	mov	r5, r1
 80032c4:	d9f4      	bls.n	80032b0 <_printf_i+0x110>
 80032c6:	2b08      	cmp	r3, #8
 80032c8:	d10b      	bne.n	80032e2 <_printf_i+0x142>
 80032ca:	6823      	ldr	r3, [r4, #0]
 80032cc:	07df      	lsls	r7, r3, #31
 80032ce:	d508      	bpl.n	80032e2 <_printf_i+0x142>
 80032d0:	6923      	ldr	r3, [r4, #16]
 80032d2:	6861      	ldr	r1, [r4, #4]
 80032d4:	4299      	cmp	r1, r3
 80032d6:	bfde      	ittt	le
 80032d8:	2330      	movle	r3, #48	@ 0x30
 80032da:	f806 3c01 	strble.w	r3, [r6, #-1]
 80032de:	f106 36ff 	addle.w	r6, r6, #4294967295
 80032e2:	1b92      	subs	r2, r2, r6
 80032e4:	6122      	str	r2, [r4, #16]
 80032e6:	464b      	mov	r3, r9
 80032e8:	4621      	mov	r1, r4
 80032ea:	4640      	mov	r0, r8
 80032ec:	f8cd a000 	str.w	sl, [sp]
 80032f0:	aa03      	add	r2, sp, #12
 80032f2:	f7ff fee3 	bl	80030bc <_printf_common>
 80032f6:	3001      	adds	r0, #1
 80032f8:	d14a      	bne.n	8003390 <_printf_i+0x1f0>
 80032fa:	f04f 30ff 	mov.w	r0, #4294967295
 80032fe:	b004      	add	sp, #16
 8003300:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003304:	6823      	ldr	r3, [r4, #0]
 8003306:	f043 0320 	orr.w	r3, r3, #32
 800330a:	6023      	str	r3, [r4, #0]
 800330c:	2778      	movs	r7, #120	@ 0x78
 800330e:	4832      	ldr	r0, [pc, #200]	@ (80033d8 <_printf_i+0x238>)
 8003310:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003314:	6823      	ldr	r3, [r4, #0]
 8003316:	6831      	ldr	r1, [r6, #0]
 8003318:	061f      	lsls	r7, r3, #24
 800331a:	f851 5b04 	ldr.w	r5, [r1], #4
 800331e:	d402      	bmi.n	8003326 <_printf_i+0x186>
 8003320:	065f      	lsls	r7, r3, #25
 8003322:	bf48      	it	mi
 8003324:	b2ad      	uxthmi	r5, r5
 8003326:	6031      	str	r1, [r6, #0]
 8003328:	07d9      	lsls	r1, r3, #31
 800332a:	bf44      	itt	mi
 800332c:	f043 0320 	orrmi.w	r3, r3, #32
 8003330:	6023      	strmi	r3, [r4, #0]
 8003332:	b11d      	cbz	r5, 800333c <_printf_i+0x19c>
 8003334:	2310      	movs	r3, #16
 8003336:	e7ad      	b.n	8003294 <_printf_i+0xf4>
 8003338:	4826      	ldr	r0, [pc, #152]	@ (80033d4 <_printf_i+0x234>)
 800333a:	e7e9      	b.n	8003310 <_printf_i+0x170>
 800333c:	6823      	ldr	r3, [r4, #0]
 800333e:	f023 0320 	bic.w	r3, r3, #32
 8003342:	6023      	str	r3, [r4, #0]
 8003344:	e7f6      	b.n	8003334 <_printf_i+0x194>
 8003346:	4616      	mov	r6, r2
 8003348:	e7bd      	b.n	80032c6 <_printf_i+0x126>
 800334a:	6833      	ldr	r3, [r6, #0]
 800334c:	6825      	ldr	r5, [r4, #0]
 800334e:	1d18      	adds	r0, r3, #4
 8003350:	6961      	ldr	r1, [r4, #20]
 8003352:	6030      	str	r0, [r6, #0]
 8003354:	062e      	lsls	r6, r5, #24
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	d501      	bpl.n	800335e <_printf_i+0x1be>
 800335a:	6019      	str	r1, [r3, #0]
 800335c:	e002      	b.n	8003364 <_printf_i+0x1c4>
 800335e:	0668      	lsls	r0, r5, #25
 8003360:	d5fb      	bpl.n	800335a <_printf_i+0x1ba>
 8003362:	8019      	strh	r1, [r3, #0]
 8003364:	2300      	movs	r3, #0
 8003366:	4616      	mov	r6, r2
 8003368:	6123      	str	r3, [r4, #16]
 800336a:	e7bc      	b.n	80032e6 <_printf_i+0x146>
 800336c:	6833      	ldr	r3, [r6, #0]
 800336e:	2100      	movs	r1, #0
 8003370:	1d1a      	adds	r2, r3, #4
 8003372:	6032      	str	r2, [r6, #0]
 8003374:	681e      	ldr	r6, [r3, #0]
 8003376:	6862      	ldr	r2, [r4, #4]
 8003378:	4630      	mov	r0, r6
 800337a:	f000 f96b 	bl	8003654 <memchr>
 800337e:	b108      	cbz	r0, 8003384 <_printf_i+0x1e4>
 8003380:	1b80      	subs	r0, r0, r6
 8003382:	6060      	str	r0, [r4, #4]
 8003384:	6863      	ldr	r3, [r4, #4]
 8003386:	6123      	str	r3, [r4, #16]
 8003388:	2300      	movs	r3, #0
 800338a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800338e:	e7aa      	b.n	80032e6 <_printf_i+0x146>
 8003390:	4632      	mov	r2, r6
 8003392:	4649      	mov	r1, r9
 8003394:	4640      	mov	r0, r8
 8003396:	6923      	ldr	r3, [r4, #16]
 8003398:	47d0      	blx	sl
 800339a:	3001      	adds	r0, #1
 800339c:	d0ad      	beq.n	80032fa <_printf_i+0x15a>
 800339e:	6823      	ldr	r3, [r4, #0]
 80033a0:	079b      	lsls	r3, r3, #30
 80033a2:	d413      	bmi.n	80033cc <_printf_i+0x22c>
 80033a4:	68e0      	ldr	r0, [r4, #12]
 80033a6:	9b03      	ldr	r3, [sp, #12]
 80033a8:	4298      	cmp	r0, r3
 80033aa:	bfb8      	it	lt
 80033ac:	4618      	movlt	r0, r3
 80033ae:	e7a6      	b.n	80032fe <_printf_i+0x15e>
 80033b0:	2301      	movs	r3, #1
 80033b2:	4632      	mov	r2, r6
 80033b4:	4649      	mov	r1, r9
 80033b6:	4640      	mov	r0, r8
 80033b8:	47d0      	blx	sl
 80033ba:	3001      	adds	r0, #1
 80033bc:	d09d      	beq.n	80032fa <_printf_i+0x15a>
 80033be:	3501      	adds	r5, #1
 80033c0:	68e3      	ldr	r3, [r4, #12]
 80033c2:	9903      	ldr	r1, [sp, #12]
 80033c4:	1a5b      	subs	r3, r3, r1
 80033c6:	42ab      	cmp	r3, r5
 80033c8:	dcf2      	bgt.n	80033b0 <_printf_i+0x210>
 80033ca:	e7eb      	b.n	80033a4 <_printf_i+0x204>
 80033cc:	2500      	movs	r5, #0
 80033ce:	f104 0619 	add.w	r6, r4, #25
 80033d2:	e7f5      	b.n	80033c0 <_printf_i+0x220>
 80033d4:	080036f3 	.word	0x080036f3
 80033d8:	08003704 	.word	0x08003704

080033dc <__sflush_r>:
 80033dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80033e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033e2:	0716      	lsls	r6, r2, #28
 80033e4:	4605      	mov	r5, r0
 80033e6:	460c      	mov	r4, r1
 80033e8:	d454      	bmi.n	8003494 <__sflush_r+0xb8>
 80033ea:	684b      	ldr	r3, [r1, #4]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	dc02      	bgt.n	80033f6 <__sflush_r+0x1a>
 80033f0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	dd48      	ble.n	8003488 <__sflush_r+0xac>
 80033f6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80033f8:	2e00      	cmp	r6, #0
 80033fa:	d045      	beq.n	8003488 <__sflush_r+0xac>
 80033fc:	2300      	movs	r3, #0
 80033fe:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003402:	682f      	ldr	r7, [r5, #0]
 8003404:	6a21      	ldr	r1, [r4, #32]
 8003406:	602b      	str	r3, [r5, #0]
 8003408:	d030      	beq.n	800346c <__sflush_r+0x90>
 800340a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800340c:	89a3      	ldrh	r3, [r4, #12]
 800340e:	0759      	lsls	r1, r3, #29
 8003410:	d505      	bpl.n	800341e <__sflush_r+0x42>
 8003412:	6863      	ldr	r3, [r4, #4]
 8003414:	1ad2      	subs	r2, r2, r3
 8003416:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003418:	b10b      	cbz	r3, 800341e <__sflush_r+0x42>
 800341a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800341c:	1ad2      	subs	r2, r2, r3
 800341e:	2300      	movs	r3, #0
 8003420:	4628      	mov	r0, r5
 8003422:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003424:	6a21      	ldr	r1, [r4, #32]
 8003426:	47b0      	blx	r6
 8003428:	1c43      	adds	r3, r0, #1
 800342a:	89a3      	ldrh	r3, [r4, #12]
 800342c:	d106      	bne.n	800343c <__sflush_r+0x60>
 800342e:	6829      	ldr	r1, [r5, #0]
 8003430:	291d      	cmp	r1, #29
 8003432:	d82b      	bhi.n	800348c <__sflush_r+0xb0>
 8003434:	4a28      	ldr	r2, [pc, #160]	@ (80034d8 <__sflush_r+0xfc>)
 8003436:	40ca      	lsrs	r2, r1
 8003438:	07d6      	lsls	r6, r2, #31
 800343a:	d527      	bpl.n	800348c <__sflush_r+0xb0>
 800343c:	2200      	movs	r2, #0
 800343e:	6062      	str	r2, [r4, #4]
 8003440:	6922      	ldr	r2, [r4, #16]
 8003442:	04d9      	lsls	r1, r3, #19
 8003444:	6022      	str	r2, [r4, #0]
 8003446:	d504      	bpl.n	8003452 <__sflush_r+0x76>
 8003448:	1c42      	adds	r2, r0, #1
 800344a:	d101      	bne.n	8003450 <__sflush_r+0x74>
 800344c:	682b      	ldr	r3, [r5, #0]
 800344e:	b903      	cbnz	r3, 8003452 <__sflush_r+0x76>
 8003450:	6560      	str	r0, [r4, #84]	@ 0x54
 8003452:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003454:	602f      	str	r7, [r5, #0]
 8003456:	b1b9      	cbz	r1, 8003488 <__sflush_r+0xac>
 8003458:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800345c:	4299      	cmp	r1, r3
 800345e:	d002      	beq.n	8003466 <__sflush_r+0x8a>
 8003460:	4628      	mov	r0, r5
 8003462:	f7ff fbed 	bl	8002c40 <_free_r>
 8003466:	2300      	movs	r3, #0
 8003468:	6363      	str	r3, [r4, #52]	@ 0x34
 800346a:	e00d      	b.n	8003488 <__sflush_r+0xac>
 800346c:	2301      	movs	r3, #1
 800346e:	4628      	mov	r0, r5
 8003470:	47b0      	blx	r6
 8003472:	4602      	mov	r2, r0
 8003474:	1c50      	adds	r0, r2, #1
 8003476:	d1c9      	bne.n	800340c <__sflush_r+0x30>
 8003478:	682b      	ldr	r3, [r5, #0]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d0c6      	beq.n	800340c <__sflush_r+0x30>
 800347e:	2b1d      	cmp	r3, #29
 8003480:	d001      	beq.n	8003486 <__sflush_r+0xaa>
 8003482:	2b16      	cmp	r3, #22
 8003484:	d11d      	bne.n	80034c2 <__sflush_r+0xe6>
 8003486:	602f      	str	r7, [r5, #0]
 8003488:	2000      	movs	r0, #0
 800348a:	e021      	b.n	80034d0 <__sflush_r+0xf4>
 800348c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003490:	b21b      	sxth	r3, r3
 8003492:	e01a      	b.n	80034ca <__sflush_r+0xee>
 8003494:	690f      	ldr	r7, [r1, #16]
 8003496:	2f00      	cmp	r7, #0
 8003498:	d0f6      	beq.n	8003488 <__sflush_r+0xac>
 800349a:	0793      	lsls	r3, r2, #30
 800349c:	bf18      	it	ne
 800349e:	2300      	movne	r3, #0
 80034a0:	680e      	ldr	r6, [r1, #0]
 80034a2:	bf08      	it	eq
 80034a4:	694b      	ldreq	r3, [r1, #20]
 80034a6:	1bf6      	subs	r6, r6, r7
 80034a8:	600f      	str	r7, [r1, #0]
 80034aa:	608b      	str	r3, [r1, #8]
 80034ac:	2e00      	cmp	r6, #0
 80034ae:	ddeb      	ble.n	8003488 <__sflush_r+0xac>
 80034b0:	4633      	mov	r3, r6
 80034b2:	463a      	mov	r2, r7
 80034b4:	4628      	mov	r0, r5
 80034b6:	6a21      	ldr	r1, [r4, #32]
 80034b8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80034bc:	47e0      	blx	ip
 80034be:	2800      	cmp	r0, #0
 80034c0:	dc07      	bgt.n	80034d2 <__sflush_r+0xf6>
 80034c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80034c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80034ca:	f04f 30ff 	mov.w	r0, #4294967295
 80034ce:	81a3      	strh	r3, [r4, #12]
 80034d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80034d2:	4407      	add	r7, r0
 80034d4:	1a36      	subs	r6, r6, r0
 80034d6:	e7e9      	b.n	80034ac <__sflush_r+0xd0>
 80034d8:	20400001 	.word	0x20400001

080034dc <_fflush_r>:
 80034dc:	b538      	push	{r3, r4, r5, lr}
 80034de:	690b      	ldr	r3, [r1, #16]
 80034e0:	4605      	mov	r5, r0
 80034e2:	460c      	mov	r4, r1
 80034e4:	b913      	cbnz	r3, 80034ec <_fflush_r+0x10>
 80034e6:	2500      	movs	r5, #0
 80034e8:	4628      	mov	r0, r5
 80034ea:	bd38      	pop	{r3, r4, r5, pc}
 80034ec:	b118      	cbz	r0, 80034f6 <_fflush_r+0x1a>
 80034ee:	6a03      	ldr	r3, [r0, #32]
 80034f0:	b90b      	cbnz	r3, 80034f6 <_fflush_r+0x1a>
 80034f2:	f7ff f8f7 	bl	80026e4 <__sinit>
 80034f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d0f3      	beq.n	80034e6 <_fflush_r+0xa>
 80034fe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003500:	07d0      	lsls	r0, r2, #31
 8003502:	d404      	bmi.n	800350e <_fflush_r+0x32>
 8003504:	0599      	lsls	r1, r3, #22
 8003506:	d402      	bmi.n	800350e <_fflush_r+0x32>
 8003508:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800350a:	f7ff fb96 	bl	8002c3a <__retarget_lock_acquire_recursive>
 800350e:	4628      	mov	r0, r5
 8003510:	4621      	mov	r1, r4
 8003512:	f7ff ff63 	bl	80033dc <__sflush_r>
 8003516:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003518:	4605      	mov	r5, r0
 800351a:	07da      	lsls	r2, r3, #31
 800351c:	d4e4      	bmi.n	80034e8 <_fflush_r+0xc>
 800351e:	89a3      	ldrh	r3, [r4, #12]
 8003520:	059b      	lsls	r3, r3, #22
 8003522:	d4e1      	bmi.n	80034e8 <_fflush_r+0xc>
 8003524:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003526:	f7ff fb89 	bl	8002c3c <__retarget_lock_release_recursive>
 800352a:	e7dd      	b.n	80034e8 <_fflush_r+0xc>

0800352c <__swhatbuf_r>:
 800352c:	b570      	push	{r4, r5, r6, lr}
 800352e:	460c      	mov	r4, r1
 8003530:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003534:	4615      	mov	r5, r2
 8003536:	2900      	cmp	r1, #0
 8003538:	461e      	mov	r6, r3
 800353a:	b096      	sub	sp, #88	@ 0x58
 800353c:	da0c      	bge.n	8003558 <__swhatbuf_r+0x2c>
 800353e:	89a3      	ldrh	r3, [r4, #12]
 8003540:	2100      	movs	r1, #0
 8003542:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003546:	bf14      	ite	ne
 8003548:	2340      	movne	r3, #64	@ 0x40
 800354a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800354e:	2000      	movs	r0, #0
 8003550:	6031      	str	r1, [r6, #0]
 8003552:	602b      	str	r3, [r5, #0]
 8003554:	b016      	add	sp, #88	@ 0x58
 8003556:	bd70      	pop	{r4, r5, r6, pc}
 8003558:	466a      	mov	r2, sp
 800355a:	f000 f849 	bl	80035f0 <_fstat_r>
 800355e:	2800      	cmp	r0, #0
 8003560:	dbed      	blt.n	800353e <__swhatbuf_r+0x12>
 8003562:	9901      	ldr	r1, [sp, #4]
 8003564:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003568:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800356c:	4259      	negs	r1, r3
 800356e:	4159      	adcs	r1, r3
 8003570:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003574:	e7eb      	b.n	800354e <__swhatbuf_r+0x22>

08003576 <__smakebuf_r>:
 8003576:	898b      	ldrh	r3, [r1, #12]
 8003578:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800357a:	079d      	lsls	r5, r3, #30
 800357c:	4606      	mov	r6, r0
 800357e:	460c      	mov	r4, r1
 8003580:	d507      	bpl.n	8003592 <__smakebuf_r+0x1c>
 8003582:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003586:	6023      	str	r3, [r4, #0]
 8003588:	6123      	str	r3, [r4, #16]
 800358a:	2301      	movs	r3, #1
 800358c:	6163      	str	r3, [r4, #20]
 800358e:	b003      	add	sp, #12
 8003590:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003592:	466a      	mov	r2, sp
 8003594:	ab01      	add	r3, sp, #4
 8003596:	f7ff ffc9 	bl	800352c <__swhatbuf_r>
 800359a:	9f00      	ldr	r7, [sp, #0]
 800359c:	4605      	mov	r5, r0
 800359e:	4639      	mov	r1, r7
 80035a0:	4630      	mov	r0, r6
 80035a2:	f7ff fbbf 	bl	8002d24 <_malloc_r>
 80035a6:	b948      	cbnz	r0, 80035bc <__smakebuf_r+0x46>
 80035a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80035ac:	059a      	lsls	r2, r3, #22
 80035ae:	d4ee      	bmi.n	800358e <__smakebuf_r+0x18>
 80035b0:	f023 0303 	bic.w	r3, r3, #3
 80035b4:	f043 0302 	orr.w	r3, r3, #2
 80035b8:	81a3      	strh	r3, [r4, #12]
 80035ba:	e7e2      	b.n	8003582 <__smakebuf_r+0xc>
 80035bc:	89a3      	ldrh	r3, [r4, #12]
 80035be:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80035c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80035c6:	81a3      	strh	r3, [r4, #12]
 80035c8:	9b01      	ldr	r3, [sp, #4]
 80035ca:	6020      	str	r0, [r4, #0]
 80035cc:	b15b      	cbz	r3, 80035e6 <__smakebuf_r+0x70>
 80035ce:	4630      	mov	r0, r6
 80035d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80035d4:	f000 f81e 	bl	8003614 <_isatty_r>
 80035d8:	b128      	cbz	r0, 80035e6 <__smakebuf_r+0x70>
 80035da:	89a3      	ldrh	r3, [r4, #12]
 80035dc:	f023 0303 	bic.w	r3, r3, #3
 80035e0:	f043 0301 	orr.w	r3, r3, #1
 80035e4:	81a3      	strh	r3, [r4, #12]
 80035e6:	89a3      	ldrh	r3, [r4, #12]
 80035e8:	431d      	orrs	r5, r3
 80035ea:	81a5      	strh	r5, [r4, #12]
 80035ec:	e7cf      	b.n	800358e <__smakebuf_r+0x18>
	...

080035f0 <_fstat_r>:
 80035f0:	b538      	push	{r3, r4, r5, lr}
 80035f2:	2300      	movs	r3, #0
 80035f4:	4d06      	ldr	r5, [pc, #24]	@ (8003610 <_fstat_r+0x20>)
 80035f6:	4604      	mov	r4, r0
 80035f8:	4608      	mov	r0, r1
 80035fa:	4611      	mov	r1, r2
 80035fc:	602b      	str	r3, [r5, #0]
 80035fe:	f7fd f8df 	bl	80007c0 <_fstat>
 8003602:	1c43      	adds	r3, r0, #1
 8003604:	d102      	bne.n	800360c <_fstat_r+0x1c>
 8003606:	682b      	ldr	r3, [r5, #0]
 8003608:	b103      	cbz	r3, 800360c <_fstat_r+0x1c>
 800360a:	6023      	str	r3, [r4, #0]
 800360c:	bd38      	pop	{r3, r4, r5, pc}
 800360e:	bf00      	nop
 8003610:	20000338 	.word	0x20000338

08003614 <_isatty_r>:
 8003614:	b538      	push	{r3, r4, r5, lr}
 8003616:	2300      	movs	r3, #0
 8003618:	4d05      	ldr	r5, [pc, #20]	@ (8003630 <_isatty_r+0x1c>)
 800361a:	4604      	mov	r4, r0
 800361c:	4608      	mov	r0, r1
 800361e:	602b      	str	r3, [r5, #0]
 8003620:	f7fd f8dd 	bl	80007de <_isatty>
 8003624:	1c43      	adds	r3, r0, #1
 8003626:	d102      	bne.n	800362e <_isatty_r+0x1a>
 8003628:	682b      	ldr	r3, [r5, #0]
 800362a:	b103      	cbz	r3, 800362e <_isatty_r+0x1a>
 800362c:	6023      	str	r3, [r4, #0]
 800362e:	bd38      	pop	{r3, r4, r5, pc}
 8003630:	20000338 	.word	0x20000338

08003634 <_sbrk_r>:
 8003634:	b538      	push	{r3, r4, r5, lr}
 8003636:	2300      	movs	r3, #0
 8003638:	4d05      	ldr	r5, [pc, #20]	@ (8003650 <_sbrk_r+0x1c>)
 800363a:	4604      	mov	r4, r0
 800363c:	4608      	mov	r0, r1
 800363e:	602b      	str	r3, [r5, #0]
 8003640:	f7fd f8e4 	bl	800080c <_sbrk>
 8003644:	1c43      	adds	r3, r0, #1
 8003646:	d102      	bne.n	800364e <_sbrk_r+0x1a>
 8003648:	682b      	ldr	r3, [r5, #0]
 800364a:	b103      	cbz	r3, 800364e <_sbrk_r+0x1a>
 800364c:	6023      	str	r3, [r4, #0]
 800364e:	bd38      	pop	{r3, r4, r5, pc}
 8003650:	20000338 	.word	0x20000338

08003654 <memchr>:
 8003654:	4603      	mov	r3, r0
 8003656:	b510      	push	{r4, lr}
 8003658:	b2c9      	uxtb	r1, r1
 800365a:	4402      	add	r2, r0
 800365c:	4293      	cmp	r3, r2
 800365e:	4618      	mov	r0, r3
 8003660:	d101      	bne.n	8003666 <memchr+0x12>
 8003662:	2000      	movs	r0, #0
 8003664:	e003      	b.n	800366e <memchr+0x1a>
 8003666:	7804      	ldrb	r4, [r0, #0]
 8003668:	3301      	adds	r3, #1
 800366a:	428c      	cmp	r4, r1
 800366c:	d1f6      	bne.n	800365c <memchr+0x8>
 800366e:	bd10      	pop	{r4, pc}

08003670 <_init>:
 8003670:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003672:	bf00      	nop
 8003674:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003676:	bc08      	pop	{r3}
 8003678:	469e      	mov	lr, r3
 800367a:	4770      	bx	lr

0800367c <_fini>:
 800367c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800367e:	bf00      	nop
 8003680:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003682:	bc08      	pop	{r3}
 8003684:	469e      	mov	lr, r3
 8003686:	4770      	bx	lr
