Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 18 20:59:17 2025
| Host         : Akirayasha running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file alchitry_top_control_sets_placed.rpt
| Design       : alchitry_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   107 |
|    Minimum number of control sets                        |   107 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   526 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   107 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    52 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    53 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              54 |           50 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            2287 |          659 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             229 |          106 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                   Enable Signal                   |                     Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | alu_auto/test_46/slow_clock_edge/E[0]             | reset_cond/Q[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | alu_auto/test_32/slow_clock_edge/E[0]             | reset_cond/Q[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | alu_auto/test_0/slow_clock_edge/E[0]              | reset_cond/Q[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                                                   | reset_cond/M_reset_cond_in                              |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | alu_auto/test_1/slow_clock_edge/E[0]              | reset_cond/Q[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | alu_auto/test_2/slow_clock_edge/E[0]              | reset_cond/Q[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | alu_auto/test_11/slow_clock_edge/E[0]             | reset_cond/Q[0]                                         |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | alu_auto/test_49/slow_clock_edge/E[0]             | reset_cond/Q[0]                                         |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | alu_auto/test_50/slow_clock_edge/E[0]             | reset_cond/Q[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | alu_auto/test_7/slow_clock_edge/E[0]              | reset_cond/Q[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | alu_auto/test_6/slow_clock/E[0]                   | reset_cond/Q[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | alu_auto/test_47/slow_clock_edge/E[0]             | reset_cond/Q[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | alu_auto/test_45/slow_clock_edge/E[0]             | reset_cond/Q[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | alu_auto/test_48/slow_clock_edge/E[0]             | reset_cond/Q[0]                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | alu_auto/test_23/slow_clock_edge/E[0]             | reset_cond/Q[0]                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | alu_auto/test_44/slow_clock_edge/E[0]             | reset_cond/Q[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | alu_auto/test_41/slow_clock_edge/E[0]             | reset_cond/Q[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | alu_auto/test_42/slow_clock_edge/E[0]             | reset_cond/Q[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | alu_auto/test_43/slow_clock_edge/E[0]             | reset_cond/Q[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | alu_auto/test_39/slow_clock_edge/E[0]             | reset_cond/Q[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | alu_auto/test_40/slow_clock_edge/E[0]             | reset_cond/Q[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | alu_auto/test_5/slow_clock_edge/E[0]              | reset_cond/Q[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | alu_auto/test_8/slow_clock_edge/E[0]              | reset_cond/Q[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | alu_auto/test_9/slow_clock_edge/E[0]              | reset_cond/Q[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | alu_auto/test_10/slow_clock_edge/E[0]             | reset_cond/Q[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | alu_auto/test_19/slow_clock/E[0]                  | reset_cond/Q[0]                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | alu_auto/test_20/slow_clock/E[0]                  | reset_cond/Q[0]                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | alu_auto/test_15/slow_clock_edge/E[0]             | reset_cond/Q[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | alu_auto/test_16/slow_clock_edge/E[0]             | reset_cond/Q[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | alu_auto/test_17/slow_clock_edge/E[0]             | reset_cond/Q[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | alu_auto/test_18/slow_clock_edge/E[0]             | reset_cond/Q[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | alu_auto/test_3/slow_clock_edge/E[0]              | reset_cond/Q[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | alu_auto/test_21/slow_clock/E[0]                  | reset_cond/Q[0]                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | alu_auto/test_13/slow_clock_edge/E[0]             | reset_cond/Q[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | alu_auto/test_14/slow_clock_edge/E[0]             | reset_cond/Q[0]                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | alu_auto/test_12/slow_clock_edge/E[0]             | reset_cond/Q[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | alu_auto/test_35/slow_clock_edge/E[0]             | reset_cond/Q[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | alu_auto/test_36/slow_clock_edge/E[0]             | reset_cond/Q[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | alu_auto/test_37/slow_clock_edge/E[0]             | reset_cond/Q[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | alu_auto/test_38/slow_clock_edge/E[0]             | reset_cond/Q[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | alu_auto/test_31/slow_clock_edge/E[0]             | reset_cond/Q[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | alu_auto/test_33/slow_clock_edge/E[0]             | reset_cond/Q[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | alu_auto/test_34/slow_clock_edge/E[0]             | reset_cond/Q[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | alu_auto/test_4/slow_clock_edge/E[0]              | reset_cond/Q[0]                                         |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | alu_auto/test_28/slow_clock_edge/E[0]             | reset_cond/Q[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | alu_auto/test_29/slow_clock_edge/E[0]             | reset_cond/Q[0]                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | alu_auto/test_30/slow_clock_edge/E[0]             | reset_cond/Q[0]                                         |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | alu_auto/test_24/slow_clock_edge/E[0]             | reset_cond/Q[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | alu_auto/test_25/slow_clock_edge/E[0]             | reset_cond/Q[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | alu_auto/test_26/slow_clock_edge/E[0]             | reset_cond/Q[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | alu_auto/test_27/slow_clock_edge/E[0]             | reset_cond/Q[0]                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | alu_auto/test_22/slow_clock/E[0]                  | reset_cond/Q[0]                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | alu_auto/test_48/FSM_sequential_D_states_q_reg[5] | reset_cond/Q[0]                                         |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG | button_cond/sel                                   | button_cond/sync/clear                                  |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_42/seg_display/ctr/D_ctr_q[0]_i_1__38_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_0/seg_display/ctr/D_ctr_q[0]_i_1_n_0      |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_1/seg_display/ctr/D_ctr_q[0]_i_1__0_n_0   |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_2/seg_display/ctr/D_ctr_q[0]_i_1__1_n_0   |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_49/seg_display/ctr/D_ctr_q[0]_i_1__45_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_50/seg_display/ctr/D_ctr_q[0]_i_1__46_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_6/seg_display/ctr/D_ctr_q[0]_i_1__4_n_0   |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_47/seg_display/ctr/D_ctr_q[0]_i_1__43_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_45/seg_display/ctr/D_ctr_q[0]_i_1__41_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_48/seg_display/ctr/D_ctr_q[0]_i_1__44_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_46/seg_display/ctr/D_ctr_q[0]_i_1__42_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_44/seg_display/ctr/D_ctr_q[0]_i_1__40_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_41/seg_display/ctr/D_ctr_q[0]_i_1__37_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_43/seg_display/ctr/D_ctr_q[0]_i_1__39_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_39/seg_display/ctr/D_ctr_q[0]_i_1__35_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_40/seg_display/ctr/D_ctr_q[0]_i_1__36_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_5/seg_display/ctr/D_ctr_q[0]_i_1__3_n_0   |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_7/seg_display/ctr/D_ctr_q[0]_i_1__5_n_0   |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_8/seg_display/ctr/D_ctr_q[0]_i_1__6_n_0   |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_9/seg_display/ctr/D_ctr_q[0]_i_1__7_n_0   |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_10/seg_display/ctr/D_ctr_q[0]_i_1__8_n_0  |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_19/seg_display/ctr/D_ctr_q[0]_i_1__49_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_15/seg_display/ctr/D_ctr_q[0]_i_1__13_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_16/seg_display/ctr/D_ctr_q[0]_i_1__14_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_17/seg_display/ctr/D_ctr_q[0]_i_1__15_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_20/seg_display/ctr/D_ctr_q[0]_i_1__17_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_3/seg_display/ctr/D_ctr_q[0]_i_1__47_n_0  |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_21/seg_display/ctr/D_ctr_q[0]_i_1__48_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_13/seg_display/ctr/D_ctr_q[0]_i_1__11_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_14/seg_display/ctr/D_ctr_q[0]_i_1__12_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_11/seg_display/ctr/D_ctr_q[0]_i_1__9_n_0  |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_12/seg_display/ctr/D_ctr_q[0]_i_1__10_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_35/seg_display/ctr/D_ctr_q[0]_i_1__31_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_36/seg_display/ctr/D_ctr_q[0]_i_1__32_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_38/seg_display/ctr/D_ctr_q[0]_i_1__34_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_37/seg_display/ctr/D_ctr_q[0]_i_1__33_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_31/seg_display/ctr/D_ctr_q[0]_i_1__27_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_33/seg_display/ctr/D_ctr_q[0]_i_1__29_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_32/seg_display/ctr/D_ctr_q[0]_i_1__28_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_34/seg_display/ctr/D_ctr_q[0]_i_1__30_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_4/seg_display/ctr/D_ctr_q[0]_i_1__2_n_0   |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_28/seg_display/ctr/D_ctr_q[0]_i_1__24_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_29/seg_display/ctr/D_ctr_q[0]_i_1__25_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_30/seg_display/ctr/D_ctr_q[0]_i_1__26_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_24/seg_display/ctr/D_ctr_q[0]_i_1__20_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_25/seg_display/ctr/D_ctr_q[0]_i_1__21_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_26/seg_display/ctr/D_ctr_q[0]_i_1__22_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_27/seg_display/ctr/D_ctr_q[0]_i_1__23_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_22/seg_display/ctr/D_ctr_q[0]_i_1__18_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_23/seg_display/ctr/D_ctr_q[0]_i_1__19_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   | alu_auto/test_18/seg_display/ctr/D_ctr_q[0]_i_1__16_n_0 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                   |                                                         |               50 |             54 |         1.08 |
|  clk_IBUF_BUFG |                                                   | reset_cond/Q[0]                                         |              401 |           1365 |         3.40 |
+----------------+---------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+


