TimeQuest Timing Analyzer report for g03_lab4
Tue Nov 21 19:49:42 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clock'
 13. Slow Model Hold: 'clock'
 14. Slow Model Recovery: 'clock'
 15. Slow Model Removal: 'clock'
 16. Slow Model Minimum Pulse Width: 'clock'
 17. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'clock'
 28. Fast Model Hold: 'clock'
 29. Fast Model Recovery: 'clock'
 30. Fast Model Removal: 'clock'
 31. Fast Model Minimum Pulse Width: 'clock'
 32. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Multicorner Timing Analysis Summary
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Setup Transfers
 43. Hold Transfers
 44. Recovery Transfers
 45. Removal Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; g03_lab4                                                          ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; g03_lab4.sdc  ; OK     ; Tue Nov 21 19:49:41 2017 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                     ;
+---------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; clock               ; Base ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }               ;
+---------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 64.53 MHz ; 64.53 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Slow Model Setup Summary        ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; clock ; -14.497 ; -3257.925     ;
+-------+---------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.445 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -4.489 ; -1433.298     ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 2.504 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------------+
; Slow Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clock               ; -2.064 ; -1221.755     ;
; altera_reserved_tck ; 97.531 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                              ;
+---------+------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                      ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -14.497 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[1]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[5]        ; clock        ; clock       ; 1.000        ; -0.008     ; 15.527     ;
; -14.497 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[1]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[4]        ; clock        ; clock       ; 1.000        ; -0.008     ; 15.527     ;
; -14.497 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[1]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[3]        ; clock        ; clock       ; 1.000        ; -0.008     ; 15.527     ;
; -14.497 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[1]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[2]        ; clock        ; clock       ; 1.000        ; -0.008     ; 15.527     ;
; -14.497 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[1]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]        ; clock        ; clock       ; 1.000        ; -0.008     ; 15.527     ;
; -14.419 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[2]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[5]        ; clock        ; clock       ; 1.000        ; -0.008     ; 15.449     ;
; -14.419 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[2]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[4]        ; clock        ; clock       ; 1.000        ; -0.008     ; 15.449     ;
; -14.419 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[2]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[3]        ; clock        ; clock       ; 1.000        ; -0.008     ; 15.449     ;
; -14.419 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[2]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[2]        ; clock        ; clock       ; 1.000        ; -0.008     ; 15.449     ;
; -14.419 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[2]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]        ; clock        ; clock       ; 1.000        ; -0.008     ; 15.449     ;
; -14.285 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[4]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[5]        ; clock        ; clock       ; 1.000        ; -0.008     ; 15.315     ;
; -14.285 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[4]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[4]        ; clock        ; clock       ; 1.000        ; -0.008     ; 15.315     ;
; -14.285 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[4]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[3]        ; clock        ; clock       ; 1.000        ; -0.008     ; 15.315     ;
; -14.285 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[4]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[2]        ; clock        ; clock       ; 1.000        ; -0.008     ; 15.315     ;
; -14.285 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[4]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]        ; clock        ; clock       ; 1.000        ; -0.008     ; 15.315     ;
; -14.209 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[1]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]        ; clock        ; clock       ; 1.000        ; -0.008     ; 15.239     ;
; -14.131 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[2]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]        ; clock        ; clock       ; 1.000        ; -0.008     ; 15.161     ;
; -14.111 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[5]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[5]        ; clock        ; clock       ; 1.000        ; -0.005     ; 15.144     ;
; -14.111 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[5]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[4]        ; clock        ; clock       ; 1.000        ; -0.005     ; 15.144     ;
; -14.111 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[5]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[3]        ; clock        ; clock       ; 1.000        ; -0.005     ; 15.144     ;
; -14.111 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[5]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[2]        ; clock        ; clock       ; 1.000        ; -0.005     ; 15.144     ;
; -14.111 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[5]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]        ; clock        ; clock       ; 1.000        ; -0.005     ; 15.144     ;
; -14.060 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[15] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[5]        ; clock        ; clock       ; 1.000        ; -0.004     ; 15.094     ;
; -14.060 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[15] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[4]        ; clock        ; clock       ; 1.000        ; -0.004     ; 15.094     ;
; -14.060 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[15] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[3]        ; clock        ; clock       ; 1.000        ; -0.004     ; 15.094     ;
; -14.060 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[15] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[2]        ; clock        ; clock       ; 1.000        ; -0.004     ; 15.094     ;
; -14.060 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[15] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]        ; clock        ; clock       ; 1.000        ; -0.004     ; 15.094     ;
; -14.003 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[0]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[5]        ; clock        ; clock       ; 1.000        ; -0.004     ; 15.037     ;
; -14.003 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[0]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[4]        ; clock        ; clock       ; 1.000        ; -0.004     ; 15.037     ;
; -14.003 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[0]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[3]        ; clock        ; clock       ; 1.000        ; -0.004     ; 15.037     ;
; -14.003 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[0]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[2]        ; clock        ; clock       ; 1.000        ; -0.004     ; 15.037     ;
; -14.003 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[0]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]        ; clock        ; clock       ; 1.000        ; -0.004     ; 15.037     ;
; -13.997 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[4]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]        ; clock        ; clock       ; 1.000        ; -0.008     ; 15.027     ;
; -13.823 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[5]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.856     ;
; -13.815 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[3]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[5]        ; clock        ; clock       ; 1.000        ; -0.004     ; 14.849     ;
; -13.815 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[3]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[4]        ; clock        ; clock       ; 1.000        ; -0.004     ; 14.849     ;
; -13.815 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[3]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[3]        ; clock        ; clock       ; 1.000        ; -0.004     ; 14.849     ;
; -13.815 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[3]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[2]        ; clock        ; clock       ; 1.000        ; -0.004     ; 14.849     ;
; -13.815 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[3]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]        ; clock        ; clock       ; 1.000        ; -0.004     ; 14.849     ;
; -13.772 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[15] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]        ; clock        ; clock       ; 1.000        ; -0.004     ; 14.806     ;
; -13.757 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[6]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[5]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.790     ;
; -13.757 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[6]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[4]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.790     ;
; -13.757 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[6]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[3]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.790     ;
; -13.757 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[6]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[2]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.790     ;
; -13.757 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[6]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.790     ;
; -13.715 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[0]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]        ; clock        ; clock       ; 1.000        ; -0.004     ; 14.749     ;
; -13.633 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[7]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[5]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.666     ;
; -13.633 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[7]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[4]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.666     ;
; -13.633 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[7]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[3]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.666     ;
; -13.633 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[7]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[2]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.666     ;
; -13.633 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[7]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.666     ;
; -13.628 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[10] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[5]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.661     ;
; -13.628 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[10] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[4]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.661     ;
; -13.628 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[10] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[3]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.661     ;
; -13.628 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[10] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[2]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.661     ;
; -13.628 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[10] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.661     ;
; -13.553 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[8]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[5]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.586     ;
; -13.553 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[8]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[4]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.586     ;
; -13.553 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[8]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[3]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.586     ;
; -13.553 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[8]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[2]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.586     ;
; -13.553 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[8]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.586     ;
; -13.527 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[3]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]        ; clock        ; clock       ; 1.000        ; -0.004     ; 14.561     ;
; -13.469 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[6]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.502     ;
; -13.432 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[9]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[5]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.465     ;
; -13.432 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[9]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[4]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.465     ;
; -13.432 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[9]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[3]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.465     ;
; -13.432 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[9]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[2]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.465     ;
; -13.432 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[9]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.465     ;
; -13.345 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[7]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.378     ;
; -13.340 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[10] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.373     ;
; -13.275 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[11] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[5]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.308     ;
; -13.275 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[11] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[4]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.308     ;
; -13.275 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[11] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[3]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.308     ;
; -13.275 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[11] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[2]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.308     ;
; -13.275 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[11] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.308     ;
; -13.265 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[8]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.298     ;
; -13.191 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[12] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[5]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.224     ;
; -13.191 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[12] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[4]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.224     ;
; -13.191 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[12] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[3]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.224     ;
; -13.191 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[12] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[2]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.224     ;
; -13.191 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[12] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.224     ;
; -13.150 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[13] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[5]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.183     ;
; -13.150 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[13] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[4]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.183     ;
; -13.150 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[13] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[3]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.183     ;
; -13.150 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[13] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[2]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.183     ;
; -13.150 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[13] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.183     ;
; -13.144 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[9]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.177     ;
; -13.023 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[14] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[5]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.056     ;
; -13.023 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[14] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[4]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.056     ;
; -13.023 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[14] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[3]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.056     ;
; -13.023 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[14] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[2]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.056     ;
; -13.023 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[14] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.056     ;
; -12.987 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[11] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]        ; clock        ; clock       ; 1.000        ; -0.005     ; 14.020     ;
; -12.903 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[12] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]        ; clock        ; clock       ; 1.000        ; -0.005     ; 13.936     ;
; -12.862 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[13] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]        ; clock        ; clock       ; 1.000        ; -0.005     ; 13.895     ;
; -12.735 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[14] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]        ; clock        ; clock       ; 1.000        ; -0.005     ; 13.768     ;
; -11.719 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] ; clock        ; clock       ; 1.000        ; 0.015      ; 12.772     ;
; -11.687 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] ; clock        ; clock       ; 1.000        ; 0.015      ; 12.740     ;
; -11.605 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11] ; clock        ; clock       ; 1.000        ; 0.015      ; 12.658     ;
; -11.605 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]    ; clock        ; clock       ; 1.000        ; 0.015      ; 12.658     ;
+---------+------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                                                                                                                                                ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                                                                                                                                                ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.898      ;
; 0.613 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.899      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][29]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][29]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.900      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.901      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.902      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][29]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][29]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][30]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][30]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][30]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.906      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.909      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.910      ;
; 0.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.911      ;
; 0.628 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst92|dffs[1]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst94|dffs[1]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.914      ;
; 0.629 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst60|dffs[1]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst58|dffs[1]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst92|dffs[1]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst90|dffs[1]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.915      ;
; 0.630 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst82|dffs[4]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst84|dffs[4]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.916      ;
; 0.630 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst86|dffs[1]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst84|dffs[1]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.916      ;
; 0.633 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst12|dffs[1]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst14|dffs[1]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.919      ;
; 0.633 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst42|dffs[1]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst40|dffs[1]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.919      ;
; 0.633 ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                                                                                                                                                ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.919      ;
; 0.634 ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                                                                                                                                                ; g03_testbed_dealer:inst|g03_dealer:inst3|rand_enable                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.920      ;
; 0.634 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst74|dffs[2]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst76|dffs[2]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.920      ;
; 0.634 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst12|dffs[1]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[1]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.920      ;
; 0.635 ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                                                                                                                                                ; g03_testbed_dealer:inst|g03_dealer:inst3|stack_enable                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.921      ;
; 0.636 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst102|dffs[2]                                                                                                                                                          ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst105|dffs[2]                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.922      ;
; 0.636 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[0]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst28|dffs[0]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.922      ;
; 0.636 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst44|dffs[1]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst42|dffs[1]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.922      ;
; 0.637 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst56|dffs[2]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst54|dffs[2]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.923      ;
; 0.637 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst56|dffs[2]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst58|dffs[2]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.923      ;
; 0.637 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[0]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[0]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.923      ;
; 0.637 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst102|dffs[0]                                                                                                                                                          ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst100|dffs[0]                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.923      ;
; 0.637 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst105|dffs[0]                                                                                                                                                          ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst102|dffs[0]                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.923      ;
; 0.638 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst90|dffs[4]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst88|dffs[4]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.924      ;
; 0.638 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst44|dffs[1]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst46|dffs[1]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.924      ;
; 0.639 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst48|dffs[4]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst50|dffs[4]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.925      ;
; 0.640 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst36|dffs[5]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst38|dffs[5]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.926      ;
; 0.640 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst100|dffs[0]                                                                                                                                                          ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst98|dffs[0]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.926      ;
; 0.641 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst58|dffs[2]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst56|dffs[2]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.927      ;
; 0.641 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst80|dffs[2]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst78|dffs[2]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.927      ;
; 0.641 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst4|dffs[0]                                                                                                                                                            ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[0]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.927      ;
; 0.641 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst38|dffs[0]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst40|dffs[0]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.927      ;
; 0.642 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst54|dffs[2]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst52|dffs[2]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.928      ;
; 0.642 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst40|dffs[5]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst42|dffs[5]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.928      ;
; 0.642 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst46|dffs[1]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst44|dffs[1]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.928      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clock'                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[0] ; clock        ; clock       ; 1.000        ; -0.007     ; 5.520      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[1] ; clock        ; clock       ; 1.000        ; -0.007     ; 5.520      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[2] ; clock        ; clock       ; 1.000        ; -0.007     ; 5.520      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[3] ; clock        ; clock       ; 1.000        ; -0.007     ; 5.520      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[4] ; clock        ; clock       ; 1.000        ; -0.007     ; 5.520      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[5] ; clock        ; clock       ; 1.000        ; -0.007     ; 5.520      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[2]                                   ; clock        ; clock       ; 1.000        ; -0.029     ; 5.498      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst4|dffs[2]                                  ; clock        ; clock       ; 1.000        ; -0.029     ; 5.498      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst6|dffs[2]                                  ; clock        ; clock       ; 1.000        ; -0.029     ; 5.498      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst8|dffs[2]                                  ; clock        ; clock       ; 1.000        ; -0.029     ; 5.498      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.029     ; 5.498      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst12|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.029     ; 5.498      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst14|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.029     ; 5.498      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst16|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.029     ; 5.498      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.029     ; 5.498      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.029     ; 5.498      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst22|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.029     ; 5.498      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.029     ; 5.498      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.029     ; 5.498      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst28|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.029     ; 5.498      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.029     ; 5.498      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst32|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.029     ; 5.498      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst34|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 5.501      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst36|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 5.501      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst38|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 5.501      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst40|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 5.501      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst42|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 5.501      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst44|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 5.501      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst46|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 5.501      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst48|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 5.501      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst50|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 5.501      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst52|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.022     ; 5.505      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst54|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.022     ; 5.505      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst56|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.022     ; 5.505      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst58|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.022     ; 5.505      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst60|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.022     ; 5.505      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst62|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.022     ; 5.505      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst64|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.022     ; 5.505      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst66|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.022     ; 5.505      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst68|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.022     ; 5.505      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst70|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.022     ; 5.505      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst72|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.005     ; 5.522      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst74|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.005     ; 5.522      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst76|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.005     ; 5.522      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst78|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.005     ; 5.522      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst80|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.005     ; 5.522      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst82|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.512      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst84|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.512      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst86|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.512      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst88|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.512      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst90|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.512      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst92|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.512      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst94|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.512      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst96|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.512      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst98|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.004     ; 5.523      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst100|dffs[2]                                ; clock        ; clock       ; 1.000        ; -0.004     ; 5.523      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst105|dffs[2]                                ; clock        ; clock       ; 1.000        ; -0.004     ; 5.523      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst102|dffs[2]                                ; clock        ; clock       ; 1.000        ; -0.004     ; 5.523      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst105|dffs[5]                                ; clock        ; clock       ; 1.000        ; -0.029     ; 5.498      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[5]                                   ; clock        ; clock       ; 1.000        ; -0.014     ; 5.513      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst4|dffs[5]                                  ; clock        ; clock       ; 1.000        ; -0.014     ; 5.513      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst6|dffs[5]                                  ; clock        ; clock       ; 1.000        ; -0.014     ; 5.513      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst8|dffs[5]                                  ; clock        ; clock       ; 1.000        ; -0.014     ; 5.513      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.014     ; 5.513      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst12|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.014     ; 5.513      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst14|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.014     ; 5.513      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst16|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.014     ; 5.513      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.014     ; 5.513      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.014     ; 5.513      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst22|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.014     ; 5.513      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.005     ; 5.522      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.005     ; 5.522      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst28|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.005     ; 5.522      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.005     ; 5.522      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst32|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.005     ; 5.522      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst34|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.001     ; 5.526      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst36|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.001     ; 5.526      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst38|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.001     ; 5.526      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst40|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.001     ; 5.526      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst42|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.001     ; 5.526      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst44|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.001     ; 5.526      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst46|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.001     ; 5.526      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst48|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.001     ; 5.526      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst50|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.001     ; 5.526      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst52|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.001     ; 5.526      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst54|dffs[5]                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 5.527      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst56|dffs[5]                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 5.527      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst58|dffs[5]                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 5.527      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst60|dffs[5]                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 5.527      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst62|dffs[5]                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 5.527      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst64|dffs[5]                                 ; clock        ; clock       ; 1.000        ; 0.000      ; 5.527      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst66|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.512      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst68|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.512      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst70|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.512      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst72|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.512      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst74|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.512      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst76|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.512      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst78|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.512      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst80|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.015     ; 5.512      ;
; -4.489 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst82|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 5.511      ;
+--------+--------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clock'                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.504 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.006      ; 2.796      ;
; 2.504 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.006      ; 2.796      ;
; 2.812 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.006      ; 3.104      ;
; 2.812 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.006      ; 3.104      ;
; 2.997 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[2]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.006      ; 3.289      ;
; 2.997 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[2]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.006      ; 3.289      ;
; 3.064 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[10] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.006      ; 3.356      ;
; 3.064 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[10] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.006      ; 3.356      ;
; 3.114 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[12] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.401      ;
; 3.114 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[12] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.401      ;
; 3.129 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.416      ;
; 3.129 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.416      ;
; 3.139 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.426      ;
; 3.139 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.426      ;
; 3.157 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.006      ; 3.449      ;
; 3.157 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.006      ; 3.449      ;
; 3.190 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[5]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.006      ; 3.482      ;
; 3.190 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[5]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.006      ; 3.482      ;
; 3.264 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.551      ;
; 3.264 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.551      ;
; 3.270 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[3]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.006      ; 3.562      ;
; 3.270 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[3]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.006      ; 3.562      ;
; 3.279 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.566      ;
; 3.279 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.566      ;
; 3.291 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[9]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.006      ; 3.583      ;
; 3.291 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[9]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.006      ; 3.583      ;
; 3.292 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[20] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.579      ;
; 3.292 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[20] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.579      ;
; 3.297 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[1]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.006      ; 3.589      ;
; 3.297 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[1]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.006      ; 3.589      ;
; 3.351 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[6]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.006      ; 3.643      ;
; 3.351 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[6]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.006      ; 3.643      ;
; 3.421 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.708      ;
; 3.421 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.708      ;
; 3.421 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.708      ;
; 3.421 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.708      ;
; 3.422 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[19] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.709      ;
; 3.422 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[19] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.709      ;
; 3.430 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.717      ;
; 3.430 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.717      ;
; 3.436 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[17] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.723      ;
; 3.436 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[17] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 3.723      ;
; 3.470 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[7]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.006      ; 3.762      ;
; 3.470 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[7]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.006      ; 3.762      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[0] ; clock        ; clock       ; 0.000        ; -0.008     ; 3.808      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[1] ; clock        ; clock       ; 0.000        ; -0.008     ; 3.808      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[2] ; clock        ; clock       ; 0.000        ; -0.008     ; 3.808      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[3] ; clock        ; clock       ; 0.000        ; -0.008     ; 3.808      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[4] ; clock        ; clock       ; 0.000        ; -0.008     ; 3.808      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[5] ; clock        ; clock       ; 0.000        ; -0.008     ; 3.808      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[2]                                   ; clock        ; clock       ; 0.000        ; -0.030     ; 3.786      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst4|dffs[2]                                  ; clock        ; clock       ; 0.000        ; -0.030     ; 3.786      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst6|dffs[2]                                  ; clock        ; clock       ; 0.000        ; -0.030     ; 3.786      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst8|dffs[2]                                  ; clock        ; clock       ; 0.000        ; -0.030     ; 3.786      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.030     ; 3.786      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst12|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.030     ; 3.786      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst14|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.030     ; 3.786      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst16|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.030     ; 3.786      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.030     ; 3.786      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.030     ; 3.786      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst22|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.030     ; 3.786      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.030     ; 3.786      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.030     ; 3.786      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst28|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.030     ; 3.786      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.030     ; 3.786      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst32|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.030     ; 3.786      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst34|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.027     ; 3.789      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst36|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.027     ; 3.789      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst38|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.027     ; 3.789      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst40|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.027     ; 3.789      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst42|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.027     ; 3.789      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst44|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.027     ; 3.789      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst46|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.027     ; 3.789      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst48|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.027     ; 3.789      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst50|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.027     ; 3.789      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst52|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.023     ; 3.793      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst54|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.023     ; 3.793      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst56|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.023     ; 3.793      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst58|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.023     ; 3.793      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst60|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.023     ; 3.793      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst62|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.023     ; 3.793      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst64|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.023     ; 3.793      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst66|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.023     ; 3.793      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst68|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.023     ; 3.793      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst70|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.023     ; 3.793      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst72|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.006     ; 3.810      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst74|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.006     ; 3.810      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst76|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.006     ; 3.810      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst78|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.006     ; 3.810      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst80|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.006     ; 3.810      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst82|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.016     ; 3.800      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst84|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.016     ; 3.800      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst86|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.016     ; 3.800      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst88|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.016     ; 3.800      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst90|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.016     ; 3.800      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst92|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.016     ; 3.800      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst94|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.016     ; 3.800      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst96|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.016     ; 3.800      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst98|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.005     ; 3.811      ;
; 3.530 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst100|dffs[2]                                ; clock        ; clock       ; 0.000        ; -0.005     ; 3.811      ;
+-------+---------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a19~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.531 ; 100.000      ; 2.469          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; dealer_reset ; clock      ; 5.379 ; 5.379 ; Rise       ; clock           ;
; mode[*]      ; clock      ; 4.854 ; 4.854 ; Rise       ; clock           ;
;  mode[0]     ; clock      ; 4.145 ; 4.145 ; Rise       ; clock           ;
;  mode[1]     ; clock      ; 4.854 ; 4.854 ; Rise       ; clock           ;
; request_deal ; clock      ; 4.920 ; 4.920 ; Rise       ; clock           ;
; stack_init   ; clock      ; 4.988 ; 4.988 ; Rise       ; clock           ;
; stack_reset  ; clock      ; 5.244 ; 5.244 ; Rise       ; clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; dealer_reset ; clock      ; -4.160 ; -4.160 ; Rise       ; clock           ;
; mode[*]      ; clock      ; 0.703  ; 0.703  ; Rise       ; clock           ;
;  mode[0]     ; clock      ; 0.576  ; 0.576  ; Rise       ; clock           ;
;  mode[1]     ; clock      ; 0.703  ; 0.703  ; Rise       ; clock           ;
; request_deal ; clock      ; -3.652 ; -3.652 ; Rise       ; clock           ;
; stack_init   ; clock      ; -3.658 ; -3.658 ; Rise       ; clock           ;
; stack_reset  ; clock      ; -4.030 ; -4.030 ; Rise       ; clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; address[*]     ; clock      ; 8.164  ; 8.164  ; Rise       ; clock           ;
;  address[0]    ; clock      ; 7.988  ; 7.988  ; Rise       ; clock           ;
;  address[1]    ; clock      ; 8.102  ; 8.102  ; Rise       ; clock           ;
;  address[2]    ; clock      ; 7.989  ; 7.989  ; Rise       ; clock           ;
;  address[3]    ; clock      ; 7.924  ; 7.924  ; Rise       ; clock           ;
;  address[4]    ; clock      ; 7.650  ; 7.650  ; Rise       ; clock           ;
;  address[5]    ; clock      ; 8.164  ; 8.164  ; Rise       ; clock           ;
; card_value[*]  ; clock      ; 20.545 ; 20.545 ; Rise       ; clock           ;
;  card_value[0] ; clock      ; 20.349 ; 20.349 ; Rise       ; clock           ;
;  card_value[1] ; clock      ; 20.383 ; 20.383 ; Rise       ; clock           ;
;  card_value[2] ; clock      ; 20.114 ; 20.114 ; Rise       ; clock           ;
;  card_value[3] ; clock      ; 19.559 ; 19.559 ; Rise       ; clock           ;
;  card_value[4] ; clock      ; 20.545 ; 20.545 ; Rise       ; clock           ;
;  card_value[5] ; clock      ; 20.136 ; 20.136 ; Rise       ; clock           ;
;  card_value[6] ; clock      ; 20.483 ; 20.483 ; Rise       ; clock           ;
; empty          ; clock      ; 10.989 ; 10.989 ; Rise       ; clock           ;
; face_value[*]  ; clock      ; 17.788 ; 17.788 ; Rise       ; clock           ;
;  face_value[0] ; clock      ; 15.933 ; 15.933 ; Rise       ; clock           ;
;  face_value[1] ; clock      ; 16.394 ; 16.394 ; Rise       ; clock           ;
;  face_value[2] ; clock      ; 17.103 ; 17.103 ; Rise       ; clock           ;
;  face_value[3] ; clock      ; 17.788 ; 17.788 ; Rise       ; clock           ;
; full           ; clock      ; 10.970 ; 10.970 ; Rise       ; clock           ;
; num[*]         ; clock      ; 8.352  ; 8.352  ; Rise       ; clock           ;
;  num[0]        ; clock      ; 7.977  ; 7.977  ; Rise       ; clock           ;
;  num[1]        ; clock      ; 7.912  ; 7.912  ; Rise       ; clock           ;
;  num[2]        ; clock      ; 8.231  ; 8.231  ; Rise       ; clock           ;
;  num[3]        ; clock      ; 8.233  ; 8.233  ; Rise       ; clock           ;
;  num[4]        ; clock      ; 8.352  ; 8.352  ; Rise       ; clock           ;
;  num[5]        ; clock      ; 7.971  ; 7.971  ; Rise       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; address[*]     ; clock      ; 7.650  ; 7.650  ; Rise       ; clock           ;
;  address[0]    ; clock      ; 7.988  ; 7.988  ; Rise       ; clock           ;
;  address[1]    ; clock      ; 8.102  ; 8.102  ; Rise       ; clock           ;
;  address[2]    ; clock      ; 7.989  ; 7.989  ; Rise       ; clock           ;
;  address[3]    ; clock      ; 7.924  ; 7.924  ; Rise       ; clock           ;
;  address[4]    ; clock      ; 7.650  ; 7.650  ; Rise       ; clock           ;
;  address[5]    ; clock      ; 8.164  ; 8.164  ; Rise       ; clock           ;
; card_value[*]  ; clock      ; 12.368 ; 12.368 ; Rise       ; clock           ;
;  card_value[0] ; clock      ; 13.166 ; 13.166 ; Rise       ; clock           ;
;  card_value[1] ; clock      ; 13.198 ; 13.198 ; Rise       ; clock           ;
;  card_value[2] ; clock      ; 12.975 ; 12.975 ; Rise       ; clock           ;
;  card_value[3] ; clock      ; 12.368 ; 12.368 ; Rise       ; clock           ;
;  card_value[4] ; clock      ; 13.407 ; 13.407 ; Rise       ; clock           ;
;  card_value[5] ; clock      ; 12.968 ; 12.968 ; Rise       ; clock           ;
;  card_value[6] ; clock      ; 13.298 ; 13.298 ; Rise       ; clock           ;
; empty          ; clock      ; 9.798  ; 9.798  ; Rise       ; clock           ;
; face_value[*]  ; clock      ; 10.638 ; 10.638 ; Rise       ; clock           ;
;  face_value[0] ; clock      ; 10.638 ; 10.638 ; Rise       ; clock           ;
;  face_value[1] ; clock      ; 11.126 ; 11.126 ; Rise       ; clock           ;
;  face_value[2] ; clock      ; 11.143 ; 11.143 ; Rise       ; clock           ;
;  face_value[3] ; clock      ; 11.810 ; 11.810 ; Rise       ; clock           ;
; full           ; clock      ; 9.782  ; 9.782  ; Rise       ; clock           ;
; num[*]         ; clock      ; 7.912  ; 7.912  ; Rise       ; clock           ;
;  num[0]        ; clock      ; 7.977  ; 7.977  ; Rise       ; clock           ;
;  num[1]        ; clock      ; 7.912  ; 7.912  ; Rise       ; clock           ;
;  num[2]        ; clock      ; 8.231  ; 8.231  ; Rise       ; clock           ;
;  num[3]        ; clock      ; 8.233  ; 8.233  ; Rise       ; clock           ;
;  num[4]        ; clock      ; 8.352  ; 8.352  ; Rise       ; clock           ;
;  num[5]        ; clock      ; 7.971  ; 7.971  ; Rise       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -4.836 ; -919.723      ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.215 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Fast Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -1.665 ; -530.690      ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 1.082 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------------+
; Fast Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clock               ; -1.880 ; -1026.580     ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                             ;
+--------+------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.836 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[1]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[5]        ; clock        ; clock       ; 1.000        ; -0.008     ; 5.860      ;
; -4.836 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[1]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[4]        ; clock        ; clock       ; 1.000        ; -0.008     ; 5.860      ;
; -4.836 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[1]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[3]        ; clock        ; clock       ; 1.000        ; -0.008     ; 5.860      ;
; -4.836 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[1]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[2]        ; clock        ; clock       ; 1.000        ; -0.008     ; 5.860      ;
; -4.836 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[1]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]        ; clock        ; clock       ; 1.000        ; -0.008     ; 5.860      ;
; -4.801 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[2]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[5]        ; clock        ; clock       ; 1.000        ; -0.008     ; 5.825      ;
; -4.801 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[2]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[4]        ; clock        ; clock       ; 1.000        ; -0.008     ; 5.825      ;
; -4.801 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[2]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[3]        ; clock        ; clock       ; 1.000        ; -0.008     ; 5.825      ;
; -4.801 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[2]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[2]        ; clock        ; clock       ; 1.000        ; -0.008     ; 5.825      ;
; -4.801 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[2]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]        ; clock        ; clock       ; 1.000        ; -0.008     ; 5.825      ;
; -4.737 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[4]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[5]        ; clock        ; clock       ; 1.000        ; -0.008     ; 5.761      ;
; -4.737 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[4]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[4]        ; clock        ; clock       ; 1.000        ; -0.008     ; 5.761      ;
; -4.737 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[4]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[3]        ; clock        ; clock       ; 1.000        ; -0.008     ; 5.761      ;
; -4.737 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[4]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[2]        ; clock        ; clock       ; 1.000        ; -0.008     ; 5.761      ;
; -4.737 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[4]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]        ; clock        ; clock       ; 1.000        ; -0.008     ; 5.761      ;
; -4.681 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[15] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[5]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.709      ;
; -4.681 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[15] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[4]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.709      ;
; -4.681 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[15] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[3]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.709      ;
; -4.681 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[15] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[2]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.709      ;
; -4.681 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[15] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.709      ;
; -4.667 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[5]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[5]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.695      ;
; -4.667 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[5]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[4]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.695      ;
; -4.667 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[5]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[3]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.695      ;
; -4.667 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[5]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[2]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.695      ;
; -4.667 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[5]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.695      ;
; -4.655 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[0]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[5]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.683      ;
; -4.655 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[0]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[4]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.683      ;
; -4.655 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[0]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[3]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.683      ;
; -4.655 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[0]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[2]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.683      ;
; -4.655 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[0]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.683      ;
; -4.653 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[1]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]        ; clock        ; clock       ; 1.000        ; -0.008     ; 5.677      ;
; -4.618 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[2]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]        ; clock        ; clock       ; 1.000        ; -0.008     ; 5.642      ;
; -4.572 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[3]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[5]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.600      ;
; -4.572 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[3]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[4]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.600      ;
; -4.572 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[3]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[3]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.600      ;
; -4.572 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[3]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[2]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.600      ;
; -4.572 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[3]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.600      ;
; -4.554 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[4]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]        ; clock        ; clock       ; 1.000        ; -0.008     ; 5.578      ;
; -4.530 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[6]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[5]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.558      ;
; -4.530 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[6]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[4]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.558      ;
; -4.530 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[6]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[3]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.558      ;
; -4.530 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[6]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[2]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.558      ;
; -4.530 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[6]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.558      ;
; -4.498 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[15] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.526      ;
; -4.484 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[5]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.512      ;
; -4.483 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[7]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[5]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.511      ;
; -4.483 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[7]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[4]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.511      ;
; -4.483 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[7]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[3]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.511      ;
; -4.483 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[7]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[2]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.511      ;
; -4.483 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[7]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.511      ;
; -4.472 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[0]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.500      ;
; -4.439 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[10] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[5]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.467      ;
; -4.439 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[10] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[4]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.467      ;
; -4.439 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[10] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[3]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.467      ;
; -4.439 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[10] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[2]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.467      ;
; -4.439 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[10] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.467      ;
; -4.418 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[8]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[5]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.446      ;
; -4.418 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[8]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[4]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.446      ;
; -4.418 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[8]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[3]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.446      ;
; -4.418 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[8]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[2]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.446      ;
; -4.418 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[8]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.446      ;
; -4.389 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[3]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.417      ;
; -4.370 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[9]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[5]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.398      ;
; -4.370 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[9]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[4]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.398      ;
; -4.370 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[9]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[3]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.398      ;
; -4.370 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[9]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[2]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.398      ;
; -4.370 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[9]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.398      ;
; -4.347 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[6]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.375      ;
; -4.302 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[11] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[5]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.330      ;
; -4.302 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[11] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[4]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.330      ;
; -4.302 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[11] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[3]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.330      ;
; -4.302 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[11] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[2]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.330      ;
; -4.302 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[11] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.330      ;
; -4.300 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[7]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.328      ;
; -4.267 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[12] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[5]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.295      ;
; -4.267 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[12] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[4]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.295      ;
; -4.267 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[12] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[3]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.295      ;
; -4.267 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[12] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[2]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.295      ;
; -4.267 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[12] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.295      ;
; -4.256 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[10] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.284      ;
; -4.243 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[13] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[5]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.271      ;
; -4.243 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[13] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[4]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.271      ;
; -4.243 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[13] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[3]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.271      ;
; -4.243 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[13] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[2]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.271      ;
; -4.243 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[13] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.271      ;
; -4.235 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[8]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.263      ;
; -4.193 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[14] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[5]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.221      ;
; -4.193 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[14] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[4]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.221      ;
; -4.193 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[14] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[3]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.221      ;
; -4.193 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[14] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[2]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.221      ;
; -4.193 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[14] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.221      ;
; -4.187 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[9]  ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.215      ;
; -4.119 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[11] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.147      ;
; -4.084 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[12] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.112      ;
; -4.060 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[13] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.088      ;
; -4.010 ; g03_testbed_dealer:inst|lpm_dff:inst7|dffs[14] ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0]        ; clock        ; clock       ; 1.000        ; -0.004     ; 5.038      ;
; -3.664 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] ; clock        ; clock       ; 1.000        ; 0.013      ; 4.709      ;
; -3.663 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[0] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] ; clock        ; clock       ; 1.000        ; 0.013      ; 4.708      ;
; -3.595 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]    ; clock        ; clock       ; 1.000        ; 0.014      ; 4.641      ;
; -3.594 ; g03_testbed_dealer:inst|lpm_dff:inst12|dffs[1] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11] ; clock        ; clock       ; 1.000        ; 0.014      ; 4.640      ;
+--------+------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                                                                                                                                                ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                                                                                                                                                ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][29]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][29]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][30]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][30]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][29]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][29]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][30]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.071      ; 0.452      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst92|dffs[1]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst94|dffs[1]                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg6 ; clock        ; clock       ; 0.000        ; 0.071      ; 0.453      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.396      ;
; 0.246 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst60|dffs[1]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst58|dffs[1]                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst86|dffs[1]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst84|dffs[1]                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst92|dffs[1]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst90|dffs[1]                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst82|dffs[4]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst84|dffs[4]                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst12|dffs[1]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst14|dffs[1]                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst12|dffs[1]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[1]                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                                                                                                                                                ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                                                                                                                                                ; g03_testbed_dealer:inst|g03_dealer:inst3|rand_enable                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst74|dffs[2]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst76|dffs[2]                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst80|dffs[2]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst78|dffs[2]                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst102|dffs[2]                                                                                                                                                          ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst105|dffs[2]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[0]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst28|dffs[0]                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst42|dffs[1]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst40|dffs[1]                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst44|dffs[1]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst42|dffs[1]                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg5 ; clock        ; clock       ; 0.000        ; 0.071      ; 0.458      ;
; 0.250 ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                                                                                                                                                ; g03_testbed_dealer:inst|g03_dealer:inst3|stack_enable                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst56|dffs[2]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst54|dffs[2]                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst56|dffs[2]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst58|dffs[2]                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[0]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[0]                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst38|dffs[0]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst40|dffs[0]                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst36|dffs[5]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst38|dffs[5]                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst90|dffs[4]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst88|dffs[4]                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst94|dffs[4]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst96|dffs[4]                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst100|dffs[0]                                                                                                                                                          ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst98|dffs[0]                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst102|dffs[0]                                                                                                                                                          ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst100|dffs[0]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst105|dffs[0]                                                                                                                                                          ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst102|dffs[0]                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst46|dffs[1]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst44|dffs[1]                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst44|dffs[1]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst46|dffs[1]                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst58|dffs[2]                                                                                                                                                           ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst56|dffs[2]                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.404      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clock'                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[0] ; clock        ; clock       ; 1.000        ; -0.004     ; 2.693      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[1] ; clock        ; clock       ; 1.000        ; -0.004     ; 2.693      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[2] ; clock        ; clock       ; 1.000        ; -0.004     ; 2.693      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[3] ; clock        ; clock       ; 1.000        ; -0.004     ; 2.693      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[4] ; clock        ; clock       ; 1.000        ; -0.004     ; 2.693      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[5] ; clock        ; clock       ; 1.000        ; -0.004     ; 2.693      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[2]                                   ; clock        ; clock       ; 1.000        ; -0.023     ; 2.674      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst4|dffs[2]                                  ; clock        ; clock       ; 1.000        ; -0.023     ; 2.674      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst6|dffs[2]                                  ; clock        ; clock       ; 1.000        ; -0.023     ; 2.674      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst8|dffs[2]                                  ; clock        ; clock       ; 1.000        ; -0.023     ; 2.674      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.023     ; 2.674      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst12|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.023     ; 2.674      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst14|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.023     ; 2.674      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst16|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.023     ; 2.674      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.023     ; 2.674      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.023     ; 2.674      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst22|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.023     ; 2.674      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.023     ; 2.674      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.023     ; 2.674      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst28|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.023     ; 2.674      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.023     ; 2.674      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst32|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.023     ; 2.674      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst34|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.019     ; 2.678      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst36|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.019     ; 2.678      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst38|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.019     ; 2.678      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst40|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.019     ; 2.678      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst42|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.019     ; 2.678      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst44|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.019     ; 2.678      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst46|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.019     ; 2.678      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst48|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.019     ; 2.678      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst50|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.019     ; 2.678      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst52|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.681      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst54|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.681      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst56|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.681      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst58|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.681      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst60|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.681      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst62|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.681      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst64|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.681      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst66|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.681      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst68|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.681      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst70|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.681      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst72|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.002     ; 2.695      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst74|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.002     ; 2.695      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst76|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.002     ; 2.695      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst78|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.002     ; 2.695      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst80|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.002     ; 2.695      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst82|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.686      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst84|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.686      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst86|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.686      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst88|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.686      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst90|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.686      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst92|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.686      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst94|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.686      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst96|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.686      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst98|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.001     ; 2.696      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst100|dffs[2]                                ; clock        ; clock       ; 1.000        ; -0.001     ; 2.696      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst105|dffs[2]                                ; clock        ; clock       ; 1.000        ; -0.001     ; 2.696      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst102|dffs[2]                                ; clock        ; clock       ; 1.000        ; -0.001     ; 2.696      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst105|dffs[5]                                ; clock        ; clock       ; 1.000        ; -0.023     ; 2.674      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[5]                                   ; clock        ; clock       ; 1.000        ; -0.010     ; 2.687      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst4|dffs[5]                                  ; clock        ; clock       ; 1.000        ; -0.010     ; 2.687      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst6|dffs[5]                                  ; clock        ; clock       ; 1.000        ; -0.010     ; 2.687      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst8|dffs[5]                                  ; clock        ; clock       ; 1.000        ; -0.010     ; 2.687      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.687      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst12|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.687      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst14|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.687      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst16|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.687      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.687      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.687      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst22|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.010     ; 2.687      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.002     ; 2.695      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.002     ; 2.695      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst28|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.002     ; 2.695      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.002     ; 2.695      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst32|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.002     ; 2.695      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst34|dffs[5]                                 ; clock        ; clock       ; 1.000        ; 0.001      ; 2.698      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst36|dffs[5]                                 ; clock        ; clock       ; 1.000        ; 0.001      ; 2.698      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst38|dffs[5]                                 ; clock        ; clock       ; 1.000        ; 0.001      ; 2.698      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst40|dffs[5]                                 ; clock        ; clock       ; 1.000        ; 0.001      ; 2.698      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst42|dffs[5]                                 ; clock        ; clock       ; 1.000        ; 0.001      ; 2.698      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst44|dffs[5]                                 ; clock        ; clock       ; 1.000        ; 0.001      ; 2.698      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst46|dffs[5]                                 ; clock        ; clock       ; 1.000        ; 0.001      ; 2.698      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst48|dffs[5]                                 ; clock        ; clock       ; 1.000        ; 0.001      ; 2.698      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst50|dffs[5]                                 ; clock        ; clock       ; 1.000        ; 0.001      ; 2.698      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst52|dffs[5]                                 ; clock        ; clock       ; 1.000        ; 0.001      ; 2.698      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst54|dffs[5]                                 ; clock        ; clock       ; 1.000        ; 0.002      ; 2.699      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst56|dffs[5]                                 ; clock        ; clock       ; 1.000        ; 0.002      ; 2.699      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst58|dffs[5]                                 ; clock        ; clock       ; 1.000        ; 0.002      ; 2.699      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst60|dffs[5]                                 ; clock        ; clock       ; 1.000        ; 0.002      ; 2.699      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst62|dffs[5]                                 ; clock        ; clock       ; 1.000        ; 0.002      ; 2.699      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst64|dffs[5]                                 ; clock        ; clock       ; 1.000        ; 0.002      ; 2.699      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst66|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.686      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst68|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.686      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst70|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.686      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst72|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.686      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst74|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.686      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst76|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.686      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst78|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.686      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst80|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.686      ;
; -1.665 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst82|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.012     ; 2.685      ;
+--------+--------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clock'                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.082 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.005      ; 1.239      ;
; 1.082 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.005      ; 1.239      ;
; 1.153 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.007      ; 1.312      ;
; 1.153 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[11] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.007      ; 1.312      ;
; 1.245 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[2]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.005      ; 1.402      ;
; 1.245 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[2]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.005      ; 1.402      ;
; 1.270 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[10] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.007      ; 1.429      ;
; 1.270 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[10] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.007      ; 1.429      ;
; 1.285 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.437      ;
; 1.285 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[18] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.437      ;
; 1.291 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.443      ;
; 1.291 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[12] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.443      ;
; 1.291 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.443      ;
; 1.291 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[12] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.443      ;
; 1.305 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.005      ; 1.462      ;
; 1.305 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[4]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.005      ; 1.462      ;
; 1.329 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[9]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.005      ; 1.486      ;
; 1.329 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[9]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.005      ; 1.486      ;
; 1.343 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.495      ;
; 1.343 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[14] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.495      ;
; 1.347 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.499      ;
; 1.347 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.499      ;
; 1.350 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[5]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.005      ; 1.507      ;
; 1.350 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[5]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.005      ; 1.507      ;
; 1.366 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[3]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.005      ; 1.523      ;
; 1.366 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[3]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.005      ; 1.523      ;
; 1.366 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[20] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.518      ;
; 1.366 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[20] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.518      ;
; 1.380 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[1]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.005      ; 1.537      ;
; 1.380 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[1]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.005      ; 1.537      ;
; 1.403 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.555      ;
; 1.403 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[22] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.555      ;
; 1.408 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[6]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.005      ; 1.565      ;
; 1.408 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[6]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.005      ; 1.565      ;
; 1.410 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[19] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.562      ;
; 1.410 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[19] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.562      ;
; 1.415 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.567      ;
; 1.415 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[16] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.567      ;
; 1.419 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.571      ;
; 1.419 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[15] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.571      ;
; 1.421 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[17] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.573      ;
; 1.421 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[17] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.573      ;
; 1.470 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[21] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.622      ;
; 1.470 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[21] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.622      ;
; 1.471 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[7]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.005      ; 1.628      ;
; 1.471 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[7]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.005      ; 1.628      ;
; 1.485 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.637      ;
; 1.485 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.637      ;
; 1.490 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[8]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[0]                                      ; clock        ; clock       ; 0.000        ; 0.005      ; 1.647      ;
; 1.490 ; g03_testbed_dealer:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[8]  ; g03_testbed_dealer:inst|g03_dealer:inst3|\dealer:state[1]                                      ; clock        ; clock       ; 0.000        ; 0.005      ; 1.647      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[0] ; clock        ; clock       ; 0.000        ; -0.006     ; 2.118      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[1] ; clock        ; clock       ; 0.000        ; -0.006     ; 2.118      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[2] ; clock        ; clock       ; 0.000        ; -0.006     ; 2.118      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[3] ; clock        ; clock       ; 0.000        ; -0.006     ; 2.118      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[4] ; clock        ; clock       ; 0.000        ; -0.006     ; 2.118      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[5] ; clock        ; clock       ; 0.000        ; -0.006     ; 2.118      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst|dffs[2]                                   ; clock        ; clock       ; 0.000        ; -0.025     ; 2.099      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst4|dffs[2]                                  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.099      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst6|dffs[2]                                  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.099      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst8|dffs[2]                                  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.099      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst10|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.099      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst12|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.099      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst14|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.099      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst16|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.099      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst18|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.099      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst20|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.099      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst22|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.099      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst24|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.099      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst26|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.099      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst28|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.099      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst30|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.099      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst32|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.099      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst34|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.021     ; 2.103      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst36|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.021     ; 2.103      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst38|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.021     ; 2.103      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst40|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.021     ; 2.103      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst42|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.021     ; 2.103      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst44|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.021     ; 2.103      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst46|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.021     ; 2.103      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst48|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.021     ; 2.103      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst50|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.021     ; 2.103      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst52|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.018     ; 2.106      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst54|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.018     ; 2.106      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst56|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.018     ; 2.106      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst58|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.018     ; 2.106      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst60|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.018     ; 2.106      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst62|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.018     ; 2.106      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst64|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.018     ; 2.106      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst66|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.018     ; 2.106      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst68|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.018     ; 2.106      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst70|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.018     ; 2.106      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst72|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.004     ; 2.120      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst74|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.004     ; 2.120      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst76|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.004     ; 2.120      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst78|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.004     ; 2.120      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst80|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.004     ; 2.120      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst82|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.013     ; 2.111      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst84|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.013     ; 2.111      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst86|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.013     ; 2.111      ;
; 1.972 ; g03_testbed_dealer:inst|lpm_counter:inst837|cntr_2bi:auto_generated|safe_q[0]   ; g03_testbed_dealer:inst|g03_stack52:inst|lpm_ff:inst88|dffs[2]                                 ; clock        ; clock       ; 0.000        ; -0.013     ; 2.111      ;
+-------+---------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mp14:auto_generated|ram_block1a19~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; dealer_reset ; clock      ; 2.487 ; 2.487 ; Rise       ; clock           ;
; mode[*]      ; clock      ; 1.427 ; 1.427 ; Rise       ; clock           ;
;  mode[0]     ; clock      ; 1.083 ; 1.083 ; Rise       ; clock           ;
;  mode[1]     ; clock      ; 1.427 ; 1.427 ; Rise       ; clock           ;
; request_deal ; clock      ; 2.336 ; 2.336 ; Rise       ; clock           ;
; stack_init   ; clock      ; 2.311 ; 2.311 ; Rise       ; clock           ;
; stack_reset  ; clock      ; 2.476 ; 2.476 ; Rise       ; clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; dealer_reset ; clock      ; -1.918 ; -1.918 ; Rise       ; clock           ;
; mode[*]      ; clock      ; 0.846  ; 0.846  ; Rise       ; clock           ;
;  mode[0]     ; clock      ; 0.772  ; 0.772  ; Rise       ; clock           ;
;  mode[1]     ; clock      ; 0.846  ; 0.846  ; Rise       ; clock           ;
; request_deal ; clock      ; -1.668 ; -1.668 ; Rise       ; clock           ;
; stack_init   ; clock      ; -1.675 ; -1.675 ; Rise       ; clock           ;
; stack_reset  ; clock      ; -1.825 ; -1.825 ; Rise       ; clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; address[*]     ; clock      ; 4.295 ; 4.295 ; Rise       ; clock           ;
;  address[0]    ; clock      ; 4.226 ; 4.226 ; Rise       ; clock           ;
;  address[1]    ; clock      ; 4.295 ; 4.295 ; Rise       ; clock           ;
;  address[2]    ; clock      ; 4.226 ; 4.226 ; Rise       ; clock           ;
;  address[3]    ; clock      ; 4.190 ; 4.190 ; Rise       ; clock           ;
;  address[4]    ; clock      ; 4.089 ; 4.089 ; Rise       ; clock           ;
;  address[5]    ; clock      ; 4.262 ; 4.262 ; Rise       ; clock           ;
; card_value[*]  ; clock      ; 8.771 ; 8.771 ; Rise       ; clock           ;
;  card_value[0] ; clock      ; 8.622 ; 8.622 ; Rise       ; clock           ;
;  card_value[1] ; clock      ; 8.618 ; 8.618 ; Rise       ; clock           ;
;  card_value[2] ; clock      ; 8.624 ; 8.624 ; Rise       ; clock           ;
;  card_value[3] ; clock      ; 8.360 ; 8.360 ; Rise       ; clock           ;
;  card_value[4] ; clock      ; 8.771 ; 8.771 ; Rise       ; clock           ;
;  card_value[5] ; clock      ; 8.587 ; 8.587 ; Rise       ; clock           ;
;  card_value[6] ; clock      ; 8.679 ; 8.679 ; Rise       ; clock           ;
; empty          ; clock      ; 5.290 ; 5.290 ; Rise       ; clock           ;
; face_value[*]  ; clock      ; 7.649 ; 7.649 ; Rise       ; clock           ;
;  face_value[0] ; clock      ; 7.023 ; 7.023 ; Rise       ; clock           ;
;  face_value[1] ; clock      ; 7.144 ; 7.144 ; Rise       ; clock           ;
;  face_value[2] ; clock      ; 7.510 ; 7.510 ; Rise       ; clock           ;
;  face_value[3] ; clock      ; 7.649 ; 7.649 ; Rise       ; clock           ;
; full           ; clock      ; 5.279 ; 5.279 ; Rise       ; clock           ;
; num[*]         ; clock      ; 4.389 ; 4.389 ; Rise       ; clock           ;
;  num[0]        ; clock      ; 4.216 ; 4.216 ; Rise       ; clock           ;
;  num[1]        ; clock      ; 4.169 ; 4.169 ; Rise       ; clock           ;
;  num[2]        ; clock      ; 4.298 ; 4.298 ; Rise       ; clock           ;
;  num[3]        ; clock      ; 4.302 ; 4.302 ; Rise       ; clock           ;
;  num[4]        ; clock      ; 4.389 ; 4.389 ; Rise       ; clock           ;
;  num[5]        ; clock      ; 4.206 ; 4.206 ; Rise       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; address[*]     ; clock      ; 4.089 ; 4.089 ; Rise       ; clock           ;
;  address[0]    ; clock      ; 4.226 ; 4.226 ; Rise       ; clock           ;
;  address[1]    ; clock      ; 4.295 ; 4.295 ; Rise       ; clock           ;
;  address[2]    ; clock      ; 4.226 ; 4.226 ; Rise       ; clock           ;
;  address[3]    ; clock      ; 4.190 ; 4.190 ; Rise       ; clock           ;
;  address[4]    ; clock      ; 4.089 ; 4.089 ; Rise       ; clock           ;
;  address[5]    ; clock      ; 4.262 ; 4.262 ; Rise       ; clock           ;
; card_value[*]  ; clock      ; 5.803 ; 5.803 ; Rise       ; clock           ;
;  card_value[0] ; clock      ; 6.073 ; 6.073 ; Rise       ; clock           ;
;  card_value[1] ; clock      ; 6.064 ; 6.064 ; Rise       ; clock           ;
;  card_value[2] ; clock      ; 6.078 ; 6.078 ; Rise       ; clock           ;
;  card_value[3] ; clock      ; 5.803 ; 5.803 ; Rise       ; clock           ;
;  card_value[4] ; clock      ; 6.227 ; 6.227 ; Rise       ; clock           ;
;  card_value[5] ; clock      ; 6.044 ; 6.044 ; Rise       ; clock           ;
;  card_value[6] ; clock      ; 6.127 ; 6.127 ; Rise       ; clock           ;
; empty          ; clock      ; 4.847 ; 4.847 ; Rise       ; clock           ;
; face_value[*]  ; clock      ; 5.138 ; 5.138 ; Rise       ; clock           ;
;  face_value[0] ; clock      ; 5.138 ; 5.138 ; Rise       ; clock           ;
;  face_value[1] ; clock      ; 5.264 ; 5.264 ; Rise       ; clock           ;
;  face_value[2] ; clock      ; 5.382 ; 5.382 ; Rise       ; clock           ;
;  face_value[3] ; clock      ; 5.508 ; 5.508 ; Rise       ; clock           ;
; full           ; clock      ; 4.857 ; 4.857 ; Rise       ; clock           ;
; num[*]         ; clock      ; 4.169 ; 4.169 ; Rise       ; clock           ;
;  num[0]        ; clock      ; 4.216 ; 4.216 ; Rise       ; clock           ;
;  num[1]        ; clock      ; 4.169 ; 4.169 ; Rise       ; clock           ;
;  num[2]        ; clock      ; 4.298 ; 4.298 ; Rise       ; clock           ;
;  num[3]        ; clock      ; 4.302 ; 4.302 ; Rise       ; clock           ;
;  num[4]        ; clock      ; 4.389 ; 4.389 ; Rise       ; clock           ;
;  num[5]        ; clock      ; 4.206 ; 4.206 ; Rise       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                  ;
+----------------------+-----------+-------+-----------+---------+---------------------+
; Clock                ; Setup     ; Hold  ; Recovery  ; Removal ; Minimum Pulse Width ;
+----------------------+-----------+-------+-----------+---------+---------------------+
; Worst-case Slack     ; -14.497   ; 0.215 ; -4.489    ; 1.082   ; -2.064              ;
;  altera_reserved_tck ; N/A       ; N/A   ; N/A       ; N/A     ; 97.531              ;
;  clock               ; -14.497   ; 0.215 ; -4.489    ; 1.082   ; -2.064              ;
; Design-wide TNS      ; -3257.925 ; 0.0   ; -1433.298 ; 0.0     ; -1221.755           ;
;  altera_reserved_tck ; N/A       ; N/A   ; N/A       ; N/A     ; 0.000               ;
;  clock               ; -3257.925 ; 0.000 ; -1433.298 ; 0.000   ; -1221.755           ;
+----------------------+-----------+-------+-----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; dealer_reset ; clock      ; 5.379 ; 5.379 ; Rise       ; clock           ;
; mode[*]      ; clock      ; 4.854 ; 4.854 ; Rise       ; clock           ;
;  mode[0]     ; clock      ; 4.145 ; 4.145 ; Rise       ; clock           ;
;  mode[1]     ; clock      ; 4.854 ; 4.854 ; Rise       ; clock           ;
; request_deal ; clock      ; 4.920 ; 4.920 ; Rise       ; clock           ;
; stack_init   ; clock      ; 4.988 ; 4.988 ; Rise       ; clock           ;
; stack_reset  ; clock      ; 5.244 ; 5.244 ; Rise       ; clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; dealer_reset ; clock      ; -1.918 ; -1.918 ; Rise       ; clock           ;
; mode[*]      ; clock      ; 0.846  ; 0.846  ; Rise       ; clock           ;
;  mode[0]     ; clock      ; 0.772  ; 0.772  ; Rise       ; clock           ;
;  mode[1]     ; clock      ; 0.846  ; 0.846  ; Rise       ; clock           ;
; request_deal ; clock      ; -1.668 ; -1.668 ; Rise       ; clock           ;
; stack_init   ; clock      ; -1.675 ; -1.675 ; Rise       ; clock           ;
; stack_reset  ; clock      ; -1.825 ; -1.825 ; Rise       ; clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; address[*]     ; clock      ; 8.164  ; 8.164  ; Rise       ; clock           ;
;  address[0]    ; clock      ; 7.988  ; 7.988  ; Rise       ; clock           ;
;  address[1]    ; clock      ; 8.102  ; 8.102  ; Rise       ; clock           ;
;  address[2]    ; clock      ; 7.989  ; 7.989  ; Rise       ; clock           ;
;  address[3]    ; clock      ; 7.924  ; 7.924  ; Rise       ; clock           ;
;  address[4]    ; clock      ; 7.650  ; 7.650  ; Rise       ; clock           ;
;  address[5]    ; clock      ; 8.164  ; 8.164  ; Rise       ; clock           ;
; card_value[*]  ; clock      ; 20.545 ; 20.545 ; Rise       ; clock           ;
;  card_value[0] ; clock      ; 20.349 ; 20.349 ; Rise       ; clock           ;
;  card_value[1] ; clock      ; 20.383 ; 20.383 ; Rise       ; clock           ;
;  card_value[2] ; clock      ; 20.114 ; 20.114 ; Rise       ; clock           ;
;  card_value[3] ; clock      ; 19.559 ; 19.559 ; Rise       ; clock           ;
;  card_value[4] ; clock      ; 20.545 ; 20.545 ; Rise       ; clock           ;
;  card_value[5] ; clock      ; 20.136 ; 20.136 ; Rise       ; clock           ;
;  card_value[6] ; clock      ; 20.483 ; 20.483 ; Rise       ; clock           ;
; empty          ; clock      ; 10.989 ; 10.989 ; Rise       ; clock           ;
; face_value[*]  ; clock      ; 17.788 ; 17.788 ; Rise       ; clock           ;
;  face_value[0] ; clock      ; 15.933 ; 15.933 ; Rise       ; clock           ;
;  face_value[1] ; clock      ; 16.394 ; 16.394 ; Rise       ; clock           ;
;  face_value[2] ; clock      ; 17.103 ; 17.103 ; Rise       ; clock           ;
;  face_value[3] ; clock      ; 17.788 ; 17.788 ; Rise       ; clock           ;
; full           ; clock      ; 10.970 ; 10.970 ; Rise       ; clock           ;
; num[*]         ; clock      ; 8.352  ; 8.352  ; Rise       ; clock           ;
;  num[0]        ; clock      ; 7.977  ; 7.977  ; Rise       ; clock           ;
;  num[1]        ; clock      ; 7.912  ; 7.912  ; Rise       ; clock           ;
;  num[2]        ; clock      ; 8.231  ; 8.231  ; Rise       ; clock           ;
;  num[3]        ; clock      ; 8.233  ; 8.233  ; Rise       ; clock           ;
;  num[4]        ; clock      ; 8.352  ; 8.352  ; Rise       ; clock           ;
;  num[5]        ; clock      ; 7.971  ; 7.971  ; Rise       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; address[*]     ; clock      ; 4.089 ; 4.089 ; Rise       ; clock           ;
;  address[0]    ; clock      ; 4.226 ; 4.226 ; Rise       ; clock           ;
;  address[1]    ; clock      ; 4.295 ; 4.295 ; Rise       ; clock           ;
;  address[2]    ; clock      ; 4.226 ; 4.226 ; Rise       ; clock           ;
;  address[3]    ; clock      ; 4.190 ; 4.190 ; Rise       ; clock           ;
;  address[4]    ; clock      ; 4.089 ; 4.089 ; Rise       ; clock           ;
;  address[5]    ; clock      ; 4.262 ; 4.262 ; Rise       ; clock           ;
; card_value[*]  ; clock      ; 5.803 ; 5.803 ; Rise       ; clock           ;
;  card_value[0] ; clock      ; 6.073 ; 6.073 ; Rise       ; clock           ;
;  card_value[1] ; clock      ; 6.064 ; 6.064 ; Rise       ; clock           ;
;  card_value[2] ; clock      ; 6.078 ; 6.078 ; Rise       ; clock           ;
;  card_value[3] ; clock      ; 5.803 ; 5.803 ; Rise       ; clock           ;
;  card_value[4] ; clock      ; 6.227 ; 6.227 ; Rise       ; clock           ;
;  card_value[5] ; clock      ; 6.044 ; 6.044 ; Rise       ; clock           ;
;  card_value[6] ; clock      ; 6.127 ; 6.127 ; Rise       ; clock           ;
; empty          ; clock      ; 4.847 ; 4.847 ; Rise       ; clock           ;
; face_value[*]  ; clock      ; 5.138 ; 5.138 ; Rise       ; clock           ;
;  face_value[0] ; clock      ; 5.138 ; 5.138 ; Rise       ; clock           ;
;  face_value[1] ; clock      ; 5.264 ; 5.264 ; Rise       ; clock           ;
;  face_value[2] ; clock      ; 5.382 ; 5.382 ; Rise       ; clock           ;
;  face_value[3] ; clock      ; 5.508 ; 5.508 ; Rise       ; clock           ;
; full           ; clock      ; 4.857 ; 4.857 ; Rise       ; clock           ;
; num[*]         ; clock      ; 4.169 ; 4.169 ; Rise       ; clock           ;
;  num[0]        ; clock      ; 4.216 ; 4.216 ; Rise       ; clock           ;
;  num[1]        ; clock      ; 4.169 ; 4.169 ; Rise       ; clock           ;
;  num[2]        ; clock      ; 4.298 ; 4.298 ; Rise       ; clock           ;
;  num[3]        ; clock      ; 4.302 ; 4.302 ; Rise       ; clock           ;
;  num[4]        ; clock      ; 4.389 ; 4.389 ; Rise       ; clock           ;
;  num[5]        ; clock      ; 4.206 ; 4.206 ; Rise       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 787714   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 787714   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 8000     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 8000     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 748   ; 748  ;
; Unconstrained Output Ports      ; 25    ; 25   ;
; Unconstrained Output Port Paths ; 3522  ; 3522 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Nov 21 19:49:40 2017
Info: Command: quartus_sta g03_lab4 -c g03_lab4
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'g03_lab4.sdc'
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -14.497
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -14.497     -3257.925 clock 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 clock 
Info (332146): Worst-case recovery slack is -4.489
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.489     -1433.298 clock 
Info (332146): Worst-case removal slack is 2.504
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.504         0.000 clock 
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -1221.755 clock 
    Info (332119):    97.531         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.836
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.836      -919.723 clock 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clock 
Info (332146): Worst-case recovery slack is -1.665
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.665      -530.690 clock 
Info (332146): Worst-case removal slack is 1.082
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.082         0.000 clock 
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880     -1026.580 clock 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 555 megabytes
    Info: Processing ended: Tue Nov 21 19:49:42 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


