version 3








0




CLOCK_LIST_BEGIN
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
/addr_test/c0
/addr_test/c1
/addr_test/c2
/addr_test/rom_a_addr
/addr_test/rom_b_addr
/addr_test/ram_addr
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
/addr_test/c0
1
0
/addr_test/c1
1
0
/addr_test/c2
1
0
/addr_test/rom_a_addr
0
0
/addr_test/rom_b_addr
0
0
/addr_test/ram_addr
0
0
SIGPROPS_END
GROUPS_HIER_BEGIN
GROUPS_HIER_END
GROUPS_CHILDREN_BEGIN
GROUPS_CHILDREN_END
