// Seed: 631655782
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    input wor id_2,
    output supply1 id_3,
    input supply1 id_4,
    output tri0 id_5,
    input supply1 id_6,
    output supply1 id_7,
    input uwire id_8,
    input tri id_9,
    input tri1 id_10,
    input tri id_11,
    output supply0 id_12
    , id_23,
    input tri1 id_13,
    input supply0 id_14,
    input uwire id_15,
    input supply0 id_16,
    output uwire id_17,
    output wire id_18,
    input supply0 id_19,
    input wire id_20,
    output uwire id_21
);
  assign id_17 = 1 !=? id_20 + id_14;
  always repeat (id_16) id_12 = 1;
endmodule
module module_1 (
    input  tri0 id_0,
    input  wor  id_1,
    input  wand id_2,
    input  tri0 id_3,
    output wire id_4,
    output wor  id_5,
    input  wor  id_6,
    output tri0 id_7
);
  tri0 id_9;
  assign id_4 = id_9;
  module_0(
      id_3,
      id_1,
      id_1,
      id_9,
      id_3,
      id_5,
      id_6,
      id_9,
      id_3,
      id_2,
      id_9,
      id_0,
      id_5,
      id_1,
      id_3,
      id_0,
      id_2,
      id_4,
      id_9,
      id_6,
      id_2,
      id_4
  );
  initial begin
    #1 force id_5 = 1'b0;
    id_7 = !(1);
  end
endmodule
