
bm_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000435c  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000250  0800449c  0800449c  0000549c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080046ec  080046ec  00006068  2**0
                  CONTENTS
  4 .ARM          00000008  080046ec  080046ec  000056ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080046f4  080046f4  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080046f4  080046f4  000056f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080046f8  080046f8  000056f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080046fc  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000214  20000068  08004764  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000027c  08004764  0000627c  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d8d6  00000000  00000000  00006092  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000286e  00000000  00000000  00013968  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001088  00000000  00000000  000161d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c47  00000000  00000000  00017260  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001dd8f  00000000  00000000  00017ea7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010a99  00000000  00000000  00035c36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b66b9  00000000  00000000  000466cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fcd88  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ad4  00000000  00000000  000fcdcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  001018a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000068 	.word	0x20000068
 800015c:	00000000 	.word	0x00000000
 8000160:	08004484 	.word	0x08004484

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	2000006c 	.word	0x2000006c
 800017c:	08004484 	.word	0x08004484

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000230:	b480      	push	{r7}
 8000232:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8000234:	bf00      	nop
 8000236:	46bd      	mov	sp, r7
 8000238:	bc80      	pop	{r7}
 800023a:	4770      	bx	lr

0800023c <KeyExpansion>:
		0x8d, 0x01, 0x02, 0x04, 0x08, 0x10, 0x20, 0x40, 0x80, 0x1b, 0x36
};


// Key expansion
static void KeyExpansion(const uint8_t *key, uint8_t *RoundKey) {
 800023c:	b480      	push	{r7}
 800023e:	b087      	sub	sp, #28
 8000240:	af00      	add	r7, sp, #0
 8000242:	6078      	str	r0, [r7, #4]
 8000244:	6039      	str	r1, [r7, #0]
    uint32_t i;
    uint8_t temp[4];

    for (i = 0; i < 4; ++i) {
 8000246:	2300      	movs	r3, #0
 8000248:	617b      	str	r3, [r7, #20]
 800024a:	e030      	b.n	80002ae <KeyExpansion+0x72>
        RoundKey[i * 4 + 0] = key[i * 4 + 0];
 800024c:	697b      	ldr	r3, [r7, #20]
 800024e:	009b      	lsls	r3, r3, #2
 8000250:	687a      	ldr	r2, [r7, #4]
 8000252:	441a      	add	r2, r3
 8000254:	697b      	ldr	r3, [r7, #20]
 8000256:	009b      	lsls	r3, r3, #2
 8000258:	6839      	ldr	r1, [r7, #0]
 800025a:	440b      	add	r3, r1
 800025c:	7812      	ldrb	r2, [r2, #0]
 800025e:	701a      	strb	r2, [r3, #0]
        RoundKey[i * 4 + 1] = key[i * 4 + 1];
 8000260:	697b      	ldr	r3, [r7, #20]
 8000262:	009b      	lsls	r3, r3, #2
 8000264:	3301      	adds	r3, #1
 8000266:	687a      	ldr	r2, [r7, #4]
 8000268:	441a      	add	r2, r3
 800026a:	697b      	ldr	r3, [r7, #20]
 800026c:	009b      	lsls	r3, r3, #2
 800026e:	3301      	adds	r3, #1
 8000270:	6839      	ldr	r1, [r7, #0]
 8000272:	440b      	add	r3, r1
 8000274:	7812      	ldrb	r2, [r2, #0]
 8000276:	701a      	strb	r2, [r3, #0]
        RoundKey[i * 4 + 2] = key[i * 4 + 2];
 8000278:	697b      	ldr	r3, [r7, #20]
 800027a:	009b      	lsls	r3, r3, #2
 800027c:	3302      	adds	r3, #2
 800027e:	687a      	ldr	r2, [r7, #4]
 8000280:	441a      	add	r2, r3
 8000282:	697b      	ldr	r3, [r7, #20]
 8000284:	009b      	lsls	r3, r3, #2
 8000286:	3302      	adds	r3, #2
 8000288:	6839      	ldr	r1, [r7, #0]
 800028a:	440b      	add	r3, r1
 800028c:	7812      	ldrb	r2, [r2, #0]
 800028e:	701a      	strb	r2, [r3, #0]
        RoundKey[i * 4 + 3] = key[i * 4 + 3];
 8000290:	697b      	ldr	r3, [r7, #20]
 8000292:	009b      	lsls	r3, r3, #2
 8000294:	3303      	adds	r3, #3
 8000296:	687a      	ldr	r2, [r7, #4]
 8000298:	441a      	add	r2, r3
 800029a:	697b      	ldr	r3, [r7, #20]
 800029c:	009b      	lsls	r3, r3, #2
 800029e:	3303      	adds	r3, #3
 80002a0:	6839      	ldr	r1, [r7, #0]
 80002a2:	440b      	add	r3, r1
 80002a4:	7812      	ldrb	r2, [r2, #0]
 80002a6:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < 4; ++i) {
 80002a8:	697b      	ldr	r3, [r7, #20]
 80002aa:	3301      	adds	r3, #1
 80002ac:	617b      	str	r3, [r7, #20]
 80002ae:	697b      	ldr	r3, [r7, #20]
 80002b0:	2b03      	cmp	r3, #3
 80002b2:	d9cb      	bls.n	800024c <KeyExpansion+0x10>
    }

    for (i = 4; i < 44; ++i) {
 80002b4:	2304      	movs	r3, #4
 80002b6:	617b      	str	r3, [r7, #20]
 80002b8:	e099      	b.n	80003ee <KeyExpansion+0x1b2>
        temp[0] = RoundKey[(i - 1) * 4 + 0];
 80002ba:	697b      	ldr	r3, [r7, #20]
 80002bc:	3b01      	subs	r3, #1
 80002be:	009b      	lsls	r3, r3, #2
 80002c0:	683a      	ldr	r2, [r7, #0]
 80002c2:	4413      	add	r3, r2
 80002c4:	781b      	ldrb	r3, [r3, #0]
 80002c6:	733b      	strb	r3, [r7, #12]
        temp[1] = RoundKey[(i - 1) * 4 + 1];
 80002c8:	697b      	ldr	r3, [r7, #20]
 80002ca:	3b01      	subs	r3, #1
 80002cc:	009b      	lsls	r3, r3, #2
 80002ce:	3301      	adds	r3, #1
 80002d0:	683a      	ldr	r2, [r7, #0]
 80002d2:	4413      	add	r3, r2
 80002d4:	781b      	ldrb	r3, [r3, #0]
 80002d6:	737b      	strb	r3, [r7, #13]
        temp[2] = RoundKey[(i - 1) * 4 + 2];
 80002d8:	697b      	ldr	r3, [r7, #20]
 80002da:	3b01      	subs	r3, #1
 80002dc:	009b      	lsls	r3, r3, #2
 80002de:	3302      	adds	r3, #2
 80002e0:	683a      	ldr	r2, [r7, #0]
 80002e2:	4413      	add	r3, r2
 80002e4:	781b      	ldrb	r3, [r3, #0]
 80002e6:	73bb      	strb	r3, [r7, #14]
        temp[3] = RoundKey[(i - 1) * 4 + 3];
 80002e8:	697b      	ldr	r3, [r7, #20]
 80002ea:	3b01      	subs	r3, #1
 80002ec:	009b      	lsls	r3, r3, #2
 80002ee:	3303      	adds	r3, #3
 80002f0:	683a      	ldr	r2, [r7, #0]
 80002f2:	4413      	add	r3, r2
 80002f4:	781b      	ldrb	r3, [r3, #0]
 80002f6:	73fb      	strb	r3, [r7, #15]

        if (i % 4 == 0) {
 80002f8:	697b      	ldr	r3, [r7, #20]
 80002fa:	f003 0303 	and.w	r3, r3, #3
 80002fe:	2b00      	cmp	r3, #0
 8000300:	d11b      	bne.n	800033a <KeyExpansion+0xfe>
            uint8_t t = temp[0];
 8000302:	7b3b      	ldrb	r3, [r7, #12]
 8000304:	74fb      	strb	r3, [r7, #19]
            temp[0] = sbox[temp[1]] ^ Rcon[i / 8];
 8000306:	7b7b      	ldrb	r3, [r7, #13]
 8000308:	461a      	mov	r2, r3
 800030a:	4b3e      	ldr	r3, [pc, #248]	@ (8000404 <KeyExpansion+0x1c8>)
 800030c:	5c9a      	ldrb	r2, [r3, r2]
 800030e:	697b      	ldr	r3, [r7, #20]
 8000310:	08db      	lsrs	r3, r3, #3
 8000312:	493d      	ldr	r1, [pc, #244]	@ (8000408 <KeyExpansion+0x1cc>)
 8000314:	5ccb      	ldrb	r3, [r1, r3]
 8000316:	4053      	eors	r3, r2
 8000318:	b2db      	uxtb	r3, r3
 800031a:	733b      	strb	r3, [r7, #12]
            temp[1] = sbox[temp[2]];
 800031c:	7bbb      	ldrb	r3, [r7, #14]
 800031e:	461a      	mov	r2, r3
 8000320:	4b38      	ldr	r3, [pc, #224]	@ (8000404 <KeyExpansion+0x1c8>)
 8000322:	5c9b      	ldrb	r3, [r3, r2]
 8000324:	737b      	strb	r3, [r7, #13]
            temp[2] = sbox[temp[3]];
 8000326:	7bfb      	ldrb	r3, [r7, #15]
 8000328:	461a      	mov	r2, r3
 800032a:	4b36      	ldr	r3, [pc, #216]	@ (8000404 <KeyExpansion+0x1c8>)
 800032c:	5c9b      	ldrb	r3, [r3, r2]
 800032e:	73bb      	strb	r3, [r7, #14]
            temp[3] = sbox[t];
 8000330:	7cfb      	ldrb	r3, [r7, #19]
 8000332:	4a34      	ldr	r2, [pc, #208]	@ (8000404 <KeyExpansion+0x1c8>)
 8000334:	5cd3      	ldrb	r3, [r2, r3]
 8000336:	73fb      	strb	r3, [r7, #15]
 8000338:	e018      	b.n	800036c <KeyExpansion+0x130>
        } else if (i % 4 == 3) {
 800033a:	697b      	ldr	r3, [r7, #20]
 800033c:	f003 0303 	and.w	r3, r3, #3
 8000340:	2b03      	cmp	r3, #3
 8000342:	d113      	bne.n	800036c <KeyExpansion+0x130>
            temp[0] = sbox[temp[0]];
 8000344:	7b3b      	ldrb	r3, [r7, #12]
 8000346:	461a      	mov	r2, r3
 8000348:	4b2e      	ldr	r3, [pc, #184]	@ (8000404 <KeyExpansion+0x1c8>)
 800034a:	5c9b      	ldrb	r3, [r3, r2]
 800034c:	733b      	strb	r3, [r7, #12]
            temp[1] = sbox[temp[1]];
 800034e:	7b7b      	ldrb	r3, [r7, #13]
 8000350:	461a      	mov	r2, r3
 8000352:	4b2c      	ldr	r3, [pc, #176]	@ (8000404 <KeyExpansion+0x1c8>)
 8000354:	5c9b      	ldrb	r3, [r3, r2]
 8000356:	737b      	strb	r3, [r7, #13]
            temp[2] = sbox[temp[2]];
 8000358:	7bbb      	ldrb	r3, [r7, #14]
 800035a:	461a      	mov	r2, r3
 800035c:	4b29      	ldr	r3, [pc, #164]	@ (8000404 <KeyExpansion+0x1c8>)
 800035e:	5c9b      	ldrb	r3, [r3, r2]
 8000360:	73bb      	strb	r3, [r7, #14]
            temp[3] = sbox[temp[3]];
 8000362:	7bfb      	ldrb	r3, [r7, #15]
 8000364:	461a      	mov	r2, r3
 8000366:	4b27      	ldr	r3, [pc, #156]	@ (8000404 <KeyExpansion+0x1c8>)
 8000368:	5c9b      	ldrb	r3, [r3, r2]
 800036a:	73fb      	strb	r3, [r7, #15]
        }

        RoundKey[i * 4 + 0] = RoundKey[(i - 8) * 4 + 0] ^ temp[0];
 800036c:	697b      	ldr	r3, [r7, #20]
 800036e:	3b08      	subs	r3, #8
 8000370:	009b      	lsls	r3, r3, #2
 8000372:	683a      	ldr	r2, [r7, #0]
 8000374:	4413      	add	r3, r2
 8000376:	7819      	ldrb	r1, [r3, #0]
 8000378:	7b3a      	ldrb	r2, [r7, #12]
 800037a:	697b      	ldr	r3, [r7, #20]
 800037c:	009b      	lsls	r3, r3, #2
 800037e:	6838      	ldr	r0, [r7, #0]
 8000380:	4403      	add	r3, r0
 8000382:	404a      	eors	r2, r1
 8000384:	b2d2      	uxtb	r2, r2
 8000386:	701a      	strb	r2, [r3, #0]
        RoundKey[i * 4 + 1] = RoundKey[(i - 8) * 4 + 1] ^ temp[1];
 8000388:	697b      	ldr	r3, [r7, #20]
 800038a:	3b08      	subs	r3, #8
 800038c:	009b      	lsls	r3, r3, #2
 800038e:	3301      	adds	r3, #1
 8000390:	683a      	ldr	r2, [r7, #0]
 8000392:	4413      	add	r3, r2
 8000394:	7819      	ldrb	r1, [r3, #0]
 8000396:	7b7a      	ldrb	r2, [r7, #13]
 8000398:	697b      	ldr	r3, [r7, #20]
 800039a:	009b      	lsls	r3, r3, #2
 800039c:	3301      	adds	r3, #1
 800039e:	6838      	ldr	r0, [r7, #0]
 80003a0:	4403      	add	r3, r0
 80003a2:	404a      	eors	r2, r1
 80003a4:	b2d2      	uxtb	r2, r2
 80003a6:	701a      	strb	r2, [r3, #0]
        RoundKey[i * 4 + 2] = RoundKey[(i - 8) * 4 + 2] ^ temp[2];
 80003a8:	697b      	ldr	r3, [r7, #20]
 80003aa:	3b08      	subs	r3, #8
 80003ac:	009b      	lsls	r3, r3, #2
 80003ae:	3302      	adds	r3, #2
 80003b0:	683a      	ldr	r2, [r7, #0]
 80003b2:	4413      	add	r3, r2
 80003b4:	7819      	ldrb	r1, [r3, #0]
 80003b6:	7bba      	ldrb	r2, [r7, #14]
 80003b8:	697b      	ldr	r3, [r7, #20]
 80003ba:	009b      	lsls	r3, r3, #2
 80003bc:	3302      	adds	r3, #2
 80003be:	6838      	ldr	r0, [r7, #0]
 80003c0:	4403      	add	r3, r0
 80003c2:	404a      	eors	r2, r1
 80003c4:	b2d2      	uxtb	r2, r2
 80003c6:	701a      	strb	r2, [r3, #0]
        RoundKey[i * 4 + 3] = RoundKey[(i - 8) * 4 + 3] ^ temp[3];
 80003c8:	697b      	ldr	r3, [r7, #20]
 80003ca:	3b08      	subs	r3, #8
 80003cc:	009b      	lsls	r3, r3, #2
 80003ce:	3303      	adds	r3, #3
 80003d0:	683a      	ldr	r2, [r7, #0]
 80003d2:	4413      	add	r3, r2
 80003d4:	7819      	ldrb	r1, [r3, #0]
 80003d6:	7bfa      	ldrb	r2, [r7, #15]
 80003d8:	697b      	ldr	r3, [r7, #20]
 80003da:	009b      	lsls	r3, r3, #2
 80003dc:	3303      	adds	r3, #3
 80003de:	6838      	ldr	r0, [r7, #0]
 80003e0:	4403      	add	r3, r0
 80003e2:	404a      	eors	r2, r1
 80003e4:	b2d2      	uxtb	r2, r2
 80003e6:	701a      	strb	r2, [r3, #0]
    for (i = 4; i < 44; ++i) {
 80003e8:	697b      	ldr	r3, [r7, #20]
 80003ea:	3301      	adds	r3, #1
 80003ec:	617b      	str	r3, [r7, #20]
 80003ee:	697b      	ldr	r3, [r7, #20]
 80003f0:	2b2b      	cmp	r3, #43	@ 0x2b
 80003f2:	f67f af62 	bls.w	80002ba <KeyExpansion+0x7e>
    }
}
 80003f6:	bf00      	nop
 80003f8:	bf00      	nop
 80003fa:	371c      	adds	r7, #28
 80003fc:	46bd      	mov	sp, r7
 80003fe:	bc80      	pop	{r7}
 8000400:	4770      	bx	lr
 8000402:	bf00      	nop
 8000404:	0800459c 	.word	0x0800459c
 8000408:	0800469c 	.word	0x0800469c

0800040c <AddRoundKey>:

// AddRoundKey
static void AddRoundKey(uint8_t *state, const uint8_t *RoundKey) {
 800040c:	b480      	push	{r7}
 800040e:	b085      	sub	sp, #20
 8000410:	af00      	add	r7, sp, #0
 8000412:	6078      	str	r0, [r7, #4]
 8000414:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < AES_BLOCK_SIZE; ++i) {
 8000416:	2300      	movs	r3, #0
 8000418:	60fb      	str	r3, [r7, #12]
 800041a:	e010      	b.n	800043e <AddRoundKey+0x32>
        state[i] ^= RoundKey[i];
 800041c:	68fb      	ldr	r3, [r7, #12]
 800041e:	687a      	ldr	r2, [r7, #4]
 8000420:	4413      	add	r3, r2
 8000422:	7819      	ldrb	r1, [r3, #0]
 8000424:	68fb      	ldr	r3, [r7, #12]
 8000426:	683a      	ldr	r2, [r7, #0]
 8000428:	4413      	add	r3, r2
 800042a:	781a      	ldrb	r2, [r3, #0]
 800042c:	68fb      	ldr	r3, [r7, #12]
 800042e:	6878      	ldr	r0, [r7, #4]
 8000430:	4403      	add	r3, r0
 8000432:	404a      	eors	r2, r1
 8000434:	b2d2      	uxtb	r2, r2
 8000436:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < AES_BLOCK_SIZE; ++i) {
 8000438:	68fb      	ldr	r3, [r7, #12]
 800043a:	3301      	adds	r3, #1
 800043c:	60fb      	str	r3, [r7, #12]
 800043e:	68fb      	ldr	r3, [r7, #12]
 8000440:	2b0f      	cmp	r3, #15
 8000442:	ddeb      	ble.n	800041c <AddRoundKey+0x10>
    }
}
 8000444:	bf00      	nop
 8000446:	bf00      	nop
 8000448:	3714      	adds	r7, #20
 800044a:	46bd      	mov	sp, r7
 800044c:	bc80      	pop	{r7}
 800044e:	4770      	bx	lr

08000450 <SubBytes>:

// SubBytes
static void SubBytes(uint8_t *state) {
 8000450:	b480      	push	{r7}
 8000452:	b085      	sub	sp, #20
 8000454:	af00      	add	r7, sp, #0
 8000456:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < AES_BLOCK_SIZE; ++i) {
 8000458:	2300      	movs	r3, #0
 800045a:	60fb      	str	r3, [r7, #12]
 800045c:	e00d      	b.n	800047a <SubBytes+0x2a>
        state[i] = sbox[state[i]];
 800045e:	68fb      	ldr	r3, [r7, #12]
 8000460:	687a      	ldr	r2, [r7, #4]
 8000462:	4413      	add	r3, r2
 8000464:	781b      	ldrb	r3, [r3, #0]
 8000466:	4619      	mov	r1, r3
 8000468:	68fb      	ldr	r3, [r7, #12]
 800046a:	687a      	ldr	r2, [r7, #4]
 800046c:	4413      	add	r3, r2
 800046e:	4a07      	ldr	r2, [pc, #28]	@ (800048c <SubBytes+0x3c>)
 8000470:	5c52      	ldrb	r2, [r2, r1]
 8000472:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < AES_BLOCK_SIZE; ++i) {
 8000474:	68fb      	ldr	r3, [r7, #12]
 8000476:	3301      	adds	r3, #1
 8000478:	60fb      	str	r3, [r7, #12]
 800047a:	68fb      	ldr	r3, [r7, #12]
 800047c:	2b0f      	cmp	r3, #15
 800047e:	ddee      	ble.n	800045e <SubBytes+0xe>
    }
}
 8000480:	bf00      	nop
 8000482:	bf00      	nop
 8000484:	3714      	adds	r7, #20
 8000486:	46bd      	mov	sp, r7
 8000488:	bc80      	pop	{r7}
 800048a:	4770      	bx	lr
 800048c:	0800459c 	.word	0x0800459c

08000490 <ShiftRows>:
//        state[i] = rsbox[state[i]];
//    }
//}

// ShiftRows
static void ShiftRows(uint8_t *state) {
 8000490:	b480      	push	{r7}
 8000492:	b085      	sub	sp, #20
 8000494:	af00      	add	r7, sp, #0
 8000496:	6078      	str	r0, [r7, #4]
    uint8_t temp;

    // Row 1
    temp = state[1];
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	785b      	ldrb	r3, [r3, #1]
 800049c:	73fb      	strb	r3, [r7, #15]
    state[1] = state[5];
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	3301      	adds	r3, #1
 80004a2:	687a      	ldr	r2, [r7, #4]
 80004a4:	7952      	ldrb	r2, [r2, #5]
 80004a6:	701a      	strb	r2, [r3, #0]
    state[5] = state[9];
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	3305      	adds	r3, #5
 80004ac:	687a      	ldr	r2, [r7, #4]
 80004ae:	7a52      	ldrb	r2, [r2, #9]
 80004b0:	701a      	strb	r2, [r3, #0]
    state[9] = state[13];
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	3309      	adds	r3, #9
 80004b6:	687a      	ldr	r2, [r7, #4]
 80004b8:	7b52      	ldrb	r2, [r2, #13]
 80004ba:	701a      	strb	r2, [r3, #0]
    state[13] = temp;
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	330d      	adds	r3, #13
 80004c0:	7bfa      	ldrb	r2, [r7, #15]
 80004c2:	701a      	strb	r2, [r3, #0]

    // Row 2
    temp = state[2];
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	789b      	ldrb	r3, [r3, #2]
 80004c8:	73fb      	strb	r3, [r7, #15]
    state[2] = state[10];
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	3302      	adds	r3, #2
 80004ce:	687a      	ldr	r2, [r7, #4]
 80004d0:	7a92      	ldrb	r2, [r2, #10]
 80004d2:	701a      	strb	r2, [r3, #0]
    state[10] = temp;
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	330a      	adds	r3, #10
 80004d8:	7bfa      	ldrb	r2, [r7, #15]
 80004da:	701a      	strb	r2, [r3, #0]
    temp = state[6];
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	799b      	ldrb	r3, [r3, #6]
 80004e0:	73fb      	strb	r3, [r7, #15]
    state[6] = state[14];
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	3306      	adds	r3, #6
 80004e6:	687a      	ldr	r2, [r7, #4]
 80004e8:	7b92      	ldrb	r2, [r2, #14]
 80004ea:	701a      	strb	r2, [r3, #0]
    state[14] = temp;
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	330e      	adds	r3, #14
 80004f0:	7bfa      	ldrb	r2, [r7, #15]
 80004f2:	701a      	strb	r2, [r3, #0]

    // Row 3
    temp = state[3];
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	78db      	ldrb	r3, [r3, #3]
 80004f8:	73fb      	strb	r3, [r7, #15]
    state[3] = state[15];
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	3303      	adds	r3, #3
 80004fe:	687a      	ldr	r2, [r7, #4]
 8000500:	7bd2      	ldrb	r2, [r2, #15]
 8000502:	701a      	strb	r2, [r3, #0]
    state[15] = state[11];
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	330f      	adds	r3, #15
 8000508:	687a      	ldr	r2, [r7, #4]
 800050a:	7ad2      	ldrb	r2, [r2, #11]
 800050c:	701a      	strb	r2, [r3, #0]
    state[11] = state[7];
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	330b      	adds	r3, #11
 8000512:	687a      	ldr	r2, [r7, #4]
 8000514:	79d2      	ldrb	r2, [r2, #7]
 8000516:	701a      	strb	r2, [r3, #0]
    state[7] = temp;
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	3307      	adds	r3, #7
 800051c:	7bfa      	ldrb	r2, [r7, #15]
 800051e:	701a      	strb	r2, [r3, #0]
}
 8000520:	bf00      	nop
 8000522:	3714      	adds	r7, #20
 8000524:	46bd      	mov	sp, r7
 8000526:	bc80      	pop	{r7}
 8000528:	4770      	bx	lr

0800052a <MixColumns>:
//    state[11] = state[15];
//    state[15] = temp;
//}

// MixColumns
static void MixColumns(uint8_t *state) {
 800052a:	b480      	push	{r7}
 800052c:	b087      	sub	sp, #28
 800052e:	af00      	add	r7, sp, #0
 8000530:	6078      	str	r0, [r7, #4]
    // Implementation of MixColumns step
    for (int i = 0; i < 4; ++i) {
 8000532:	2300      	movs	r3, #0
 8000534:	617b      	str	r3, [r7, #20]
 8000536:	e072      	b.n	800061e <MixColumns+0xf4>
        uint8_t *col = &state[i * 4];
 8000538:	697b      	ldr	r3, [r7, #20]
 800053a:	009b      	lsls	r3, r3, #2
 800053c:	461a      	mov	r2, r3
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	4413      	add	r3, r2
 8000542:	613b      	str	r3, [r7, #16]
        uint8_t a[4] = {col[0], col[1], col[2], col[3]};
 8000544:	693b      	ldr	r3, [r7, #16]
 8000546:	781b      	ldrb	r3, [r3, #0]
 8000548:	733b      	strb	r3, [r7, #12]
 800054a:	693b      	ldr	r3, [r7, #16]
 800054c:	785b      	ldrb	r3, [r3, #1]
 800054e:	737b      	strb	r3, [r7, #13]
 8000550:	693b      	ldr	r3, [r7, #16]
 8000552:	789b      	ldrb	r3, [r3, #2]
 8000554:	73bb      	strb	r3, [r7, #14]
 8000556:	693b      	ldr	r3, [r7, #16]
 8000558:	78db      	ldrb	r3, [r3, #3]
 800055a:	73fb      	strb	r3, [r7, #15]
        col[0] = (uint8_t)(0x02 * a[0] ^ 0x03 * a[1] ^ a[2] ^ a[3]);
 800055c:	7b3b      	ldrb	r3, [r7, #12]
 800055e:	005b      	lsls	r3, r3, #1
 8000560:	b2db      	uxtb	r3, r3
 8000562:	b25a      	sxtb	r2, r3
 8000564:	7b7b      	ldrb	r3, [r7, #13]
 8000566:	4619      	mov	r1, r3
 8000568:	0049      	lsls	r1, r1, #1
 800056a:	440b      	add	r3, r1
 800056c:	b2db      	uxtb	r3, r3
 800056e:	b25b      	sxtb	r3, r3
 8000570:	4053      	eors	r3, r2
 8000572:	b25a      	sxtb	r2, r3
 8000574:	7bbb      	ldrb	r3, [r7, #14]
 8000576:	b25b      	sxtb	r3, r3
 8000578:	4053      	eors	r3, r2
 800057a:	b25a      	sxtb	r2, r3
 800057c:	7bfb      	ldrb	r3, [r7, #15]
 800057e:	b25b      	sxtb	r3, r3
 8000580:	4053      	eors	r3, r2
 8000582:	b25b      	sxtb	r3, r3
 8000584:	b2da      	uxtb	r2, r3
 8000586:	693b      	ldr	r3, [r7, #16]
 8000588:	701a      	strb	r2, [r3, #0]
        col[1] = (uint8_t)(a[0] ^ 0x02 * a[1] ^ 0x03 * a[2] ^ a[3]);
 800058a:	7b3b      	ldrb	r3, [r7, #12]
 800058c:	b25a      	sxtb	r2, r3
 800058e:	7b7b      	ldrb	r3, [r7, #13]
 8000590:	005b      	lsls	r3, r3, #1
 8000592:	b2db      	uxtb	r3, r3
 8000594:	b25b      	sxtb	r3, r3
 8000596:	4053      	eors	r3, r2
 8000598:	b25a      	sxtb	r2, r3
 800059a:	7bbb      	ldrb	r3, [r7, #14]
 800059c:	4619      	mov	r1, r3
 800059e:	0049      	lsls	r1, r1, #1
 80005a0:	440b      	add	r3, r1
 80005a2:	b2db      	uxtb	r3, r3
 80005a4:	b25b      	sxtb	r3, r3
 80005a6:	4053      	eors	r3, r2
 80005a8:	b25a      	sxtb	r2, r3
 80005aa:	7bfb      	ldrb	r3, [r7, #15]
 80005ac:	b25b      	sxtb	r3, r3
 80005ae:	4053      	eors	r3, r2
 80005b0:	b25a      	sxtb	r2, r3
 80005b2:	693b      	ldr	r3, [r7, #16]
 80005b4:	3301      	adds	r3, #1
 80005b6:	b2d2      	uxtb	r2, r2
 80005b8:	701a      	strb	r2, [r3, #0]
        col[2] = (uint8_t)(a[0] ^ a[1] ^ 0x02 * a[2] ^ 0x03 * a[3]);
 80005ba:	7b3a      	ldrb	r2, [r7, #12]
 80005bc:	7b7b      	ldrb	r3, [r7, #13]
 80005be:	4053      	eors	r3, r2
 80005c0:	b2db      	uxtb	r3, r3
 80005c2:	b25a      	sxtb	r2, r3
 80005c4:	7bbb      	ldrb	r3, [r7, #14]
 80005c6:	005b      	lsls	r3, r3, #1
 80005c8:	b2db      	uxtb	r3, r3
 80005ca:	b25b      	sxtb	r3, r3
 80005cc:	4053      	eors	r3, r2
 80005ce:	b25a      	sxtb	r2, r3
 80005d0:	7bfb      	ldrb	r3, [r7, #15]
 80005d2:	4619      	mov	r1, r3
 80005d4:	0049      	lsls	r1, r1, #1
 80005d6:	440b      	add	r3, r1
 80005d8:	b2db      	uxtb	r3, r3
 80005da:	b25b      	sxtb	r3, r3
 80005dc:	4053      	eors	r3, r2
 80005de:	b25a      	sxtb	r2, r3
 80005e0:	693b      	ldr	r3, [r7, #16]
 80005e2:	3302      	adds	r3, #2
 80005e4:	b2d2      	uxtb	r2, r2
 80005e6:	701a      	strb	r2, [r3, #0]
        col[3] = (uint8_t)(0x03 * a[0] ^ a[1] ^ a[2] ^ 0x02 * a[3]);
 80005e8:	7b3b      	ldrb	r3, [r7, #12]
 80005ea:	461a      	mov	r2, r3
 80005ec:	0052      	lsls	r2, r2, #1
 80005ee:	4413      	add	r3, r2
 80005f0:	b2db      	uxtb	r3, r3
 80005f2:	b25a      	sxtb	r2, r3
 80005f4:	7b7b      	ldrb	r3, [r7, #13]
 80005f6:	b25b      	sxtb	r3, r3
 80005f8:	4053      	eors	r3, r2
 80005fa:	b25a      	sxtb	r2, r3
 80005fc:	7bbb      	ldrb	r3, [r7, #14]
 80005fe:	b25b      	sxtb	r3, r3
 8000600:	4053      	eors	r3, r2
 8000602:	b25a      	sxtb	r2, r3
 8000604:	7bfb      	ldrb	r3, [r7, #15]
 8000606:	005b      	lsls	r3, r3, #1
 8000608:	b2db      	uxtb	r3, r3
 800060a:	b25b      	sxtb	r3, r3
 800060c:	4053      	eors	r3, r2
 800060e:	b25a      	sxtb	r2, r3
 8000610:	693b      	ldr	r3, [r7, #16]
 8000612:	3303      	adds	r3, #3
 8000614:	b2d2      	uxtb	r2, r2
 8000616:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; ++i) {
 8000618:	697b      	ldr	r3, [r7, #20]
 800061a:	3301      	adds	r3, #1
 800061c:	617b      	str	r3, [r7, #20]
 800061e:	697b      	ldr	r3, [r7, #20]
 8000620:	2b03      	cmp	r3, #3
 8000622:	dd89      	ble.n	8000538 <MixColumns+0xe>
    }
}
 8000624:	bf00      	nop
 8000626:	bf00      	nop
 8000628:	371c      	adds	r7, #28
 800062a:	46bd      	mov	sp, r7
 800062c:	bc80      	pop	{r7}
 800062e:	4770      	bx	lr

08000630 <AES_Init>:
//        col[3] = (uint8_t)(0x0b * a[0] ^ 0x0d * a[1] ^ 0x09 * a[2] ^ 0x0e * a[3]);
//    }
//}

// Initialization
void AES_Init(AES_Context *ctx, const uint8_t *key) {
 8000630:	b580      	push	{r7, lr}
 8000632:	b082      	sub	sp, #8
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
 8000638:	6039      	str	r1, [r7, #0]
    KeyExpansion(key, ctx->RoundKey);
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	4619      	mov	r1, r3
 800063e:	6838      	ldr	r0, [r7, #0]
 8000640:	f7ff fdfc 	bl	800023c <KeyExpansion>
}
 8000644:	bf00      	nop
 8000646:	3708      	adds	r7, #8
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}

0800064c <AES_Encrypt>:

// AES Encryption
void AES_Encrypt(AES_Context *ctx, uint8_t *input, uint8_t *output) {
 800064c:	b5b0      	push	{r4, r5, r7, lr}
 800064e:	b08a      	sub	sp, #40	@ 0x28
 8000650:	af00      	add	r7, sp, #0
 8000652:	60f8      	str	r0, [r7, #12]
 8000654:	60b9      	str	r1, [r7, #8]
 8000656:	607a      	str	r2, [r7, #4]
    uint8_t state[AES_BLOCK_SIZE];
    memcpy(state, input, AES_BLOCK_SIZE);
 8000658:	68bb      	ldr	r3, [r7, #8]
 800065a:	f107 0414 	add.w	r4, r7, #20
 800065e:	6818      	ldr	r0, [r3, #0]
 8000660:	6859      	ldr	r1, [r3, #4]
 8000662:	689a      	ldr	r2, [r3, #8]
 8000664:	68db      	ldr	r3, [r3, #12]
 8000666:	c40f      	stmia	r4!, {r0, r1, r2, r3}

    AddRoundKey(state, ctx->RoundKey);
 8000668:	68fa      	ldr	r2, [r7, #12]
 800066a:	f107 0314 	add.w	r3, r7, #20
 800066e:	4611      	mov	r1, r2
 8000670:	4618      	mov	r0, r3
 8000672:	f7ff fecb 	bl	800040c <AddRoundKey>

    for (int round = 1; round < 10; ++round) {
 8000676:	2301      	movs	r3, #1
 8000678:	627b      	str	r3, [r7, #36]	@ 0x24
 800067a:	e01b      	b.n	80006b4 <AES_Encrypt+0x68>
        SubBytes(state);
 800067c:	f107 0314 	add.w	r3, r7, #20
 8000680:	4618      	mov	r0, r3
 8000682:	f7ff fee5 	bl	8000450 <SubBytes>
        ShiftRows(state);
 8000686:	f107 0314 	add.w	r3, r7, #20
 800068a:	4618      	mov	r0, r3
 800068c:	f7ff ff00 	bl	8000490 <ShiftRows>
        MixColumns(state);
 8000690:	f107 0314 	add.w	r3, r7, #20
 8000694:	4618      	mov	r0, r3
 8000696:	f7ff ff48 	bl	800052a <MixColumns>
        AddRoundKey(state, ctx->RoundKey + round * AES_BLOCK_SIZE);
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800069e:	0112      	lsls	r2, r2, #4
 80006a0:	441a      	add	r2, r3
 80006a2:	f107 0314 	add.w	r3, r7, #20
 80006a6:	4611      	mov	r1, r2
 80006a8:	4618      	mov	r0, r3
 80006aa:	f7ff feaf 	bl	800040c <AddRoundKey>
    for (int round = 1; round < 10; ++round) {
 80006ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006b0:	3301      	adds	r3, #1
 80006b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80006b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006b6:	2b09      	cmp	r3, #9
 80006b8:	dde0      	ble.n	800067c <AES_Encrypt+0x30>
    }

    SubBytes(state);
 80006ba:	f107 0314 	add.w	r3, r7, #20
 80006be:	4618      	mov	r0, r3
 80006c0:	f7ff fec6 	bl	8000450 <SubBytes>
    ShiftRows(state);
 80006c4:	f107 0314 	add.w	r3, r7, #20
 80006c8:	4618      	mov	r0, r3
 80006ca:	f7ff fee1 	bl	8000490 <ShiftRows>
    AddRoundKey(state, ctx->RoundKey + 10 * AES_BLOCK_SIZE);
 80006ce:	68fb      	ldr	r3, [r7, #12]
 80006d0:	f103 02a0 	add.w	r2, r3, #160	@ 0xa0
 80006d4:	f107 0314 	add.w	r3, r7, #20
 80006d8:	4611      	mov	r1, r2
 80006da:	4618      	mov	r0, r3
 80006dc:	f7ff fe96 	bl	800040c <AddRoundKey>

    memcpy(output, state, AES_BLOCK_SIZE);
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	461d      	mov	r5, r3
 80006e4:	f107 0414 	add.w	r4, r7, #20
 80006e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80006ea:	6028      	str	r0, [r5, #0]
 80006ec:	6069      	str	r1, [r5, #4]
 80006ee:	60aa      	str	r2, [r5, #8]
 80006f0:	60eb      	str	r3, [r5, #12]
}
 80006f2:	bf00      	nop
 80006f4:	3728      	adds	r7, #40	@ 0x28
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bdb0      	pop	{r4, r5, r7, pc}

080006fa <convertToAESInput>:
//    AddRoundKey(state, ctx->RoundKey);
//
//    memcpy(output, state, AES_BLOCK_SIZE);
//}

void convertToAESInput(const char *text, uint8_t plaintext[AES_BLOCK_SIZE]) {
 80006fa:	b580      	push	{r7, lr}
 80006fc:	b084      	sub	sp, #16
 80006fe:	af00      	add	r7, sp, #0
 8000700:	6078      	str	r0, [r7, #4]
 8000702:	6039      	str	r1, [r7, #0]
    size_t len = strlen(text);
 8000704:	6878      	ldr	r0, [r7, #4]
 8000706:	f7ff fd3b 	bl	8000180 <strlen>
 800070a:	60b8      	str	r0, [r7, #8]

    // Copy up to AES_BLOCK_SIZE characters
    for (size_t i = 0; i < AES_BLOCK_SIZE; i++) {
 800070c:	2300      	movs	r3, #0
 800070e:	60fb      	str	r3, [r7, #12]
 8000710:	e014      	b.n	800073c <convertToAESInput+0x42>
        if (i < len) {
 8000712:	68fa      	ldr	r2, [r7, #12]
 8000714:	68bb      	ldr	r3, [r7, #8]
 8000716:	429a      	cmp	r2, r3
 8000718:	d208      	bcs.n	800072c <convertToAESInput+0x32>
            plaintext[i] = (uint8_t)text[i];
 800071a:	687a      	ldr	r2, [r7, #4]
 800071c:	68fb      	ldr	r3, [r7, #12]
 800071e:	441a      	add	r2, r3
 8000720:	6839      	ldr	r1, [r7, #0]
 8000722:	68fb      	ldr	r3, [r7, #12]
 8000724:	440b      	add	r3, r1
 8000726:	7812      	ldrb	r2, [r2, #0]
 8000728:	701a      	strb	r2, [r3, #0]
 800072a:	e004      	b.n	8000736 <convertToAESInput+0x3c>
        } else {
            // Padding with 0x00 if text is shorter than AES_BLOCK_SIZE
            plaintext[i] = 0x00;
 800072c:	683a      	ldr	r2, [r7, #0]
 800072e:	68fb      	ldr	r3, [r7, #12]
 8000730:	4413      	add	r3, r2
 8000732:	2200      	movs	r2, #0
 8000734:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < AES_BLOCK_SIZE; i++) {
 8000736:	68fb      	ldr	r3, [r7, #12]
 8000738:	3301      	adds	r3, #1
 800073a:	60fb      	str	r3, [r7, #12]
 800073c:	68fb      	ldr	r3, [r7, #12]
 800073e:	2b0f      	cmp	r3, #15
 8000740:	d9e7      	bls.n	8000712 <convertToAESInput+0x18>
        }
    }
}
 8000742:	bf00      	nop
 8000744:	bf00      	nop
 8000746:	3710      	adds	r7, #16
 8000748:	46bd      	mov	sp, r7
 800074a:	bd80      	pop	{r7, pc}

0800074c <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 800074c:	b480      	push	{r7}
 800074e:	b085      	sub	sp, #20
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000754:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000758:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800075a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	4313      	orrs	r3, r2
 8000762:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000764:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000768:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	4013      	ands	r3, r2
 800076e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000770:	68fb      	ldr	r3, [r7, #12]
}
 8000772:	bf00      	nop
 8000774:	3714      	adds	r7, #20
 8000776:	46bd      	mov	sp, r7
 8000778:	bc80      	pop	{r7}
 800077a:	4770      	bx	lr

0800077c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800077c:	b590      	push	{r4, r7, lr}
 800077e:	b0bd      	sub	sp, #244	@ 0xf4
 8000780:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */

    AES_Context ctx;
    bool is_done = 0;
 8000782:	2300      	movs	r3, #0
 8000784:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef

    // Example 256-bit key
    uint8_t key[AES_KEY_SIZE] = {
 8000788:	4b35      	ldr	r3, [pc, #212]	@ (8000860 <main+0xe4>)
 800078a:	f107 0420 	add.w	r4, r7, #32
 800078e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000790:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        0x60, 0x3d, 0xeb, 0x10, 0x15, 0xca, 0x71, 0xbe,
        0x2b, 0x73, 0xae, 0xf0, 0x85, 0x7d, 0x77, 0x81,
    };

    // Example plaintext (16 bytes)
    const char *inputText = "Hello, World!";
 8000794:	4b33      	ldr	r3, [pc, #204]	@ (8000864 <main+0xe8>)
 8000796:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    uint8_t plaintext[AES_BLOCK_SIZE];
    convertToAESInput(inputText, plaintext);
 800079a:	f107 0310 	add.w	r3, r7, #16
 800079e:	4619      	mov	r1, r3
 80007a0:	f8d7 00e0 	ldr.w	r0, [r7, #224]	@ 0xe0
 80007a4:	f7ff ffa9 	bl	80006fa <convertToAESInput>

    uint8_t encrypted[AES_BLOCK_SIZE];
//    uint8_t decrypted[AES_BLOCK_SIZE];

    // Initialize AES context with the key
    AES_Init(&ctx, key);
 80007a8:	f107 0220 	add.w	r2, r7, #32
 80007ac:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80007b0:	4611      	mov	r1, r2
 80007b2:	4618      	mov	r0, r3
 80007b4:	f7ff ff3c 	bl	8000630 <AES_Init>

    // Encrypt the plaintext
    AES_Encrypt(&ctx, plaintext, encrypted);
 80007b8:	463a      	mov	r2, r7
 80007ba:	f107 0110 	add.w	r1, r7, #16
 80007be:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80007c2:	4618      	mov	r0, r3
 80007c4:	f7ff ff42 	bl	800064c <AES_Encrypt>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007c8:	f000 fa96 	bl	8000cf8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007cc:	f000 f852 	bl	8000874 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007d0:	f000 f8f0 	bl	80009b4 <MX_GPIO_Init>
  MX_USART2_Init();
 80007d4:	f000 f8a2 	bl	800091c <MX_USART2_Init>
//  {
//    Error_Handler();
//  }

  /* Boot CPU2 */
  HAL_PWREx_ReleaseCore(PWR_CORE_CPU2);
 80007d8:	2001      	movs	r0, #1
 80007da:	f000 fd9b 	bl	8001314 <HAL_PWREx_ReleaseCore>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
//	  printf("Hello \n");
	  if (!is_done)
 80007de:	f897 30ef 	ldrb.w	r3, [r7, #239]	@ 0xef
 80007e2:	f083 0301 	eor.w	r3, r3, #1
 80007e6:	b2db      	uxtb	r3, r3
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d0f8      	beq.n	80007de <main+0x62>
	  {
	    printf("Plaintext: \n");
 80007ec:	481e      	ldr	r0, [pc, #120]	@ (8000868 <main+0xec>)
 80007ee:	f002 ffb7 	bl	8003760 <puts>
	    for (int i = 0; i < AES_BLOCK_SIZE; i++) {
 80007f2:	2300      	movs	r3, #0
 80007f4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80007f8:	e00e      	b.n	8000818 <main+0x9c>
	        printf("%02x ", plaintext[i]);
 80007fa:	f107 0210 	add.w	r2, r7, #16
 80007fe:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8000802:	4413      	add	r3, r2
 8000804:	781b      	ldrb	r3, [r3, #0]
 8000806:	4619      	mov	r1, r3
 8000808:	4818      	ldr	r0, [pc, #96]	@ (800086c <main+0xf0>)
 800080a:	f002 ff39 	bl	8003680 <iprintf>
	    for (int i = 0; i < AES_BLOCK_SIZE; i++) {
 800080e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8000812:	3301      	adds	r3, #1
 8000814:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8000818:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800081c:	2b0f      	cmp	r3, #15
 800081e:	ddec      	ble.n	80007fa <main+0x7e>
	    }
	    printf("\n\nEncrypted: \n");
 8000820:	4813      	ldr	r0, [pc, #76]	@ (8000870 <main+0xf4>)
 8000822:	f002 ff9d 	bl	8003760 <puts>
	    for (int i = 0; i < AES_BLOCK_SIZE; i++) {
 8000826:	2300      	movs	r3, #0
 8000828:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800082c:	e00d      	b.n	800084a <main+0xce>
	        printf("%02x ", encrypted[i]);
 800082e:	463a      	mov	r2, r7
 8000830:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8000834:	4413      	add	r3, r2
 8000836:	781b      	ldrb	r3, [r3, #0]
 8000838:	4619      	mov	r1, r3
 800083a:	480c      	ldr	r0, [pc, #48]	@ (800086c <main+0xf0>)
 800083c:	f002 ff20 	bl	8003680 <iprintf>
	    for (int i = 0; i < AES_BLOCK_SIZE; i++) {
 8000840:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8000844:	3301      	adds	r3, #1
 8000846:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800084a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800084e:	2b0f      	cmp	r3, #15
 8000850:	dded      	ble.n	800082e <main+0xb2>
	    }
//	    printf("\n\nDecrypted: \n");
//	    for (int i = 0; i < AES_BLOCK_SIZE; i++) {
//	        printf("%02x ", decrypted[i]);
//	    }
	    printf("\n");
 8000852:	200a      	movs	r0, #10
 8000854:	f002 ff26 	bl	80036a4 <putchar>
	    is_done = 1;
 8000858:	2301      	movs	r3, #1
 800085a:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
	  if (!is_done)
 800085e:	e7be      	b.n	80007de <main+0x62>
 8000860:	080044d0 	.word	0x080044d0
 8000864:	0800449c 	.word	0x0800449c
 8000868:	080044ac 	.word	0x080044ac
 800086c:	080044b8 	.word	0x080044b8
 8000870:	080044c0 	.word	0x080044c0

08000874 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b09a      	sub	sp, #104	@ 0x68
 8000878:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800087a:	f107 0320 	add.w	r3, r7, #32
 800087e:	2248      	movs	r2, #72	@ 0x48
 8000880:	2100      	movs	r1, #0
 8000882:	4618      	mov	r0, r3
 8000884:	f003 f84c 	bl	8003920 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000888:	1d3b      	adds	r3, r7, #4
 800088a:	2200      	movs	r2, #0
 800088c:	601a      	str	r2, [r3, #0]
 800088e:	605a      	str	r2, [r3, #4]
 8000890:	609a      	str	r2, [r3, #8]
 8000892:	60da      	str	r2, [r3, #12]
 8000894:	611a      	str	r2, [r3, #16]
 8000896:	615a      	str	r2, [r3, #20]
 8000898:	619a      	str	r2, [r3, #24]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800089a:	4b1f      	ldr	r3, [pc, #124]	@ (8000918 <SystemClock_Config+0xa4>)
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80008a2:	4a1d      	ldr	r2, [pc, #116]	@ (8000918 <SystemClock_Config+0xa4>)
 80008a4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80008a8:	6013      	str	r3, [r2, #0]
 80008aa:	4b1b      	ldr	r3, [pc, #108]	@ (8000918 <SystemClock_Config+0xa4>)
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80008b2:	603b      	str	r3, [r7, #0]
 80008b4:	683b      	ldr	r3, [r7, #0]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80008b6:	2320      	movs	r3, #32
 80008b8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80008ba:	2301      	movs	r3, #1
 80008bc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80008be:	2300      	movs	r3, #0
 80008c0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80008c2:	2360      	movs	r3, #96	@ 0x60
 80008c4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80008c6:	2300      	movs	r3, #0
 80008c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008ca:	f107 0320 	add.w	r3, r7, #32
 80008ce:	4618      	mov	r0, r3
 80008d0:	f000 ffe2 	bl	8001898 <HAL_RCC_OscConfig>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d001      	beq.n	80008de <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80008da:	f000 f875 	bl	80009c8 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK2
 80008de:	236f      	movs	r3, #111	@ 0x6f
 80008e0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80008e2:	2300      	movs	r3, #0
 80008e4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008e6:	2300      	movs	r3, #0
 80008e8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008ea:	2300      	movs	r3, #0
 80008ec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008ee:	2300      	movs	r3, #0
 80008f0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 80008f2:	2300      	movs	r3, #0
 80008f4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 80008f6:	2300      	movs	r3, #0
 80008f8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80008fa:	1d3b      	adds	r3, r7, #4
 80008fc:	2100      	movs	r1, #0
 80008fe:	4618      	mov	r0, r3
 8000900:	f001 fb4c 	bl	8001f9c <HAL_RCC_ClockConfig>
 8000904:	4603      	mov	r3, r0
 8000906:	2b00      	cmp	r3, #0
 8000908:	d001      	beq.n	800090e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800090a:	f000 f85d 	bl	80009c8 <Error_Handler>
  }
}
 800090e:	bf00      	nop
 8000910:	3768      	adds	r7, #104	@ 0x68
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	58000400 	.word	0x58000400

0800091c <MX_USART2_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_Init(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  husart2.Instance = USART2;
 8000920:	4b22      	ldr	r3, [pc, #136]	@ (80009ac <MX_USART2_Init+0x90>)
 8000922:	4a23      	ldr	r2, [pc, #140]	@ (80009b0 <MX_USART2_Init+0x94>)
 8000924:	601a      	str	r2, [r3, #0]
  husart2.Init.BaudRate = 115200;
 8000926:	4b21      	ldr	r3, [pc, #132]	@ (80009ac <MX_USART2_Init+0x90>)
 8000928:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800092c:	605a      	str	r2, [r3, #4]
  husart2.Init.WordLength = USART_WORDLENGTH_8B;
 800092e:	4b1f      	ldr	r3, [pc, #124]	@ (80009ac <MX_USART2_Init+0x90>)
 8000930:	2200      	movs	r2, #0
 8000932:	609a      	str	r2, [r3, #8]
  husart2.Init.StopBits = USART_STOPBITS_1;
 8000934:	4b1d      	ldr	r3, [pc, #116]	@ (80009ac <MX_USART2_Init+0x90>)
 8000936:	2200      	movs	r2, #0
 8000938:	60da      	str	r2, [r3, #12]
  husart2.Init.Parity = USART_PARITY_NONE;
 800093a:	4b1c      	ldr	r3, [pc, #112]	@ (80009ac <MX_USART2_Init+0x90>)
 800093c:	2200      	movs	r2, #0
 800093e:	611a      	str	r2, [r3, #16]
  husart2.Init.Mode = USART_MODE_TX_RX;
 8000940:	4b1a      	ldr	r3, [pc, #104]	@ (80009ac <MX_USART2_Init+0x90>)
 8000942:	220c      	movs	r2, #12
 8000944:	615a      	str	r2, [r3, #20]
  husart2.Init.CLKPolarity = USART_POLARITY_LOW;
 8000946:	4b19      	ldr	r3, [pc, #100]	@ (80009ac <MX_USART2_Init+0x90>)
 8000948:	2200      	movs	r2, #0
 800094a:	619a      	str	r2, [r3, #24]
  husart2.Init.CLKPhase = USART_PHASE_1EDGE;
 800094c:	4b17      	ldr	r3, [pc, #92]	@ (80009ac <MX_USART2_Init+0x90>)
 800094e:	2200      	movs	r2, #0
 8000950:	61da      	str	r2, [r3, #28]
  husart2.Init.CLKLastBit = USART_LASTBIT_DISABLE;
 8000952:	4b16      	ldr	r3, [pc, #88]	@ (80009ac <MX_USART2_Init+0x90>)
 8000954:	2200      	movs	r2, #0
 8000956:	621a      	str	r2, [r3, #32]
  husart2.Init.ClockPrescaler = USART_PRESCALER_DIV1;
 8000958:	4b14      	ldr	r3, [pc, #80]	@ (80009ac <MX_USART2_Init+0x90>)
 800095a:	2200      	movs	r2, #0
 800095c:	625a      	str	r2, [r3, #36]	@ 0x24
  husart2.SlaveMode = USART_SLAVEMODE_DISABLE;
 800095e:	4b13      	ldr	r3, [pc, #76]	@ (80009ac <MX_USART2_Init+0x90>)
 8000960:	2200      	movs	r2, #0
 8000962:	641a      	str	r2, [r3, #64]	@ 0x40
  if (HAL_USART_Init(&husart2) != HAL_OK)
 8000964:	4811      	ldr	r0, [pc, #68]	@ (80009ac <MX_USART2_Init+0x90>)
 8000966:	f002 f805 	bl	8002974 <HAL_USART_Init>
 800096a:	4603      	mov	r3, r0
 800096c:	2b00      	cmp	r3, #0
 800096e:	d001      	beq.n	8000974 <MX_USART2_Init+0x58>
  {
    Error_Handler();
 8000970:	f000 f82a 	bl	80009c8 <Error_Handler>
  }
  if (HAL_USARTEx_SetTxFifoThreshold(&husart2, USART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000974:	2100      	movs	r1, #0
 8000976:	480d      	ldr	r0, [pc, #52]	@ (80009ac <MX_USART2_Init+0x90>)
 8000978:	f002 fcfb 	bl	8003372 <HAL_USARTEx_SetTxFifoThreshold>
 800097c:	4603      	mov	r3, r0
 800097e:	2b00      	cmp	r3, #0
 8000980:	d001      	beq.n	8000986 <MX_USART2_Init+0x6a>
  {
    Error_Handler();
 8000982:	f000 f821 	bl	80009c8 <Error_Handler>
  }
  if (HAL_USARTEx_SetRxFifoThreshold(&husart2, USART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000986:	2100      	movs	r1, #0
 8000988:	4808      	ldr	r0, [pc, #32]	@ (80009ac <MX_USART2_Init+0x90>)
 800098a:	f002 fd30 	bl	80033ee <HAL_USARTEx_SetRxFifoThreshold>
 800098e:	4603      	mov	r3, r0
 8000990:	2b00      	cmp	r3, #0
 8000992:	d001      	beq.n	8000998 <MX_USART2_Init+0x7c>
  {
    Error_Handler();
 8000994:	f000 f818 	bl	80009c8 <Error_Handler>
  }
  if (HAL_USARTEx_DisableFifoMode(&husart2) != HAL_OK)
 8000998:	4804      	ldr	r0, [pc, #16]	@ (80009ac <MX_USART2_Init+0x90>)
 800099a:	f002 fcb2 	bl	8003302 <HAL_USARTEx_DisableFifoMode>
 800099e:	4603      	mov	r3, r0
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d001      	beq.n	80009a8 <MX_USART2_Init+0x8c>
  {
    Error_Handler();
 80009a4:	f000 f810 	bl	80009c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80009a8:	bf00      	nop
 80009aa:	bd80      	pop	{r7, pc}
 80009ac:	20000084 	.word	0x20000084
 80009b0:	40004400 	.word	0x40004400

080009b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009b8:	2004      	movs	r0, #4
 80009ba:	f7ff fec7 	bl	800074c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009be:	2001      	movs	r0, #1
 80009c0:	f7ff fec4 	bl	800074c <LL_AHB2_GRP1_EnableClock>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009c4:	bf00      	nop
 80009c6:	bd80      	pop	{r7, pc}

080009c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009c8:	b480      	push	{r7}
 80009ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009cc:	b672      	cpsid	i
}
 80009ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009d0:	bf00      	nop
 80009d2:	e7fd      	b.n	80009d0 <Error_Handler+0x8>

080009d4 <_write>:
  /* USER CODE END 6 */
}
#endif /* USE_FULL_ASSERT */

#if defined(__GNUC__)
int _write(int fd, char * ptr, int len) {
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b084      	sub	sp, #16
 80009d8:	af00      	add	r7, sp, #0
 80009da:	60f8      	str	r0, [r7, #12]
 80009dc:	60b9      	str	r1, [r7, #8]
 80009de:	607a      	str	r2, [r7, #4]
  HAL_USART_Transmit( & husart2, (uint8_t * ) ptr, len, HAL_MAX_DELAY);
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	b29a      	uxth	r2, r3
 80009e4:	f04f 33ff 	mov.w	r3, #4294967295
 80009e8:	68b9      	ldr	r1, [r7, #8]
 80009ea:	4804      	ldr	r0, [pc, #16]	@ (80009fc <_write+0x28>)
 80009ec:	f002 f81c 	bl	8002a28 <HAL_USART_Transmit>
  return len;
 80009f0:	687b      	ldr	r3, [r7, #4]
}
 80009f2:	4618      	mov	r0, r3
 80009f4:	3710      	adds	r7, #16
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	20000084 	.word	0x20000084

08000a00 <LL_AHB2_GRP1_EnableClock>:
{
 8000a00:	b480      	push	{r7}
 8000a02:	b085      	sub	sp, #20
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000a08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000a0c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000a0e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	4313      	orrs	r3, r2
 8000a16:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000a18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000a1c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	4013      	ands	r3, r2
 8000a22:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000a24:	68fb      	ldr	r3, [r7, #12]
}
 8000a26:	bf00      	nop
 8000a28:	3714      	adds	r7, #20
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bc80      	pop	{r7}
 8000a2e:	4770      	bx	lr

08000a30 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000a30:	b480      	push	{r7}
 8000a32:	b085      	sub	sp, #20
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000a38:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000a3c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000a3e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	4313      	orrs	r3, r2
 8000a46:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000a48:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000a4c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	4013      	ands	r3, r2
 8000a52:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000a54:	68fb      	ldr	r3, [r7, #12]
}
 8000a56:	bf00      	nop
 8000a58:	3714      	adds	r7, #20
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bc80      	pop	{r7}
 8000a5e:	4770      	bx	lr

08000a60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a60:	b480      	push	{r7}
 8000a62:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a64:	bf00      	nop
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bc80      	pop	{r7}
 8000a6a:	4770      	bx	lr

08000a6c <HAL_USART_MspInit>:
* This function configures the hardware resources used in this example
* @param husart: USART handle pointer
* @retval None
*/
void HAL_USART_MspInit(USART_HandleTypeDef* husart)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b096      	sub	sp, #88	@ 0x58
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a74:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000a78:	2200      	movs	r2, #0
 8000a7a:	601a      	str	r2, [r3, #0]
 8000a7c:	605a      	str	r2, [r3, #4]
 8000a7e:	609a      	str	r2, [r3, #8]
 8000a80:	60da      	str	r2, [r3, #12]
 8000a82:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a84:	f107 030c 	add.w	r3, r7, #12
 8000a88:	2238      	movs	r2, #56	@ 0x38
 8000a8a:	2100      	movs	r1, #0
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	f002 ff47 	bl	8003920 <memset>
  if(husart->Instance==USART2)
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	4a17      	ldr	r2, [pc, #92]	@ (8000af4 <HAL_USART_MspInit+0x88>)
 8000a98:	4293      	cmp	r3, r2
 8000a9a:	d126      	bne.n	8000aea <HAL_USART_MspInit+0x7e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000a9c:	2302      	movs	r3, #2
 8000a9e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000aa0:	f44f 2340 	mov.w	r3, #786432	@ 0xc0000
 8000aa4:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000aa6:	f107 030c 	add.w	r3, r7, #12
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f001 fe36 	bl	800271c <HAL_RCCEx_PeriphCLKConfig>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d001      	beq.n	8000aba <HAL_USART_MspInit+0x4e>
    {
      Error_Handler();
 8000ab6:	f7ff ff87 	bl	80009c8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000aba:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8000abe:	f7ff ffb7 	bl	8000a30 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ac2:	2001      	movs	r0, #1
 8000ac4:	f7ff ff9c 	bl	8000a00 <LL_AHB2_GRP1_EnableClock>
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    PA4     ------> USART2_CK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_4;
 8000ac8:	231c      	movs	r3, #28
 8000aca:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000acc:	2302      	movs	r3, #2
 8000ace:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ad0:	2301      	movs	r3, #1
 8000ad2:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ad8:	2307      	movs	r3, #7
 8000ada:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000adc:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ae6:	f000 fa8d 	bl	8001004 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000aea:	bf00      	nop
 8000aec:	3758      	adds	r7, #88	@ 0x58
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	40004400 	.word	0x40004400

08000af8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000afc:	bf00      	nop
 8000afe:	e7fd      	b.n	8000afc <NMI_Handler+0x4>

08000b00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b04:	bf00      	nop
 8000b06:	e7fd      	b.n	8000b04 <HardFault_Handler+0x4>

08000b08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b0c:	bf00      	nop
 8000b0e:	e7fd      	b.n	8000b0c <MemManage_Handler+0x4>

08000b10 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b14:	bf00      	nop
 8000b16:	e7fd      	b.n	8000b14 <BusFault_Handler+0x4>

08000b18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b1c:	bf00      	nop
 8000b1e:	e7fd      	b.n	8000b1c <UsageFault_Handler+0x4>

08000b20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b24:	bf00      	nop
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bc80      	pop	{r7}
 8000b2a:	4770      	bx	lr

08000b2c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b30:	bf00      	nop
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bc80      	pop	{r7}
 8000b36:	4770      	bx	lr

08000b38 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b3c:	bf00      	nop
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bc80      	pop	{r7}
 8000b42:	4770      	bx	lr

08000b44 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b48:	f000 f930 	bl	8000dac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b4c:	bf00      	nop
 8000b4e:	bd80      	pop	{r7, pc}

08000b50 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI Line 0 Interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_SW1);
 8000b54:	2000      	movs	r0, #0
 8000b56:	f000 f8bd 	bl	8000cd4 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000b5a:	bf00      	nop
 8000b5c:	bd80      	pop	{r7, pc}

08000b5e <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI Line 1 Interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8000b5e:	b580      	push	{r7, lr}
 8000b60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_SW2);
 8000b62:	2001      	movs	r0, #1
 8000b64:	f000 f8b6 	bl	8000cd4 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8000b68:	bf00      	nop
 8000b6a:	bd80      	pop	{r7, pc}

08000b6c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI Lines [9:5] Interrupt.
  */
void EXTI9_5_IRQHandler(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_SW3);
 8000b70:	2002      	movs	r0, #2
 8000b72:	f000 f8af 	bl	8000cd4 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000b76:	bf00      	nop
 8000b78:	bd80      	pop	{r7, pc}

08000b7a <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b7a:	b580      	push	{r7, lr}
 8000b7c:	b086      	sub	sp, #24
 8000b7e:	af00      	add	r7, sp, #0
 8000b80:	60f8      	str	r0, [r7, #12]
 8000b82:	60b9      	str	r1, [r7, #8]
 8000b84:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b86:	2300      	movs	r3, #0
 8000b88:	617b      	str	r3, [r7, #20]
 8000b8a:	e00a      	b.n	8000ba2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b8c:	f3af 8000 	nop.w
 8000b90:	4601      	mov	r1, r0
 8000b92:	68bb      	ldr	r3, [r7, #8]
 8000b94:	1c5a      	adds	r2, r3, #1
 8000b96:	60ba      	str	r2, [r7, #8]
 8000b98:	b2ca      	uxtb	r2, r1
 8000b9a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b9c:	697b      	ldr	r3, [r7, #20]
 8000b9e:	3301      	adds	r3, #1
 8000ba0:	617b      	str	r3, [r7, #20]
 8000ba2:	697a      	ldr	r2, [r7, #20]
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	429a      	cmp	r2, r3
 8000ba8:	dbf0      	blt.n	8000b8c <_read+0x12>
  }

  return len;
 8000baa:	687b      	ldr	r3, [r7, #4]
}
 8000bac:	4618      	mov	r0, r3
 8000bae:	3718      	adds	r7, #24
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bd80      	pop	{r7, pc}

08000bb4 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	b083      	sub	sp, #12
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000bbc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	370c      	adds	r7, #12
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bc80      	pop	{r7}
 8000bc8:	4770      	bx	lr

08000bca <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000bca:	b480      	push	{r7}
 8000bcc:	b083      	sub	sp, #12
 8000bce:	af00      	add	r7, sp, #0
 8000bd0:	6078      	str	r0, [r7, #4]
 8000bd2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000bda:	605a      	str	r2, [r3, #4]
  return 0;
 8000bdc:	2300      	movs	r3, #0
}
 8000bde:	4618      	mov	r0, r3
 8000be0:	370c      	adds	r7, #12
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bc80      	pop	{r7}
 8000be6:	4770      	bx	lr

08000be8 <_isatty>:

int _isatty(int file)
{
 8000be8:	b480      	push	{r7}
 8000bea:	b083      	sub	sp, #12
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000bf0:	2301      	movs	r3, #1
}
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	370c      	adds	r7, #12
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bc80      	pop	{r7}
 8000bfa:	4770      	bx	lr

08000bfc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	b085      	sub	sp, #20
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	60f8      	str	r0, [r7, #12]
 8000c04:	60b9      	str	r1, [r7, #8]
 8000c06:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c08:	2300      	movs	r3, #0
}
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	3714      	adds	r7, #20
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bc80      	pop	{r7}
 8000c12:	4770      	bx	lr

08000c14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b086      	sub	sp, #24
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c1c:	4a14      	ldr	r2, [pc, #80]	@ (8000c70 <_sbrk+0x5c>)
 8000c1e:	4b15      	ldr	r3, [pc, #84]	@ (8000c74 <_sbrk+0x60>)
 8000c20:	1ad3      	subs	r3, r2, r3
 8000c22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c24:	697b      	ldr	r3, [r7, #20]
 8000c26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c28:	4b13      	ldr	r3, [pc, #76]	@ (8000c78 <_sbrk+0x64>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d102      	bne.n	8000c36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c30:	4b11      	ldr	r3, [pc, #68]	@ (8000c78 <_sbrk+0x64>)
 8000c32:	4a12      	ldr	r2, [pc, #72]	@ (8000c7c <_sbrk+0x68>)
 8000c34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c36:	4b10      	ldr	r3, [pc, #64]	@ (8000c78 <_sbrk+0x64>)
 8000c38:	681a      	ldr	r2, [r3, #0]
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	4413      	add	r3, r2
 8000c3e:	693a      	ldr	r2, [r7, #16]
 8000c40:	429a      	cmp	r2, r3
 8000c42:	d207      	bcs.n	8000c54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c44:	f002 feba 	bl	80039bc <__errno>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	220c      	movs	r2, #12
 8000c4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c4e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c52:	e009      	b.n	8000c68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c54:	4b08      	ldr	r3, [pc, #32]	@ (8000c78 <_sbrk+0x64>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c5a:	4b07      	ldr	r3, [pc, #28]	@ (8000c78 <_sbrk+0x64>)
 8000c5c:	681a      	ldr	r2, [r3, #0]
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	4413      	add	r3, r2
 8000c62:	4a05      	ldr	r2, [pc, #20]	@ (8000c78 <_sbrk+0x64>)
 8000c64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c66:	68fb      	ldr	r3, [r7, #12]
}
 8000c68:	4618      	mov	r0, r3
 8000c6a:	3718      	adds	r7, #24
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	20008000 	.word	0x20008000
 8000c74:	00000400 	.word	0x00000400
 8000c78:	20000110 	.word	0x20000110
 8000c7c:	20000280 	.word	0x20000280

08000c80 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000c80:	480d      	ldr	r0, [pc, #52]	@ (8000cb8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000c82:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000c84:	f7ff fad4 	bl	8000230 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c88:	480c      	ldr	r0, [pc, #48]	@ (8000cbc <LoopForever+0x6>)
  ldr r1, =_edata
 8000c8a:	490d      	ldr	r1, [pc, #52]	@ (8000cc0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c8c:	4a0d      	ldr	r2, [pc, #52]	@ (8000cc4 <LoopForever+0xe>)
  movs r3, #0
 8000c8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c90:	e002      	b.n	8000c98 <LoopCopyDataInit>

08000c92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c96:	3304      	adds	r3, #4

08000c98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c9c:	d3f9      	bcc.n	8000c92 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c9e:	4a0a      	ldr	r2, [pc, #40]	@ (8000cc8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ca0:	4c0a      	ldr	r4, [pc, #40]	@ (8000ccc <LoopForever+0x16>)
  movs r3, #0
 8000ca2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ca4:	e001      	b.n	8000caa <LoopFillZerobss>

08000ca6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ca6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ca8:	3204      	adds	r2, #4

08000caa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000caa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cac:	d3fb      	bcc.n	8000ca6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000cae:	f002 fe8b 	bl	80039c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000cb2:	f7ff fd63 	bl	800077c <main>

08000cb6 <LoopForever>:

LoopForever:
    b LoopForever
 8000cb6:	e7fe      	b.n	8000cb6 <LoopForever>
  ldr   r0, =_estack
 8000cb8:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000cbc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cc0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000cc4:	080046fc 	.word	0x080046fc
  ldr r2, =_sbss
 8000cc8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000ccc:	2000027c 	.word	0x2000027c

08000cd0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000cd0:	e7fe      	b.n	8000cd0 <ADC_IRQHandler>
	...

08000cd4 <BSP_PB_IRQHandler>:
  * @brief  This function handles Push-Button interrupt requests.
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b082      	sub	sp, #8
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	4603      	mov	r3, r0
 8000cdc:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8000cde:	79fb      	ldrb	r3, [r7, #7]
 8000ce0:	00db      	lsls	r3, r3, #3
 8000ce2:	4a04      	ldr	r2, [pc, #16]	@ (8000cf4 <BSP_PB_IRQHandler+0x20>)
 8000ce4:	4413      	add	r3, r2
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f000 f95d 	bl	8000fa6 <HAL_EXTI_IRQHandler>
}
 8000cec:	bf00      	nop
 8000cee:	3708      	adds	r7, #8
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}
 8000cf4:	20000114 	.word	0x20000114

08000cf8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d02:	2003      	movs	r0, #3
 8000d04:	f000 f91e 	bl	8000f44 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8000d08:	f001 fb2a 	bl	8002360 <HAL_RCC_GetHCLKFreq>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	4a09      	ldr	r2, [pc, #36]	@ (8000d34 <HAL_Init+0x3c>)
 8000d10:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d12:	2000      	movs	r0, #0
 8000d14:	f000 f810 	bl	8000d38 <HAL_InitTick>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d002      	beq.n	8000d24 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000d1e:	2301      	movs	r3, #1
 8000d20:	71fb      	strb	r3, [r7, #7]
 8000d22:	e001      	b.n	8000d28 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d24:	f7ff fe9c 	bl	8000a60 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d28:	79fb      	ldrb	r3, [r7, #7]
}
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	3708      	adds	r7, #8
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	20000000 	.word	0x20000000

08000d38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b084      	sub	sp, #16
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000d40:	2300      	movs	r3, #0
 8000d42:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000d44:	4b17      	ldr	r3, [pc, #92]	@ (8000da4 <HAL_InitTick+0x6c>)
 8000d46:	781b      	ldrb	r3, [r3, #0]
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d024      	beq.n	8000d96 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
#ifdef CORE_CM0PLUS
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLK2Freq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
#else
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000d4c:	f001 fb08 	bl	8002360 <HAL_RCC_GetHCLKFreq>
 8000d50:	4602      	mov	r2, r0
 8000d52:	4b14      	ldr	r3, [pc, #80]	@ (8000da4 <HAL_InitTick+0x6c>)
 8000d54:	781b      	ldrb	r3, [r3, #0]
 8000d56:	4619      	mov	r1, r3
 8000d58:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d5c:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d60:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d64:	4618      	mov	r0, r3
 8000d66:	f000 f912 	bl	8000f8e <HAL_SYSTICK_Config>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d10f      	bne.n	8000d90 <HAL_InitTick+0x58>
#endif
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	2b0f      	cmp	r3, #15
 8000d74:	d809      	bhi.n	8000d8a <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d76:	2200      	movs	r2, #0
 8000d78:	6879      	ldr	r1, [r7, #4]
 8000d7a:	f04f 30ff 	mov.w	r0, #4294967295
 8000d7e:	f000 f8ec 	bl	8000f5a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d82:	4a09      	ldr	r2, [pc, #36]	@ (8000da8 <HAL_InitTick+0x70>)
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	6013      	str	r3, [r2, #0]
 8000d88:	e007      	b.n	8000d9a <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	73fb      	strb	r3, [r7, #15]
 8000d8e:	e004      	b.n	8000d9a <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000d90:	2301      	movs	r3, #1
 8000d92:	73fb      	strb	r3, [r7, #15]
 8000d94:	e001      	b.n	8000d9a <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000d96:	2301      	movs	r3, #1
 8000d98:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000d9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	3710      	adds	r7, #16
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bd80      	pop	{r7, pc}
 8000da4:	20000008 	.word	0x20000008
 8000da8:	20000004 	.word	0x20000004

08000dac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000dac:	b480      	push	{r7}
 8000dae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000db0:	4b05      	ldr	r3, [pc, #20]	@ (8000dc8 <HAL_IncTick+0x1c>)
 8000db2:	781b      	ldrb	r3, [r3, #0]
 8000db4:	461a      	mov	r2, r3
 8000db6:	4b05      	ldr	r3, [pc, #20]	@ (8000dcc <HAL_IncTick+0x20>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	4413      	add	r3, r2
 8000dbc:	4a03      	ldr	r2, [pc, #12]	@ (8000dcc <HAL_IncTick+0x20>)
 8000dbe:	6013      	str	r3, [r2, #0]
}
 8000dc0:	bf00      	nop
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bc80      	pop	{r7}
 8000dc6:	4770      	bx	lr
 8000dc8:	20000008 	.word	0x20000008
 8000dcc:	2000012c 	.word	0x2000012c

08000dd0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0
  return uwTick;
 8000dd4:	4b02      	ldr	r3, [pc, #8]	@ (8000de0 <HAL_GetTick+0x10>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
}
 8000dd8:	4618      	mov	r0, r3
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bc80      	pop	{r7}
 8000dde:	4770      	bx	lr
 8000de0:	2000012c 	.word	0x2000012c

08000de4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000de4:	b480      	push	{r7}
 8000de6:	b085      	sub	sp, #20
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	f003 0307 	and.w	r3, r3, #7
 8000df2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000df4:	4b0c      	ldr	r3, [pc, #48]	@ (8000e28 <__NVIC_SetPriorityGrouping+0x44>)
 8000df6:	68db      	ldr	r3, [r3, #12]
 8000df8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dfa:	68ba      	ldr	r2, [r7, #8]
 8000dfc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e00:	4013      	ands	r3, r2
 8000e02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e08:	68bb      	ldr	r3, [r7, #8]
 8000e0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e0c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e10:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e16:	4a04      	ldr	r2, [pc, #16]	@ (8000e28 <__NVIC_SetPriorityGrouping+0x44>)
 8000e18:	68bb      	ldr	r3, [r7, #8]
 8000e1a:	60d3      	str	r3, [r2, #12]
}
 8000e1c:	bf00      	nop
 8000e1e:	3714      	adds	r7, #20
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bc80      	pop	{r7}
 8000e24:	4770      	bx	lr
 8000e26:	bf00      	nop
 8000e28:	e000ed00 	.word	0xe000ed00

08000e2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e30:	4b04      	ldr	r3, [pc, #16]	@ (8000e44 <__NVIC_GetPriorityGrouping+0x18>)
 8000e32:	68db      	ldr	r3, [r3, #12]
 8000e34:	0a1b      	lsrs	r3, r3, #8
 8000e36:	f003 0307 	and.w	r3, r3, #7
}
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bc80      	pop	{r7}
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop
 8000e44:	e000ed00 	.word	0xe000ed00

08000e48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	b083      	sub	sp, #12
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	4603      	mov	r3, r0
 8000e50:	6039      	str	r1, [r7, #0]
 8000e52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	db0a      	blt.n	8000e72 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	b2da      	uxtb	r2, r3
 8000e60:	490c      	ldr	r1, [pc, #48]	@ (8000e94 <__NVIC_SetPriority+0x4c>)
 8000e62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e66:	0112      	lsls	r2, r2, #4
 8000e68:	b2d2      	uxtb	r2, r2
 8000e6a:	440b      	add	r3, r1
 8000e6c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e70:	e00a      	b.n	8000e88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e72:	683b      	ldr	r3, [r7, #0]
 8000e74:	b2da      	uxtb	r2, r3
 8000e76:	4908      	ldr	r1, [pc, #32]	@ (8000e98 <__NVIC_SetPriority+0x50>)
 8000e78:	79fb      	ldrb	r3, [r7, #7]
 8000e7a:	f003 030f 	and.w	r3, r3, #15
 8000e7e:	3b04      	subs	r3, #4
 8000e80:	0112      	lsls	r2, r2, #4
 8000e82:	b2d2      	uxtb	r2, r2
 8000e84:	440b      	add	r3, r1
 8000e86:	761a      	strb	r2, [r3, #24]
}
 8000e88:	bf00      	nop
 8000e8a:	370c      	adds	r7, #12
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bc80      	pop	{r7}
 8000e90:	4770      	bx	lr
 8000e92:	bf00      	nop
 8000e94:	e000e100 	.word	0xe000e100
 8000e98:	e000ed00 	.word	0xe000ed00

08000e9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b089      	sub	sp, #36	@ 0x24
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	60f8      	str	r0, [r7, #12]
 8000ea4:	60b9      	str	r1, [r7, #8]
 8000ea6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ea8:	68fb      	ldr	r3, [r7, #12]
 8000eaa:	f003 0307 	and.w	r3, r3, #7
 8000eae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000eb0:	69fb      	ldr	r3, [r7, #28]
 8000eb2:	f1c3 0307 	rsb	r3, r3, #7
 8000eb6:	2b04      	cmp	r3, #4
 8000eb8:	bf28      	it	cs
 8000eba:	2304      	movcs	r3, #4
 8000ebc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ebe:	69fb      	ldr	r3, [r7, #28]
 8000ec0:	3304      	adds	r3, #4
 8000ec2:	2b06      	cmp	r3, #6
 8000ec4:	d902      	bls.n	8000ecc <NVIC_EncodePriority+0x30>
 8000ec6:	69fb      	ldr	r3, [r7, #28]
 8000ec8:	3b03      	subs	r3, #3
 8000eca:	e000      	b.n	8000ece <NVIC_EncodePriority+0x32>
 8000ecc:	2300      	movs	r3, #0
 8000ece:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ed0:	f04f 32ff 	mov.w	r2, #4294967295
 8000ed4:	69bb      	ldr	r3, [r7, #24]
 8000ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eda:	43da      	mvns	r2, r3
 8000edc:	68bb      	ldr	r3, [r7, #8]
 8000ede:	401a      	ands	r2, r3
 8000ee0:	697b      	ldr	r3, [r7, #20]
 8000ee2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ee4:	f04f 31ff 	mov.w	r1, #4294967295
 8000ee8:	697b      	ldr	r3, [r7, #20]
 8000eea:	fa01 f303 	lsl.w	r3, r1, r3
 8000eee:	43d9      	mvns	r1, r3
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ef4:	4313      	orrs	r3, r2
         );
}
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	3724      	adds	r7, #36	@ 0x24
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bc80      	pop	{r7}
 8000efe:	4770      	bx	lr

08000f00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b082      	sub	sp, #8
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	3b01      	subs	r3, #1
 8000f0c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000f10:	d301      	bcc.n	8000f16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f12:	2301      	movs	r3, #1
 8000f14:	e00f      	b.n	8000f36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f16:	4a0a      	ldr	r2, [pc, #40]	@ (8000f40 <SysTick_Config+0x40>)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	3b01      	subs	r3, #1
 8000f1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f1e:	210f      	movs	r1, #15
 8000f20:	f04f 30ff 	mov.w	r0, #4294967295
 8000f24:	f7ff ff90 	bl	8000e48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f28:	4b05      	ldr	r3, [pc, #20]	@ (8000f40 <SysTick_Config+0x40>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f2e:	4b04      	ldr	r3, [pc, #16]	@ (8000f40 <SysTick_Config+0x40>)
 8000f30:	2207      	movs	r2, #7
 8000f32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f34:	2300      	movs	r3, #0
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	3708      	adds	r7, #8
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	e000e010 	.word	0xe000e010

08000f44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f4c:	6878      	ldr	r0, [r7, #4]
 8000f4e:	f7ff ff49 	bl	8000de4 <__NVIC_SetPriorityGrouping>
}
 8000f52:	bf00      	nop
 8000f54:	3708      	adds	r7, #8
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}

08000f5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f5a:	b580      	push	{r7, lr}
 8000f5c:	b086      	sub	sp, #24
 8000f5e:	af00      	add	r7, sp, #0
 8000f60:	4603      	mov	r3, r0
 8000f62:	60b9      	str	r1, [r7, #8]
 8000f64:	607a      	str	r2, [r7, #4]
 8000f66:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000f68:	f7ff ff60 	bl	8000e2c <__NVIC_GetPriorityGrouping>
 8000f6c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f6e:	687a      	ldr	r2, [r7, #4]
 8000f70:	68b9      	ldr	r1, [r7, #8]
 8000f72:	6978      	ldr	r0, [r7, #20]
 8000f74:	f7ff ff92 	bl	8000e9c <NVIC_EncodePriority>
 8000f78:	4602      	mov	r2, r0
 8000f7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f7e:	4611      	mov	r1, r2
 8000f80:	4618      	mov	r0, r3
 8000f82:	f7ff ff61 	bl	8000e48 <__NVIC_SetPriority>
}
 8000f86:	bf00      	nop
 8000f88:	3718      	adds	r7, #24
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}

08000f8e <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f8e:	b580      	push	{r7, lr}
 8000f90:	b082      	sub	sp, #8
 8000f92:	af00      	add	r7, sp, #0
 8000f94:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000f96:	6878      	ldr	r0, [r7, #4]
 8000f98:	f7ff ffb2 	bl	8000f00 <SysTick_Config>
 8000f9c:	4603      	mov	r3, r0
}
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	3708      	adds	r7, #8
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}

08000fa6 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8000fa6:	b580      	push	{r7, lr}
 8000fa8:	b086      	sub	sp, #24
 8000faa:	af00      	add	r7, sp, #0
 8000fac:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	0c1b      	lsrs	r3, r3, #16
 8000fb4:	f003 0301 	and.w	r3, r3, #1
 8000fb8:	617b      	str	r3, [r7, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	f003 031f 	and.w	r3, r3, #31
 8000fc2:	2201      	movs	r2, #1
 8000fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc8:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 8000fca:	697b      	ldr	r3, [r7, #20]
 8000fcc:	015b      	lsls	r3, r3, #5
 8000fce:	f103 43b0 	add.w	r3, r3, #1476395008	@ 0x58000000
 8000fd2:	f603 030c 	addw	r3, r3, #2060	@ 0x80c
 8000fd6:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	693a      	ldr	r2, [r7, #16]
 8000fde:	4013      	ands	r3, r2
 8000fe0:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 8000fe2:	68bb      	ldr	r3, [r7, #8]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d009      	beq.n	8000ffc <HAL_EXTI_IRQHandler+0x56>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	693a      	ldr	r2, [r7, #16]
 8000fec:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d002      	beq.n	8000ffc <HAL_EXTI_IRQHandler+0x56>
    {
      hexti->PendingCallback();
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	685b      	ldr	r3, [r3, #4]
 8000ffa:	4798      	blx	r3
    }
  }
}
 8000ffc:	bf00      	nop
 8000ffe:	3718      	adds	r7, #24
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}

08001004 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001004:	b480      	push	{r7}
 8001006:	b087      	sub	sp, #28
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
 800100c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800100e:	2300      	movs	r3, #0
 8001010:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001012:	e140      	b.n	8001296 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	681a      	ldr	r2, [r3, #0]
 8001018:	2101      	movs	r1, #1
 800101a:	697b      	ldr	r3, [r7, #20]
 800101c:	fa01 f303 	lsl.w	r3, r1, r3
 8001020:	4013      	ands	r3, r2
 8001022:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	2b00      	cmp	r3, #0
 8001028:	f000 8132 	beq.w	8001290 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	f003 0303 	and.w	r3, r3, #3
 8001034:	2b01      	cmp	r3, #1
 8001036:	d005      	beq.n	8001044 <HAL_GPIO_Init+0x40>
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	f003 0303 	and.w	r3, r3, #3
 8001040:	2b02      	cmp	r3, #2
 8001042:	d130      	bne.n	80010a6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	689b      	ldr	r3, [r3, #8]
 8001048:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800104a:	697b      	ldr	r3, [r7, #20]
 800104c:	005b      	lsls	r3, r3, #1
 800104e:	2203      	movs	r2, #3
 8001050:	fa02 f303 	lsl.w	r3, r2, r3
 8001054:	43db      	mvns	r3, r3
 8001056:	693a      	ldr	r2, [r7, #16]
 8001058:	4013      	ands	r3, r2
 800105a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	68da      	ldr	r2, [r3, #12]
 8001060:	697b      	ldr	r3, [r7, #20]
 8001062:	005b      	lsls	r3, r3, #1
 8001064:	fa02 f303 	lsl.w	r3, r2, r3
 8001068:	693a      	ldr	r2, [r7, #16]
 800106a:	4313      	orrs	r3, r2
 800106c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	693a      	ldr	r2, [r7, #16]
 8001072:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	685b      	ldr	r3, [r3, #4]
 8001078:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800107a:	2201      	movs	r2, #1
 800107c:	697b      	ldr	r3, [r7, #20]
 800107e:	fa02 f303 	lsl.w	r3, r2, r3
 8001082:	43db      	mvns	r3, r3
 8001084:	693a      	ldr	r2, [r7, #16]
 8001086:	4013      	ands	r3, r2
 8001088:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	685b      	ldr	r3, [r3, #4]
 800108e:	091b      	lsrs	r3, r3, #4
 8001090:	f003 0201 	and.w	r2, r3, #1
 8001094:	697b      	ldr	r3, [r7, #20]
 8001096:	fa02 f303 	lsl.w	r3, r2, r3
 800109a:	693a      	ldr	r2, [r7, #16]
 800109c:	4313      	orrs	r3, r2
 800109e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	693a      	ldr	r2, [r7, #16]
 80010a4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	685b      	ldr	r3, [r3, #4]
 80010aa:	f003 0303 	and.w	r3, r3, #3
 80010ae:	2b03      	cmp	r3, #3
 80010b0:	d017      	beq.n	80010e2 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	68db      	ldr	r3, [r3, #12]
 80010b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80010b8:	697b      	ldr	r3, [r7, #20]
 80010ba:	005b      	lsls	r3, r3, #1
 80010bc:	2203      	movs	r2, #3
 80010be:	fa02 f303 	lsl.w	r3, r2, r3
 80010c2:	43db      	mvns	r3, r3
 80010c4:	693a      	ldr	r2, [r7, #16]
 80010c6:	4013      	ands	r3, r2
 80010c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	689a      	ldr	r2, [r3, #8]
 80010ce:	697b      	ldr	r3, [r7, #20]
 80010d0:	005b      	lsls	r3, r3, #1
 80010d2:	fa02 f303 	lsl.w	r3, r2, r3
 80010d6:	693a      	ldr	r2, [r7, #16]
 80010d8:	4313      	orrs	r3, r2
 80010da:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	693a      	ldr	r2, [r7, #16]
 80010e0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	685b      	ldr	r3, [r3, #4]
 80010e6:	f003 0303 	and.w	r3, r3, #3
 80010ea:	2b02      	cmp	r3, #2
 80010ec:	d123      	bne.n	8001136 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80010ee:	697b      	ldr	r3, [r7, #20]
 80010f0:	08da      	lsrs	r2, r3, #3
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	3208      	adds	r2, #8
 80010f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80010fc:	697b      	ldr	r3, [r7, #20]
 80010fe:	f003 0307 	and.w	r3, r3, #7
 8001102:	009b      	lsls	r3, r3, #2
 8001104:	220f      	movs	r2, #15
 8001106:	fa02 f303 	lsl.w	r3, r2, r3
 800110a:	43db      	mvns	r3, r3
 800110c:	693a      	ldr	r2, [r7, #16]
 800110e:	4013      	ands	r3, r2
 8001110:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	691a      	ldr	r2, [r3, #16]
 8001116:	697b      	ldr	r3, [r7, #20]
 8001118:	f003 0307 	and.w	r3, r3, #7
 800111c:	009b      	lsls	r3, r3, #2
 800111e:	fa02 f303 	lsl.w	r3, r2, r3
 8001122:	693a      	ldr	r2, [r7, #16]
 8001124:	4313      	orrs	r3, r2
 8001126:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001128:	697b      	ldr	r3, [r7, #20]
 800112a:	08da      	lsrs	r2, r3, #3
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	3208      	adds	r2, #8
 8001130:	6939      	ldr	r1, [r7, #16]
 8001132:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800113c:	697b      	ldr	r3, [r7, #20]
 800113e:	005b      	lsls	r3, r3, #1
 8001140:	2203      	movs	r2, #3
 8001142:	fa02 f303 	lsl.w	r3, r2, r3
 8001146:	43db      	mvns	r3, r3
 8001148:	693a      	ldr	r2, [r7, #16]
 800114a:	4013      	ands	r3, r2
 800114c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	685b      	ldr	r3, [r3, #4]
 8001152:	f003 0203 	and.w	r2, r3, #3
 8001156:	697b      	ldr	r3, [r7, #20]
 8001158:	005b      	lsls	r3, r3, #1
 800115a:	fa02 f303 	lsl.w	r3, r2, r3
 800115e:	693a      	ldr	r2, [r7, #16]
 8001160:	4313      	orrs	r3, r2
 8001162:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	693a      	ldr	r2, [r7, #16]
 8001168:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	685b      	ldr	r3, [r3, #4]
 800116e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001172:	2b00      	cmp	r3, #0
 8001174:	f000 808c 	beq.w	8001290 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8001178:	4a4e      	ldr	r2, [pc, #312]	@ (80012b4 <HAL_GPIO_Init+0x2b0>)
 800117a:	697b      	ldr	r3, [r7, #20]
 800117c:	089b      	lsrs	r3, r3, #2
 800117e:	3302      	adds	r3, #2
 8001180:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001184:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8001186:	697b      	ldr	r3, [r7, #20]
 8001188:	f003 0303 	and.w	r3, r3, #3
 800118c:	009b      	lsls	r3, r3, #2
 800118e:	2207      	movs	r2, #7
 8001190:	fa02 f303 	lsl.w	r3, r2, r3
 8001194:	43db      	mvns	r3, r3
 8001196:	693a      	ldr	r2, [r7, #16]
 8001198:	4013      	ands	r3, r2
 800119a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80011a2:	d00d      	beq.n	80011c0 <HAL_GPIO_Init+0x1bc>
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	4a44      	ldr	r2, [pc, #272]	@ (80012b8 <HAL_GPIO_Init+0x2b4>)
 80011a8:	4293      	cmp	r3, r2
 80011aa:	d007      	beq.n	80011bc <HAL_GPIO_Init+0x1b8>
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	4a43      	ldr	r2, [pc, #268]	@ (80012bc <HAL_GPIO_Init+0x2b8>)
 80011b0:	4293      	cmp	r3, r2
 80011b2:	d101      	bne.n	80011b8 <HAL_GPIO_Init+0x1b4>
 80011b4:	2302      	movs	r3, #2
 80011b6:	e004      	b.n	80011c2 <HAL_GPIO_Init+0x1be>
 80011b8:	2307      	movs	r3, #7
 80011ba:	e002      	b.n	80011c2 <HAL_GPIO_Init+0x1be>
 80011bc:	2301      	movs	r3, #1
 80011be:	e000      	b.n	80011c2 <HAL_GPIO_Init+0x1be>
 80011c0:	2300      	movs	r3, #0
 80011c2:	697a      	ldr	r2, [r7, #20]
 80011c4:	f002 0203 	and.w	r2, r2, #3
 80011c8:	0092      	lsls	r2, r2, #2
 80011ca:	4093      	lsls	r3, r2
 80011cc:	693a      	ldr	r2, [r7, #16]
 80011ce:	4313      	orrs	r3, r2
 80011d0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80011d2:	4938      	ldr	r1, [pc, #224]	@ (80012b4 <HAL_GPIO_Init+0x2b0>)
 80011d4:	697b      	ldr	r3, [r7, #20]
 80011d6:	089b      	lsrs	r3, r3, #2
 80011d8:	3302      	adds	r3, #2
 80011da:	693a      	ldr	r2, [r7, #16]
 80011dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80011e0:	4b37      	ldr	r3, [pc, #220]	@ (80012c0 <HAL_GPIO_Init+0x2bc>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	43db      	mvns	r3, r3
 80011ea:	693a      	ldr	r2, [r7, #16]
 80011ec:	4013      	ands	r3, r2
 80011ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d003      	beq.n	8001204 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 80011fc:	693a      	ldr	r2, [r7, #16]
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	4313      	orrs	r3, r2
 8001202:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001204:	4a2e      	ldr	r2, [pc, #184]	@ (80012c0 <HAL_GPIO_Init+0x2bc>)
 8001206:	693b      	ldr	r3, [r7, #16]
 8001208:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800120a:	4b2d      	ldr	r3, [pc, #180]	@ (80012c0 <HAL_GPIO_Init+0x2bc>)
 800120c:	685b      	ldr	r3, [r3, #4]
 800120e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	43db      	mvns	r3, r3
 8001214:	693a      	ldr	r2, [r7, #16]
 8001216:	4013      	ands	r3, r2
 8001218:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001222:	2b00      	cmp	r3, #0
 8001224:	d003      	beq.n	800122e <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 8001226:	693a      	ldr	r2, [r7, #16]
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	4313      	orrs	r3, r2
 800122c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800122e:	4a24      	ldr	r2, [pc, #144]	@ (80012c0 <HAL_GPIO_Init+0x2bc>)
 8001230:	693b      	ldr	r3, [r7, #16]
 8001232:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8001234:	4b22      	ldr	r3, [pc, #136]	@ (80012c0 <HAL_GPIO_Init+0x2bc>)
 8001236:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800123a:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	43db      	mvns	r3, r3
 8001240:	693a      	ldr	r2, [r7, #16]
 8001242:	4013      	ands	r3, r2
 8001244:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	685b      	ldr	r3, [r3, #4]
 800124a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800124e:	2b00      	cmp	r3, #0
 8001250:	d003      	beq.n	800125a <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 8001252:	693a      	ldr	r2, [r7, #16]
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	4313      	orrs	r3, r2
 8001258:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 800125a:	4a19      	ldr	r2, [pc, #100]	@ (80012c0 <HAL_GPIO_Init+0x2bc>)
 800125c:	693b      	ldr	r3, [r7, #16]
 800125e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8001262:	4b17      	ldr	r3, [pc, #92]	@ (80012c0 <HAL_GPIO_Init+0x2bc>)
 8001264:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001268:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	43db      	mvns	r3, r3
 800126e:	693a      	ldr	r2, [r7, #16]
 8001270:	4013      	ands	r3, r2
 8001272:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800127c:	2b00      	cmp	r3, #0
 800127e:	d003      	beq.n	8001288 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8001280:	693a      	ldr	r2, [r7, #16]
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	4313      	orrs	r3, r2
 8001286:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8001288:	4a0d      	ldr	r2, [pc, #52]	@ (80012c0 <HAL_GPIO_Init+0x2bc>)
 800128a:	693b      	ldr	r3, [r7, #16]
 800128c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 8001290:	697b      	ldr	r3, [r7, #20]
 8001292:	3301      	adds	r3, #1
 8001294:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	681a      	ldr	r2, [r3, #0]
 800129a:	697b      	ldr	r3, [r7, #20]
 800129c:	fa22 f303 	lsr.w	r3, r2, r3
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	f47f aeb7 	bne.w	8001014 <HAL_GPIO_Init+0x10>
  }
}
 80012a6:	bf00      	nop
 80012a8:	bf00      	nop
 80012aa:	371c      	adds	r7, #28
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bc80      	pop	{r7}
 80012b0:	4770      	bx	lr
 80012b2:	bf00      	nop
 80012b4:	40010000 	.word	0x40010000
 80012b8:	48000400 	.word	0x48000400
 80012bc:	48000800 	.word	0x48000800
 80012c0:	58000800 	.word	0x58000800

080012c4 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80012c8:	4b04      	ldr	r3, [pc, #16]	@ (80012dc <HAL_PWR_EnableBkUpAccess+0x18>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	4a03      	ldr	r2, [pc, #12]	@ (80012dc <HAL_PWR_EnableBkUpAccess+0x18>)
 80012ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012d2:	6013      	str	r3, [r2, #0]
}
 80012d4:	bf00      	nop
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bc80      	pop	{r7}
 80012da:	4770      	bx	lr
 80012dc:	58000400 	.word	0x58000400

080012e0 <LL_PWR_EnableBootC2>:
  *         refer to function @ref LL_PWR_IsActiveFlag_C2BOOTS().
  * @rmtoll CR4          C2BOOT        LL_PWR_EnableBootC2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableBootC2(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 80012e4:	4b04      	ldr	r3, [pc, #16]	@ (80012f8 <LL_PWR_EnableBootC2+0x18>)
 80012e6:	68db      	ldr	r3, [r3, #12]
 80012e8:	4a03      	ldr	r2, [pc, #12]	@ (80012f8 <LL_PWR_EnableBootC2+0x18>)
 80012ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80012ee:	60d3      	str	r3, [r2, #12]
}
 80012f0:	bf00      	nop
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bc80      	pop	{r7}
 80012f6:	4770      	bx	lr
 80012f8:	58000400 	.word	0x58000400

080012fc <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8001300:	4b03      	ldr	r3, [pc, #12]	@ (8001310 <HAL_PWREx_GetVoltageRange+0x14>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8001308:	4618      	mov	r0, r3
 800130a:	46bd      	mov	sp, r7
 800130c:	bc80      	pop	{r7}
 800130e:	4770      	bx	lr
 8001310:	58000400 	.word	0x58000400

08001314 <HAL_PWREx_ReleaseCore>:
  *             This parameter can be one of the following values:
  *             @arg PWR_CORE_CPU2: Release the CPU2 from holding.
  * @retval None
  */
void HAL_PWREx_ReleaseCore(uint32_t CPU)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_CORE_HOLD_RELEASE(CPU));

  LL_PWR_EnableBootC2();
 800131c:	f7ff ffe0 	bl	80012e0 <LL_PWR_EnableBootC2>
}
 8001320:	bf00      	nop
 8001322:	3708      	adds	r7, #8
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}

08001328 <LL_PWR_IsEnabledBkUpAccess>:
{
 8001328:	b480      	push	{r7}
 800132a:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 800132c:	4b06      	ldr	r3, [pc, #24]	@ (8001348 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001334:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001338:	d101      	bne.n	800133e <LL_PWR_IsEnabledBkUpAccess+0x16>
 800133a:	2301      	movs	r3, #1
 800133c:	e000      	b.n	8001340 <LL_PWR_IsEnabledBkUpAccess+0x18>
 800133e:	2300      	movs	r3, #0
}
 8001340:	4618      	mov	r0, r3
 8001342:	46bd      	mov	sp, r7
 8001344:	bc80      	pop	{r7}
 8001346:	4770      	bx	lr
 8001348:	58000400 	.word	0x58000400

0800134c <LL_RCC_HSE_EnableTcxo>:
  * @note PB0 must be configured in analog mode prior enabling VDDTCXO supply
  * @rmtoll CR           HSEBYPPWR        LL_RCC_HSE_EnableTcxo
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_EnableTcxo(void)
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8001350:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800135a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800135e:	6013      	str	r3, [r2, #0]
}
 8001360:	bf00      	nop
 8001362:	46bd      	mov	sp, r7
 8001364:	bc80      	pop	{r7}
 8001366:	4770      	bx	lr

08001368 <LL_RCC_HSE_DisableTcxo>:
  * @brief  Disable HSE VDDTCXO output on package pin PB0-VDDTCXO
  * @rmtoll CR           HSEBYPPWR        LL_RCC_HSE_DisableTcxo
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_DisableTcxo(void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 800136c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001376:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800137a:	6013      	str	r3, [r2, #0]
}
 800137c:	bf00      	nop
 800137e:	46bd      	mov	sp, r7
 8001380:	bc80      	pop	{r7}
 8001382:	4770      	bx	lr

08001384 <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler  division by 2
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8001388:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001392:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001396:	d101      	bne.n	800139c <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8001398:	2301      	movs	r3, #1
 800139a:	e000      	b.n	800139e <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 800139c:	2300      	movs	r3, #0
}
 800139e:	4618      	mov	r0, r3
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bc80      	pop	{r7}
 80013a4:	4770      	bx	lr

080013a6 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 80013a6:	b480      	push	{r7}
 80013a8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80013aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80013b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80013b8:	6013      	str	r3, [r2, #0]
}
 80013ba:	bf00      	nop
 80013bc:	46bd      	mov	sp, r7
 80013be:	bc80      	pop	{r7}
 80013c0:	4770      	bx	lr

080013c2 <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 80013c2:	b480      	push	{r7}
 80013c4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80013c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80013d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80013d4:	6013      	str	r3, [r2, #0]
}
 80013d6:	bf00      	nop
 80013d8:	46bd      	mov	sp, r7
 80013da:	bc80      	pop	{r7}
 80013dc:	4770      	bx	lr

080013de <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 80013de:	b480      	push	{r7}
 80013e0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80013e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013ec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80013f0:	d101      	bne.n	80013f6 <LL_RCC_HSE_IsReady+0x18>
 80013f2:	2301      	movs	r3, #1
 80013f4:	e000      	b.n	80013f8 <LL_RCC_HSE_IsReady+0x1a>
 80013f6:	2300      	movs	r3, #0
}
 80013f8:	4618      	mov	r0, r3
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bc80      	pop	{r7}
 80013fe:	4770      	bx	lr

08001400 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001404:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800140e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001412:	6013      	str	r3, [r2, #0]
}
 8001414:	bf00      	nop
 8001416:	46bd      	mov	sp, r7
 8001418:	bc80      	pop	{r7}
 800141a:	4770      	bx	lr

0800141c <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8001420:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800142a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800142e:	6013      	str	r3, [r2, #0]
}
 8001430:	bf00      	nop
 8001432:	46bd      	mov	sp, r7
 8001434:	bc80      	pop	{r7}
 8001436:	4770      	bx	lr

08001438 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800143c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001446:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800144a:	d101      	bne.n	8001450 <LL_RCC_HSI_IsReady+0x18>
 800144c:	2301      	movs	r3, #1
 800144e:	e000      	b.n	8001452 <LL_RCC_HSI_IsReady+0x1a>
 8001450:	2300      	movs	r3, #0
}
 8001452:	4618      	mov	r0, r3
 8001454:	46bd      	mov	sp, r7
 8001456:	bc80      	pop	{r7}
 8001458:	4770      	bx	lr

0800145a <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 800145a:	b480      	push	{r7}
 800145c:	b083      	sub	sp, #12
 800145e:	af00      	add	r7, sp, #0
 8001460:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8001462:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	061b      	lsls	r3, r3, #24
 8001470:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001474:	4313      	orrs	r3, r2
 8001476:	604b      	str	r3, [r1, #4]
}
 8001478:	bf00      	nop
 800147a:	370c      	adds	r7, #12
 800147c:	46bd      	mov	sp, r7
 800147e:	bc80      	pop	{r7}
 8001480:	4770      	bx	lr

08001482 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8001482:	b480      	push	{r7}
 8001484:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8001486:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800148a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800148e:	f003 0302 	and.w	r3, r3, #2
 8001492:	2b02      	cmp	r3, #2
 8001494:	d101      	bne.n	800149a <LL_RCC_LSE_IsReady+0x18>
 8001496:	2301      	movs	r3, #1
 8001498:	e000      	b.n	800149c <LL_RCC_LSE_IsReady+0x1a>
 800149a:	2300      	movs	r3, #0
}
 800149c:	4618      	mov	r0, r3
 800149e:	46bd      	mov	sp, r7
 80014a0:	bc80      	pop	{r7}
 80014a2:	4770      	bx	lr

080014a4 <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 80014a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80014b0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80014b4:	f043 0301 	orr.w	r3, r3, #1
 80014b8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80014bc:	bf00      	nop
 80014be:	46bd      	mov	sp, r7
 80014c0:	bc80      	pop	{r7}
 80014c2:	4770      	bx	lr

080014c4 <LL_RCC_LSI_Disable>:
  * @brief  Disable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Disable(void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 80014c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80014d0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80014d4:	f023 0301 	bic.w	r3, r3, #1
 80014d8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80014dc:	bf00      	nop
 80014de:	46bd      	mov	sp, r7
 80014e0:	bc80      	pop	{r7}
 80014e2:	4770      	bx	lr

080014e4 <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 80014e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80014f0:	f003 0302 	and.w	r3, r3, #2
 80014f4:	2b02      	cmp	r3, #2
 80014f6:	d101      	bne.n	80014fc <LL_RCC_LSI_IsReady+0x18>
 80014f8:	2301      	movs	r3, #1
 80014fa:	e000      	b.n	80014fe <LL_RCC_LSI_IsReady+0x1a>
 80014fc:	2300      	movs	r3, #0
}
 80014fe:	4618      	mov	r0, r3
 8001500:	46bd      	mov	sp, r7
 8001502:	bc80      	pop	{r7}
 8001504:	4770      	bx	lr

08001506 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8001506:	b480      	push	{r7}
 8001508:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800150a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001514:	f043 0301 	orr.w	r3, r3, #1
 8001518:	6013      	str	r3, [r2, #0]
}
 800151a:	bf00      	nop
 800151c:	46bd      	mov	sp, r7
 800151e:	bc80      	pop	{r7}
 8001520:	4770      	bx	lr

08001522 <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 8001522:	b480      	push	{r7}
 8001524:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8001526:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001530:	f023 0301 	bic.w	r3, r3, #1
 8001534:	6013      	str	r3, [r2, #0]
}
 8001536:	bf00      	nop
 8001538:	46bd      	mov	sp, r7
 800153a:	bc80      	pop	{r7}
 800153c:	4770      	bx	lr

0800153e <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 800153e:	b480      	push	{r7}
 8001540:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8001542:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f003 0302 	and.w	r3, r3, #2
 800154c:	2b02      	cmp	r3, #2
 800154e:	d101      	bne.n	8001554 <LL_RCC_MSI_IsReady+0x16>
 8001550:	2301      	movs	r3, #1
 8001552:	e000      	b.n	8001556 <LL_RCC_MSI_IsReady+0x18>
 8001554:	2300      	movs	r3, #0
}
 8001556:	4618      	mov	r0, r3
 8001558:	46bd      	mov	sp, r7
 800155a:	bc80      	pop	{r7}
 800155c:	4770      	bx	lr

0800155e <LL_RCC_MSI_IsEnabledRangeSelect>:
  * @brief  Check if MSI clock range is selected with MSIRANGE register
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_IsEnabledRangeSelect
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)
{
 800155e:	b480      	push	{r7}
 8001560:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8001562:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f003 0308 	and.w	r3, r3, #8
 800156c:	2b08      	cmp	r3, #8
 800156e:	d101      	bne.n	8001574 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8001570:	2301      	movs	r3, #1
 8001572:	e000      	b.n	8001576 <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8001574:	2300      	movs	r3, #0
}
 8001576:	4618      	mov	r0, r3
 8001578:	46bd      	mov	sp, r7
 800157a:	bc80      	pop	{r7}
 800157c:	4770      	bx	lr

0800157e <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 800157e:	b480      	push	{r7}
 8001580:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8001582:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800158c:	4618      	mov	r0, r3
 800158e:	46bd      	mov	sp, r7
 8001590:	bc80      	pop	{r7}
 8001592:	4770      	bx	lr

08001594 <LL_RCC_MSI_GetRangeAfterStandby>:
  *         @arg @ref LL_RCC_MSISRANGE_5
  *         @arg @ref LL_RCC_MSISRANGE_6
  *         @arg @ref LL_RCC_MSISRANGE_7
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8001598:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800159c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80015a0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 80015a4:	4618      	mov	r0, r3
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bc80      	pop	{r7}
 80015aa:	4770      	bx	lr

080015ac <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 80015ac:	b480      	push	{r7}
 80015ae:	b083      	sub	sp, #12
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80015b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	021b      	lsls	r3, r3, #8
 80015c2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80015c6:	4313      	orrs	r3, r2
 80015c8:	604b      	str	r3, [r1, #4]
}
 80015ca:	bf00      	nop
 80015cc:	370c      	adds	r7, #12
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bc80      	pop	{r7}
 80015d2:	4770      	bx	lr

080015d4 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b083      	sub	sp, #12
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80015dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015e0:	689b      	ldr	r3, [r3, #8]
 80015e2:	f023 0203 	bic.w	r2, r3, #3
 80015e6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	4313      	orrs	r3, r2
 80015ee:	608b      	str	r3, [r1, #8]
}
 80015f0:	bf00      	nop
 80015f2:	370c      	adds	r7, #12
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bc80      	pop	{r7}
 80015f8:	4770      	bx	lr

080015fa <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80015fa:	b480      	push	{r7}
 80015fc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80015fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001602:	689b      	ldr	r3, [r3, #8]
 8001604:	f003 030c 	and.w	r3, r3, #12
}
 8001608:	4618      	mov	r0, r3
 800160a:	46bd      	mov	sp, r7
 800160c:	bc80      	pop	{r7}
 800160e:	4770      	bx	lr

08001610 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001610:	b480      	push	{r7}
 8001612:	b083      	sub	sp, #12
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001618:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800161c:	689b      	ldr	r3, [r3, #8]
 800161e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001622:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	4313      	orrs	r3, r2
 800162a:	608b      	str	r3, [r1, #8]
}
 800162c:	bf00      	nop
 800162e:	370c      	adds	r7, #12
 8001630:	46bd      	mov	sp, r7
 8001632:	bc80      	pop	{r7}
 8001634:	4770      	bx	lr

08001636 <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001636:	b480      	push	{r7}
 8001638:	b083      	sub	sp, #12
 800163a:	af00      	add	r7, sp, #0
 800163c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800163e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001642:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8001646:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800164a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	4313      	orrs	r3, r2
 8001652:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8001656:	bf00      	nop
 8001658:	370c      	adds	r7, #12
 800165a:	46bd      	mov	sp, r7
 800165c:	bc80      	pop	{r7}
 800165e:	4770      	bx	lr

08001660 <LL_RCC_SetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB3Prescaler(uint32_t Prescaler)
{
 8001660:	b480      	push	{r7}
 8001662:	b083      	sub	sp, #12
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8001668:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800166c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8001670:	f023 020f 	bic.w	r2, r3, #15
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	091b      	lsrs	r3, r3, #4
 8001678:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800167c:	4313      	orrs	r3, r2
 800167e:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8001682:	bf00      	nop
 8001684:	370c      	adds	r7, #12
 8001686:	46bd      	mov	sp, r7
 8001688:	bc80      	pop	{r7}
 800168a:	4770      	bx	lr

0800168c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 800168c:	b480      	push	{r7}
 800168e:	b083      	sub	sp, #12
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001694:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001698:	689b      	ldr	r3, [r3, #8]
 800169a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800169e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	4313      	orrs	r3, r2
 80016a6:	608b      	str	r3, [r1, #8]
}
 80016a8:	bf00      	nop
 80016aa:	370c      	adds	r7, #12
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bc80      	pop	{r7}
 80016b0:	4770      	bx	lr

080016b2 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80016b2:	b480      	push	{r7}
 80016b4:	b083      	sub	sp, #12
 80016b6:	af00      	add	r7, sp, #0
 80016b8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80016ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016be:	689b      	ldr	r3, [r3, #8]
 80016c0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80016c4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	4313      	orrs	r3, r2
 80016cc:	608b      	str	r3, [r1, #8]
}
 80016ce:	bf00      	nop
 80016d0:	370c      	adds	r7, #12
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bc80      	pop	{r7}
 80016d6:	4770      	bx	lr

080016d8 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80016dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016e0:	689b      	ldr	r3, [r3, #8]
 80016e2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80016e6:	4618      	mov	r0, r3
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bc80      	pop	{r7}
 80016ec:	4770      	bx	lr

080016ee <LL_RCC_GetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB3Prescaler(void)
{
 80016ee:	b480      	push	{r7}
 80016f0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80016f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016f6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80016fa:	011b      	lsls	r3, r3, #4
 80016fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8001700:	4618      	mov	r0, r3
 8001702:	46bd      	mov	sp, r7
 8001704:	bc80      	pop	{r7}
 8001706:	4770      	bx	lr

08001708 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800170c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001710:	689b      	ldr	r3, [r3, #8]
 8001712:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8001716:	4618      	mov	r0, r3
 8001718:	46bd      	mov	sp, r7
 800171a:	bc80      	pop	{r7}
 800171c:	4770      	bx	lr

0800171e <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 800171e:	b480      	push	{r7}
 8001720:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8001722:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001726:	689b      	ldr	r3, [r3, #8]
 8001728:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 800172c:	4618      	mov	r0, r3
 800172e:	46bd      	mov	sp, r7
 8001730:	bc80      	pop	{r7}
 8001732:	4770      	bx	lr

08001734 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001738:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001742:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001746:	6013      	str	r3, [r2, #0]
}
 8001748:	bf00      	nop
 800174a:	46bd      	mov	sp, r7
 800174c:	bc80      	pop	{r7}
 800174e:	4770      	bx	lr

08001750 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8001750:	b480      	push	{r7}
 8001752:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8001754:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800175e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001762:	6013      	str	r3, [r2, #0]
}
 8001764:	bf00      	nop
 8001766:	46bd      	mov	sp, r7
 8001768:	bc80      	pop	{r7}
 800176a:	4770      	bx	lr

0800176c <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8001770:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800177a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800177e:	d101      	bne.n	8001784 <LL_RCC_PLL_IsReady+0x18>
 8001780:	2301      	movs	r3, #1
 8001782:	e000      	b.n	8001786 <LL_RCC_PLL_IsReady+0x1a>
 8001784:	2300      	movs	r3, #0
}
 8001786:	4618      	mov	r0, r3
 8001788:	46bd      	mov	sp, r7
 800178a:	bc80      	pop	{r7}
 800178c:	4770      	bx	lr

0800178e <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800178e:	b480      	push	{r7}
 8001790:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8001792:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001796:	68db      	ldr	r3, [r3, #12]
 8001798:	0a1b      	lsrs	r3, r3, #8
 800179a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 800179e:	4618      	mov	r0, r3
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bc80      	pop	{r7}
 80017a4:	4770      	bx	lr

080017a6 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80017a6:	b480      	push	{r7}
 80017a8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80017aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017ae:	68db      	ldr	r3, [r3, #12]
 80017b0:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 80017b4:	4618      	mov	r0, r3
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bc80      	pop	{r7}
 80017ba:	4770      	bx	lr

080017bc <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80017bc:	b480      	push	{r7}
 80017be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80017c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017c4:	68db      	ldr	r3, [r3, #12]
 80017c6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bc80      	pop	{r7}
 80017d0:	4770      	bx	lr

080017d2 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80017d2:	b480      	push	{r7}
 80017d4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80017d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017da:	68db      	ldr	r3, [r3, #12]
 80017dc:	f003 0303 	and.w	r3, r3, #3
}
 80017e0:	4618      	mov	r0, r3
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bc80      	pop	{r7}
 80017e6:	4770      	bx	lr

080017e8 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80017ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017f0:	689b      	ldr	r3, [r3, #8]
 80017f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80017fa:	d101      	bne.n	8001800 <LL_RCC_IsActiveFlag_HPRE+0x18>
 80017fc:	2301      	movs	r3, #1
 80017fe:	e000      	b.n	8001802 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8001800:	2300      	movs	r3, #0
}
 8001802:	4618      	mov	r0, r3
 8001804:	46bd      	mov	sp, r7
 8001806:	bc80      	pop	{r7}
 8001808:	4770      	bx	lr

0800180a <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 800180a:	b480      	push	{r7}
 800180c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800180e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001812:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8001816:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800181a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800181e:	d101      	bne.n	8001824 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8001820:	2301      	movs	r3, #1
 8001822:	e000      	b.n	8001826 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8001824:	2300      	movs	r3, #0
}
 8001826:	4618      	mov	r0, r3
 8001828:	46bd      	mov	sp, r7
 800182a:	bc80      	pop	{r7}
 800182c:	4770      	bx	lr

0800182e <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800182e:	b480      	push	{r7}
 8001830:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8001832:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001836:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800183a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800183e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001842:	d101      	bne.n	8001848 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8001844:	2301      	movs	r3, #1
 8001846:	e000      	b.n	800184a <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8001848:	2300      	movs	r3, #0
}
 800184a:	4618      	mov	r0, r3
 800184c:	46bd      	mov	sp, r7
 800184e:	bc80      	pop	{r7}
 8001850:	4770      	bx	lr

08001852 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8001852:	b480      	push	{r7}
 8001854:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8001856:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800185a:	689b      	ldr	r3, [r3, #8]
 800185c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001860:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001864:	d101      	bne.n	800186a <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8001866:	2301      	movs	r3, #1
 8001868:	e000      	b.n	800186c <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800186a:	2300      	movs	r3, #0
}
 800186c:	4618      	mov	r0, r3
 800186e:	46bd      	mov	sp, r7
 8001870:	bc80      	pop	{r7}
 8001872:	4770      	bx	lr

08001874 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8001878:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800187c:	689b      	ldr	r3, [r3, #8]
 800187e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001882:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001886:	d101      	bne.n	800188c <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8001888:	2301      	movs	r3, #1
 800188a:	e000      	b.n	800188e <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800188c:	2300      	movs	r3, #0
}
 800188e:	4618      	mov	r0, r3
 8001890:	46bd      	mov	sp, r7
 8001892:	bc80      	pop	{r7}
 8001894:	4770      	bx	lr
	...

08001898 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b088      	sub	sp, #32
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d101      	bne.n	80018aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80018a6:	2301      	movs	r3, #1
 80018a8:	e36f      	b.n	8001f8a <HAL_RCC_OscConfig+0x6f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80018aa:	f7ff fea6 	bl	80015fa <LL_RCC_GetSysClkSource>
 80018ae:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80018b0:	f7ff ff8f 	bl	80017d2 <LL_RCC_PLL_GetMainSource>
 80018b4:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f003 0320 	and.w	r3, r3, #32
 80018be:	2b00      	cmp	r3, #0
 80018c0:	f000 80c4 	beq.w	8001a4c <HAL_RCC_OscConfig+0x1b4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80018c4:	69fb      	ldr	r3, [r7, #28]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d005      	beq.n	80018d6 <HAL_RCC_OscConfig+0x3e>
 80018ca:	69fb      	ldr	r3, [r7, #28]
 80018cc:	2b0c      	cmp	r3, #12
 80018ce:	d176      	bne.n	80019be <HAL_RCC_OscConfig+0x126>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80018d0:	69bb      	ldr	r3, [r7, #24]
 80018d2:	2b01      	cmp	r3, #1
 80018d4:	d173      	bne.n	80019be <HAL_RCC_OscConfig+0x126>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	6a1b      	ldr	r3, [r3, #32]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d101      	bne.n	80018e2 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 80018de:	2301      	movs	r3, #1
 80018e0:	e353      	b.n	8001f8a <HAL_RCC_OscConfig+0x6f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80018e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f003 0308 	and.w	r3, r3, #8
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d005      	beq.n	8001900 <HAL_RCC_OscConfig+0x68>
 80018f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80018fe:	e006      	b.n	800190e <HAL_RCC_OscConfig+0x76>
 8001900:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001904:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001908:	091b      	lsrs	r3, r3, #4
 800190a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800190e:	4293      	cmp	r3, r2
 8001910:	d222      	bcs.n	8001958 <HAL_RCC_OscConfig+0xc0>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001916:	4618      	mov	r0, r3
 8001918:	f000 fd5a 	bl	80023d0 <RCC_SetFlashLatencyFromMSIRange>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <HAL_RCC_OscConfig+0x8e>
          {
            return HAL_ERROR;
 8001922:	2301      	movs	r3, #1
 8001924:	e331      	b.n	8001f8a <HAL_RCC_OscConfig+0x6f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001926:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001930:	f043 0308 	orr.w	r3, r3, #8
 8001934:	6013      	str	r3, [r2, #0]
 8001936:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001944:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001948:	4313      	orrs	r3, r2
 800194a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001950:	4618      	mov	r0, r3
 8001952:	f7ff fe2b 	bl	80015ac <LL_RCC_MSI_SetCalibTrimming>
 8001956:	e021      	b.n	800199c <HAL_RCC_OscConfig+0x104>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range. */
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001958:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001962:	f043 0308 	orr.w	r3, r3, #8
 8001966:	6013      	str	r3, [r2, #0]
 8001968:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001976:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800197a:	4313      	orrs	r3, r2
 800197c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001982:	4618      	mov	r0, r3
 8001984:	f7ff fe12 	bl	80015ac <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800198c:	4618      	mov	r0, r3
 800198e:	f000 fd1f 	bl	80023d0 <RCC_SetFlashLatencyFromMSIRange>
 8001992:	4603      	mov	r3, r0
 8001994:	2b00      	cmp	r3, #0
 8001996:	d001      	beq.n	800199c <HAL_RCC_OscConfig+0x104>
          {
            return HAL_ERROR;
 8001998:	2301      	movs	r3, #1
 800199a:	e2f6      	b.n	8001f8a <HAL_RCC_OscConfig+0x6f2>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800199c:	f000 fce0 	bl	8002360 <HAL_RCC_GetHCLKFreq>
 80019a0:	4603      	mov	r3, r0
 80019a2:	4aa7      	ldr	r2, [pc, #668]	@ (8001c40 <HAL_RCC_OscConfig+0x3a8>)
 80019a4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings */
        status = HAL_InitTick(uwTickPrio);
 80019a6:	4ba7      	ldr	r3, [pc, #668]	@ (8001c44 <HAL_RCC_OscConfig+0x3ac>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	4618      	mov	r0, r3
 80019ac:	f7ff f9c4 	bl	8000d38 <HAL_InitTick>
 80019b0:	4603      	mov	r3, r0
 80019b2:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 80019b4:	7cfb      	ldrb	r3, [r7, #19]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d047      	beq.n	8001a4a <HAL_RCC_OscConfig+0x1b2>
        {
          return status;
 80019ba:	7cfb      	ldrb	r3, [r7, #19]
 80019bc:	e2e5      	b.n	8001f8a <HAL_RCC_OscConfig+0x6f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6a1b      	ldr	r3, [r3, #32]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d02c      	beq.n	8001a20 <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80019c6:	f7ff fd9e 	bl	8001506 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80019ca:	f7ff fa01 	bl	8000dd0 <HAL_GetTick>
 80019ce:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80019d0:	e008      	b.n	80019e4 <HAL_RCC_OscConfig+0x14c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80019d2:	f7ff f9fd 	bl	8000dd0 <HAL_GetTick>
 80019d6:	4602      	mov	r2, r0
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	1ad3      	subs	r3, r2, r3
 80019dc:	2b02      	cmp	r3, #2
 80019de:	d901      	bls.n	80019e4 <HAL_RCC_OscConfig+0x14c>
          {
            return HAL_TIMEOUT;
 80019e0:	2303      	movs	r3, #3
 80019e2:	e2d2      	b.n	8001f8a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() == 0U)
 80019e4:	f7ff fdab 	bl	800153e <LL_RCC_MSI_IsReady>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d0f1      	beq.n	80019d2 <HAL_RCC_OscConfig+0x13a>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range. */
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80019ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80019f8:	f043 0308 	orr.w	r3, r3, #8
 80019fc:	6013      	str	r3, [r2, #0]
 80019fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a0c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001a10:	4313      	orrs	r3, r2
 8001a12:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value. */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f7ff fdc7 	bl	80015ac <LL_RCC_MSI_SetCalibTrimming>
 8001a1e:	e015      	b.n	8001a4c <HAL_RCC_OscConfig+0x1b4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001a20:	f7ff fd7f 	bl	8001522 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001a24:	f7ff f9d4 	bl	8000dd0 <HAL_GetTick>
 8001a28:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8001a2a:	e008      	b.n	8001a3e <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a2c:	f7ff f9d0 	bl	8000dd0 <HAL_GetTick>
 8001a30:	4602      	mov	r2, r0
 8001a32:	697b      	ldr	r3, [r7, #20]
 8001a34:	1ad3      	subs	r3, r2, r3
 8001a36:	2b02      	cmp	r3, #2
 8001a38:	d901      	bls.n	8001a3e <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8001a3a:	2303      	movs	r3, #3
 8001a3c:	e2a5      	b.n	8001f8a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() != 0U)
 8001a3e:	f7ff fd7e 	bl	800153e <LL_RCC_MSI_IsReady>
 8001a42:	4603      	mov	r3, r0
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d1f1      	bne.n	8001a2c <HAL_RCC_OscConfig+0x194>
 8001a48:	e000      	b.n	8001a4c <HAL_RCC_OscConfig+0x1b4>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8001a4a:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f003 0301 	and.w	r3, r3, #1
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d058      	beq.n	8001b0a <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001a58:	69fb      	ldr	r3, [r7, #28]
 8001a5a:	2b08      	cmp	r3, #8
 8001a5c:	d005      	beq.n	8001a6a <HAL_RCC_OscConfig+0x1d2>
 8001a5e:	69fb      	ldr	r3, [r7, #28]
 8001a60:	2b0c      	cmp	r3, #12
 8001a62:	d108      	bne.n	8001a76 <HAL_RCC_OscConfig+0x1de>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001a64:	69bb      	ldr	r3, [r7, #24]
 8001a66:	2b03      	cmp	r3, #3
 8001a68:	d105      	bne.n	8001a76 <HAL_RCC_OscConfig+0x1de>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d14b      	bne.n	8001b0a <HAL_RCC_OscConfig+0x272>
      {
        return HAL_ERROR;
 8001a72:	2301      	movs	r3, #1
 8001a74:	e289      	b.n	8001f8a <HAL_RCC_OscConfig+0x6f2>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8001a76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	689b      	ldr	r3, [r3, #8]
 8001a84:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a94:	d102      	bne.n	8001a9c <HAL_RCC_OscConfig+0x204>
 8001a96:	f7ff fc86 	bl	80013a6 <LL_RCC_HSE_Enable>
 8001a9a:	e00d      	b.n	8001ab8 <HAL_RCC_OscConfig+0x220>
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8001aa4:	d104      	bne.n	8001ab0 <HAL_RCC_OscConfig+0x218>
 8001aa6:	f7ff fc51 	bl	800134c <LL_RCC_HSE_EnableTcxo>
 8001aaa:	f7ff fc7c 	bl	80013a6 <LL_RCC_HSE_Enable>
 8001aae:	e003      	b.n	8001ab8 <HAL_RCC_OscConfig+0x220>
 8001ab0:	f7ff fc87 	bl	80013c2 <LL_RCC_HSE_Disable>
 8001ab4:	f7ff fc58 	bl	8001368 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d012      	beq.n	8001ae6 <HAL_RCC_OscConfig+0x24e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ac0:	f7ff f986 	bl	8000dd0 <HAL_GetTick>
 8001ac4:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8001ac6:	e008      	b.n	8001ada <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ac8:	f7ff f982 	bl	8000dd0 <HAL_GetTick>
 8001acc:	4602      	mov	r2, r0
 8001ace:	697b      	ldr	r3, [r7, #20]
 8001ad0:	1ad3      	subs	r3, r2, r3
 8001ad2:	2b64      	cmp	r3, #100	@ 0x64
 8001ad4:	d901      	bls.n	8001ada <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 8001ad6:	2303      	movs	r3, #3
 8001ad8:	e257      	b.n	8001f8a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() == 0U)
 8001ada:	f7ff fc80 	bl	80013de <LL_RCC_HSE_IsReady>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d0f1      	beq.n	8001ac8 <HAL_RCC_OscConfig+0x230>
 8001ae4:	e011      	b.n	8001b0a <HAL_RCC_OscConfig+0x272>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ae6:	f7ff f973 	bl	8000dd0 <HAL_GetTick>
 8001aea:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8001aec:	e008      	b.n	8001b00 <HAL_RCC_OscConfig+0x268>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001aee:	f7ff f96f 	bl	8000dd0 <HAL_GetTick>
 8001af2:	4602      	mov	r2, r0
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	1ad3      	subs	r3, r2, r3
 8001af8:	2b64      	cmp	r3, #100	@ 0x64
 8001afa:	d901      	bls.n	8001b00 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8001afc:	2303      	movs	r3, #3
 8001afe:	e244      	b.n	8001f8a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() != 0U)
 8001b00:	f7ff fc6d 	bl	80013de <LL_RCC_HSE_IsReady>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d1f1      	bne.n	8001aee <HAL_RCC_OscConfig+0x256>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f003 0302 	and.w	r3, r3, #2
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d046      	beq.n	8001ba4 <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001b16:	69fb      	ldr	r3, [r7, #28]
 8001b18:	2b04      	cmp	r3, #4
 8001b1a:	d005      	beq.n	8001b28 <HAL_RCC_OscConfig+0x290>
 8001b1c:	69fb      	ldr	r3, [r7, #28]
 8001b1e:	2b0c      	cmp	r3, #12
 8001b20:	d10e      	bne.n	8001b40 <HAL_RCC_OscConfig+0x2a8>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001b22:	69bb      	ldr	r3, [r7, #24]
 8001b24:	2b02      	cmp	r3, #2
 8001b26:	d10b      	bne.n	8001b40 <HAL_RCC_OscConfig+0x2a8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	691b      	ldr	r3, [r3, #16]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d101      	bne.n	8001b34 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8001b30:	2301      	movs	r3, #1
 8001b32:	e22a      	b.n	8001f8a <HAL_RCC_OscConfig+0x6f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	695b      	ldr	r3, [r3, #20]
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f7ff fc8e 	bl	800145a <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001b3e:	e031      	b.n	8001ba4 <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	691b      	ldr	r3, [r3, #16]
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d019      	beq.n	8001b7c <HAL_RCC_OscConfig+0x2e4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b48:	f7ff fc5a 	bl	8001400 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b4c:	f7ff f940 	bl	8000dd0 <HAL_GetTick>
 8001b50:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8001b52:	e008      	b.n	8001b66 <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b54:	f7ff f93c 	bl	8000dd0 <HAL_GetTick>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	697b      	ldr	r3, [r7, #20]
 8001b5c:	1ad3      	subs	r3, r2, r3
 8001b5e:	2b02      	cmp	r3, #2
 8001b60:	d901      	bls.n	8001b66 <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 8001b62:	2303      	movs	r3, #3
 8001b64:	e211      	b.n	8001f8a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() == 0U)
 8001b66:	f7ff fc67 	bl	8001438 <LL_RCC_HSI_IsReady>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d0f1      	beq.n	8001b54 <HAL_RCC_OscConfig+0x2bc>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	695b      	ldr	r3, [r3, #20]
 8001b74:	4618      	mov	r0, r3
 8001b76:	f7ff fc70 	bl	800145a <LL_RCC_HSI_SetCalibTrimming>
 8001b7a:	e013      	b.n	8001ba4 <HAL_RCC_OscConfig+0x30c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b7c:	f7ff fc4e 	bl	800141c <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b80:	f7ff f926 	bl	8000dd0 <HAL_GetTick>
 8001b84:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8001b86:	e008      	b.n	8001b9a <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b88:	f7ff f922 	bl	8000dd0 <HAL_GetTick>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	1ad3      	subs	r3, r2, r3
 8001b92:	2b02      	cmp	r3, #2
 8001b94:	d901      	bls.n	8001b9a <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 8001b96:	2303      	movs	r3, #3
 8001b98:	e1f7      	b.n	8001f8a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() != 0U)
 8001b9a:	f7ff fc4d 	bl	8001438 <LL_RCC_HSI_IsReady>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d1f1      	bne.n	8001b88 <HAL_RCC_OscConfig+0x2f0>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f003 0308 	and.w	r3, r3, #8
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d06e      	beq.n	8001c8e <HAL_RCC_OscConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	699b      	ldr	r3, [r3, #24]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d056      	beq.n	8001c66 <HAL_RCC_OscConfig+0x3ce>
    {
      uint32_t csr_temp = RCC->CSR;
 8001bb8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001bbc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001bc0:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	69da      	ldr	r2, [r3, #28]
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	f003 0310 	and.w	r3, r3, #16
 8001bcc:	429a      	cmp	r2, r3
 8001bce:	d031      	beq.n	8001c34 <HAL_RCC_OscConfig+0x39c>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	f003 0302 	and.w	r3, r3, #2
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d006      	beq.n	8001be8 <HAL_RCC_OscConfig+0x350>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d101      	bne.n	8001be8 <HAL_RCC_OscConfig+0x350>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated */
          return HAL_ERROR;
 8001be4:	2301      	movs	r3, #1
 8001be6:	e1d0      	b.n	8001f8a <HAL_RCC_OscConfig+0x6f2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	f003 0301 	and.w	r3, r3, #1
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d013      	beq.n	8001c1a <HAL_RCC_OscConfig+0x382>
        {
          __HAL_RCC_LSI_DISABLE();
 8001bf2:	f7ff fc67 	bl	80014c4 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001bf6:	f7ff f8eb 	bl	8000dd0 <HAL_GetTick>
 8001bfa:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 8001bfc:	e008      	b.n	8001c10 <HAL_RCC_OscConfig+0x378>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bfe:	f7ff f8e7 	bl	8000dd0 <HAL_GetTick>
 8001c02:	4602      	mov	r2, r0
 8001c04:	697b      	ldr	r3, [r7, #20]
 8001c06:	1ad3      	subs	r3, r2, r3
 8001c08:	2b11      	cmp	r3, #17
 8001c0a:	d901      	bls.n	8001c10 <HAL_RCC_OscConfig+0x378>
            {
              return HAL_TIMEOUT;
 8001c0c:	2303      	movs	r3, #3
 8001c0e:	e1bc      	b.n	8001f8a <HAL_RCC_OscConfig+0x6f2>
          while (LL_RCC_LSI_IsReady() != 0U)
 8001c10:	f7ff fc68 	bl	80014e4 <LL_RCC_LSI_IsReady>
 8001c14:	4603      	mov	r3, r0
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d1f1      	bne.n	8001bfe <HAL_RCC_OscConfig+0x366>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8001c1a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c22:	f023 0210 	bic.w	r2, r3, #16
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	69db      	ldr	r3, [r3, #28]
 8001c2a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c34:	f7ff fc36 	bl	80014a4 <LL_RCC_LSI_Enable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c38:	f7ff f8ca 	bl	8000dd0 <HAL_GetTick>
 8001c3c:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8001c3e:	e00c      	b.n	8001c5a <HAL_RCC_OscConfig+0x3c2>
 8001c40:	20000000 	.word	0x20000000
 8001c44:	20000004 	.word	0x20000004
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c48:	f7ff f8c2 	bl	8000dd0 <HAL_GetTick>
 8001c4c:	4602      	mov	r2, r0
 8001c4e:	697b      	ldr	r3, [r7, #20]
 8001c50:	1ad3      	subs	r3, r2, r3
 8001c52:	2b11      	cmp	r3, #17
 8001c54:	d901      	bls.n	8001c5a <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8001c56:	2303      	movs	r3, #3
 8001c58:	e197      	b.n	8001f8a <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() == 0U)
 8001c5a:	f7ff fc43 	bl	80014e4 <LL_RCC_LSI_IsReady>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d0f1      	beq.n	8001c48 <HAL_RCC_OscConfig+0x3b0>
 8001c64:	e013      	b.n	8001c8e <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c66:	f7ff fc2d 	bl	80014c4 <LL_RCC_LSI_Disable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c6a:	f7ff f8b1 	bl	8000dd0 <HAL_GetTick>
 8001c6e:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8001c70:	e008      	b.n	8001c84 <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c72:	f7ff f8ad 	bl	8000dd0 <HAL_GetTick>
 8001c76:	4602      	mov	r2, r0
 8001c78:	697b      	ldr	r3, [r7, #20]
 8001c7a:	1ad3      	subs	r3, r2, r3
 8001c7c:	2b11      	cmp	r3, #17
 8001c7e:	d901      	bls.n	8001c84 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8001c80:	2303      	movs	r3, #3
 8001c82:	e182      	b.n	8001f8a <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() != 0U)
 8001c84:	f7ff fc2e 	bl	80014e4 <LL_RCC_LSI_IsReady>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d1f1      	bne.n	8001c72 <HAL_RCC_OscConfig+0x3da>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f003 0304 	and.w	r3, r3, #4
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	f000 80d8 	beq.w	8001e4c <HAL_RCC_OscConfig+0x5b4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001c9c:	f7ff fb44 	bl	8001328 <LL_PWR_IsEnabledBkUpAccess>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d113      	bne.n	8001cce <HAL_RCC_OscConfig+0x436>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8001ca6:	f7ff fb0d 	bl	80012c4 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001caa:	f7ff f891 	bl	8000dd0 <HAL_GetTick>
 8001cae:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001cb0:	e008      	b.n	8001cc4 <HAL_RCC_OscConfig+0x42c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cb2:	f7ff f88d 	bl	8000dd0 <HAL_GetTick>
 8001cb6:	4602      	mov	r2, r0
 8001cb8:	697b      	ldr	r3, [r7, #20]
 8001cba:	1ad3      	subs	r3, r2, r3
 8001cbc:	2b02      	cmp	r3, #2
 8001cbe:	d901      	bls.n	8001cc4 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 8001cc0:	2303      	movs	r3, #3
 8001cc2:	e162      	b.n	8001f8a <HAL_RCC_OscConfig+0x6f2>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001cc4:	f7ff fb30 	bl	8001328 <LL_PWR_IsEnabledBkUpAccess>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d0f1      	beq.n	8001cb2 <HAL_RCC_OscConfig+0x41a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	68db      	ldr	r3, [r3, #12]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d07b      	beq.n	8001dce <HAL_RCC_OscConfig+0x536>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	68db      	ldr	r3, [r3, #12]
 8001cda:	2b85      	cmp	r3, #133	@ 0x85
 8001cdc:	d003      	beq.n	8001ce6 <HAL_RCC_OscConfig+0x44e>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	68db      	ldr	r3, [r3, #12]
 8001ce2:	2b05      	cmp	r3, #5
 8001ce4:	d109      	bne.n	8001cfa <HAL_RCC_OscConfig+0x462>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001ce6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001cea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001cf2:	f043 0304 	orr.w	r3, r3, #4
 8001cf6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cfa:	f7ff f869 	bl	8000dd0 <HAL_GetTick>
 8001cfe:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001d00:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d08:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001d0c:	f043 0301 	orr.w	r3, r3, #1
 8001d10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8001d14:	e00a      	b.n	8001d2c <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d16:	f7ff f85b 	bl	8000dd0 <HAL_GetTick>
 8001d1a:	4602      	mov	r2, r0
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	1ad3      	subs	r3, r2, r3
 8001d20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d901      	bls.n	8001d2c <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 8001d28:	2303      	movs	r3, #3
 8001d2a:	e12e      	b.n	8001f8a <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() == 0U)
 8001d2c:	f7ff fba9 	bl	8001482 <LL_RCC_LSE_IsReady>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d0ef      	beq.n	8001d16 <HAL_RCC_OscConfig+0x47e>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	68db      	ldr	r3, [r3, #12]
 8001d3a:	2b81      	cmp	r3, #129	@ 0x81
 8001d3c:	d003      	beq.n	8001d46 <HAL_RCC_OscConfig+0x4ae>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	68db      	ldr	r3, [r3, #12]
 8001d42:	2b85      	cmp	r3, #133	@ 0x85
 8001d44:	d121      	bne.n	8001d8a <HAL_RCC_OscConfig+0x4f2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d46:	f7ff f843 	bl	8000dd0 <HAL_GetTick>
 8001d4a:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001d4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d54:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001d58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001d60:	e00a      	b.n	8001d78 <HAL_RCC_OscConfig+0x4e0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d62:	f7ff f835 	bl	8000dd0 <HAL_GetTick>
 8001d66:	4602      	mov	r2, r0
 8001d68:	697b      	ldr	r3, [r7, #20]
 8001d6a:	1ad3      	subs	r3, r2, r3
 8001d6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d70:	4293      	cmp	r3, r2
 8001d72:	d901      	bls.n	8001d78 <HAL_RCC_OscConfig+0x4e0>
          {
            return HAL_TIMEOUT;
 8001d74:	2303      	movs	r3, #3
 8001d76:	e108      	b.n	8001f8a <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001d78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d80:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d0ec      	beq.n	8001d62 <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8001d88:	e060      	b.n	8001e4c <HAL_RCC_OscConfig+0x5b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d8a:	f7ff f821 	bl	8000dd0 <HAL_GetTick>
 8001d8e:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001d90:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d98:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001d9c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001da0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001da4:	e00a      	b.n	8001dbc <HAL_RCC_OscConfig+0x524>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001da6:	f7ff f813 	bl	8000dd0 <HAL_GetTick>
 8001daa:	4602      	mov	r2, r0
 8001dac:	697b      	ldr	r3, [r7, #20]
 8001dae:	1ad3      	subs	r3, r2, r3
 8001db0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d901      	bls.n	8001dbc <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 8001db8:	2303      	movs	r3, #3
 8001dba:	e0e6      	b.n	8001f8a <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001dbc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001dc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001dc4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d1ec      	bne.n	8001da6 <HAL_RCC_OscConfig+0x50e>
 8001dcc:	e03e      	b.n	8001e4c <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dce:	f7fe ffff 	bl	8000dd0 <HAL_GetTick>
 8001dd2:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001dd4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001dd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ddc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001de0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001de4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001de8:	e00a      	b.n	8001e00 <HAL_RCC_OscConfig+0x568>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dea:	f7fe fff1 	bl	8000dd0 <HAL_GetTick>
 8001dee:	4602      	mov	r2, r0
 8001df0:	697b      	ldr	r3, [r7, #20]
 8001df2:	1ad3      	subs	r3, r2, r3
 8001df4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d901      	bls.n	8001e00 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8001dfc:	2303      	movs	r3, #3
 8001dfe:	e0c4      	b.n	8001f8a <HAL_RCC_OscConfig+0x6f2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001e00:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e08:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d1ec      	bne.n	8001dea <HAL_RCC_OscConfig+0x552>
        }
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e10:	f7fe ffde 	bl	8000dd0 <HAL_GetTick>
 8001e14:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001e16:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e1e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001e22:	f023 0301 	bic.w	r3, r3, #1
 8001e26:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8001e2a:	e00a      	b.n	8001e42 <HAL_RCC_OscConfig+0x5aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e2c:	f7fe ffd0 	bl	8000dd0 <HAL_GetTick>
 8001e30:	4602      	mov	r2, r0
 8001e32:	697b      	ldr	r3, [r7, #20]
 8001e34:	1ad3      	subs	r3, r2, r3
 8001e36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d901      	bls.n	8001e42 <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 8001e3e:	2303      	movs	r3, #3
 8001e40:	e0a3      	b.n	8001f8a <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() != 0U)
 8001e42:	f7ff fb1e 	bl	8001482 <LL_RCC_LSE_IsReady>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d1ef      	bne.n	8001e2c <HAL_RCC_OscConfig+0x594>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	f000 8099 	beq.w	8001f88 <HAL_RCC_OscConfig+0x6f0>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e56:	69fb      	ldr	r3, [r7, #28]
 8001e58:	2b0c      	cmp	r3, #12
 8001e5a:	d06c      	beq.n	8001f36 <HAL_RCC_OscConfig+0x69e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e60:	2b02      	cmp	r3, #2
 8001e62:	d14b      	bne.n	8001efc <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e64:	f7ff fc74 	bl	8001750 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e68:	f7fe ffb2 	bl	8000dd0 <HAL_GetTick>
 8001e6c:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8001e6e:	e008      	b.n	8001e82 <HAL_RCC_OscConfig+0x5ea>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e70:	f7fe ffae 	bl	8000dd0 <HAL_GetTick>
 8001e74:	4602      	mov	r2, r0
 8001e76:	697b      	ldr	r3, [r7, #20]
 8001e78:	1ad3      	subs	r3, r2, r3
 8001e7a:	2b0a      	cmp	r3, #10
 8001e7c:	d901      	bls.n	8001e82 <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 8001e7e:	2303      	movs	r3, #3
 8001e80:	e083      	b.n	8001f8a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8001e82:	f7ff fc73 	bl	800176c <LL_RCC_PLL_IsReady>
 8001e86:	4603      	mov	r3, r0
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d1f1      	bne.n	8001e70 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e8c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e90:	68da      	ldr	r2, [r3, #12]
 8001e92:	4b40      	ldr	r3, [pc, #256]	@ (8001f94 <HAL_RCC_OscConfig+0x6fc>)
 8001e94:	4013      	ands	r3, r2
 8001e96:	687a      	ldr	r2, [r7, #4]
 8001e98:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8001e9a:	687a      	ldr	r2, [r7, #4]
 8001e9c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001e9e:	4311      	orrs	r1, r2
 8001ea0:	687a      	ldr	r2, [r7, #4]
 8001ea2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001ea4:	0212      	lsls	r2, r2, #8
 8001ea6:	4311      	orrs	r1, r2
 8001ea8:	687a      	ldr	r2, [r7, #4]
 8001eaa:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001eac:	4311      	orrs	r1, r2
 8001eae:	687a      	ldr	r2, [r7, #4]
 8001eb0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001eb2:	4311      	orrs	r1, r2
 8001eb4:	687a      	ldr	r2, [r7, #4]
 8001eb6:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001eb8:	430a      	orrs	r2, r1
 8001eba:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ec2:	f7ff fc37 	bl	8001734 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001ec6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001eca:	68db      	ldr	r3, [r3, #12]
 8001ecc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001ed0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ed4:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ed6:	f7fe ff7b 	bl	8000dd0 <HAL_GetTick>
 8001eda:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8001edc:	e008      	b.n	8001ef0 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ede:	f7fe ff77 	bl	8000dd0 <HAL_GetTick>
 8001ee2:	4602      	mov	r2, r0
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	1ad3      	subs	r3, r2, r3
 8001ee8:	2b0a      	cmp	r3, #10
 8001eea:	d901      	bls.n	8001ef0 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 8001eec:	2303      	movs	r3, #3
 8001eee:	e04c      	b.n	8001f8a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() == 0U)
 8001ef0:	f7ff fc3c 	bl	800176c <LL_RCC_PLL_IsReady>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d0f1      	beq.n	8001ede <HAL_RCC_OscConfig+0x646>
 8001efa:	e045      	b.n	8001f88 <HAL_RCC_OscConfig+0x6f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001efc:	f7ff fc28 	bl	8001750 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f00:	f7fe ff66 	bl	8000dd0 <HAL_GetTick>
 8001f04:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8001f06:	e008      	b.n	8001f1a <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f08:	f7fe ff62 	bl	8000dd0 <HAL_GetTick>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	697b      	ldr	r3, [r7, #20]
 8001f10:	1ad3      	subs	r3, r2, r3
 8001f12:	2b0a      	cmp	r3, #10
 8001f14:	d901      	bls.n	8001f1a <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8001f16:	2303      	movs	r3, #3
 8001f18:	e037      	b.n	8001f8a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8001f1a:	f7ff fc27 	bl	800176c <LL_RCC_PLL_IsReady>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d1f1      	bne.n	8001f08 <HAL_RCC_OscConfig+0x670>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8001f24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f28:	68da      	ldr	r2, [r3, #12]
 8001f2a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001f2e:	4b1a      	ldr	r3, [pc, #104]	@ (8001f98 <HAL_RCC_OscConfig+0x700>)
 8001f30:	4013      	ands	r3, r2
 8001f32:	60cb      	str	r3, [r1, #12]
 8001f34:	e028      	b.n	8001f88 <HAL_RCC_OscConfig+0x6f0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f3a:	2b01      	cmp	r3, #1
 8001f3c:	d101      	bne.n	8001f42 <HAL_RCC_OscConfig+0x6aa>
      {
        return HAL_ERROR;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	e023      	b.n	8001f8a <HAL_RCC_OscConfig+0x6f2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001f42:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f46:	68db      	ldr	r3, [r3, #12]
 8001f48:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8001f4a:	69bb      	ldr	r3, [r7, #24]
 8001f4c:	f003 0203 	and.w	r2, r3, #3
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f54:	429a      	cmp	r2, r3
 8001f56:	d115      	bne.n	8001f84 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8001f58:	69bb      	ldr	r3, [r7, #24]
 8001f5a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f62:	429a      	cmp	r2, r3
 8001f64:	d10e      	bne.n	8001f84 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8001f66:	69bb      	ldr	r3, [r7, #24]
 8001f68:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f70:	021b      	lsls	r3, r3, #8
 8001f72:	429a      	cmp	r2, r3
 8001f74:	d106      	bne.n	8001f84 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8001f76:	69bb      	ldr	r3, [r7, #24]
 8001f78:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f80:	429a      	cmp	r2, r3
 8001f82:	d001      	beq.n	8001f88 <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_ERROR;
 8001f84:	2301      	movs	r3, #1
 8001f86:	e000      	b.n	8001f8a <HAL_RCC_OscConfig+0x6f2>
        }
      }
    }
  }
  return HAL_OK;
 8001f88:	2300      	movs	r3, #0
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3720      	adds	r7, #32
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	11c1808c 	.word	0x11c1808c
 8001f98:	eefefffc 	.word	0xeefefffc

08001f9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b084      	sub	sp, #16
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
 8001fa4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d101      	bne.n	8001fb0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001fac:	2301      	movs	r3, #1
 8001fae:	e12c      	b.n	800220a <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001fb0:	4b98      	ldr	r3, [pc, #608]	@ (8002214 <HAL_RCC_ClockConfig+0x278>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f003 0307 	and.w	r3, r3, #7
 8001fb8:	683a      	ldr	r2, [r7, #0]
 8001fba:	429a      	cmp	r2, r3
 8001fbc:	d91b      	bls.n	8001ff6 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fbe:	4b95      	ldr	r3, [pc, #596]	@ (8002214 <HAL_RCC_ClockConfig+0x278>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f023 0207 	bic.w	r2, r3, #7
 8001fc6:	4993      	ldr	r1, [pc, #588]	@ (8002214 <HAL_RCC_ClockConfig+0x278>)
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001fce:	f7fe feff 	bl	8000dd0 <HAL_GetTick>
 8001fd2:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fd4:	e008      	b.n	8001fe8 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8001fd6:	f7fe fefb 	bl	8000dd0 <HAL_GetTick>
 8001fda:	4602      	mov	r2, r0
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	1ad3      	subs	r3, r2, r3
 8001fe0:	2b02      	cmp	r3, #2
 8001fe2:	d901      	bls.n	8001fe8 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8001fe4:	2303      	movs	r3, #3
 8001fe6:	e110      	b.n	800220a <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fe8:	4b8a      	ldr	r3, [pc, #552]	@ (8002214 <HAL_RCC_ClockConfig+0x278>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f003 0307 	and.w	r3, r3, #7
 8001ff0:	683a      	ldr	r2, [r7, #0]
 8001ff2:	429a      	cmp	r2, r3
 8001ff4:	d1ef      	bne.n	8001fd6 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f003 0302 	and.w	r3, r3, #2
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d016      	beq.n	8002030 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	689b      	ldr	r3, [r3, #8]
 8002006:	4618      	mov	r0, r3
 8002008:	f7ff fb02 	bl	8001610 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800200c:	f7fe fee0 	bl	8000dd0 <HAL_GetTick>
 8002010:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002012:	e008      	b.n	8002026 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002014:	f7fe fedc 	bl	8000dd0 <HAL_GetTick>
 8002018:	4602      	mov	r2, r0
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	1ad3      	subs	r3, r2, r3
 800201e:	2b02      	cmp	r3, #2
 8002020:	d901      	bls.n	8002026 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8002022:	2303      	movs	r3, #3
 8002024:	e0f1      	b.n	800220a <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002026:	f7ff fbdf 	bl	80017e8 <LL_RCC_IsActiveFlag_HPRE>
 800202a:	4603      	mov	r3, r0
 800202c:	2b00      	cmp	r3, #0
 800202e:	d0f1      	beq.n	8002014 <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f003 0320 	and.w	r3, r3, #32
 8002038:	2b00      	cmp	r3, #0
 800203a:	d016      	beq.n	800206a <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	695b      	ldr	r3, [r3, #20]
 8002040:	4618      	mov	r0, r3
 8002042:	f7ff faf8 	bl	8001636 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002046:	f7fe fec3 	bl	8000dd0 <HAL_GetTick>
 800204a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800204c:	e008      	b.n	8002060 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800204e:	f7fe febf 	bl	8000dd0 <HAL_GetTick>
 8002052:	4602      	mov	r2, r0
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	1ad3      	subs	r3, r2, r3
 8002058:	2b02      	cmp	r3, #2
 800205a:	d901      	bls.n	8002060 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 800205c:	2303      	movs	r3, #3
 800205e:	e0d4      	b.n	800220a <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002060:	f7ff fbd3 	bl	800180a <LL_RCC_IsActiveFlag_C2HPRE>
 8002064:	4603      	mov	r3, r0
 8002066:	2b00      	cmp	r3, #0
 8002068:	d0f1      	beq.n	800204e <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002072:	2b00      	cmp	r3, #0
 8002074:	d016      	beq.n	80020a4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	699b      	ldr	r3, [r3, #24]
 800207a:	4618      	mov	r0, r3
 800207c:	f7ff faf0 	bl	8001660 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002080:	f7fe fea6 	bl	8000dd0 <HAL_GetTick>
 8002084:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002086:	e008      	b.n	800209a <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002088:	f7fe fea2 	bl	8000dd0 <HAL_GetTick>
 800208c:	4602      	mov	r2, r0
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	1ad3      	subs	r3, r2, r3
 8002092:	2b02      	cmp	r3, #2
 8002094:	d901      	bls.n	800209a <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8002096:	2303      	movs	r3, #3
 8002098:	e0b7      	b.n	800220a <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800209a:	f7ff fbc8 	bl	800182e <LL_RCC_IsActiveFlag_SHDHPRE>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d0f1      	beq.n	8002088 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f003 0304 	and.w	r3, r3, #4
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d016      	beq.n	80020de <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	68db      	ldr	r3, [r3, #12]
 80020b4:	4618      	mov	r0, r3
 80020b6:	f7ff fae9 	bl	800168c <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80020ba:	f7fe fe89 	bl	8000dd0 <HAL_GetTick>
 80020be:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80020c0:	e008      	b.n	80020d4 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80020c2:	f7fe fe85 	bl	8000dd0 <HAL_GetTick>
 80020c6:	4602      	mov	r2, r0
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	1ad3      	subs	r3, r2, r3
 80020cc:	2b02      	cmp	r3, #2
 80020ce:	d901      	bls.n	80020d4 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 80020d0:	2303      	movs	r3, #3
 80020d2:	e09a      	b.n	800220a <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80020d4:	f7ff fbbd 	bl	8001852 <LL_RCC_IsActiveFlag_PPRE1>
 80020d8:	4603      	mov	r3, r0
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d0f1      	beq.n	80020c2 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f003 0308 	and.w	r3, r3, #8
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d017      	beq.n	800211a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	691b      	ldr	r3, [r3, #16]
 80020ee:	00db      	lsls	r3, r3, #3
 80020f0:	4618      	mov	r0, r3
 80020f2:	f7ff fade 	bl	80016b2 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80020f6:	f7fe fe6b 	bl	8000dd0 <HAL_GetTick>
 80020fa:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80020fc:	e008      	b.n	8002110 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80020fe:	f7fe fe67 	bl	8000dd0 <HAL_GetTick>
 8002102:	4602      	mov	r2, r0
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	1ad3      	subs	r3, r2, r3
 8002108:	2b02      	cmp	r3, #2
 800210a:	d901      	bls.n	8002110 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800210c:	2303      	movs	r3, #3
 800210e:	e07c      	b.n	800220a <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8002110:	f7ff fbb0 	bl	8001874 <LL_RCC_IsActiveFlag_PPRE2>
 8002114:	4603      	mov	r3, r0
 8002116:	2b00      	cmp	r3, #0
 8002118:	d0f1      	beq.n	80020fe <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f003 0301 	and.w	r3, r3, #1
 8002122:	2b00      	cmp	r3, #0
 8002124:	d043      	beq.n	80021ae <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	2b02      	cmp	r3, #2
 800212c:	d106      	bne.n	800213c <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800212e:	f7ff f956 	bl	80013de <LL_RCC_HSE_IsReady>
 8002132:	4603      	mov	r3, r0
 8002134:	2b00      	cmp	r3, #0
 8002136:	d11e      	bne.n	8002176 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002138:	2301      	movs	r3, #1
 800213a:	e066      	b.n	800220a <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	2b03      	cmp	r3, #3
 8002142:	d106      	bne.n	8002152 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8002144:	f7ff fb12 	bl	800176c <LL_RCC_PLL_IsReady>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d113      	bne.n	8002176 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800214e:	2301      	movs	r3, #1
 8002150:	e05b      	b.n	800220a <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d106      	bne.n	8002168 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800215a:	f7ff f9f0 	bl	800153e <LL_RCC_MSI_IsReady>
 800215e:	4603      	mov	r3, r0
 8002160:	2b00      	cmp	r3, #0
 8002162:	d108      	bne.n	8002176 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002164:	2301      	movs	r3, #1
 8002166:	e050      	b.n	800220a <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8002168:	f7ff f966 	bl	8001438 <LL_RCC_HSI_IsReady>
 800216c:	4603      	mov	r3, r0
 800216e:	2b00      	cmp	r3, #0
 8002170:	d101      	bne.n	8002176 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002172:	2301      	movs	r3, #1
 8002174:	e049      	b.n	800220a <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	4618      	mov	r0, r3
 800217c:	f7ff fa2a 	bl	80015d4 <LL_RCC_SetSysClkSource>

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002180:	f7fe fe26 	bl	8000dd0 <HAL_GetTick>
 8002184:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002186:	e00a      	b.n	800219e <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002188:	f7fe fe22 	bl	8000dd0 <HAL_GetTick>
 800218c:	4602      	mov	r2, r0
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	1ad3      	subs	r3, r2, r3
 8002192:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002196:	4293      	cmp	r3, r2
 8002198:	d901      	bls.n	800219e <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800219a:	2303      	movs	r3, #3
 800219c:	e035      	b.n	800220a <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800219e:	f7ff fa2c 	bl	80015fa <LL_RCC_GetSysClkSource>
 80021a2:	4602      	mov	r2, r0
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	009b      	lsls	r3, r3, #2
 80021aa:	429a      	cmp	r2, r3
 80021ac:	d1ec      	bne.n	8002188 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80021ae:	4b19      	ldr	r3, [pc, #100]	@ (8002214 <HAL_RCC_ClockConfig+0x278>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f003 0307 	and.w	r3, r3, #7
 80021b6:	683a      	ldr	r2, [r7, #0]
 80021b8:	429a      	cmp	r2, r3
 80021ba:	d21b      	bcs.n	80021f4 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021bc:	4b15      	ldr	r3, [pc, #84]	@ (8002214 <HAL_RCC_ClockConfig+0x278>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f023 0207 	bic.w	r2, r3, #7
 80021c4:	4913      	ldr	r1, [pc, #76]	@ (8002214 <HAL_RCC_ClockConfig+0x278>)
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	4313      	orrs	r3, r2
 80021ca:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80021cc:	f7fe fe00 	bl	8000dd0 <HAL_GetTick>
 80021d0:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021d2:	e008      	b.n	80021e6 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80021d4:	f7fe fdfc 	bl	8000dd0 <HAL_GetTick>
 80021d8:	4602      	mov	r2, r0
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	1ad3      	subs	r3, r2, r3
 80021de:	2b02      	cmp	r3, #2
 80021e0:	d901      	bls.n	80021e6 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 80021e2:	2303      	movs	r3, #3
 80021e4:	e011      	b.n	800220a <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002214 <HAL_RCC_ClockConfig+0x278>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f003 0307 	and.w	r3, r3, #7
 80021ee:	683a      	ldr	r2, [r7, #0]
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d1ef      	bne.n	80021d4 <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80021f4:	f000 f8b4 	bl	8002360 <HAL_RCC_GetHCLKFreq>
 80021f8:	4603      	mov	r3, r0
 80021fa:	4a07      	ldr	r2, [pc, #28]	@ (8002218 <HAL_RCC_ClockConfig+0x27c>)
 80021fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  return HAL_InitTick(uwTickPrio);
 80021fe:	4b07      	ldr	r3, [pc, #28]	@ (800221c <HAL_RCC_ClockConfig+0x280>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4618      	mov	r0, r3
 8002204:	f7fe fd98 	bl	8000d38 <HAL_InitTick>
 8002208:	4603      	mov	r3, r0
}
 800220a:	4618      	mov	r0, r3
 800220c:	3710      	adds	r7, #16
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	58004000 	.word	0x58004000
 8002218:	20000000 	.word	0x20000000
 800221c:	20000004 	.word	0x20000004

08002220 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002220:	b590      	push	{r4, r7, lr}
 8002222:	b087      	sub	sp, #28
 8002224:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8002226:	2300      	movs	r3, #0
 8002228:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 800222a:	2300      	movs	r3, #0
 800222c:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800222e:	f7ff f9e4 	bl	80015fa <LL_RCC_GetSysClkSource>
 8002232:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002234:	f7ff facd 	bl	80017d2 <LL_RCC_PLL_GetMainSource>
 8002238:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800223a:	68bb      	ldr	r3, [r7, #8]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d005      	beq.n	800224c <HAL_RCC_GetSysClockFreq+0x2c>
 8002240:	68bb      	ldr	r3, [r7, #8]
 8002242:	2b0c      	cmp	r3, #12
 8002244:	d139      	bne.n	80022ba <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2b01      	cmp	r3, #1
 800224a:	d136      	bne.n	80022ba <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /* Retrieve MSI frequency range in Hz */
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 800224c:	f7ff f987 	bl	800155e <LL_RCC_MSI_IsEnabledRangeSelect>
 8002250:	4603      	mov	r3, r0
 8002252:	2b00      	cmp	r3, #0
 8002254:	d115      	bne.n	8002282 <HAL_RCC_GetSysClockFreq+0x62>
 8002256:	f7ff f982 	bl	800155e <LL_RCC_MSI_IsEnabledRangeSelect>
 800225a:	4603      	mov	r3, r0
 800225c:	2b01      	cmp	r3, #1
 800225e:	d106      	bne.n	800226e <HAL_RCC_GetSysClockFreq+0x4e>
 8002260:	f7ff f98d 	bl	800157e <LL_RCC_MSI_GetRange>
 8002264:	4603      	mov	r3, r0
 8002266:	0a1b      	lsrs	r3, r3, #8
 8002268:	f003 030f 	and.w	r3, r3, #15
 800226c:	e005      	b.n	800227a <HAL_RCC_GetSysClockFreq+0x5a>
 800226e:	f7ff f991 	bl	8001594 <LL_RCC_MSI_GetRangeAfterStandby>
 8002272:	4603      	mov	r3, r0
 8002274:	0a1b      	lsrs	r3, r3, #8
 8002276:	f003 030f 	and.w	r3, r3, #15
 800227a:	4a36      	ldr	r2, [pc, #216]	@ (8002354 <HAL_RCC_GetSysClockFreq+0x134>)
 800227c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002280:	e014      	b.n	80022ac <HAL_RCC_GetSysClockFreq+0x8c>
 8002282:	f7ff f96c 	bl	800155e <LL_RCC_MSI_IsEnabledRangeSelect>
 8002286:	4603      	mov	r3, r0
 8002288:	2b01      	cmp	r3, #1
 800228a:	d106      	bne.n	800229a <HAL_RCC_GetSysClockFreq+0x7a>
 800228c:	f7ff f977 	bl	800157e <LL_RCC_MSI_GetRange>
 8002290:	4603      	mov	r3, r0
 8002292:	091b      	lsrs	r3, r3, #4
 8002294:	f003 030f 	and.w	r3, r3, #15
 8002298:	e005      	b.n	80022a6 <HAL_RCC_GetSysClockFreq+0x86>
 800229a:	f7ff f97b 	bl	8001594 <LL_RCC_MSI_GetRangeAfterStandby>
 800229e:	4603      	mov	r3, r0
 80022a0:	091b      	lsrs	r3, r3, #4
 80022a2:	f003 030f 	and.w	r3, r3, #15
 80022a6:	4a2b      	ldr	r2, [pc, #172]	@ (8002354 <HAL_RCC_GetSysClockFreq+0x134>)
 80022a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022ac:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80022ae:	68bb      	ldr	r3, [r7, #8]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d115      	bne.n	80022e0 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 80022b4:	693b      	ldr	r3, [r7, #16]
 80022b6:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80022b8:	e012      	b.n	80022e0 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80022ba:	68bb      	ldr	r3, [r7, #8]
 80022bc:	2b04      	cmp	r3, #4
 80022be:	d102      	bne.n	80022c6 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80022c0:	4b25      	ldr	r3, [pc, #148]	@ (8002358 <HAL_RCC_GetSysClockFreq+0x138>)
 80022c2:	617b      	str	r3, [r7, #20]
 80022c4:	e00c      	b.n	80022e0 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80022c6:	68bb      	ldr	r3, [r7, #8]
 80022c8:	2b08      	cmp	r3, #8
 80022ca:	d109      	bne.n	80022e0 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80022cc:	f7ff f85a 	bl	8001384 <LL_RCC_HSE_IsEnabledDiv2>
 80022d0:	4603      	mov	r3, r0
 80022d2:	2b01      	cmp	r3, #1
 80022d4:	d102      	bne.n	80022dc <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 80022d6:	4b20      	ldr	r3, [pc, #128]	@ (8002358 <HAL_RCC_GetSysClockFreq+0x138>)
 80022d8:	617b      	str	r3, [r7, #20]
 80022da:	e001      	b.n	80022e0 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 80022dc:	4b1f      	ldr	r3, [pc, #124]	@ (800235c <HAL_RCC_GetSysClockFreq+0x13c>)
 80022de:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022e0:	f7ff f98b 	bl	80015fa <LL_RCC_GetSysClkSource>
 80022e4:	4603      	mov	r3, r0
 80022e6:	2b0c      	cmp	r3, #12
 80022e8:	d12f      	bne.n	800234a <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 80022ea:	f7ff fa72 	bl	80017d2 <LL_RCC_PLL_GetMainSource>
 80022ee:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2b02      	cmp	r3, #2
 80022f4:	d003      	beq.n	80022fe <HAL_RCC_GetSysClockFreq+0xde>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2b03      	cmp	r3, #3
 80022fa:	d003      	beq.n	8002304 <HAL_RCC_GetSysClockFreq+0xe4>
 80022fc:	e00d      	b.n	800231a <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 80022fe:	4b16      	ldr	r3, [pc, #88]	@ (8002358 <HAL_RCC_GetSysClockFreq+0x138>)
 8002300:	60fb      	str	r3, [r7, #12]
        break;
 8002302:	e00d      	b.n	8002320 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002304:	f7ff f83e 	bl	8001384 <LL_RCC_HSE_IsEnabledDiv2>
 8002308:	4603      	mov	r3, r0
 800230a:	2b01      	cmp	r3, #1
 800230c:	d102      	bne.n	8002314 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800230e:	4b12      	ldr	r3, [pc, #72]	@ (8002358 <HAL_RCC_GetSysClockFreq+0x138>)
 8002310:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8002312:	e005      	b.n	8002320 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8002314:	4b11      	ldr	r3, [pc, #68]	@ (800235c <HAL_RCC_GetSysClockFreq+0x13c>)
 8002316:	60fb      	str	r3, [r7, #12]
        break;
 8002318:	e002      	b.n	8002320 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	60fb      	str	r3, [r7, #12]
        break;
 800231e:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8002320:	f7ff fa35 	bl	800178e <LL_RCC_PLL_GetN>
 8002324:	4602      	mov	r2, r0
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	fb03 f402 	mul.w	r4, r3, r2
 800232c:	f7ff fa46 	bl	80017bc <LL_RCC_PLL_GetDivider>
 8002330:	4603      	mov	r3, r0
 8002332:	091b      	lsrs	r3, r3, #4
 8002334:	3301      	adds	r3, #1
 8002336:	fbb4 f4f3 	udiv	r4, r4, r3
 800233a:	f7ff fa34 	bl	80017a6 <LL_RCC_PLL_GetR>
 800233e:	4603      	mov	r3, r0
 8002340:	0f5b      	lsrs	r3, r3, #29
 8002342:	3301      	adds	r3, #1
 8002344:	fbb4 f3f3 	udiv	r3, r4, r3
 8002348:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 800234a:	697b      	ldr	r3, [r7, #20]
}
 800234c:	4618      	mov	r0, r3
 800234e:	371c      	adds	r7, #28
 8002350:	46bd      	mov	sp, r7
 8002352:	bd90      	pop	{r4, r7, pc}
 8002354:	0800455c 	.word	0x0800455c
 8002358:	00f42400 	.word	0x00f42400
 800235c:	01e84800 	.word	0x01e84800

08002360 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002360:	b598      	push	{r3, r4, r7, lr}
 8002362:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8002364:	f7ff ff5c 	bl	8002220 <HAL_RCC_GetSysClockFreq>
 8002368:	4604      	mov	r4, r0
 800236a:	f7ff f9b5 	bl	80016d8 <LL_RCC_GetAHBPrescaler>
 800236e:	4603      	mov	r3, r0
 8002370:	091b      	lsrs	r3, r3, #4
 8002372:	f003 030f 	and.w	r3, r3, #15
 8002376:	4a03      	ldr	r2, [pc, #12]	@ (8002384 <HAL_RCC_GetHCLKFreq+0x24>)
 8002378:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800237c:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8002380:	4618      	mov	r0, r3
 8002382:	bd98      	pop	{r3, r4, r7, pc}
 8002384:	080044fc 	.word	0x080044fc

08002388 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002388:	b598      	push	{r3, r4, r7, lr}
 800238a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800238c:	f7ff ffe8 	bl	8002360 <HAL_RCC_GetHCLKFreq>
 8002390:	4604      	mov	r4, r0
 8002392:	f7ff f9b9 	bl	8001708 <LL_RCC_GetAPB1Prescaler>
 8002396:	4603      	mov	r3, r0
 8002398:	0a1b      	lsrs	r3, r3, #8
 800239a:	4a03      	ldr	r2, [pc, #12]	@ (80023a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 800239c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023a0:	fa24 f303 	lsr.w	r3, r4, r3
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	bd98      	pop	{r3, r4, r7, pc}
 80023a8:	0800453c 	.word	0x0800453c

080023ac <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80023ac:	b598      	push	{r3, r4, r7, lr}
 80023ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 80023b0:	f7ff ffd6 	bl	8002360 <HAL_RCC_GetHCLKFreq>
 80023b4:	4604      	mov	r4, r0
 80023b6:	f7ff f9b2 	bl	800171e <LL_RCC_GetAPB2Prescaler>
 80023ba:	4603      	mov	r3, r0
 80023bc:	0adb      	lsrs	r3, r3, #11
 80023be:	4a03      	ldr	r2, [pc, #12]	@ (80023cc <HAL_RCC_GetPCLK2Freq+0x20>)
 80023c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023c4:	fa24 f303 	lsr.w	r3, r4, r3
}
 80023c8:	4618      	mov	r0, r3
 80023ca:	bd98      	pop	{r3, r4, r7, pc}
 80023cc:	0800453c 	.word	0x0800453c

080023d0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 80023d0:	b590      	push	{r4, r7, lr}
 80023d2:	b085      	sub	sp, #20
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	091b      	lsrs	r3, r3, #4
 80023dc:	f003 030f 	and.w	r3, r3, #15
 80023e0:	4a10      	ldr	r2, [pc, #64]	@ (8002424 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 80023e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023e6:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 80023e8:	f7ff f981 	bl	80016ee <LL_RCC_GetAHB3Prescaler>
 80023ec:	4603      	mov	r3, r0
 80023ee:	091b      	lsrs	r3, r3, #4
 80023f0:	f003 030f 	and.w	r3, r3, #15
 80023f4:	4a0c      	ldr	r2, [pc, #48]	@ (8002428 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 80023f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023fa:	68fa      	ldr	r2, [r7, #12]
 80023fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002400:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8002402:	68bb      	ldr	r3, [r7, #8]
 8002404:	4a09      	ldr	r2, [pc, #36]	@ (800242c <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8002406:	fba2 2303 	umull	r2, r3, r2, r3
 800240a:	0c9c      	lsrs	r4, r3, #18
 800240c:	f7fe ff76 	bl	80012fc <HAL_PWREx_GetVoltageRange>
 8002410:	4603      	mov	r3, r0
 8002412:	4619      	mov	r1, r3
 8002414:	4620      	mov	r0, r4
 8002416:	f000 f80b 	bl	8002430 <RCC_SetFlashLatency>
 800241a:	4603      	mov	r3, r0
}
 800241c:	4618      	mov	r0, r3
 800241e:	3714      	adds	r7, #20
 8002420:	46bd      	mov	sp, r7
 8002422:	bd90      	pop	{r4, r7, pc}
 8002424:	0800455c 	.word	0x0800455c
 8002428:	080044fc 	.word	0x080044fc
 800242c:	431bde83 	.word	0x431bde83

08002430 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b08e      	sub	sp, #56	@ 0x38
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
 8002438:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 800243a:	4a3a      	ldr	r2, [pc, #232]	@ (8002524 <RCC_SetFlashLatency+0xf4>)
 800243c:	f107 0320 	add.w	r3, r7, #32
 8002440:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002444:	6018      	str	r0, [r3, #0]
 8002446:	3304      	adds	r3, #4
 8002448:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 800244a:	4a37      	ldr	r2, [pc, #220]	@ (8002528 <RCC_SetFlashLatency+0xf8>)
 800244c:	f107 0318 	add.w	r3, r7, #24
 8002450:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002454:	6018      	str	r0, [r3, #0]
 8002456:	3304      	adds	r3, #4
 8002458:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 800245a:	4a34      	ldr	r2, [pc, #208]	@ (800252c <RCC_SetFlashLatency+0xfc>)
 800245c:	f107 030c 	add.w	r3, r7, #12
 8002460:	ca07      	ldmia	r2, {r0, r1, r2}
 8002462:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8002466:	2300      	movs	r3, #0
 8002468:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002470:	d11b      	bne.n	80024aa <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002472:	2300      	movs	r3, #0
 8002474:	633b      	str	r3, [r7, #48]	@ 0x30
 8002476:	e014      	b.n	80024a2 <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8002478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800247a:	005b      	lsls	r3, r3, #1
 800247c:	3338      	adds	r3, #56	@ 0x38
 800247e:	443b      	add	r3, r7
 8002480:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8002484:	461a      	mov	r2, r3
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	4293      	cmp	r3, r2
 800248a:	d807      	bhi.n	800249c <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800248c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800248e:	009b      	lsls	r3, r3, #2
 8002490:	3338      	adds	r3, #56	@ 0x38
 8002492:	443b      	add	r3, r7
 8002494:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8002498:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800249a:	e021      	b.n	80024e0 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800249c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800249e:	3301      	adds	r3, #1
 80024a0:	633b      	str	r3, [r7, #48]	@ 0x30
 80024a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024a4:	2b02      	cmp	r3, #2
 80024a6:	d9e7      	bls.n	8002478 <RCC_SetFlashLatency+0x48>
 80024a8:	e01a      	b.n	80024e0 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80024aa:	2300      	movs	r3, #0
 80024ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80024ae:	e014      	b.n	80024da <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 80024b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024b2:	005b      	lsls	r3, r3, #1
 80024b4:	3338      	adds	r3, #56	@ 0x38
 80024b6:	443b      	add	r3, r7
 80024b8:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 80024bc:	461a      	mov	r2, r3
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d807      	bhi.n	80024d4 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80024c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	3338      	adds	r3, #56	@ 0x38
 80024ca:	443b      	add	r3, r7
 80024cc:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80024d0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80024d2:	e005      	b.n	80024e0 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80024d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024d6:	3301      	adds	r3, #1
 80024d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80024da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024dc:	2b02      	cmp	r3, #2
 80024de:	d9e7      	bls.n	80024b0 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80024e0:	4b13      	ldr	r3, [pc, #76]	@ (8002530 <RCC_SetFlashLatency+0x100>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f023 0207 	bic.w	r2, r3, #7
 80024e8:	4911      	ldr	r1, [pc, #68]	@ (8002530 <RCC_SetFlashLatency+0x100>)
 80024ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024ec:	4313      	orrs	r3, r2
 80024ee:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80024f0:	f7fe fc6e 	bl	8000dd0 <HAL_GetTick>
 80024f4:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80024f6:	e008      	b.n	800250a <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80024f8:	f7fe fc6a 	bl	8000dd0 <HAL_GetTick>
 80024fc:	4602      	mov	r2, r0
 80024fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002500:	1ad3      	subs	r3, r2, r3
 8002502:	2b02      	cmp	r3, #2
 8002504:	d901      	bls.n	800250a <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 8002506:	2303      	movs	r3, #3
 8002508:	e007      	b.n	800251a <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800250a:	4b09      	ldr	r3, [pc, #36]	@ (8002530 <RCC_SetFlashLatency+0x100>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f003 0307 	and.w	r3, r3, #7
 8002512:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002514:	429a      	cmp	r2, r3
 8002516:	d1ef      	bne.n	80024f8 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 8002518:	2300      	movs	r3, #0
}
 800251a:	4618      	mov	r0, r3
 800251c:	3738      	adds	r7, #56	@ 0x38
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}
 8002522:	bf00      	nop
 8002524:	080044e0 	.word	0x080044e0
 8002528:	080044e8 	.word	0x080044e8
 800252c:	080044f0 	.word	0x080044f0
 8002530:	58004000 	.word	0x58004000

08002534 <LL_RCC_LSE_IsReady>:
{
 8002534:	b480      	push	{r7}
 8002536:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002538:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800253c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002540:	f003 0302 	and.w	r3, r3, #2
 8002544:	2b02      	cmp	r3, #2
 8002546:	d101      	bne.n	800254c <LL_RCC_LSE_IsReady+0x18>
 8002548:	2301      	movs	r3, #1
 800254a:	e000      	b.n	800254e <LL_RCC_LSE_IsReady+0x1a>
 800254c:	2300      	movs	r3, #0
}
 800254e:	4618      	mov	r0, r3
 8002550:	46bd      	mov	sp, r7
 8002552:	bc80      	pop	{r7}
 8002554:	4770      	bx	lr

08002556 <LL_RCC_SetUSARTClockSource>:
{
 8002556:	b480      	push	{r7}
 8002558:	b083      	sub	sp, #12
 800255a:	af00      	add	r7, sp, #0
 800255c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 800255e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002562:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	0c1b      	lsrs	r3, r3, #16
 800256a:	43db      	mvns	r3, r3
 800256c:	401a      	ands	r2, r3
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	b29b      	uxth	r3, r3
 8002572:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002576:	4313      	orrs	r3, r2
 8002578:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800257c:	bf00      	nop
 800257e:	370c      	adds	r7, #12
 8002580:	46bd      	mov	sp, r7
 8002582:	bc80      	pop	{r7}
 8002584:	4770      	bx	lr

08002586 <LL_RCC_SetI2SClockSource>:
{
 8002586:	b480      	push	{r7}
 8002588:	b083      	sub	sp, #12
 800258a:	af00      	add	r7, sp, #0
 800258c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 800258e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002592:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002596:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800259a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	4313      	orrs	r3, r2
 80025a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80025a6:	bf00      	nop
 80025a8:	370c      	adds	r7, #12
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bc80      	pop	{r7}
 80025ae:	4770      	bx	lr

080025b0 <LL_RCC_SetLPUARTClockSource>:
{
 80025b0:	b480      	push	{r7}
 80025b2:	b083      	sub	sp, #12
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 80025b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025c0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80025c4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	4313      	orrs	r3, r2
 80025cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80025d0:	bf00      	nop
 80025d2:	370c      	adds	r7, #12
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bc80      	pop	{r7}
 80025d8:	4770      	bx	lr

080025da <LL_RCC_SetI2CClockSource>:
{
 80025da:	b480      	push	{r7}
 80025dc:	b083      	sub	sp, #12
 80025de:	af00      	add	r7, sp, #0
 80025e0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 80025e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025e6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	091b      	lsrs	r3, r3, #4
 80025ee:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 80025f2:	43db      	mvns	r3, r3
 80025f4:	401a      	ands	r2, r3
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	011b      	lsls	r3, r3, #4
 80025fa:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 80025fe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002602:	4313      	orrs	r3, r2
 8002604:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8002608:	bf00      	nop
 800260a:	370c      	adds	r7, #12
 800260c:	46bd      	mov	sp, r7
 800260e:	bc80      	pop	{r7}
 8002610:	4770      	bx	lr

08002612 <LL_RCC_SetLPTIMClockSource>:
{
 8002612:	b480      	push	{r7}
 8002614:	b083      	sub	sp, #12
 8002616:	af00      	add	r7, sp, #0
 8002618:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800261a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800261e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	0c1b      	lsrs	r3, r3, #16
 8002626:	041b      	lsls	r3, r3, #16
 8002628:	43db      	mvns	r3, r3
 800262a:	401a      	ands	r2, r3
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	041b      	lsls	r3, r3, #16
 8002630:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002634:	4313      	orrs	r3, r2
 8002636:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800263a:	bf00      	nop
 800263c:	370c      	adds	r7, #12
 800263e:	46bd      	mov	sp, r7
 8002640:	bc80      	pop	{r7}
 8002642:	4770      	bx	lr

08002644 <LL_RCC_SetRNGClockSource>:
{
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800264c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002650:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002654:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8002658:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	4313      	orrs	r3, r2
 8002660:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8002664:	bf00      	nop
 8002666:	370c      	adds	r7, #12
 8002668:	46bd      	mov	sp, r7
 800266a:	bc80      	pop	{r7}
 800266c:	4770      	bx	lr

0800266e <LL_RCC_SetADCClockSource>:
{
 800266e:	b480      	push	{r7}
 8002670:	b083      	sub	sp, #12
 8002672:	af00      	add	r7, sp, #0
 8002674:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8002676:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800267a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800267e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002682:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	4313      	orrs	r3, r2
 800268a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800268e:	bf00      	nop
 8002690:	370c      	adds	r7, #12
 8002692:	46bd      	mov	sp, r7
 8002694:	bc80      	pop	{r7}
 8002696:	4770      	bx	lr

08002698 <LL_RCC_SetRTCClockSource>:
{
 8002698:	b480      	push	{r7}
 800269a:	b083      	sub	sp, #12
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80026a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026a8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80026ac:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	4313      	orrs	r3, r2
 80026b4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80026b8:	bf00      	nop
 80026ba:	370c      	adds	r7, #12
 80026bc:	46bd      	mov	sp, r7
 80026be:	bc80      	pop	{r7}
 80026c0:	4770      	bx	lr

080026c2 <LL_RCC_GetRTCClockSource>:
{
 80026c2:	b480      	push	{r7}
 80026c4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 80026c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bc80      	pop	{r7}
 80026d8:	4770      	bx	lr

080026da <LL_RCC_ForceBackupDomainReset>:
{
 80026da:	b480      	push	{r7}
 80026dc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80026de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026e6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80026ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026ee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80026f2:	bf00      	nop
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bc80      	pop	{r7}
 80026f8:	4770      	bx	lr

080026fa <LL_RCC_ReleaseBackupDomainReset>:
{
 80026fa:	b480      	push	{r7}
 80026fc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80026fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002702:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002706:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800270a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800270e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002712:	bf00      	nop
 8002714:	46bd      	mov	sp, r7
 8002716:	bc80      	pop	{r7}
 8002718:	4770      	bx	lr
	...

0800271c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b086      	sub	sp, #24
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8002724:	2300      	movs	r3, #0
 8002726:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 8002728:	2300      	movs	r3, #0
 800272a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800272c:	2300      	movs	r3, #0
 800272e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002738:	2b00      	cmp	r3, #0
 800273a:	d058      	beq.n	80027ee <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 800273c:	f7fe fdc2 	bl	80012c4 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002740:	f7fe fb46 	bl	8000dd0 <HAL_GetTick>
 8002744:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8002746:	e009      	b.n	800275c <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002748:	f7fe fb42 	bl	8000dd0 <HAL_GetTick>
 800274c:	4602      	mov	r2, r0
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	1ad3      	subs	r3, r2, r3
 8002752:	2b02      	cmp	r3, #2
 8002754:	d902      	bls.n	800275c <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 8002756:	2303      	movs	r3, #3
 8002758:	74fb      	strb	r3, [r7, #19]
        break;
 800275a:	e006      	b.n	800276a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 800275c:	4b7b      	ldr	r3, [pc, #492]	@ (800294c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002764:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002768:	d1ee      	bne.n	8002748 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 800276a:	7cfb      	ldrb	r3, [r7, #19]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d13c      	bne.n	80027ea <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 8002770:	f7ff ffa7 	bl	80026c2 <LL_RCC_GetRTCClockSource>
 8002774:	4602      	mov	r2, r0
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800277a:	429a      	cmp	r2, r3
 800277c:	d00f      	beq.n	800279e <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800277e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002782:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002786:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800278a:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800278c:	f7ff ffa5 	bl	80026da <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002790:	f7ff ffb3 	bl	80026fa <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002794:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 800279e:	697b      	ldr	r3, [r7, #20]
 80027a0:	f003 0302 	and.w	r3, r3, #2
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d014      	beq.n	80027d2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027a8:	f7fe fb12 	bl	8000dd0 <HAL_GetTick>
 80027ac:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 80027ae:	e00b      	b.n	80027c8 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027b0:	f7fe fb0e 	bl	8000dd0 <HAL_GetTick>
 80027b4:	4602      	mov	r2, r0
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	1ad3      	subs	r3, r2, r3
 80027ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027be:	4293      	cmp	r3, r2
 80027c0:	d902      	bls.n	80027c8 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 80027c2:	2303      	movs	r3, #3
 80027c4:	74fb      	strb	r3, [r7, #19]
            break;
 80027c6:	e004      	b.n	80027d2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 80027c8:	f7ff feb4 	bl	8002534 <LL_RCC_LSE_IsReady>
 80027cc:	4603      	mov	r3, r0
 80027ce:	2b01      	cmp	r3, #1
 80027d0:	d1ee      	bne.n	80027b0 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 80027d2:	7cfb      	ldrb	r3, [r7, #19]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d105      	bne.n	80027e4 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027dc:	4618      	mov	r0, r3
 80027de:	f7ff ff5b 	bl	8002698 <LL_RCC_SetRTCClockSource>
 80027e2:	e004      	b.n	80027ee <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80027e4:	7cfb      	ldrb	r3, [r7, #19]
 80027e6:	74bb      	strb	r3, [r7, #18]
 80027e8:	e001      	b.n	80027ee <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80027ea:	7cfb      	ldrb	r3, [r7, #19]
 80027ec:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f003 0301 	and.w	r3, r3, #1
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d004      	beq.n	8002804 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	4618      	mov	r0, r3
 8002800:	f7ff fea9 	bl	8002556 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f003 0302 	and.w	r3, r3, #2
 800280c:	2b00      	cmp	r3, #0
 800280e:	d004      	beq.n	800281a <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	689b      	ldr	r3, [r3, #8]
 8002814:	4618      	mov	r0, r3
 8002816:	f7ff fe9e 	bl	8002556 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f003 0320 	and.w	r3, r3, #32
 8002822:	2b00      	cmp	r3, #0
 8002824:	d004      	beq.n	8002830 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	691b      	ldr	r3, [r3, #16]
 800282a:	4618      	mov	r0, r3
 800282c:	f7ff fec0 	bl	80025b0 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002838:	2b00      	cmp	r3, #0
 800283a:	d004      	beq.n	8002846 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6a1b      	ldr	r3, [r3, #32]
 8002840:	4618      	mov	r0, r3
 8002842:	f7ff fee6 	bl	8002612 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800284e:	2b00      	cmp	r3, #0
 8002850:	d004      	beq.n	800285c <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002856:	4618      	mov	r0, r3
 8002858:	f7ff fedb 	bl	8002612 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002864:	2b00      	cmp	r3, #0
 8002866:	d004      	beq.n	8002872 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800286c:	4618      	mov	r0, r3
 800286e:	f7ff fed0 	bl	8002612 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800287a:	2b00      	cmp	r3, #0
 800287c:	d004      	beq.n	8002888 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	695b      	ldr	r3, [r3, #20]
 8002882:	4618      	mov	r0, r3
 8002884:	f7ff fea9 	bl	80025da <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002890:	2b00      	cmp	r3, #0
 8002892:	d004      	beq.n	800289e <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	699b      	ldr	r3, [r3, #24]
 8002898:	4618      	mov	r0, r3
 800289a:	f7ff fe9e 	bl	80025da <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d004      	beq.n	80028b4 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	69db      	ldr	r3, [r3, #28]
 80028ae:	4618      	mov	r0, r3
 80028b0:	f7ff fe93 	bl	80025da <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f003 0310 	and.w	r3, r3, #16
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d011      	beq.n	80028e4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	68db      	ldr	r3, [r3, #12]
 80028c4:	4618      	mov	r0, r3
 80028c6:	f7ff fe5e 	bl	8002586 <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	68db      	ldr	r3, [r3, #12]
 80028ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80028d2:	d107      	bne.n	80028e4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 80028d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028d8:	68db      	ldr	r3, [r3, #12]
 80028da:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80028de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80028e2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d010      	beq.n	8002912 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028f4:	4618      	mov	r0, r3
 80028f6:	f7ff fea5 	bl	8002644 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d107      	bne.n	8002912 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8002902:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002906:	68db      	ldr	r3, [r3, #12]
 8002908:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800290c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002910:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800291a:	2b00      	cmp	r3, #0
 800291c:	d011      	beq.n	8002942 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002922:	4618      	mov	r0, r3
 8002924:	f7ff fea3 	bl	800266e <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800292c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002930:	d107      	bne.n	8002942 <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002932:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002936:	68db      	ldr	r3, [r3, #12]
 8002938:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800293c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002940:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 8002942:	7cbb      	ldrb	r3, [r7, #18]
}
 8002944:	4618      	mov	r0, r3
 8002946:	3718      	adds	r7, #24
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}
 800294c:	58000400 	.word	0x58000400

08002950 <LL_RCC_GetUSARTClockSource>:
{
 8002950:	b480      	push	{r7}
 8002952:	b083      	sub	sp, #12
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8002958:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800295c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	401a      	ands	r2, r3
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	041b      	lsls	r3, r3, #16
 8002968:	4313      	orrs	r3, r2
}
 800296a:	4618      	mov	r0, r3
 800296c:	370c      	adds	r7, #12
 800296e:	46bd      	mov	sp, r7
 8002970:	bc80      	pop	{r7}
 8002972:	4770      	bx	lr

08002974 <HAL_USART_Init>:
  *         parameters in the USART_InitTypeDef and initialize the associated handle.
  * @param  husart USART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b082      	sub	sp, #8
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  /* Check the USART handle allocation */
  if (husart == NULL)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d101      	bne.n	8002986 <HAL_USART_Init+0x12>
  {
    return HAL_ERROR;
 8002982:	2301      	movs	r3, #1
 8002984:	e04a      	b.n	8002a1c <HAL_USART_Init+0xa8>
  }

  /* Check the parameters */
  assert_param(IS_USART_INSTANCE(husart->Instance));

  if (husart->State == HAL_USART_STATE_RESET)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800298c:	b2db      	uxtb	r3, r3
 800298e:	2b00      	cmp	r3, #0
 8002990:	d114      	bne.n	80029bc <HAL_USART_Init+0x48>
  {
    /* Allocate lock resource and initialize it */
    husart->Lock = HAL_UNLOCKED;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2200      	movs	r2, #0
 8002996:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
    USART_InitCallbacksToDefault(husart);
 800299a:	6878      	ldr	r0, [r7, #4]
 800299c:	f000 f92c 	bl	8002bf8 <USART_InitCallbacksToDefault>

    if (husart->MspInitCallback == NULL)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d103      	bne.n	80029b2 <HAL_USART_Init+0x3e>
    {
      husart->MspInitCallback = HAL_USART_MspInit;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	4a1d      	ldr	r2, [pc, #116]	@ (8002a24 <HAL_USART_Init+0xb0>)
 80029ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Init the low level hardware */
    husart->MspInitCallback(husart);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80029b8:	6878      	ldr	r0, [r7, #4]
 80029ba:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_USART_MspInit(husart);
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
  }

  husart->State = HAL_USART_STATE_BUSY;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2202      	movs	r2, #2
 80029c0:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Disable the Peripheral */
  __HAL_USART_DISABLE(husart);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f022 0201 	bic.w	r2, r2, #1
 80029d2:	601a      	str	r2, [r3, #0]

  /* Set the Usart Communication parameters */
  if (USART_SetConfig(husart) == HAL_ERROR)
 80029d4:	6878      	ldr	r0, [r7, #4]
 80029d6:	f000 f97d 	bl	8002cd4 <USART_SetConfig>
 80029da:	4603      	mov	r3, r0
 80029dc:	2b01      	cmp	r3, #1
 80029de:	d101      	bne.n	80029e4 <HAL_USART_Init+0x70>
  {
    return HAL_ERROR;
 80029e0:	2301      	movs	r3, #1
 80029e2:	e01b      	b.n	8002a1c <HAL_USART_Init+0xa8>

  /* In Synchronous mode, the following bits must be kept cleared:
  - LINEN bit in the USART_CR2 register
  - HDSEL, SCEN and IREN bits in the USART_CR3 register.
  */
  husart->Instance->CR2 &= ~USART_CR2_LINEN;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	685a      	ldr	r2, [r3, #4]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80029f2:	605a      	str	r2, [r3, #4]
  husart->Instance->CR3 &= ~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	689a      	ldr	r2, [r3, #8]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002a02:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_USART_ENABLE(husart);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	681a      	ldr	r2, [r3, #0]
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f042 0201 	orr.w	r2, r2, #1
 8002a12:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving husart->State to Ready */
  return (USART_CheckIdleState(husart));
 8002a14:	6878      	ldr	r0, [r7, #4]
 8002a16:	f000 fc1f 	bl	8003258 <USART_CheckIdleState>
 8002a1a:	4603      	mov	r3, r0
}
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	3708      	adds	r7, #8
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}
 8002a24:	08000a6d 	.word	0x08000a6d

08002a28 <HAL_USART_Transmit>:
  * @param  Size Amount of data elements (u8 or u16) to be sent.
  * @param  Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Transmit(USART_HandleTypeDef *husart, const uint8_t *pTxData, uint16_t Size, uint32_t Timeout)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b08a      	sub	sp, #40	@ 0x28
 8002a2c:	af02      	add	r7, sp, #8
 8002a2e:	60f8      	str	r0, [r7, #12]
 8002a30:	60b9      	str	r1, [r7, #8]
 8002a32:	603b      	str	r3, [r7, #0]
 8002a34:	4613      	mov	r3, r2
 8002a36:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *ptxdata8bits;
  const uint16_t *ptxdata16bits;
  uint32_t tickstart;

  if (husart->State == HAL_USART_STATE_READY)
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8002a3e:	b2db      	uxtb	r3, r3
 8002a40:	2b01      	cmp	r3, #1
 8002a42:	f040 8095 	bne.w	8002b70 <HAL_USART_Transmit+0x148>
  {
    if ((pTxData == NULL) || (Size == 0U))
 8002a46:	68bb      	ldr	r3, [r7, #8]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d002      	beq.n	8002a52 <HAL_USART_Transmit+0x2a>
 8002a4c:	88fb      	ldrh	r3, [r7, #6]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d101      	bne.n	8002a56 <HAL_USART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8002a52:	2301      	movs	r3, #1
 8002a54:	e08d      	b.n	8002b72 <HAL_USART_Transmit+0x14a>
      }
    }

#endif /* CORE_CM0PLUS */
    /* Process Locked */
    __HAL_LOCK(husart);
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002a5c:	2b01      	cmp	r3, #1
 8002a5e:	d101      	bne.n	8002a64 <HAL_USART_Transmit+0x3c>
 8002a60:	2302      	movs	r3, #2
 8002a62:	e086      	b.n	8002b72 <HAL_USART_Transmit+0x14a>
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	2201      	movs	r2, #1
 8002a68:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    husart->ErrorCode = HAL_USART_ERROR_NONE;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	65da      	str	r2, [r3, #92]	@ 0x5c
    husart->State = HAL_USART_STATE_BUSY_TX;
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	2212      	movs	r2, #18
 8002a76:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002a7a:	f7fe f9a9 	bl	8000dd0 <HAL_GetTick>
 8002a7e:	6178      	str	r0, [r7, #20]

    husart->TxXferSize = Size;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	88fa      	ldrh	r2, [r7, #6]
 8002a84:	859a      	strh	r2, [r3, #44]	@ 0x2c
    husart->TxXferCount = Size;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	88fa      	ldrh	r2, [r7, #6]
 8002a8a:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pTxData needs to be handled as a uint16_t pointer */
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a94:	d108      	bne.n	8002aa8 <HAL_USART_Transmit+0x80>
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	691b      	ldr	r3, [r3, #16]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d104      	bne.n	8002aa8 <HAL_USART_Transmit+0x80>
    {
      ptxdata8bits  = NULL;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	61fb      	str	r3, [r7, #28]
      ptxdata16bits = (const uint16_t *) pTxData;
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	61bb      	str	r3, [r7, #24]
 8002aa6:	e003      	b.n	8002ab0 <HAL_USART_Transmit+0x88>
    }
    else
    {
      ptxdata8bits  = pTxData;
 8002aa8:	68bb      	ldr	r3, [r7, #8]
 8002aaa:	61fb      	str	r3, [r7, #28]
      ptxdata16bits = NULL;
 8002aac:	2300      	movs	r3, #0
 8002aae:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remaining data to be sent */
    while (husart->TxXferCount > 0U)
 8002ab0:	e02a      	b.n	8002b08 <HAL_USART_Transmit+0xe0>
    {
      if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	9300      	str	r3, [sp, #0]
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	2180      	movs	r1, #128	@ 0x80
 8002abc:	68f8      	ldr	r0, [r7, #12]
 8002abe:	f000 f8d3 	bl	8002c68 <USART_WaitOnFlagUntilTimeout>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d001      	beq.n	8002acc <HAL_USART_Transmit+0xa4>
      {
        return HAL_TIMEOUT;
 8002ac8:	2303      	movs	r3, #3
 8002aca:	e052      	b.n	8002b72 <HAL_USART_Transmit+0x14a>
      }
      if (ptxdata8bits == NULL)
 8002acc:	69fb      	ldr	r3, [r7, #28]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d10b      	bne.n	8002aea <HAL_USART_Transmit+0xc2>
      {
        husart->Instance->TDR = (uint16_t)(*ptxdata16bits & 0x01FFU);
 8002ad2:	69bb      	ldr	r3, [r7, #24]
 8002ad4:	881b      	ldrh	r3, [r3, #0]
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002ae0:	629a      	str	r2, [r3, #40]	@ 0x28
        ptxdata16bits++;
 8002ae2:	69bb      	ldr	r3, [r7, #24]
 8002ae4:	3302      	adds	r3, #2
 8002ae6:	61bb      	str	r3, [r7, #24]
 8002ae8:	e007      	b.n	8002afa <HAL_USART_Transmit+0xd2>
      }
      else
      {
        husart->Instance->TDR = (uint8_t)(*ptxdata8bits & 0xFFU);
 8002aea:	69fb      	ldr	r3, [r7, #28]
 8002aec:	781a      	ldrb	r2, [r3, #0]
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	629a      	str	r2, [r3, #40]	@ 0x28
        ptxdata8bits++;
 8002af4:	69fb      	ldr	r3, [r7, #28]
 8002af6:	3301      	adds	r3, #1
 8002af8:	61fb      	str	r3, [r7, #28]
      }

      husart->TxXferCount--;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002afe:	b29b      	uxth	r3, r3
 8002b00:	3b01      	subs	r3, #1
 8002b02:	b29a      	uxth	r2, r3
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (husart->TxXferCount > 0U)
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002b0c:	b29b      	uxth	r3, r3
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d1cf      	bne.n	8002ab2 <HAL_USART_Transmit+0x8a>
    }

    if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	9300      	str	r3, [sp, #0]
 8002b16:	697b      	ldr	r3, [r7, #20]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	2140      	movs	r1, #64	@ 0x40
 8002b1c:	68f8      	ldr	r0, [r7, #12]
 8002b1e:	f000 f8a3 	bl	8002c68 <USART_WaitOnFlagUntilTimeout>
 8002b22:	4603      	mov	r3, r0
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d001      	beq.n	8002b2c <HAL_USART_Transmit+0x104>
    {
      return HAL_TIMEOUT;
 8002b28:	2303      	movs	r3, #3
 8002b2a:	e022      	b.n	8002b72 <HAL_USART_Transmit+0x14a>
    }

    /* Clear Transmission Complete Flag */
    __HAL_USART_CLEAR_FLAG(husart, USART_CLEAR_TCF);
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	2240      	movs	r2, #64	@ 0x40
 8002b32:	621a      	str	r2, [r3, #32]

    /* Clear overrun flag and discard the received data */
    __HAL_USART_CLEAR_OREFLAG(husart);
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	2208      	movs	r2, #8
 8002b3a:	621a      	str	r2, [r3, #32]
    __HAL_USART_SEND_REQ(husart, USART_RXDATA_FLUSH_REQUEST);
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	699a      	ldr	r2, [r3, #24]
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f042 0208 	orr.w	r2, r2, #8
 8002b4a:	619a      	str	r2, [r3, #24]
    __HAL_USART_SEND_REQ(husart, USART_TXDATA_FLUSH_REQUEST);
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	699a      	ldr	r2, [r3, #24]
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f042 0210 	orr.w	r2, r2, #16
 8002b5a:	619a      	str	r2, [r3, #24]

    /* At end of Tx process, restore husart->State to Ready */
    husart->State = HAL_USART_STATE_READY;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	2201      	movs	r2, #1
 8002b60:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

    /* Process Unlocked */
    __HAL_UNLOCK(husart);
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2200      	movs	r2, #0
 8002b68:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_OK;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	e000      	b.n	8002b72 <HAL_USART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8002b70:	2302      	movs	r3, #2
  }
}
 8002b72:	4618      	mov	r0, r3
 8002b74:	3720      	adds	r7, #32
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}

08002b7a <HAL_USART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param husart USART handle.
  * @retval None
  */
__weak void HAL_USART_TxCpltCallback(USART_HandleTypeDef *husart)
{
 8002b7a:	b480      	push	{r7}
 8002b7c:	b083      	sub	sp, #12
 8002b7e:	af00      	add	r7, sp, #0
 8002b80:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USART_TxCpltCallback can be implemented in the user file.
   */
}
 8002b82:	bf00      	nop
 8002b84:	370c      	adds	r7, #12
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bc80      	pop	{r7}
 8002b8a:	4770      	bx	lr

08002b8c <HAL_USART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param husart USART handle.
  * @retval None
  */
__weak void HAL_USART_TxHalfCpltCallback(USART_HandleTypeDef *husart)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b083      	sub	sp, #12
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8002b94:	bf00      	nop
 8002b96:	370c      	adds	r7, #12
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bc80      	pop	{r7}
 8002b9c:	4770      	bx	lr

08002b9e <HAL_USART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param husart USART handle.
  * @retval None
  */
__weak void HAL_USART_RxCpltCallback(USART_HandleTypeDef *husart)
{
 8002b9e:	b480      	push	{r7}
 8002ba0:	b083      	sub	sp, #12
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_RxCpltCallback can be implemented in the user file.
   */
}
 8002ba6:	bf00      	nop
 8002ba8:	370c      	adds	r7, #12
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bc80      	pop	{r7}
 8002bae:	4770      	bx	lr

08002bb0 <HAL_USART_RxHalfCpltCallback>:
  * @brief Rx Half Transfer completed callback.
  * @param husart USART handle.
  * @retval None
  */
__weak void HAL_USART_RxHalfCpltCallback(USART_HandleTypeDef *husart)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b083      	sub	sp, #12
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USART_RxHalfCpltCallback can be implemented in the user file
   */
}
 8002bb8:	bf00      	nop
 8002bba:	370c      	adds	r7, #12
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bc80      	pop	{r7}
 8002bc0:	4770      	bx	lr

08002bc2 <HAL_USART_TxRxCpltCallback>:
  * @brief Tx/Rx Transfers completed callback for the non-blocking process.
  * @param husart USART handle.
  * @retval None
  */
__weak void HAL_USART_TxRxCpltCallback(USART_HandleTypeDef *husart)
{
 8002bc2:	b480      	push	{r7}
 8002bc4:	b083      	sub	sp, #12
 8002bc6:	af00      	add	r7, sp, #0
 8002bc8:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USART_TxRxCpltCallback can be implemented in the user file
   */
}
 8002bca:	bf00      	nop
 8002bcc:	370c      	adds	r7, #12
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bc80      	pop	{r7}
 8002bd2:	4770      	bx	lr

08002bd4 <HAL_USART_ErrorCallback>:
  * @brief USART error callback.
  * @param husart USART handle.
  * @retval None
  */
__weak void HAL_USART_ErrorCallback(USART_HandleTypeDef *husart)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b083      	sub	sp, #12
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USART_ErrorCallback can be implemented in the user file.
   */
}
 8002bdc:	bf00      	nop
 8002bde:	370c      	adds	r7, #12
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bc80      	pop	{r7}
 8002be4:	4770      	bx	lr

08002be6 <HAL_USART_AbortCpltCallback>:
  * @brief  USART Abort Complete callback.
  * @param  husart USART handle.
  * @retval None
  */
__weak void HAL_USART_AbortCpltCallback(USART_HandleTypeDef *husart)
{
 8002be6:	b480      	push	{r7}
 8002be8:	b083      	sub	sp, #12
 8002bea:	af00      	add	r7, sp, #0
 8002bec:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USART_AbortCpltCallback can be implemented in the user file.
   */
}
 8002bee:	bf00      	nop
 8002bf0:	370c      	adds	r7, #12
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bc80      	pop	{r7}
 8002bf6:	4770      	bx	lr

08002bf8 <USART_InitCallbacksToDefault>:
  * @param  husart USART handle.
  * @retval none
  */
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
void USART_InitCallbacksToDefault(USART_HandleTypeDef *husart)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b083      	sub	sp, #12
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  /* Init the USART Callback settings */
  husart->TxHalfCpltCallback        = HAL_USART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	4a10      	ldr	r2, [pc, #64]	@ (8002c44 <USART_InitCallbacksToDefault+0x4c>)
 8002c04:	661a      	str	r2, [r3, #96]	@ 0x60
  husart->TxCpltCallback            = HAL_USART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	4a0f      	ldr	r2, [pc, #60]	@ (8002c48 <USART_InitCallbacksToDefault+0x50>)
 8002c0a:	665a      	str	r2, [r3, #100]	@ 0x64
  husart->RxHalfCpltCallback        = HAL_USART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	4a0f      	ldr	r2, [pc, #60]	@ (8002c4c <USART_InitCallbacksToDefault+0x54>)
 8002c10:	669a      	str	r2, [r3, #104]	@ 0x68
  husart->RxCpltCallback            = HAL_USART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	4a0e      	ldr	r2, [pc, #56]	@ (8002c50 <USART_InitCallbacksToDefault+0x58>)
 8002c16:	66da      	str	r2, [r3, #108]	@ 0x6c
  husart->TxRxCpltCallback          = HAL_USART_TxRxCpltCallback;          /* Legacy weak TxRxCpltCallback          */
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	4a0e      	ldr	r2, [pc, #56]	@ (8002c54 <USART_InitCallbacksToDefault+0x5c>)
 8002c1c:	671a      	str	r2, [r3, #112]	@ 0x70
  husart->ErrorCallback             = HAL_USART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	4a0d      	ldr	r2, [pc, #52]	@ (8002c58 <USART_InitCallbacksToDefault+0x60>)
 8002c22:	675a      	str	r2, [r3, #116]	@ 0x74
  husart->AbortCpltCallback         = HAL_USART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	4a0d      	ldr	r2, [pc, #52]	@ (8002c5c <USART_InitCallbacksToDefault+0x64>)
 8002c28:	679a      	str	r2, [r3, #120]	@ 0x78
  husart->RxFifoFullCallback        = HAL_USARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	4a0c      	ldr	r2, [pc, #48]	@ (8002c60 <USART_InitCallbacksToDefault+0x68>)
 8002c2e:	67da      	str	r2, [r3, #124]	@ 0x7c
  husart->TxFifoEmptyCallback       = HAL_USARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	4a0c      	ldr	r2, [pc, #48]	@ (8002c64 <USART_InitCallbacksToDefault+0x6c>)
 8002c34:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
}
 8002c38:	bf00      	nop
 8002c3a:	370c      	adds	r7, #12
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	bc80      	pop	{r7}
 8002c40:	4770      	bx	lr
 8002c42:	bf00      	nop
 8002c44:	08002b8d 	.word	0x08002b8d
 8002c48:	08002b7b 	.word	0x08002b7b
 8002c4c:	08002bb1 	.word	0x08002bb1
 8002c50:	08002b9f 	.word	0x08002b9f
 8002c54:	08002bc3 	.word	0x08002bc3
 8002c58:	08002bd5 	.word	0x08002bd5
 8002c5c:	08002be7 	.word	0x08002be7
 8002c60:	080032df 	.word	0x080032df
 8002c64:	080032f1 	.word	0x080032f1

08002c68 <USART_WaitOnFlagUntilTimeout>:
  * @param  Timeout timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_WaitOnFlagUntilTimeout(USART_HandleTypeDef *husart, uint32_t Flag, FlagStatus Status,
                                                      uint32_t Tickstart, uint32_t Timeout)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b084      	sub	sp, #16
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	60f8      	str	r0, [r7, #12]
 8002c70:	60b9      	str	r1, [r7, #8]
 8002c72:	603b      	str	r3, [r7, #0]
 8002c74:	4613      	mov	r3, r2
 8002c76:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 8002c78:	e018      	b.n	8002cac <USART_WaitOnFlagUntilTimeout+0x44>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c7a:	69bb      	ldr	r3, [r7, #24]
 8002c7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c80:	d014      	beq.n	8002cac <USART_WaitOnFlagUntilTimeout+0x44>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c82:	f7fe f8a5 	bl	8000dd0 <HAL_GetTick>
 8002c86:	4602      	mov	r2, r0
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	1ad3      	subs	r3, r2, r3
 8002c8c:	69ba      	ldr	r2, [r7, #24]
 8002c8e:	429a      	cmp	r2, r3
 8002c90:	d302      	bcc.n	8002c98 <USART_WaitOnFlagUntilTimeout+0x30>
 8002c92:	69bb      	ldr	r3, [r7, #24]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d109      	bne.n	8002cac <USART_WaitOnFlagUntilTimeout+0x44>
      {
        husart->State = HAL_USART_STATE_READY;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2201      	movs	r2, #1
 8002c9c:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

        /* Process Unlocked */
        __HAL_UNLOCK(husart);
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_TIMEOUT;
 8002ca8:	2303      	movs	r3, #3
 8002caa:	e00f      	b.n	8002ccc <USART_WaitOnFlagUntilTimeout+0x64>
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	69da      	ldr	r2, [r3, #28]
 8002cb2:	68bb      	ldr	r3, [r7, #8]
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	68ba      	ldr	r2, [r7, #8]
 8002cb8:	429a      	cmp	r2, r3
 8002cba:	bf0c      	ite	eq
 8002cbc:	2301      	moveq	r3, #1
 8002cbe:	2300      	movne	r3, #0
 8002cc0:	b2db      	uxtb	r3, r3
 8002cc2:	461a      	mov	r2, r3
 8002cc4:	79fb      	ldrb	r3, [r7, #7]
 8002cc6:	429a      	cmp	r2, r3
 8002cc8:	d0d7      	beq.n	8002c7a <USART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002cca:	2300      	movs	r3, #0
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	3710      	adds	r7, #16
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd80      	pop	{r7, pc}

08002cd4 <USART_SetConfig>:
  * @brief Configure the USART peripheral.
  * @param husart USART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_SetConfig(USART_HandleTypeDef *husart)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b088      	sub	sp, #32
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  USART_ClockSourceTypeDef clocksource;
  HAL_StatusTypeDef ret                = HAL_OK;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	77bb      	strb	r3, [r7, #30]
  uint16_t brrtemp;
  uint32_t usartdiv                    = 0x00000000;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	61bb      	str	r3, [r7, #24]
  *  the USART Word Length, Parity and Mode:
  *  set the M bits according to husart->Init.WordLength value
  *  set PCE and PS bits according to husart->Init.Parity value
  *  set TE and RE bits according to husart->Init.Mode value
  *  force OVER8 to 1 to allow to reach the maximum speed (Fclock/8) */
  tmpreg = (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	689a      	ldr	r2, [r3, #8]
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	691b      	ldr	r3, [r3, #16]
 8002cec:	431a      	orrs	r2, r3
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	695b      	ldr	r3, [r3, #20]
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002cf8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(husart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	4ba1      	ldr	r3, [pc, #644]	@ (8002f88 <USART_SetConfig+0x2b4>)
 8002d02:	4013      	ands	r3, r2
 8002d04:	687a      	ldr	r2, [r7, #4]
 8002d06:	6812      	ldr	r2, [r2, #0]
 8002d08:	6979      	ldr	r1, [r7, #20]
 8002d0a:	430b      	orrs	r3, r1
 8002d0c:	6013      	str	r3, [r2, #0]
  /* Clear and configure the USART Clock, CPOL, CPHA, LBCL STOP and SLVEN bits:
   * set CPOL bit according to husart->Init.CLKPolarity value
   * set CPHA bit according to husart->Init.CLKPhase value
   * set LBCL bit according to husart->Init.CLKLastBit value (used in SPI master mode only)
   * set STOP[13:12] bits according to husart->Init.StopBits value */
  tmpreg = (uint32_t)(USART_CLOCK_ENABLE);
 8002d0e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002d12:	617b      	str	r3, [r7, #20]
  tmpreg |= (uint32_t)husart->Init.CLKLastBit;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6a1b      	ldr	r3, [r3, #32]
 8002d18:	697a      	ldr	r2, [r7, #20]
 8002d1a:	4313      	orrs	r3, r2
 8002d1c:	617b      	str	r3, [r7, #20]
  tmpreg |= ((uint32_t)husart->Init.CLKPolarity | (uint32_t)husart->Init.CLKPhase);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	699a      	ldr	r2, [r3, #24]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	69db      	ldr	r3, [r3, #28]
 8002d26:	4313      	orrs	r3, r2
 8002d28:	697a      	ldr	r2, [r7, #20]
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	617b      	str	r3, [r7, #20]
  tmpreg |= (uint32_t)husart->Init.StopBits;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	68db      	ldr	r3, [r3, #12]
 8002d32:	697a      	ldr	r2, [r7, #20]
 8002d34:	4313      	orrs	r3, r2
 8002d36:	617b      	str	r3, [r7, #20]
  MODIFY_REG(husart->Instance->CR2, USART_CR2_FIELDS, tmpreg);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002d42:	f023 0309 	bic.w	r3, r3, #9
 8002d46:	687a      	ldr	r2, [r7, #4]
 8002d48:	6812      	ldr	r2, [r2, #0]
 8002d4a:	6979      	ldr	r1, [r7, #20]
 8002d4c:	430b      	orrs	r3, r1
 8002d4e:	6053      	str	r3, [r2, #4]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
   * - USART Clock Prescaler : set PRESCALER according to husart->Init.ClockPrescaler value */
  MODIFY_REG(husart->Instance->PRESC, USART_PRESC_PRESCALER, husart->Init.ClockPrescaler);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d56:	f023 010f 	bic.w	r1, r3, #15
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	430a      	orrs	r2, r1
 8002d64:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  /* BRR is filled-up according to OVER8 bit setting which is forced to 1     */
  USART_GETCLOCKSOURCE(husart, clocksource);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4a88      	ldr	r2, [pc, #544]	@ (8002f8c <USART_SetConfig+0x2b8>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d122      	bne.n	8002db6 <USART_SetConfig+0xe2>
 8002d70:	2003      	movs	r0, #3
 8002d72:	f7ff fded 	bl	8002950 <LL_RCC_GetUSARTClockSource>
 8002d76:	4603      	mov	r3, r0
 8002d78:	f5a3 3340 	sub.w	r3, r3, #196608	@ 0x30000
 8002d7c:	2b03      	cmp	r3, #3
 8002d7e:	d817      	bhi.n	8002db0 <USART_SetConfig+0xdc>
 8002d80:	a201      	add	r2, pc, #4	@ (adr r2, 8002d88 <USART_SetConfig+0xb4>)
 8002d82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d86:	bf00      	nop
 8002d88:	08002d99 	.word	0x08002d99
 8002d8c:	08002da5 	.word	0x08002da5
 8002d90:	08002d9f 	.word	0x08002d9f
 8002d94:	08002dab 	.word	0x08002dab
 8002d98:	2301      	movs	r3, #1
 8002d9a:	77fb      	strb	r3, [r7, #31]
 8002d9c:	e047      	b.n	8002e2e <USART_SetConfig+0x15a>
 8002d9e:	2302      	movs	r3, #2
 8002da0:	77fb      	strb	r3, [r7, #31]
 8002da2:	e044      	b.n	8002e2e <USART_SetConfig+0x15a>
 8002da4:	2304      	movs	r3, #4
 8002da6:	77fb      	strb	r3, [r7, #31]
 8002da8:	e041      	b.n	8002e2e <USART_SetConfig+0x15a>
 8002daa:	2308      	movs	r3, #8
 8002dac:	77fb      	strb	r3, [r7, #31]
 8002dae:	e03e      	b.n	8002e2e <USART_SetConfig+0x15a>
 8002db0:	2310      	movs	r3, #16
 8002db2:	77fb      	strb	r3, [r7, #31]
 8002db4:	e03b      	b.n	8002e2e <USART_SetConfig+0x15a>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a75      	ldr	r2, [pc, #468]	@ (8002f90 <USART_SetConfig+0x2bc>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d134      	bne.n	8002e2a <USART_SetConfig+0x156>
 8002dc0:	200c      	movs	r0, #12
 8002dc2:	f7ff fdc5 	bl	8002950 <LL_RCC_GetUSARTClockSource>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	f5a3 2340 	sub.w	r3, r3, #786432	@ 0xc0000
 8002dcc:	2b0c      	cmp	r3, #12
 8002dce:	d829      	bhi.n	8002e24 <USART_SetConfig+0x150>
 8002dd0:	a201      	add	r2, pc, #4	@ (adr r2, 8002dd8 <USART_SetConfig+0x104>)
 8002dd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dd6:	bf00      	nop
 8002dd8:	08002e0d 	.word	0x08002e0d
 8002ddc:	08002e25 	.word	0x08002e25
 8002de0:	08002e25 	.word	0x08002e25
 8002de4:	08002e25 	.word	0x08002e25
 8002de8:	08002e19 	.word	0x08002e19
 8002dec:	08002e25 	.word	0x08002e25
 8002df0:	08002e25 	.word	0x08002e25
 8002df4:	08002e25 	.word	0x08002e25
 8002df8:	08002e13 	.word	0x08002e13
 8002dfc:	08002e25 	.word	0x08002e25
 8002e00:	08002e25 	.word	0x08002e25
 8002e04:	08002e25 	.word	0x08002e25
 8002e08:	08002e1f 	.word	0x08002e1f
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	77fb      	strb	r3, [r7, #31]
 8002e10:	e00d      	b.n	8002e2e <USART_SetConfig+0x15a>
 8002e12:	2302      	movs	r3, #2
 8002e14:	77fb      	strb	r3, [r7, #31]
 8002e16:	e00a      	b.n	8002e2e <USART_SetConfig+0x15a>
 8002e18:	2304      	movs	r3, #4
 8002e1a:	77fb      	strb	r3, [r7, #31]
 8002e1c:	e007      	b.n	8002e2e <USART_SetConfig+0x15a>
 8002e1e:	2308      	movs	r3, #8
 8002e20:	77fb      	strb	r3, [r7, #31]
 8002e22:	e004      	b.n	8002e2e <USART_SetConfig+0x15a>
 8002e24:	2310      	movs	r3, #16
 8002e26:	77fb      	strb	r3, [r7, #31]
 8002e28:	e001      	b.n	8002e2e <USART_SetConfig+0x15a>
 8002e2a:	2310      	movs	r3, #16
 8002e2c:	77fb      	strb	r3, [r7, #31]

  switch (clocksource)
 8002e2e:	7ffb      	ldrb	r3, [r7, #31]
 8002e30:	2b08      	cmp	r3, #8
 8002e32:	f200 81de 	bhi.w	80031f2 <USART_SetConfig+0x51e>
 8002e36:	a201      	add	r2, pc, #4	@ (adr r2, 8002e3c <USART_SetConfig+0x168>)
 8002e38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e3c:	08002e61 	.word	0x08002e61
 8002e40:	08002f17 	.word	0x08002f17
 8002e44:	08002fdb 	.word	0x08002fdb
 8002e48:	080031f3 	.word	0x080031f3
 8002e4c:	0800308b 	.word	0x0800308b
 8002e50:	080031f3 	.word	0x080031f3
 8002e54:	080031f3 	.word	0x080031f3
 8002e58:	080031f3 	.word	0x080031f3
 8002e5c:	08003141 	.word	0x08003141
  {
    case USART_CLOCKSOURCE_PCLK1:
      pclk = HAL_RCC_GetPCLK1Freq();
 8002e60:	f7ff fa92 	bl	8002388 <HAL_RCC_GetPCLK1Freq>
 8002e64:	6138      	str	r0, [r7, #16]
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d044      	beq.n	8002ef8 <USART_SetConfig+0x224>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e72:	2b01      	cmp	r3, #1
 8002e74:	d03e      	beq.n	8002ef4 <USART_SetConfig+0x220>
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e7a:	2b02      	cmp	r3, #2
 8002e7c:	d038      	beq.n	8002ef0 <USART_SetConfig+0x21c>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e82:	2b03      	cmp	r3, #3
 8002e84:	d032      	beq.n	8002eec <USART_SetConfig+0x218>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e8a:	2b04      	cmp	r3, #4
 8002e8c:	d02c      	beq.n	8002ee8 <USART_SetConfig+0x214>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e92:	2b05      	cmp	r3, #5
 8002e94:	d026      	beq.n	8002ee4 <USART_SetConfig+0x210>
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e9a:	2b06      	cmp	r3, #6
 8002e9c:	d020      	beq.n	8002ee0 <USART_SetConfig+0x20c>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ea2:	2b07      	cmp	r3, #7
 8002ea4:	d01a      	beq.n	8002edc <USART_SetConfig+0x208>
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eaa:	2b08      	cmp	r3, #8
 8002eac:	d014      	beq.n	8002ed8 <USART_SetConfig+0x204>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eb2:	2b09      	cmp	r3, #9
 8002eb4:	d00e      	beq.n	8002ed4 <USART_SetConfig+0x200>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eba:	2b0a      	cmp	r3, #10
 8002ebc:	d008      	beq.n	8002ed0 <USART_SetConfig+0x1fc>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ec2:	2b0b      	cmp	r3, #11
 8002ec4:	d102      	bne.n	8002ecc <USART_SetConfig+0x1f8>
 8002ec6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002eca:	e016      	b.n	8002efa <USART_SetConfig+0x226>
 8002ecc:	2301      	movs	r3, #1
 8002ece:	e014      	b.n	8002efa <USART_SetConfig+0x226>
 8002ed0:	2380      	movs	r3, #128	@ 0x80
 8002ed2:	e012      	b.n	8002efa <USART_SetConfig+0x226>
 8002ed4:	2340      	movs	r3, #64	@ 0x40
 8002ed6:	e010      	b.n	8002efa <USART_SetConfig+0x226>
 8002ed8:	2320      	movs	r3, #32
 8002eda:	e00e      	b.n	8002efa <USART_SetConfig+0x226>
 8002edc:	2310      	movs	r3, #16
 8002ede:	e00c      	b.n	8002efa <USART_SetConfig+0x226>
 8002ee0:	230c      	movs	r3, #12
 8002ee2:	e00a      	b.n	8002efa <USART_SetConfig+0x226>
 8002ee4:	230a      	movs	r3, #10
 8002ee6:	e008      	b.n	8002efa <USART_SetConfig+0x226>
 8002ee8:	2308      	movs	r3, #8
 8002eea:	e006      	b.n	8002efa <USART_SetConfig+0x226>
 8002eec:	2306      	movs	r3, #6
 8002eee:	e004      	b.n	8002efa <USART_SetConfig+0x226>
 8002ef0:	2304      	movs	r3, #4
 8002ef2:	e002      	b.n	8002efa <USART_SetConfig+0x226>
 8002ef4:	2302      	movs	r3, #2
 8002ef6:	e000      	b.n	8002efa <USART_SetConfig+0x226>
 8002ef8:	2301      	movs	r3, #1
 8002efa:	693a      	ldr	r2, [r7, #16]
 8002efc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f00:	005a      	lsls	r2, r3, #1
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	085b      	lsrs	r3, r3, #1
 8002f08:	441a      	add	r2, r3
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f12:	61bb      	str	r3, [r7, #24]
      break;
 8002f14:	e170      	b.n	80031f8 <USART_SetConfig+0x524>
    case USART_CLOCKSOURCE_PCLK2:
      pclk = HAL_RCC_GetPCLK2Freq();
 8002f16:	f7ff fa49 	bl	80023ac <HAL_RCC_GetPCLK2Freq>
 8002f1a:	6138      	str	r0, [r7, #16]
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d04b      	beq.n	8002fbc <USART_SetConfig+0x2e8>
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f28:	2b01      	cmp	r3, #1
 8002f2a:	d045      	beq.n	8002fb8 <USART_SetConfig+0x2e4>
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f30:	2b02      	cmp	r3, #2
 8002f32:	d03f      	beq.n	8002fb4 <USART_SetConfig+0x2e0>
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f38:	2b03      	cmp	r3, #3
 8002f3a:	d039      	beq.n	8002fb0 <USART_SetConfig+0x2dc>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f40:	2b04      	cmp	r3, #4
 8002f42:	d033      	beq.n	8002fac <USART_SetConfig+0x2d8>
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f48:	2b05      	cmp	r3, #5
 8002f4a:	d02d      	beq.n	8002fa8 <USART_SetConfig+0x2d4>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f50:	2b06      	cmp	r3, #6
 8002f52:	d027      	beq.n	8002fa4 <USART_SetConfig+0x2d0>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f58:	2b07      	cmp	r3, #7
 8002f5a:	d021      	beq.n	8002fa0 <USART_SetConfig+0x2cc>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f60:	2b08      	cmp	r3, #8
 8002f62:	d01b      	beq.n	8002f9c <USART_SetConfig+0x2c8>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f68:	2b09      	cmp	r3, #9
 8002f6a:	d015      	beq.n	8002f98 <USART_SetConfig+0x2c4>
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f70:	2b0a      	cmp	r3, #10
 8002f72:	d00f      	beq.n	8002f94 <USART_SetConfig+0x2c0>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f78:	2b0b      	cmp	r3, #11
 8002f7a:	d102      	bne.n	8002f82 <USART_SetConfig+0x2ae>
 8002f7c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002f80:	e01d      	b.n	8002fbe <USART_SetConfig+0x2ea>
 8002f82:	2301      	movs	r3, #1
 8002f84:	e01b      	b.n	8002fbe <USART_SetConfig+0x2ea>
 8002f86:	bf00      	nop
 8002f88:	cfff69f3 	.word	0xcfff69f3
 8002f8c:	40013800 	.word	0x40013800
 8002f90:	40004400 	.word	0x40004400
 8002f94:	2380      	movs	r3, #128	@ 0x80
 8002f96:	e012      	b.n	8002fbe <USART_SetConfig+0x2ea>
 8002f98:	2340      	movs	r3, #64	@ 0x40
 8002f9a:	e010      	b.n	8002fbe <USART_SetConfig+0x2ea>
 8002f9c:	2320      	movs	r3, #32
 8002f9e:	e00e      	b.n	8002fbe <USART_SetConfig+0x2ea>
 8002fa0:	2310      	movs	r3, #16
 8002fa2:	e00c      	b.n	8002fbe <USART_SetConfig+0x2ea>
 8002fa4:	230c      	movs	r3, #12
 8002fa6:	e00a      	b.n	8002fbe <USART_SetConfig+0x2ea>
 8002fa8:	230a      	movs	r3, #10
 8002faa:	e008      	b.n	8002fbe <USART_SetConfig+0x2ea>
 8002fac:	2308      	movs	r3, #8
 8002fae:	e006      	b.n	8002fbe <USART_SetConfig+0x2ea>
 8002fb0:	2306      	movs	r3, #6
 8002fb2:	e004      	b.n	8002fbe <USART_SetConfig+0x2ea>
 8002fb4:	2304      	movs	r3, #4
 8002fb6:	e002      	b.n	8002fbe <USART_SetConfig+0x2ea>
 8002fb8:	2302      	movs	r3, #2
 8002fba:	e000      	b.n	8002fbe <USART_SetConfig+0x2ea>
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	693a      	ldr	r2, [r7, #16]
 8002fc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fc4:	005a      	lsls	r2, r3, #1
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	085b      	lsrs	r3, r3, #1
 8002fcc:	441a      	add	r2, r3
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fd6:	61bb      	str	r3, [r7, #24]
      break;
 8002fd8:	e10e      	b.n	80031f8 <USART_SetConfig+0x524>
    case USART_CLOCKSOURCE_HSI:
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(HSI_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d044      	beq.n	800306c <USART_SetConfig+0x398>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fe6:	2b01      	cmp	r3, #1
 8002fe8:	d03e      	beq.n	8003068 <USART_SetConfig+0x394>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fee:	2b02      	cmp	r3, #2
 8002ff0:	d038      	beq.n	8003064 <USART_SetConfig+0x390>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ff6:	2b03      	cmp	r3, #3
 8002ff8:	d032      	beq.n	8003060 <USART_SetConfig+0x38c>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ffe:	2b04      	cmp	r3, #4
 8003000:	d02c      	beq.n	800305c <USART_SetConfig+0x388>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003006:	2b05      	cmp	r3, #5
 8003008:	d026      	beq.n	8003058 <USART_SetConfig+0x384>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800300e:	2b06      	cmp	r3, #6
 8003010:	d020      	beq.n	8003054 <USART_SetConfig+0x380>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003016:	2b07      	cmp	r3, #7
 8003018:	d01a      	beq.n	8003050 <USART_SetConfig+0x37c>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800301e:	2b08      	cmp	r3, #8
 8003020:	d014      	beq.n	800304c <USART_SetConfig+0x378>
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003026:	2b09      	cmp	r3, #9
 8003028:	d00e      	beq.n	8003048 <USART_SetConfig+0x374>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800302e:	2b0a      	cmp	r3, #10
 8003030:	d008      	beq.n	8003044 <USART_SetConfig+0x370>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003036:	2b0b      	cmp	r3, #11
 8003038:	d102      	bne.n	8003040 <USART_SetConfig+0x36c>
 800303a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800303e:	e016      	b.n	800306e <USART_SetConfig+0x39a>
 8003040:	2301      	movs	r3, #1
 8003042:	e014      	b.n	800306e <USART_SetConfig+0x39a>
 8003044:	2380      	movs	r3, #128	@ 0x80
 8003046:	e012      	b.n	800306e <USART_SetConfig+0x39a>
 8003048:	2340      	movs	r3, #64	@ 0x40
 800304a:	e010      	b.n	800306e <USART_SetConfig+0x39a>
 800304c:	2320      	movs	r3, #32
 800304e:	e00e      	b.n	800306e <USART_SetConfig+0x39a>
 8003050:	2310      	movs	r3, #16
 8003052:	e00c      	b.n	800306e <USART_SetConfig+0x39a>
 8003054:	230c      	movs	r3, #12
 8003056:	e00a      	b.n	800306e <USART_SetConfig+0x39a>
 8003058:	230a      	movs	r3, #10
 800305a:	e008      	b.n	800306e <USART_SetConfig+0x39a>
 800305c:	2308      	movs	r3, #8
 800305e:	e006      	b.n	800306e <USART_SetConfig+0x39a>
 8003060:	2306      	movs	r3, #6
 8003062:	e004      	b.n	800306e <USART_SetConfig+0x39a>
 8003064:	2304      	movs	r3, #4
 8003066:	e002      	b.n	800306e <USART_SetConfig+0x39a>
 8003068:	2302      	movs	r3, #2
 800306a:	e000      	b.n	800306e <USART_SetConfig+0x39a>
 800306c:	2301      	movs	r3, #1
 800306e:	4a79      	ldr	r2, [pc, #484]	@ (8003254 <USART_SetConfig+0x580>)
 8003070:	fbb2 f3f3 	udiv	r3, r2, r3
 8003074:	005a      	lsls	r2, r3, #1
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	085b      	lsrs	r3, r3, #1
 800307c:	441a      	add	r2, r3
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	fbb2 f3f3 	udiv	r3, r2, r3
 8003086:	61bb      	str	r3, [r7, #24]
      break;
 8003088:	e0b6      	b.n	80031f8 <USART_SetConfig+0x524>
    case USART_CLOCKSOURCE_SYSCLK:
      pclk = HAL_RCC_GetSysClockFreq();
 800308a:	f7ff f8c9 	bl	8002220 <HAL_RCC_GetSysClockFreq>
 800308e:	6138      	str	r0, [r7, #16]
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003094:	2b00      	cmp	r3, #0
 8003096:	d044      	beq.n	8003122 <USART_SetConfig+0x44e>
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800309c:	2b01      	cmp	r3, #1
 800309e:	d03e      	beq.n	800311e <USART_SetConfig+0x44a>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030a4:	2b02      	cmp	r3, #2
 80030a6:	d038      	beq.n	800311a <USART_SetConfig+0x446>
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ac:	2b03      	cmp	r3, #3
 80030ae:	d032      	beq.n	8003116 <USART_SetConfig+0x442>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030b4:	2b04      	cmp	r3, #4
 80030b6:	d02c      	beq.n	8003112 <USART_SetConfig+0x43e>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030bc:	2b05      	cmp	r3, #5
 80030be:	d026      	beq.n	800310e <USART_SetConfig+0x43a>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030c4:	2b06      	cmp	r3, #6
 80030c6:	d020      	beq.n	800310a <USART_SetConfig+0x436>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030cc:	2b07      	cmp	r3, #7
 80030ce:	d01a      	beq.n	8003106 <USART_SetConfig+0x432>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030d4:	2b08      	cmp	r3, #8
 80030d6:	d014      	beq.n	8003102 <USART_SetConfig+0x42e>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030dc:	2b09      	cmp	r3, #9
 80030de:	d00e      	beq.n	80030fe <USART_SetConfig+0x42a>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030e4:	2b0a      	cmp	r3, #10
 80030e6:	d008      	beq.n	80030fa <USART_SetConfig+0x426>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ec:	2b0b      	cmp	r3, #11
 80030ee:	d102      	bne.n	80030f6 <USART_SetConfig+0x422>
 80030f0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80030f4:	e016      	b.n	8003124 <USART_SetConfig+0x450>
 80030f6:	2301      	movs	r3, #1
 80030f8:	e014      	b.n	8003124 <USART_SetConfig+0x450>
 80030fa:	2380      	movs	r3, #128	@ 0x80
 80030fc:	e012      	b.n	8003124 <USART_SetConfig+0x450>
 80030fe:	2340      	movs	r3, #64	@ 0x40
 8003100:	e010      	b.n	8003124 <USART_SetConfig+0x450>
 8003102:	2320      	movs	r3, #32
 8003104:	e00e      	b.n	8003124 <USART_SetConfig+0x450>
 8003106:	2310      	movs	r3, #16
 8003108:	e00c      	b.n	8003124 <USART_SetConfig+0x450>
 800310a:	230c      	movs	r3, #12
 800310c:	e00a      	b.n	8003124 <USART_SetConfig+0x450>
 800310e:	230a      	movs	r3, #10
 8003110:	e008      	b.n	8003124 <USART_SetConfig+0x450>
 8003112:	2308      	movs	r3, #8
 8003114:	e006      	b.n	8003124 <USART_SetConfig+0x450>
 8003116:	2306      	movs	r3, #6
 8003118:	e004      	b.n	8003124 <USART_SetConfig+0x450>
 800311a:	2304      	movs	r3, #4
 800311c:	e002      	b.n	8003124 <USART_SetConfig+0x450>
 800311e:	2302      	movs	r3, #2
 8003120:	e000      	b.n	8003124 <USART_SetConfig+0x450>
 8003122:	2301      	movs	r3, #1
 8003124:	693a      	ldr	r2, [r7, #16]
 8003126:	fbb2 f3f3 	udiv	r3, r2, r3
 800312a:	005a      	lsls	r2, r3, #1
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	085b      	lsrs	r3, r3, #1
 8003132:	441a      	add	r2, r3
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	fbb2 f3f3 	udiv	r3, r2, r3
 800313c:	61bb      	str	r3, [r7, #24]
      break;
 800313e:	e05b      	b.n	80031f8 <USART_SetConfig+0x524>
    case USART_CLOCKSOURCE_LSE:
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(LSE_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003144:	2b00      	cmp	r3, #0
 8003146:	d044      	beq.n	80031d2 <USART_SetConfig+0x4fe>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800314c:	2b01      	cmp	r3, #1
 800314e:	d03e      	beq.n	80031ce <USART_SetConfig+0x4fa>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003154:	2b02      	cmp	r3, #2
 8003156:	d038      	beq.n	80031ca <USART_SetConfig+0x4f6>
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800315c:	2b03      	cmp	r3, #3
 800315e:	d032      	beq.n	80031c6 <USART_SetConfig+0x4f2>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003164:	2b04      	cmp	r3, #4
 8003166:	d02c      	beq.n	80031c2 <USART_SetConfig+0x4ee>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800316c:	2b05      	cmp	r3, #5
 800316e:	d026      	beq.n	80031be <USART_SetConfig+0x4ea>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003174:	2b06      	cmp	r3, #6
 8003176:	d020      	beq.n	80031ba <USART_SetConfig+0x4e6>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800317c:	2b07      	cmp	r3, #7
 800317e:	d01a      	beq.n	80031b6 <USART_SetConfig+0x4e2>
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003184:	2b08      	cmp	r3, #8
 8003186:	d014      	beq.n	80031b2 <USART_SetConfig+0x4de>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800318c:	2b09      	cmp	r3, #9
 800318e:	d00e      	beq.n	80031ae <USART_SetConfig+0x4da>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003194:	2b0a      	cmp	r3, #10
 8003196:	d008      	beq.n	80031aa <USART_SetConfig+0x4d6>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800319c:	2b0b      	cmp	r3, #11
 800319e:	d102      	bne.n	80031a6 <USART_SetConfig+0x4d2>
 80031a0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80031a4:	e016      	b.n	80031d4 <USART_SetConfig+0x500>
 80031a6:	2301      	movs	r3, #1
 80031a8:	e014      	b.n	80031d4 <USART_SetConfig+0x500>
 80031aa:	2380      	movs	r3, #128	@ 0x80
 80031ac:	e012      	b.n	80031d4 <USART_SetConfig+0x500>
 80031ae:	2340      	movs	r3, #64	@ 0x40
 80031b0:	e010      	b.n	80031d4 <USART_SetConfig+0x500>
 80031b2:	2320      	movs	r3, #32
 80031b4:	e00e      	b.n	80031d4 <USART_SetConfig+0x500>
 80031b6:	2310      	movs	r3, #16
 80031b8:	e00c      	b.n	80031d4 <USART_SetConfig+0x500>
 80031ba:	230c      	movs	r3, #12
 80031bc:	e00a      	b.n	80031d4 <USART_SetConfig+0x500>
 80031be:	230a      	movs	r3, #10
 80031c0:	e008      	b.n	80031d4 <USART_SetConfig+0x500>
 80031c2:	2308      	movs	r3, #8
 80031c4:	e006      	b.n	80031d4 <USART_SetConfig+0x500>
 80031c6:	2306      	movs	r3, #6
 80031c8:	e004      	b.n	80031d4 <USART_SetConfig+0x500>
 80031ca:	2304      	movs	r3, #4
 80031cc:	e002      	b.n	80031d4 <USART_SetConfig+0x500>
 80031ce:	2302      	movs	r3, #2
 80031d0:	e000      	b.n	80031d4 <USART_SetConfig+0x500>
 80031d2:	2301      	movs	r3, #1
 80031d4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80031d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80031dc:	005a      	lsls	r2, r3, #1
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	085b      	lsrs	r3, r3, #1
 80031e4:	441a      	add	r2, r3
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80031ee:	61bb      	str	r3, [r7, #24]
      break;
 80031f0:	e002      	b.n	80031f8 <USART_SetConfig+0x524>
    default:
      ret = HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
 80031f4:	77bb      	strb	r3, [r7, #30]
      break;
 80031f6:	bf00      	nop
  }

  /* USARTDIV must be greater than or equal to 0d16 and smaller than or equal to ffff */
  if ((usartdiv >= USART_BRR_MIN) && (usartdiv <= USART_BRR_MAX))
 80031f8:	69bb      	ldr	r3, [r7, #24]
 80031fa:	2b0f      	cmp	r3, #15
 80031fc:	d916      	bls.n	800322c <USART_SetConfig+0x558>
 80031fe:	69bb      	ldr	r3, [r7, #24]
 8003200:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003204:	d212      	bcs.n	800322c <USART_SetConfig+0x558>
  {
    brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003206:	69bb      	ldr	r3, [r7, #24]
 8003208:	b29b      	uxth	r3, r3
 800320a:	f023 030f 	bic.w	r3, r3, #15
 800320e:	81fb      	strh	r3, [r7, #14]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003210:	69bb      	ldr	r3, [r7, #24]
 8003212:	085b      	lsrs	r3, r3, #1
 8003214:	b29b      	uxth	r3, r3
 8003216:	f003 0307 	and.w	r3, r3, #7
 800321a:	b29a      	uxth	r2, r3
 800321c:	89fb      	ldrh	r3, [r7, #14]
 800321e:	4313      	orrs	r3, r2
 8003220:	81fb      	strh	r3, [r7, #14]
    husart->Instance->BRR = brrtemp;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	89fa      	ldrh	r2, [r7, #14]
 8003228:	60da      	str	r2, [r3, #12]
 800322a:	e001      	b.n	8003230 <USART_SetConfig+0x55c>
  }
  else
  {
    ret = HAL_ERROR;
 800322c:	2301      	movs	r3, #1
 800322e:	77bb      	strb	r3, [r7, #30]
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  husart->NbTxDataToProcess = 1U;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2201      	movs	r2, #1
 8003234:	879a      	strh	r2, [r3, #60]	@ 0x3c
  husart->NbRxDataToProcess = 1U;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2201      	movs	r2, #1
 800323a:	875a      	strh	r2, [r3, #58]	@ 0x3a

  /* Clear ISR function pointers */
  husart->RxISR   = NULL;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2200      	movs	r2, #0
 8003240:	649a      	str	r2, [r3, #72]	@ 0x48
  husart->TxISR   = NULL;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2200      	movs	r2, #0
 8003246:	64da      	str	r2, [r3, #76]	@ 0x4c

  return ret;
 8003248:	7fbb      	ldrb	r3, [r7, #30]
}
 800324a:	4618      	mov	r0, r3
 800324c:	3720      	adds	r7, #32
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	00f42400 	.word	0x00f42400

08003258 <USART_CheckIdleState>:
  * @brief Check the USART Idle State.
  * @param husart USART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_CheckIdleState(USART_HandleTypeDef *husart)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b086      	sub	sp, #24
 800325c:	af02      	add	r7, sp, #8
 800325e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the USART ErrorCode */
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2200      	movs	r2, #0
 8003264:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003266:	f7fd fdb3 	bl	8000dd0 <HAL_GetTick>
 800326a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((husart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f003 0308 	and.w	r3, r3, #8
 8003276:	2b08      	cmp	r3, #8
 8003278:	d10e      	bne.n	8003298 <USART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_TEACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
 800327a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800327e:	9300      	str	r3, [sp, #0]
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	2200      	movs	r2, #0
 8003284:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003288:	6878      	ldr	r0, [r7, #4]
 800328a:	f7ff fced 	bl	8002c68 <USART_WaitOnFlagUntilTimeout>
 800328e:	4603      	mov	r3, r0
 8003290:	2b00      	cmp	r3, #0
 8003292:	d001      	beq.n	8003298 <USART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003294:	2303      	movs	r3, #3
 8003296:	e01e      	b.n	80032d6 <USART_CheckIdleState+0x7e>
    }
  }
  /* Check if the Receiver is enabled */
  if ((husart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f003 0304 	and.w	r3, r3, #4
 80032a2:	2b04      	cmp	r3, #4
 80032a4:	d10e      	bne.n	80032c4 <USART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_REACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
 80032a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80032aa:	9300      	str	r3, [sp, #0]
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	2200      	movs	r2, #0
 80032b0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80032b4:	6878      	ldr	r0, [r7, #4]
 80032b6:	f7ff fcd7 	bl	8002c68 <USART_WaitOnFlagUntilTimeout>
 80032ba:	4603      	mov	r3, r0
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d001      	beq.n	80032c4 <USART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80032c0:	2303      	movs	r3, #3
 80032c2:	e008      	b.n	80032d6 <USART_CheckIdleState+0x7e>
    }
  }

  /* Initialize the USART state*/
  husart->State = HAL_USART_STATE_READY;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2201      	movs	r2, #1
 80032c8:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Process Unlocked */
  __HAL_UNLOCK(husart);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2200      	movs	r2, #0
 80032d0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 80032d4:	2300      	movs	r3, #0
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	3710      	adds	r7, #16
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}

080032de <HAL_USARTEx_RxFifoFullCallback>:
  * @brief  USART RX Fifo full callback.
  * @param  husart USART handle.
  * @retval None
  */
__weak void HAL_USARTEx_RxFifoFullCallback(USART_HandleTypeDef *husart)
{
 80032de:	b480      	push	{r7}
 80032e0:	b083      	sub	sp, #12
 80032e2:	af00      	add	r7, sp, #0
 80032e4:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80032e6:	bf00      	nop
 80032e8:	370c      	adds	r7, #12
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bc80      	pop	{r7}
 80032ee:	4770      	bx	lr

080032f0 <HAL_USARTEx_TxFifoEmptyCallback>:
  * @brief  USART TX Fifo empty callback.
  * @param  husart USART handle.
  * @retval None
  */
__weak void HAL_USARTEx_TxFifoEmptyCallback(USART_HandleTypeDef *husart)
{
 80032f0:	b480      	push	{r7}
 80032f2:	b083      	sub	sp, #12
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80032f8:	bf00      	nop
 80032fa:	370c      	adds	r7, #12
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bc80      	pop	{r7}
 8003300:	4770      	bx	lr

08003302 <HAL_USARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param husart      USART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USARTEx_DisableFifoMode(USART_HandleTypeDef *husart)
{
 8003302:	b480      	push	{r7}
 8003304:	b085      	sub	sp, #20
 8003306:	af00      	add	r7, sp, #0
 8003308:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(husart->Instance));

  /* Process Locked */
  __HAL_LOCK(husart);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003310:	2b01      	cmp	r3, #1
 8003312:	d101      	bne.n	8003318 <HAL_USARTEx_DisableFifoMode+0x16>
 8003314:	2302      	movs	r3, #2
 8003316:	e027      	b.n	8003368 <HAL_USARTEx_DisableFifoMode+0x66>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2201      	movs	r2, #1
 800331c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  husart->State = HAL_USART_STATE_BUSY;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2202      	movs	r2, #2
 8003324:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Save actual USART configuration */
  tmpcr1 = READ_REG(husart->Instance->CR1);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	60fb      	str	r3, [r7, #12]

  /* Disable USART */
  __HAL_USART_DISABLE(husart);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	681a      	ldr	r2, [r3, #0]
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f022 0201 	bic.w	r2, r2, #1
 800333e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8003346:	60fb      	str	r3, [r7, #12]
  husart->FifoMode = USART_FIFOMODE_DISABLE;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2200      	movs	r2, #0
 800334c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore USART configuration */
  WRITE_REG(husart->Instance->CR1, tmpcr1);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	68fa      	ldr	r2, [r7, #12]
 8003354:	601a      	str	r2, [r3, #0]

  husart->State = HAL_USART_STATE_READY;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2201      	movs	r2, #1
 800335a:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Process Unlocked */
  __HAL_UNLOCK(husart);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2200      	movs	r2, #0
 8003362:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8003366:	2300      	movs	r3, #0
}
 8003368:	4618      	mov	r0, r3
 800336a:	3714      	adds	r7, #20
 800336c:	46bd      	mov	sp, r7
 800336e:	bc80      	pop	{r7}
 8003370:	4770      	bx	lr

08003372 <HAL_USARTEx_SetTxFifoThreshold>:
  *            @arg @ref USART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref USART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USARTEx_SetTxFifoThreshold(USART_HandleTypeDef *husart, uint32_t Threshold)
{
 8003372:	b580      	push	{r7, lr}
 8003374:	b084      	sub	sp, #16
 8003376:	af00      	add	r7, sp, #0
 8003378:	6078      	str	r0, [r7, #4]
 800337a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(husart->Instance));
  assert_param(IS_USART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(husart);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003382:	2b01      	cmp	r3, #1
 8003384:	d101      	bne.n	800338a <HAL_USARTEx_SetTxFifoThreshold+0x18>
 8003386:	2302      	movs	r3, #2
 8003388:	e02d      	b.n	80033e6 <HAL_USARTEx_SetTxFifoThreshold+0x74>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2201      	movs	r2, #1
 800338e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  husart->State = HAL_USART_STATE_BUSY;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2202      	movs	r2, #2
 8003396:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Save actual USART configuration */
  tmpcr1 = READ_REG(husart->Instance->CR1);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	60fb      	str	r3, [r7, #12]

  /* Disable USART */
  __HAL_USART_DISABLE(husart);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	681a      	ldr	r2, [r3, #0]
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f022 0201 	bic.w	r2, r2, #1
 80033b0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(husart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	683a      	ldr	r2, [r7, #0]
 80033c2:	430a      	orrs	r2, r1
 80033c4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  USARTEx_SetNbDataToProcess(husart);
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	f000 f850 	bl	800346c <USARTEx_SetNbDataToProcess>

  /* Restore USART configuration */
  WRITE_REG(husart->Instance->CR1, tmpcr1);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	68fa      	ldr	r2, [r7, #12]
 80033d2:	601a      	str	r2, [r3, #0]

  husart->State = HAL_USART_STATE_READY;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2201      	movs	r2, #1
 80033d8:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Process Unlocked */
  __HAL_UNLOCK(husart);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2200      	movs	r2, #0
 80033e0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 80033e4:	2300      	movs	r3, #0
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3710      	adds	r7, #16
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}

080033ee <HAL_USARTEx_SetRxFifoThreshold>:
  *            @arg @ref USART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref USART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USARTEx_SetRxFifoThreshold(USART_HandleTypeDef *husart, uint32_t Threshold)
{
 80033ee:	b580      	push	{r7, lr}
 80033f0:	b084      	sub	sp, #16
 80033f2:	af00      	add	r7, sp, #0
 80033f4:	6078      	str	r0, [r7, #4]
 80033f6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(husart->Instance));
  assert_param(IS_USART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(husart);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80033fe:	2b01      	cmp	r3, #1
 8003400:	d101      	bne.n	8003406 <HAL_USARTEx_SetRxFifoThreshold+0x18>
 8003402:	2302      	movs	r3, #2
 8003404:	e02d      	b.n	8003462 <HAL_USARTEx_SetRxFifoThreshold+0x74>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2201      	movs	r2, #1
 800340a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  husart->State = HAL_USART_STATE_BUSY;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2202      	movs	r2, #2
 8003412:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Save actual USART configuration */
  tmpcr1 = READ_REG(husart->Instance->CR1);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	60fb      	str	r3, [r7, #12]

  /* Disable USART */
  __HAL_USART_DISABLE(husart);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	681a      	ldr	r2, [r3, #0]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f022 0201 	bic.w	r2, r2, #1
 800342c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(husart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	689b      	ldr	r3, [r3, #8]
 8003434:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	683a      	ldr	r2, [r7, #0]
 800343e:	430a      	orrs	r2, r1
 8003440:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  USARTEx_SetNbDataToProcess(husart);
 8003442:	6878      	ldr	r0, [r7, #4]
 8003444:	f000 f812 	bl	800346c <USARTEx_SetNbDataToProcess>

  /* Restore USART configuration */
  WRITE_REG(husart->Instance->CR1, tmpcr1);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	68fa      	ldr	r2, [r7, #12]
 800344e:	601a      	str	r2, [r3, #0]

  husart->State = HAL_USART_STATE_READY;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2201      	movs	r2, #1
 8003454:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Process Unlocked */
  __HAL_UNLOCK(husart);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2200      	movs	r2, #0
 800345c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8003460:	2300      	movs	r3, #0
}
 8003462:	4618      	mov	r0, r3
 8003464:	3710      	adds	r7, #16
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}
	...

0800346c <USARTEx_SetNbDataToProcess>:
  *       the USART configuration registers.
  * @param husart USART handle.
  * @retval None
  */
static void USARTEx_SetNbDataToProcess(USART_HandleTypeDef *husart)
{
 800346c:	b480      	push	{r7}
 800346e:	b085      	sub	sp, #20
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  uint8_t tx_fifo_threshold;
  /* 2 0U/1U added for MISRAC2012-Rule-18.1_b and MISRAC2012-Rule-18.1_d */
  static const uint8_t numerator[]   = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (husart->FifoMode == USART_FIFOMODE_DISABLE)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003478:	2b00      	cmp	r3, #0
 800347a:	d106      	bne.n	800348a <USARTEx_SetNbDataToProcess+0x1e>
  {
    husart->NbTxDataToProcess = 1U;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2201      	movs	r2, #1
 8003480:	879a      	strh	r2, [r3, #60]	@ 0x3c
    husart->NbRxDataToProcess = 1U;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2201      	movs	r2, #1
 8003486:	875a      	strh	r2, [r3, #58]	@ 0x3a
    rx_fifo_threshold = (uint8_t)((READ_BIT(husart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos) & 0xFFU);
    tx_fifo_threshold = (uint8_t)((READ_BIT(husart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos) & 0xFFU);
    husart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    husart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003488:	e02f      	b.n	80034ea <USARTEx_SetNbDataToProcess+0x7e>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800348a:	2308      	movs	r3, #8
 800348c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800348e:	2308      	movs	r3, #8
 8003490:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)((READ_BIT(husart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos) & 0xFFU);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	689b      	ldr	r3, [r3, #8]
 8003498:	0e5b      	lsrs	r3, r3, #25
 800349a:	b2db      	uxtb	r3, r3
 800349c:	f003 0307 	and.w	r3, r3, #7
 80034a0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)((READ_BIT(husart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos) & 0xFFU);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	689b      	ldr	r3, [r3, #8]
 80034a8:	0f5b      	lsrs	r3, r3, #29
 80034aa:	b2db      	uxtb	r3, r3
 80034ac:	f003 0307 	and.w	r3, r3, #7
 80034b0:	733b      	strb	r3, [r7, #12]
    husart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 80034b2:	7bbb      	ldrb	r3, [r7, #14]
 80034b4:	7b3a      	ldrb	r2, [r7, #12]
 80034b6:	490f      	ldr	r1, [pc, #60]	@ (80034f4 <USARTEx_SetNbDataToProcess+0x88>)
 80034b8:	5c8a      	ldrb	r2, [r1, r2]
 80034ba:	fb02 f303 	mul.w	r3, r2, r3
 80034be:	7b3a      	ldrb	r2, [r7, #12]
 80034c0:	490d      	ldr	r1, [pc, #52]	@ (80034f8 <USARTEx_SetNbDataToProcess+0x8c>)
 80034c2:	5c8a      	ldrb	r2, [r1, r2]
 80034c4:	fb93 f3f2 	sdiv	r3, r3, r2
 80034c8:	b29a      	uxth	r2, r3
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	879a      	strh	r2, [r3, #60]	@ 0x3c
    husart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 80034ce:	7bfb      	ldrb	r3, [r7, #15]
 80034d0:	7b7a      	ldrb	r2, [r7, #13]
 80034d2:	4908      	ldr	r1, [pc, #32]	@ (80034f4 <USARTEx_SetNbDataToProcess+0x88>)
 80034d4:	5c8a      	ldrb	r2, [r1, r2]
 80034d6:	fb02 f303 	mul.w	r3, r2, r3
 80034da:	7b7a      	ldrb	r2, [r7, #13]
 80034dc:	4906      	ldr	r1, [pc, #24]	@ (80034f8 <USARTEx_SetNbDataToProcess+0x8c>)
 80034de:	5c8a      	ldrb	r2, [r1, r2]
 80034e0:	fb93 f3f2 	sdiv	r3, r3, r2
 80034e4:	b29a      	uxth	r2, r3
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	875a      	strh	r2, [r3, #58]	@ 0x3a
}
 80034ea:	bf00      	nop
 80034ec:	3714      	adds	r7, #20
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bc80      	pop	{r7}
 80034f2:	4770      	bx	lr
 80034f4:	080046a8 	.word	0x080046a8
 80034f8:	080046b0 	.word	0x080046b0

080034fc <std>:
 80034fc:	2300      	movs	r3, #0
 80034fe:	b510      	push	{r4, lr}
 8003500:	4604      	mov	r4, r0
 8003502:	e9c0 3300 	strd	r3, r3, [r0]
 8003506:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800350a:	6083      	str	r3, [r0, #8]
 800350c:	8181      	strh	r1, [r0, #12]
 800350e:	6643      	str	r3, [r0, #100]	@ 0x64
 8003510:	81c2      	strh	r2, [r0, #14]
 8003512:	6183      	str	r3, [r0, #24]
 8003514:	4619      	mov	r1, r3
 8003516:	2208      	movs	r2, #8
 8003518:	305c      	adds	r0, #92	@ 0x5c
 800351a:	f000 fa01 	bl	8003920 <memset>
 800351e:	4b0d      	ldr	r3, [pc, #52]	@ (8003554 <std+0x58>)
 8003520:	6263      	str	r3, [r4, #36]	@ 0x24
 8003522:	4b0d      	ldr	r3, [pc, #52]	@ (8003558 <std+0x5c>)
 8003524:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003526:	4b0d      	ldr	r3, [pc, #52]	@ (800355c <std+0x60>)
 8003528:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800352a:	4b0d      	ldr	r3, [pc, #52]	@ (8003560 <std+0x64>)
 800352c:	6323      	str	r3, [r4, #48]	@ 0x30
 800352e:	4b0d      	ldr	r3, [pc, #52]	@ (8003564 <std+0x68>)
 8003530:	6224      	str	r4, [r4, #32]
 8003532:	429c      	cmp	r4, r3
 8003534:	d006      	beq.n	8003544 <std+0x48>
 8003536:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800353a:	4294      	cmp	r4, r2
 800353c:	d002      	beq.n	8003544 <std+0x48>
 800353e:	33d0      	adds	r3, #208	@ 0xd0
 8003540:	429c      	cmp	r4, r3
 8003542:	d105      	bne.n	8003550 <std+0x54>
 8003544:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003548:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800354c:	f000 ba60 	b.w	8003a10 <__retarget_lock_init_recursive>
 8003550:	bd10      	pop	{r4, pc}
 8003552:	bf00      	nop
 8003554:	08003771 	.word	0x08003771
 8003558:	08003793 	.word	0x08003793
 800355c:	080037cb 	.word	0x080037cb
 8003560:	080037ef 	.word	0x080037ef
 8003564:	20000130 	.word	0x20000130

08003568 <stdio_exit_handler>:
 8003568:	4a02      	ldr	r2, [pc, #8]	@ (8003574 <stdio_exit_handler+0xc>)
 800356a:	4903      	ldr	r1, [pc, #12]	@ (8003578 <stdio_exit_handler+0x10>)
 800356c:	4803      	ldr	r0, [pc, #12]	@ (800357c <stdio_exit_handler+0x14>)
 800356e:	f000 b869 	b.w	8003644 <_fwalk_sglue>
 8003572:	bf00      	nop
 8003574:	2000000c 	.word	0x2000000c
 8003578:	080042a5 	.word	0x080042a5
 800357c:	2000001c 	.word	0x2000001c

08003580 <cleanup_stdio>:
 8003580:	6841      	ldr	r1, [r0, #4]
 8003582:	4b0c      	ldr	r3, [pc, #48]	@ (80035b4 <cleanup_stdio+0x34>)
 8003584:	4299      	cmp	r1, r3
 8003586:	b510      	push	{r4, lr}
 8003588:	4604      	mov	r4, r0
 800358a:	d001      	beq.n	8003590 <cleanup_stdio+0x10>
 800358c:	f000 fe8a 	bl	80042a4 <_fflush_r>
 8003590:	68a1      	ldr	r1, [r4, #8]
 8003592:	4b09      	ldr	r3, [pc, #36]	@ (80035b8 <cleanup_stdio+0x38>)
 8003594:	4299      	cmp	r1, r3
 8003596:	d002      	beq.n	800359e <cleanup_stdio+0x1e>
 8003598:	4620      	mov	r0, r4
 800359a:	f000 fe83 	bl	80042a4 <_fflush_r>
 800359e:	68e1      	ldr	r1, [r4, #12]
 80035a0:	4b06      	ldr	r3, [pc, #24]	@ (80035bc <cleanup_stdio+0x3c>)
 80035a2:	4299      	cmp	r1, r3
 80035a4:	d004      	beq.n	80035b0 <cleanup_stdio+0x30>
 80035a6:	4620      	mov	r0, r4
 80035a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80035ac:	f000 be7a 	b.w	80042a4 <_fflush_r>
 80035b0:	bd10      	pop	{r4, pc}
 80035b2:	bf00      	nop
 80035b4:	20000130 	.word	0x20000130
 80035b8:	20000198 	.word	0x20000198
 80035bc:	20000200 	.word	0x20000200

080035c0 <global_stdio_init.part.0>:
 80035c0:	b510      	push	{r4, lr}
 80035c2:	4b0b      	ldr	r3, [pc, #44]	@ (80035f0 <global_stdio_init.part.0+0x30>)
 80035c4:	4c0b      	ldr	r4, [pc, #44]	@ (80035f4 <global_stdio_init.part.0+0x34>)
 80035c6:	4a0c      	ldr	r2, [pc, #48]	@ (80035f8 <global_stdio_init.part.0+0x38>)
 80035c8:	601a      	str	r2, [r3, #0]
 80035ca:	4620      	mov	r0, r4
 80035cc:	2200      	movs	r2, #0
 80035ce:	2104      	movs	r1, #4
 80035d0:	f7ff ff94 	bl	80034fc <std>
 80035d4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80035d8:	2201      	movs	r2, #1
 80035da:	2109      	movs	r1, #9
 80035dc:	f7ff ff8e 	bl	80034fc <std>
 80035e0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80035e4:	2202      	movs	r2, #2
 80035e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80035ea:	2112      	movs	r1, #18
 80035ec:	f7ff bf86 	b.w	80034fc <std>
 80035f0:	20000268 	.word	0x20000268
 80035f4:	20000130 	.word	0x20000130
 80035f8:	08003569 	.word	0x08003569

080035fc <__sfp_lock_acquire>:
 80035fc:	4801      	ldr	r0, [pc, #4]	@ (8003604 <__sfp_lock_acquire+0x8>)
 80035fe:	f000 ba08 	b.w	8003a12 <__retarget_lock_acquire_recursive>
 8003602:	bf00      	nop
 8003604:	20000271 	.word	0x20000271

08003608 <__sfp_lock_release>:
 8003608:	4801      	ldr	r0, [pc, #4]	@ (8003610 <__sfp_lock_release+0x8>)
 800360a:	f000 ba03 	b.w	8003a14 <__retarget_lock_release_recursive>
 800360e:	bf00      	nop
 8003610:	20000271 	.word	0x20000271

08003614 <__sinit>:
 8003614:	b510      	push	{r4, lr}
 8003616:	4604      	mov	r4, r0
 8003618:	f7ff fff0 	bl	80035fc <__sfp_lock_acquire>
 800361c:	6a23      	ldr	r3, [r4, #32]
 800361e:	b11b      	cbz	r3, 8003628 <__sinit+0x14>
 8003620:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003624:	f7ff bff0 	b.w	8003608 <__sfp_lock_release>
 8003628:	4b04      	ldr	r3, [pc, #16]	@ (800363c <__sinit+0x28>)
 800362a:	6223      	str	r3, [r4, #32]
 800362c:	4b04      	ldr	r3, [pc, #16]	@ (8003640 <__sinit+0x2c>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d1f5      	bne.n	8003620 <__sinit+0xc>
 8003634:	f7ff ffc4 	bl	80035c0 <global_stdio_init.part.0>
 8003638:	e7f2      	b.n	8003620 <__sinit+0xc>
 800363a:	bf00      	nop
 800363c:	08003581 	.word	0x08003581
 8003640:	20000268 	.word	0x20000268

08003644 <_fwalk_sglue>:
 8003644:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003648:	4607      	mov	r7, r0
 800364a:	4688      	mov	r8, r1
 800364c:	4614      	mov	r4, r2
 800364e:	2600      	movs	r6, #0
 8003650:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003654:	f1b9 0901 	subs.w	r9, r9, #1
 8003658:	d505      	bpl.n	8003666 <_fwalk_sglue+0x22>
 800365a:	6824      	ldr	r4, [r4, #0]
 800365c:	2c00      	cmp	r4, #0
 800365e:	d1f7      	bne.n	8003650 <_fwalk_sglue+0xc>
 8003660:	4630      	mov	r0, r6
 8003662:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003666:	89ab      	ldrh	r3, [r5, #12]
 8003668:	2b01      	cmp	r3, #1
 800366a:	d907      	bls.n	800367c <_fwalk_sglue+0x38>
 800366c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003670:	3301      	adds	r3, #1
 8003672:	d003      	beq.n	800367c <_fwalk_sglue+0x38>
 8003674:	4629      	mov	r1, r5
 8003676:	4638      	mov	r0, r7
 8003678:	47c0      	blx	r8
 800367a:	4306      	orrs	r6, r0
 800367c:	3568      	adds	r5, #104	@ 0x68
 800367e:	e7e9      	b.n	8003654 <_fwalk_sglue+0x10>

08003680 <iprintf>:
 8003680:	b40f      	push	{r0, r1, r2, r3}
 8003682:	b507      	push	{r0, r1, r2, lr}
 8003684:	4906      	ldr	r1, [pc, #24]	@ (80036a0 <iprintf+0x20>)
 8003686:	ab04      	add	r3, sp, #16
 8003688:	6808      	ldr	r0, [r1, #0]
 800368a:	f853 2b04 	ldr.w	r2, [r3], #4
 800368e:	6881      	ldr	r1, [r0, #8]
 8003690:	9301      	str	r3, [sp, #4]
 8003692:	f000 fae1 	bl	8003c58 <_vfiprintf_r>
 8003696:	b003      	add	sp, #12
 8003698:	f85d eb04 	ldr.w	lr, [sp], #4
 800369c:	b004      	add	sp, #16
 800369e:	4770      	bx	lr
 80036a0:	20000018 	.word	0x20000018

080036a4 <putchar>:
 80036a4:	4b02      	ldr	r3, [pc, #8]	@ (80036b0 <putchar+0xc>)
 80036a6:	4601      	mov	r1, r0
 80036a8:	6818      	ldr	r0, [r3, #0]
 80036aa:	6882      	ldr	r2, [r0, #8]
 80036ac:	f000 be84 	b.w	80043b8 <_putc_r>
 80036b0:	20000018 	.word	0x20000018

080036b4 <_puts_r>:
 80036b4:	6a03      	ldr	r3, [r0, #32]
 80036b6:	b570      	push	{r4, r5, r6, lr}
 80036b8:	6884      	ldr	r4, [r0, #8]
 80036ba:	4605      	mov	r5, r0
 80036bc:	460e      	mov	r6, r1
 80036be:	b90b      	cbnz	r3, 80036c4 <_puts_r+0x10>
 80036c0:	f7ff ffa8 	bl	8003614 <__sinit>
 80036c4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80036c6:	07db      	lsls	r3, r3, #31
 80036c8:	d405      	bmi.n	80036d6 <_puts_r+0x22>
 80036ca:	89a3      	ldrh	r3, [r4, #12]
 80036cc:	0598      	lsls	r0, r3, #22
 80036ce:	d402      	bmi.n	80036d6 <_puts_r+0x22>
 80036d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80036d2:	f000 f99e 	bl	8003a12 <__retarget_lock_acquire_recursive>
 80036d6:	89a3      	ldrh	r3, [r4, #12]
 80036d8:	0719      	lsls	r1, r3, #28
 80036da:	d502      	bpl.n	80036e2 <_puts_r+0x2e>
 80036dc:	6923      	ldr	r3, [r4, #16]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d135      	bne.n	800374e <_puts_r+0x9a>
 80036e2:	4621      	mov	r1, r4
 80036e4:	4628      	mov	r0, r5
 80036e6:	f000 f8c5 	bl	8003874 <__swsetup_r>
 80036ea:	b380      	cbz	r0, 800374e <_puts_r+0x9a>
 80036ec:	f04f 35ff 	mov.w	r5, #4294967295
 80036f0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80036f2:	07da      	lsls	r2, r3, #31
 80036f4:	d405      	bmi.n	8003702 <_puts_r+0x4e>
 80036f6:	89a3      	ldrh	r3, [r4, #12]
 80036f8:	059b      	lsls	r3, r3, #22
 80036fa:	d402      	bmi.n	8003702 <_puts_r+0x4e>
 80036fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80036fe:	f000 f989 	bl	8003a14 <__retarget_lock_release_recursive>
 8003702:	4628      	mov	r0, r5
 8003704:	bd70      	pop	{r4, r5, r6, pc}
 8003706:	2b00      	cmp	r3, #0
 8003708:	da04      	bge.n	8003714 <_puts_r+0x60>
 800370a:	69a2      	ldr	r2, [r4, #24]
 800370c:	429a      	cmp	r2, r3
 800370e:	dc17      	bgt.n	8003740 <_puts_r+0x8c>
 8003710:	290a      	cmp	r1, #10
 8003712:	d015      	beq.n	8003740 <_puts_r+0x8c>
 8003714:	6823      	ldr	r3, [r4, #0]
 8003716:	1c5a      	adds	r2, r3, #1
 8003718:	6022      	str	r2, [r4, #0]
 800371a:	7019      	strb	r1, [r3, #0]
 800371c:	68a3      	ldr	r3, [r4, #8]
 800371e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003722:	3b01      	subs	r3, #1
 8003724:	60a3      	str	r3, [r4, #8]
 8003726:	2900      	cmp	r1, #0
 8003728:	d1ed      	bne.n	8003706 <_puts_r+0x52>
 800372a:	2b00      	cmp	r3, #0
 800372c:	da11      	bge.n	8003752 <_puts_r+0x9e>
 800372e:	4622      	mov	r2, r4
 8003730:	210a      	movs	r1, #10
 8003732:	4628      	mov	r0, r5
 8003734:	f000 f85f 	bl	80037f6 <__swbuf_r>
 8003738:	3001      	adds	r0, #1
 800373a:	d0d7      	beq.n	80036ec <_puts_r+0x38>
 800373c:	250a      	movs	r5, #10
 800373e:	e7d7      	b.n	80036f0 <_puts_r+0x3c>
 8003740:	4622      	mov	r2, r4
 8003742:	4628      	mov	r0, r5
 8003744:	f000 f857 	bl	80037f6 <__swbuf_r>
 8003748:	3001      	adds	r0, #1
 800374a:	d1e7      	bne.n	800371c <_puts_r+0x68>
 800374c:	e7ce      	b.n	80036ec <_puts_r+0x38>
 800374e:	3e01      	subs	r6, #1
 8003750:	e7e4      	b.n	800371c <_puts_r+0x68>
 8003752:	6823      	ldr	r3, [r4, #0]
 8003754:	1c5a      	adds	r2, r3, #1
 8003756:	6022      	str	r2, [r4, #0]
 8003758:	220a      	movs	r2, #10
 800375a:	701a      	strb	r2, [r3, #0]
 800375c:	e7ee      	b.n	800373c <_puts_r+0x88>
	...

08003760 <puts>:
 8003760:	4b02      	ldr	r3, [pc, #8]	@ (800376c <puts+0xc>)
 8003762:	4601      	mov	r1, r0
 8003764:	6818      	ldr	r0, [r3, #0]
 8003766:	f7ff bfa5 	b.w	80036b4 <_puts_r>
 800376a:	bf00      	nop
 800376c:	20000018 	.word	0x20000018

08003770 <__sread>:
 8003770:	b510      	push	{r4, lr}
 8003772:	460c      	mov	r4, r1
 8003774:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003778:	f000 f8fc 	bl	8003974 <_read_r>
 800377c:	2800      	cmp	r0, #0
 800377e:	bfab      	itete	ge
 8003780:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003782:	89a3      	ldrhlt	r3, [r4, #12]
 8003784:	181b      	addge	r3, r3, r0
 8003786:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800378a:	bfac      	ite	ge
 800378c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800378e:	81a3      	strhlt	r3, [r4, #12]
 8003790:	bd10      	pop	{r4, pc}

08003792 <__swrite>:
 8003792:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003796:	461f      	mov	r7, r3
 8003798:	898b      	ldrh	r3, [r1, #12]
 800379a:	05db      	lsls	r3, r3, #23
 800379c:	4605      	mov	r5, r0
 800379e:	460c      	mov	r4, r1
 80037a0:	4616      	mov	r6, r2
 80037a2:	d505      	bpl.n	80037b0 <__swrite+0x1e>
 80037a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037a8:	2302      	movs	r3, #2
 80037aa:	2200      	movs	r2, #0
 80037ac:	f000 f8d0 	bl	8003950 <_lseek_r>
 80037b0:	89a3      	ldrh	r3, [r4, #12]
 80037b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80037b6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80037ba:	81a3      	strh	r3, [r4, #12]
 80037bc:	4632      	mov	r2, r6
 80037be:	463b      	mov	r3, r7
 80037c0:	4628      	mov	r0, r5
 80037c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80037c6:	f000 b8e7 	b.w	8003998 <_write_r>

080037ca <__sseek>:
 80037ca:	b510      	push	{r4, lr}
 80037cc:	460c      	mov	r4, r1
 80037ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037d2:	f000 f8bd 	bl	8003950 <_lseek_r>
 80037d6:	1c43      	adds	r3, r0, #1
 80037d8:	89a3      	ldrh	r3, [r4, #12]
 80037da:	bf15      	itete	ne
 80037dc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80037de:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80037e2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80037e6:	81a3      	strheq	r3, [r4, #12]
 80037e8:	bf18      	it	ne
 80037ea:	81a3      	strhne	r3, [r4, #12]
 80037ec:	bd10      	pop	{r4, pc}

080037ee <__sclose>:
 80037ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037f2:	f000 b89d 	b.w	8003930 <_close_r>

080037f6 <__swbuf_r>:
 80037f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037f8:	460e      	mov	r6, r1
 80037fa:	4614      	mov	r4, r2
 80037fc:	4605      	mov	r5, r0
 80037fe:	b118      	cbz	r0, 8003808 <__swbuf_r+0x12>
 8003800:	6a03      	ldr	r3, [r0, #32]
 8003802:	b90b      	cbnz	r3, 8003808 <__swbuf_r+0x12>
 8003804:	f7ff ff06 	bl	8003614 <__sinit>
 8003808:	69a3      	ldr	r3, [r4, #24]
 800380a:	60a3      	str	r3, [r4, #8]
 800380c:	89a3      	ldrh	r3, [r4, #12]
 800380e:	071a      	lsls	r2, r3, #28
 8003810:	d501      	bpl.n	8003816 <__swbuf_r+0x20>
 8003812:	6923      	ldr	r3, [r4, #16]
 8003814:	b943      	cbnz	r3, 8003828 <__swbuf_r+0x32>
 8003816:	4621      	mov	r1, r4
 8003818:	4628      	mov	r0, r5
 800381a:	f000 f82b 	bl	8003874 <__swsetup_r>
 800381e:	b118      	cbz	r0, 8003828 <__swbuf_r+0x32>
 8003820:	f04f 37ff 	mov.w	r7, #4294967295
 8003824:	4638      	mov	r0, r7
 8003826:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003828:	6823      	ldr	r3, [r4, #0]
 800382a:	6922      	ldr	r2, [r4, #16]
 800382c:	1a98      	subs	r0, r3, r2
 800382e:	6963      	ldr	r3, [r4, #20]
 8003830:	b2f6      	uxtb	r6, r6
 8003832:	4283      	cmp	r3, r0
 8003834:	4637      	mov	r7, r6
 8003836:	dc05      	bgt.n	8003844 <__swbuf_r+0x4e>
 8003838:	4621      	mov	r1, r4
 800383a:	4628      	mov	r0, r5
 800383c:	f000 fd32 	bl	80042a4 <_fflush_r>
 8003840:	2800      	cmp	r0, #0
 8003842:	d1ed      	bne.n	8003820 <__swbuf_r+0x2a>
 8003844:	68a3      	ldr	r3, [r4, #8]
 8003846:	3b01      	subs	r3, #1
 8003848:	60a3      	str	r3, [r4, #8]
 800384a:	6823      	ldr	r3, [r4, #0]
 800384c:	1c5a      	adds	r2, r3, #1
 800384e:	6022      	str	r2, [r4, #0]
 8003850:	701e      	strb	r6, [r3, #0]
 8003852:	6962      	ldr	r2, [r4, #20]
 8003854:	1c43      	adds	r3, r0, #1
 8003856:	429a      	cmp	r2, r3
 8003858:	d004      	beq.n	8003864 <__swbuf_r+0x6e>
 800385a:	89a3      	ldrh	r3, [r4, #12]
 800385c:	07db      	lsls	r3, r3, #31
 800385e:	d5e1      	bpl.n	8003824 <__swbuf_r+0x2e>
 8003860:	2e0a      	cmp	r6, #10
 8003862:	d1df      	bne.n	8003824 <__swbuf_r+0x2e>
 8003864:	4621      	mov	r1, r4
 8003866:	4628      	mov	r0, r5
 8003868:	f000 fd1c 	bl	80042a4 <_fflush_r>
 800386c:	2800      	cmp	r0, #0
 800386e:	d0d9      	beq.n	8003824 <__swbuf_r+0x2e>
 8003870:	e7d6      	b.n	8003820 <__swbuf_r+0x2a>
	...

08003874 <__swsetup_r>:
 8003874:	b538      	push	{r3, r4, r5, lr}
 8003876:	4b29      	ldr	r3, [pc, #164]	@ (800391c <__swsetup_r+0xa8>)
 8003878:	4605      	mov	r5, r0
 800387a:	6818      	ldr	r0, [r3, #0]
 800387c:	460c      	mov	r4, r1
 800387e:	b118      	cbz	r0, 8003888 <__swsetup_r+0x14>
 8003880:	6a03      	ldr	r3, [r0, #32]
 8003882:	b90b      	cbnz	r3, 8003888 <__swsetup_r+0x14>
 8003884:	f7ff fec6 	bl	8003614 <__sinit>
 8003888:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800388c:	0719      	lsls	r1, r3, #28
 800388e:	d422      	bmi.n	80038d6 <__swsetup_r+0x62>
 8003890:	06da      	lsls	r2, r3, #27
 8003892:	d407      	bmi.n	80038a4 <__swsetup_r+0x30>
 8003894:	2209      	movs	r2, #9
 8003896:	602a      	str	r2, [r5, #0]
 8003898:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800389c:	81a3      	strh	r3, [r4, #12]
 800389e:	f04f 30ff 	mov.w	r0, #4294967295
 80038a2:	e033      	b.n	800390c <__swsetup_r+0x98>
 80038a4:	0758      	lsls	r0, r3, #29
 80038a6:	d512      	bpl.n	80038ce <__swsetup_r+0x5a>
 80038a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80038aa:	b141      	cbz	r1, 80038be <__swsetup_r+0x4a>
 80038ac:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80038b0:	4299      	cmp	r1, r3
 80038b2:	d002      	beq.n	80038ba <__swsetup_r+0x46>
 80038b4:	4628      	mov	r0, r5
 80038b6:	f000 f8af 	bl	8003a18 <_free_r>
 80038ba:	2300      	movs	r3, #0
 80038bc:	6363      	str	r3, [r4, #52]	@ 0x34
 80038be:	89a3      	ldrh	r3, [r4, #12]
 80038c0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80038c4:	81a3      	strh	r3, [r4, #12]
 80038c6:	2300      	movs	r3, #0
 80038c8:	6063      	str	r3, [r4, #4]
 80038ca:	6923      	ldr	r3, [r4, #16]
 80038cc:	6023      	str	r3, [r4, #0]
 80038ce:	89a3      	ldrh	r3, [r4, #12]
 80038d0:	f043 0308 	orr.w	r3, r3, #8
 80038d4:	81a3      	strh	r3, [r4, #12]
 80038d6:	6923      	ldr	r3, [r4, #16]
 80038d8:	b94b      	cbnz	r3, 80038ee <__swsetup_r+0x7a>
 80038da:	89a3      	ldrh	r3, [r4, #12]
 80038dc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80038e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80038e4:	d003      	beq.n	80038ee <__swsetup_r+0x7a>
 80038e6:	4621      	mov	r1, r4
 80038e8:	4628      	mov	r0, r5
 80038ea:	f000 fd29 	bl	8004340 <__smakebuf_r>
 80038ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80038f2:	f013 0201 	ands.w	r2, r3, #1
 80038f6:	d00a      	beq.n	800390e <__swsetup_r+0x9a>
 80038f8:	2200      	movs	r2, #0
 80038fa:	60a2      	str	r2, [r4, #8]
 80038fc:	6962      	ldr	r2, [r4, #20]
 80038fe:	4252      	negs	r2, r2
 8003900:	61a2      	str	r2, [r4, #24]
 8003902:	6922      	ldr	r2, [r4, #16]
 8003904:	b942      	cbnz	r2, 8003918 <__swsetup_r+0xa4>
 8003906:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800390a:	d1c5      	bne.n	8003898 <__swsetup_r+0x24>
 800390c:	bd38      	pop	{r3, r4, r5, pc}
 800390e:	0799      	lsls	r1, r3, #30
 8003910:	bf58      	it	pl
 8003912:	6962      	ldrpl	r2, [r4, #20]
 8003914:	60a2      	str	r2, [r4, #8]
 8003916:	e7f4      	b.n	8003902 <__swsetup_r+0x8e>
 8003918:	2000      	movs	r0, #0
 800391a:	e7f7      	b.n	800390c <__swsetup_r+0x98>
 800391c:	20000018 	.word	0x20000018

08003920 <memset>:
 8003920:	4402      	add	r2, r0
 8003922:	4603      	mov	r3, r0
 8003924:	4293      	cmp	r3, r2
 8003926:	d100      	bne.n	800392a <memset+0xa>
 8003928:	4770      	bx	lr
 800392a:	f803 1b01 	strb.w	r1, [r3], #1
 800392e:	e7f9      	b.n	8003924 <memset+0x4>

08003930 <_close_r>:
 8003930:	b538      	push	{r3, r4, r5, lr}
 8003932:	4d06      	ldr	r5, [pc, #24]	@ (800394c <_close_r+0x1c>)
 8003934:	2300      	movs	r3, #0
 8003936:	4604      	mov	r4, r0
 8003938:	4608      	mov	r0, r1
 800393a:	602b      	str	r3, [r5, #0]
 800393c:	f7fd f93a 	bl	8000bb4 <_close>
 8003940:	1c43      	adds	r3, r0, #1
 8003942:	d102      	bne.n	800394a <_close_r+0x1a>
 8003944:	682b      	ldr	r3, [r5, #0]
 8003946:	b103      	cbz	r3, 800394a <_close_r+0x1a>
 8003948:	6023      	str	r3, [r4, #0]
 800394a:	bd38      	pop	{r3, r4, r5, pc}
 800394c:	2000026c 	.word	0x2000026c

08003950 <_lseek_r>:
 8003950:	b538      	push	{r3, r4, r5, lr}
 8003952:	4d07      	ldr	r5, [pc, #28]	@ (8003970 <_lseek_r+0x20>)
 8003954:	4604      	mov	r4, r0
 8003956:	4608      	mov	r0, r1
 8003958:	4611      	mov	r1, r2
 800395a:	2200      	movs	r2, #0
 800395c:	602a      	str	r2, [r5, #0]
 800395e:	461a      	mov	r2, r3
 8003960:	f7fd f94c 	bl	8000bfc <_lseek>
 8003964:	1c43      	adds	r3, r0, #1
 8003966:	d102      	bne.n	800396e <_lseek_r+0x1e>
 8003968:	682b      	ldr	r3, [r5, #0]
 800396a:	b103      	cbz	r3, 800396e <_lseek_r+0x1e>
 800396c:	6023      	str	r3, [r4, #0]
 800396e:	bd38      	pop	{r3, r4, r5, pc}
 8003970:	2000026c 	.word	0x2000026c

08003974 <_read_r>:
 8003974:	b538      	push	{r3, r4, r5, lr}
 8003976:	4d07      	ldr	r5, [pc, #28]	@ (8003994 <_read_r+0x20>)
 8003978:	4604      	mov	r4, r0
 800397a:	4608      	mov	r0, r1
 800397c:	4611      	mov	r1, r2
 800397e:	2200      	movs	r2, #0
 8003980:	602a      	str	r2, [r5, #0]
 8003982:	461a      	mov	r2, r3
 8003984:	f7fd f8f9 	bl	8000b7a <_read>
 8003988:	1c43      	adds	r3, r0, #1
 800398a:	d102      	bne.n	8003992 <_read_r+0x1e>
 800398c:	682b      	ldr	r3, [r5, #0]
 800398e:	b103      	cbz	r3, 8003992 <_read_r+0x1e>
 8003990:	6023      	str	r3, [r4, #0]
 8003992:	bd38      	pop	{r3, r4, r5, pc}
 8003994:	2000026c 	.word	0x2000026c

08003998 <_write_r>:
 8003998:	b538      	push	{r3, r4, r5, lr}
 800399a:	4d07      	ldr	r5, [pc, #28]	@ (80039b8 <_write_r+0x20>)
 800399c:	4604      	mov	r4, r0
 800399e:	4608      	mov	r0, r1
 80039a0:	4611      	mov	r1, r2
 80039a2:	2200      	movs	r2, #0
 80039a4:	602a      	str	r2, [r5, #0]
 80039a6:	461a      	mov	r2, r3
 80039a8:	f7fd f814 	bl	80009d4 <_write>
 80039ac:	1c43      	adds	r3, r0, #1
 80039ae:	d102      	bne.n	80039b6 <_write_r+0x1e>
 80039b0:	682b      	ldr	r3, [r5, #0]
 80039b2:	b103      	cbz	r3, 80039b6 <_write_r+0x1e>
 80039b4:	6023      	str	r3, [r4, #0]
 80039b6:	bd38      	pop	{r3, r4, r5, pc}
 80039b8:	2000026c 	.word	0x2000026c

080039bc <__errno>:
 80039bc:	4b01      	ldr	r3, [pc, #4]	@ (80039c4 <__errno+0x8>)
 80039be:	6818      	ldr	r0, [r3, #0]
 80039c0:	4770      	bx	lr
 80039c2:	bf00      	nop
 80039c4:	20000018 	.word	0x20000018

080039c8 <__libc_init_array>:
 80039c8:	b570      	push	{r4, r5, r6, lr}
 80039ca:	4d0d      	ldr	r5, [pc, #52]	@ (8003a00 <__libc_init_array+0x38>)
 80039cc:	4c0d      	ldr	r4, [pc, #52]	@ (8003a04 <__libc_init_array+0x3c>)
 80039ce:	1b64      	subs	r4, r4, r5
 80039d0:	10a4      	asrs	r4, r4, #2
 80039d2:	2600      	movs	r6, #0
 80039d4:	42a6      	cmp	r6, r4
 80039d6:	d109      	bne.n	80039ec <__libc_init_array+0x24>
 80039d8:	4d0b      	ldr	r5, [pc, #44]	@ (8003a08 <__libc_init_array+0x40>)
 80039da:	4c0c      	ldr	r4, [pc, #48]	@ (8003a0c <__libc_init_array+0x44>)
 80039dc:	f000 fd52 	bl	8004484 <_init>
 80039e0:	1b64      	subs	r4, r4, r5
 80039e2:	10a4      	asrs	r4, r4, #2
 80039e4:	2600      	movs	r6, #0
 80039e6:	42a6      	cmp	r6, r4
 80039e8:	d105      	bne.n	80039f6 <__libc_init_array+0x2e>
 80039ea:	bd70      	pop	{r4, r5, r6, pc}
 80039ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80039f0:	4798      	blx	r3
 80039f2:	3601      	adds	r6, #1
 80039f4:	e7ee      	b.n	80039d4 <__libc_init_array+0xc>
 80039f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80039fa:	4798      	blx	r3
 80039fc:	3601      	adds	r6, #1
 80039fe:	e7f2      	b.n	80039e6 <__libc_init_array+0x1e>
 8003a00:	080046f4 	.word	0x080046f4
 8003a04:	080046f4 	.word	0x080046f4
 8003a08:	080046f4 	.word	0x080046f4
 8003a0c:	080046f8 	.word	0x080046f8

08003a10 <__retarget_lock_init_recursive>:
 8003a10:	4770      	bx	lr

08003a12 <__retarget_lock_acquire_recursive>:
 8003a12:	4770      	bx	lr

08003a14 <__retarget_lock_release_recursive>:
 8003a14:	4770      	bx	lr
	...

08003a18 <_free_r>:
 8003a18:	b538      	push	{r3, r4, r5, lr}
 8003a1a:	4605      	mov	r5, r0
 8003a1c:	2900      	cmp	r1, #0
 8003a1e:	d041      	beq.n	8003aa4 <_free_r+0x8c>
 8003a20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003a24:	1f0c      	subs	r4, r1, #4
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	bfb8      	it	lt
 8003a2a:	18e4      	addlt	r4, r4, r3
 8003a2c:	f000 f8e0 	bl	8003bf0 <__malloc_lock>
 8003a30:	4a1d      	ldr	r2, [pc, #116]	@ (8003aa8 <_free_r+0x90>)
 8003a32:	6813      	ldr	r3, [r2, #0]
 8003a34:	b933      	cbnz	r3, 8003a44 <_free_r+0x2c>
 8003a36:	6063      	str	r3, [r4, #4]
 8003a38:	6014      	str	r4, [r2, #0]
 8003a3a:	4628      	mov	r0, r5
 8003a3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003a40:	f000 b8dc 	b.w	8003bfc <__malloc_unlock>
 8003a44:	42a3      	cmp	r3, r4
 8003a46:	d908      	bls.n	8003a5a <_free_r+0x42>
 8003a48:	6820      	ldr	r0, [r4, #0]
 8003a4a:	1821      	adds	r1, r4, r0
 8003a4c:	428b      	cmp	r3, r1
 8003a4e:	bf01      	itttt	eq
 8003a50:	6819      	ldreq	r1, [r3, #0]
 8003a52:	685b      	ldreq	r3, [r3, #4]
 8003a54:	1809      	addeq	r1, r1, r0
 8003a56:	6021      	streq	r1, [r4, #0]
 8003a58:	e7ed      	b.n	8003a36 <_free_r+0x1e>
 8003a5a:	461a      	mov	r2, r3
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	b10b      	cbz	r3, 8003a64 <_free_r+0x4c>
 8003a60:	42a3      	cmp	r3, r4
 8003a62:	d9fa      	bls.n	8003a5a <_free_r+0x42>
 8003a64:	6811      	ldr	r1, [r2, #0]
 8003a66:	1850      	adds	r0, r2, r1
 8003a68:	42a0      	cmp	r0, r4
 8003a6a:	d10b      	bne.n	8003a84 <_free_r+0x6c>
 8003a6c:	6820      	ldr	r0, [r4, #0]
 8003a6e:	4401      	add	r1, r0
 8003a70:	1850      	adds	r0, r2, r1
 8003a72:	4283      	cmp	r3, r0
 8003a74:	6011      	str	r1, [r2, #0]
 8003a76:	d1e0      	bne.n	8003a3a <_free_r+0x22>
 8003a78:	6818      	ldr	r0, [r3, #0]
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	6053      	str	r3, [r2, #4]
 8003a7e:	4408      	add	r0, r1
 8003a80:	6010      	str	r0, [r2, #0]
 8003a82:	e7da      	b.n	8003a3a <_free_r+0x22>
 8003a84:	d902      	bls.n	8003a8c <_free_r+0x74>
 8003a86:	230c      	movs	r3, #12
 8003a88:	602b      	str	r3, [r5, #0]
 8003a8a:	e7d6      	b.n	8003a3a <_free_r+0x22>
 8003a8c:	6820      	ldr	r0, [r4, #0]
 8003a8e:	1821      	adds	r1, r4, r0
 8003a90:	428b      	cmp	r3, r1
 8003a92:	bf04      	itt	eq
 8003a94:	6819      	ldreq	r1, [r3, #0]
 8003a96:	685b      	ldreq	r3, [r3, #4]
 8003a98:	6063      	str	r3, [r4, #4]
 8003a9a:	bf04      	itt	eq
 8003a9c:	1809      	addeq	r1, r1, r0
 8003a9e:	6021      	streq	r1, [r4, #0]
 8003aa0:	6054      	str	r4, [r2, #4]
 8003aa2:	e7ca      	b.n	8003a3a <_free_r+0x22>
 8003aa4:	bd38      	pop	{r3, r4, r5, pc}
 8003aa6:	bf00      	nop
 8003aa8:	20000278 	.word	0x20000278

08003aac <sbrk_aligned>:
 8003aac:	b570      	push	{r4, r5, r6, lr}
 8003aae:	4e0f      	ldr	r6, [pc, #60]	@ (8003aec <sbrk_aligned+0x40>)
 8003ab0:	460c      	mov	r4, r1
 8003ab2:	6831      	ldr	r1, [r6, #0]
 8003ab4:	4605      	mov	r5, r0
 8003ab6:	b911      	cbnz	r1, 8003abe <sbrk_aligned+0x12>
 8003ab8:	f000 fcd4 	bl	8004464 <_sbrk_r>
 8003abc:	6030      	str	r0, [r6, #0]
 8003abe:	4621      	mov	r1, r4
 8003ac0:	4628      	mov	r0, r5
 8003ac2:	f000 fccf 	bl	8004464 <_sbrk_r>
 8003ac6:	1c43      	adds	r3, r0, #1
 8003ac8:	d103      	bne.n	8003ad2 <sbrk_aligned+0x26>
 8003aca:	f04f 34ff 	mov.w	r4, #4294967295
 8003ace:	4620      	mov	r0, r4
 8003ad0:	bd70      	pop	{r4, r5, r6, pc}
 8003ad2:	1cc4      	adds	r4, r0, #3
 8003ad4:	f024 0403 	bic.w	r4, r4, #3
 8003ad8:	42a0      	cmp	r0, r4
 8003ada:	d0f8      	beq.n	8003ace <sbrk_aligned+0x22>
 8003adc:	1a21      	subs	r1, r4, r0
 8003ade:	4628      	mov	r0, r5
 8003ae0:	f000 fcc0 	bl	8004464 <_sbrk_r>
 8003ae4:	3001      	adds	r0, #1
 8003ae6:	d1f2      	bne.n	8003ace <sbrk_aligned+0x22>
 8003ae8:	e7ef      	b.n	8003aca <sbrk_aligned+0x1e>
 8003aea:	bf00      	nop
 8003aec:	20000274 	.word	0x20000274

08003af0 <_malloc_r>:
 8003af0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003af4:	1ccd      	adds	r5, r1, #3
 8003af6:	f025 0503 	bic.w	r5, r5, #3
 8003afa:	3508      	adds	r5, #8
 8003afc:	2d0c      	cmp	r5, #12
 8003afe:	bf38      	it	cc
 8003b00:	250c      	movcc	r5, #12
 8003b02:	2d00      	cmp	r5, #0
 8003b04:	4606      	mov	r6, r0
 8003b06:	db01      	blt.n	8003b0c <_malloc_r+0x1c>
 8003b08:	42a9      	cmp	r1, r5
 8003b0a:	d904      	bls.n	8003b16 <_malloc_r+0x26>
 8003b0c:	230c      	movs	r3, #12
 8003b0e:	6033      	str	r3, [r6, #0]
 8003b10:	2000      	movs	r0, #0
 8003b12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003b16:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003bec <_malloc_r+0xfc>
 8003b1a:	f000 f869 	bl	8003bf0 <__malloc_lock>
 8003b1e:	f8d8 3000 	ldr.w	r3, [r8]
 8003b22:	461c      	mov	r4, r3
 8003b24:	bb44      	cbnz	r4, 8003b78 <_malloc_r+0x88>
 8003b26:	4629      	mov	r1, r5
 8003b28:	4630      	mov	r0, r6
 8003b2a:	f7ff ffbf 	bl	8003aac <sbrk_aligned>
 8003b2e:	1c43      	adds	r3, r0, #1
 8003b30:	4604      	mov	r4, r0
 8003b32:	d158      	bne.n	8003be6 <_malloc_r+0xf6>
 8003b34:	f8d8 4000 	ldr.w	r4, [r8]
 8003b38:	4627      	mov	r7, r4
 8003b3a:	2f00      	cmp	r7, #0
 8003b3c:	d143      	bne.n	8003bc6 <_malloc_r+0xd6>
 8003b3e:	2c00      	cmp	r4, #0
 8003b40:	d04b      	beq.n	8003bda <_malloc_r+0xea>
 8003b42:	6823      	ldr	r3, [r4, #0]
 8003b44:	4639      	mov	r1, r7
 8003b46:	4630      	mov	r0, r6
 8003b48:	eb04 0903 	add.w	r9, r4, r3
 8003b4c:	f000 fc8a 	bl	8004464 <_sbrk_r>
 8003b50:	4581      	cmp	r9, r0
 8003b52:	d142      	bne.n	8003bda <_malloc_r+0xea>
 8003b54:	6821      	ldr	r1, [r4, #0]
 8003b56:	1a6d      	subs	r5, r5, r1
 8003b58:	4629      	mov	r1, r5
 8003b5a:	4630      	mov	r0, r6
 8003b5c:	f7ff ffa6 	bl	8003aac <sbrk_aligned>
 8003b60:	3001      	adds	r0, #1
 8003b62:	d03a      	beq.n	8003bda <_malloc_r+0xea>
 8003b64:	6823      	ldr	r3, [r4, #0]
 8003b66:	442b      	add	r3, r5
 8003b68:	6023      	str	r3, [r4, #0]
 8003b6a:	f8d8 3000 	ldr.w	r3, [r8]
 8003b6e:	685a      	ldr	r2, [r3, #4]
 8003b70:	bb62      	cbnz	r2, 8003bcc <_malloc_r+0xdc>
 8003b72:	f8c8 7000 	str.w	r7, [r8]
 8003b76:	e00f      	b.n	8003b98 <_malloc_r+0xa8>
 8003b78:	6822      	ldr	r2, [r4, #0]
 8003b7a:	1b52      	subs	r2, r2, r5
 8003b7c:	d420      	bmi.n	8003bc0 <_malloc_r+0xd0>
 8003b7e:	2a0b      	cmp	r2, #11
 8003b80:	d917      	bls.n	8003bb2 <_malloc_r+0xc2>
 8003b82:	1961      	adds	r1, r4, r5
 8003b84:	42a3      	cmp	r3, r4
 8003b86:	6025      	str	r5, [r4, #0]
 8003b88:	bf18      	it	ne
 8003b8a:	6059      	strne	r1, [r3, #4]
 8003b8c:	6863      	ldr	r3, [r4, #4]
 8003b8e:	bf08      	it	eq
 8003b90:	f8c8 1000 	streq.w	r1, [r8]
 8003b94:	5162      	str	r2, [r4, r5]
 8003b96:	604b      	str	r3, [r1, #4]
 8003b98:	4630      	mov	r0, r6
 8003b9a:	f000 f82f 	bl	8003bfc <__malloc_unlock>
 8003b9e:	f104 000b 	add.w	r0, r4, #11
 8003ba2:	1d23      	adds	r3, r4, #4
 8003ba4:	f020 0007 	bic.w	r0, r0, #7
 8003ba8:	1ac2      	subs	r2, r0, r3
 8003baa:	bf1c      	itt	ne
 8003bac:	1a1b      	subne	r3, r3, r0
 8003bae:	50a3      	strne	r3, [r4, r2]
 8003bb0:	e7af      	b.n	8003b12 <_malloc_r+0x22>
 8003bb2:	6862      	ldr	r2, [r4, #4]
 8003bb4:	42a3      	cmp	r3, r4
 8003bb6:	bf0c      	ite	eq
 8003bb8:	f8c8 2000 	streq.w	r2, [r8]
 8003bbc:	605a      	strne	r2, [r3, #4]
 8003bbe:	e7eb      	b.n	8003b98 <_malloc_r+0xa8>
 8003bc0:	4623      	mov	r3, r4
 8003bc2:	6864      	ldr	r4, [r4, #4]
 8003bc4:	e7ae      	b.n	8003b24 <_malloc_r+0x34>
 8003bc6:	463c      	mov	r4, r7
 8003bc8:	687f      	ldr	r7, [r7, #4]
 8003bca:	e7b6      	b.n	8003b3a <_malloc_r+0x4a>
 8003bcc:	461a      	mov	r2, r3
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	42a3      	cmp	r3, r4
 8003bd2:	d1fb      	bne.n	8003bcc <_malloc_r+0xdc>
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	6053      	str	r3, [r2, #4]
 8003bd8:	e7de      	b.n	8003b98 <_malloc_r+0xa8>
 8003bda:	230c      	movs	r3, #12
 8003bdc:	6033      	str	r3, [r6, #0]
 8003bde:	4630      	mov	r0, r6
 8003be0:	f000 f80c 	bl	8003bfc <__malloc_unlock>
 8003be4:	e794      	b.n	8003b10 <_malloc_r+0x20>
 8003be6:	6005      	str	r5, [r0, #0]
 8003be8:	e7d6      	b.n	8003b98 <_malloc_r+0xa8>
 8003bea:	bf00      	nop
 8003bec:	20000278 	.word	0x20000278

08003bf0 <__malloc_lock>:
 8003bf0:	4801      	ldr	r0, [pc, #4]	@ (8003bf8 <__malloc_lock+0x8>)
 8003bf2:	f7ff bf0e 	b.w	8003a12 <__retarget_lock_acquire_recursive>
 8003bf6:	bf00      	nop
 8003bf8:	20000270 	.word	0x20000270

08003bfc <__malloc_unlock>:
 8003bfc:	4801      	ldr	r0, [pc, #4]	@ (8003c04 <__malloc_unlock+0x8>)
 8003bfe:	f7ff bf09 	b.w	8003a14 <__retarget_lock_release_recursive>
 8003c02:	bf00      	nop
 8003c04:	20000270 	.word	0x20000270

08003c08 <__sfputc_r>:
 8003c08:	6893      	ldr	r3, [r2, #8]
 8003c0a:	3b01      	subs	r3, #1
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	b410      	push	{r4}
 8003c10:	6093      	str	r3, [r2, #8]
 8003c12:	da07      	bge.n	8003c24 <__sfputc_r+0x1c>
 8003c14:	6994      	ldr	r4, [r2, #24]
 8003c16:	42a3      	cmp	r3, r4
 8003c18:	db01      	blt.n	8003c1e <__sfputc_r+0x16>
 8003c1a:	290a      	cmp	r1, #10
 8003c1c:	d102      	bne.n	8003c24 <__sfputc_r+0x1c>
 8003c1e:	bc10      	pop	{r4}
 8003c20:	f7ff bde9 	b.w	80037f6 <__swbuf_r>
 8003c24:	6813      	ldr	r3, [r2, #0]
 8003c26:	1c58      	adds	r0, r3, #1
 8003c28:	6010      	str	r0, [r2, #0]
 8003c2a:	7019      	strb	r1, [r3, #0]
 8003c2c:	4608      	mov	r0, r1
 8003c2e:	bc10      	pop	{r4}
 8003c30:	4770      	bx	lr

08003c32 <__sfputs_r>:
 8003c32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c34:	4606      	mov	r6, r0
 8003c36:	460f      	mov	r7, r1
 8003c38:	4614      	mov	r4, r2
 8003c3a:	18d5      	adds	r5, r2, r3
 8003c3c:	42ac      	cmp	r4, r5
 8003c3e:	d101      	bne.n	8003c44 <__sfputs_r+0x12>
 8003c40:	2000      	movs	r0, #0
 8003c42:	e007      	b.n	8003c54 <__sfputs_r+0x22>
 8003c44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c48:	463a      	mov	r2, r7
 8003c4a:	4630      	mov	r0, r6
 8003c4c:	f7ff ffdc 	bl	8003c08 <__sfputc_r>
 8003c50:	1c43      	adds	r3, r0, #1
 8003c52:	d1f3      	bne.n	8003c3c <__sfputs_r+0xa>
 8003c54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003c58 <_vfiprintf_r>:
 8003c58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c5c:	460d      	mov	r5, r1
 8003c5e:	b09d      	sub	sp, #116	@ 0x74
 8003c60:	4614      	mov	r4, r2
 8003c62:	4698      	mov	r8, r3
 8003c64:	4606      	mov	r6, r0
 8003c66:	b118      	cbz	r0, 8003c70 <_vfiprintf_r+0x18>
 8003c68:	6a03      	ldr	r3, [r0, #32]
 8003c6a:	b90b      	cbnz	r3, 8003c70 <_vfiprintf_r+0x18>
 8003c6c:	f7ff fcd2 	bl	8003614 <__sinit>
 8003c70:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003c72:	07d9      	lsls	r1, r3, #31
 8003c74:	d405      	bmi.n	8003c82 <_vfiprintf_r+0x2a>
 8003c76:	89ab      	ldrh	r3, [r5, #12]
 8003c78:	059a      	lsls	r2, r3, #22
 8003c7a:	d402      	bmi.n	8003c82 <_vfiprintf_r+0x2a>
 8003c7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003c7e:	f7ff fec8 	bl	8003a12 <__retarget_lock_acquire_recursive>
 8003c82:	89ab      	ldrh	r3, [r5, #12]
 8003c84:	071b      	lsls	r3, r3, #28
 8003c86:	d501      	bpl.n	8003c8c <_vfiprintf_r+0x34>
 8003c88:	692b      	ldr	r3, [r5, #16]
 8003c8a:	b99b      	cbnz	r3, 8003cb4 <_vfiprintf_r+0x5c>
 8003c8c:	4629      	mov	r1, r5
 8003c8e:	4630      	mov	r0, r6
 8003c90:	f7ff fdf0 	bl	8003874 <__swsetup_r>
 8003c94:	b170      	cbz	r0, 8003cb4 <_vfiprintf_r+0x5c>
 8003c96:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003c98:	07dc      	lsls	r4, r3, #31
 8003c9a:	d504      	bpl.n	8003ca6 <_vfiprintf_r+0x4e>
 8003c9c:	f04f 30ff 	mov.w	r0, #4294967295
 8003ca0:	b01d      	add	sp, #116	@ 0x74
 8003ca2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ca6:	89ab      	ldrh	r3, [r5, #12]
 8003ca8:	0598      	lsls	r0, r3, #22
 8003caa:	d4f7      	bmi.n	8003c9c <_vfiprintf_r+0x44>
 8003cac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003cae:	f7ff feb1 	bl	8003a14 <__retarget_lock_release_recursive>
 8003cb2:	e7f3      	b.n	8003c9c <_vfiprintf_r+0x44>
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	9309      	str	r3, [sp, #36]	@ 0x24
 8003cb8:	2320      	movs	r3, #32
 8003cba:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003cbe:	f8cd 800c 	str.w	r8, [sp, #12]
 8003cc2:	2330      	movs	r3, #48	@ 0x30
 8003cc4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8003e74 <_vfiprintf_r+0x21c>
 8003cc8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003ccc:	f04f 0901 	mov.w	r9, #1
 8003cd0:	4623      	mov	r3, r4
 8003cd2:	469a      	mov	sl, r3
 8003cd4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003cd8:	b10a      	cbz	r2, 8003cde <_vfiprintf_r+0x86>
 8003cda:	2a25      	cmp	r2, #37	@ 0x25
 8003cdc:	d1f9      	bne.n	8003cd2 <_vfiprintf_r+0x7a>
 8003cde:	ebba 0b04 	subs.w	fp, sl, r4
 8003ce2:	d00b      	beq.n	8003cfc <_vfiprintf_r+0xa4>
 8003ce4:	465b      	mov	r3, fp
 8003ce6:	4622      	mov	r2, r4
 8003ce8:	4629      	mov	r1, r5
 8003cea:	4630      	mov	r0, r6
 8003cec:	f7ff ffa1 	bl	8003c32 <__sfputs_r>
 8003cf0:	3001      	adds	r0, #1
 8003cf2:	f000 80a7 	beq.w	8003e44 <_vfiprintf_r+0x1ec>
 8003cf6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003cf8:	445a      	add	r2, fp
 8003cfa:	9209      	str	r2, [sp, #36]	@ 0x24
 8003cfc:	f89a 3000 	ldrb.w	r3, [sl]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	f000 809f 	beq.w	8003e44 <_vfiprintf_r+0x1ec>
 8003d06:	2300      	movs	r3, #0
 8003d08:	f04f 32ff 	mov.w	r2, #4294967295
 8003d0c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003d10:	f10a 0a01 	add.w	sl, sl, #1
 8003d14:	9304      	str	r3, [sp, #16]
 8003d16:	9307      	str	r3, [sp, #28]
 8003d18:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003d1c:	931a      	str	r3, [sp, #104]	@ 0x68
 8003d1e:	4654      	mov	r4, sl
 8003d20:	2205      	movs	r2, #5
 8003d22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d26:	4853      	ldr	r0, [pc, #332]	@ (8003e74 <_vfiprintf_r+0x21c>)
 8003d28:	f7fc fa32 	bl	8000190 <memchr>
 8003d2c:	9a04      	ldr	r2, [sp, #16]
 8003d2e:	b9d8      	cbnz	r0, 8003d68 <_vfiprintf_r+0x110>
 8003d30:	06d1      	lsls	r1, r2, #27
 8003d32:	bf44      	itt	mi
 8003d34:	2320      	movmi	r3, #32
 8003d36:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003d3a:	0713      	lsls	r3, r2, #28
 8003d3c:	bf44      	itt	mi
 8003d3e:	232b      	movmi	r3, #43	@ 0x2b
 8003d40:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003d44:	f89a 3000 	ldrb.w	r3, [sl]
 8003d48:	2b2a      	cmp	r3, #42	@ 0x2a
 8003d4a:	d015      	beq.n	8003d78 <_vfiprintf_r+0x120>
 8003d4c:	9a07      	ldr	r2, [sp, #28]
 8003d4e:	4654      	mov	r4, sl
 8003d50:	2000      	movs	r0, #0
 8003d52:	f04f 0c0a 	mov.w	ip, #10
 8003d56:	4621      	mov	r1, r4
 8003d58:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003d5c:	3b30      	subs	r3, #48	@ 0x30
 8003d5e:	2b09      	cmp	r3, #9
 8003d60:	d94b      	bls.n	8003dfa <_vfiprintf_r+0x1a2>
 8003d62:	b1b0      	cbz	r0, 8003d92 <_vfiprintf_r+0x13a>
 8003d64:	9207      	str	r2, [sp, #28]
 8003d66:	e014      	b.n	8003d92 <_vfiprintf_r+0x13a>
 8003d68:	eba0 0308 	sub.w	r3, r0, r8
 8003d6c:	fa09 f303 	lsl.w	r3, r9, r3
 8003d70:	4313      	orrs	r3, r2
 8003d72:	9304      	str	r3, [sp, #16]
 8003d74:	46a2      	mov	sl, r4
 8003d76:	e7d2      	b.n	8003d1e <_vfiprintf_r+0xc6>
 8003d78:	9b03      	ldr	r3, [sp, #12]
 8003d7a:	1d19      	adds	r1, r3, #4
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	9103      	str	r1, [sp, #12]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	bfbb      	ittet	lt
 8003d84:	425b      	neglt	r3, r3
 8003d86:	f042 0202 	orrlt.w	r2, r2, #2
 8003d8a:	9307      	strge	r3, [sp, #28]
 8003d8c:	9307      	strlt	r3, [sp, #28]
 8003d8e:	bfb8      	it	lt
 8003d90:	9204      	strlt	r2, [sp, #16]
 8003d92:	7823      	ldrb	r3, [r4, #0]
 8003d94:	2b2e      	cmp	r3, #46	@ 0x2e
 8003d96:	d10a      	bne.n	8003dae <_vfiprintf_r+0x156>
 8003d98:	7863      	ldrb	r3, [r4, #1]
 8003d9a:	2b2a      	cmp	r3, #42	@ 0x2a
 8003d9c:	d132      	bne.n	8003e04 <_vfiprintf_r+0x1ac>
 8003d9e:	9b03      	ldr	r3, [sp, #12]
 8003da0:	1d1a      	adds	r2, r3, #4
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	9203      	str	r2, [sp, #12]
 8003da6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003daa:	3402      	adds	r4, #2
 8003dac:	9305      	str	r3, [sp, #20]
 8003dae:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8003e78 <_vfiprintf_r+0x220>
 8003db2:	7821      	ldrb	r1, [r4, #0]
 8003db4:	2203      	movs	r2, #3
 8003db6:	4650      	mov	r0, sl
 8003db8:	f7fc f9ea 	bl	8000190 <memchr>
 8003dbc:	b138      	cbz	r0, 8003dce <_vfiprintf_r+0x176>
 8003dbe:	9b04      	ldr	r3, [sp, #16]
 8003dc0:	eba0 000a 	sub.w	r0, r0, sl
 8003dc4:	2240      	movs	r2, #64	@ 0x40
 8003dc6:	4082      	lsls	r2, r0
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	3401      	adds	r4, #1
 8003dcc:	9304      	str	r3, [sp, #16]
 8003dce:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003dd2:	482a      	ldr	r0, [pc, #168]	@ (8003e7c <_vfiprintf_r+0x224>)
 8003dd4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003dd8:	2206      	movs	r2, #6
 8003dda:	f7fc f9d9 	bl	8000190 <memchr>
 8003dde:	2800      	cmp	r0, #0
 8003de0:	d03f      	beq.n	8003e62 <_vfiprintf_r+0x20a>
 8003de2:	4b27      	ldr	r3, [pc, #156]	@ (8003e80 <_vfiprintf_r+0x228>)
 8003de4:	bb1b      	cbnz	r3, 8003e2e <_vfiprintf_r+0x1d6>
 8003de6:	9b03      	ldr	r3, [sp, #12]
 8003de8:	3307      	adds	r3, #7
 8003dea:	f023 0307 	bic.w	r3, r3, #7
 8003dee:	3308      	adds	r3, #8
 8003df0:	9303      	str	r3, [sp, #12]
 8003df2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003df4:	443b      	add	r3, r7
 8003df6:	9309      	str	r3, [sp, #36]	@ 0x24
 8003df8:	e76a      	b.n	8003cd0 <_vfiprintf_r+0x78>
 8003dfa:	fb0c 3202 	mla	r2, ip, r2, r3
 8003dfe:	460c      	mov	r4, r1
 8003e00:	2001      	movs	r0, #1
 8003e02:	e7a8      	b.n	8003d56 <_vfiprintf_r+0xfe>
 8003e04:	2300      	movs	r3, #0
 8003e06:	3401      	adds	r4, #1
 8003e08:	9305      	str	r3, [sp, #20]
 8003e0a:	4619      	mov	r1, r3
 8003e0c:	f04f 0c0a 	mov.w	ip, #10
 8003e10:	4620      	mov	r0, r4
 8003e12:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003e16:	3a30      	subs	r2, #48	@ 0x30
 8003e18:	2a09      	cmp	r2, #9
 8003e1a:	d903      	bls.n	8003e24 <_vfiprintf_r+0x1cc>
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d0c6      	beq.n	8003dae <_vfiprintf_r+0x156>
 8003e20:	9105      	str	r1, [sp, #20]
 8003e22:	e7c4      	b.n	8003dae <_vfiprintf_r+0x156>
 8003e24:	fb0c 2101 	mla	r1, ip, r1, r2
 8003e28:	4604      	mov	r4, r0
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e7f0      	b.n	8003e10 <_vfiprintf_r+0x1b8>
 8003e2e:	ab03      	add	r3, sp, #12
 8003e30:	9300      	str	r3, [sp, #0]
 8003e32:	462a      	mov	r2, r5
 8003e34:	4b13      	ldr	r3, [pc, #76]	@ (8003e84 <_vfiprintf_r+0x22c>)
 8003e36:	a904      	add	r1, sp, #16
 8003e38:	4630      	mov	r0, r6
 8003e3a:	f3af 8000 	nop.w
 8003e3e:	4607      	mov	r7, r0
 8003e40:	1c78      	adds	r0, r7, #1
 8003e42:	d1d6      	bne.n	8003df2 <_vfiprintf_r+0x19a>
 8003e44:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003e46:	07d9      	lsls	r1, r3, #31
 8003e48:	d405      	bmi.n	8003e56 <_vfiprintf_r+0x1fe>
 8003e4a:	89ab      	ldrh	r3, [r5, #12]
 8003e4c:	059a      	lsls	r2, r3, #22
 8003e4e:	d402      	bmi.n	8003e56 <_vfiprintf_r+0x1fe>
 8003e50:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003e52:	f7ff fddf 	bl	8003a14 <__retarget_lock_release_recursive>
 8003e56:	89ab      	ldrh	r3, [r5, #12]
 8003e58:	065b      	lsls	r3, r3, #25
 8003e5a:	f53f af1f 	bmi.w	8003c9c <_vfiprintf_r+0x44>
 8003e5e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003e60:	e71e      	b.n	8003ca0 <_vfiprintf_r+0x48>
 8003e62:	ab03      	add	r3, sp, #12
 8003e64:	9300      	str	r3, [sp, #0]
 8003e66:	462a      	mov	r2, r5
 8003e68:	4b06      	ldr	r3, [pc, #24]	@ (8003e84 <_vfiprintf_r+0x22c>)
 8003e6a:	a904      	add	r1, sp, #16
 8003e6c:	4630      	mov	r0, r6
 8003e6e:	f000 f879 	bl	8003f64 <_printf_i>
 8003e72:	e7e4      	b.n	8003e3e <_vfiprintf_r+0x1e6>
 8003e74:	080046b8 	.word	0x080046b8
 8003e78:	080046be 	.word	0x080046be
 8003e7c:	080046c2 	.word	0x080046c2
 8003e80:	00000000 	.word	0x00000000
 8003e84:	08003c33 	.word	0x08003c33

08003e88 <_printf_common>:
 8003e88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e8c:	4616      	mov	r6, r2
 8003e8e:	4698      	mov	r8, r3
 8003e90:	688a      	ldr	r2, [r1, #8]
 8003e92:	690b      	ldr	r3, [r1, #16]
 8003e94:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	bfb8      	it	lt
 8003e9c:	4613      	movlt	r3, r2
 8003e9e:	6033      	str	r3, [r6, #0]
 8003ea0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003ea4:	4607      	mov	r7, r0
 8003ea6:	460c      	mov	r4, r1
 8003ea8:	b10a      	cbz	r2, 8003eae <_printf_common+0x26>
 8003eaa:	3301      	adds	r3, #1
 8003eac:	6033      	str	r3, [r6, #0]
 8003eae:	6823      	ldr	r3, [r4, #0]
 8003eb0:	0699      	lsls	r1, r3, #26
 8003eb2:	bf42      	ittt	mi
 8003eb4:	6833      	ldrmi	r3, [r6, #0]
 8003eb6:	3302      	addmi	r3, #2
 8003eb8:	6033      	strmi	r3, [r6, #0]
 8003eba:	6825      	ldr	r5, [r4, #0]
 8003ebc:	f015 0506 	ands.w	r5, r5, #6
 8003ec0:	d106      	bne.n	8003ed0 <_printf_common+0x48>
 8003ec2:	f104 0a19 	add.w	sl, r4, #25
 8003ec6:	68e3      	ldr	r3, [r4, #12]
 8003ec8:	6832      	ldr	r2, [r6, #0]
 8003eca:	1a9b      	subs	r3, r3, r2
 8003ecc:	42ab      	cmp	r3, r5
 8003ece:	dc26      	bgt.n	8003f1e <_printf_common+0x96>
 8003ed0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003ed4:	6822      	ldr	r2, [r4, #0]
 8003ed6:	3b00      	subs	r3, #0
 8003ed8:	bf18      	it	ne
 8003eda:	2301      	movne	r3, #1
 8003edc:	0692      	lsls	r2, r2, #26
 8003ede:	d42b      	bmi.n	8003f38 <_printf_common+0xb0>
 8003ee0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003ee4:	4641      	mov	r1, r8
 8003ee6:	4638      	mov	r0, r7
 8003ee8:	47c8      	blx	r9
 8003eea:	3001      	adds	r0, #1
 8003eec:	d01e      	beq.n	8003f2c <_printf_common+0xa4>
 8003eee:	6823      	ldr	r3, [r4, #0]
 8003ef0:	6922      	ldr	r2, [r4, #16]
 8003ef2:	f003 0306 	and.w	r3, r3, #6
 8003ef6:	2b04      	cmp	r3, #4
 8003ef8:	bf02      	ittt	eq
 8003efa:	68e5      	ldreq	r5, [r4, #12]
 8003efc:	6833      	ldreq	r3, [r6, #0]
 8003efe:	1aed      	subeq	r5, r5, r3
 8003f00:	68a3      	ldr	r3, [r4, #8]
 8003f02:	bf0c      	ite	eq
 8003f04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003f08:	2500      	movne	r5, #0
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	bfc4      	itt	gt
 8003f0e:	1a9b      	subgt	r3, r3, r2
 8003f10:	18ed      	addgt	r5, r5, r3
 8003f12:	2600      	movs	r6, #0
 8003f14:	341a      	adds	r4, #26
 8003f16:	42b5      	cmp	r5, r6
 8003f18:	d11a      	bne.n	8003f50 <_printf_common+0xc8>
 8003f1a:	2000      	movs	r0, #0
 8003f1c:	e008      	b.n	8003f30 <_printf_common+0xa8>
 8003f1e:	2301      	movs	r3, #1
 8003f20:	4652      	mov	r2, sl
 8003f22:	4641      	mov	r1, r8
 8003f24:	4638      	mov	r0, r7
 8003f26:	47c8      	blx	r9
 8003f28:	3001      	adds	r0, #1
 8003f2a:	d103      	bne.n	8003f34 <_printf_common+0xac>
 8003f2c:	f04f 30ff 	mov.w	r0, #4294967295
 8003f30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f34:	3501      	adds	r5, #1
 8003f36:	e7c6      	b.n	8003ec6 <_printf_common+0x3e>
 8003f38:	18e1      	adds	r1, r4, r3
 8003f3a:	1c5a      	adds	r2, r3, #1
 8003f3c:	2030      	movs	r0, #48	@ 0x30
 8003f3e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003f42:	4422      	add	r2, r4
 8003f44:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003f48:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003f4c:	3302      	adds	r3, #2
 8003f4e:	e7c7      	b.n	8003ee0 <_printf_common+0x58>
 8003f50:	2301      	movs	r3, #1
 8003f52:	4622      	mov	r2, r4
 8003f54:	4641      	mov	r1, r8
 8003f56:	4638      	mov	r0, r7
 8003f58:	47c8      	blx	r9
 8003f5a:	3001      	adds	r0, #1
 8003f5c:	d0e6      	beq.n	8003f2c <_printf_common+0xa4>
 8003f5e:	3601      	adds	r6, #1
 8003f60:	e7d9      	b.n	8003f16 <_printf_common+0x8e>
	...

08003f64 <_printf_i>:
 8003f64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003f68:	7e0f      	ldrb	r7, [r1, #24]
 8003f6a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003f6c:	2f78      	cmp	r7, #120	@ 0x78
 8003f6e:	4691      	mov	r9, r2
 8003f70:	4680      	mov	r8, r0
 8003f72:	460c      	mov	r4, r1
 8003f74:	469a      	mov	sl, r3
 8003f76:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003f7a:	d807      	bhi.n	8003f8c <_printf_i+0x28>
 8003f7c:	2f62      	cmp	r7, #98	@ 0x62
 8003f7e:	d80a      	bhi.n	8003f96 <_printf_i+0x32>
 8003f80:	2f00      	cmp	r7, #0
 8003f82:	f000 80d2 	beq.w	800412a <_printf_i+0x1c6>
 8003f86:	2f58      	cmp	r7, #88	@ 0x58
 8003f88:	f000 80b9 	beq.w	80040fe <_printf_i+0x19a>
 8003f8c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003f90:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003f94:	e03a      	b.n	800400c <_printf_i+0xa8>
 8003f96:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003f9a:	2b15      	cmp	r3, #21
 8003f9c:	d8f6      	bhi.n	8003f8c <_printf_i+0x28>
 8003f9e:	a101      	add	r1, pc, #4	@ (adr r1, 8003fa4 <_printf_i+0x40>)
 8003fa0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003fa4:	08003ffd 	.word	0x08003ffd
 8003fa8:	08004011 	.word	0x08004011
 8003fac:	08003f8d 	.word	0x08003f8d
 8003fb0:	08003f8d 	.word	0x08003f8d
 8003fb4:	08003f8d 	.word	0x08003f8d
 8003fb8:	08003f8d 	.word	0x08003f8d
 8003fbc:	08004011 	.word	0x08004011
 8003fc0:	08003f8d 	.word	0x08003f8d
 8003fc4:	08003f8d 	.word	0x08003f8d
 8003fc8:	08003f8d 	.word	0x08003f8d
 8003fcc:	08003f8d 	.word	0x08003f8d
 8003fd0:	08004111 	.word	0x08004111
 8003fd4:	0800403b 	.word	0x0800403b
 8003fd8:	080040cb 	.word	0x080040cb
 8003fdc:	08003f8d 	.word	0x08003f8d
 8003fe0:	08003f8d 	.word	0x08003f8d
 8003fe4:	08004133 	.word	0x08004133
 8003fe8:	08003f8d 	.word	0x08003f8d
 8003fec:	0800403b 	.word	0x0800403b
 8003ff0:	08003f8d 	.word	0x08003f8d
 8003ff4:	08003f8d 	.word	0x08003f8d
 8003ff8:	080040d3 	.word	0x080040d3
 8003ffc:	6833      	ldr	r3, [r6, #0]
 8003ffe:	1d1a      	adds	r2, r3, #4
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	6032      	str	r2, [r6, #0]
 8004004:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004008:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800400c:	2301      	movs	r3, #1
 800400e:	e09d      	b.n	800414c <_printf_i+0x1e8>
 8004010:	6833      	ldr	r3, [r6, #0]
 8004012:	6820      	ldr	r0, [r4, #0]
 8004014:	1d19      	adds	r1, r3, #4
 8004016:	6031      	str	r1, [r6, #0]
 8004018:	0606      	lsls	r6, r0, #24
 800401a:	d501      	bpl.n	8004020 <_printf_i+0xbc>
 800401c:	681d      	ldr	r5, [r3, #0]
 800401e:	e003      	b.n	8004028 <_printf_i+0xc4>
 8004020:	0645      	lsls	r5, r0, #25
 8004022:	d5fb      	bpl.n	800401c <_printf_i+0xb8>
 8004024:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004028:	2d00      	cmp	r5, #0
 800402a:	da03      	bge.n	8004034 <_printf_i+0xd0>
 800402c:	232d      	movs	r3, #45	@ 0x2d
 800402e:	426d      	negs	r5, r5
 8004030:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004034:	4859      	ldr	r0, [pc, #356]	@ (800419c <_printf_i+0x238>)
 8004036:	230a      	movs	r3, #10
 8004038:	e011      	b.n	800405e <_printf_i+0xfa>
 800403a:	6821      	ldr	r1, [r4, #0]
 800403c:	6833      	ldr	r3, [r6, #0]
 800403e:	0608      	lsls	r0, r1, #24
 8004040:	f853 5b04 	ldr.w	r5, [r3], #4
 8004044:	d402      	bmi.n	800404c <_printf_i+0xe8>
 8004046:	0649      	lsls	r1, r1, #25
 8004048:	bf48      	it	mi
 800404a:	b2ad      	uxthmi	r5, r5
 800404c:	2f6f      	cmp	r7, #111	@ 0x6f
 800404e:	4853      	ldr	r0, [pc, #332]	@ (800419c <_printf_i+0x238>)
 8004050:	6033      	str	r3, [r6, #0]
 8004052:	bf14      	ite	ne
 8004054:	230a      	movne	r3, #10
 8004056:	2308      	moveq	r3, #8
 8004058:	2100      	movs	r1, #0
 800405a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800405e:	6866      	ldr	r6, [r4, #4]
 8004060:	60a6      	str	r6, [r4, #8]
 8004062:	2e00      	cmp	r6, #0
 8004064:	bfa2      	ittt	ge
 8004066:	6821      	ldrge	r1, [r4, #0]
 8004068:	f021 0104 	bicge.w	r1, r1, #4
 800406c:	6021      	strge	r1, [r4, #0]
 800406e:	b90d      	cbnz	r5, 8004074 <_printf_i+0x110>
 8004070:	2e00      	cmp	r6, #0
 8004072:	d04b      	beq.n	800410c <_printf_i+0x1a8>
 8004074:	4616      	mov	r6, r2
 8004076:	fbb5 f1f3 	udiv	r1, r5, r3
 800407a:	fb03 5711 	mls	r7, r3, r1, r5
 800407e:	5dc7      	ldrb	r7, [r0, r7]
 8004080:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004084:	462f      	mov	r7, r5
 8004086:	42bb      	cmp	r3, r7
 8004088:	460d      	mov	r5, r1
 800408a:	d9f4      	bls.n	8004076 <_printf_i+0x112>
 800408c:	2b08      	cmp	r3, #8
 800408e:	d10b      	bne.n	80040a8 <_printf_i+0x144>
 8004090:	6823      	ldr	r3, [r4, #0]
 8004092:	07df      	lsls	r7, r3, #31
 8004094:	d508      	bpl.n	80040a8 <_printf_i+0x144>
 8004096:	6923      	ldr	r3, [r4, #16]
 8004098:	6861      	ldr	r1, [r4, #4]
 800409a:	4299      	cmp	r1, r3
 800409c:	bfde      	ittt	le
 800409e:	2330      	movle	r3, #48	@ 0x30
 80040a0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80040a4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80040a8:	1b92      	subs	r2, r2, r6
 80040aa:	6122      	str	r2, [r4, #16]
 80040ac:	f8cd a000 	str.w	sl, [sp]
 80040b0:	464b      	mov	r3, r9
 80040b2:	aa03      	add	r2, sp, #12
 80040b4:	4621      	mov	r1, r4
 80040b6:	4640      	mov	r0, r8
 80040b8:	f7ff fee6 	bl	8003e88 <_printf_common>
 80040bc:	3001      	adds	r0, #1
 80040be:	d14a      	bne.n	8004156 <_printf_i+0x1f2>
 80040c0:	f04f 30ff 	mov.w	r0, #4294967295
 80040c4:	b004      	add	sp, #16
 80040c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040ca:	6823      	ldr	r3, [r4, #0]
 80040cc:	f043 0320 	orr.w	r3, r3, #32
 80040d0:	6023      	str	r3, [r4, #0]
 80040d2:	4833      	ldr	r0, [pc, #204]	@ (80041a0 <_printf_i+0x23c>)
 80040d4:	2778      	movs	r7, #120	@ 0x78
 80040d6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80040da:	6823      	ldr	r3, [r4, #0]
 80040dc:	6831      	ldr	r1, [r6, #0]
 80040de:	061f      	lsls	r7, r3, #24
 80040e0:	f851 5b04 	ldr.w	r5, [r1], #4
 80040e4:	d402      	bmi.n	80040ec <_printf_i+0x188>
 80040e6:	065f      	lsls	r7, r3, #25
 80040e8:	bf48      	it	mi
 80040ea:	b2ad      	uxthmi	r5, r5
 80040ec:	6031      	str	r1, [r6, #0]
 80040ee:	07d9      	lsls	r1, r3, #31
 80040f0:	bf44      	itt	mi
 80040f2:	f043 0320 	orrmi.w	r3, r3, #32
 80040f6:	6023      	strmi	r3, [r4, #0]
 80040f8:	b11d      	cbz	r5, 8004102 <_printf_i+0x19e>
 80040fa:	2310      	movs	r3, #16
 80040fc:	e7ac      	b.n	8004058 <_printf_i+0xf4>
 80040fe:	4827      	ldr	r0, [pc, #156]	@ (800419c <_printf_i+0x238>)
 8004100:	e7e9      	b.n	80040d6 <_printf_i+0x172>
 8004102:	6823      	ldr	r3, [r4, #0]
 8004104:	f023 0320 	bic.w	r3, r3, #32
 8004108:	6023      	str	r3, [r4, #0]
 800410a:	e7f6      	b.n	80040fa <_printf_i+0x196>
 800410c:	4616      	mov	r6, r2
 800410e:	e7bd      	b.n	800408c <_printf_i+0x128>
 8004110:	6833      	ldr	r3, [r6, #0]
 8004112:	6825      	ldr	r5, [r4, #0]
 8004114:	6961      	ldr	r1, [r4, #20]
 8004116:	1d18      	adds	r0, r3, #4
 8004118:	6030      	str	r0, [r6, #0]
 800411a:	062e      	lsls	r6, r5, #24
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	d501      	bpl.n	8004124 <_printf_i+0x1c0>
 8004120:	6019      	str	r1, [r3, #0]
 8004122:	e002      	b.n	800412a <_printf_i+0x1c6>
 8004124:	0668      	lsls	r0, r5, #25
 8004126:	d5fb      	bpl.n	8004120 <_printf_i+0x1bc>
 8004128:	8019      	strh	r1, [r3, #0]
 800412a:	2300      	movs	r3, #0
 800412c:	6123      	str	r3, [r4, #16]
 800412e:	4616      	mov	r6, r2
 8004130:	e7bc      	b.n	80040ac <_printf_i+0x148>
 8004132:	6833      	ldr	r3, [r6, #0]
 8004134:	1d1a      	adds	r2, r3, #4
 8004136:	6032      	str	r2, [r6, #0]
 8004138:	681e      	ldr	r6, [r3, #0]
 800413a:	6862      	ldr	r2, [r4, #4]
 800413c:	2100      	movs	r1, #0
 800413e:	4630      	mov	r0, r6
 8004140:	f7fc f826 	bl	8000190 <memchr>
 8004144:	b108      	cbz	r0, 800414a <_printf_i+0x1e6>
 8004146:	1b80      	subs	r0, r0, r6
 8004148:	6060      	str	r0, [r4, #4]
 800414a:	6863      	ldr	r3, [r4, #4]
 800414c:	6123      	str	r3, [r4, #16]
 800414e:	2300      	movs	r3, #0
 8004150:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004154:	e7aa      	b.n	80040ac <_printf_i+0x148>
 8004156:	6923      	ldr	r3, [r4, #16]
 8004158:	4632      	mov	r2, r6
 800415a:	4649      	mov	r1, r9
 800415c:	4640      	mov	r0, r8
 800415e:	47d0      	blx	sl
 8004160:	3001      	adds	r0, #1
 8004162:	d0ad      	beq.n	80040c0 <_printf_i+0x15c>
 8004164:	6823      	ldr	r3, [r4, #0]
 8004166:	079b      	lsls	r3, r3, #30
 8004168:	d413      	bmi.n	8004192 <_printf_i+0x22e>
 800416a:	68e0      	ldr	r0, [r4, #12]
 800416c:	9b03      	ldr	r3, [sp, #12]
 800416e:	4298      	cmp	r0, r3
 8004170:	bfb8      	it	lt
 8004172:	4618      	movlt	r0, r3
 8004174:	e7a6      	b.n	80040c4 <_printf_i+0x160>
 8004176:	2301      	movs	r3, #1
 8004178:	4632      	mov	r2, r6
 800417a:	4649      	mov	r1, r9
 800417c:	4640      	mov	r0, r8
 800417e:	47d0      	blx	sl
 8004180:	3001      	adds	r0, #1
 8004182:	d09d      	beq.n	80040c0 <_printf_i+0x15c>
 8004184:	3501      	adds	r5, #1
 8004186:	68e3      	ldr	r3, [r4, #12]
 8004188:	9903      	ldr	r1, [sp, #12]
 800418a:	1a5b      	subs	r3, r3, r1
 800418c:	42ab      	cmp	r3, r5
 800418e:	dcf2      	bgt.n	8004176 <_printf_i+0x212>
 8004190:	e7eb      	b.n	800416a <_printf_i+0x206>
 8004192:	2500      	movs	r5, #0
 8004194:	f104 0619 	add.w	r6, r4, #25
 8004198:	e7f5      	b.n	8004186 <_printf_i+0x222>
 800419a:	bf00      	nop
 800419c:	080046c9 	.word	0x080046c9
 80041a0:	080046da 	.word	0x080046da

080041a4 <__sflush_r>:
 80041a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80041a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041aa:	0716      	lsls	r6, r2, #28
 80041ac:	4605      	mov	r5, r0
 80041ae:	460c      	mov	r4, r1
 80041b0:	d454      	bmi.n	800425c <__sflush_r+0xb8>
 80041b2:	684b      	ldr	r3, [r1, #4]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	dc02      	bgt.n	80041be <__sflush_r+0x1a>
 80041b8:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	dd48      	ble.n	8004250 <__sflush_r+0xac>
 80041be:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80041c0:	2e00      	cmp	r6, #0
 80041c2:	d045      	beq.n	8004250 <__sflush_r+0xac>
 80041c4:	2300      	movs	r3, #0
 80041c6:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80041ca:	682f      	ldr	r7, [r5, #0]
 80041cc:	6a21      	ldr	r1, [r4, #32]
 80041ce:	602b      	str	r3, [r5, #0]
 80041d0:	d030      	beq.n	8004234 <__sflush_r+0x90>
 80041d2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80041d4:	89a3      	ldrh	r3, [r4, #12]
 80041d6:	0759      	lsls	r1, r3, #29
 80041d8:	d505      	bpl.n	80041e6 <__sflush_r+0x42>
 80041da:	6863      	ldr	r3, [r4, #4]
 80041dc:	1ad2      	subs	r2, r2, r3
 80041de:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80041e0:	b10b      	cbz	r3, 80041e6 <__sflush_r+0x42>
 80041e2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80041e4:	1ad2      	subs	r2, r2, r3
 80041e6:	2300      	movs	r3, #0
 80041e8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80041ea:	6a21      	ldr	r1, [r4, #32]
 80041ec:	4628      	mov	r0, r5
 80041ee:	47b0      	blx	r6
 80041f0:	1c43      	adds	r3, r0, #1
 80041f2:	89a3      	ldrh	r3, [r4, #12]
 80041f4:	d106      	bne.n	8004204 <__sflush_r+0x60>
 80041f6:	6829      	ldr	r1, [r5, #0]
 80041f8:	291d      	cmp	r1, #29
 80041fa:	d82b      	bhi.n	8004254 <__sflush_r+0xb0>
 80041fc:	4a28      	ldr	r2, [pc, #160]	@ (80042a0 <__sflush_r+0xfc>)
 80041fe:	410a      	asrs	r2, r1
 8004200:	07d6      	lsls	r6, r2, #31
 8004202:	d427      	bmi.n	8004254 <__sflush_r+0xb0>
 8004204:	2200      	movs	r2, #0
 8004206:	6062      	str	r2, [r4, #4]
 8004208:	04d9      	lsls	r1, r3, #19
 800420a:	6922      	ldr	r2, [r4, #16]
 800420c:	6022      	str	r2, [r4, #0]
 800420e:	d504      	bpl.n	800421a <__sflush_r+0x76>
 8004210:	1c42      	adds	r2, r0, #1
 8004212:	d101      	bne.n	8004218 <__sflush_r+0x74>
 8004214:	682b      	ldr	r3, [r5, #0]
 8004216:	b903      	cbnz	r3, 800421a <__sflush_r+0x76>
 8004218:	6560      	str	r0, [r4, #84]	@ 0x54
 800421a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800421c:	602f      	str	r7, [r5, #0]
 800421e:	b1b9      	cbz	r1, 8004250 <__sflush_r+0xac>
 8004220:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004224:	4299      	cmp	r1, r3
 8004226:	d002      	beq.n	800422e <__sflush_r+0x8a>
 8004228:	4628      	mov	r0, r5
 800422a:	f7ff fbf5 	bl	8003a18 <_free_r>
 800422e:	2300      	movs	r3, #0
 8004230:	6363      	str	r3, [r4, #52]	@ 0x34
 8004232:	e00d      	b.n	8004250 <__sflush_r+0xac>
 8004234:	2301      	movs	r3, #1
 8004236:	4628      	mov	r0, r5
 8004238:	47b0      	blx	r6
 800423a:	4602      	mov	r2, r0
 800423c:	1c50      	adds	r0, r2, #1
 800423e:	d1c9      	bne.n	80041d4 <__sflush_r+0x30>
 8004240:	682b      	ldr	r3, [r5, #0]
 8004242:	2b00      	cmp	r3, #0
 8004244:	d0c6      	beq.n	80041d4 <__sflush_r+0x30>
 8004246:	2b1d      	cmp	r3, #29
 8004248:	d001      	beq.n	800424e <__sflush_r+0xaa>
 800424a:	2b16      	cmp	r3, #22
 800424c:	d11d      	bne.n	800428a <__sflush_r+0xe6>
 800424e:	602f      	str	r7, [r5, #0]
 8004250:	2000      	movs	r0, #0
 8004252:	e021      	b.n	8004298 <__sflush_r+0xf4>
 8004254:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004258:	b21b      	sxth	r3, r3
 800425a:	e01a      	b.n	8004292 <__sflush_r+0xee>
 800425c:	690f      	ldr	r7, [r1, #16]
 800425e:	2f00      	cmp	r7, #0
 8004260:	d0f6      	beq.n	8004250 <__sflush_r+0xac>
 8004262:	0793      	lsls	r3, r2, #30
 8004264:	680e      	ldr	r6, [r1, #0]
 8004266:	bf08      	it	eq
 8004268:	694b      	ldreq	r3, [r1, #20]
 800426a:	600f      	str	r7, [r1, #0]
 800426c:	bf18      	it	ne
 800426e:	2300      	movne	r3, #0
 8004270:	1bf6      	subs	r6, r6, r7
 8004272:	608b      	str	r3, [r1, #8]
 8004274:	2e00      	cmp	r6, #0
 8004276:	ddeb      	ble.n	8004250 <__sflush_r+0xac>
 8004278:	6a21      	ldr	r1, [r4, #32]
 800427a:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800427e:	4633      	mov	r3, r6
 8004280:	463a      	mov	r2, r7
 8004282:	4628      	mov	r0, r5
 8004284:	47e0      	blx	ip
 8004286:	2800      	cmp	r0, #0
 8004288:	dc07      	bgt.n	800429a <__sflush_r+0xf6>
 800428a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800428e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004292:	81a3      	strh	r3, [r4, #12]
 8004294:	f04f 30ff 	mov.w	r0, #4294967295
 8004298:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800429a:	4407      	add	r7, r0
 800429c:	1a36      	subs	r6, r6, r0
 800429e:	e7e9      	b.n	8004274 <__sflush_r+0xd0>
 80042a0:	dfbffffe 	.word	0xdfbffffe

080042a4 <_fflush_r>:
 80042a4:	b538      	push	{r3, r4, r5, lr}
 80042a6:	690b      	ldr	r3, [r1, #16]
 80042a8:	4605      	mov	r5, r0
 80042aa:	460c      	mov	r4, r1
 80042ac:	b913      	cbnz	r3, 80042b4 <_fflush_r+0x10>
 80042ae:	2500      	movs	r5, #0
 80042b0:	4628      	mov	r0, r5
 80042b2:	bd38      	pop	{r3, r4, r5, pc}
 80042b4:	b118      	cbz	r0, 80042be <_fflush_r+0x1a>
 80042b6:	6a03      	ldr	r3, [r0, #32]
 80042b8:	b90b      	cbnz	r3, 80042be <_fflush_r+0x1a>
 80042ba:	f7ff f9ab 	bl	8003614 <__sinit>
 80042be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d0f3      	beq.n	80042ae <_fflush_r+0xa>
 80042c6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80042c8:	07d0      	lsls	r0, r2, #31
 80042ca:	d404      	bmi.n	80042d6 <_fflush_r+0x32>
 80042cc:	0599      	lsls	r1, r3, #22
 80042ce:	d402      	bmi.n	80042d6 <_fflush_r+0x32>
 80042d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80042d2:	f7ff fb9e 	bl	8003a12 <__retarget_lock_acquire_recursive>
 80042d6:	4628      	mov	r0, r5
 80042d8:	4621      	mov	r1, r4
 80042da:	f7ff ff63 	bl	80041a4 <__sflush_r>
 80042de:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80042e0:	07da      	lsls	r2, r3, #31
 80042e2:	4605      	mov	r5, r0
 80042e4:	d4e4      	bmi.n	80042b0 <_fflush_r+0xc>
 80042e6:	89a3      	ldrh	r3, [r4, #12]
 80042e8:	059b      	lsls	r3, r3, #22
 80042ea:	d4e1      	bmi.n	80042b0 <_fflush_r+0xc>
 80042ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80042ee:	f7ff fb91 	bl	8003a14 <__retarget_lock_release_recursive>
 80042f2:	e7dd      	b.n	80042b0 <_fflush_r+0xc>

080042f4 <__swhatbuf_r>:
 80042f4:	b570      	push	{r4, r5, r6, lr}
 80042f6:	460c      	mov	r4, r1
 80042f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80042fc:	2900      	cmp	r1, #0
 80042fe:	b096      	sub	sp, #88	@ 0x58
 8004300:	4615      	mov	r5, r2
 8004302:	461e      	mov	r6, r3
 8004304:	da0d      	bge.n	8004322 <__swhatbuf_r+0x2e>
 8004306:	89a3      	ldrh	r3, [r4, #12]
 8004308:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800430c:	f04f 0100 	mov.w	r1, #0
 8004310:	bf14      	ite	ne
 8004312:	2340      	movne	r3, #64	@ 0x40
 8004314:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004318:	2000      	movs	r0, #0
 800431a:	6031      	str	r1, [r6, #0]
 800431c:	602b      	str	r3, [r5, #0]
 800431e:	b016      	add	sp, #88	@ 0x58
 8004320:	bd70      	pop	{r4, r5, r6, pc}
 8004322:	466a      	mov	r2, sp
 8004324:	f000 f87c 	bl	8004420 <_fstat_r>
 8004328:	2800      	cmp	r0, #0
 800432a:	dbec      	blt.n	8004306 <__swhatbuf_r+0x12>
 800432c:	9901      	ldr	r1, [sp, #4]
 800432e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004332:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004336:	4259      	negs	r1, r3
 8004338:	4159      	adcs	r1, r3
 800433a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800433e:	e7eb      	b.n	8004318 <__swhatbuf_r+0x24>

08004340 <__smakebuf_r>:
 8004340:	898b      	ldrh	r3, [r1, #12]
 8004342:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004344:	079d      	lsls	r5, r3, #30
 8004346:	4606      	mov	r6, r0
 8004348:	460c      	mov	r4, r1
 800434a:	d507      	bpl.n	800435c <__smakebuf_r+0x1c>
 800434c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004350:	6023      	str	r3, [r4, #0]
 8004352:	6123      	str	r3, [r4, #16]
 8004354:	2301      	movs	r3, #1
 8004356:	6163      	str	r3, [r4, #20]
 8004358:	b003      	add	sp, #12
 800435a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800435c:	ab01      	add	r3, sp, #4
 800435e:	466a      	mov	r2, sp
 8004360:	f7ff ffc8 	bl	80042f4 <__swhatbuf_r>
 8004364:	9f00      	ldr	r7, [sp, #0]
 8004366:	4605      	mov	r5, r0
 8004368:	4639      	mov	r1, r7
 800436a:	4630      	mov	r0, r6
 800436c:	f7ff fbc0 	bl	8003af0 <_malloc_r>
 8004370:	b948      	cbnz	r0, 8004386 <__smakebuf_r+0x46>
 8004372:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004376:	059a      	lsls	r2, r3, #22
 8004378:	d4ee      	bmi.n	8004358 <__smakebuf_r+0x18>
 800437a:	f023 0303 	bic.w	r3, r3, #3
 800437e:	f043 0302 	orr.w	r3, r3, #2
 8004382:	81a3      	strh	r3, [r4, #12]
 8004384:	e7e2      	b.n	800434c <__smakebuf_r+0xc>
 8004386:	89a3      	ldrh	r3, [r4, #12]
 8004388:	6020      	str	r0, [r4, #0]
 800438a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800438e:	81a3      	strh	r3, [r4, #12]
 8004390:	9b01      	ldr	r3, [sp, #4]
 8004392:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004396:	b15b      	cbz	r3, 80043b0 <__smakebuf_r+0x70>
 8004398:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800439c:	4630      	mov	r0, r6
 800439e:	f000 f851 	bl	8004444 <_isatty_r>
 80043a2:	b128      	cbz	r0, 80043b0 <__smakebuf_r+0x70>
 80043a4:	89a3      	ldrh	r3, [r4, #12]
 80043a6:	f023 0303 	bic.w	r3, r3, #3
 80043aa:	f043 0301 	orr.w	r3, r3, #1
 80043ae:	81a3      	strh	r3, [r4, #12]
 80043b0:	89a3      	ldrh	r3, [r4, #12]
 80043b2:	431d      	orrs	r5, r3
 80043b4:	81a5      	strh	r5, [r4, #12]
 80043b6:	e7cf      	b.n	8004358 <__smakebuf_r+0x18>

080043b8 <_putc_r>:
 80043b8:	b570      	push	{r4, r5, r6, lr}
 80043ba:	460d      	mov	r5, r1
 80043bc:	4614      	mov	r4, r2
 80043be:	4606      	mov	r6, r0
 80043c0:	b118      	cbz	r0, 80043ca <_putc_r+0x12>
 80043c2:	6a03      	ldr	r3, [r0, #32]
 80043c4:	b90b      	cbnz	r3, 80043ca <_putc_r+0x12>
 80043c6:	f7ff f925 	bl	8003614 <__sinit>
 80043ca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80043cc:	07d8      	lsls	r0, r3, #31
 80043ce:	d405      	bmi.n	80043dc <_putc_r+0x24>
 80043d0:	89a3      	ldrh	r3, [r4, #12]
 80043d2:	0599      	lsls	r1, r3, #22
 80043d4:	d402      	bmi.n	80043dc <_putc_r+0x24>
 80043d6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80043d8:	f7ff fb1b 	bl	8003a12 <__retarget_lock_acquire_recursive>
 80043dc:	68a3      	ldr	r3, [r4, #8]
 80043de:	3b01      	subs	r3, #1
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	60a3      	str	r3, [r4, #8]
 80043e4:	da05      	bge.n	80043f2 <_putc_r+0x3a>
 80043e6:	69a2      	ldr	r2, [r4, #24]
 80043e8:	4293      	cmp	r3, r2
 80043ea:	db12      	blt.n	8004412 <_putc_r+0x5a>
 80043ec:	b2eb      	uxtb	r3, r5
 80043ee:	2b0a      	cmp	r3, #10
 80043f0:	d00f      	beq.n	8004412 <_putc_r+0x5a>
 80043f2:	6823      	ldr	r3, [r4, #0]
 80043f4:	1c5a      	adds	r2, r3, #1
 80043f6:	6022      	str	r2, [r4, #0]
 80043f8:	701d      	strb	r5, [r3, #0]
 80043fa:	b2ed      	uxtb	r5, r5
 80043fc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80043fe:	07da      	lsls	r2, r3, #31
 8004400:	d405      	bmi.n	800440e <_putc_r+0x56>
 8004402:	89a3      	ldrh	r3, [r4, #12]
 8004404:	059b      	lsls	r3, r3, #22
 8004406:	d402      	bmi.n	800440e <_putc_r+0x56>
 8004408:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800440a:	f7ff fb03 	bl	8003a14 <__retarget_lock_release_recursive>
 800440e:	4628      	mov	r0, r5
 8004410:	bd70      	pop	{r4, r5, r6, pc}
 8004412:	4629      	mov	r1, r5
 8004414:	4622      	mov	r2, r4
 8004416:	4630      	mov	r0, r6
 8004418:	f7ff f9ed 	bl	80037f6 <__swbuf_r>
 800441c:	4605      	mov	r5, r0
 800441e:	e7ed      	b.n	80043fc <_putc_r+0x44>

08004420 <_fstat_r>:
 8004420:	b538      	push	{r3, r4, r5, lr}
 8004422:	4d07      	ldr	r5, [pc, #28]	@ (8004440 <_fstat_r+0x20>)
 8004424:	2300      	movs	r3, #0
 8004426:	4604      	mov	r4, r0
 8004428:	4608      	mov	r0, r1
 800442a:	4611      	mov	r1, r2
 800442c:	602b      	str	r3, [r5, #0]
 800442e:	f7fc fbcc 	bl	8000bca <_fstat>
 8004432:	1c43      	adds	r3, r0, #1
 8004434:	d102      	bne.n	800443c <_fstat_r+0x1c>
 8004436:	682b      	ldr	r3, [r5, #0]
 8004438:	b103      	cbz	r3, 800443c <_fstat_r+0x1c>
 800443a:	6023      	str	r3, [r4, #0]
 800443c:	bd38      	pop	{r3, r4, r5, pc}
 800443e:	bf00      	nop
 8004440:	2000026c 	.word	0x2000026c

08004444 <_isatty_r>:
 8004444:	b538      	push	{r3, r4, r5, lr}
 8004446:	4d06      	ldr	r5, [pc, #24]	@ (8004460 <_isatty_r+0x1c>)
 8004448:	2300      	movs	r3, #0
 800444a:	4604      	mov	r4, r0
 800444c:	4608      	mov	r0, r1
 800444e:	602b      	str	r3, [r5, #0]
 8004450:	f7fc fbca 	bl	8000be8 <_isatty>
 8004454:	1c43      	adds	r3, r0, #1
 8004456:	d102      	bne.n	800445e <_isatty_r+0x1a>
 8004458:	682b      	ldr	r3, [r5, #0]
 800445a:	b103      	cbz	r3, 800445e <_isatty_r+0x1a>
 800445c:	6023      	str	r3, [r4, #0]
 800445e:	bd38      	pop	{r3, r4, r5, pc}
 8004460:	2000026c 	.word	0x2000026c

08004464 <_sbrk_r>:
 8004464:	b538      	push	{r3, r4, r5, lr}
 8004466:	4d06      	ldr	r5, [pc, #24]	@ (8004480 <_sbrk_r+0x1c>)
 8004468:	2300      	movs	r3, #0
 800446a:	4604      	mov	r4, r0
 800446c:	4608      	mov	r0, r1
 800446e:	602b      	str	r3, [r5, #0]
 8004470:	f7fc fbd0 	bl	8000c14 <_sbrk>
 8004474:	1c43      	adds	r3, r0, #1
 8004476:	d102      	bne.n	800447e <_sbrk_r+0x1a>
 8004478:	682b      	ldr	r3, [r5, #0]
 800447a:	b103      	cbz	r3, 800447e <_sbrk_r+0x1a>
 800447c:	6023      	str	r3, [r4, #0]
 800447e:	bd38      	pop	{r3, r4, r5, pc}
 8004480:	2000026c 	.word	0x2000026c

08004484 <_init>:
 8004484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004486:	bf00      	nop
 8004488:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800448a:	bc08      	pop	{r3}
 800448c:	469e      	mov	lr, r3
 800448e:	4770      	bx	lr

08004490 <_fini>:
 8004490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004492:	bf00      	nop
 8004494:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004496:	bc08      	pop	{r3}
 8004498:	469e      	mov	lr, r3
 800449a:	4770      	bx	lr
