---Dinero IV cache simulator, version 7
---Written by Jan Edler and Mark D. Hill
---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
---All rights reserved.
---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
---See -copyright option for details

---Summary of options (-help option gives usage information).

-l2-usize 262144
-l1-isize 32768
-l1-dsize 32768
-l2-ubsize 64
-l1-ibsize 64
-l1-dbsize 64
-l2-usbsize 64
-l1-isbsize 64
-l1-dsbsize 64
-l2-uassoc 4
-l1-iassoc 1
-l1-dassoc 1
-l2-urepl r
-l1-irepl r
-l1-drepl r
-l2-ufetch d
-l1-ifetch d
-l1-dfetch d
-l2-uwalloc a
-l1-dwalloc a
-l2-uwback a
-l1-dwback a
-skipcount 0
-flushcount 0
-maxcount 0
-stat-interval 0
-informat D
-on-trigger 0x0
-off-trigger 0x0

---Simulation begins.
---Simulation complete.
l1-icache
 Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
 -----------------	      ------	      ------	      ------	      ------	      ------	      ------
 Demand Fetches		      779515	      779515	           0	           0	           0	           0
  Fraction of total	      1.0000	      1.0000	      0.0000	      0.0000	      0.0000	      0.0000

 Demand Misses		       12708	       12708	           0	           0	           0	           0
  Demand miss rate	      0.0163	      0.0163	      0.0000	      0.0000	      0.0000	      0.0000

 Multi-block refs                 0
 Bytes From Memory	      813312
 ( / Demand Fetches)	      1.0434
 Bytes To Memory	           0
 ( / Demand Writes)	      0.0000
 Total Bytes r/w Mem	      813312
 ( / Demand Fetches)	      1.0434

l1-dcache
 Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
 -----------------	      ------	      ------	      ------	      ------	      ------	      ------
 Demand Fetches		      221471	           0	      221471	      140537	       80934	           0
  Fraction of total	      1.0000	      0.0000	      1.0000	      0.6346	      0.3654	      0.0000

 Demand Misses		        5521	           0	        5521	        3961	        1560	           0
  Demand miss rate	      0.0249	      0.0000	      0.0249	      0.0282	      0.0193	      0.0000

 Multi-block refs               986
 Bytes From Memory	      353344
 ( / Demand Fetches)	      1.5954
 Bytes To Memory	      179584
 ( / Demand Writes)	      2.2189
 Total Bytes r/w Mem	      532928
 ( / Demand Fetches)	      2.4063

l2-ucache
 Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
 -----------------	      ------	      ------	      ------	      ------	      ------	      ------
 Demand Fetches		       21035	       12708	        8327	        5521	        2806	           0
  Fraction of total	      1.0000	      0.6041	      0.3959	      0.2625	      0.1334	      0.0000

 Demand Misses		        2532	         894	        1638	        1620	          18	           0
  Demand miss rate	      0.1204	      0.0703	      0.1967	      0.2934	      0.0064	      0.0000

 Multi-block refs                 0
 Bytes From Memory	      160896
 ( / Demand Fetches)	      7.6490
 Bytes To Memory	       87488
 ( / Demand Writes)	     31.1789
 Total Bytes r/w Mem	      248384
 ( / Demand Fetches)	     11.8081

---Execution complete.
