Simulator report for CPU
Sun Jul 05 00:49:05 2020
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |main_mem|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ALTSYNCRAM
  6. |main_mem|main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ALTSYNCRAM
  7. |main_mem|main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ALTSYNCRAM
  8. |main_mem|main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ALTSYNCRAM
  9. Coverage Summary
 10. Complete 1/0-Value Coverage
 11. Missing 1-Value Coverage
 12. Missing 0-Value Coverage
 13. Simulator INI Usage
 14. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 ms       ;
; Simulation Netlist Size     ; 105 nodes    ;
; Simulation Coverage         ;      86.67 % ;
; Total Number of Transitions ; 66915        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
; Device                      ; EP2S15F484C3 ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+----------------------------------------------------------------------------------------------------------+
; |main_mem|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ALTSYNCRAM ;
+----------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+----------------------------------------------------------------------------------------------------------+
; |main_mem|main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ALTSYNCRAM ;
+----------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+----------------------------------------------------------------------------------------------------------+
; |main_mem|main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ALTSYNCRAM ;
+----------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+---------------------------------------------------------------------------------------------------------+
; |main_mem|main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ALTSYNCRAM ;
+---------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      86.67 % ;
; Total nodes checked                                 ; 105          ;
; Total output ports checked                          ; 135          ;
; Total output ports with complete 1/0-value coverage ; 117          ;
; Total output ports with no 1/0-value coverage       ; 16           ;
; Total output ports with no 1-value coverage         ; 18           ;
; Total output ports with no 0-value coverage         ; 16           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                  ; Output Port Name                                                                                     ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------+
; |main_mem|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0 ; |main_mem|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0] ; portbdataout0    ;
; |main_mem|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0 ; |main_mem|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[1] ; portbdataout1    ;
; |main_mem|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0 ; |main_mem|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[2] ; portbdataout2    ;
; |main_mem|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0 ; |main_mem|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[3] ; portbdataout3    ;
; |main_mem|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0 ; |main_mem|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[4] ; portbdataout4    ;
; |main_mem|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0 ; |main_mem|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[5] ; portbdataout5    ;
; |main_mem|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0 ; |main_mem|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[6] ; portbdataout6    ;
; |main_mem|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0 ; |main_mem|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[7] ; portbdataout7    ;
; |main_mem|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0 ; |main_mem|main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0] ; portbdataout8    ;
; |main_mem|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0 ; |main_mem|main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[1] ; portbdataout9    ;
; |main_mem|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0 ; |main_mem|main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[2] ; portbdataout10   ;
; |main_mem|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0 ; |main_mem|main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[3] ; portbdataout11   ;
; |main_mem|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0 ; |main_mem|main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[4] ; portbdataout12   ;
; |main_mem|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0 ; |main_mem|main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[5] ; portbdataout13   ;
; |main_mem|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0 ; |main_mem|main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[6] ; portbdataout14   ;
; |main_mem|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0 ; |main_mem|main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[7] ; portbdataout15   ;
; |main_mem|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0 ; |main_mem|main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0] ; portbdataout16   ;
; |main_mem|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0 ; |main_mem|main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[1] ; portbdataout17   ;
; |main_mem|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0 ; |main_mem|main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[2] ; portbdataout18   ;
; |main_mem|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0 ; |main_mem|main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[3] ; portbdataout19   ;
; |main_mem|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0 ; |main_mem|main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[4] ; portbdataout20   ;
; |main_mem|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0 ; |main_mem|main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[5] ; portbdataout21   ;
; |main_mem|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0 ; |main_mem|main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[6] ; portbdataout22   ;
; |main_mem|main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0 ; |main_mem|main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[7] ; portbdataout23   ;
; |main_mem|main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0  ; |main_mem|main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0]  ; portbdataout0    ;
; |main_mem|main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0  ; |main_mem|main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[1]  ; portbdataout1    ;
; |main_mem|main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0  ; |main_mem|main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[2]  ; portbdataout2    ;
; |main_mem|main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0  ; |main_mem|main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[3]  ; portbdataout3    ;
; |main_mem|main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0  ; |main_mem|main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[4]  ; portbdataout4    ;
; |main_mem|main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0  ; |main_mem|main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[5]  ; portbdataout5    ;
; |main_mem|main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0  ; |main_mem|main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[6]  ; portbdataout6    ;
; |main_mem|main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0  ; |main_mem|main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[7]  ; portbdataout7    ;
; |main_mem|inst14                                                                                           ; |main_mem|inst14                                                                                     ; combout          ;
; |main_mem|mux21_8bit:inst12|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~2        ; |main_mem|mux21_8bit:inst12|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~2  ; combout          ;
; |main_mem|mux21_8bit:inst12|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~2        ; |main_mem|mux21_8bit:inst12|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~2  ; combout          ;
; |main_mem|mux21_8bit:inst12|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~2        ; |main_mem|mux21_8bit:inst12|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~2  ; combout          ;
; |main_mem|mux21_8bit:inst12|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~2        ; |main_mem|mux21_8bit:inst12|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~2  ; combout          ;
; |main_mem|mux21_8bit:inst12|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~2        ; |main_mem|mux21_8bit:inst12|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~2  ; combout          ;
; |main_mem|mux21_8bit:inst12|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~2        ; |main_mem|mux21_8bit:inst12|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~2  ; combout          ;
; |main_mem|mux21_8bit:inst12|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~2        ; |main_mem|mux21_8bit:inst12|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~2  ; combout          ;
; |main_mem|mux21_8bit:inst12|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~2        ; |main_mem|mux21_8bit:inst12|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~2  ; combout          ;
; |main_mem|out32[31]                                                                                        ; |main_mem|out32[31]                                                                                  ; padio            ;
; |main_mem|out32[30]                                                                                        ; |main_mem|out32[30]                                                                                  ; padio            ;
; |main_mem|out32[29]                                                                                        ; |main_mem|out32[29]                                                                                  ; padio            ;
; |main_mem|out32[28]                                                                                        ; |main_mem|out32[28]                                                                                  ; padio            ;
; |main_mem|out32[27]                                                                                        ; |main_mem|out32[27]                                                                                  ; padio            ;
; |main_mem|out32[26]                                                                                        ; |main_mem|out32[26]                                                                                  ; padio            ;
; |main_mem|out32[25]                                                                                        ; |main_mem|out32[25]                                                                                  ; padio            ;
; |main_mem|out32[24]                                                                                        ; |main_mem|out32[24]                                                                                  ; padio            ;
; |main_mem|out32[23]                                                                                        ; |main_mem|out32[23]                                                                                  ; padio            ;
; |main_mem|out32[22]                                                                                        ; |main_mem|out32[22]                                                                                  ; padio            ;
; |main_mem|out32[21]                                                                                        ; |main_mem|out32[21]                                                                                  ; padio            ;
; |main_mem|out32[20]                                                                                        ; |main_mem|out32[20]                                                                                  ; padio            ;
; |main_mem|out32[19]                                                                                        ; |main_mem|out32[19]                                                                                  ; padio            ;
; |main_mem|out32[18]                                                                                        ; |main_mem|out32[18]                                                                                  ; padio            ;
; |main_mem|out32[17]                                                                                        ; |main_mem|out32[17]                                                                                  ; padio            ;
; |main_mem|out32[16]                                                                                        ; |main_mem|out32[16]                                                                                  ; padio            ;
; |main_mem|out32[15]                                                                                        ; |main_mem|out32[15]                                                                                  ; padio            ;
; |main_mem|out32[14]                                                                                        ; |main_mem|out32[14]                                                                                  ; padio            ;
; |main_mem|out32[13]                                                                                        ; |main_mem|out32[13]                                                                                  ; padio            ;
; |main_mem|out32[12]                                                                                        ; |main_mem|out32[12]                                                                                  ; padio            ;
; |main_mem|out32[11]                                                                                        ; |main_mem|out32[11]                                                                                  ; padio            ;
; |main_mem|out32[10]                                                                                        ; |main_mem|out32[10]                                                                                  ; padio            ;
; |main_mem|out32[9]                                                                                         ; |main_mem|out32[9]                                                                                   ; padio            ;
; |main_mem|out32[8]                                                                                         ; |main_mem|out32[8]                                                                                   ; padio            ;
; |main_mem|out32[7]                                                                                         ; |main_mem|out32[7]                                                                                   ; padio            ;
; |main_mem|out32[6]                                                                                         ; |main_mem|out32[6]                                                                                   ; padio            ;
; |main_mem|out32[5]                                                                                         ; |main_mem|out32[5]                                                                                   ; padio            ;
; |main_mem|out32[4]                                                                                         ; |main_mem|out32[4]                                                                                   ; padio            ;
; |main_mem|out32[3]                                                                                         ; |main_mem|out32[3]                                                                                   ; padio            ;
; |main_mem|out32[2]                                                                                         ; |main_mem|out32[2]                                                                                   ; padio            ;
; |main_mem|out32[1]                                                                                         ; |main_mem|out32[1]                                                                                   ; padio            ;
; |main_mem|out32[0]                                                                                         ; |main_mem|out32[0]                                                                                   ; padio            ;
; |main_mem|out8[7]                                                                                          ; |main_mem|out8[7]                                                                                    ; padio            ;
; |main_mem|out8[6]                                                                                          ; |main_mem|out8[6]                                                                                    ; padio            ;
; |main_mem|out8[5]                                                                                          ; |main_mem|out8[5]                                                                                    ; padio            ;
; |main_mem|out8[4]                                                                                          ; |main_mem|out8[4]                                                                                    ; padio            ;
; |main_mem|out8[3]                                                                                          ; |main_mem|out8[3]                                                                                    ; padio            ;
; |main_mem|out8[2]                                                                                          ; |main_mem|out8[2]                                                                                    ; padio            ;
; |main_mem|out8[1]                                                                                          ; |main_mem|out8[1]                                                                                    ; padio            ;
; |main_mem|out8[0]                                                                                          ; |main_mem|out8[0]                                                                                    ; padio            ;
; |main_mem|wr_en                                                                                            ; |main_mem|wr_en~corein                                                                               ; combout          ;
; |main_mem|word                                                                                             ; |main_mem|word~corein                                                                                ; combout          ;
; |main_mem|clock                                                                                            ; |main_mem|clock~corein                                                                               ; combout          ;
; |main_mem|data32[31]                                                                                       ; |main_mem|data32[31]~corein                                                                          ; combout          ;
; |main_mem|data32[30]                                                                                       ; |main_mem|data32[30]~corein                                                                          ; combout          ;
; |main_mem|data32[29]                                                                                       ; |main_mem|data32[29]~corein                                                                          ; combout          ;
; |main_mem|data32[28]                                                                                       ; |main_mem|data32[28]~corein                                                                          ; combout          ;
; |main_mem|data32[27]                                                                                       ; |main_mem|data32[27]~corein                                                                          ; combout          ;
; |main_mem|data32[26]                                                                                       ; |main_mem|data32[26]~corein                                                                          ; combout          ;
; |main_mem|data32[25]                                                                                       ; |main_mem|data32[25]~corein                                                                          ; combout          ;
; |main_mem|data32[24]                                                                                       ; |main_mem|data32[24]~corein                                                                          ; combout          ;
; |main_mem|data32[23]                                                                                       ; |main_mem|data32[23]~corein                                                                          ; combout          ;
; |main_mem|data32[22]                                                                                       ; |main_mem|data32[22]~corein                                                                          ; combout          ;
; |main_mem|data32[21]                                                                                       ; |main_mem|data32[21]~corein                                                                          ; combout          ;
; |main_mem|data32[20]                                                                                       ; |main_mem|data32[20]~corein                                                                          ; combout          ;
; |main_mem|data32[19]                                                                                       ; |main_mem|data32[19]~corein                                                                          ; combout          ;
; |main_mem|data32[18]                                                                                       ; |main_mem|data32[18]~corein                                                                          ; combout          ;
; |main_mem|data32[17]                                                                                       ; |main_mem|data32[17]~corein                                                                          ; combout          ;
; |main_mem|data32[16]                                                                                       ; |main_mem|data32[16]~corein                                                                          ; combout          ;
; |main_mem|data32[15]                                                                                       ; |main_mem|data32[15]~corein                                                                          ; combout          ;
; |main_mem|data32[14]                                                                                       ; |main_mem|data32[14]~corein                                                                          ; combout          ;
; |main_mem|data32[13]                                                                                       ; |main_mem|data32[13]~corein                                                                          ; combout          ;
; |main_mem|data32[12]                                                                                       ; |main_mem|data32[12]~corein                                                                          ; combout          ;
; |main_mem|data32[11]                                                                                       ; |main_mem|data32[11]~corein                                                                          ; combout          ;
; |main_mem|data32[10]                                                                                       ; |main_mem|data32[10]~corein                                                                          ; combout          ;
; |main_mem|data32[9]                                                                                        ; |main_mem|data32[9]~corein                                                                           ; combout          ;
; |main_mem|data32[8]                                                                                        ; |main_mem|data32[8]~corein                                                                           ; combout          ;
; |main_mem|data32[7]                                                                                        ; |main_mem|data32[7]~corein                                                                           ; combout          ;
; |main_mem|data32[6]                                                                                        ; |main_mem|data32[6]~corein                                                                           ; combout          ;
; |main_mem|data32[5]                                                                                        ; |main_mem|data32[5]~corein                                                                           ; combout          ;
; |main_mem|data32[4]                                                                                        ; |main_mem|data32[4]~corein                                                                           ; combout          ;
; |main_mem|data32[3]                                                                                        ; |main_mem|data32[3]~corein                                                                           ; combout          ;
; |main_mem|data8[2]                                                                                         ; |main_mem|data8[2]~corein                                                                            ; combout          ;
; |main_mem|data32[1]                                                                                        ; |main_mem|data32[1]~corein                                                                           ; combout          ;
; |main_mem|data8[0]                                                                                         ; |main_mem|data8[0]~corein                                                                            ; combout          ;
; |main_mem|clock~clkctrl                                                                                    ; |main_mem|clock~clkctrl                                                                              ; outclk           ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-----------------------------------------------------------------------+
; Missing 1-Value Coverage                                              ;
+----------------------+-----------------------------+------------------+
; Node Name            ; Output Port Name            ; Output Port Type ;
+----------------------+-----------------------------+------------------+
; |main_mem|wr_addr[0] ; |main_mem|wr_addr[0]~corein ; combout          ;
; |main_mem|wr_addr[1] ; |main_mem|wr_addr[1]~corein ; combout          ;
; |main_mem|wr_addr[2] ; |main_mem|wr_addr[2]~corein ; combout          ;
; |main_mem|wr_addr[3] ; |main_mem|wr_addr[3]~corein ; combout          ;
; |main_mem|wr_addr[4] ; |main_mem|wr_addr[4]~corein ; combout          ;
; |main_mem|rd_addr[0] ; |main_mem|rd_addr[0]~corein ; combout          ;
; |main_mem|rd_addr[1] ; |main_mem|rd_addr[1]~corein ; combout          ;
; |main_mem|rd_addr[2] ; |main_mem|rd_addr[2]~corein ; combout          ;
; |main_mem|rd_addr[3] ; |main_mem|rd_addr[3]~corein ; combout          ;
; |main_mem|rd_addr[4] ; |main_mem|rd_addr[4]~corein ; combout          ;
; |main_mem|data8[7]   ; |main_mem|data8[7]~corein   ; combout          ;
; |main_mem|data8[6]   ; |main_mem|data8[6]~corein   ; combout          ;
; |main_mem|data8[5]   ; |main_mem|data8[5]~corein   ; combout          ;
; |main_mem|data8[4]   ; |main_mem|data8[4]~corein   ; combout          ;
; |main_mem|data8[3]   ; |main_mem|data8[3]~corein   ; combout          ;
; |main_mem|data32[2]  ; |main_mem|data32[2]~corein  ; combout          ;
; |main_mem|data8[1]   ; |main_mem|data8[1]~corein   ; combout          ;
; |main_mem|data32[0]  ; |main_mem|data32[0]~corein  ; combout          ;
+----------------------+-----------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-----------------------------------------------------------------------+
; Missing 0-Value Coverage                                              ;
+----------------------+-----------------------------+------------------+
; Node Name            ; Output Port Name            ; Output Port Type ;
+----------------------+-----------------------------+------------------+
; |main_mem|wr_addr[0] ; |main_mem|wr_addr[0]~corein ; combout          ;
; |main_mem|wr_addr[1] ; |main_mem|wr_addr[1]~corein ; combout          ;
; |main_mem|wr_addr[2] ; |main_mem|wr_addr[2]~corein ; combout          ;
; |main_mem|wr_addr[3] ; |main_mem|wr_addr[3]~corein ; combout          ;
; |main_mem|wr_addr[4] ; |main_mem|wr_addr[4]~corein ; combout          ;
; |main_mem|rd_addr[0] ; |main_mem|rd_addr[0]~corein ; combout          ;
; |main_mem|rd_addr[1] ; |main_mem|rd_addr[1]~corein ; combout          ;
; |main_mem|rd_addr[2] ; |main_mem|rd_addr[2]~corein ; combout          ;
; |main_mem|rd_addr[3] ; |main_mem|rd_addr[3]~corein ; combout          ;
; |main_mem|rd_addr[4] ; |main_mem|rd_addr[4]~corein ; combout          ;
; |main_mem|data8[7]   ; |main_mem|data8[7]~corein   ; combout          ;
; |main_mem|data8[6]   ; |main_mem|data8[6]~corein   ; combout          ;
; |main_mem|data8[5]   ; |main_mem|data8[5]~corein   ; combout          ;
; |main_mem|data8[4]   ; |main_mem|data8[4]~corein   ; combout          ;
; |main_mem|data8[3]   ; |main_mem|data8[3]~corein   ; combout          ;
; |main_mem|data8[1]   ; |main_mem|data8[1]~corein   ; combout          ;
+----------------------+-----------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Sun Jul 05 00:49:02 2020
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off CPU -c CPU
Info: Using vector source file "F:/dev/CR_CPU/CPU.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      86.67 %
Info: Number of transitions in simulation is 66915
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 176 megabytes
    Info: Processing ended: Sun Jul 05 00:49:06 2020
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


