Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4.1 (win64) Build 2117270 Tue Jan 30 15:32:00 MST 2018
| Date         : Sun Nov 18 18:42:02 2018
| Host         : Qlala-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_interconnect_control_sets_placed.rpt
| Design       : main_interconnect
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    18 |
| Unused register locations in slices containing registers |    89 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |           17 |
| No           | No                    | Yes                    |               6 |            3 |
| No           | Yes                   | No                     |              14 |            5 |
| Yes          | No                    | No                     |              15 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+------------------------------------+-----------------------------------------------------+------------------+----------------+
|               Clock Signal              |            Enable Signal           |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+-----------------------------------------+------------------------------------+-----------------------------------------------------+------------------+----------------+
|  inst/CLK                               | UART_RS232_inst/__1/i__n_0         |                                                     |                1 |              1 |
|  inst/CLK                               | UART_RS232_inst/__3/i__n_0         |                                                     |                1 |              1 |
|  inst/CLK                               | UART_RS232_inst/rx_valid1_out      |                                                     |                1 |              1 |
|  inst/CLK                               | UART_RS232_inst/rx_data[2]_i_1_n_0 | UART_RS232_inst/FSM_sequential_tx_cState[2]_i_2_n_0 |                1 |              1 |
|  inst/CLK                               | UART_RS232_inst/rx_data[4]_i_1_n_0 | UART_RS232_inst/FSM_sequential_tx_cState[2]_i_2_n_0 |                1 |              1 |
|  inst/CLK                               | UART_RS232_inst/rx_data[0]_i_1_n_0 | UART_RS232_inst/FSM_sequential_tx_cState[2]_i_2_n_0 |                1 |              1 |
|  inst/CLK                               | UART_RS232_inst/rx_data[7]_i_1_n_0 | UART_RS232_inst/FSM_sequential_tx_cState[2]_i_2_n_0 |                1 |              1 |
|  inst/CLK                               | UART_RS232_inst/rx_data[6]_i_1_n_0 | UART_RS232_inst/FSM_sequential_tx_cState[2]_i_2_n_0 |                1 |              1 |
|  inst/CLK                               | UART_RS232_inst/rx_data[1]_i_1_n_0 | UART_RS232_inst/FSM_sequential_tx_cState[2]_i_2_n_0 |                1 |              1 |
|  inst/CLK                               | UART_RS232_inst/rx_data[5]_i_1_n_0 | UART_RS232_inst/FSM_sequential_tx_cState[2]_i_2_n_0 |                1 |              1 |
|  inst/CLK                               | UART_RS232_inst/rx_data[3]_i_1_n_0 | UART_RS232_inst/FSM_sequential_tx_cState[2]_i_2_n_0 |                1 |              1 |
|  inst/CLK                               | UART_RS232_inst/rx_I[2]_i_1_n_0    | UART_RS232_inst/FSM_sequential_tx_cState[2]_i_2_n_0 |                2 |              4 |
|  inst/CLK                               | UART_RS232_inst/tx_I               |                                                     |                1 |              4 |
|  inst/CLK                               |                                    | UART_RS232_inst/FSM_sequential_tx_cState[2]_i_2_n_0 |                3 |              6 |
|  inst/CLK                               | UART_RS232_inst/tx_pulled_data     |                                                     |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG                    |                                    | inst/count[13]_i_1_n_0                              |                5 |             14 |
|  inst/CLK                               |                                    |                                                     |                9 |             16 |
|  Audio_PWM_module_0/intern_pwm_clk_BUFG |                                    |                                                     |                8 |             24 |
+-----------------------------------------+------------------------------------+-----------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    11 |
| 4      |                     2 |
| 6      |                     1 |
| 8      |                     1 |
| 14     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


