
*** Running vivado
    with args -log rocketTop.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rocketTop.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1460] Use of init.tcl in /opt/Xilinx/Vivado/2017.1/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/opt/Xilinx/Vivado/2017.1/scripts/init.tcl'
source rocketTop.tcl -notrace
Command: synth_design -top rocketTop -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3637 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1194.832 ; gain = 90.941 ; free physical = 8284 ; free virtual = 11774
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rocketTop' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/rocketTop.v:1]
INFO: [Synth 8-638] synthesizing module 'freq_split' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/rocketTop.v:593]
INFO: [Synth 8-256] done synthesizing module 'freq_split' (1#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/rocketTop.v:593]
INFO: [Synth 8-638] synthesizing module 'ExampleRocketSystem' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:231724]
INFO: [Synth 8-638] synthesizing module 'IntXbar' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:1]
INFO: [Synth 8-256] done synthesizing module 'IntXbar' (2#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:1]
INFO: [Synth 8-638] synthesizing module 'SystemBus' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:46132]
INFO: [Synth 8-638] synthesizing module 'TLXbar' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:8961]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:9677]
INFO: [Synth 8-638] synthesizing module 'TLMonitor' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:10]
INFO: [Synth 8-638] synthesizing module 'plusarg_reader' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/plusarg_reader.v:7]
	Parameter FORMAT bound to: tilelink_timeout=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'plusarg_reader' (3#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/plusarg_reader.v:7]
WARNING: [Synth 8-6014] Unused sequential element _T_1669_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:1019]
WARNING: [Synth 8-6014] Unused sequential element _T_1682_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:1025]
WARNING: [Synth 8-6014] Unused sequential element _T_1684_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:1028]
WARNING: [Synth 8-6014] Unused sequential element _T_1686_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:1031]
WARNING: [Synth 8-6014] Unused sequential element _T_1688_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:1034]
WARNING: [Synth 8-6014] Unused sequential element _T_1690_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:1037]
WARNING: [Synth 8-6014] Unused sequential element _T_1724_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:1047]
WARNING: [Synth 8-6014] Unused sequential element _T_1737_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:1053]
WARNING: [Synth 8-6014] Unused sequential element _T_1739_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:1056]
WARNING: [Synth 8-6014] Unused sequential element _T_1741_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:1059]
WARNING: [Synth 8-6014] Unused sequential element _T_1743_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:1062]
WARNING: [Synth 8-6014] Unused sequential element _T_1745_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:1065]
WARNING: [Synth 8-6014] Unused sequential element _T_1747_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:1068]
WARNING: [Synth 8-6014] Unused sequential element _T_1786_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:1073]
WARNING: [Synth 8-6014] Unused sequential element _T_1801_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:1079]
WARNING: [Synth 8-6014] Unused sequential element _T_1807_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:1082]
WARNING: [Synth 8-6014] Unused sequential element _T_1841_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:1089]
WARNING: [Synth 8-6014] Unused sequential element _T_1854_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:1095]
WARNING: [Synth 8-6014] Unused sequential element _T_1856_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:1098]
WARNING: [Synth 8-6014] Unused sequential element _T_1858_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:1101]
WARNING: [Synth 8-6014] Unused sequential element _T_1860_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:1104]
WARNING: [Synth 8-6014] Unused sequential element _T_1862_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:1107]
WARNING: [Synth 8-6014] Unused sequential element _T_1888_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:1121]
WARNING: [Synth 8-6014] Unused sequential element _T_1899_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:1111]
WARNING: [Synth 8-6014] Unused sequential element _T_1920_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:1115]
WARNING: [Synth 8-6014] Unused sequential element _T_1970_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:1152]
WARNING: [Synth 8-6014] Unused sequential element _T_1986_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:1169]
WARNING: [Synth 8-6014] Unused sequential element _T_1996_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:1158]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor' (4#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:10]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:9713]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_1' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:5837]
WARNING: [Synth 8-6014] Unused sequential element _T_923_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:6441]
WARNING: [Synth 8-6014] Unused sequential element _T_936_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:6447]
WARNING: [Synth 8-6014] Unused sequential element _T_938_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:6450]
WARNING: [Synth 8-6014] Unused sequential element _T_940_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:6453]
WARNING: [Synth 8-6014] Unused sequential element _T_942_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:6456]
WARNING: [Synth 8-6014] Unused sequential element _T_944_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:6459]
WARNING: [Synth 8-6014] Unused sequential element _T_978_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:6469]
WARNING: [Synth 8-6014] Unused sequential element _T_991_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:6475]
WARNING: [Synth 8-6014] Unused sequential element _T_993_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:6478]
WARNING: [Synth 8-6014] Unused sequential element _T_995_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:6481]
WARNING: [Synth 8-6014] Unused sequential element _T_997_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:6484]
WARNING: [Synth 8-6014] Unused sequential element _T_999_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:6487]
WARNING: [Synth 8-6014] Unused sequential element _T_1001_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:6490]
WARNING: [Synth 8-6014] Unused sequential element _T_1031_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:6504]
WARNING: [Synth 8-6014] Unused sequential element _T_1042_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:6494]
WARNING: [Synth 8-6014] Unused sequential element _T_1063_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:6498]
WARNING: [Synth 8-6014] Unused sequential element _T_1113_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:6533]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_1' (5#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:5837]
INFO: [Synth 8-256] done synthesizing module 'TLXbar' (6#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:8961]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:23037]
INFO: [Synth 8-638] synthesizing module 'TLBuffer' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:16782]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:16890]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_2' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:10955]
WARNING: [Synth 8-6014] Unused sequential element _T_1669_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:11964]
WARNING: [Synth 8-6014] Unused sequential element _T_1682_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:11970]
WARNING: [Synth 8-6014] Unused sequential element _T_1684_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:11973]
WARNING: [Synth 8-6014] Unused sequential element _T_1686_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:11976]
WARNING: [Synth 8-6014] Unused sequential element _T_1688_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:11979]
WARNING: [Synth 8-6014] Unused sequential element _T_1690_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:11982]
WARNING: [Synth 8-6014] Unused sequential element _T_1724_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:11992]
WARNING: [Synth 8-6014] Unused sequential element _T_1737_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:11998]
WARNING: [Synth 8-6014] Unused sequential element _T_1739_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:12001]
WARNING: [Synth 8-6014] Unused sequential element _T_1741_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:12004]
WARNING: [Synth 8-6014] Unused sequential element _T_1743_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:12007]
WARNING: [Synth 8-6014] Unused sequential element _T_1745_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:12010]
WARNING: [Synth 8-6014] Unused sequential element _T_1747_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:12013]
WARNING: [Synth 8-6014] Unused sequential element _T_1786_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:12018]
WARNING: [Synth 8-6014] Unused sequential element _T_1801_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:12024]
WARNING: [Synth 8-6014] Unused sequential element _T_1807_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:12027]
WARNING: [Synth 8-6014] Unused sequential element _T_1841_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:12034]
WARNING: [Synth 8-6014] Unused sequential element _T_1854_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:12040]
WARNING: [Synth 8-6014] Unused sequential element _T_1856_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:12043]
WARNING: [Synth 8-6014] Unused sequential element _T_1858_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:12046]
WARNING: [Synth 8-6014] Unused sequential element _T_1860_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:12049]
WARNING: [Synth 8-6014] Unused sequential element _T_1862_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:12052]
WARNING: [Synth 8-6014] Unused sequential element _T_1888_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:12066]
WARNING: [Synth 8-6014] Unused sequential element _T_1899_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:12056]
WARNING: [Synth 8-6014] Unused sequential element _T_1920_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:12060]
WARNING: [Synth 8-6014] Unused sequential element _T_1970_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:12097]
WARNING: [Synth 8-6014] Unused sequential element _T_1986_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:12114]
WARNING: [Synth 8-6014] Unused sequential element _T_1996_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:12103]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_2' (7#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:10955]
INFO: [Synth 8-256] done synthesizing module 'TLBuffer' (8#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:16782]
INFO: [Synth 8-638] synthesizing module 'TLFIFOFixer' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:22823]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:22931]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_3' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:16996]
WARNING: [Synth 8-6014] Unused sequential element _T_1669_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:18005]
WARNING: [Synth 8-6014] Unused sequential element _T_1682_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:18011]
WARNING: [Synth 8-6014] Unused sequential element _T_1684_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:18014]
WARNING: [Synth 8-6014] Unused sequential element _T_1686_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:18017]
WARNING: [Synth 8-6014] Unused sequential element _T_1688_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:18020]
WARNING: [Synth 8-6014] Unused sequential element _T_1690_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:18023]
WARNING: [Synth 8-6014] Unused sequential element _T_1724_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:18033]
WARNING: [Synth 8-6014] Unused sequential element _T_1737_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:18039]
WARNING: [Synth 8-6014] Unused sequential element _T_1739_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:18042]
WARNING: [Synth 8-6014] Unused sequential element _T_1741_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:18045]
WARNING: [Synth 8-6014] Unused sequential element _T_1743_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:18048]
WARNING: [Synth 8-6014] Unused sequential element _T_1745_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:18051]
WARNING: [Synth 8-6014] Unused sequential element _T_1747_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:18054]
WARNING: [Synth 8-6014] Unused sequential element _T_1786_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:18059]
WARNING: [Synth 8-6014] Unused sequential element _T_1801_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:18065]
WARNING: [Synth 8-6014] Unused sequential element _T_1807_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:18068]
WARNING: [Synth 8-6014] Unused sequential element _T_1841_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:18075]
WARNING: [Synth 8-6014] Unused sequential element _T_1854_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:18081]
WARNING: [Synth 8-6014] Unused sequential element _T_1856_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:18084]
WARNING: [Synth 8-6014] Unused sequential element _T_1858_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:18087]
WARNING: [Synth 8-6014] Unused sequential element _T_1860_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:18090]
WARNING: [Synth 8-6014] Unused sequential element _T_1862_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:18093]
WARNING: [Synth 8-6014] Unused sequential element _T_1888_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:18107]
WARNING: [Synth 8-6014] Unused sequential element _T_1899_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:18097]
WARNING: [Synth 8-6014] Unused sequential element _T_1920_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:18101]
WARNING: [Synth 8-6014] Unused sequential element _T_1970_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:18138]
WARNING: [Synth 8-6014] Unused sequential element _T_1986_reg was removed.  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:18155]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_3' (9#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:16996]
INFO: [Synth 8-256] done synthesizing module 'TLFIFOFixer' (10#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:22823]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule' (11#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:23037]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule_1' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:38031]
INFO: [Synth 8-638] synthesizing module 'AXI4Buffer' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:24363]
INFO: [Synth 8-638] synthesizing module 'Queue' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:23513]
INFO: [Synth 8-256] done synthesizing module 'Queue' (12#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:23513]
INFO: [Synth 8-638] synthesizing module 'Queue_1' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:23838]
INFO: [Synth 8-256] done synthesizing module 'Queue_1' (13#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:23838]
INFO: [Synth 8-638] synthesizing module 'Queue_2' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:24013]
INFO: [Synth 8-256] done synthesizing module 'Queue_2' (14#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:24013]
INFO: [Synth 8-638] synthesizing module 'Queue_4' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:24163]
INFO: [Synth 8-256] done synthesizing module 'Queue_4' (15#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:24163]
INFO: [Synth 8-256] done synthesizing module 'AXI4Buffer' (16#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:24363]
INFO: [Synth 8-638] synthesizing module 'AXI4UserYanker' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:24918]
INFO: [Synth 8-638] synthesizing module 'Queue_5' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:24704]
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 9, nWords: 1, wSize: 9, memSize: 9
AWrite Node size: 9, nWords: 1, wSize: 9, memSize: 9
RAM "_T_35_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Queue_5' (17#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:24704]
INFO: [Synth 8-638] synthesizing module 'Queue_7' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:24793]
INFO: [Synth 8-256] done synthesizing module 'Queue_7' (18#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:24793]
INFO: [Synth 8-256] done synthesizing module 'AXI4UserYanker' (19#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:24918]
INFO: [Synth 8-638] synthesizing module 'AXI4Deinterleaver' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:25859]
INFO: [Synth 8-638] synthesizing module 'Queue_15' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:25634]
INFO: [Synth 8-256] done synthesizing module 'Queue_15' (20#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:25634]
INFO: [Synth 8-256] done synthesizing module 'AXI4Deinterleaver' (21#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:25859]
INFO: [Synth 8-638] synthesizing module 'AXI4IdIndexer' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:27087]
INFO: [Synth 8-256] done synthesizing module 'AXI4IdIndexer' (22#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:27087]
INFO: [Synth 8-638] synthesizing module 'TLToAXI4' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:30722]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:31055]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_4' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:27213]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_4' (23#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:27213]
INFO: [Synth 8-638] synthesizing module 'Queue_20' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:30217]
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 64, nWords: 1, wSize: 64, memSize: 64
AWrite Node size: 64, nWords: 1, wSize: 64, memSize: 64
RAM "_T_35_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_strb_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 8, nWords: 1, wSize: 8, memSize: 8
AWrite Node size: 8, nWords: 1, wSize: 8, memSize: 8
RAM "_T_35_strb_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_last_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 1, nWords: 1, wSize: 1, memSize: 1
AWrite Node size: 1, nWords: 1, wSize: 1, memSize: 1
RAM "_T_35_last_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Queue_20' (24#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:30217]
INFO: [Synth 8-638] synthesizing module 'Queue_21' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:30372]
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 3, nWords: 1, wSize: 3, memSize: 3
AWrite Node size: 3, nWords: 1, wSize: 3, memSize: 3
RAM "_T_35_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_addr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 31, nWords: 1, wSize: 31, memSize: 31
AWrite Node size: 31, nWords: 1, wSize: 31, memSize: 31
RAM "_T_35_addr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_len_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 8, nWords: 1, wSize: 8, memSize: 8
AWrite Node size: 8, nWords: 1, wSize: 8, memSize: 8
RAM "_T_35_len_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 3, nWords: 1, wSize: 3, memSize: 3
AWrite Node size: 3, nWords: 1, wSize: 3, memSize: 3
RAM "_T_35_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_burst_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 2, nWords: 1, wSize: 2, memSize: 2
AWrite Node size: 2, nWords: 1, wSize: 2, memSize: 2
RAM "_T_35_burst_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_lock_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 1, nWords: 1, wSize: 1, memSize: 1
AWrite Node size: 1, nWords: 1, wSize: 1, memSize: 1
RAM "_T_35_lock_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_cache_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 4, nWords: 1, wSize: 4, memSize: 4
AWrite Node size: 4, nWords: 1, wSize: 4, memSize: 4
RAM "_T_35_cache_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_prot_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 3, nWords: 1, wSize: 3, memSize: 3
AWrite Node size: 3, nWords: 1, wSize: 3, memSize: 3
RAM "_T_35_prot_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_qos_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 4, nWords: 1, wSize: 4, memSize: 4
AWrite Node size: 4, nWords: 1, wSize: 4, memSize: 4
RAM "_T_35_qos_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_user_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 9, nWords: 1, wSize: 9, memSize: 9
AWrite Node size: 9, nWords: 1, wSize: 9, memSize: 9
RAM "_T_35_user_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_wen_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 1, nWords: 1, wSize: 1, memSize: 1
AWrite Node size: 1, nWords: 1, wSize: 1, memSize: 1
RAM "_T_35_wen_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Queue_21' (25#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:30372]
INFO: [Synth 8-256] done synthesizing module 'TLToAXI4' (26#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:30722]
INFO: [Synth 8-638] synthesizing module 'TLWidthWidget' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:34797]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:34855]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_5' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:31793]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_5' (27#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:31793]
INFO: [Synth 8-256] done synthesizing module 'TLWidthWidget' (28#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:34797]
INFO: [Synth 8-638] synthesizing module 'TLBuffer_1' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:37916]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:37974]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_6' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:34912]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_6' (29#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:34912]
INFO: [Synth 8-256] done synthesizing module 'TLBuffer_1' (30#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:37916]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule_1' (31#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:38031]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule_2' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:42535]
INFO: [Synth 8-638] synthesizing module 'TLWidthWidget_1' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:42408]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:42472]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_7' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:39286]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_7' (32#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:39286]
INFO: [Synth 8-256] done synthesizing module 'TLWidthWidget_1' (33#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:42408]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule_2' (34#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:42535]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule_3' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:45959]
INFO: [Synth 8-638] synthesizing module 'TLWidthWidget_2' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:45832]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:45896]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_8' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:42708]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_8' (35#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:42708]
INFO: [Synth 8-256] done synthesizing module 'TLWidthWidget_2' (36#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:45832]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule_3' (37#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:45959]
INFO: [Synth 8-256] done synthesizing module 'SystemBus' (38#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:46132]
INFO: [Synth 8-638] synthesizing module 'FrontBus' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:69227]
INFO: [Synth 8-638] synthesizing module 'TLXbar_3' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:50354]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:50418]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_9' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:47230]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_9' (39#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:47230]
INFO: [Synth 8-256] done synthesizing module 'TLXbar_3' (40#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:50354]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule_5' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:64864]
INFO: [Synth 8-638] synthesizing module 'TLBuffer_4' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:54205]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:54313]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_10' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:50481]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_10' (41#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:50481]
INFO: [Synth 8-638] synthesizing module 'Queue_22' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:53605]
INFO: [Synth 8-256] done synthesizing module 'Queue_22' (42#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:53605]
INFO: [Synth 8-638] synthesizing module 'Queue_23' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:53905]
INFO: [Synth 8-256] done synthesizing module 'Queue_23' (43#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:53905]
INFO: [Synth 8-256] done synthesizing module 'TLBuffer_4' (44#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:54205]
INFO: [Synth 8-638] synthesizing module 'TLFIFOFixer_2' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:57572]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:57745]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_11' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:54448]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_11' (45#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:54448]
INFO: [Synth 8-256] done synthesizing module 'TLFIFOFixer_2' (46#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:57572]
INFO: [Synth 8-638] synthesizing module 'TLWidthWidget_3' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:61485]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:61547]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_12' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:58361]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_12' (47#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:58361]
INFO: [Synth 8-256] done synthesizing module 'TLWidthWidget_3' (48#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:61485]
INFO: [Synth 8-638] synthesizing module 'AXI4ToTL' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:61918]
INFO: [Synth 8-638] synthesizing module 'Queue_24' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:61608]
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 1, nWords: 1, wSize: 1, memSize: 1
AWrite Node size: 1, nWords: 1, wSize: 1, memSize: 1
RAM "_T_35_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 64, nWords: 1, wSize: 64, memSize: 64
AWrite Node size: 64, nWords: 1, wSize: 64, memSize: 64
RAM "_T_35_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_resp_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 2, nWords: 1, wSize: 2, memSize: 2
AWrite Node size: 2, nWords: 1, wSize: 2, memSize: 2
RAM "_T_35_resp_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_last_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 1, nWords: 1, wSize: 1, memSize: 1
AWrite Node size: 1, nWords: 1, wSize: 1, memSize: 1
RAM "_T_35_last_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Queue_24' (49#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:61608]
INFO: [Synth 8-638] synthesizing module 'Queue_25' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:61788]
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 1, nWords: 1, wSize: 1, memSize: 1
AWrite Node size: 1, nWords: 1, wSize: 1, memSize: 1
RAM "_T_35_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_resp_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 2, nWords: 1, wSize: 2, memSize: 2
AWrite Node size: 2, nWords: 1, wSize: 2, memSize: 2
RAM "_T_35_resp_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Queue_25' (50#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:61788]
INFO: [Synth 8-256] done synthesizing module 'AXI4ToTL' (51#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:61918]
INFO: [Synth 8-638] synthesizing module 'AXI4UserYanker_1' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:63173]
INFO: [Synth 8-638] synthesizing module 'Queue_26' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:63048]
INFO: [Synth 8-256] done synthesizing module 'Queue_26' (52#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:63048]
INFO: [Synth 8-256] done synthesizing module 'AXI4UserYanker_1' (53#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:63173]
INFO: [Synth 8-638] synthesizing module 'AXI4Fragmenter' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:63717]
INFO: [Synth 8-638] synthesizing module 'Queue_30' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:63487]
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 1, nWords: 1, wSize: 1, memSize: 1
AWrite Node size: 1, nWords: 1, wSize: 1, memSize: 1
RAM "_T_35_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_addr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 32, nWords: 1, wSize: 32, memSize: 32
AWrite Node size: 32, nWords: 1, wSize: 32, memSize: 32
RAM "_T_35_addr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_len_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 8, nWords: 1, wSize: 8, memSize: 8
AWrite Node size: 8, nWords: 1, wSize: 8, memSize: 8
RAM "_T_35_len_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 3, nWords: 1, wSize: 3, memSize: 3
AWrite Node size: 3, nWords: 1, wSize: 3, memSize: 3
RAM "_T_35_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_burst_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 2, nWords: 1, wSize: 2, memSize: 2
AWrite Node size: 2, nWords: 1, wSize: 2, memSize: 2
RAM "_T_35_burst_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_user_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 7, nWords: 1, wSize: 7, memSize: 7
AWrite Node size: 7, nWords: 1, wSize: 7, memSize: 7
RAM "_T_35_user_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Queue_30' (54#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:63487]
INFO: [Synth 8-256] done synthesizing module 'AXI4Fragmenter' (55#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:63717]
INFO: [Synth 8-638] synthesizing module 'AXI4IdIndexer_1' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:64768]
INFO: [Synth 8-256] done synthesizing module 'AXI4IdIndexer_1' (56#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:64768]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule_5' (57#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:64864]
INFO: [Synth 8-638] synthesizing module 'TLBuffer_5' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:68984]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:69092]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_13' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:65860]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_13' (58#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:65860]
INFO: [Synth 8-256] done synthesizing module 'TLBuffer_5' (59#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:68984]
INFO: [Synth 8-256] done synthesizing module 'FrontBus' (60#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:69227]
INFO: [Synth 8-638] synthesizing module 'MemoryBus' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:100541]
INFO: [Synth 8-638] synthesizing module 'TLXbar_4' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:72588]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:72646]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_14' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:69652]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_14' (61#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:69652]
INFO: [Synth 8-256] done synthesizing module 'TLXbar_4' (62#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:72588]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule_6' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:96484]
INFO: [Synth 8-638] synthesizing module 'AXI4UserYanker_2' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:72828]
INFO: [Synth 8-638] synthesizing module 'Queue_35' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:72703]
INFO: [Synth 8-256] done synthesizing module 'Queue_35' (63#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:72703]
INFO: [Synth 8-256] done synthesizing module 'AXI4UserYanker_2' (64#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:72828]
INFO: [Synth 8-638] synthesizing module 'AXI4IdIndexer_2' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:74292]
INFO: [Synth 8-256] done synthesizing module 'AXI4IdIndexer_2' (65#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:74292]
INFO: [Synth 8-638] synthesizing module 'TLToAXI4_1' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:77712]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:80713]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_15' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:74426]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_15' (66#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:74426]
INFO: [Synth 8-638] synthesizing module 'Queue_68' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:77362]
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 7, nWords: 1, wSize: 7, memSize: 7
AWrite Node size: 7, nWords: 1, wSize: 7, memSize: 7
RAM "_T_35_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_addr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 32, nWords: 1, wSize: 32, memSize: 32
AWrite Node size: 32, nWords: 1, wSize: 32, memSize: 32
RAM "_T_35_addr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_len_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 8, nWords: 1, wSize: 8, memSize: 8
AWrite Node size: 8, nWords: 1, wSize: 8, memSize: 8
RAM "_T_35_len_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 3, nWords: 1, wSize: 3, memSize: 3
AWrite Node size: 3, nWords: 1, wSize: 3, memSize: 3
RAM "_T_35_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_burst_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 2, nWords: 1, wSize: 2, memSize: 2
AWrite Node size: 2, nWords: 1, wSize: 2, memSize: 2
RAM "_T_35_burst_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_lock_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 1, nWords: 1, wSize: 1, memSize: 1
AWrite Node size: 1, nWords: 1, wSize: 1, memSize: 1
RAM "_T_35_lock_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_cache_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 4, nWords: 1, wSize: 4, memSize: 4
AWrite Node size: 4, nWords: 1, wSize: 4, memSize: 4
RAM "_T_35_cache_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_prot_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 3, nWords: 1, wSize: 3, memSize: 3
AWrite Node size: 3, nWords: 1, wSize: 3, memSize: 3
RAM "_T_35_prot_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_qos_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 4, nWords: 1, wSize: 4, memSize: 4
AWrite Node size: 4, nWords: 1, wSize: 4, memSize: 4
RAM "_T_35_qos_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_user_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 11, nWords: 1, wSize: 11, memSize: 11
AWrite Node size: 11, nWords: 1, wSize: 11, memSize: 11
RAM "_T_35_user_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_wen_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 1, nWords: 1, wSize: 1, memSize: 1
AWrite Node size: 1, nWords: 1, wSize: 1, memSize: 1
RAM "_T_35_wen_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Queue_68' (67#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:77362]
INFO: [Synth 8-256] done synthesizing module 'TLToAXI4_1' (68#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:77712]
INFO: [Synth 8-638] synthesizing module 'TLBuffer_6' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:93318]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:93376]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_16' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:90382]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_16' (69#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:90382]
INFO: [Synth 8-256] done synthesizing module 'TLBuffer_6' (70#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:93318]
INFO: [Synth 8-638] synthesizing module 'ProbePicker' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:96369]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:96427]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_17' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:93433]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_17' (71#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:93433]
INFO: [Synth 8-256] done synthesizing module 'ProbePicker' (72#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:96369]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule_6' (73#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:96484]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule_7' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:100384]
INFO: [Synth 8-638] synthesizing module 'BankBinder' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:100269]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:100327]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_18' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:97333]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_18' (74#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:97333]
INFO: [Synth 8-256] done synthesizing module 'BankBinder' (75#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:100269]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule_7' (76#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:100384]
INFO: [Synth 8-256] done synthesizing module 'MemoryBus' (77#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:100541]
INFO: [Synth 8-638] synthesizing module 'PeripheryBus_1' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:145966]
INFO: [Synth 8-638] synthesizing module 'TLFIFOFixer_3' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:104052]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:104248]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_19' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:100970]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_19' (78#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:100970]
INFO: [Synth 8-256] done synthesizing module 'TLFIFOFixer_3' (79#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:104052]
INFO: [Synth 8-638] synthesizing module 'TLXbar_5' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:108009]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:108073]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_20' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:104887]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_20' (80#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:104887]
INFO: [Synth 8-256] done synthesizing module 'TLXbar_5' (81#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:108009]
INFO: [Synth 8-638] synthesizing module 'TLXbar_6' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:111218]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:111554]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_21' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:108136]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_21' (82#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:108136]
INFO: [Synth 8-256] done synthesizing module 'TLXbar_6' (83#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:111218]
INFO: [Synth 8-638] synthesizing module 'TLBuffer_7' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:115745]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:115853]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_22' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:112029]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_22' (84#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:112029]
INFO: [Synth 8-638] synthesizing module 'Queue_69' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:115145]
INFO: [Synth 8-256] done synthesizing module 'Queue_69' (85#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:115145]
INFO: [Synth 8-638] synthesizing module 'Queue_70' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:115445]
INFO: [Synth 8-256] done synthesizing module 'Queue_70' (86#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:115445]
INFO: [Synth 8-256] done synthesizing module 'TLBuffer_7' (87#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:115745]
INFO: [Synth 8-638] synthesizing module 'TLAtomicAutomata_1' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:119110]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:119818]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_23' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:115988]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_23' (88#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:115988]
INFO: [Synth 8-256] done synthesizing module 'TLAtomicAutomata_1' (89#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:119110]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule_8' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:127778]
INFO: [Synth 8-638] synthesizing module 'TLError' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:123932]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:124023]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_24' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:120813]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_24' (90#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:120813]
INFO: [Synth 8-638] synthesizing module 'Queue_71' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:123793]
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_opcode_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 3, nWords: 1, wSize: 3, memSize: 3
AWrite Node size: 3, nWords: 1, wSize: 3, memSize: 3
RAM "_T_35_opcode_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 4, nWords: 1, wSize: 4, memSize: 4
AWrite Node size: 4, nWords: 1, wSize: 4, memSize: 4
RAM "_T_35_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 5, nWords: 1, wSize: 5, memSize: 5
AWrite Node size: 5, nWords: 1, wSize: 5, memSize: 5
RAM "_T_35_source_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Queue_71' (91#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:123793]
INFO: [Synth 8-256] done synthesizing module 'TLError' (92#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:123932]
INFO: [Synth 8-638] synthesizing module 'TLBuffer_8' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:127547]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:127647]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_25' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:124218]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_25' (93#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:124218]
INFO: [Synth 8-638] synthesizing module 'Queue_72' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:127272]
INFO: [Synth 8-256] done synthesizing module 'Queue_72' (94#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:127272]
INFO: [Synth 8-256] done synthesizing module 'TLBuffer_8' (95#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:127547]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule_8' (96#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:127778]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule_9' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:131562]
INFO: [Synth 8-638] synthesizing module 'TLFragmenter' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:131070]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:131238]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_26' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:127950]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_26' (97#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:127950]
INFO: [Synth 8-638] synthesizing module 'Repeater' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:130911]
INFO: [Synth 8-256] done synthesizing module 'Repeater' (98#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:130911]
INFO: [Synth 8-256] done synthesizing module 'TLFragmenter' (99#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:131070]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule_9' (100#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:131562]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule_10' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:135281]
INFO: [Synth 8-638] synthesizing module 'TLFragmenter_1' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:134789]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:134957]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_27' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:131703]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_27' (101#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:131703]
INFO: [Synth 8-638] synthesizing module 'Repeater_1' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:134630]
INFO: [Synth 8-256] done synthesizing module 'Repeater_1' (102#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:134630]
INFO: [Synth 8-256] done synthesizing module 'TLFragmenter_1' (103#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:134789]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule_10' (104#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:135281]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule_11' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:138998]
INFO: [Synth 8-638] synthesizing module 'TLFragmenter_2' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:138506]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:138674]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_28' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:135422]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_28' (105#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:135422]
INFO: [Synth 8-638] synthesizing module 'Repeater_2' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:138347]
INFO: [Synth 8-256] done synthesizing module 'Repeater_2' (106#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:138347]
INFO: [Synth 8-256] done synthesizing module 'TLFragmenter_2' (107#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:138506]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule_11' (108#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:138998]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule_13' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:142592]
INFO: [Synth 8-638] synthesizing module 'TLFragmenter_3' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:142145]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:142290]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_29' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:139139]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_29' (109#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:139139]
INFO: [Synth 8-638] synthesizing module 'Repeater_3' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:141986]
INFO: [Synth 8-256] done synthesizing module 'Repeater_3' (110#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:141986]
INFO: [Synth 8-256] done synthesizing module 'TLFragmenter_3' (111#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:142145]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule_13' (112#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:142592]
INFO: [Synth 8-638] synthesizing module 'TLBuffer_10' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:145839]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:145903]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_30' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:142717]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_30' (113#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:142717]
INFO: [Synth 8-256] done synthesizing module 'TLBuffer_10' (114#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:145839]
INFO: [Synth 8-256] done synthesizing module 'PeripheryBus_1' (115#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:145966]
INFO: [Synth 8-638] synthesizing module 'TLPLIC' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:150455]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:150668]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_31' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:147292]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_31' (116#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:147292]
INFO: [Synth 8-638] synthesizing module 'LevelGateway' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:150175]
INFO: [Synth 8-256] done synthesizing module 'LevelGateway' (117#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:150175]
INFO: [Synth 8-638] synthesizing module 'PLICFanIn' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:150238]
INFO: [Synth 8-256] done synthesizing module 'PLICFanIn' (118#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:150238]
INFO: [Synth 8-638] synthesizing module 'Queue_74' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:150266]
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_read_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 1, nWords: 1, wSize: 1, memSize: 1
AWrite Node size: 1, nWords: 1, wSize: 1, memSize: 1
RAM "_T_35_read_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_index_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 23, nWords: 1, wSize: 23, memSize: 23
AWrite Node size: 23, nWords: 1, wSize: 23, memSize: 23
RAM "_T_35_index_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 64, nWords: 1, wSize: 64, memSize: 64
AWrite Node size: 64, nWords: 1, wSize: 64, memSize: 64
RAM "_T_35_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_mask_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 8, nWords: 1, wSize: 8, memSize: 8
AWrite Node size: 8, nWords: 1, wSize: 8, memSize: 8
RAM "_T_35_mask_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_extra_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 11, nWords: 1, wSize: 11, memSize: 11
AWrite Node size: 11, nWords: 1, wSize: 11, memSize: 11
RAM "_T_35_extra_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Queue_74' (119#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:150266]
INFO: [Synth 8-256] done synthesizing module 'TLPLIC' (120#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:150455]
INFO: [Synth 8-638] synthesizing module 'CLINT' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:153905]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:154103]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_32' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:151056]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_32' (121#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:151056]
INFO: [Synth 8-256] done synthesizing module 'CLINT' (122#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:153905]
INFO: [Synth 8-638] synthesizing module 'TLDebugModule' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:179658]
INFO: [Synth 8-638] synthesizing module 'TLDebugModuleOuterAsync' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:164833]
INFO: [Synth 8-638] synthesizing module 'DMIToTL' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:154364]
INFO: [Synth 8-256] done synthesizing module 'DMIToTL' (123#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:154364]
INFO: [Synth 8-638] synthesizing module 'TLXbar_7' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:157098]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:157269]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_33' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:154413]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_33' (124#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:154413]
INFO: [Synth 8-256] done synthesizing module 'TLXbar_7' (125#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:157098]
INFO: [Synth 8-638] synthesizing module 'TLDebugModuleOuter' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:160701]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:160810]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_34' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:157570]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_34' (126#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:157570]
INFO: [Synth 8-638] synthesizing module 'AsyncResetRegVec_w32_i0' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:160148]
INFO: [Synth 8-638] synthesizing module 'AsyncResetReg' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/AsyncResetReg.v:40]
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AsyncResetReg' (127#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/AsyncResetReg.v:40]
INFO: [Synth 8-256] done synthesizing module 'AsyncResetRegVec_w32_i0' (128#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:160148]
INFO: [Synth 8-638] synthesizing module 'AsyncResetRegVec_w1_i0' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:160676]
INFO: [Synth 8-256] done synthesizing module 'AsyncResetRegVec_w1_i0' (129#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:160676]
INFO: [Synth 8-256] done synthesizing module 'TLDebugModuleOuter' (130#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:160701]
INFO: [Synth 8-638] synthesizing module 'IntSyncCrossingSource' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:160933]
INFO: [Synth 8-256] done synthesizing module 'IntSyncCrossingSource' (131#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:160933]
INFO: [Synth 8-638] synthesizing module 'TLAsyncCrossingSource' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:164416]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:164512]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_35' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:160939]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_35' (132#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:160939]
INFO: [Synth 8-638] synthesizing module 'AsyncQueueSource' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:163954]
INFO: [Synth 8-638] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:163740]
INFO: [Synth 8-256] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0' (133#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:163740]
INFO: [Synth 8-638] synthesizing module 'AsyncValidSync' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:163868]
INFO: [Synth 8-638] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d4_i0' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:163796]
INFO: [Synth 8-256] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d4_i0' (134#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:163796]
INFO: [Synth 8-256] done synthesizing module 'AsyncValidSync' (135#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:163868]
INFO: [Synth 8-638] synthesizing module 'AsyncValidSync_1' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:163912]
INFO: [Synth 8-638] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d1_i0' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:163888]
INFO: [Synth 8-256] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d1_i0' (136#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:163888]
INFO: [Synth 8-256] done synthesizing module 'AsyncValidSync_1' (137#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:163912]
INFO: [Synth 8-638] synthesizing module 'AsyncValidSync_2' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:163933]
INFO: [Synth 8-256] done synthesizing module 'AsyncValidSync_2' (138#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:163933]
INFO: [Synth 8-256] done synthesizing module 'AsyncQueueSource' (139#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:163954]
INFO: [Synth 8-638] synthesizing module 'AsyncQueueSink' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:164214]
INFO: [Synth 8-638] synthesizing module 'SynchronizerShiftReg_w43_d1' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:164168]
INFO: [Synth 8-256] done synthesizing module 'SynchronizerShiftReg_w43_d1' (140#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:164168]
INFO: [Synth 8-256] done synthesizing module 'AsyncQueueSink' (141#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:164214]
INFO: [Synth 8-256] done synthesizing module 'TLAsyncCrossingSource' (142#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:164416]
INFO: [Synth 8-638] synthesizing module 'AsyncQueueSource_1' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:164631]
INFO: [Synth 8-256] done synthesizing module 'AsyncQueueSource_1' (143#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:164631]
INFO: [Synth 8-256] done synthesizing module 'TLDebugModuleOuterAsync' (144#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:164833]
INFO: [Synth 8-638] synthesizing module 'TLDebugModuleInnerAsync' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:179278]
INFO: [Synth 8-638] synthesizing module 'TLDebugModuleInner' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:170944]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:173962]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_36' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:165250]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_36' (145#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:165250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:173980]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_37' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:168097]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_37' (146#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:168097]
INFO: [Synth 8-256] done synthesizing module 'TLDebugModuleInner' (147#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:170944]
INFO: [Synth 8-638] synthesizing module 'TLAsyncCrossingSink' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:178859]
INFO: [Synth 8-638] synthesizing module 'AsyncQueueSink_1' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:178443]
INFO: [Synth 8-638] synthesizing module 'SynchronizerShiftReg_w55_d1' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:178397]
INFO: [Synth 8-256] done synthesizing module 'SynchronizerShiftReg_w55_d1' (148#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:178397]
INFO: [Synth 8-256] done synthesizing module 'AsyncQueueSink_1' (149#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:178443]
INFO: [Synth 8-638] synthesizing module 'AsyncQueueSource_2' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:178645]
INFO: [Synth 8-256] done synthesizing module 'AsyncQueueSource_2' (150#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:178645]
INFO: [Synth 8-256] done synthesizing module 'TLAsyncCrossingSink' (151#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:178859]
INFO: [Synth 8-638] synthesizing module 'ResetCatchAndSync_d3' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:179024]
INFO: [Synth 8-256] done synthesizing module 'ResetCatchAndSync_d3' (152#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:179024]
INFO: [Synth 8-638] synthesizing module 'EICG_wrapper' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/EICG_wrapper.v:3]
INFO: [Synth 8-256] done synthesizing module 'EICG_wrapper' (153#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/EICG_wrapper.v:3]
INFO: [Synth 8-638] synthesizing module 'AsyncQueueSink_2' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:179092]
INFO: [Synth 8-638] synthesizing module 'SynchronizerShiftReg_w14_d1' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:179046]
INFO: [Synth 8-256] done synthesizing module 'SynchronizerShiftReg_w14_d1' (154#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:179046]
INFO: [Synth 8-256] done synthesizing module 'AsyncQueueSink_2' (155#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:179092]
INFO: [Synth 8-256] done synthesizing module 'TLDebugModuleInnerAsync' (156#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:179278]
INFO: [Synth 8-256] done synthesizing module 'TLDebugModule' (157#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:179658]
INFO: [Synth 8-638] synthesizing module 'RocketTile' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:213885]
INFO: [Synth 8-638] synthesizing module 'TLXbar_8' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:188714]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:188933]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_38' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:179941]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_38' (158#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:179941]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:188973]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_39' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:185975]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_39' (159#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:185975]
INFO: [Synth 8-256] done synthesizing module 'TLXbar_8' (160#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:188714]
INFO: [Synth 8-638] synthesizing module 'IntXbar_4' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:189306]
INFO: [Synth 8-256] done synthesizing module 'IntXbar_4' (161#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:189306]
INFO: [Synth 8-638] synthesizing module 'DCache' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:191164]
INFO: [Synth 8-638] synthesizing module 'DCacheModuleanon1' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:189321]
INFO: [Synth 8-256] done synthesizing module 'DCacheModuleanon1' (162#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:189321]
INFO: [Synth 8-638] synthesizing module 'tag_array' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:233604]
INFO: [Synth 8-638] synthesizing module 'tag_array_ext' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.behav_srams.v:57]
INFO: [Synth 8-256] done synthesizing module 'tag_array_ext' (163#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.behav_srams.v:57]
INFO: [Synth 8-256] done synthesizing module 'tag_array' (164#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:233604]
INFO: [Synth 8-638] synthesizing module 'DCacheDataArray' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:189409]
INFO: [Synth 8-638] synthesizing module 'data_arrays_0' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:233487]
INFO: [Synth 8-638] synthesizing module 'data_arrays_0_ext' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.behav_srams.v:2]
INFO: [Synth 8-256] done synthesizing module 'data_arrays_0_ext' (165#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.behav_srams.v:2]
INFO: [Synth 8-256] done synthesizing module 'data_arrays_0' (166#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:233487]
INFO: [Synth 8-256] done synthesizing module 'DCacheDataArray' (167#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:189409]
INFO: [Synth 8-638] synthesizing module 'DCacheModuleanon2' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:189508]
INFO: [Synth 8-256] done synthesizing module 'DCacheModuleanon2' (168#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:189508]
INFO: [Synth 8-638] synthesizing module 'TLB' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:190466]
INFO: [Synth 8-638] synthesizing module 'PMPChecker' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:189567]
INFO: [Synth 8-256] done synthesizing module 'PMPChecker' (169#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:189567]
INFO: [Synth 8-256] done synthesizing module 'TLB' (170#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:190466]
INFO: [Synth 8-638] synthesizing module 'AMOALU' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:191011]
INFO: [Synth 8-256] done synthesizing module 'AMOALU' (171#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:191011]
INFO: [Synth 8-256] done synthesizing module 'DCache' (172#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:191164]
INFO: [Synth 8-638] synthesizing module 'Frontend' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:196542]
INFO: [Synth 8-638] synthesizing module 'ICache' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:194994]
INFO: [Synth 8-638] synthesizing module 'tag_array_0' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:233633]
INFO: [Synth 8-638] synthesizing module 'tag_array_0_ext' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.behav_srams.v:104]
INFO: [Synth 8-256] done synthesizing module 'tag_array_0_ext' (173#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.behav_srams.v:104]
INFO: [Synth 8-256] done synthesizing module 'tag_array_0' (174#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:233633]
INFO: [Synth 8-638] synthesizing module 'data_arrays_0_0' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:233665]
INFO: [Synth 8-638] synthesizing module 'data_arrays_0_0_ext' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.behav_srams.v:152]
INFO: [Synth 8-256] done synthesizing module 'data_arrays_0_0_ext' (175#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.behav_srams.v:152]
INFO: [Synth 8-256] done synthesizing module 'data_arrays_0_0' (176#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:233665]
INFO: [Synth 8-256] done synthesizing module 'ICache' (177#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:194994]
INFO: [Synth 8-638] synthesizing module 'ShiftQueue' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:195439]
INFO: [Synth 8-256] done synthesizing module 'ShiftQueue' (178#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:195439]
INFO: [Synth 8-638] synthesizing module 'TLB_1' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:196223]
INFO: [Synth 8-638] synthesizing module 'PMPChecker_1' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:195879]
INFO: [Synth 8-256] done synthesizing module 'PMPChecker_1' (179#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:195879]
INFO: [Synth 8-256] done synthesizing module 'TLB_1' (180#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:196223]
INFO: [Synth 8-256] done synthesizing module 'Frontend' (181#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:196542]
INFO: [Synth 8-638] synthesizing module 'TLBuffer_11' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:204429]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:204632]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_40' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:197090]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_40' (182#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:197090]
INFO: [Synth 8-638] synthesizing module 'Queue_75' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:203163]
INFO: [Synth 8-256] done synthesizing module 'Queue_75' (183#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:203163]
INFO: [Synth 8-638] synthesizing module 'Queue_76' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:203463]
INFO: [Synth 8-256] done synthesizing module 'Queue_76' (184#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:203463]
INFO: [Synth 8-638] synthesizing module 'Queue_77' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:203763]
INFO: [Synth 8-256] done synthesizing module 'Queue_77' (185#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:203763]
INFO: [Synth 8-638] synthesizing module 'Queue_78' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:204033]
INFO: [Synth 8-256] done synthesizing module 'Queue_78' (186#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:204033]
INFO: [Synth 8-638] synthesizing module 'Queue_79' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:204307]
INFO: [Synth 8-256] done synthesizing module 'Queue_79' (187#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:204307]
INFO: [Synth 8-256] done synthesizing module 'TLBuffer_11' (188#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:204429]
INFO: [Synth 8-638] synthesizing module 'IntSyncCrossingSink' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:204953]
INFO: [Synth 8-638] synthesizing module 'SynchronizerShiftReg_w1_d3' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:204893]
INFO: [Synth 8-256] done synthesizing module 'SynchronizerShiftReg_w1_d3' (189#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:204893]
INFO: [Synth 8-256] done synthesizing module 'IntSyncCrossingSink' (190#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:204953]
INFO: [Synth 8-638] synthesizing module 'IntSyncCrossingSink_1' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:204970]
INFO: [Synth 8-256] done synthesizing module 'IntSyncCrossingSink_1' (191#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:204970]
INFO: [Synth 8-638] synthesizing module 'IntSyncCrossingSink_2' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:204979]
INFO: [Synth 8-256] done synthesizing module 'IntSyncCrossingSink_2' (192#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:204979]
INFO: [Synth 8-638] synthesizing module 'HellaCacheArbiter' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:204985]
INFO: [Synth 8-256] done synthesizing module 'HellaCacheArbiter' (193#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:204985]
INFO: [Synth 8-638] synthesizing module 'PTW' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:205063]
INFO: [Synth 8-256] done synthesizing module 'PTW' (194#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:205063]
INFO: [Synth 8-638] synthesizing module 'Rocket' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:210446]
INFO: [Synth 8-638] synthesizing module 'IBuf' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:206009]
INFO: [Synth 8-638] synthesizing module 'RVCExpander' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:205367]
INFO: [Synth 8-256] done synthesizing module 'RVCExpander' (195#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:205367]
INFO: [Synth 8-256] done synthesizing module 'IBuf' (196#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:206009]
INFO: [Synth 8-638] synthesizing module 'CSRFile' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:206386]
INFO: [Synth 8-256] done synthesizing module 'CSRFile' (197#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:206386]
INFO: [Synth 8-638] synthesizing module 'BreakpointUnit' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:209476]
INFO: [Synth 8-256] done synthesizing module 'BreakpointUnit' (198#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:209476]
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:209579]
INFO: [Synth 8-256] done synthesizing module 'ALU' (199#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:209579]
INFO: [Synth 8-638] synthesizing module 'MulDiv' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:209910]
INFO: [Synth 8-256] done synthesizing module 'MulDiv' (200#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:209910]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:211991]
INFO: [Synth 8-638] synthesizing module 'PlusArgTimeout' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:210404]
INFO: [Synth 8-638] synthesizing module 'plusarg_reader__parameterized0' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/plusarg_reader.v:7]
	Parameter FORMAT bound to: max_core_cycles=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'plusarg_reader__parameterized0' (200#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/plusarg_reader.v:7]
INFO: [Synth 8-256] done synthesizing module 'PlusArgTimeout' (201#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:210404]
INFO: [Synth 8-256] done synthesizing module 'Rocket' (202#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:210446]
INFO: [Synth 8-256] done synthesizing module 'RocketTile' (203#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:213885]
INFO: [Synth 8-638] synthesizing module 'IntSyncCrossingSource_2' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:215664]
INFO: [Synth 8-638] synthesizing module 'AsyncResetRegVec_w2_i0' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:215624]
INFO: [Synth 8-256] done synthesizing module 'AsyncResetRegVec_w2_i0' (204#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:215624]
INFO: [Synth 8-256] done synthesizing module 'IntSyncCrossingSource_2' (205#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:215664]
INFO: [Synth 8-638] synthesizing module 'IntSyncCrossingSource_3' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:215688]
INFO: [Synth 8-256] done synthesizing module 'IntSyncCrossingSource_3' (206#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:215688]
INFO: [Synth 8-638] synthesizing module 'IntXing' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:215772]
INFO: [Synth 8-638] synthesizing module 'SynchronizerShiftReg_w2_d3' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:215712]
INFO: [Synth 8-256] done synthesizing module 'SynchronizerShiftReg_w2_d3' (207#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:215712]
INFO: [Synth 8-256] done synthesizing module 'IntXing' (208#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:215772]
INFO: [Synth 8-638] synthesizing module 'TLROM' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:218587]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:219134]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_41' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:215794]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_41' (209#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:215794]
INFO: [Synth 8-256] done synthesizing module 'TLROM' (210#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:218587]
INFO: [Synth 8-638] synthesizing module 'TLBroadcast' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:226893]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:227557]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_42' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:219686]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_42' (211#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:219686]
INFO: [Synth 8-638] synthesizing module 'TLBroadcastTracker' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:225437]
INFO: [Synth 8-638] synthesizing module 'Queue_80' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:225287]
INFO: [Synth 8-256] done synthesizing module 'Queue_80' (212#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:225287]
INFO: [Synth 8-256] done synthesizing module 'TLBroadcastTracker' (213#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:225437]
INFO: [Synth 8-638] synthesizing module 'TLBroadcastTracker_1' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:225801]
INFO: [Synth 8-256] done synthesizing module 'TLBroadcastTracker_1' (214#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:225801]
INFO: [Synth 8-638] synthesizing module 'TLBroadcastTracker_2' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:226165]
INFO: [Synth 8-256] done synthesizing module 'TLBroadcastTracker_2' (215#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:226165]
INFO: [Synth 8-638] synthesizing module 'TLBroadcastTracker_3' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:226529]
INFO: [Synth 8-256] done synthesizing module 'TLBroadcastTracker_3' (216#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:226529]
INFO: [Synth 8-256] done synthesizing module 'TLBroadcast' (217#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:226893]
INFO: [Synth 8-638] synthesizing module 'TLWidthWidget_7' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:231609]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:231667]
INFO: [Synth 8-638] synthesizing module 'TLMonitor_43' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:228673]
INFO: [Synth 8-256] done synthesizing module 'TLMonitor_43' (218#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:228673]
INFO: [Synth 8-256] done synthesizing module 'TLWidthWidget_7' (219#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:231609]
INFO: [Synth 8-256] done synthesizing module 'ExampleRocketSystem' (220#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:231724]
INFO: [Synth 8-638] synthesizing module 'AXIMem' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/peripheral/AXIMem.sv:1]
INFO: [Synth 8-256] done synthesizing module 'AXIMem' (221#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/peripheral/AXIMem.sv:1]
INFO: [Synth 8-638] synthesizing module 'AXIMmio' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/peripheral/AXIMmio.sv:1]
INFO: [Synth 8-638] synthesizing module 'nasti_lite_bridge' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_bridge.sv:5]
	Parameter MAX_TRANSACTION bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter NASTI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nasti_lite_writer' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_writer.sv:3]
	Parameter MAX_TRANSACTION bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter NASTI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUF_LEN bound to: 2 - type: integer 
	Parameter MAX_TRAN_BITS bound to: 0 - type: integer 
	Parameter BUF_LEN_BITS bound to: 1 - type: integer 
	Parameter NASTI_W_BITS bound to: 3 - type: integer 
	Parameter LITE_W_BITS bound to: 2 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_writer.sv:72]
WARNING: [Synth 8-2898] ignoring assertion [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_writer.sv:74]
WARNING: [Synth 8-2898] ignoring assertion [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_writer.sv:145]
WARNING: [Synth 8-5858] RAM aw_buf_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5788] Register aw_buf_reg[0][id] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_writer.sv:139]
WARNING: [Synth 8-5788] Register aw_buf_reg[0][addr] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_writer.sv:139]
WARNING: [Synth 8-5788] Register aw_buf_reg[0][len] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_writer.sv:139]
WARNING: [Synth 8-5788] Register aw_buf_reg[0][size] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_writer.sv:139]
WARNING: [Synth 8-5788] Register aw_buf_reg[0][burst] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_writer.sv:139]
WARNING: [Synth 8-5788] Register aw_buf_reg[0][lock] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_writer.sv:139]
WARNING: [Synth 8-5788] Register aw_buf_reg[0][cache] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_writer.sv:139]
WARNING: [Synth 8-5788] Register aw_buf_reg[0][prot] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_writer.sv:139]
WARNING: [Synth 8-5788] Register aw_buf_reg[0][qos] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_writer.sv:139]
WARNING: [Synth 8-5788] Register aw_buf_reg[0][region] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_writer.sv:139]
WARNING: [Synth 8-5788] Register aw_buf_reg[0][user] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_writer.sv:139]
WARNING: [Synth 8-5788] Register xact_req_reg[id] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_writer.sv:226]
WARNING: [Synth 8-5788] Register xact_req_reg[addr] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_writer.sv:226]
WARNING: [Synth 8-5788] Register xact_req_reg[len] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_writer.sv:226]
WARNING: [Synth 8-5788] Register xact_req_reg[size] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_writer.sv:226]
WARNING: [Synth 8-5788] Register xact_req_reg[burst] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_writer.sv:226]
WARNING: [Synth 8-5788] Register xact_req_reg[lock] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_writer.sv:226]
WARNING: [Synth 8-5788] Register xact_req_reg[cache] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_writer.sv:226]
WARNING: [Synth 8-5788] Register xact_req_reg[prot] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_writer.sv:226]
WARNING: [Synth 8-5788] Register xact_req_reg[qos] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_writer.sv:226]
WARNING: [Synth 8-5788] Register xact_req_reg[region] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_writer.sv:226]
WARNING: [Synth 8-5788] Register xact_req_reg[user] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_writer.sv:226]
WARNING: [Synth 8-5788] Register xact_data_vec_reg[1] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_writer.sv:235]
WARNING: [Synth 8-5788] Register xact_data_vec_reg[0] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_writer.sv:235]
WARNING: [Synth 8-5788] Register xact_strb_vec_reg[1] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_writer.sv:236]
WARNING: [Synth 8-5788] Register xact_strb_vec_reg[0] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_writer.sv:236]
WARNING: [Synth 8-5788] Register xact_user_reg in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_writer.sv:237]
INFO: [Synth 8-256] done synthesizing module 'nasti_lite_writer' (222#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_writer.sv:3]
INFO: [Synth 8-638] synthesizing module 'nasti_lite_reader' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_reader.sv:3]
	Parameter MAX_TRANSACTION bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter NASTI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUF_LEN bound to: 2 - type: integer 
	Parameter MAX_TRAN_BITS bound to: 0 - type: integer 
	Parameter BUF_LEN_BITS bound to: 1 - type: integer 
	Parameter NASTI_W_BITS bound to: 3 - type: integer 
	Parameter LITE_W_BITS bound to: 2 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_reader.sv:63]
WARNING: [Synth 8-2898] ignoring assertion [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_reader.sv:65]
WARNING: [Synth 8-2898] ignoring assertion [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_reader.sv:131]
WARNING: [Synth 8-5858] RAM ar_buf_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5788] Register ar_buf_reg[0][id] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_reader.sv:125]
WARNING: [Synth 8-5788] Register ar_buf_reg[0][addr] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_reader.sv:125]
WARNING: [Synth 8-5788] Register ar_buf_reg[0][len] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_reader.sv:125]
WARNING: [Synth 8-5788] Register ar_buf_reg[0][size] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_reader.sv:125]
WARNING: [Synth 8-5788] Register ar_buf_reg[0][burst] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_reader.sv:125]
WARNING: [Synth 8-5788] Register ar_buf_reg[0][lock] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_reader.sv:125]
WARNING: [Synth 8-5788] Register ar_buf_reg[0][cache] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_reader.sv:125]
WARNING: [Synth 8-5788] Register ar_buf_reg[0][prot] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_reader.sv:125]
WARNING: [Synth 8-5788] Register ar_buf_reg[0][qos] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_reader.sv:125]
WARNING: [Synth 8-5788] Register ar_buf_reg[0][region] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_reader.sv:125]
WARNING: [Synth 8-5788] Register ar_buf_reg[0][user] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_reader.sv:125]
WARNING: [Synth 8-5788] Register xact_req_reg[id] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_reader.sv:159]
WARNING: [Synth 8-5788] Register xact_req_reg[addr] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_reader.sv:159]
WARNING: [Synth 8-5788] Register xact_req_reg[len] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_reader.sv:159]
WARNING: [Synth 8-5788] Register xact_req_reg[size] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_reader.sv:159]
WARNING: [Synth 8-5788] Register xact_req_reg[burst] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_reader.sv:159]
WARNING: [Synth 8-5788] Register xact_req_reg[lock] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_reader.sv:159]
WARNING: [Synth 8-5788] Register xact_req_reg[cache] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_reader.sv:159]
WARNING: [Synth 8-5788] Register xact_req_reg[prot] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_reader.sv:159]
WARNING: [Synth 8-5788] Register xact_req_reg[qos] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_reader.sv:159]
WARNING: [Synth 8-5788] Register xact_req_reg[region] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_reader.sv:159]
WARNING: [Synth 8-5788] Register xact_req_reg[user] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_reader.sv:159]
WARNING: [Synth 8-5788] Register xact_data_vec_reg[1] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_reader.sv:198]
WARNING: [Synth 8-5788] Register xact_data_vec_reg[0] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_reader.sv:198]
WARNING: [Synth 8-5788] Register xact_resp_reg in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_reader.sv:199]
INFO: [Synth 8-256] done synthesizing module 'nasti_lite_reader' (223#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_reader.sv:3]
INFO: [Synth 8-256] done synthesizing module 'nasti_lite_bridge' (224#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_bridge.sv:5]
WARNING: [Synth 8-689] width (4) of port connection 'nasti_master_ar_id' does not match port width (1) of module 'nasti_lite_bridge' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/peripheral/AXIMmio.sv:155]
WARNING: [Synth 8-689] width (4) of port connection 'nasti_master_r_id' does not match port width (1) of module 'nasti_lite_bridge' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/peripheral/AXIMmio.sv:168]
WARNING: [Synth 8-689] width (4) of port connection 'nasti_master_aw_id' does not match port width (1) of module 'nasti_lite_bridge' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/peripheral/AXIMmio.sv:175]
WARNING: [Synth 8-689] width (4) of port connection 'nasti_master_b_id' does not match port width (1) of module 'nasti_lite_bridge' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/peripheral/AXIMmio.sv:194]
INFO: [Synth 8-638] synthesizing module 'axi_uartlite_0' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.runs/synth_1/.Xil/Vivado-3630-ubuntu/realtime/axi_uartlite_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'axi_uartlite_0' (225#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.runs/synth_1/.Xil/Vivado-3630-ubuntu/realtime/axi_uartlite_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'AXIMmio' (226#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/peripheral/AXIMmio.sv:1]
INFO: [Synth 8-638] synthesizing module 'DTModule' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/peripheral/DTModule.sv:1]
INFO: [Synth 8-256] done synthesizing module 'DTModule' (227#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/peripheral/DTModule.sv:1]
INFO: [Synth 8-256] done synthesizing module 'rocketTop' (228#1) [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/rocketTop.v:1]
WARNING: [Synth 8-3331] design DTModule has unconnected port reset
WARNING: [Synth 8-3331] design DTModule has unconnected port clk
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_req_ready
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_valid
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_bits_data[31]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_bits_data[30]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_bits_data[29]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_bits_data[28]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_bits_data[27]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_bits_data[26]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_bits_data[25]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_bits_data[24]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_bits_data[23]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_bits_data[22]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_bits_data[21]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_bits_data[20]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_bits_data[19]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_bits_data[18]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_bits_data[17]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_bits_data[16]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_bits_data[15]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_bits_data[14]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_bits_data[13]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_bits_data[12]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_bits_data[11]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_bits_data[10]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_bits_data[9]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_bits_data[8]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_bits_data[7]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_bits_data[6]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_bits_data[5]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_bits_data[4]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_bits_data[3]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_bits_data[2]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_bits_data[1]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_bits_data[0]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_bits_resp[1]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_bits_resp[0]
WARNING: [Synth 8-3331] design nasti_lite_reader has unconnected port lite_r_id[0]
WARNING: [Synth 8-3331] design nasti_lite_reader has unconnected port lite_r_user[0]
WARNING: [Synth 8-3331] design nasti_lite_writer has unconnected port nasti_w_last
WARNING: [Synth 8-3331] design nasti_lite_writer has unconnected port lite_b_id[0]
WARNING: [Synth 8-3331] design nasti_lite_writer has unconnected port lite_b_user[0]
WARNING: [Synth 8-3331] design AXIMmio has unconnected port io_axi4_0_aw_bits_id[3]
WARNING: [Synth 8-3331] design AXIMmio has unconnected port io_axi4_0_aw_bits_id[2]
WARNING: [Synth 8-3331] design AXIMmio has unconnected port io_axi4_0_aw_bits_id[1]
WARNING: [Synth 8-3331] design AXIMmio has unconnected port io_axi4_0_ar_bits_id[3]
WARNING: [Synth 8-3331] design AXIMmio has unconnected port io_axi4_0_ar_bits_id[2]
WARNING: [Synth 8-3331] design AXIMmio has unconnected port io_axi4_0_ar_bits_id[1]
WARNING: [Synth 8-3331] design AXIMem has unconnected port clock
WARNING: [Synth 8-3331] design AXIMem has unconnected port reset
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_valid
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_id[3]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_id[2]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_id[1]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_id[0]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_addr[27]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_addr[26]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_addr[25]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_addr[24]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_addr[23]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_addr[22]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_addr[21]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_addr[20]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_addr[19]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_addr[18]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_addr[17]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_addr[16]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_addr[15]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_addr[14]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_addr[13]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_addr[12]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_addr[11]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_addr[10]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_addr[9]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_addr[8]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_addr[7]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_addr[6]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_addr[5]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_addr[4]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_addr[3]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_addr[2]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_addr[1]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_addr[0]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_len[7]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_len[6]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_len[5]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_len[4]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_len[3]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_len[2]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_len[1]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_len[0]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_size[2]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_size[1]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_size[0]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_burst[1]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_aw_bits_burst[0]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_w_valid
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_w_bits_data[63]
WARNING: [Synth 8-3331] design AXIMem has unconnected port io_axi4_0_w_bits_data[62]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1455.473 ; gain = 351.582 ; free physical = 8114 ; free virtual = 11612
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1455.473 ; gain = 351.582 ; free physical = 8167 ; free virtual = 11665
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.runs/synth_1/.Xil/Vivado-3630-ubuntu/dcp3/axi_uartlite_0_in_context.xdc] for cell 'mmio_mem/uart_inst'
Finished Parsing XDC File [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.runs/synth_1/.Xil/Vivado-3630-ubuntu/dcp3/axi_uartlite_0_in_context.xdc] for cell 'mmio_mem/uart_inst'
Parsing XDC File [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/constrs_1/imports/rocket_neutrino/pinMap.xdc]
Finished Parsing XDC File [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/constrs_1/imports/rocket_neutrino/pinMap.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/constrs_1/imports/rocket_neutrino/pinMap.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rocketTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rocketTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1839.320 ; gain = 0.000 ; free physical = 7747 ; free virtual = 11281
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1841.320 ; gain = 737.430 ; free physical = 7937 ; free virtual = 11471
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_153" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'mem_ctrl_rocc_reg' into 'mem_ctrl_fp_reg' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:212496]
INFO: [Synth 8-4471] merging register 'mem_ctrl_mul_reg' into 'mem_ctrl_fp_reg' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:212493]
WARNING: [Synth 8-3936] Found unconnected internal register 'wb_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:212798]
WARNING: [Synth 8-3936] Found unconnected internal register 'mem_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:213662]
WARNING: [Synth 8-3936] Found unconnected internal register 'ex_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:213603]
INFO: [Synth 8-5544] ROM "ex_reg_rs_msb_0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_reg_rs_msb_0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_1374" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_1111" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_891" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_ctrl_mem_cmd" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_ctrl_mem_type" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_ldst_cause" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_295" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_297" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_956" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_956" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_414" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_buf_reg[0][id]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_buf_reg[0][id]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xact_data_vec_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xact_data_vec_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_reader.sv:109]
WARNING: [Synth 8-327] inferring latch for variable 'en_latched_reg' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/EICG_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 1841.320 ; gain = 737.430 ; free physical = 6562 ; free virtual = 10096
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'dut/debug_1/dmOuter/asource/AsyncQueueSource/widx_bin' (AsyncResetRegVec_w1_i0) to 'dut/debug_1/dmOuter/asource/AsyncQueueSource/widx_gray'
INFO: [Synth 8-223] decloning instance 'dut/debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin' (AsyncResetRegVec_w1_i0) to 'dut/debug_1/dmOuter/asource/AsyncQueueSink/ridx_gray'
INFO: [Synth 8-223] decloning instance 'dut/debug_1/dmOuter/AsyncQueueSource/widx_bin' (AsyncResetRegVec_w1_i0) to 'dut/debug_1/dmOuter/AsyncQueueSource/widx_gray'
INFO: [Synth 8-223] decloning instance 'dut/debug_1/dmInner/dmiXing/AsyncQueueSink/ridx_bin' (AsyncResetRegVec_w1_i0) to 'dut/debug_1/dmInner/dmiXing/AsyncQueueSink/ridx_gray'
INFO: [Synth 8-223] decloning instance 'dut/debug_1/dmInner/dmiXing/AsyncQueueSource/widx_bin' (AsyncResetRegVec_w1_i0) to 'dut/debug_1/dmInner/dmiXing/AsyncQueueSource/widx_gray'
INFO: [Synth 8-223] decloning instance 'dut/debug_1/dmInner/AsyncQueueSink/ridx_bin' (AsyncResetRegVec_w1_i0) to 'dut/debug_1/dmInner/AsyncQueueSink/ridx_gray'
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |RocketTile__GB0           |           1|     27833|
|2     |RocketTile__GB1           |           1|     12241|
|3     |ExampleRocketSystem__GCB0 |           1|     33927|
|4     |ExampleRocketSystem__GCB1 |           1|     12628|
|5     |ExampleRocketSystem__GCB2 |           1|     12645|
|6     |rocketTop__GC0            |           1|      2859|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     66 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 3     
	   2 Input     58 Bit       Adders := 2     
	   2 Input     34 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 7     
	   2 Input     30 Bit       Adders := 8     
	   2 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
	   3 Input      9 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 20    
	   3 Input      8 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 6     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
	   4 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 106   
	   3 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 17    
	   3 Input      2 Bit       Adders := 3     
	   4 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 6     
	   2 Input      1 Bit       Adders := 42    
	   4 Input      1 Bit       Adders := 131   
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
	   2 Input     34 Bit         XORs := 15    
	   2 Input     32 Bit         XORs := 35    
	   2 Input     29 Bit         XORs := 8     
	   2 Input     28 Bit         XORs := 9     
	   2 Input      9 Bit         XORs := 7     
	   2 Input      3 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	              130 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 23    
	               62 Bit    Registers := 2     
	               55 Bit    Registers := 1     
	               43 Bit    Registers := 1     
	               34 Bit    Registers := 16    
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 34    
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 8     
	               28 Bit    Registers := 3     
	               26 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 8     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 39    
	                8 Bit    Registers := 100   
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 17    
	                4 Bit    Registers := 30    
	                3 Bit    Registers := 83    
	                2 Bit    Registers := 61    
	                1 Bit    Registers := 665   
+---Multipliers : 
	                 2x65  Multipliers := 1     
	                10x32  Multipliers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
	              16K Bit         RAMs := 2     
	               1K Bit         RAMs := 3     
	              512 Bit         RAMs := 9     
	              128 Bit         RAMs := 12    
	              112 Bit         RAMs := 32    
	               72 Bit         RAMs := 9     
	               64 Bit         RAMs := 9     
	               62 Bit         RAMs := 2     
	               56 Bit         RAMs := 1     
	               32 Bit         RAMs := 9     
	               28 Bit         RAMs := 1     
	               16 Bit         RAMs := 14    
	               10 Bit         RAMs := 4     
	                8 Bit         RAMs := 29    
	                6 Bit         RAMs := 22    
	                4 Bit         RAMs := 18    
	                2 Bit         RAMs := 23    
+---Muxes : 
	   2 Input    130 Bit        Muxes := 3     
	   2 Input    121 Bit        Muxes := 5     
	   2 Input    120 Bit        Muxes := 6     
	   2 Input    119 Bit        Muxes := 2     
	   2 Input    117 Bit        Muxes := 2     
	   2 Input    116 Bit        Muxes := 2     
	   2 Input     82 Bit        Muxes := 6     
	   2 Input     81 Bit        Muxes := 7     
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 87    
	   4 Input     64 Bit        Muxes := 4     
	  13 Input     64 Bit        Muxes := 1     
	  16 Input     64 Bit        Muxes := 1     
	 513 Input     64 Bit        Muxes := 1     
	   3 Input     62 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 2     
	   2 Input     58 Bit        Muxes := 2     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 2     
	   2 Input     34 Bit        Muxes := 32    
	   3 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 69    
	   3 Input     32 Bit        Muxes := 1     
	  13 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 23    
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 5     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 7     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 41    
	  16 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 103   
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 17    
	   6 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 13    
	   2 Input      5 Bit        Muxes := 62    
	   4 Input      5 Bit        Muxes := 1     
	  25 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 16    
	   3 Input      4 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 133   
	   3 Input      3 Bit        Muxes := 6     
	   6 Input      3 Bit        Muxes := 3     
	  13 Input      3 Bit        Muxes := 3     
	  10 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 86    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1610  
	   4 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	 246 Input      1 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TLXbar_8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    117 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module RVCExpander 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 7     
	   2 Input     25 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 42    
	   4 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
Module IBuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 3     
	   4 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module CSRFile 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     58 Bit       Adders := 2     
	   2 Input     30 Bit       Adders := 8     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 5     
	               34 Bit    Registers := 3     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 8     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 47    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 20    
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 2     
	   2 Input     34 Bit        Muxes := 16    
	   3 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     30 Bit        Muxes := 16    
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	  25 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
Module BreakpointUnit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 9     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module MulDiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     66 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	              130 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                 2x65  Multipliers := 1     
+---Muxes : 
	   2 Input    130 Bit        Muxes := 3     
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 1     
Module Rocket 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 6     
	               62 Bit    Registers := 2     
	               34 Bit    Registers := 3     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 52    
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 15    
	   4 Input     64 Bit        Muxes := 3     
	   3 Input     62 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 14    
Module tag_array_0_ext 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module data_arrays_0_0_ext__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module data_arrays_0_0_ext 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module ICache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ShiftQueue 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 5     
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     34 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 21    
Module PMPChecker_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module TLB_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     34 Bit         XORs := 7     
Module Frontend 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module Queue_75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
Module Queue_76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 1     
	                4 Bit         RAMs := 3     
	                2 Bit         RAMs := 2     
Module Queue_77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 1     
	                4 Bit         RAMs := 2     
	                2 Bit         RAMs := 1     
Module Queue_78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
Module Queue_79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	                4 Bit         RAMs := 1     
Module SynchronizerShiftReg_w1_d3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module DCacheModuleanon1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module tag_array_ext 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module data_arrays_0_ext 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 1     
Module DCacheModuleanon2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module PMPChecker 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     29 Bit         XORs := 8     
	   2 Input      3 Bit         XORs := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module TLB 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     34 Bit         XORs := 8     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 8     
Module AMOALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module DCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               28 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 30    
+---Muxes : 
	  13 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	  13 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	  13 Input      8 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 31    
	   6 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 3     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 21    
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 63    
	   7 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module DMIToTL 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
Module TLXbar_7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      9 Bit         XORs := 7     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module AsyncResetReg__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TLDebugModuleOuter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module AsyncResetReg__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSource 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
Module AsyncResetReg__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerShiftReg_w43_d1 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
Module AsyncResetReg__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSink 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module AsyncResetReg__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSource_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module TLDebugModuleInner 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 73    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 72    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1104  
	   6 Input      1 Bit        Muxes := 1     
	 246 Input      1 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 1     
Module AsyncResetReg__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerShiftReg_w55_d1 
Detailed RTL Component Info : 
+---Registers : 
	               55 Bit    Registers := 1     
Module AsyncResetReg__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSink_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module AsyncResetReg__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSource_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module AsyncResetReg__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerShiftReg_w14_d1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module AsyncResetReg__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSink_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TLDebugModuleInnerAsync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TLXbar 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 5     
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
+---Registers : 
	                9 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    120 Bit        Muxes := 6     
	   2 Input     82 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 13    
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 29    
Module Queue__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               62 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 3     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
Module Queue_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
Module Queue_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	                8 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
Module Queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               62 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 3     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
Module Queue_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
Module Queue_5__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_5__2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_7__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               72 Bit         RAMs := 1     
Module Queue_7__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               72 Bit         RAMs := 1     
Module Queue_5__3 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_5__4 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_5__5 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_7__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               72 Bit         RAMs := 1     
Module Queue_7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               72 Bit         RAMs := 1     
Module Queue_5 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module AXI4UserYanker 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      9 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 2     
Module Queue_15__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               72 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module Queue_15__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               72 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module Queue_15__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               72 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module Queue_15__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               72 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module Queue_15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               72 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module AXI4Deinterleaver 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---Muxes : 
	  16 Input     64 Bit        Muxes := 1     
	  16 Input      9 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
Module Queue_20__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Queue_21 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module TLToAXI4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 2     
	   4 Input      1 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module TLFIFOFixer_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input     28 Bit         XORs := 4     
+---Registers : 
	                9 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 50    
Module TLXbar_6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input     28 Bit         XORs := 4     
+---Registers : 
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     81 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 11    
Module Queue_69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               56 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	               10 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                2 Bit         RAMs := 1     
Module Queue_70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               10 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 3     
Module TLAtomicAutomata_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input     28 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    116 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
Module Queue_71 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TLError 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Queue_72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               28 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	               10 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                2 Bit         RAMs := 1     
Module Queue_70__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               10 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 3     
Module Repeater 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module TLFragmenter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module Repeater_1 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module TLFragmenter_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module Repeater_2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module TLFragmenter_2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module Repeater_3 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module TLFragmenter_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLICFanIn 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module Queue_74 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module TLPLIC 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module CLINT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TLROM 
Detailed RTL Component Info : 
+---Muxes : 
	 513 Input     64 Bit        Muxes := 1     
Module AsyncResetReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerShiftReg_w2_d3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
Module AsyncResetReg__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Queue_80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
Module TLBroadcastTracker 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module Queue_80__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
Module TLBroadcastTracker_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module Queue_80__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
Module TLBroadcastTracker_2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module Queue_80__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
Module TLBroadcastTracker_3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module TLBroadcast 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
+---Registers : 
	               26 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    121 Bit        Muxes := 5     
	   2 Input     81 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 15    
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 2     
Module Queue_35__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module Queue_20 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Queue_68 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module TLToAXI4_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   4 Input      1 Bit       Adders := 128   
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 132   
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module Queue_22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 2     
	                6 Bit         RAMs := 2     
	                2 Bit         RAMs := 1     
Module Queue_23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	                8 Bit         RAMs := 2     
	                6 Bit         RAMs := 1     
	                4 Bit         RAMs := 2     
	                2 Bit         RAMs := 2     
Module TLFIFOFixer_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 50    
Module Queue_24 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module Queue_25 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module AXI4ToTL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 6     
+---XORs : 
	   2 Input     32 Bit         XORs := 11    
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    119 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module Queue_26__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module Queue_26__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module Queue_26__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module Queue_26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module AXI4UserYanker_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module Queue_30__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Queue_30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Queue_20__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module AXI4Fragmenter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 11    
+---Registers : 
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Queue_22__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 2     
	                6 Bit         RAMs := 2     
	                2 Bit         RAMs := 1     
Module Queue_23__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	                8 Bit         RAMs := 2     
	                6 Bit         RAMs := 1     
	                4 Bit         RAMs := 2     
	                2 Bit         RAMs := 2     
Module ExampleRocketSystem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module freq_split 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nasti_lite_writer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 13    
+---Multipliers : 
	                10x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module nasti_lite_reader 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'mmio_mem/bridge_inst/writer/aw_buf_reg[0][qos][3:0]' into 'mmio_mem/bridge_inst/writer/aw_buf_reg[0][region][3:0]' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_writer.sv:139]
INFO: [Synth 8-4471] merging register 'mmio_mem/bridge_inst/writer/aw_buf_reg[0][cache][3:0]' into 'mmio_mem/bridge_inst/writer/aw_buf_reg[0][region][3:0]' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_writer.sv:139]
INFO: [Synth 8-4471] merging register 'mmio_mem/bridge_inst/writer/aw_buf_reg[0][lock]' into 'mmio_mem/bridge_inst/writer/aw_buf_reg[0][user][0:0]' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_writer.sv:139]
INFO: [Synth 8-4471] merging register 'mmio_mem/bridge_inst/reader/ar_buf_reg[0][qos][3:0]' into 'mmio_mem/bridge_inst/reader/ar_buf_reg[0][region][3:0]' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_reader.sv:125]
INFO: [Synth 8-4471] merging register 'mmio_mem/bridge_inst/reader/ar_buf_reg[0][cache][3:0]' into 'mmio_mem/bridge_inst/reader/ar_buf_reg[0][region][3:0]' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_reader.sv:125]
INFO: [Synth 8-4471] merging register 'mmio_mem/bridge_inst/reader/ar_buf_reg[0][lock]' into 'mmio_mem/bridge_inst/reader/ar_buf_reg[0][user][0:0]' [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_reader.sv:125]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/utils/nasti_lite_writer.sv:123]
DSP Report: Generating DSP mmio_mem/bridge_inst/writer/lite_packet_size_return, operation Mode is: A*B.
DSP Report: operator mmio_mem/bridge_inst/writer/lite_packet_size_return is absorbed into DSP mmio_mem/bridge_inst/writer/lite_packet_size_return.
DSP Report: operator mmio_mem/bridge_inst/writer/lite_packet_size_return is absorbed into DSP mmio_mem/bridge_inst/writer/lite_packet_size_return.
DSP Report: Generating DSP mmio_mem/bridge_inst/writer/lite_packet_size_return, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mmio_mem/bridge_inst/writer/lite_packet_size_return is absorbed into DSP mmio_mem/bridge_inst/writer/lite_packet_size_return.
DSP Report: operator mmio_mem/bridge_inst/writer/lite_packet_size_return is absorbed into DSP mmio_mem/bridge_inst/writer/lite_packet_size_return.
DSP Report: Generating DSP mmio_mem/bridge_inst/reader/lite_packet_size0_return, operation Mode is: A*B.
DSP Report: operator mmio_mem/bridge_inst/reader/lite_packet_size0_return is absorbed into DSP mmio_mem/bridge_inst/reader/lite_packet_size0_return.
DSP Report: operator mmio_mem/bridge_inst/reader/lite_packet_size0_return is absorbed into DSP mmio_mem/bridge_inst/reader/lite_packet_size0_return.
DSP Report: Generating DSP mmio_mem/bridge_inst/reader/lite_packet_size0_return, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mmio_mem/bridge_inst/reader/lite_packet_size0_return is absorbed into DSP mmio_mem/bridge_inst/reader/lite_packet_size0_return.
DSP Report: operator mmio_mem/bridge_inst/reader/lite_packet_size0_return is absorbed into DSP mmio_mem/bridge_inst/reader/lite_packet_size0_return.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\mmio_mem/bridge_inst/reader/ar_buf_reg[0][len][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\mmio_mem/bridge_inst/writer/aw_buf_reg[0][len][8] )
INFO: [Synth 8-3886] merging instance 'i_5/mmio_mem/bridge_inst/reader/ar_buf_rp_reg[0]' (FDCE) to 'i_5/mmio_mem/bridge_inst/reader/ar_buf_rp_reg[-1]'
INFO: [Synth 8-3886] merging instance 'i_5/mmio_mem/bridge_inst/reader/ar_buf_wp_reg[0]' (FDCE) to 'i_5/mmio_mem/bridge_inst/reader/ar_buf_wp_reg[-1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\mmio_mem/bridge_inst/reader/ar_buf_rp_reg[-1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\mmio_mem/bridge_inst/reader/ar_buf_wp_reg[-1] )
INFO: [Synth 8-3886] merging instance 'i_5/mmio_mem/bridge_inst/writer/aw_buf_rp_reg[0]' (FDCE) to 'i_5/mmio_mem/bridge_inst/writer/aw_buf_rp_reg[-1]'
INFO: [Synth 8-3886] merging instance 'i_5/mmio_mem/bridge_inst/writer/aw_buf_wp_reg[0]' (FDCE) to 'i_5/mmio_mem/bridge_inst/writer/aw_buf_wp_reg[-1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\mmio_mem/bridge_inst/writer/aw_buf_rp_reg[-1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\mmio_mem/bridge_inst/writer/aw_buf_wp_reg[-1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\mmio_mem/bridge_inst/reader/xact_req_reg[len][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\mmio_mem/bridge_inst/writer/xact_req_reg[len][8] )
INFO: [Synth 8-5544] ROM "RVCExpander/_T_278" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RVCExpander/_T_10" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RVCExpander/_T_643" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:210109]
RAM Pipeline Warning: Read Address Register Found For RAM frontend/icache/tag_array/tag_array_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM frontend/icache/data_arrays_0/data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM frontend/icache/data_arrays_1/data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[8]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[9]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[10]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[11]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[12]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[13]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[14]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[15]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[16]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[17]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[18]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[19]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[20]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[21]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[22]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[23]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[24]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[25]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[26]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[27]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[28]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[29]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[30]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[31]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[32]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[33]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[34]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[35]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[36]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[37]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[38]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[39]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[40]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[41]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[42]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[43]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[44]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[45]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[46]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[47]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[48]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[49]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[50]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[51]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[52]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[53]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[54]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[55]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[56]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[57]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[58]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[59]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[60]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[61]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[62]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[7]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[6]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[4]' (FDE) to 'core/ex_reg_cause_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/\ex_reg_cause_reg[5] )
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[8]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[9]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[10]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[11]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[12]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[13]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[14]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[15]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[16]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[17]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[18]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[19]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[20]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[21]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[22]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[23]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[24]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[25]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[26]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[27]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[28]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[29]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[30]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[31]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[32]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[33]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[34]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[35]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[36]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[37]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[38]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[39]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[40]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[41]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[42]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[43]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[44]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[45]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core/csr/\reg_misa_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/reg_mstatus_spp_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/ibuf/buf__xcpt_pf_inst_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_mtvec_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core/csr/\reg_dcsr_prv_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core/csr/\reg_misa_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_mie_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/mem_ctrl_fp_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/mem_reg_sfence_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/s1_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/reg_bp_0_control_chain_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/\ex_ctrl_mem_cmd_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/\mem_reg_cause_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/s2_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/wb_ctrl_rocc_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/fq/_T_82_4_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/\wb_reg_cause_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/fq/_T_82_3_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_mcause_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/fq/_T_82_2_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/fq/_T_82_1_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\frontend/fq/_T_82_0_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/ibuf/\buf__pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/\ex_reg_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/\mem_reg_pc_reg[0] )
WARNING: [Synth 8-3332] Sequential element (buf__pc_reg[0]) is unused and will be removed from module IBuf.
WARNING: [Synth 8-3332] Sequential element (buf__xcpt_pf_inst_reg) is unused and will be removed from module IBuf.
WARNING: [Synth 8-3332] Sequential element (buf__data_reg[31]) is unused and will be removed from module IBuf.
WARNING: [Synth 8-3332] Sequential element (buf__data_reg[30]) is unused and will be removed from module IBuf.
WARNING: [Synth 8-3332] Sequential element (buf__data_reg[29]) is unused and will be removed from module IBuf.
WARNING: [Synth 8-3332] Sequential element (buf__data_reg[28]) is unused and will be removed from module IBuf.
WARNING: [Synth 8-3332] Sequential element (buf__data_reg[27]) is unused and will be removed from module IBuf.
WARNING: [Synth 8-3332] Sequential element (buf__data_reg[26]) is unused and will be removed from module IBuf.
WARNING: [Synth 8-3332] Sequential element (buf__data_reg[25]) is unused and will be removed from module IBuf.
WARNING: [Synth 8-3332] Sequential element (buf__data_reg[24]) is unused and will be removed from module IBuf.
WARNING: [Synth 8-3332] Sequential element (buf__data_reg[23]) is unused and will be removed from module IBuf.
WARNING: [Synth 8-3332] Sequential element (buf__data_reg[22]) is unused and will be removed from module IBuf.
WARNING: [Synth 8-3332] Sequential element (buf__data_reg[21]) is unused and will be removed from module IBuf.
WARNING: [Synth 8-3332] Sequential element (buf__data_reg[20]) is unused and will be removed from module IBuf.
WARNING: [Synth 8-3332] Sequential element (buf__data_reg[19]) is unused and will be removed from module IBuf.
WARNING: [Synth 8-3332] Sequential element (buf__data_reg[18]) is unused and will be removed from module IBuf.
WARNING: [Synth 8-3332] Sequential element (buf__data_reg[17]) is unused and will be removed from module IBuf.
WARNING: [Synth 8-3332] Sequential element (buf__data_reg[16]) is unused and will be removed from module IBuf.
WARNING: [Synth 8-3332] Sequential element (reg_bp_0_control_chain_reg) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[63]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[62]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[61]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[60]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[59]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[58]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[57]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[56]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[55]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[54]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[53]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[52]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[51]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[50]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[49]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[48]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[47]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[46]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[45]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[44]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[43]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[42]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[41]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[40]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[39]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[38]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[37]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[36]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[35]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[34]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[33]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[32]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[31]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[30]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[29]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[28]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[27]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[26]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[25]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[24]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[23]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[22]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[21]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[20]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[19]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[18]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[17]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[16]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[15]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[14]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[13]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[11]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[10]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[9]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[8]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[7]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[6]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[5]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[4]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[3]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_misa_reg[1]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_mstatus_spp_reg) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_mtvec_reg[1]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_mie_reg[63]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_mepc_reg[0]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_mcause_reg[62]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_dcsr_prv_reg[1]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (reg_dpc_reg[0]) is unused and will be removed from module CSRFile.
WARNING: [Synth 8-3332] Sequential element (ex_ctrl_mem_cmd_reg[4]) is unused and will be removed from module Rocket.
WARNING: [Synth 8-3332] Sequential element (ex_reg_inst_reg[6]) is unused and will be removed from module Rocket.
WARNING: [Synth 8-3332] Sequential element (ex_reg_inst_reg[5]) is unused and will be removed from module Rocket.
WARNING: [Synth 8-3332] Sequential element (ex_reg_inst_reg[4]) is unused and will be removed from module Rocket.
WARNING: [Synth 8-3332] Sequential element (ex_reg_inst_reg[3]) is unused and will be removed from module Rocket.
WARNING: [Synth 8-3332] Sequential element (ex_reg_inst_reg[2]) is unused and will be removed from module Rocket.
WARNING: [Synth 8-3332] Sequential element (ex_reg_inst_reg[1]) is unused and will be removed from module Rocket.
WARNING: [Synth 8-3332] Sequential element (ex_reg_inst_reg[0]) is unused and will be removed from module Rocket.
WARNING: [Synth 8-3332] Sequential element (mem_reg_inst_reg[6]) is unused and will be removed from module Rocket.
WARNING: [Synth 8-3332] Sequential element (mem_reg_inst_reg[5]) is unused and will be removed from module Rocket.
WARNING: [Synth 8-3332] Sequential element (mem_reg_inst_reg[4]) is unused and will be removed from module Rocket.
WARNING: [Synth 8-3332] Sequential element (mem_reg_inst_reg[3]) is unused and will be removed from module Rocket.
WARNING: [Synth 8-3332] Sequential element (mem_reg_inst_reg[2]) is unused and will be removed from module Rocket.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register '_T_656_reg' and it is trimmed from '34' to '18' bits. [/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.srcs/sources_1/imports/rocket_neutrino/components_DefaultFPGAConfig.v:193017]
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache/s1_flush_valid_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache/_T_3222_pf_ld_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dcache/s1_flush_valid_reg)
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "_GEN_3794" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design ExampleRocketSystem__GCB0 has port debug_clockeddmi_dmi_resp_bits_resp[1] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_1/dmInner/dmInner /\ABSTRACTAUTOReg_autoexecdata_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_1/dmOuter/asource/AsyncQueueSource/mem_0_opcode_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/Queue_1/_T_35_burst_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/Queue_1/_T_35_burst_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'plic/Queue/_T_35_data_reg' and it is trimmed from '64' to '34' bits.
INFO: [Synth 8-5546] ROM "_GEN_3" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:46 . Memory (MB): peak = 1875.312 ; gain = 771.422 ; free physical = 5993 ; free virtual = 9531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|tag_array_0_ext:     | ram_reg    | 64 x 21(READ_FIRST)    | W |   | 64 x 21(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|data_arrays_0_0_ext: | ram_reg    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|data_arrays_0_0_ext: | ram_reg    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|tag_array_ext:       | ram_reg    | 64 x 22(READ_FIRST)    | W |   | 64 x 22(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|data_arrays_0_ext:   | ram_reg    | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------+----------------------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                                    | RTL Object                                                                 | Inference | Size (Depth x Width) | Primitives     | 
+-----------------------------------------------+----------------------------------------------------------------------------+-----------+----------------------+----------------+
|core                                           | _T_592_reg                                                                 | Implied   | 32 x 64              | RAM32M x 22    | 
|RocketTile__GB0                                | buffer/Queue/_T_35_opcode_reg                                              | Implied   | 2 x 3                | RAM32M x 1     | 
|RocketTile__GB0                                | buffer/Queue/_T_35_param_reg                                               | Implied   | 2 x 3                | RAM32M x 1     | 
|RocketTile__GB0                                | buffer/Queue/_T_35_size_reg                                                | Implied   | 2 x 4                | RAM32M x 1     | 
|RocketTile__GB0                                | buffer/Queue/_T_35_source_reg                                              | Implied   | 2 x 2                | RAM16X1D x 2   | 
|RocketTile__GB0                                | buffer/Queue/_T_35_address_reg                                             | Implied   | 2 x 32               | RAM32M x 6     | 
|RocketTile__GB0                                | buffer/Queue/_T_35_mask_reg                                                | Implied   | 2 x 8                | RAM32M x 2     | 
|RocketTile__GB0                                | buffer/Queue/_T_35_data_reg                                                | Implied   | 2 x 64               | RAM32M x 11    | 
|RocketTile__GB0                                | buffer/Queue/_T_35_corrupt_reg                                             | Implied   | 2 x 1                | RAM16X1D x 1   | 
|RocketTile__GB0                                | buffer/Queue_1/_T_35_opcode_reg                                            | Implied   | 2 x 3                | RAM32M x 1     | 
|RocketTile__GB0                                | buffer/Queue_1/_T_35_param_reg                                             | Implied   | 2 x 2                | RAM16X1D x 2   | 
|RocketTile__GB0                                | buffer/Queue_1/_T_35_size_reg                                              | Implied   | 2 x 4                | RAM32M x 1     | 
|RocketTile__GB0                                | buffer/Queue_1/_T_35_source_reg                                            | Implied   | 2 x 2                | RAM16X1D x 2   | 
|RocketTile__GB0                                | buffer/Queue_1/_T_35_sink_reg                                              | Implied   | 2 x 2                | RAM16X1D x 2   | 
|RocketTile__GB0                                | buffer/Queue_1/_T_35_denied_reg                                            | Implied   | 2 x 1                | RAM16X1D x 1   | 
|RocketTile__GB0                                | buffer/Queue_1/_T_35_data_reg                                              | Implied   | 2 x 64               | RAM32M x 11    | 
|RocketTile__GB0                                | buffer/Queue_1/_T_35_corrupt_reg                                           | Implied   | 2 x 1                | RAM16X1D x 1   | 
|RocketTile__GB0                                | buffer/Queue_2/_T_35_param_reg                                             | Implied   | 2 x 2                | RAM16X1D x 2   | 
|RocketTile__GB0                                | buffer/Queue_2/_T_35_size_reg                                              | Implied   | 2 x 4                | RAM32M x 1     | 
|RocketTile__GB0                                | buffer/Queue_2/_T_35_source_reg                                            | Implied   | 2 x 2                | RAM16X1D x 2   | 
|RocketTile__GB0                                | buffer/Queue_2/_T_35_address_reg                                           | Implied   | 2 x 32               | RAM32M x 6     | 
|RocketTile__GB0                                | buffer/Queue_3/_T_35_opcode_reg                                            | Implied   | 2 x 3                | RAM32M x 1     | 
|RocketTile__GB0                                | buffer/Queue_3/_T_35_param_reg                                             | Implied   | 2 x 3                | RAM32M x 1     | 
|RocketTile__GB0                                | buffer/Queue_3/_T_35_size_reg                                              | Implied   | 2 x 4                | RAM32M x 1     | 
|RocketTile__GB0                                | buffer/Queue_3/_T_35_source_reg                                            | Implied   | 2 x 2                | RAM16X1D x 2   | 
|RocketTile__GB0                                | buffer/Queue_3/_T_35_address_reg                                           | Implied   | 2 x 32               | RAM32M x 6     | 
|RocketTile__GB0                                | buffer/Queue_3/_T_35_data_reg                                              | Implied   | 2 x 64               | RAM32M x 11    | 
|RocketTile__GB0                                | buffer/Queue_3/_T_35_corrupt_reg                                           | Implied   | 2 x 1                | RAM16X1D x 1   | 
|RocketTile__GB0                                | buffer/Queue_4/_T_35_sink_reg                                              | Implied   | 2 x 2                | RAM16X1D x 2   | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_35_id_reg       | Implied   | 2 x 4                | RAM32M x 1     | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_35_addr_reg     | Implied   | 2 x 31               | RAM32M x 6     | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_35_len_reg      | Implied   | 2 x 8                | RAM32M x 2     | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_35_size_reg     | Implied   | 2 x 3                | RAM32M x 1     | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_35_burst_reg    | Implied   | 2 x 2                | RAM16X1D x 2   | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_35_lock_reg     | Implied   | 2 x 1                | RAM16X1D x 1   | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_35_cache_reg    | Implied   | 2 x 4                | RAM32M x 1     | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_35_prot_reg     | Implied   | 2 x 3                | RAM32M x 1     | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_35_qos_reg      | Implied   | 2 x 4                | RAM32M x 1     | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/_T_35_data_reg   | Implied   | 2 x 64               | RAM32M x 11    | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/_T_35_strb_reg   | Implied   | 2 x 8                | RAM32M x 2     | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/_T_35_last_reg   | Implied   | 2 x 1                | RAM16X1D x 1   | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_2/_T_35_id_reg     | Implied   | 2 x 4                | RAM32M x 1     | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_2/_T_35_resp_reg   | Implied   | 2 x 2                | RAM16X1D x 2   | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_35_id_reg     | Implied   | 2 x 4                | RAM32M x 1     | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_35_addr_reg   | Implied   | 2 x 31               | RAM32M x 6     | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_35_len_reg    | Implied   | 2 x 8                | RAM32M x 2     | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_35_size_reg   | Implied   | 2 x 3                | RAM32M x 1     | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_35_burst_reg  | Implied   | 2 x 2                | RAM16X1D x 2   | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_35_lock_reg   | Implied   | 2 x 1                | RAM16X1D x 1   | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_35_cache_reg  | Implied   | 2 x 4                | RAM32M x 1     | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_35_prot_reg   | Implied   | 2 x 3                | RAM32M x 1     | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_35_qos_reg    | Implied   | 2 x 4                | RAM32M x 1     | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/_T_35_id_reg     | Implied   | 2 x 4                | RAM32M x 1     | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/_T_35_data_reg   | Implied   | 2 x 64               | RAM32M x 11    | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/_T_35_resp_reg   | Implied   | 2 x 2                | RAM16X1D x 2   | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/_T_35_last_reg   | Implied   | 2 x 1                | RAM16X1D x 1   | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_2/_T_35_reg       | Implied   | 8 x 9                | RAM32M x 2     | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_3/_T_35_reg       | Implied   | 8 x 9                | RAM32M x 2     | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_7/_T_35_reg       | Implied   | 8 x 9                | RAM32M x 2     | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/Queue_8/_T_35_reg       | Implied   | 8 x 9                | RAM32M x 2     | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/_T_35_id_reg     | Implied   | 8 x 3                | RAM32M x 1     | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/_T_35_data_reg   | Implied   | 8 x 64               | RAM32M x 11    | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/_T_35_resp_reg   | Implied   | 8 x 2                | RAM16X1D x 2   | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/_T_35_user_reg   | Implied   | 8 x 9                | RAM32M x 2     | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue/_T_35_last_reg   | Implied   | 8 x 1                | RAM16X1D x 1   | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_1/_T_35_id_reg   | Implied   | 8 x 3                | RAM32M x 1     | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_1/_T_35_data_reg | Implied   | 8 x 64               | RAM32M x 11    | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_1/_T_35_resp_reg | Implied   | 8 x 2                | RAM16X1D x 2   | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_1/_T_35_user_reg | Implied   | 8 x 9                | RAM32M x 2     | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_1/_T_35_last_reg | Implied   | 8 x 1                | RAM16X1D x 1   | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_2/_T_35_id_reg   | Implied   | 8 x 3                | RAM32M x 1     | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_2/_T_35_data_reg | Implied   | 8 x 64               | RAM32M x 11    | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_2/_T_35_resp_reg | Implied   | 8 x 2                | RAM16X1D x 2   | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_2/_T_35_user_reg | Implied   | 8 x 9                | RAM32M x 2     | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_2/_T_35_last_reg | Implied   | 8 x 1                | RAM16X1D x 1   | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_3/_T_35_id_reg   | Implied   | 8 x 3                | RAM32M x 1     | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_3/_T_35_data_reg | Implied   | 8 x 64               | RAM32M x 11    | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_3/_T_35_resp_reg | Implied   | 8 x 2                | RAM16X1D x 2   | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_3/_T_35_user_reg | Implied   | 8 x 9                | RAM32M x 2     | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_3/_T_35_last_reg | Implied   | 8 x 1                | RAM16X1D x 1   | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_4/_T_35_id_reg   | Implied   | 8 x 3                | RAM32M x 1     | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_4/_T_35_data_reg | Implied   | 8 x 64               | RAM32M x 11    | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_4/_T_35_resp_reg | Implied   | 8 x 2                | RAM16X1D x 2   | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_4/_T_35_user_reg | Implied   | 8 x 9                | RAM32M x 2     | 
|ExampleRocketSystem__GCB0                      | sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/Queue_4/_T_35_last_reg | Implied   | 8 x 1                | RAM16X1D x 1   | 
|cbus                                           | buffer/Queue/_T_35_opcode_reg                                              | Implied   | 2 x 3                | RAM32M x 1     | 
|cbus                                           | buffer/Queue/_T_35_param_reg                                               | Implied   | 2 x 3                | RAM32M x 1     | 
|cbus                                           | buffer/Queue/_T_35_size_reg                                                | Implied   | 2 x 4                | RAM32M x 1     | 
|cbus                                           | buffer/Queue/_T_35_source_reg                                              | Implied   | 2 x 5                | RAM32M x 1     | 
|cbus                                           | buffer/Queue/_T_35_address_reg                                             | Implied   | 2 x 28               | RAM32M x 5     | 
|cbus                                           | buffer/Queue/_T_35_mask_reg                                                | Implied   | 2 x 8                | RAM32M x 2     | 
|cbus                                           | buffer/Queue/_T_35_data_reg                                                | Implied   | 2 x 64               | RAM32M x 11    | 
|cbus                                           | buffer/Queue/_T_35_corrupt_reg                                             | Implied   | 2 x 1                | RAM16X1D x 1   | 
|cbus                                           | buffer/Queue_1/_T_35_opcode_reg                                            | Implied   | 2 x 3                | RAM32M x 1     | 
|cbus                                           | buffer/Queue_1/_T_35_param_reg                                             | Implied   | 2 x 2                | RAM16X1D x 2   | 
|cbus                                           | buffer/Queue_1/_T_35_size_reg                                              | Implied   | 2 x 4                | RAM32M x 1     | 
|cbus                                           | buffer/Queue_1/_T_35_source_reg                                            | Implied   | 2 x 5                | RAM32M x 1     | 
|cbus                                           | buffer/Queue_1/_T_35_sink_reg                                              | Implied   | 2 x 1                | RAM16X1D x 1   | 
|cbus                                           | buffer/Queue_1/_T_35_denied_reg                                            | Implied   | 2 x 1                | RAM16X1D x 1   | 
|cbus                                           | buffer/Queue_1/_T_35_data_reg                                              | Implied   | 2 x 64               | RAM32M x 11    | 
|cbus                                           | buffer/Queue_1/_T_35_corrupt_reg                                           | Implied   | 2 x 1                | RAM16X1D x 1   | 
|cbus                                           | wrapped_error_device/buffer/Queue/_T_35_opcode_reg                         | Implied   | 2 x 3                | RAM32M x 1     | 
|cbus                                           | wrapped_error_device/buffer/Queue/_T_35_size_reg                           | Implied   | 2 x 4                | RAM32M x 1     | 
|cbus                                           | wrapped_error_device/buffer/Queue/_T_35_source_reg                         | Implied   | 2 x 5                | RAM32M x 1     | 
|cbus                                           | wrapped_error_device/buffer/Queue_1/_T_35_opcode_reg                       | Implied   | 2 x 3                | RAM32M x 1     | 
|cbus                                           | wrapped_error_device/buffer/Queue_1/_T_35_param_reg                        | Implied   | 2 x 2                | RAM16X1D x 2   | 
|cbus                                           | wrapped_error_device/buffer/Queue_1/_T_35_size_reg                         | Implied   | 2 x 4                | RAM32M x 1     | 
|cbus                                           | wrapped_error_device/buffer/Queue_1/_T_35_source_reg                       | Implied   | 2 x 5                | RAM32M x 1     | 
|cbus                                           | wrapped_error_device/buffer/Queue_1/_T_35_sink_reg                         | Implied   | 2 x 1                | RAM16X1D x 1   | 
|cbus                                           | wrapped_error_device/buffer/Queue_1/_T_35_denied_reg                       | Implied   | 2 x 1                | RAM16X1D x 1   | 
|cbus                                           | wrapped_error_device/buffer/Queue_1/_T_35_data_reg                         | Implied   | 2 x 64               | RAM32M x 11    | 
|cbus                                           | wrapped_error_device/buffer/Queue_1/_T_35_corrupt_reg                      | Implied   | 2 x 1                | RAM16X1D x 1   | 
|bh                                             | TLBroadcastTracker/o_data/_T_35_mask_reg                                   | Implied   | 8 x 8                | RAM32M x 2     | 
|bh                                             | TLBroadcastTracker/o_data/_T_35_data_reg                                   | Implied   | 8 x 64               | RAM32M x 11    | 
|bh                                             | TLBroadcastTracker_1/o_data/_T_35_mask_reg                                 | Implied   | 8 x 8                | RAM32M x 2     | 
|bh                                             | TLBroadcastTracker_1/o_data/_T_35_data_reg                                 | Implied   | 8 x 64               | RAM32M x 11    | 
|bh                                             | TLBroadcastTracker_2/o_data/_T_35_mask_reg                                 | Implied   | 8 x 8                | RAM32M x 2     | 
|bh                                             | TLBroadcastTracker_2/o_data/_T_35_data_reg                                 | Implied   | 8 x 64               | RAM32M x 11    | 
|bh                                             | TLBroadcastTracker_3/o_data/_T_35_mask_reg                                 | Implied   | 8 x 8                | RAM32M x 2     | 
|bh                                             | TLBroadcastTracker_3/o_data/_T_35_data_reg                                 | Implied   | 8 x 64               | RAM32M x 11    | 
|ExampleRocketSystem__GCB2                      | mbus/coupler_to_memory_controller_named_axi4/axi4yank/Queue/_T_35_reg      | Implied   | 8 x 14               | RAM32M x 3     | 
|ExampleRocketSystem__GCB2                      | mbus/coupler_to_memory_controller_named_axi4/axi4yank/Queue_1/_T_35_reg    | Implied   | 8 x 14               | RAM32M x 3     | 
|ExampleRocketSystem__GCB2                      | mbus/coupler_to_memory_controller_named_axi4/axi4yank/Queue_2/_T_35_reg    | Implied   | 8 x 14               | RAM32M x 3     | 
|ExampleRocketSystem__GCB2                      | mbus/coupler_to_memory_controller_named_axi4/axi4yank/Queue_3/_T_35_reg    | Implied   | 8 x 14               | RAM32M x 3     | 
|ExampleRocketSystem__GCB2                      | mbus/coupler_to_memory_controller_named_axi4/axi4yank/Queue_4/_T_35_reg    | Implied   | 8 x 14               | RAM32M x 3     | 
|ExampleRocketSystem__GCB2                      | mbus/coupler_to_memory_controller_named_axi4/axi4yank/Queue_5/_T_35_reg    | Implied   | 8 x 14               | RAM32M x 3     | 
|ExampleRocketSystem__GCB2                      | mbus/coupler_to_memory_controller_named_axi4/axi4yank/Queue_6/_T_35_reg    | Implied   | 8 x 14               | RAM32M x 3     | 
|ExampleRocketSystem__GCB2                      | mbus/coupler_to_memory_controller_named_axi4/axi4yank/Queue_7/_T_35_reg    | Implied   | 8 x 14               | RAM32M x 3     | 
|ExampleRocketSystem__GCB2                      | mbus/coupler_to_memory_controller_named_axi4/axi4yank/Queue_8/_T_35_reg    | Implied   | 8 x 14               | RAM32M x 3     | 
|ExampleRocketSystem__GCB2                      | mbus/coupler_to_memory_controller_named_axi4/axi4yank/Queue_9/_T_35_reg    | Implied   | 8 x 14               | RAM32M x 3     | 
|ExampleRocketSystem__GCB2                      | mbus/coupler_to_memory_controller_named_axi4/axi4yank/Queue_10/_T_35_reg   | Implied   | 8 x 14               | RAM32M x 3     | 
|ExampleRocketSystem__GCB2                      | mbus/coupler_to_memory_controller_named_axi4/axi4yank/Queue_11/_T_35_reg   | Implied   | 8 x 14               | RAM32M x 3     | 
|ExampleRocketSystem__GCB2                      | mbus/coupler_to_memory_controller_named_axi4/axi4yank/Queue_12/_T_35_reg   | Implied   | 8 x 14               | RAM32M x 3     | 
|ExampleRocketSystem__GCB2                      | mbus/coupler_to_memory_controller_named_axi4/axi4yank/Queue_13/_T_35_reg   | Implied   | 8 x 14               | RAM32M x 3     | 
|ExampleRocketSystem__GCB2                      | mbus/coupler_to_memory_controller_named_axi4/axi4yank/Queue_14/_T_35_reg   | Implied   | 8 x 14               | RAM32M x 3     | 
|ExampleRocketSystem__GCB2                      | mbus/coupler_to_memory_controller_named_axi4/axi4yank/Queue_15/_T_35_reg   | Implied   | 8 x 14               | RAM32M x 3     | 
|ExampleRocketSystem__GCB2                      | mbus/coupler_to_memory_controller_named_axi4/axi4yank/Queue_16/_T_35_reg   | Implied   | 8 x 14               | RAM32M x 3     | 
|ExampleRocketSystem__GCB2                      | mbus/coupler_to_memory_controller_named_axi4/axi4yank/Queue_17/_T_35_reg   | Implied   | 8 x 14               | RAM32M x 3     | 
|ExampleRocketSystem__GCB2                      | mbus/coupler_to_memory_controller_named_axi4/axi4yank/Queue_18/_T_35_reg   | Implied   | 8 x 14               | RAM32M x 3     | 
|ExampleRocketSystem__GCB2                      | mbus/coupler_to_memory_controller_named_axi4/axi4yank/Queue_19/_T_35_reg   | Implied   | 8 x 14               | RAM32M x 3     | 
|ExampleRocketSystem__GCB2                      | mbus/coupler_to_memory_controller_named_axi4/axi4yank/Queue_20/_T_35_reg   | Implied   | 8 x 14               | RAM32M x 3     | 
|ExampleRocketSystem__GCB2                      | mbus/coupler_to_memory_controller_named_axi4/axi4yank/Queue_21/_T_35_reg   | Implied   | 8 x 14               | RAM32M x 3     | 
|ExampleRocketSystem__GCB2                      | mbus/coupler_to_memory_controller_named_axi4/axi4yank/Queue_22/_T_35_reg   | Implied   | 8 x 14               | RAM32M x 3     | 
|ExampleRocketSystem__GCB2                      | mbus/coupler_to_memory_controller_named_axi4/axi4yank/Queue_23/_T_35_reg   | Implied   | 8 x 14               | RAM32M x 3     | 
|ExampleRocketSystem__GCB2                      | mbus/coupler_to_memory_controller_named_axi4/axi4yank/Queue_24/_T_35_reg   | Implied   | 8 x 14               | RAM32M x 3     | 
|ExampleRocketSystem__GCB2                      | mbus/coupler_to_memory_controller_named_axi4/axi4yank/Queue_25/_T_35_reg   | Implied   | 8 x 14               | RAM32M x 3     | 
|ExampleRocketSystem__GCB2                      | mbus/coupler_to_memory_controller_named_axi4/axi4yank/Queue_26/_T_35_reg   | Implied   | 8 x 14               | RAM32M x 3     | 
|ExampleRocketSystem__GCB2                      | mbus/coupler_to_memory_controller_named_axi4/axi4yank/Queue_27/_T_35_reg   | Implied   | 8 x 14               | RAM32M x 3     | 
|ExampleRocketSystem__GCB2                      | mbus/coupler_to_memory_controller_named_axi4/axi4yank/Queue_28/_T_35_reg   | Implied   | 8 x 14               | RAM32M x 3     | 
|ExampleRocketSystem__GCB2                      | mbus/coupler_to_memory_controller_named_axi4/axi4yank/Queue_29/_T_35_reg   | Implied   | 8 x 14               | RAM32M x 3     | 
|ExampleRocketSystem__GCB2                      | mbus/coupler_to_memory_controller_named_axi4/axi4yank/Queue_30/_T_35_reg   | Implied   | 8 x 14               | RAM32M x 3     | 
|ExampleRocketSystem__GCB2                      | mbus/coupler_to_memory_controller_named_axi4/axi4yank/Queue_31/_T_35_reg   | Implied   | 8 x 14               | RAM32M x 3     | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/_T_35_opcode_reg                                              | Implied   | 2 x 3                | RAM32M x 1     | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/_T_35_param_reg                                               | Implied   | 2 x 3                | RAM32M x 1     | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/_T_35_size_reg                                                | Implied   | 2 x 4                | RAM32M x 1     | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/_T_35_source_reg                                              | Implied   | 2 x 4                | RAM32M x 1     | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/_T_35_address_reg                                             | Implied   | 2 x 32               | RAM32M x 6     | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/_T_35_mask_reg                                                | Implied   | 2 x 8                | RAM32M x 2     | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/_T_35_data_reg                                                | Implied   | 2 x 64               | RAM32M x 11    | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/_T_35_corrupt_reg                                             | Implied   | 2 x 1                | RAM16X1D x 1   | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue_1/_T_35_opcode_reg                                            | Implied   | 2 x 3                | RAM32M x 1     | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue_1/_T_35_size_reg                                              | Implied   | 2 x 4                | RAM32M x 1     | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue_1/_T_35_source_reg                                            | Implied   | 2 x 4                | RAM32M x 1     | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue_1/_T_35_denied_reg                                            | Implied   | 2 x 1                | RAM16X1D x 1   | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue_1/_T_35_data_reg                                              | Implied   | 2 x 64               | RAM32M x 11    | 
|\fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue_1/_T_35_corrupt_reg                                           | Implied   | 2 x 1                | RAM16X1D x 1   | 
|\fbus/coupler_from_port_named_slave_port_axi4  | axi4yank/Queue/_T_35_reg                                                   | Implied   | 4 x 8                | RAM32M x 2     | 
|\fbus/coupler_from_port_named_slave_port_axi4  | axi4yank/Queue_1/_T_35_reg                                                 | Implied   | 4 x 8                | RAM32M x 2     | 
|\fbus/coupler_from_port_named_slave_port_axi4  | axi4yank/Queue_2/_T_35_reg                                                 | Implied   | 4 x 8                | RAM32M x 2     | 
|\fbus/coupler_from_port_named_slave_port_axi4  | axi4yank/Queue_3/_T_35_reg                                                 | Implied   | 4 x 8                | RAM32M x 2     | 
|ExampleRocketSystem__GCB2                      | fbus/buffer/Queue/_T_35_opcode_reg                                         | Implied   | 2 x 3                | RAM32M x 1     | 
|ExampleRocketSystem__GCB2                      | fbus/buffer/Queue/_T_35_param_reg                                          | Implied   | 2 x 3                | RAM32M x 1     | 
|ExampleRocketSystem__GCB2                      | fbus/buffer/Queue/_T_35_size_reg                                           | Implied   | 2 x 4                | RAM32M x 1     | 
|ExampleRocketSystem__GCB2                      | fbus/buffer/Queue/_T_35_source_reg                                         | Implied   | 2 x 4                | RAM32M x 1     | 
|ExampleRocketSystem__GCB2                      | fbus/buffer/Queue/_T_35_address_reg                                        | Implied   | 2 x 32               | RAM32M x 6     | 
|ExampleRocketSystem__GCB2                      | fbus/buffer/Queue/_T_35_mask_reg                                           | Implied   | 2 x 8                | RAM32M x 2     | 
|ExampleRocketSystem__GCB2                      | fbus/buffer/Queue/_T_35_data_reg                                           | Implied   | 2 x 64               | RAM32M x 11    | 
|ExampleRocketSystem__GCB2                      | fbus/buffer/Queue/_T_35_corrupt_reg                                        | Implied   | 2 x 1                | RAM16X1D x 1   | 
|ExampleRocketSystem__GCB2                      | fbus/buffer/Queue_1/_T_35_opcode_reg                                       | Implied   | 2 x 3                | RAM32M x 1     | 
|ExampleRocketSystem__GCB2                      | fbus/buffer/Queue_1/_T_35_size_reg                                         | Implied   | 2 x 4                | RAM32M x 1     | 
|ExampleRocketSystem__GCB2                      | fbus/buffer/Queue_1/_T_35_source_reg                                       | Implied   | 2 x 4                | RAM32M x 1     | 
|ExampleRocketSystem__GCB2                      | fbus/buffer/Queue_1/_T_35_denied_reg                                       | Implied   | 2 x 1                | RAM16X1D x 1   | 
|ExampleRocketSystem__GCB2                      | fbus/buffer/Queue_1/_T_35_data_reg                                         | Implied   | 2 x 64               | RAM32M x 11    | 
|ExampleRocketSystem__GCB2                      | fbus/buffer/Queue_1/_T_35_corrupt_reg                                      | Implied   | 2 x 1                | RAM16X1D x 1   | 
+-----------------------------------------------+----------------------------------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|rocketTop         | A*B            | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rocketTop         | (PCIN>>17)+A*B | 16     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|nasti_lite_reader | A*B            | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|nasti_lite_reader | (PCIN>>17)+A*B | 15     | 11     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |RocketTile__GB0           |           1|     17656|
|2     |RocketTile__GB1           |           1|      5619|
|3     |ExampleRocketSystem__GCB0 |           1|     13256|
|4     |ExampleRocketSystem__GCB1 |           1|      8462|
|5     |ExampleRocketSystem__GCB2 |           1|      8175|
|6     |rocketTop__GC0            |           1|       964|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:53 . Memory (MB): peak = 2019.602 ; gain = 915.711 ; free physical = 5826 ; free virtual = 9372
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:27 ; elapsed = 00:02:04 . Memory (MB): peak = 2051.617 ; gain = 947.727 ; free physical = 5796 ; free virtual = 9343
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |RocketTile__GB0           |           1|     17604|
|2     |RocketTile__GB1           |           1|      5483|
|3     |ExampleRocketSystem__GCB0 |           1|      3665|
|4     |ExampleRocketSystem__GCB1 |           1|      8338|
|5     |ExampleRocketSystem__GCB2 |           1|      1486|
|6     |rocketTop__GC0            |           1|       958|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance dut/tile/dcache/tag_array/tag_array_ext/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_0/dut/tile/frontend/icache/tag_array/tag_array_0_ext/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_0/dut/tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tilei_0/dut/tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:37 ; elapsed = 00:02:19 . Memory (MB): peak = 2063.543 ; gain = 959.652 ; free physical = 5884 ; free virtual = 9435
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |RocketTile__GB0 |           1|      8780|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance dut/tile/frontend/icache/tag_array/tag_array_0_ext/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/tile/dcache/tag_array/tag_array_ext/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:39 ; elapsed = 00:02:22 . Memory (MB): peak = 2063.543 ; gain = 959.652 ; free physical = 5956 ; free virtual = 9507
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:39 ; elapsed = 00:02:22 . Memory (MB): peak = 2063.543 ; gain = 959.652 ; free physical = 5956 ; free virtual = 9507
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:41 ; elapsed = 00:02:24 . Memory (MB): peak = 2063.543 ; gain = 959.652 ; free physical = 5954 ; free virtual = 9505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:41 ; elapsed = 00:02:24 . Memory (MB): peak = 2063.543 ; gain = 959.652 ; free physical = 5954 ; free virtual = 9505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:42 ; elapsed = 00:02:24 . Memory (MB): peak = 2063.543 ; gain = 959.652 ; free physical = 5954 ; free virtual = 9505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:42 ; elapsed = 00:02:24 . Memory (MB): peak = 2063.543 ; gain = 959.652 ; free physical = 5954 ; free virtual = 9505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |axi_uartlite_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |axi_uartlite_0 |     1|
|2     |BUFG           |     2|
|3     |CARRY4         |   526|
|4     |DSP48E1        |     4|
|5     |LUT1           |   568|
|6     |LUT2           |  1239|
|7     |LUT3           |  1558|
|8     |LUT4           |  1940|
|9     |LUT5           |  2153|
|10    |LUT6           |  4030|
|11    |MUXF7          |   226|
|12    |MUXF8          |     7|
|13    |RAM16X1D       |    41|
|14    |RAM32M         |   232|
|15    |RAMB18E1       |     4|
|16    |RAMB36E1       |     1|
|17    |FDCE           |    67|
|18    |FDRE           |  4129|
|19    |FDSE           |    28|
|20    |IBUF           |     3|
|21    |OBUF           |     1|
+------+---------------+------+

Report Instance Areas: 
+------+----------------------------------------------+------------------------+------+
|      |Instance                                      |Module                  |Cells |
+------+----------------------------------------------+------------------------+------+
|1     |top                                           |                        | 16802|
|2     |  dut                                         |ExampleRocketSystem     | 16048|
|3     |    bh                                        |TLBroadcast             |   442|
|4     |      TLBroadcastTracker                      |TLBroadcastTracker      |   101|
|5     |        o_data                                |Queue_80_22             |    50|
|6     |      TLBroadcastTracker_1                    |TLBroadcastTracker_1    |    72|
|7     |        o_data                                |Queue_80_21             |    26|
|8     |      TLBroadcastTracker_2                    |TLBroadcastTracker_2    |    83|
|9     |        o_data                                |Queue_80_20             |    23|
|10    |      TLBroadcastTracker_3                    |TLBroadcastTracker_3    |   137|
|11    |        o_data                                |Queue_80                |    88|
|12    |    cbus                                      |PeripheryBus_1          |  2666|
|13    |      atomics                                 |TLAtomicAutomata_1      |   714|
|14    |      buffer                                  |TLBuffer_7              |   250|
|15    |        Queue                                 |Queue_69                |   132|
|16    |        Queue_1                               |Queue_70_19             |   118|
|17    |      coupler_to_bootrom                      |SimpleLazyModule_13     |   900|
|18    |        fragmenter                            |TLFragmenter_3          |   900|
|19    |          Repeater                            |Repeater_3              |   887|
|20    |      coupler_to_clint                        |SimpleLazyModule_10     |   263|
|21    |        fragmenter                            |TLFragmenter_1          |   263|
|22    |          Repeater                            |Repeater_1              |   251|
|23    |      coupler_to_debug                        |SimpleLazyModule_11     |   124|
|24    |        fragmenter                            |TLFragmenter_2          |   124|
|25    |          Repeater                            |Repeater_2              |   111|
|26    |      coupler_to_plic                         |SimpleLazyModule_9      |    97|
|27    |        fragmenter                            |TLFragmenter            |    97|
|28    |          Repeater                            |Repeater                |    78|
|29    |      fixer                                   |TLFIFOFixer_3           |    74|
|30    |      out_xbar                                |TLXbar_6                |   102|
|31    |      wrapped_error_device                    |SimpleLazyModule_8      |   142|
|32    |        buffer                                |TLBuffer_8              |    66|
|33    |          Queue                               |Queue_72                |    11|
|34    |          Queue_1                             |Queue_70                |    55|
|35    |        error                                 |TLError                 |    76|
|36    |          a                                   |Queue_71                |    46|
|37    |    clint                                     |CLINT                   |   282|
|38    |    debug_1                                   |TLDebugModule           |    53|
|39    |      dmInner                                 |TLDebugModuleInnerAsync |    53|
|40    |        dmInner                               |TLDebugModuleInner      |    53|
|41    |    fbus                                      |FrontBus                |    56|
|42    |      buffer                                  |TLBuffer_5              |     9|
|43    |        Queue_1                               |Queue_23_18             |     9|
|44    |      coupler_from_port_named_slave_port_axi4 |SimpleLazyModule_5      |    43|
|45    |        axi42tl                               |AXI4ToTL                |    22|
|46    |          Queue                               |Queue_24                |     1|
|47    |          Queue_1                             |Queue_25                |    15|
|48    |        axi4yank                              |AXI4UserYanker_1        |    10|
|49    |          Queue_2                             |Queue_26                |     5|
|50    |          Queue_3                             |Queue_26_17             |     5|
|51    |        buffer                                |TLBuffer_4              |    11|
|52    |          Queue_1                             |Queue_23                |    11|
|53    |    intsource                                 |IntSyncCrossingSource_2 |     2|
|54    |      AsyncResetRegVec_w2_i0                  |AsyncResetRegVec_w2_i0  |     2|
|55    |        reg_0                                 |AsyncResetReg           |     1|
|56    |        reg_1                                 |AsyncResetReg_16        |     1|
|57    |    mbus                                      |MemoryBus               |    56|
|58    |      coupler_to_memory_controller_named_axi4 |SimpleLazyModule_6      |    56|
|59    |        tl2axi4                               |TLToAXI4_1              |    54|
|60    |          Queue                               |Queue_20_15             |     2|
|61    |          Queue_1                             |Queue_68                |     3|
|62    |    plic                                      |TLPLIC                  |    88|
|63    |      Queue                                   |Queue_74                |    71|
|64    |    sbus                                      |SystemBus               |  1147|
|65    |      coupler_to_port_named_mmio_port_axi4    |SimpleLazyModule_1      |   947|
|66    |        axi4buf                               |AXI4Buffer              |   165|
|67    |          Queue                               |Queue                   |    22|
|68    |          Queue_1                             |Queue_1                 |    23|
|69    |          Queue_2                             |Queue_2                 |    36|
|70    |          Queue_3                             |Queue_14                |    19|
|71    |          Queue_4                             |Queue_4                 |    65|
|72    |        axi4deint                             |AXI4Deinterleaver       |   425|
|73    |          Queue                               |Queue_15                |    40|
|74    |          Queue_1                             |Queue_15_10             |   127|
|75    |          Queue_2                             |Queue_15_11             |   104|
|76    |          Queue_3                             |Queue_15_12             |    41|
|77    |          Queue_4                             |Queue_15_13             |    81|
|78    |        axi4yank                              |AXI4UserYanker          |   133|
|79    |          Queue                               |Queue_5                 |     9|
|80    |          Queue_1                             |Queue_5_2               |     8|
|81    |          Queue_2                             |Queue_7                 |    19|
|82    |          Queue_3                             |Queue_7_3               |    20|
|83    |          Queue_4                             |Queue_5_4               |     8|
|84    |          Queue_5                             |Queue_5_5               |     9|
|85    |          Queue_6                             |Queue_5_6               |     9|
|86    |          Queue_7                             |Queue_7_7               |    25|
|87    |          Queue_8                             |Queue_7_8               |    18|
|88    |          Queue_9                             |Queue_5_9               |     8|
|89    |        tl2axi4                               |TLToAXI4                |   224|
|90    |          Queue                               |Queue_20                |   150|
|91    |          Queue_1                             |Queue_21                |    47|
|92    |      system_bus_xbar                         |TLXbar                  |   200|
|93    |    tile                                      |RocketTile              | 11190|
|94    |      buffer                                  |TLBuffer_11             |   457|
|95    |        Queue                                 |Queue_75                |   202|
|96    |        Queue_1                               |Queue_76                |   147|
|97    |        Queue_2                               |Queue_77                |    18|
|98    |        Queue_3                               |Queue_78                |    78|
|99    |        Queue_4                               |Queue_79                |    12|
|100   |      core                                    |Rocket                  |  6470|
|101   |        csr                                   |CSRFile                 |  3200|
|102   |        div                                   |MulDiv                  |  1434|
|103   |        ibuf                                  |IBuf                    |   126|
|104   |      dcache                                  |DCache                  |  1991|
|105   |        data                                  |DCacheDataArray         |   145|
|106   |          data_arrays_0                       |data_arrays_0           |   145|
|107   |            data_arrays_0_ext                 |data_arrays_0_ext       |   145|
|108   |        tag_array                             |tag_array               |    71|
|109   |          tag_array_ext                       |tag_array_ext           |    71|
|110   |        tlb                                   |TLB                     |    32|
|111   |          pmp                                 |PMPChecker              |    32|
|112   |      frontend                                |Frontend                |  2198|
|113   |        fq                                    |ShiftQueue              |  1298|
|114   |        icache                                |ICache                  |   413|
|115   |          data_arrays_0                       |data_arrays_0_0         |     9|
|116   |            data_arrays_0_0_ext               |data_arrays_0_0_ext_1   |     9|
|117   |          data_arrays_1                       |data_arrays_0_0_0       |    63|
|118   |            data_arrays_0_0_ext               |data_arrays_0_0_ext     |    63|
|119   |          tag_array                           |tag_array_0             |    41|
|120   |            tag_array_0_ext                   |tag_array_0_ext         |    41|
|121   |        tlb                                   |TLB_1                   |    60|
|122   |          pmp                                 |PMPChecker_1            |    48|
|123   |      tlMasterXbar                            |TLXbar_8                |    71|
|124   |  freq50m                                     |freq_split              |     2|
|125   |  mmio_mem                                    |AXIMmio                 |   642|
|126   |    bridge_inst                               |nasti_lite_bridge       |   599|
|127   |      reader                                  |nasti_lite_reader       |   287|
|128   |      writer                                  |nasti_lite_writer       |   312|
+------+----------------------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:42 ; elapsed = 00:02:24 . Memory (MB): peak = 2063.543 ; gain = 959.652 ; free physical = 5954 ; free virtual = 9505
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1590 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:33 ; elapsed = 00:02:17 . Memory (MB): peak = 2063.543 ; gain = 573.805 ; free physical = 7815 ; free virtual = 11369
Synthesis Optimization Complete : Time (s): cpu = 00:01:42 ; elapsed = 00:02:25 . Memory (MB): peak = 2063.543 ; gain = 959.652 ; free physical = 7822 ; free virtual = 11369
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 811 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 273 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 41 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 232 instances

835 Infos, 465 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:47 ; elapsed = 00:02:30 . Memory (MB): peak = 2091.637 ; gain = 1000.387 ; free physical = 7833 ; free virtual = 11381
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/neutrino/vivado_work/rocket_v0.1/rocket_v0.1.runs/synth_1/rocketTop.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2115.648 ; gain = 0.000 ; free physical = 7834 ; free virtual = 11385
INFO: [Common 17-206] Exiting Vivado at Fri Dec 28 08:58:15 2018...
