<?xml version="1.0" encoding="UTF-8"?>
<probeData version="1" minor="1">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/hls_threshold_0/dst_TUSER[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/hls_threshold_0/dst_TDATA[7]"/>
        <net name="design_1_i/hls_threshold_0/dst_TDATA[6]"/>
        <net name="design_1_i/hls_threshold_0/dst_TDATA[5]"/>
        <net name="design_1_i/hls_threshold_0/dst_TDATA[4]"/>
        <net name="design_1_i/hls_threshold_0/dst_TDATA[3]"/>
        <net name="design_1_i/hls_threshold_0/dst_TDATA[2]"/>
        <net name="design_1_i/hls_threshold_0/dst_TDATA[1]"/>
        <net name="design_1_i/hls_threshold_0/dst_TDATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/hls_threshold_0/dst_TVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/bram_mask_0/bram_dout[7]"/>
        <net name="design_1_i/bram_mask_0/bram_dout[6]"/>
        <net name="design_1_i/bram_mask_0/bram_dout[5]"/>
        <net name="design_1_i/bram_mask_0/bram_dout[4]"/>
        <net name="design_1_i/bram_mask_0/bram_dout[3]"/>
        <net name="design_1_i/bram_mask_0/bram_dout[2]"/>
        <net name="design_1_i/bram_mask_0/bram_dout[1]"/>
        <net name="design_1_i/bram_mask_0/bram_dout[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/bram_mask_0/v_m_tdata[15]"/>
        <net name="design_1_i/bram_mask_0/v_m_tdata[14]"/>
        <net name="design_1_i/bram_mask_0/v_m_tdata[13]"/>
        <net name="design_1_i/bram_mask_0/v_m_tdata[12]"/>
        <net name="design_1_i/bram_mask_0/v_m_tdata[11]"/>
        <net name="design_1_i/bram_mask_0/v_m_tdata[10]"/>
        <net name="design_1_i/bram_mask_0/v_m_tdata[9]"/>
        <net name="design_1_i/bram_mask_0/v_m_tdata[8]"/>
        <net name="design_1_i/bram_mask_0/v_m_tdata[7]"/>
        <net name="design_1_i/bram_mask_0/v_m_tdata[6]"/>
        <net name="design_1_i/bram_mask_0/v_m_tdata[5]"/>
        <net name="design_1_i/bram_mask_0/v_m_tdata[4]"/>
        <net name="design_1_i/bram_mask_0/v_m_tdata[3]"/>
        <net name="design_1_i/bram_mask_0/v_m_tdata[2]"/>
        <net name="design_1_i/bram_mask_0/v_m_tdata[1]"/>
        <net name="design_1_i/bram_mask_0/v_m_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/bram_mask_0/v_s_tdata[15]"/>
        <net name="design_1_i/bram_mask_0/v_s_tdata[14]"/>
        <net name="design_1_i/bram_mask_0/v_s_tdata[13]"/>
        <net name="design_1_i/bram_mask_0/v_s_tdata[12]"/>
        <net name="design_1_i/bram_mask_0/v_s_tdata[11]"/>
        <net name="design_1_i/bram_mask_0/v_s_tdata[10]"/>
        <net name="design_1_i/bram_mask_0/v_s_tdata[9]"/>
        <net name="design_1_i/bram_mask_0/v_s_tdata[8]"/>
        <net name="design_1_i/bram_mask_0/v_s_tdata[7]"/>
        <net name="design_1_i/bram_mask_0/v_s_tdata[6]"/>
        <net name="design_1_i/bram_mask_0/v_s_tdata[5]"/>
        <net name="design_1_i/bram_mask_0/v_s_tdata[4]"/>
        <net name="design_1_i/bram_mask_0/v_s_tdata[3]"/>
        <net name="design_1_i/bram_mask_0/v_s_tdata[2]"/>
        <net name="design_1_i/bram_mask_0/v_s_tdata[1]"/>
        <net name="design_1_i/bram_mask_0/v_s_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="vid_io_out_data[15]"/>
        <net name="vid_io_out_data[14]"/>
        <net name="vid_io_out_data[13]"/>
        <net name="vid_io_out_data[12]"/>
        <net name="vid_io_out_data[11]"/>
        <net name="vid_io_out_data[10]"/>
        <net name="vid_io_out_data[9]"/>
        <net name="vid_io_out_data[8]"/>
        <net name="vid_io_out_data[7]"/>
        <net name="vid_io_out_data[6]"/>
        <net name="vid_io_out_data[5]"/>
        <net name="vid_io_out_data[4]"/>
        <net name="vid_io_out_data[3]"/>
        <net name="vid_io_out_data[2]"/>
        <net name="vid_io_out_data[1]"/>
        <net name="vid_io_out_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/bram_mask_0/v_m_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/bram_mask_0/v_s_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="vid_io_out_active_video"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="vid_io_out_hsync"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="vid_io_out_vsync"/>
      </nets>
    </probe>
  </probeset>
</probeData>
