

================================================================
== Vitis HLS Report for 'matvec'
================================================================
* Date:           Thu Apr 27 11:04:29 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        matvec
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.349 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      483|      483|  2.415 us|  2.415 us|  484|  484|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                           |                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                  Instance                 |             Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_matvec_Pipeline_VITIS_LOOP_7_1_fu_367  |matvec_Pipeline_VITIS_LOOP_7_1  |      466|      466|  2.330 us|  2.330 us|  466|  466|       no|
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       -|       -|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|   90|    8665|    1792|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     223|    -|
|Register         |        -|    -|     979|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|   90|    9644|    2015|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|   15|       4|       1|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |                  Instance                 |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |grp_matvec_Pipeline_VITIS_LOOP_7_1_fu_367  |matvec_Pipeline_VITIS_LOOP_7_1  |        0|  90|  8665|  1792|    0|
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                                      |                                |        0|  90|  8665|  1792|    0|
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |V_address0  |  65|         16|    5|         80|
    |V_address1  |  65|         16|    5|         80|
    |ap_NS_fsm   |  93|         19|    1|         19|
    +------------+----+-----------+-----+-----------+
    |Total       | 223|         51|   11|        179|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |V_load_10_reg_527                                       |  32|   0|   32|          0|
    |V_load_11_reg_532                                       |  32|   0|   32|          0|
    |V_load_12_reg_547                                       |  32|   0|   32|          0|
    |V_load_13_reg_552                                       |  32|   0|   32|          0|
    |V_load_14_reg_567                                       |  32|   0|   32|          0|
    |V_load_15_reg_572                                       |  32|   0|   32|          0|
    |V_load_16_reg_587                                       |  32|   0|   32|          0|
    |V_load_17_reg_592                                       |  32|   0|   32|          0|
    |V_load_18_reg_607                                       |  32|   0|   32|          0|
    |V_load_19_reg_612                                       |  32|   0|   32|          0|
    |V_load_1_reg_432                                        |  32|   0|   32|          0|
    |V_load_20_reg_627                                       |  32|   0|   32|          0|
    |V_load_21_reg_632                                       |  32|   0|   32|          0|
    |V_load_22_reg_647                                       |  32|   0|   32|          0|
    |V_load_23_reg_652                                       |  32|   0|   32|          0|
    |V_load_24_reg_667                                       |  32|   0|   32|          0|
    |V_load_25_reg_672                                       |  32|   0|   32|          0|
    |V_load_26_reg_687                                       |  32|   0|   32|          0|
    |V_load_27_reg_692                                       |  32|   0|   32|          0|
    |V_load_28_reg_707                                       |  32|   0|   32|          0|
    |V_load_29_reg_712                                       |  32|   0|   32|          0|
    |V_load_2_reg_447                                        |  32|   0|   32|          0|
    |V_load_3_reg_452                                        |  32|   0|   32|          0|
    |V_load_4_reg_467                                        |  32|   0|   32|          0|
    |V_load_5_reg_472                                        |  32|   0|   32|          0|
    |V_load_6_reg_487                                        |  32|   0|   32|          0|
    |V_load_7_reg_492                                        |  32|   0|   32|          0|
    |V_load_8_reg_507                                        |  32|   0|   32|          0|
    |V_load_9_reg_512                                        |  32|   0|   32|          0|
    |V_load_reg_427                                          |  32|   0|   32|          0|
    |ap_CS_fsm                                               |  18|   0|   18|          0|
    |grp_matvec_Pipeline_VITIS_LOOP_7_1_fu_367_ap_start_reg  |   1|   0|    1|          0|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   | 979|   0|  979|          0|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|        matvec|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|        matvec|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|        matvec|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|        matvec|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|        matvec|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|        matvec|  return value|
|ap_return       |  out|   32|  ap_ctrl_hs|        matvec|  return value|
|M_address0      |  out|   10|   ap_memory|             M|         array|
|M_ce0           |  out|    1|   ap_memory|             M|         array|
|M_q0            |   in|   32|   ap_memory|             M|         array|
|M_address1      |  out|   10|   ap_memory|             M|         array|
|M_ce1           |  out|    1|   ap_memory|             M|         array|
|M_q1            |   in|   32|   ap_memory|             M|         array|
|V_address0      |  out|    5|   ap_memory|             V|         array|
|V_ce0           |  out|    1|   ap_memory|             V|         array|
|V_q0            |   in|   32|   ap_memory|             V|         array|
|V_address1      |  out|    5|   ap_memory|             V|         array|
|V_ce1           |  out|    1|   ap_memory|             V|         array|
|V_q1            |   in|   32|   ap_memory|             V|         array|
|Out_r_address0  |  out|    5|   ap_memory|         Out_r|         array|
|Out_r_ce0       |  out|    1|   ap_memory|         Out_r|         array|
|Out_r_we0       |  out|    1|   ap_memory|         Out_r|         array|
|Out_r_d0        |  out|   32|   ap_memory|         Out_r|         array|
+----------------+-----+-----+------------+--------------+--------------+

