[1m[33m> 'Compile Software' step has not yet run.[39m[0m
  Enter 'Y' (yes) to run the following step(s) automatically before continuing to 'Run Software'.

  - Compile Software

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: sw_compile sw
Info: Compiling Software...
5 5
6 8
7 16
8 3
9 19
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 09:12:49 2023
----------------------------------------------------------------------------
main.cpp:5:13: error: [HLS pragma] expected loop | function_call | function | dataflow_channel | interface | memory
#pragma HLS top
            ^
1 error generated.
Error: Error! Command failed!
Command: '/home/parisa/legup/llvm/Debug+Asserts/bin/clang'
Args: '['-fno-exceptions', '-O3', 'main.cpp', '-emit-llvm', '-c', '-D__SYNTHESIS__', '-D', 'LEGUP_DEFAULT_FIFO_DEPTH=2', '-m32', '-I', '/usr/include/i386-linux-gnu', '-O3', '-I/home/parisa/legup/examples/../dependencies/include', '-I/home/parisa/legup/examples/../dependencies/usr/include', '-I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0', '-I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu', '-fno-builtin', '-I/home/parisa/legup/examples/lib/include', '-I/home/parisa/legup/smarthls-library', '-std=c++11', '-std=gnu++11', '-I/home/parisa/legup/examples/../dependencies/include', '-I/home/parisa/legup/examples/../dependencies/usr/include', '-I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0', '-I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu', '-target', 'i386-unknown-linux-gnu', '--gcc-toolchain=/home/parisa/legup/dependencies/gcc', '-fno-vectorize', '-fno-slp-vectorize', '-Werror=implicit-function-declaration', '-Wno-ignored-attributes', '-D_GLIBCXX_USE_CXX11_ABI=1', '-g', '-mllvm', '-disable-llvm-optzns', '-o', 'hls_output/.hls/main.bc']'
Shell Command: /home/parisa/legup/llvm/Debug+Asserts/bin/clang -fno-exceptions -O3 main.cpp -emit-llvm -c -D__SYNTHESIS__ -D LEGUP_DEFAULT_FIFO_DEPTH=2 -m32 -I /usr/include/i386-linux-gnu -O3 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/usr/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu -fno-builtin -I/home/parisa/legup/examples/lib/include -I/home/parisa/legup/smarthls-library -std=c++11 -std=gnu++11 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/usr/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu -target i386-unknown-linux-gnu --gcc-toolchain=/home/parisa/legup/dependencies/gcc -fno-vectorize -fno-slp-vectorize -Werror=implicit-function-declaration -Wno-ignored-attributes -D_GLIBCXX_USE_CXX11_ABI=1 -g -mllvm -disable-llvm-optzns -o hls_output/.hls/main.bc
CWD: 'None'
Return Code: 1
Output: 'main.cpp:5:13: error: [HLS pragma] expected loop | function_call | function | dataflow_channel | interface | memory
#pragma HLS top
            ^
1 error generated.
'

Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 09:13:41 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: collatz_top
Info: Printing RTL to file.
Info: Outputting top-level module: collatz_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/uncomputable_loop/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/uncomputable_loop_collatz.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.collatz.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 09:24:15 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: collatz_top
Info: Printing RTL to file.
Info: Outputting top-level module: collatz_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/uncomputable_loop/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/uncomputable_loop_collatz.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.collatz.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 09:26:46 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: collatz_top
Info: Printing RTL to file.
Info: Outputting top-level module: collatz_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/uncomputable_loop/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/uncomputable_loop_collatz.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.collatz.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 10:01:04 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: collatz_top
Info: Printing RTL to file.
Info: Outputting top-level module: collatz_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/uncomputable_loop/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/uncomputable_loop_collatz.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.collatz.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 10:09:40 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: collatz_top
Info: Printing RTL to file.
Info: Outputting top-level module: collatz_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/uncomputable_loop/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/uncomputable_loop_collatz.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.collatz.rpt.
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 10:14:46 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: collatz_top
Info: Printing RTL to file.
Info: Outputting top-level module: collatz_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/sobel_tutorial/uncomputable_loop/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/uncomputable_loop_collatz.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.collatz.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 10:52:10 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: collatz_top
Info: Printing RTL to file.
Info: Outputting top-level module: collatz_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/uncomputable_loop/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/uncomputable_loop_collatz.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.collatz.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 10:53:31 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: collatz_top
Info: Printing RTL to file.
Info: Outputting top-level module: collatz_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/uncomputable_loop/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/uncomputable_loop_collatz.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.collatz.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 10:54:52 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: collatz_top
Info: Printing RTL to file.
Info: Outputting top-level module: collatz_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/uncomputable_loop/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/uncomputable_loop_collatz.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.collatz.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 10:57:47 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: collatz_top
Info: Printing RTL to file.
Info: Outputting top-level module: collatz_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/uncomputable_loop/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/uncomputable_loop_collatz.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.collatz.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 11:01:23 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: collatz_top
Info: Printing RTL to file.
Info: Outputting top-level module: collatz_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/uncomputable_loop/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/uncomputable_loop_collatz.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.collatz.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 11:01:37 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: collatz_top
Info: Printing RTL to file.
Info: Outputting top-level module: collatz_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/uncomputable_loop/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/uncomputable_loop_collatz.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.collatz.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 11:05:06 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: collatz_top
Info: Printing RTL to file.
Info: Outputting top-level module: collatz_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/uncomputable_loop/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/uncomputable_loop_collatz.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.collatz.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 11:06:08 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: collatz_top
Info: Printing RTL to file.
Info: Outputting top-level module: collatz_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/uncomputable_loop/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/uncomputable_loop_collatz.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.collatz.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 11:39:36 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: collatz_top
Info: Printing RTL to file.
Info: Outputting top-level module: collatz_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/uncomputable_loop/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/uncomputable_loop_collatz.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.collatz.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 11:49:56 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: collatz_top
Info: Printing RTL to file.
Info: Outputting top-level module: collatz_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/uncomputable_loop/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/uncomputable_loop_collatz.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.collatz.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 12:06:50 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Error: SmartHLS execution interrupted by user!
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 12:09:19 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: collatz_top
Info: Printing RTL to file.
Info: Outputting top-level module: collatz_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/uncomputable_loop/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/uncomputable_loop_collatz.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.collatz.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 13:21:34 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: collatz_top
Info: Printing RTL to file.
Info: Outputting top-level module: collatz_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/uncomputable_loop/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/uncomputable_loop_collatz.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.collatz.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 13:30:14 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: collatz_top
Info: Printing RTL to file.
Info: Outputting top-level module: collatz_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/uncomputable_loop/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/uncomputable_loop_collatz.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.collatz.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 13:30:35 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: collatz_top
Info: Printing RTL to file.
Info: Outputting top-level module: collatz_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/uncomputable_loop/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/uncomputable_loop_collatz.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.collatz.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 13:31:07 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: collatz_top
Info: Printing RTL to file.
Info: Outputting top-level module: collatz_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/uncomputable_loop/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/uncomputable_loop_collatz.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.collatz.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 13:34:57 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: collatz_top
Info: Printing RTL to file.
Info: Outputting top-level module: collatz_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/uncomputable_loop/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/uncomputable_loop_collatz.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.collatz.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 13:38:06 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: collatz_top
Info: Printing RTL to file.
Info: Outputting top-level module: collatz_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/uncomputable_loop/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/uncomputable_loop_collatz.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.collatz.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Wed Mar 29 13:41:32 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: collatz_top
Info: Printing RTL to file.
Info: Outputting top-level module: collatz_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/uncomputable_loop/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/uncomputable_loop_collatz.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.collatz.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 30 10:39:29 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: collatz_top
Info: Printing RTL to file.
Info: Outputting top-level module: collatz_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/uncomputable_loop/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/uncomputable_loop_collatz.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.collatz.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 30 10:51:49 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: collatz_top
Info: Printing RTL to file.
Info: Outputting top-level module: collatz_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/uncomputable_loop/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/uncomputable_loop_collatz.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.collatz.rpt.
Debug: run() Caller Function: get_user_makefile_variables():15
Debug: make export-user-makefile-variables AVOID_BASH=1 LEGUP_ROOT_DIR=/home/parisa/legup
Debug: NAME = uncomputable_loop
Debug: LOCAL_CONFIG = -legup-config=config.tcl
Debug: NO_INLINE = 
Debug: VHDL_WRAPPER_SIM = 
Debug: SYNTHESIS_TOP_MODULE = collatz_top
Debug: POST_SYNTH_SIM = 
Debug: PROGRAMMER_ID = 
Debug: BOARD_IP = 
Debug: QOR_TEST_NAME = uncomputable_loop
Debug: COMMIT_HASH = 
Debug: QOR_BUILD = 
Debug: QOR_BUILD_NAME = 
Debug: NO_OPT = 
Debug: MODELSIM_TOOL_PATH = 
Debug: MODELSIM_TOOL_PATH_OS_INDEP = 
Debug: LIBERO_TOOL_PATH = 
Debug: LIBERO_TOOL_PATH_OS_INDEP = 
Debug: SYNPLIFY_PATH = /home/shadjis/latest_linux_Libero_SoC/Libero/bin64/../../SynplifyPro/bin/
Debug: MEMORY_BASE_ADDRESSMEMORY_SIZE = 
Debug: MEMORY_WIDTH = 
Debug: MEMORY_SIM_INIT_FILE_NAME = 
Debug: DATA_MEMORY_BASE_ADDRESS = 
Debug: COMBINE_BB = 
Debug: OUTPUT_PATH = hls_output
Debug: CUSTOM_RTL_FUNCTIONS = n
Debug: FPGA_BOARD = MPF300
Debug: DEVICE_FAMILY = PolarFire
Debug: DEVICE = MPF300TS-1FCG1152I
Debug: PROJECT = hw_only
Debug: FPGA_VENDOR = MICROSEMI
Debug: OPENMP = 
Debug: SYSTEM_UART_TYPE = 
Debug: CLOCK_PERIOD = 10
Debug: SYNTHESIS_CLOCK_PERIOD = 10
Debug: LEGUP_DEFAULT_FIFO_DEPTH = 2
Debug: PROC_ARCH = 
Debug: LEGUP_CUSTOM_VHDL_FILES = 
Debug: USE_TOP_LEVEL_WRAPPER_FILE = 0
Debug: TARGET_ARCH = 
Debug: SOURCE_TRANSFORM = 1
Debug: REPLICATE_RAMS = 
Debug: USE_ACTGENO = 0
Debug: CUSTOM_TOP_LEVEL = collatz
Debug: SRCS = main.cpp  
Debug: RISCV_SRCS = main.cpp  
Debug: CFLAG = -D__SYNTHESIS__ -m32 -I /usr/include/i386-linux-gnu -D LEGUP_DEFAULT_FIFO_DEPTH=2 -O3 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu/ -fno-builtin -I /home/parisa/legup/examples/lib/include/ -I /home/parisa/legup/smarthls-library
Debug: CPP_FLAG = -std=c++11 -std=gnu++11 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu/
Debug: USER_CXX_FLAG = 
Debug: NO_STD_COMPILE_OPTS = 
Debug: USER_CXX_FLAG_RISCV = 
Debug: USER_LINK_FLAG = 
Debug: USER_LINK_FLAG_RISCV = 
Debug: LINK_ICICLE_LIBS = -L/home/parisa/legup/smarthls-library/hls -lhls_riscv64_no_accel
Debug: LINK_ICICLE_LIBS_SOC = -L/home/parisa/legup/smarthls-library/hls -lhls_riscv64_accel
Debug: LINK_FLAG_RISCV = 
Debug: PROGRAM_ARGUMENTS = 
Debug: UNROLL = 
Debug: USER_ENV_VARS = 
Debug: USER_ENV_VARS_RISCV = 
Debug: LLC_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=uncomputable_loop
Debug: OPT_O3_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=0 -PURE_HW_FLOW= -before-removing-tb=1 -O3 -inline-threshold=-9999
Debug: OPT_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW=
Debug: NUM_LIBERO_PnR_PASSES = 25
Debug: BOARD_PATH = 
Debug: INPUT_FILES_RISCV = 
Debug: OUTPUT_FILES_RISCV = 
Debug: SYNTHESIS_TOP_MODULE = collatz_top
Debug: CUSTOM_TOP_LEVEL = collatz
Debug: ACCELERATOR_NAME = collatz
Debug: TEST_BENCH = 
Debug: CUSTOM_TEST_BENCH = 
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-tcl-cmds puts [concat "MEMORY_BASE_ADDRESS =" [get_parameter SYSTEM_MEMORY_BASE_ADDRESS]];
puts [concat "MEMORY_SIZE =" [get_parameter SYSTEM_MEMORY_SIZE]];
puts [concat "MEMORY_WIDTH =" [get_parameter SYSTEM_MEMORY_WIDTH]];
puts [concat "MEMORY_SIM_INIT_FILE_NAME =" [get_parameter SYSTEM_MEMORY_SIM_INIT_FILE_NAME]];
puts [concat "DATA_MEMORY_BASE_ADDRESS =" [get_parameter SYSTEM_DATA_MEMORY_BASE_ADDRESS]];
puts [concat "OUTPUT_PATH =" [get_legup_output_path]];
puts [concat "CUSTOM_RTL_FUNCTIONS =" [atleast_one_custom_rtl]];
puts [concat "FPGA_BOARD =" [get_board]];
puts [concat "DEVICE_FAMILY =" [get_device_family]];
puts [concat "DEVICE =" [get_device]];
puts [concat "PROJECT =" [get_parameter SYSTEM_PROJECT_NAME]];
puts [concat "SYNTHESIS_TOP_MODULE_FILE =" [get_synthesis_top_module_file]];
puts [concat "FPGA_VENDOR =" [get_parameter FPGA_VENDOR]];
puts [concat "OPENMP =" [get_parameter ENABLE_OPENMP]];
puts [concat "SYSTEM_UART_TYPE =" [get_parameter SYSTEM_UART_TYPE]];
puts [concat "CLOCK_PERIOD =" [get_parameter CLOCK_PERIOD]];
puts [concat "SYNTHESIS_CLOCK_PERIOD =" [get_parameter SYNTHESIS_CLOCK_PERIOD]];
puts [concat "LEGUP_DEFAULT_FIFO_DEPTH =" [get_parameter DEFAULT_FIFO_DEPTH]];
puts [concat "PROC_ARCH =" [get_parameter SYSTEM_PROCESSOR_ARCHITECTURE]];
puts [concat "LEGUP_CUSTOM_VHDL_FILES =" [get_custom_vhdl_files]];
puts [concat "USE_TOP_LEVEL_WRAPPER_FILE =" [get_parameter PRINT_TOPLEVEL_WRAPPER]];
puts [concat "SOURCE_TRANSFORM =" [get_parameter POINTSTO_ANALYZE_HW_ONLY]];
puts [concat "REPLICATE_RAMS =" [get_parameter REPLICATE_RAMS]];
puts [concat "USE_ACTGENO =" [get_actgeno_usage]];
puts [concat "CUSTOM_TOP_LEVEL =" [get_custom_top_level_module]];
exit; /dev/null -o /dev/null
Debug: MEMORY_BASE_ADDRESS = 
Debug: MEMORY_SIZE = 
Debug: MEMORY_WIDTH = 
Debug: MEMORY_SIM_INIT_FILE_NAME = 
Debug: DATA_MEMORY_BASE_ADDRESS = 
Debug: OUTPUT_PATH = hls_output
Debug: CUSTOM_RTL_FUNCTIONS = n
Debug: FPGA_BOARD = MPF300
Debug: DEVICE_FAMILY = PolarFire
Debug: DEVICE = MPF300TS-1FCG1152I
Debug: PROJECT = hw_only
Debug: SYNTHESIS_TOP_MODULE_FILE = 
Debug: FPGA_VENDOR = MICROSEMI
Debug: OPENMP = 
Debug: SYSTEM_UART_TYPE = 
Debug: CLOCK_PERIOD = 10
Debug: SYNTHESIS_CLOCK_PERIOD = 
Debug: LEGUP_DEFAULT_FIFO_DEPTH = 2
Debug: PROC_ARCH = 
Debug: LEGUP_CUSTOM_VHDL_FILES = 
Debug: USE_TOP_LEVEL_WRAPPER_FILE = 0
Debug: SOURCE_TRANSFORM = 1
Debug: REPLICATE_RAMS = 
Debug: USE_ACTGENO = 0
Debug: CUSTOM_TOP_LEVEL = 
Debug: run() Caller Function: _call_dependency_handler():224
Debug: /home/parisa/legup/examples/scripts/utils/target_dependency/DependencyHandler hw uncomputable_loop
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-startup /dev/null -o /dev/null
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 30 10:52:48 2023
----------------------------------------------------------------------------
Debug: run() Caller Function: _run_clang():223
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/clang -fno-exceptions -O3 main.cpp -emit-llvm -c -D__SYNTHESIS__ -D LEGUP_DEFAULT_FIFO_DEPTH=2 -m32 -I /usr/include/i386-linux-gnu -O3 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/usr/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu -fno-builtin -I/home/parisa/legup/examples/lib/include -I/home/parisa/legup/smarthls-library -std=c++11 -std=gnu++11 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/usr/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu -target i386-unknown-linux-gnu --gcc-toolchain=/home/parisa/legup/dependencies/gcc -fno-vectorize -fno-slp-vectorize -Werror=implicit-function-declaration -Wno-ignored-attributes -D_GLIBCXX_USE_CXX11_ABI=1 -g -mllvm -disable-llvm-optzns -o hls_output/.hls/main.bc
Debug: run() Caller Function: _frontend():284
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/llvm-link hls_output/.hls/main.bc -o hls_output/.hls/uncomputable_loop.00.0.first_link.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg -dataflow-split-bb -dataflow-exline-region hls_output/.hls/uncomputable_loop.00.0.first_link.bc -o hls_output/.hls/uncomputable_loop.00.1.exline_region.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -axi-interface -axi-gen-code-only hls_output/.hls/uncomputable_loop.00.1.exline_region.bc -o hls_output/.hls/uncomputable_loop.axi.00.prelto.1.bc
Debug: run() Caller Function: _run_opt_o3():213
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=0 -PURE_HW_FLOW= -before-removing-tb=1 -O3 -inline-threshold=-9999 hls_output/.hls/uncomputable_loop.00.2.axi_slave_link.bc -o hls_output/.hls/uncomputable_loop.00.2.O3.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -remove-debug-info hls_output/.hls/uncomputable_loop.00.2.O3.bc -o hls_output/.hls/uncomputable_loop.00.prelto.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -lower-bitcasted-function-calls -legup-preprocessing -legup-preprocess-thread-lib -legup-lower-thread-structs -always-inline -axi-interface -loop-rotate -legup-unroll -unroll-threads=1 -break-constgeps -legup-parallel-api -deadargelim hls_output/.hls/uncomputable_loop.00.prelto.1.bc -o hls_output/.hls/uncomputable_loop.01.parallel.bc
Info: Adding no_inline attribute to the user-specified function: collatz
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -break-constgeps -annotate-toplevel-ptrargs -ANALYZE_WHOLE_PROGRAM=1 -break-constgeps -lower-globals-to-arguments -std-link-opts -break-constgeps -loweratomic -legup-sc-parser hls_output/.hls/uncomputable_loop.01.parallel.bc -o hls_output/.hls/uncomputable_loop.02.preprocessing.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -break-constgeps -removeswtestbench -globaldce -expand-struct-regs hls_output/.hls/uncomputable_loop.02.preprocessing.bc -o hls_output/.hls/uncomputable_loop.03.swremoved.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-code-support-checking hls_output/.hls/uncomputable_loop.03.swremoved.bc -o /dev/null
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -arbitrary-bitwidth -inline-global-apint-ctor -instcombine -simplifycfg -instcombine -extract-global-ap-int-initializer hls_output/.hls/uncomputable_loop.03.swremoved.bc -o hls_output/.hls/uncomputable_loop.04.ap_int_global_init.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= hls_output/.hls/uncomputable_loop.04.ap_int_global_init.bc -o hls_output/.hls/uncomputable_loop.05.mempromo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -arbitrary-bitwidth -legup-lower-sc hls_output/.hls/uncomputable_loop.05.mempromo.bc -o hls_output/.hls/uncomputable_loop.06.lower.int.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -legup-lower-single-element-struct hls_output/.hls/uncomputable_loop.06.lower.int.bc -o hls_output/.hls/uncomputable_loop.07.lower.ap.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -data-pack -split-legup-force-reg hls_output/.hls/uncomputable_loop.07.lower.ap.bc -o hls_output/.hls/uncomputable_loop.08.lower.datapack.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-lower-fifos hls_output/.hls/uncomputable_loop.08.lower.datapack.bc -o hls_output/.hls/uncomputable_loop.09.lower.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basiccg -inline-cost -inline -globalopt -globaldce hls_output/.hls/uncomputable_loop.09.lower.fifo.bc -o hls_output/.hls/uncomputable_loop.10.lower.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-link-opts hls_output/.hls/uncomputable_loop.10.lower.bc -o hls_output/.hls/uncomputable_loop.11.stdlinkopts.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-compile-opts hls_output/.hls/uncomputable_loop.11.stdlinkopts.bc -o hls_output/.hls/uncomputable_loop.12.stdcompileopts.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-link-opts hls_output/.hls/uncomputable_loop.12.stdcompileopts.bc -o hls_output/.hls/uncomputable_loop.13.stdlinkopts2.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-lower-math-for-pipeline hls_output/.hls/uncomputable_loop.13.stdlinkopts2.bc -o hls_output/.hls/uncomputable_loop.14.lowermath.bc
Debug: run() Caller Function: _ir_transformations():534
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/llvm-link hls_output/.hls/uncomputable_loop.14.lowermath.bc /home/parisa/legup/examples/lib/llvm/libm_32.bc -o hls_output/.hls/uncomputable_loop.15.postlto.6.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-prelto -mp-preprocess hls_output/.hls/uncomputable_loop.15.postlto.6.bc -o hls_output/.hls/uncomputable_loop.16.legupprelto.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -globaldce -std-link-opts -internalize hls_output/.hls/uncomputable_loop.16.legupprelto.bc -o hls_output/.hls/uncomputable_loop.17.postlto.8.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -frem-shrinking hls_output/.hls/uncomputable_loop.17.postlto.8.bc -o hls_output/.hls/uncomputable_loop.18.postlto.9.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-process-bw -legup-prop-bw hls_output/.hls/uncomputable_loop.18.postlto.9.bc -o hls_output/.hls/uncomputable_loop.19.ab.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -indvars2 -mem2reg -simplifycfg -loops -lcssa -loop-simplify -loop-rotate hls_output/.hls/uncomputable_loop.19.ab.bc -o hls_output/.hls/uncomputable_loop.20.looprotate.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -replicate-functions hls_output/.hls/uncomputable_loop.20.looprotate.bc -o hls_output/.hls/uncomputable_loop.21.replicate.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-inliner -always-inline hls_output/.hls/uncomputable_loop.21.replicate.bc -o hls_output/.hls/uncomputable_loop.22.inline.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -globaldce hls_output/.hls/uncomputable_loop.22.inline.1.bc -o hls_output/.hls/uncomputable_loop.23.inline.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -lcssa -rotation-max-header-size=1000 -loop-rotate -legup-unroll hls_output/.hls/uncomputable_loop.23.inline.bc -o hls_output/.hls/uncomputable_loop.24.unroll.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -loops -lcssa -loop-simplify -indvars2 -legup-loop-nest-merge -simplifycfg -dce hls_output/.hls/uncomputable_loop.24.unroll.bc -o hls_output/.hls/uncomputable_loop.25.loop_nest_merged.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps hls_output/.hls/uncomputable_loop.25.loop_nest_merged.bc -o hls_output/.hls/uncomputable_loop.26.breakgeps.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -voidptr-argpromotion -dce -globaldce hls_output/.hls/uncomputable_loop.26.breakgeps.bc -o hls_output/.hls/uncomputable_loop.27.voidptr.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -resolve-bitcast -instcombine -std-link-opts -break-constgeps hls_output/.hls/uncomputable_loop.27.voidptr.bc -o hls_output/.hls/uncomputable_loop.28.voidptropt.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -loop-simplify -indvars -mem-partition -instcombine -axi-interface -axi-rm-unused-mem-only -dce -deadargelim -dce -globaldce -break-constgeps hls_output/.hls/uncomputable_loop.28.voidptropt.bc -o hls_output/.hls/uncomputable_loop.29.mp.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -bit-pack-struct -byte-pack-struct -abi-pack-struct -llvm-pack-struct hls_output/.hls/uncomputable_loop.29.mp.bc -o hls_output/.hls/uncomputable_loop.30.pack.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -instcombine -break-constgeps -select-transform -mem2reg hls_output/.hls/uncomputable_loop.30.pack.bc -o hls_output/.hls/uncomputable_loop.31.memlowered.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-sc-fsm-generator -annotate-toplevel-ptrargs -annotate-noalias hls_output/.hls/uncomputable_loop.31.memlowered.bc -o hls_output/.hls/uncomputable_loop.32.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-handle-static-objects -dce hls_output/.hls/uncomputable_loop.32.fifo.bc -o hls_output/.hls/uncomputable_loop.33.static.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -mergereturn -legup-ga2l -dce -mem2reg hls_output/.hls/uncomputable_loop.33.static.bc -o hls_output/.hls/uncomputable_loop.34.ga2l.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -instcombine -std-link-opts hls_output/.hls/uncomputable_loop.34.ga2l.bc -o hls_output/.hls/uncomputable_loop.36.postlto.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -legup-struct-support-checking hls_output/.hls/uncomputable_loop.36.postlto.bc -o hls_output/.hls/uncomputable_loop.37.check.struct.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-cleanup hls_output/.hls/uncomputable_loop.37.check.struct.bc -o hls_output/.hls/uncomputable_loop.38.cleanup.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -flatten-memory -dce -instcombine -licm -break-constgeps hls_output/.hls/uncomputable_loop.38.cleanup.bc -o hls_output/.hls/uncomputable_loop.39.flatten.memory.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-promote-ap -mem2reg -licm hls_output/.hls/uncomputable_loop.39.flatten.memory.bc -o hls_output/.hls/uncomputable_loop.40.promoted.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -loop-simplify -loop-rotate -indvars2 -instcombine -axi-initiator-fifo-creation -globaldce -mem2reg -deadargelim -extract-dataflow-loop -annotate-fifoarguments hls_output/.hls/uncomputable_loop.40.promoted.bc -o hls_output/.hls/uncomputable_loop.42.df.loop.extract.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -dataflow-split-bb -dataflow-code-motion -always-inline -instcombine hls_output/.hls/uncomputable_loop.42.df.loop.extract.bc -o hls_output/.hls/uncomputable_loop.43.df.code.motion.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -dataflow-arguments -deadargelim -globaldce hls_output/.hls/uncomputable_loop.43.df.code.motion.bc -o hls_output/.hls/uncomputable_loop.44.df.1.arg.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -dataflow-arg-conversion-fifo -mem2reg hls_output/.hls/uncomputable_loop.44.df.1.arg.bc -o hls_output/.hls/uncomputable_loop.45.df.2.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -dataflow-arg-conversion-pipo -resolve-bitcast -instcombine hls_output/.hls/uncomputable_loop.45.df.2.fifo.bc -o hls_output/.hls/uncomputable_loop.46.df.3.pipo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -gvn -legup-strength-reduction -legup-expr-tree-balance -legup-store-merge hls_output/.hls/uncomputable_loop.47.preifconv.1.bc -o hls_output/.hls/uncomputable_loop.48.preifconv.2.bc
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg hls_output/.hls/uncomputable_loop.48.preifconv.2.bc -o hls_output/.hls/uncomputable_loop.49.preifconv.3.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-if-conversion hls_output/.hls/uncomputable_loop.49.preifconv.3.bc -o hls_output/.hls/uncomputable_loop.50.ifconv.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -generate-trip-counts hls_output/.hls/uncomputable_loop.50.ifconv.bc -o hls_output/.hls/uncomputable_loop.51.generatetripcounts.bc
Info: Found trip count of: 0
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg hls_output/.hls/uncomputable_loop.51.generatetripcounts.bc -o hls_output/.hls/uncomputable_loop.52.ifconv.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -enable-pre=false -enable-load-pre=false -loop-simplify -indvars2 -instcombine -gvn -legup-strength-reduction -rewrite-loop-init -constprop -early-cse -dce -annotate-fifoarguments hls_output/.hls/uncomputable_loop.52.ifconv.1.bc -o hls_output/.hls/uncomputable_loop.53.ifconv.2.bc
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-final-code-support-checking hls_output/.hls/uncomputable_loop.53.ifconv.2.bc -o /dev/null
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-reduce-latency -legup-reduce-latency-annotate-depth -fuse-ops -bit-manipulation -globaldce -adce -annotate-legup-force-reg hls_output/.hls/uncomputable_loop.53.ifconv.2.bc -o hls_output/.hls/uncomputable_loop.55.finaloptimizedir.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -restore-metadata -basicaa -loop-pipeline -function-pipeline hls_output/.hls/uncomputable_loop.55.finaloptimizedir.bc -o hls_output/.hls/uncomputable_loop.bc
Debug: run() Caller Function: _backend():1075
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=uncomputable_loop -march=v hls_output/.hls/uncomputable_loop.bc
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: collatz_top
Info: Printing RTL to file.
Info: Outputting top-level module: collatz_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/uncomputable_loop/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/uncomputable_loop_collatz.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.collatz.rpt.
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -generate-accelerator-driver -LEGUP_ACCELERATOR_FILENAME=uncomputable_loop hls_output/.hls/uncomputable_loop.bc -o /dev/null
Debug: run() Caller Function: get_user_makefile_variables():15
Debug: make export-user-makefile-variables AVOID_BASH=1 LEGUP_ROOT_DIR=/home/parisa/legup
Debug: NAME = uncomputable_loop
Debug: LOCAL_CONFIG = -legup-config=config.tcl
Debug: NO_INLINE = 
Debug: VHDL_WRAPPER_SIM = 
Debug: SYNTHESIS_TOP_MODULE = collatz_top
Debug: POST_SYNTH_SIM = 
Debug: PROGRAMMER_ID = 
Debug: BOARD_IP = 
Debug: QOR_TEST_NAME = uncomputable_loop
Debug: COMMIT_HASH = 
Debug: QOR_BUILD = 
Debug: QOR_BUILD_NAME = 
Debug: NO_OPT = 
Debug: MODELSIM_TOOL_PATH = 
Debug: MODELSIM_TOOL_PATH_OS_INDEP = 
Debug: LIBERO_TOOL_PATH = 
Debug: LIBERO_TOOL_PATH_OS_INDEP = 
Debug: SYNPLIFY_PATH = /home/shadjis/latest_linux_Libero_SoC/Libero/bin64/../../SynplifyPro/bin/
Debug: MEMORY_BASE_ADDRESSMEMORY_SIZE = 
Debug: MEMORY_WIDTH = 
Debug: MEMORY_SIM_INIT_FILE_NAME = 
Debug: DATA_MEMORY_BASE_ADDRESS = 
Debug: COMBINE_BB = 
Debug: OUTPUT_PATH = hls_output
Debug: CUSTOM_RTL_FUNCTIONS = n
Debug: FPGA_BOARD = MPF300
Debug: DEVICE_FAMILY = PolarFire
Debug: DEVICE = MPF300TS-1FCG1152I
Debug: PROJECT = hw_only
Debug: FPGA_VENDOR = MICROSEMI
Debug: OPENMP = 
Debug: SYSTEM_UART_TYPE = 
Debug: CLOCK_PERIOD = 10
Debug: SYNTHESIS_CLOCK_PERIOD = 10
Debug: LEGUP_DEFAULT_FIFO_DEPTH = 2
Debug: PROC_ARCH = 
Debug: LEGUP_CUSTOM_VHDL_FILES = 
Debug: USE_TOP_LEVEL_WRAPPER_FILE = 0
Debug: TARGET_ARCH = 
Debug: SOURCE_TRANSFORM = 1
Debug: REPLICATE_RAMS = 
Debug: USE_ACTGENO = 0
Debug: CUSTOM_TOP_LEVEL = collatz
Debug: SRCS = main.cpp  
Debug: RISCV_SRCS = main.cpp  
Debug: CFLAG = -D__SYNTHESIS__ -m32 -I /usr/include/i386-linux-gnu -D LEGUP_DEFAULT_FIFO_DEPTH=2 -O3 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu/ -fno-builtin -I /home/parisa/legup/examples/lib/include/ -I /home/parisa/legup/smarthls-library
Debug: CPP_FLAG = -std=c++11 -std=gnu++11 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu/
Debug: USER_CXX_FLAG = 
Debug: NO_STD_COMPILE_OPTS = 
Debug: USER_CXX_FLAG_RISCV = 
Debug: USER_LINK_FLAG = 
Debug: USER_LINK_FLAG_RISCV = 
Debug: LINK_ICICLE_LIBS = -L/home/parisa/legup/smarthls-library/hls -lhls_riscv64_no_accel
Debug: LINK_ICICLE_LIBS_SOC = -L/home/parisa/legup/smarthls-library/hls -lhls_riscv64_accel
Debug: LINK_FLAG_RISCV = 
Debug: PROGRAM_ARGUMENTS = 
Debug: UNROLL = 
Debug: USER_ENV_VARS = 
Debug: USER_ENV_VARS_RISCV = 
Debug: LLC_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=uncomputable_loop
Debug: OPT_O3_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=0 -PURE_HW_FLOW= -before-removing-tb=1 -O3 -inline-threshold=-9999
Debug: OPT_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW=
Debug: NUM_LIBERO_PnR_PASSES = 25
Debug: BOARD_PATH = 
Debug: INPUT_FILES_RISCV = 
Debug: OUTPUT_FILES_RISCV = 
Debug: SYNTHESIS_TOP_MODULE = collatz_top
Debug: CUSTOM_TOP_LEVEL = collatz
Debug: ACCELERATOR_NAME = collatz
Debug: TEST_BENCH = 
Debug: CUSTOM_TEST_BENCH = 
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-tcl-cmds puts [concat "MEMORY_BASE_ADDRESS =" [get_parameter SYSTEM_MEMORY_BASE_ADDRESS]];
puts [concat "MEMORY_SIZE =" [get_parameter SYSTEM_MEMORY_SIZE]];
puts [concat "MEMORY_WIDTH =" [get_parameter SYSTEM_MEMORY_WIDTH]];
puts [concat "MEMORY_SIM_INIT_FILE_NAME =" [get_parameter SYSTEM_MEMORY_SIM_INIT_FILE_NAME]];
puts [concat "DATA_MEMORY_BASE_ADDRESS =" [get_parameter SYSTEM_DATA_MEMORY_BASE_ADDRESS]];
puts [concat "OUTPUT_PATH =" [get_legup_output_path]];
puts [concat "CUSTOM_RTL_FUNCTIONS =" [atleast_one_custom_rtl]];
puts [concat "FPGA_BOARD =" [get_board]];
puts [concat "DEVICE_FAMILY =" [get_device_family]];
puts [concat "DEVICE =" [get_device]];
puts [concat "PROJECT =" [get_parameter SYSTEM_PROJECT_NAME]];
puts [concat "SYNTHESIS_TOP_MODULE_FILE =" [get_synthesis_top_module_file]];
puts [concat "FPGA_VENDOR =" [get_parameter FPGA_VENDOR]];
puts [concat "OPENMP =" [get_parameter ENABLE_OPENMP]];
puts [concat "SYSTEM_UART_TYPE =" [get_parameter SYSTEM_UART_TYPE]];
puts [concat "CLOCK_PERIOD =" [get_parameter CLOCK_PERIOD]];
puts [concat "SYNTHESIS_CLOCK_PERIOD =" [get_parameter SYNTHESIS_CLOCK_PERIOD]];
puts [concat "LEGUP_DEFAULT_FIFO_DEPTH =" [get_parameter DEFAULT_FIFO_DEPTH]];
puts [concat "PROC_ARCH =" [get_parameter SYSTEM_PROCESSOR_ARCHITECTURE]];
puts [concat "LEGUP_CUSTOM_VHDL_FILES =" [get_custom_vhdl_files]];
puts [concat "USE_TOP_LEVEL_WRAPPER_FILE =" [get_parameter PRINT_TOPLEVEL_WRAPPER]];
puts [concat "SOURCE_TRANSFORM =" [get_parameter POINTSTO_ANALYZE_HW_ONLY]];
puts [concat "REPLICATE_RAMS =" [get_parameter REPLICATE_RAMS]];
puts [concat "USE_ACTGENO =" [get_actgeno_usage]];
puts [concat "CUSTOM_TOP_LEVEL =" [get_custom_top_level_module]];
exit; /dev/null -o /dev/null
Debug: MEMORY_BASE_ADDRESS = 
Debug: MEMORY_SIZE = 
Debug: MEMORY_WIDTH = 
Debug: MEMORY_SIM_INIT_FILE_NAME = 
Debug: DATA_MEMORY_BASE_ADDRESS = 
Debug: OUTPUT_PATH = hls_output
Debug: CUSTOM_RTL_FUNCTIONS = n
Debug: FPGA_BOARD = MPF300
Debug: DEVICE_FAMILY = PolarFire
Debug: DEVICE = MPF300TS-1FCG1152I
Debug: PROJECT = hw_only
Debug: SYNTHESIS_TOP_MODULE_FILE = 
Debug: FPGA_VENDOR = MICROSEMI
Debug: OPENMP = 
Debug: SYSTEM_UART_TYPE = 
Debug: CLOCK_PERIOD = 10
Debug: SYNTHESIS_CLOCK_PERIOD = 
Debug: LEGUP_DEFAULT_FIFO_DEPTH = 2
Debug: PROC_ARCH = 
Debug: LEGUP_CUSTOM_VHDL_FILES = 
Debug: USE_TOP_LEVEL_WRAPPER_FILE = 0
Debug: SOURCE_TRANSFORM = 1
Debug: REPLICATE_RAMS = 
Debug: USE_ACTGENO = 0
Debug: CUSTOM_TOP_LEVEL = 
Debug: run() Caller Function: _call_dependency_handler():224
Debug: /home/parisa/legup/examples/scripts/utils/target_dependency/DependencyHandler hw uncomputable_loop
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-startup /dev/null -o /dev/null
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 30 10:54:46 2023
----------------------------------------------------------------------------
Debug: run() Caller Function: _run_clang():223
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/clang -fno-exceptions -O3 main.cpp -emit-llvm -c -D__SYNTHESIS__ -D LEGUP_DEFAULT_FIFO_DEPTH=2 -m32 -I /usr/include/i386-linux-gnu -O3 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/usr/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu -fno-builtin -I/home/parisa/legup/examples/lib/include -I/home/parisa/legup/smarthls-library -std=c++11 -std=gnu++11 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/usr/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu -target i386-unknown-linux-gnu --gcc-toolchain=/home/parisa/legup/dependencies/gcc -fno-vectorize -fno-slp-vectorize -Werror=implicit-function-declaration -Wno-ignored-attributes -D_GLIBCXX_USE_CXX11_ABI=1 -g -mllvm -disable-llvm-optzns -o hls_output/.hls/main.bc
Debug: run() Caller Function: _frontend():284
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/llvm-link hls_output/.hls/main.bc -o hls_output/.hls/uncomputable_loop.00.0.first_link.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg -dataflow-split-bb -dataflow-exline-region hls_output/.hls/uncomputable_loop.00.0.first_link.bc -o hls_output/.hls/uncomputable_loop.00.1.exline_region.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -axi-interface -axi-gen-code-only hls_output/.hls/uncomputable_loop.00.1.exline_region.bc -o hls_output/.hls/uncomputable_loop.axi.00.prelto.1.bc
Debug: run() Caller Function: _run_opt_o3():213
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=0 -PURE_HW_FLOW= -before-removing-tb=1 -O3 -inline-threshold=-9999 hls_output/.hls/uncomputable_loop.00.2.axi_slave_link.bc -o hls_output/.hls/uncomputable_loop.00.2.O3.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -remove-debug-info hls_output/.hls/uncomputable_loop.00.2.O3.bc -o hls_output/.hls/uncomputable_loop.00.prelto.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -lower-bitcasted-function-calls -legup-preprocessing -legup-preprocess-thread-lib -legup-lower-thread-structs -always-inline -axi-interface -loop-rotate -legup-unroll -unroll-threads=1 -break-constgeps -legup-parallel-api -deadargelim hls_output/.hls/uncomputable_loop.00.prelto.1.bc -o hls_output/.hls/uncomputable_loop.01.parallel.bc
Info: Adding no_inline attribute to the user-specified function: collatz
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -break-constgeps -annotate-toplevel-ptrargs -ANALYZE_WHOLE_PROGRAM=1 -break-constgeps -lower-globals-to-arguments -std-link-opts -break-constgeps -loweratomic -legup-sc-parser hls_output/.hls/uncomputable_loop.01.parallel.bc -o hls_output/.hls/uncomputable_loop.02.preprocessing.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -break-constgeps -removeswtestbench -globaldce -expand-struct-regs hls_output/.hls/uncomputable_loop.02.preprocessing.bc -o hls_output/.hls/uncomputable_loop.03.swremoved.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-code-support-checking hls_output/.hls/uncomputable_loop.03.swremoved.bc -o /dev/null
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -arbitrary-bitwidth -inline-global-apint-ctor -instcombine -simplifycfg -instcombine -extract-global-ap-int-initializer hls_output/.hls/uncomputable_loop.03.swremoved.bc -o hls_output/.hls/uncomputable_loop.04.ap_int_global_init.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= hls_output/.hls/uncomputable_loop.04.ap_int_global_init.bc -o hls_output/.hls/uncomputable_loop.05.mempromo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -arbitrary-bitwidth -legup-lower-sc hls_output/.hls/uncomputable_loop.05.mempromo.bc -o hls_output/.hls/uncomputable_loop.06.lower.int.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -legup-lower-single-element-struct hls_output/.hls/uncomputable_loop.06.lower.int.bc -o hls_output/.hls/uncomputable_loop.07.lower.ap.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -data-pack -split-legup-force-reg hls_output/.hls/uncomputable_loop.07.lower.ap.bc -o hls_output/.hls/uncomputable_loop.08.lower.datapack.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-lower-fifos hls_output/.hls/uncomputable_loop.08.lower.datapack.bc -o hls_output/.hls/uncomputable_loop.09.lower.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basiccg -inline-cost -inline -globalopt -globaldce hls_output/.hls/uncomputable_loop.09.lower.fifo.bc -o hls_output/.hls/uncomputable_loop.10.lower.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-link-opts hls_output/.hls/uncomputable_loop.10.lower.bc -o hls_output/.hls/uncomputable_loop.11.stdlinkopts.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-compile-opts hls_output/.hls/uncomputable_loop.11.stdlinkopts.bc -o hls_output/.hls/uncomputable_loop.12.stdcompileopts.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-link-opts hls_output/.hls/uncomputable_loop.12.stdcompileopts.bc -o hls_output/.hls/uncomputable_loop.13.stdlinkopts2.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-lower-math-for-pipeline hls_output/.hls/uncomputable_loop.13.stdlinkopts2.bc -o hls_output/.hls/uncomputable_loop.14.lowermath.bc
Debug: run() Caller Function: _ir_transformations():534
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/llvm-link hls_output/.hls/uncomputable_loop.14.lowermath.bc /home/parisa/legup/examples/lib/llvm/libm_32.bc -o hls_output/.hls/uncomputable_loop.15.postlto.6.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-prelto -mp-preprocess hls_output/.hls/uncomputable_loop.15.postlto.6.bc -o hls_output/.hls/uncomputable_loop.16.legupprelto.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -globaldce -std-link-opts -internalize hls_output/.hls/uncomputable_loop.16.legupprelto.bc -o hls_output/.hls/uncomputable_loop.17.postlto.8.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -frem-shrinking hls_output/.hls/uncomputable_loop.17.postlto.8.bc -o hls_output/.hls/uncomputable_loop.18.postlto.9.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-process-bw -legup-prop-bw hls_output/.hls/uncomputable_loop.18.postlto.9.bc -o hls_output/.hls/uncomputable_loop.19.ab.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -indvars2 -mem2reg -simplifycfg -loops -lcssa -loop-simplify -loop-rotate hls_output/.hls/uncomputable_loop.19.ab.bc -o hls_output/.hls/uncomputable_loop.20.looprotate.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -replicate-functions hls_output/.hls/uncomputable_loop.20.looprotate.bc -o hls_output/.hls/uncomputable_loop.21.replicate.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-inliner -always-inline hls_output/.hls/uncomputable_loop.21.replicate.bc -o hls_output/.hls/uncomputable_loop.22.inline.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -globaldce hls_output/.hls/uncomputable_loop.22.inline.1.bc -o hls_output/.hls/uncomputable_loop.23.inline.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -lcssa -rotation-max-header-size=1000 -loop-rotate -legup-unroll hls_output/.hls/uncomputable_loop.23.inline.bc -o hls_output/.hls/uncomputable_loop.24.unroll.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -loops -lcssa -loop-simplify -indvars2 -legup-loop-nest-merge -simplifycfg -dce hls_output/.hls/uncomputable_loop.24.unroll.bc -o hls_output/.hls/uncomputable_loop.25.loop_nest_merged.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps hls_output/.hls/uncomputable_loop.25.loop_nest_merged.bc -o hls_output/.hls/uncomputable_loop.26.breakgeps.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -voidptr-argpromotion -dce -globaldce hls_output/.hls/uncomputable_loop.26.breakgeps.bc -o hls_output/.hls/uncomputable_loop.27.voidptr.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -resolve-bitcast -instcombine -std-link-opts -break-constgeps hls_output/.hls/uncomputable_loop.27.voidptr.bc -o hls_output/.hls/uncomputable_loop.28.voidptropt.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -loop-simplify -indvars -mem-partition -instcombine -axi-interface -axi-rm-unused-mem-only -dce -deadargelim -dce -globaldce -break-constgeps hls_output/.hls/uncomputable_loop.28.voidptropt.bc -o hls_output/.hls/uncomputable_loop.29.mp.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -bit-pack-struct -byte-pack-struct -abi-pack-struct -llvm-pack-struct hls_output/.hls/uncomputable_loop.29.mp.bc -o hls_output/.hls/uncomputable_loop.30.pack.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -instcombine -break-constgeps -select-transform -mem2reg hls_output/.hls/uncomputable_loop.30.pack.bc -o hls_output/.hls/uncomputable_loop.31.memlowered.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-sc-fsm-generator -annotate-toplevel-ptrargs -annotate-noalias hls_output/.hls/uncomputable_loop.31.memlowered.bc -o hls_output/.hls/uncomputable_loop.32.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-handle-static-objects -dce hls_output/.hls/uncomputable_loop.32.fifo.bc -o hls_output/.hls/uncomputable_loop.33.static.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -mergereturn -legup-ga2l -dce -mem2reg hls_output/.hls/uncomputable_loop.33.static.bc -o hls_output/.hls/uncomputable_loop.34.ga2l.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -instcombine -std-link-opts hls_output/.hls/uncomputable_loop.34.ga2l.bc -o hls_output/.hls/uncomputable_loop.36.postlto.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -legup-struct-support-checking hls_output/.hls/uncomputable_loop.36.postlto.bc -o hls_output/.hls/uncomputable_loop.37.check.struct.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-cleanup hls_output/.hls/uncomputable_loop.37.check.struct.bc -o hls_output/.hls/uncomputable_loop.38.cleanup.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -flatten-memory -dce -instcombine -licm -break-constgeps hls_output/.hls/uncomputable_loop.38.cleanup.bc -o hls_output/.hls/uncomputable_loop.39.flatten.memory.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-promote-ap -mem2reg -licm hls_output/.hls/uncomputable_loop.39.flatten.memory.bc -o hls_output/.hls/uncomputable_loop.40.promoted.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -loop-simplify -loop-rotate -indvars2 -instcombine -axi-initiator-fifo-creation -globaldce -mem2reg -deadargelim -extract-dataflow-loop -annotate-fifoarguments hls_output/.hls/uncomputable_loop.40.promoted.bc -o hls_output/.hls/uncomputable_loop.42.df.loop.extract.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -dataflow-split-bb -dataflow-code-motion -always-inline -instcombine hls_output/.hls/uncomputable_loop.42.df.loop.extract.bc -o hls_output/.hls/uncomputable_loop.43.df.code.motion.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -dataflow-arguments -deadargelim -globaldce hls_output/.hls/uncomputable_loop.43.df.code.motion.bc -o hls_output/.hls/uncomputable_loop.44.df.1.arg.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -dataflow-arg-conversion-fifo -mem2reg hls_output/.hls/uncomputable_loop.44.df.1.arg.bc -o hls_output/.hls/uncomputable_loop.45.df.2.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -dataflow-arg-conversion-pipo -resolve-bitcast -instcombine hls_output/.hls/uncomputable_loop.45.df.2.fifo.bc -o hls_output/.hls/uncomputable_loop.46.df.3.pipo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -gvn -legup-strength-reduction -legup-expr-tree-balance -legup-store-merge hls_output/.hls/uncomputable_loop.47.preifconv.1.bc -o hls_output/.hls/uncomputable_loop.48.preifconv.2.bc
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg hls_output/.hls/uncomputable_loop.48.preifconv.2.bc -o hls_output/.hls/uncomputable_loop.49.preifconv.3.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-if-conversion hls_output/.hls/uncomputable_loop.49.preifconv.3.bc -o hls_output/.hls/uncomputable_loop.50.ifconv.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -generate-trip-counts hls_output/.hls/uncomputable_loop.50.ifconv.bc -o hls_output/.hls/uncomputable_loop.51.generatetripcounts.bc
Info: Found trip count of: 0
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg hls_output/.hls/uncomputable_loop.51.generatetripcounts.bc -o hls_output/.hls/uncomputable_loop.52.ifconv.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -enable-pre=false -enable-load-pre=false -loop-simplify -indvars2 -instcombine -gvn -legup-strength-reduction -rewrite-loop-init -constprop -early-cse -dce -annotate-fifoarguments hls_output/.hls/uncomputable_loop.52.ifconv.1.bc -o hls_output/.hls/uncomputable_loop.53.ifconv.2.bc
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-final-code-support-checking hls_output/.hls/uncomputable_loop.53.ifconv.2.bc -o /dev/null
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-reduce-latency -legup-reduce-latency-annotate-depth -fuse-ops -bit-manipulation -globaldce -adce -annotate-legup-force-reg hls_output/.hls/uncomputable_loop.53.ifconv.2.bc -o hls_output/.hls/uncomputable_loop.55.finaloptimizedir.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -restore-metadata -basicaa -loop-pipeline -function-pipeline hls_output/.hls/uncomputable_loop.55.finaloptimizedir.bc -o hls_output/.hls/uncomputable_loop.bc
Debug: run() Caller Function: _backend():1075
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=uncomputable_loop -march=v hls_output/.hls/uncomputable_loop.bc
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: collatz_top
Info: Printing RTL to file.
Info: Outputting top-level module: collatz_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/uncomputable_loop/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/uncomputable_loop_collatz.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.collatz.rpt.
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -generate-accelerator-driver -LEGUP_ACCELERATOR_FILENAME=uncomputable_loop hls_output/.hls/uncomputable_loop.bc -o /dev/null
Debug: run() Caller Function: get_user_makefile_variables():15
Debug: make export-user-makefile-variables AVOID_BASH=1 LEGUP_ROOT_DIR=/home/parisa/legup
Debug: NAME = uncomputable_loop
Debug: LOCAL_CONFIG = -legup-config=config.tcl
Debug: NO_INLINE = 
Debug: VHDL_WRAPPER_SIM = 
Debug: SYNTHESIS_TOP_MODULE = collatz_top
Debug: POST_SYNTH_SIM = 
Debug: PROGRAMMER_ID = 
Debug: BOARD_IP = 
Debug: QOR_TEST_NAME = uncomputable_loop
Debug: COMMIT_HASH = 
Debug: QOR_BUILD = 
Debug: QOR_BUILD_NAME = 
Debug: NO_OPT = 
Debug: MODELSIM_TOOL_PATH = 
Debug: MODELSIM_TOOL_PATH_OS_INDEP = 
Debug: LIBERO_TOOL_PATH = 
Debug: LIBERO_TOOL_PATH_OS_INDEP = 
Debug: SYNPLIFY_PATH = /home/shadjis/latest_linux_Libero_SoC/Libero/bin64/../../SynplifyPro/bin/
Debug: MEMORY_BASE_ADDRESSMEMORY_SIZE = 
Debug: MEMORY_WIDTH = 
Debug: MEMORY_SIM_INIT_FILE_NAME = 
Debug: DATA_MEMORY_BASE_ADDRESS = 
Debug: COMBINE_BB = 
Debug: OUTPUT_PATH = hls_output
Debug: CUSTOM_RTL_FUNCTIONS = n
Debug: FPGA_BOARD = MPF300
Debug: DEVICE_FAMILY = PolarFire
Debug: DEVICE = MPF300TS-1FCG1152I
Debug: PROJECT = hw_only
Debug: FPGA_VENDOR = MICROSEMI
Debug: OPENMP = 
Debug: SYSTEM_UART_TYPE = 
Debug: CLOCK_PERIOD = 10
Debug: SYNTHESIS_CLOCK_PERIOD = 10
Debug: LEGUP_DEFAULT_FIFO_DEPTH = 2
Debug: PROC_ARCH = 
Debug: LEGUP_CUSTOM_VHDL_FILES = 
Debug: USE_TOP_LEVEL_WRAPPER_FILE = 0
Debug: TARGET_ARCH = 
Debug: SOURCE_TRANSFORM = 1
Debug: REPLICATE_RAMS = 
Debug: USE_ACTGENO = 0
Debug: CUSTOM_TOP_LEVEL = collatz
Debug: SRCS = main.cpp  
Debug: RISCV_SRCS = main.cpp  
Debug: CFLAG = -D__SYNTHESIS__ -m32 -I /usr/include/i386-linux-gnu -D LEGUP_DEFAULT_FIFO_DEPTH=2 -O3 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu/ -fno-builtin -I /home/parisa/legup/examples/lib/include/ -I /home/parisa/legup/smarthls-library
Debug: CPP_FLAG = -std=c++11 -std=gnu++11 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu/
Debug: USER_CXX_FLAG = 
Debug: NO_STD_COMPILE_OPTS = 
Debug: USER_CXX_FLAG_RISCV = 
Debug: USER_LINK_FLAG = 
Debug: USER_LINK_FLAG_RISCV = 
Debug: LINK_ICICLE_LIBS = -L/home/parisa/legup/smarthls-library/hls -lhls_riscv64_no_accel
Debug: LINK_ICICLE_LIBS_SOC = -L/home/parisa/legup/smarthls-library/hls -lhls_riscv64_accel
Debug: LINK_FLAG_RISCV = 
Debug: PROGRAM_ARGUMENTS = 
Debug: UNROLL = 
Debug: USER_ENV_VARS = 
Debug: USER_ENV_VARS_RISCV = 
Debug: LLC_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=uncomputable_loop
Debug: OPT_O3_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=0 -PURE_HW_FLOW= -before-removing-tb=1 -O3 -inline-threshold=-9999
Debug: OPT_FLAGS = -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW=
Debug: NUM_LIBERO_PnR_PASSES = 25
Debug: BOARD_PATH = 
Debug: INPUT_FILES_RISCV = 
Debug: OUTPUT_FILES_RISCV = 
Debug: SYNTHESIS_TOP_MODULE = collatz_top
Debug: CUSTOM_TOP_LEVEL = collatz
Debug: ACCELERATOR_NAME = collatz
Debug: TEST_BENCH = 
Debug: CUSTOM_TEST_BENCH = 
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-tcl-cmds puts [concat "MEMORY_BASE_ADDRESS =" [get_parameter SYSTEM_MEMORY_BASE_ADDRESS]];
puts [concat "MEMORY_SIZE =" [get_parameter SYSTEM_MEMORY_SIZE]];
puts [concat "MEMORY_WIDTH =" [get_parameter SYSTEM_MEMORY_WIDTH]];
puts [concat "MEMORY_SIM_INIT_FILE_NAME =" [get_parameter SYSTEM_MEMORY_SIM_INIT_FILE_NAME]];
puts [concat "DATA_MEMORY_BASE_ADDRESS =" [get_parameter SYSTEM_DATA_MEMORY_BASE_ADDRESS]];
puts [concat "OUTPUT_PATH =" [get_legup_output_path]];
puts [concat "CUSTOM_RTL_FUNCTIONS =" [atleast_one_custom_rtl]];
puts [concat "FPGA_BOARD =" [get_board]];
puts [concat "DEVICE_FAMILY =" [get_device_family]];
puts [concat "DEVICE =" [get_device]];
puts [concat "PROJECT =" [get_parameter SYSTEM_PROJECT_NAME]];
puts [concat "SYNTHESIS_TOP_MODULE_FILE =" [get_synthesis_top_module_file]];
puts [concat "FPGA_VENDOR =" [get_parameter FPGA_VENDOR]];
puts [concat "OPENMP =" [get_parameter ENABLE_OPENMP]];
puts [concat "SYSTEM_UART_TYPE =" [get_parameter SYSTEM_UART_TYPE]];
puts [concat "CLOCK_PERIOD =" [get_parameter CLOCK_PERIOD]];
puts [concat "SYNTHESIS_CLOCK_PERIOD =" [get_parameter SYNTHESIS_CLOCK_PERIOD]];
puts [concat "LEGUP_DEFAULT_FIFO_DEPTH =" [get_parameter DEFAULT_FIFO_DEPTH]];
puts [concat "PROC_ARCH =" [get_parameter SYSTEM_PROCESSOR_ARCHITECTURE]];
puts [concat "LEGUP_CUSTOM_VHDL_FILES =" [get_custom_vhdl_files]];
puts [concat "USE_TOP_LEVEL_WRAPPER_FILE =" [get_parameter PRINT_TOPLEVEL_WRAPPER]];
puts [concat "SOURCE_TRANSFORM =" [get_parameter POINTSTO_ANALYZE_HW_ONLY]];
puts [concat "REPLICATE_RAMS =" [get_parameter REPLICATE_RAMS]];
puts [concat "USE_ACTGENO =" [get_actgeno_usage]];
puts [concat "CUSTOM_TOP_LEVEL =" [get_custom_top_level_module]];
exit; /dev/null -o /dev/null
Debug: MEMORY_BASE_ADDRESS = 
Debug: MEMORY_SIZE = 
Debug: MEMORY_WIDTH = 
Debug: MEMORY_SIM_INIT_FILE_NAME = 
Debug: DATA_MEMORY_BASE_ADDRESS = 
Debug: OUTPUT_PATH = hls_output
Debug: CUSTOM_RTL_FUNCTIONS = n
Debug: FPGA_BOARD = MPF300
Debug: DEVICE_FAMILY = PolarFire
Debug: DEVICE = MPF300TS-1FCG1152I
Debug: PROJECT = hw_only
Debug: SYNTHESIS_TOP_MODULE_FILE = 
Debug: FPGA_VENDOR = MICROSEMI
Debug: OPENMP = 
Debug: SYSTEM_UART_TYPE = 
Debug: CLOCK_PERIOD = 10
Debug: SYNTHESIS_CLOCK_PERIOD = 
Debug: LEGUP_DEFAULT_FIFO_DEPTH = 2
Debug: PROC_ARCH = 
Debug: LEGUP_CUSTOM_VHDL_FILES = 
Debug: USE_TOP_LEVEL_WRAPPER_FILE = 0
Debug: SOURCE_TRANSFORM = 1
Debug: REPLICATE_RAMS = 
Debug: USE_ACTGENO = 0
Debug: CUSTOM_TOP_LEVEL = 
Debug: run() Caller Function: _call_dependency_handler():224
Debug: /home/parisa/legup/examples/scripts/utils/target_dependency/DependencyHandler hw uncomputable_loop
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-startup /dev/null -o /dev/null
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 30 11:18:10 2023
----------------------------------------------------------------------------
Debug: run() Caller Function: _run_clang():223
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/clang -fno-exceptions -O3 main.cpp -emit-llvm -c -D__SYNTHESIS__ -D LEGUP_DEFAULT_FIFO_DEPTH=2 -m32 -I /usr/include/i386-linux-gnu -O3 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/usr/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu -fno-builtin -I/home/parisa/legup/examples/lib/include -I/home/parisa/legup/smarthls-library -std=c++11 -std=gnu++11 -I/home/parisa/legup/examples/../dependencies/include -I/home/parisa/legup/examples/../dependencies/usr/include -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0 -I/home/parisa/legup/examples/../dependencies/gcc/include/c++/5.4.0/x86_64-unknown-linux-gnu -target i386-unknown-linux-gnu --gcc-toolchain=/home/parisa/legup/dependencies/gcc -fno-vectorize -fno-slp-vectorize -Werror=implicit-function-declaration -Wno-ignored-attributes -D_GLIBCXX_USE_CXX11_ABI=1 -g -mllvm -disable-llvm-optzns -o hls_output/.hls/main.bc
Debug: run() Caller Function: _frontend():284
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/llvm-link hls_output/.hls/main.bc -o hls_output/.hls/uncomputable_loop.00.0.first_link.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg -dataflow-split-bb -dataflow-exline-region hls_output/.hls/uncomputable_loop.00.0.first_link.bc -o hls_output/.hls/uncomputable_loop.00.1.exline_region.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -axi-interface -axi-gen-code-only hls_output/.hls/uncomputable_loop.00.1.exline_region.bc -o hls_output/.hls/uncomputable_loop.axi.00.prelto.1.bc
Debug: run() Caller Function: _run_opt_o3():213
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=0 -PURE_HW_FLOW= -before-removing-tb=1 -O3 -inline-threshold=-9999 hls_output/.hls/uncomputable_loop.00.2.axi_slave_link.bc -o hls_output/.hls/uncomputable_loop.00.2.O3.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -remove-debug-info hls_output/.hls/uncomputable_loop.00.2.O3.bc -o hls_output/.hls/uncomputable_loop.00.prelto.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -lower-bitcasted-function-calls -legup-preprocessing -legup-preprocess-thread-lib -legup-lower-thread-structs -always-inline -axi-interface -loop-rotate -legup-unroll -unroll-threads=1 -break-constgeps -legup-parallel-api -deadargelim hls_output/.hls/uncomputable_loop.00.prelto.1.bc -o hls_output/.hls/uncomputable_loop.01.parallel.bc
Info: Adding no_inline attribute to the user-specified function: collatz
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -break-constgeps -annotate-toplevel-ptrargs -ANALYZE_WHOLE_PROGRAM=1 -break-constgeps -lower-globals-to-arguments -std-link-opts -break-constgeps -loweratomic -legup-sc-parser hls_output/.hls/uncomputable_loop.01.parallel.bc -o hls_output/.hls/uncomputable_loop.02.preprocessing.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -before-removing-tb=1 -break-constgeps -removeswtestbench -globaldce -expand-struct-regs hls_output/.hls/uncomputable_loop.02.preprocessing.bc -o hls_output/.hls/uncomputable_loop.03.swremoved.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-code-support-checking hls_output/.hls/uncomputable_loop.03.swremoved.bc -o /dev/null
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -arbitrary-bitwidth -inline-global-apint-ctor -instcombine -simplifycfg -instcombine -extract-global-ap-int-initializer hls_output/.hls/uncomputable_loop.03.swremoved.bc -o hls_output/.hls/uncomputable_loop.04.ap_int_global_init.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= hls_output/.hls/uncomputable_loop.04.ap_int_global_init.bc -o hls_output/.hls/uncomputable_loop.05.mempromo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -arbitrary-bitwidth -legup-lower-sc hls_output/.hls/uncomputable_loop.05.mempromo.bc -o hls_output/.hls/uncomputable_loop.06.lower.int.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -legup-lower-single-element-struct hls_output/.hls/uncomputable_loop.06.lower.int.bc -o hls_output/.hls/uncomputable_loop.07.lower.ap.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -data-pack -split-legup-force-reg hls_output/.hls/uncomputable_loop.07.lower.ap.bc -o hls_output/.hls/uncomputable_loop.08.lower.datapack.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-lower-fifos hls_output/.hls/uncomputable_loop.08.lower.datapack.bc -o hls_output/.hls/uncomputable_loop.09.lower.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basiccg -inline-cost -inline -globalopt -globaldce hls_output/.hls/uncomputable_loop.09.lower.fifo.bc -o hls_output/.hls/uncomputable_loop.10.lower.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-link-opts hls_output/.hls/uncomputable_loop.10.lower.bc -o hls_output/.hls/uncomputable_loop.11.stdlinkopts.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-compile-opts hls_output/.hls/uncomputable_loop.11.stdlinkopts.bc -o hls_output/.hls/uncomputable_loop.12.stdcompileopts.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -std-link-opts hls_output/.hls/uncomputable_loop.12.stdcompileopts.bc -o hls_output/.hls/uncomputable_loop.13.stdlinkopts2.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-lower-math-for-pipeline hls_output/.hls/uncomputable_loop.13.stdlinkopts2.bc -o hls_output/.hls/uncomputable_loop.14.lowermath.bc
Debug: run() Caller Function: _ir_transformations():534
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/llvm-link hls_output/.hls/uncomputable_loop.14.lowermath.bc /home/parisa/legup/examples/lib/llvm/libm_32.bc -o hls_output/.hls/uncomputable_loop.15.postlto.6.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-prelto -mp-preprocess hls_output/.hls/uncomputable_loop.15.postlto.6.bc -o hls_output/.hls/uncomputable_loop.16.legupprelto.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -globaldce -std-link-opts -internalize hls_output/.hls/uncomputable_loop.16.legupprelto.bc -o hls_output/.hls/uncomputable_loop.17.postlto.8.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -frem-shrinking hls_output/.hls/uncomputable_loop.17.postlto.8.bc -o hls_output/.hls/uncomputable_loop.18.postlto.9.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-process-bw -legup-prop-bw hls_output/.hls/uncomputable_loop.18.postlto.9.bc -o hls_output/.hls/uncomputable_loop.19.ab.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -indvars2 -mem2reg -simplifycfg -loops -lcssa -loop-simplify -loop-rotate hls_output/.hls/uncomputable_loop.19.ab.bc -o hls_output/.hls/uncomputable_loop.20.looprotate.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -replicate-functions hls_output/.hls/uncomputable_loop.20.looprotate.bc -o hls_output/.hls/uncomputable_loop.21.replicate.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-inliner -always-inline hls_output/.hls/uncomputable_loop.21.replicate.bc -o hls_output/.hls/uncomputable_loop.22.inline.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -globaldce hls_output/.hls/uncomputable_loop.22.inline.1.bc -o hls_output/.hls/uncomputable_loop.23.inline.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -lcssa -rotation-max-header-size=1000 -loop-rotate -legup-unroll hls_output/.hls/uncomputable_loop.23.inline.bc -o hls_output/.hls/uncomputable_loop.24.unroll.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -loops -lcssa -loop-simplify -indvars2 -legup-loop-nest-merge -simplifycfg -dce hls_output/.hls/uncomputable_loop.24.unroll.bc -o hls_output/.hls/uncomputable_loop.25.loop_nest_merged.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps hls_output/.hls/uncomputable_loop.25.loop_nest_merged.bc -o hls_output/.hls/uncomputable_loop.26.breakgeps.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -voidptr-argpromotion -dce -globaldce hls_output/.hls/uncomputable_loop.26.breakgeps.bc -o hls_output/.hls/uncomputable_loop.27.voidptr.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -resolve-bitcast -instcombine -std-link-opts -break-constgeps hls_output/.hls/uncomputable_loop.27.voidptr.bc -o hls_output/.hls/uncomputable_loop.28.voidptropt.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -loop-simplify -indvars -mem-partition -instcombine -axi-interface -axi-rm-unused-mem-only -dce -deadargelim -dce -globaldce -break-constgeps hls_output/.hls/uncomputable_loop.28.voidptropt.bc -o hls_output/.hls/uncomputable_loop.29.mp.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -bit-pack-struct -byte-pack-struct -abi-pack-struct -llvm-pack-struct hls_output/.hls/uncomputable_loop.29.mp.bc -o hls_output/.hls/uncomputable_loop.30.pack.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -instcombine -break-constgeps -select-transform -mem2reg hls_output/.hls/uncomputable_loop.30.pack.bc -o hls_output/.hls/uncomputable_loop.31.memlowered.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-sc-fsm-generator -annotate-toplevel-ptrargs -annotate-noalias hls_output/.hls/uncomputable_loop.31.memlowered.bc -o hls_output/.hls/uncomputable_loop.32.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-handle-static-objects -dce hls_output/.hls/uncomputable_loop.32.fifo.bc -o hls_output/.hls/uncomputable_loop.33.static.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -mergereturn -legup-ga2l -dce -mem2reg hls_output/.hls/uncomputable_loop.33.static.bc -o hls_output/.hls/uncomputable_loop.34.ga2l.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -instcombine -std-link-opts hls_output/.hls/uncomputable_loop.34.ga2l.bc -o hls_output/.hls/uncomputable_loop.36.postlto.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -break-constgeps -legup-struct-support-checking hls_output/.hls/uncomputable_loop.36.postlto.bc -o hls_output/.hls/uncomputable_loop.37.check.struct.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-cleanup hls_output/.hls/uncomputable_loop.37.check.struct.bc -o hls_output/.hls/uncomputable_loop.38.cleanup.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -flatten-memory -dce -instcombine -licm -break-constgeps hls_output/.hls/uncomputable_loop.38.cleanup.bc -o hls_output/.hls/uncomputable_loop.39.flatten.memory.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-promote-ap -mem2reg -licm hls_output/.hls/uncomputable_loop.39.flatten.memory.bc -o hls_output/.hls/uncomputable_loop.40.promoted.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -loop-simplify -loop-rotate -indvars2 -instcombine -axi-initiator-fifo-creation -globaldce -mem2reg -deadargelim -extract-dataflow-loop -annotate-fifoarguments hls_output/.hls/uncomputable_loop.40.promoted.bc -o hls_output/.hls/uncomputable_loop.42.df.loop.extract.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -dataflow-split-bb -dataflow-code-motion -always-inline -instcombine hls_output/.hls/uncomputable_loop.42.df.loop.extract.bc -o hls_output/.hls/uncomputable_loop.43.df.code.motion.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -dataflow-arguments -deadargelim -globaldce hls_output/.hls/uncomputable_loop.43.df.code.motion.bc -o hls_output/.hls/uncomputable_loop.44.df.1.arg.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -dataflow-arg-conversion-fifo -mem2reg hls_output/.hls/uncomputable_loop.44.df.1.arg.bc -o hls_output/.hls/uncomputable_loop.45.df.2.fifo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -basicaa -dataflow-arg-conversion-pipo -resolve-bitcast -instcombine hls_output/.hls/uncomputable_loop.45.df.2.fifo.bc -o hls_output/.hls/uncomputable_loop.46.df.3.pipo.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -gvn -legup-strength-reduction -legup-expr-tree-balance -legup-store-merge hls_output/.hls/uncomputable_loop.47.preifconv.1.bc -o hls_output/.hls/uncomputable_loop.48.preifconv.2.bc
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg hls_output/.hls/uncomputable_loop.48.preifconv.2.bc -o hls_output/.hls/uncomputable_loop.49.preifconv.3.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-if-conversion hls_output/.hls/uncomputable_loop.49.preifconv.3.bc -o hls_output/.hls/uncomputable_loop.50.ifconv.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -generate-trip-counts hls_output/.hls/uncomputable_loop.50.ifconv.bc -o hls_output/.hls/uncomputable_loop.51.generatetripcounts.bc
Info: Found trip count of: 0
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -simplifycfg hls_output/.hls/uncomputable_loop.51.generatetripcounts.bc -o hls_output/.hls/uncomputable_loop.52.ifconv.1.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -enable-pre=false -enable-load-pre=false -loop-simplify -indvars2 -instcombine -gvn -legup-strength-reduction -rewrite-loop-init -constprop -early-cse -dce -annotate-fifoarguments hls_output/.hls/uncomputable_loop.52.ifconv.1.bc -o hls_output/.hls/uncomputable_loop.53.ifconv.2.bc
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-final-code-support-checking hls_output/.hls/uncomputable_loop.53.ifconv.2.bc -o /dev/null
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -legup-reduce-latency -legup-reduce-latency-annotate-depth -fuse-ops -bit-manipulation -globaldce -adce -annotate-legup-force-reg hls_output/.hls/uncomputable_loop.53.ifconv.2.bc -o hls_output/.hls/uncomputable_loop.55.finaloptimizedir.bc
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -restore-metadata -basicaa -loop-pipeline -function-pipeline hls_output/.hls/uncomputable_loop.55.finaloptimizedir.bc -o hls_output/.hls/uncomputable_loop.bc
Debug: run() Caller Function: _backend():1075
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=uncomputable_loop -march=v hls_output/.hls/uncomputable_loop.bc
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: collatz_top
Info: Printing RTL to file.
Info: Outputting top-level module: collatz_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/uncomputable_loop/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/uncomputable_loop_collatz.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.collatz.rpt.
Debug: run() Caller Function: _run_opt():196
Debug: /home/parisa/legup/llvm/Debug+Asserts/bin/opt -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -vectorizer-min-trip-count=1000000 -slp-threshold=1000000 -force-vector-width=1 -simplifycfg-disable-switchtolookup -instcombine-disable-foldphiload -instcombine-disable-sign-ext-opt -after-clang=1 -PURE_HW_FLOW= -generate-accelerator-driver -LEGUP_ACCELERATOR_FILENAME=uncomputable_loop hls_output/.hls/uncomputable_loop.bc -o /dev/null
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
[1m[31mError: invalid input.
[39m[0m
[1m[33m> 'Compile Software to Hardware' step is up to date.[39m[0m
  Enter 'Y' (yes) to re-run 'Compile Software to Hardware'.

Y - yes (default)
c - cancel
[Y/c]:
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 30 13:32:37 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: running new pass
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: collatz_top
Info: Printing RTL to file.
Info: Outputting top-level module: collatz_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/uncomputable_loop/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/uncomputable_loop_collatz.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.collatz.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 30 14:29:39 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
0  llc             0x000000000118c7e5
1  llc             0x000000000118ca61
2  llc             0x000000000118c3ee
3  libpthread.so.0 0x00007f3974603140
4  llc             0x00000000004de076
5  llc             0x00000000004c83fe
6  llc             0x00000000004b71f3
7  llc             0x000000000047e0ba
8  llc             0x00000000004652da
9  llc             0x000000000046449c
10 llc             0x0000000000e474ce
11 llc             0x0000000000e47b3e
12 llc             0x0000000000e47d2b
13 llc             0x00000000004131b6
14 llc             0x00000000004122c7
15 libc.so.6       0x00007f39737acac5 __libc_start_main + 245
16 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=uncomputable_loop -march=v hls_output/.hls/uncomputable_loop.bc 
1.	Running pass 'Unnamed pass: implement Pass::getPassName()' on module 'hls_output/.hls/uncomputable_loop.bc'.

Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 30 14:33:04 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
0  llc             0x000000000118c7f5
1  llc             0x000000000118ca71
2  llc             0x000000000118c3fe
3  libpthread.so.0 0x00007f9975941140
4  llc             0x00000000004de076
5  llc             0x00000000004c83fe
6  llc             0x00000000004b71f3
7  llc             0x000000000047e0ba
8  llc             0x00000000004652da
9  llc             0x000000000046449c
10 llc             0x0000000000e474de
11 llc             0x0000000000e47b4e
12 llc             0x0000000000e47d3b
13 llc             0x00000000004131b6
14 llc             0x00000000004122c7
15 libc.so.6       0x00007f9974aeaac5 __libc_start_main + 245
16 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=uncomputable_loop -march=v hls_output/.hls/uncomputable_loop.bc 
1.	Running pass 'Unnamed pass: implement Pass::getPassName()' on module 'hls_output/.hls/uncomputable_loop.bc'.

Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 30 14:45:17 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
0  llc             0x000000000118c7f5
1  llc             0x000000000118ca71
2  llc             0x000000000118c3fe
3  libpthread.so.0 0x00007f4c0c66f140
4  llc             0x00000000004de076
5  llc             0x00000000004c83fe
6  llc             0x00000000004b71f3
7  llc             0x000000000047e0ba
8  llc             0x00000000004652da
9  llc             0x000000000046449c
10 llc             0x0000000000e474de
11 llc             0x0000000000e47b4e
12 llc             0x0000000000e47d3b
13 llc             0x00000000004131b6
14 llc             0x00000000004122c7
15 libc.so.6       0x00007f4c0b818ac5 __libc_start_main + 245
16 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=uncomputable_loop -march=v hls_output/.hls/uncomputable_loop.bc 
1.	Running pass 'Unnamed pass: implement Pass::getPassName()' on module 'hls_output/.hls/uncomputable_loop.bc'.

Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 30 14:51:05 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
0  llc             0x000000000118c80d
1  llc             0x000000000118ca89
2  llc             0x000000000118c416
3  libpthread.so.0 0x00007f5bbb522140
4  llc             0x00000000004de088
5  llc             0x00000000004c8410
6  llc             0x00000000004b7205
7  llc             0x000000000047e0cc
8  llc             0x00000000004652ec
9  llc             0x00000000004644ae
10 llc             0x0000000000e474f6
11 llc             0x0000000000e47b66
12 llc             0x0000000000e47d53
13 llc             0x00000000004131b6
14 llc             0x00000000004122c7
15 libc.so.6       0x00007f5bba6cbac5 __libc_start_main + 245
16 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=uncomputable_loop -march=v hls_output/.hls/uncomputable_loop.bc 
1.	Running pass 'Static Runtime Pass' on module 'hls_output/.hls/uncomputable_loop.bc'.

Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 30 15:39:57 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
llc: /home/parisa/legup/llvm/include/llvm/PassAnalysisSupport.h:242: AnalysisType& llvm::Pass::getAnalysisID(llvm::AnalysisID, llvm::Function&) [with AnalysisType = llvm::LoopInfo; llvm::AnalysisID = const void*]: Assertion `ResultPass && "Unable to find requested analysis info"' failed.
0  llc             0x000000000118cbc5
1  llc             0x000000000118ce41
2  llc             0x000000000118c7ce
3  libpthread.so.0 0x00007feb4ba0b140
4  libc.so.6       0x00007feb4abc82e7 gsignal + 55
5  libc.so.6       0x00007feb4abc96c8 abort + 328
6  libc.so.6       0x00007feb4abc1406
7  libc.so.6       0x00007feb4abc14b2
8  llc             0x0000000000467288
9  llc             0x0000000000465e7a
10 llc             0x0000000000464e6d
11 llc             0x0000000000464d84
12 llc             0x00000000004644ae
13 llc             0x0000000000e478ae
14 llc             0x0000000000e47f1e
15 llc             0x0000000000e4810b
16 llc             0x00000000004131b6
17 llc             0x00000000004122c7
18 libc.so.6       0x00007feb4abb4ac5 __libc_start_main + 245
19 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=uncomputable_loop -march=v hls_output/.hls/uncomputable_loop.bc 
1.	Running pass 'Static Runtime Pass' on module 'hls_output/.hls/uncomputable_loop.bc'.

Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 30 15:42:42 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
llc: /home/parisa/legup/llvm/include/llvm/PassAnalysisSupport.h:242: AnalysisType& llvm::Pass::getAnalysisID(llvm::AnalysisID, llvm::Function&) [with AnalysisType = llvm::LoopInfo; llvm::AnalysisID = const void*]: Assertion `ResultPass && "Unable to find requested analysis info"' failed.
0  llc             0x000000000118cbc5
1  llc             0x000000000118ce41
2  llc             0x000000000118c7ce
3  libpthread.so.0 0x00007fbe9c6e4140
4  libc.so.6       0x00007fbe9b8a12e7 gsignal + 55
5  libc.so.6       0x00007fbe9b8a26c8 abort + 328
6  libc.so.6       0x00007fbe9b89a406
7  libc.so.6       0x00007fbe9b89a4b2
8  llc             0x0000000000467288
9  llc             0x0000000000465e7a
10 llc             0x0000000000464e6d
11 llc             0x0000000000464d84
12 llc             0x00000000004644ae
13 llc             0x0000000000e478ae
14 llc             0x0000000000e47f1e
15 llc             0x0000000000e4810b
16 llc             0x00000000004131b6
17 llc             0x00000000004122c7
18 libc.so.6       0x00007fbe9b88dac5 __libc_start_main + 245
19 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=uncomputable_loop -march=v hls_output/.hls/uncomputable_loop.bc 
1.	Running pass 'Static Runtime Pass' on module 'hls_output/.hls/uncomputable_loop.bc'.

Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 30 15:48:37 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
llc: /home/parisa/legup/llvm/include/llvm/PassAnalysisSupport.h:242: AnalysisType& llvm::Pass::getAnalysisID(llvm::AnalysisID, llvm::Function&) [with AnalysisType = llvm::LoopInfo; llvm::AnalysisID = const void*]: Assertion `ResultPass && "Unable to find requested analysis info"' failed.
0  llc             0x000000000118cbc5
1  llc             0x000000000118ce41
2  llc             0x000000000118c7ce
3  libpthread.so.0 0x00007fb45162b140
4  libc.so.6       0x00007fb4507e82e7 gsignal + 55
5  libc.so.6       0x00007fb4507e96c8 abort + 328
6  libc.so.6       0x00007fb4507e1406
7  libc.so.6       0x00007fb4507e14b2
8  llc             0x0000000000467288
9  llc             0x0000000000465e7a
10 llc             0x0000000000464e6d
11 llc             0x0000000000464d84
12 llc             0x00000000004644ae
13 llc             0x0000000000e478ae
14 llc             0x0000000000e47f1e
15 llc             0x0000000000e4810b
16 llc             0x00000000004131b6
17 llc             0x00000000004122c7
18 libc.so.6       0x00007fb4507d4ac5 __libc_start_main + 245
19 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=uncomputable_loop -march=v hls_output/.hls/uncomputable_loop.bc 
1.	Running pass 'Static Runtime Pass' on module 'hls_output/.hls/uncomputable_loop.bc'.

Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 30 15:53:25 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
llc: /home/parisa/legup/llvm/include/llvm/PassAnalysisSupport.h:242: AnalysisType& llvm::Pass::getAnalysisID(llvm::AnalysisID, llvm::Function&) [with AnalysisType = llvm::LoopInfo; llvm::AnalysisID = const void*]: Assertion `ResultPass && "Unable to find requested analysis info"' failed.
0  llc             0x000000000118cbc5
1  llc             0x000000000118ce41
2  llc             0x000000000118c7ce
3  libpthread.so.0 0x00007fa978dc0140
4  libc.so.6       0x00007fa977f7d2e7 gsignal + 55
5  libc.so.6       0x00007fa977f7e6c8 abort + 328
6  libc.so.6       0x00007fa977f76406
7  libc.so.6       0x00007fa977f764b2
8  llc             0x0000000000467288
9  llc             0x0000000000465e7a
10 llc             0x0000000000464e6d
11 llc             0x0000000000464d84
12 llc             0x00000000004644ae
13 llc             0x0000000000e478ae
14 llc             0x0000000000e47f1e
15 llc             0x0000000000e4810b
16 llc             0x00000000004131b6
17 llc             0x00000000004122c7
18 libc.so.6       0x00007fa977f69ac5 __libc_start_main + 245
19 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=uncomputable_loop -march=v hls_output/.hls/uncomputable_loop.bc 
1.	Running pass 'Static Runtime Pass' on module 'hls_output/.hls/uncomputable_loop.bc'.

Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 30 15:55:39 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
0  llc             0x000000000118c83d
1  llc             0x000000000118cab9
2  llc             0x000000000118c446
3  libpthread.so.0 0x00007f6898935140
4  llc             0x00000000004de0ba
5  llc             0x00000000004c8442
6  llc             0x00000000004b7237
7  llc             0x000000000047e0fe
8  llc             0x000000000046531e
9  llc             0x00000000004644ae
10 llc             0x0000000000e47526
11 llc             0x0000000000e47b96
12 llc             0x0000000000e47d83
13 llc             0x00000000004131b6
14 llc             0x00000000004122c7
15 libc.so.6       0x00007f6897adeac5 __libc_start_main + 245
16 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=uncomputable_loop -march=v hls_output/.hls/uncomputable_loop.bc 
1.	Running pass 'Static Runtime Pass' on module 'hls_output/.hls/uncomputable_loop.bc'.

Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 30 15:58:04 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
0  llc             0x000000000118c83d
1  llc             0x000000000118cab9
2  llc             0x000000000118c446
3  libpthread.so.0 0x00007fa08a851140
4  llc             0x00000000004de0ba
5  llc             0x00000000004c8442
6  llc             0x00000000004b7237
7  llc             0x000000000047e0fe
8  llc             0x000000000046531e
9  llc             0x00000000004644ae
10 llc             0x0000000000e47526
11 llc             0x0000000000e47b96
12 llc             0x0000000000e47d83
13 llc             0x00000000004131b6
14 llc             0x00000000004122c7
15 libc.so.6       0x00007fa0899faac5 __libc_start_main + 245
16 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=uncomputable_loop -march=v hls_output/.hls/uncomputable_loop.bc 
1.	Running pass 'Static Runtime Pass' on module 'hls_output/.hls/uncomputable_loop.bc'.

Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 30 15:59:00 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
0  llc             0x000000000118c83d
1  llc             0x000000000118cab9
2  llc             0x000000000118c446
3  libpthread.so.0 0x00007f584f46c140
4  llc             0x00000000004de0ba
5  llc             0x00000000004c8442
6  llc             0x00000000004b7237
7  llc             0x000000000047e0fe
8  llc             0x000000000046531e
9  llc             0x00000000004644ae
10 llc             0x0000000000e47526
11 llc             0x0000000000e47b96
12 llc             0x0000000000e47d83
13 llc             0x00000000004131b6
14 llc             0x00000000004122c7
15 libc.so.6       0x00007f584e615ac5 __libc_start_main + 245
16 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=uncomputable_loop -march=v hls_output/.hls/uncomputable_loop.bc 
1.	Running pass 'Static Runtime Pass' on module 'hls_output/.hls/uncomputable_loop.bc'.

Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 30 16:00:10 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
llc: /home/parisa/legup/llvm/include/llvm/PassAnalysisSupport.h:242: AnalysisType& llvm::Pass::getAnalysisID(llvm::AnalysisID, llvm::Function&) [with AnalysisType = llvm::LoopInfo; llvm::AnalysisID = const void*]: Assertion `ResultPass && "Unable to find requested analysis info"' failed.
0  llc             0x000000000118cbc5
1  llc             0x000000000118ce41
2  llc             0x000000000118c7ce
3  libpthread.so.0 0x00007fae2de92140
4  libc.so.6       0x00007fae2d04f2e7 gsignal + 55
5  libc.so.6       0x00007fae2d0506c8 abort + 328
6  libc.so.6       0x00007fae2d048406
7  libc.so.6       0x00007fae2d0484b2
8  llc             0x0000000000467288
9  llc             0x0000000000465e7a
10 llc             0x0000000000464e6d
11 llc             0x0000000000464d84
12 llc             0x00000000004644ae
13 llc             0x0000000000e478ae
14 llc             0x0000000000e47f1e
15 llc             0x0000000000e4810b
16 llc             0x00000000004131b6
17 llc             0x00000000004122c7
18 libc.so.6       0x00007fae2d03bac5 __libc_start_main + 245
19 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=uncomputable_loop -march=v hls_output/.hls/uncomputable_loop.bc 
1.	Running pass 'Static Runtime Pass' on module 'hls_output/.hls/uncomputable_loop.bc'.

Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 30 16:01:13 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
0  llc             0x000000000118c875
1  llc             0x000000000118caf1
2  llc             0x000000000118c47e
3  libpthread.so.0 0x00007f1cc07ab140
4  llc             0x00000000004de15c
5  llc             0x00000000004c8546
6  llc             0x00000000004b7357
7  llc             0x000000000047e23a
8  llc             0x0000000000465346
9  llc             0x00000000004644ae
10 llc             0x0000000000e4755e
11 llc             0x0000000000e47bce
12 llc             0x0000000000e47dbb
13 llc             0x00000000004131b6
14 llc             0x00000000004122c7
15 libc.so.6       0x00007f1cbf954ac5 __libc_start_main + 245
16 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=uncomputable_loop -march=v hls_output/.hls/uncomputable_loop.bc 
1.	Running pass 'Static Runtime Pass' on module 'hls_output/.hls/uncomputable_loop.bc'.

Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 30 16:02:31 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
llc: /home/parisa/legup/llvm/include/llvm/PassAnalysisSupport.h:242: AnalysisType& llvm::Pass::getAnalysisID(llvm::AnalysisID, llvm::Function&) [with AnalysisType = llvm::LoopInfo; llvm::AnalysisID = const void*]: Assertion `ResultPass && "Unable to find requested analysis info"' failed.
0  llc             0x000000000118c8fd
1  llc             0x000000000118cb79
2  llc             0x000000000118c506
3  libpthread.so.0 0x00007fdeb1ada140
4  libc.so.6       0x00007fdeb0c972e7 gsignal + 55
5  libc.so.6       0x00007fdeb0c986c8 abort + 328
6  libc.so.6       0x00007fdeb0c90406
7  libc.so.6       0x00007fdeb0c904b2
8  llc             0x0000000000466de4
9  llc             0x0000000000465c24
10 llc             0x0000000000464dbd
11 llc             0x0000000000464d84
12 llc             0x00000000004644ae
13 llc             0x0000000000e475e6
14 llc             0x0000000000e47c56
15 llc             0x0000000000e47e43
16 llc             0x00000000004131b6
17 llc             0x00000000004122c7
18 libc.so.6       0x00007fdeb0c83ac5 __libc_start_main + 245
19 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=uncomputable_loop -march=v hls_output/.hls/uncomputable_loop.bc 
1.	Running pass 'Static Runtime Pass' on module 'hls_output/.hls/uncomputable_loop.bc'.

Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 30 16:15:11 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
0  llc             0x000000000118c8c5
1  llc             0x000000000118cb41
2  llc             0x000000000118c4ce
3  libpthread.so.0 0x00007f2c78645140
4  llc             0x0000000000457656
5  llc             0x0000000000454670
6  llc             0x00000000004446aa
7  llc             0x0000000000eac8bf
8  llc             0x0000000000464cce
9  llc             0x000000000046447f
10 llc             0x0000000000e475ae
11 llc             0x0000000000e47c1e
12 llc             0x0000000000e47e0b
13 llc             0x00000000004131b6
14 llc             0x00000000004122c7
15 libc.so.6       0x00007f2c777eeac5 __libc_start_main + 245
16 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=uncomputable_loop -march=v hls_output/.hls/uncomputable_loop.bc 
1.	Running pass 'Static Runtime Pass' on module 'hls_output/.hls/uncomputable_loop.bc'.

Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Thu Mar 30 16:20:09 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
llc: /home/parisa/legup/llvm/include/llvm/PassAnalysisSupport.h:242: AnalysisType& llvm::Pass::getAnalysisID(llvm::AnalysisID, llvm::Function&) [with AnalysisType = llvm::LoopInfo; llvm::AnalysisID = const void*]: Assertion `ResultPass && "Unable to find requested analysis info"' failed.
0  llc             0x000000000118c90d
1  llc             0x000000000118cb89
2  llc             0x000000000118c516
3  libpthread.so.0 0x00007ff66c6e7140
4  libc.so.6       0x00007ff66b8a42e7 gsignal + 55
5  libc.so.6       0x00007ff66b8a56c8 abort + 328
6  libc.so.6       0x00007ff66b89d406
7  libc.so.6       0x00007ff66b89d4b2
8  llc             0x0000000000466df4
9  llc             0x0000000000465c34
10 llc             0x0000000000464dcd
11 llc             0x00000000004644be
12 llc             0x0000000000e475f6
13 llc             0x0000000000e47c66
14 llc             0x0000000000e47e53
15 llc             0x00000000004131b6
16 llc             0x00000000004122c7
17 libc.so.6       0x00007ff66b890ac5 __libc_start_main + 245
18 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=uncomputable_loop -march=v hls_output/.hls/uncomputable_loop.bc 
1.	Running pass 'Static Runtime Pass' on module 'hls_output/.hls/uncomputable_loop.bc'.

Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 31 08:49:30 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
llc: /home/parisa/legup/llvm/include/llvm/PassAnalysisSupport.h:242: AnalysisType& llvm::Pass::getAnalysisID(llvm::AnalysisID, llvm::Function&) [with AnalysisType = llvm::LoopInfo; llvm::AnalysisID = const void*]: Assertion `ResultPass && "Unable to find requested analysis info"' failed.
0  llc             0x000000000118ccdd
1  llc             0x000000000118cf59
2  llc             0x000000000118c8e6
3  libpthread.so.0 0x00007f1fbaa93140
4  libc.so.6       0x00007f1fb9c502e7 gsignal + 55
5  libc.so.6       0x00007f1fb9c516c8 abort + 328
6  libc.so.6       0x00007f1fb9c49406
7  libc.so.6       0x00007f1fb9c494b2
8  llc             0x00000000004676f0
9  llc             0x0000000000466120
10 llc             0x0000000000465074
11 llc             0x0000000000464f5e
12 llc             0x0000000000464649
13 llc             0x0000000000e47c6e
14 llc             0x0000000000e482de
15 llc             0x0000000000e484cb
16 llc             0x00000000004131b6
17 llc             0x00000000004122c7
18 libc.so.6       0x00007f1fb9c3cac5 __libc_start_main + 245
19 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=uncomputable_loop -march=v hls_output/.hls/uncomputable_loop.bc 
1.	Running pass 'Static Runtime Pass' on module 'hls_output/.hls/uncomputable_loop.bc'.

Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 31 09:21:49 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
0  llc             0x000000000118cda5
1  llc             0x000000000118d021
2  llc             0x000000000118c9ae
3  libpthread.so.0 0x00007f40f2bc1140
4  llc             0x00000000004deade
5  llc             0x00000000004c8f7a
6  llc             0x00000000004b7e63
7  llc             0x000000000047eda2
8  llc             0x000000000046575b
9  llc             0x0000000000464713
10 llc             0x0000000000e47d36
11 llc             0x0000000000e483a6
12 llc             0x0000000000e48593
13 llc             0x00000000004131b6
14 llc             0x00000000004122c7
15 libc.so.6       0x00007f40f1d6aac5 __libc_start_main + 245
16 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=uncomputable_loop -march=v hls_output/.hls/uncomputable_loop.bc 
1.	Running pass 'Static Runtime Pass' on module 'hls_output/.hls/uncomputable_loop.bc'.

Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 31 09:31:12 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: 2
Info: 8
0  llc             0x000000000118d0a3
1  llc             0x000000000118d31f
2  llc             0x000000000118ccac
3  libpthread.so.0 0x00007f07ec0e5140
4  llc             0x00000000004def34
5  llc             0x00000000004c93d0
6  llc             0x00000000004b82f5
7  llc             0x000000000047f234
8  llc             0x000000000046595b
9  llc             0x0000000000464913
10 llc             0x0000000000e48046
11 llc             0x0000000000e486b6
12 llc             0x0000000000e488a3
13 llc             0x00000000004131b6
14 llc             0x00000000004122c7
15 libc.so.6       0x00007f07eb28eac5 __libc_start_main + 245
16 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=uncomputable_loop -march=v hls_output/.hls/uncomputable_loop.bc 
1.	Running pass 'Static Runtime Pass' on module 'hls_output/.hls/uncomputable_loop.bc'.

Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 31 09:33:54 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: 2
0  llc             0x000000000118cebb
1  llc             0x000000000118d137
2  llc             0x000000000118cac4
3  libpthread.so.0 0x00007fb832429140
4  llc             0x00000000004577b6
5  llc             0x0000000000454802
6  llc             0x0000000000444b1a
7  llc             0x0000000000ead11a
8  llc             0x000000000046509e
9  llc             0x00000000004647fe
10 llc             0x0000000000e47e5e
11 llc             0x0000000000e484ce
12 llc             0x0000000000e486bb
13 llc             0x00000000004131b6
14 llc             0x00000000004122c7
15 libc.so.6       0x00007fb8315d2ac5 __libc_start_main + 245
16 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=uncomputable_loop -march=v hls_output/.hls/uncomputable_loop.bc 
1.	Running pass 'Static Runtime Pass' on module 'hls_output/.hls/uncomputable_loop.bc'.

Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 31 09:38:38 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: 2
0  llc             0x000000000118cecb
1  llc             0x000000000118d147
2  llc             0x000000000118cad4
3  libpthread.so.0 0x00007fc54de0a140
4  llc             0x00000000004dec12
5  llc             0x00000000004c90ae
6  llc             0x00000000004b7fd3
7  llc             0x000000000047ef12
8  llc             0x0000000000465851
9  llc             0x000000000046480a
10 llc             0x0000000000e47e6e
11 llc             0x0000000000e484de
12 llc             0x0000000000e486cb
13 llc             0x00000000004131b6
14 llc             0x00000000004122c7
15 libc.so.6       0x00007fc54cfb3ac5 __libc_start_main + 245
16 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=uncomputable_loop -march=v hls_output/.hls/uncomputable_loop.bc 
1.	Running pass 'Static Runtime Pass' on module 'hls_output/.hls/uncomputable_loop.bc'.

Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 31 09:51:35 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: 2
0  llc             0x000000000118cecb
1  llc             0x000000000118d147
2  llc             0x000000000118cad4
3  libpthread.so.0 0x00007fda72cde140
4  llc             0x00000000004dec12
5  llc             0x00000000004c90ae
6  llc             0x00000000004b7fd3
7  llc             0x000000000047ef12
8  llc             0x0000000000465851
9  llc             0x000000000046480a
10 llc             0x0000000000e47e6e
11 llc             0x0000000000e484de
12 llc             0x0000000000e486cb
13 llc             0x00000000004131b6
14 llc             0x00000000004122c7
15 libc.so.6       0x00007fda71e87ac5 __libc_start_main + 245
16 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=uncomputable_loop -march=v hls_output/.hls/uncomputable_loop.bc 
1.	Running pass 'Static Runtime Pass' on module 'hls_output/.hls/uncomputable_loop.bc'.

Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 31 09:51:43 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: 2
0  llc             0x000000000118cecb
1  llc             0x000000000118d147
2  llc             0x000000000118cad4
3  libpthread.so.0 0x00007eff455ed140
4  llc             0x00000000004dec12
5  llc             0x00000000004c90ae
6  llc             0x00000000004b7fd3
7  llc             0x000000000047ef12
8  llc             0x0000000000465851
9  llc             0x000000000046480a
10 llc             0x0000000000e47e6e
11 llc             0x0000000000e484de
12 llc             0x0000000000e486cb
13 llc             0x00000000004131b6
14 llc             0x00000000004122c7
15 libc.so.6       0x00007eff44796ac5 __libc_start_main + 245
16 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=uncomputable_loop -march=v hls_output/.hls/uncomputable_loop.bc 
1.	Running pass 'Static Runtime Pass' on module 'hls_output/.hls/uncomputable_loop.bc'.

Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 31 10:37:12 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
0  llc             0x000000000118e5e5
1  llc             0x000000000118e861
2  llc             0x000000000118e1ee
3  libpthread.so.0 0x00007f24832f8140
4  llc             0x00000000004e007a
5  llc             0x00000000004ca5a2
6  llc             0x00000000004b9366
7  llc             0x0000000000480433
8  llc             0x00000000004659e5
9  llc             0x000000000046470b
10 llc             0x0000000000e49576
11 llc             0x0000000000e49be6
12 llc             0x0000000000e49dd3
13 llc             0x00000000004131b6
14 llc             0x00000000004122c7
15 libc.so.6       0x00007f24824a1ac5 __libc_start_main + 245
16 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=uncomputable_loop -march=v hls_output/.hls/uncomputable_loop.bc 
1.	Running pass 'Static Runtime Pass' on module 'hls_output/.hls/uncomputable_loop.bc'.

Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 31 10:47:04 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
0  llc             0x000000000118e5b5
1  llc             0x000000000118e831
2  llc             0x000000000118e1be
3  libpthread.so.0 0x00007ff3fe2ea140
4  llc             0x00000000004e0048
5  llc             0x00000000004ca570
6  llc             0x00000000004b9334
7  llc             0x0000000000480401
8  llc             0x00000000004659b5
9  llc             0x000000000046470b
10 llc             0x0000000000e49546
11 llc             0x0000000000e49bb6
12 llc             0x0000000000e49da3
13 llc             0x00000000004131b6
14 llc             0x00000000004122c7
15 libc.so.6       0x00007ff3fd493ac5 __libc_start_main + 245
16 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=uncomputable_loop -march=v hls_output/.hls/uncomputable_loop.bc 
1.	Running pass 'Static Runtime Pass' on module 'hls_output/.hls/uncomputable_loop.bc'.

Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 31 11:03:16 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
0  llc             0x000000000118e5e5
1  llc             0x000000000118e861
2  llc             0x000000000118e1ee
3  libpthread.so.0 0x00007fb82fd8c140
4  llc             0x00000000004e007c
5  llc             0x00000000004ca5a4
6  llc             0x00000000004b9368
7  llc             0x0000000000480435
8  llc             0x00000000004659e7
9  llc             0x000000000046470b
10 llc             0x0000000000e49576
11 llc             0x0000000000e49be6
12 llc             0x0000000000e49dd3
13 llc             0x00000000004131b6
14 llc             0x00000000004122c7
15 libc.so.6       0x00007fb82ef35ac5 __libc_start_main + 245
16 llc             0x000000000040f529
Stack dump:
0.	Program arguments: /home/parisa/legup/llvm/Debug+Asserts/bin/llc -legup-config=/home/parisa/legup/examples/legup.tcl -legup-config=config.tcl -PURE_HW_FLOW= -LEGUP_ACCELERATOR_FILENAME=uncomputable_loop -march=v hls_output/.hls/uncomputable_loop.bc 
1.	Running pass 'Static Runtime Pass' on module 'hls_output/.hls/uncomputable_loop.bc'.

Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 31 11:23:28 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: collatz_top
Info: Printing RTL to file.
Info: Outputting top-level module: collatz_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/uncomputable_loop/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/uncomputable_loop_collatz.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.collatz.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 31 11:42:31 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Error: SmartHLS execution interrupted by user!
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 31 11:43:15 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: collatz_top
Info: Printing RTL to file.
Info: Outputting top-level module: collatz_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/uncomputable_loop/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/uncomputable_loop_collatz.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.collatz.rpt.
Info: Running the following targets: hw
----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2023.1
Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Mar 31 11:45:05 2023
----------------------------------------------------------------------------
Info: Adding no_inline attribute to the user-specified function: collatz
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: StrengthReduction: Replacing multiply by constant (i64 -2147483647) with 1 adder: + (1 << 0) - (1 << 31) 
Info: Found trip count of: 0
Info: StrengthReduction: Replacing multiply by constant (i32 3) with 1 adder: + (1 << 0) + (1 << 1) 
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: collatz(int).
Info: Done Scheduling.
Info: Generating RTL for function: collatz(int).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: collatz(int).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Outputting VHDL wrapper for top-level module: collatz_top
Info: Printing RTL to file.
Info: Outputting top-level module: collatz_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/parisa/fpga-hls-examples/reporting/uncomputable_loop/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/uncomputable_loop_collatz.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.collatz.rpt.
