|8bitbrain
s2p_cs <= s2p:inst.cs
clk => s2p:inst.clk
clk => p2s:inst5.clk
clk => modulator:inst3.clk
clk => controller:inst1.clk
clk => divider:inst24.clk
clk => btn_reg:inst4.clk
clk => wavegen:inst6.clk
data_in[0] => s2p:inst.data_in[0]
data_in[1] => s2p:inst.data_in[1]
data_in[2] => s2p:inst.data_in[2]
data_in[3] => s2p:inst.data_in[3]
data_in[4] => s2p:inst.data_in[4]
data_in[5] => s2p:inst.data_in[5]
data_in[6] => s2p:inst.data_in[6]
data_in[7] => s2p:inst.data_in[7]
data_in[8] => s2p:inst.data_in[8]
data_in[9] => s2p:inst.data_in[9]
s2p_ioclk <= s2p:inst.ioclk
p2s_cs <= p2s:inst5.cs
reset => inst8.IN0
arpmodein => inst20.IN0
save => inst25.IN0
btn_vec[0] => inst7[0].IN0
btn_vec[1] => inst7[1].IN0
btn_vec[2] => inst7[2].IN0
btn_vec[3] => inst7[3].IN0
btn_vec[4] => inst7[4].IN0
btn_vec[5] => inst7[5].IN0
btn_vec[6] => inst7[6].IN0
edit_change_rot[0] => controller:inst1.edit_change_rot[0]
edit_change_rot[1] => controller:inst1.edit_change_rot[1]
edit_select_rot[0] => controller:inst1.edit_select_rot[0]
edit_select_rot[1] => controller:inst1.edit_select_rot[1]
wave_bank_rot[0] => controller:inst1.wave_bank_rot[0]
wave_bank_rot[1] => controller:inst1.wave_bank_rot[1]
waveform_rot7[0] => controller:inst1.waveform_rot[0]
waveform_rot7[1] => controller:inst1.waveform_rot[1]
waveform_rot[0] => wavegen:inst6.wave_form_rot[0]
waveform_rot[1] => wavegen:inst6.wave_form_rot[1]
p2s_ioclk <= p2s:inst5.ioclk
p2s_ld <= p2s:inst5.ld
p2s_dout <= p2s:inst5.data_out
LDISPa <= decoderdisplay:inst27.a
LDISPb <= decoderdisplay:inst27.b
LDISPc <= decoderdisplay:inst27.c
LDISPd <= decoderdisplay:inst27.d
LDISPe <= decoderdisplay:inst27.e
LDISPf <= decoderdisplay:inst27.f
LDISPg <= decoderdisplay:inst27.g
RDISPa <= decoderdisplay:inst30.a
RDISPb <= decoderdisplay:inst30.b
RDISPc <= decoderdisplay:inst30.c
RDISPd <= decoderdisplay:inst30.d
RDISPe <= decoderdisplay:inst30.e
RDISPf <= decoderdisplay:inst30.f
RDISPg <= decoderdisplay:inst30.g
LDISPa10 <= decoderdisplay:inst31.a
LDISPb11 <= decoderdisplay:inst31.b
LDISPc12 <= decoderdisplay:inst31.c
LDISPd13 <= decoderdisplay:inst31.d
LDISPe14 <= decoderdisplay:inst31.e
LDISPf15 <= decoderdisplay:inst31.f
LDISPg16 <= decoderdisplay:inst31.g


|8bitbrain|s2p:inst
clk => io_clk_cnt[3].CLK
clk => io_clk_cnt[2].CLK
clk => io_clk_cnt[1].CLK
clk => io_clk_cnt[0].CLK
clk => ioclk~reg0.CLK
clk => i_ioclk.CLK
clk => io_en[4].CLK
clk => io_en[3].CLK
clk => io_en[2].CLK
clk => io_en[1].CLK
clk => io_en[0].CLK
clk => cs_cnt[9].CLK
clk => cs_cnt[8].CLK
clk => cs_cnt[7].CLK
clk => cs_cnt[6].CLK
clk => cs_cnt[5].CLK
clk => cs_cnt[4].CLK
clk => cs_cnt[3].CLK
clk => cs_cnt[2].CLK
clk => cs_cnt[1].CLK
clk => cs_cnt[0].CLK
clk => cs~reg0.CLK
clk => s1[7]~reg0.CLK
clk => s1[6]~reg0.CLK
clk => s1[5]~reg0.CLK
clk => s1[4]~reg0.CLK
clk => s1[3]~reg0.CLK
clk => s1[2]~reg0.CLK
clk => s1[1]~reg0.CLK
clk => s1[0]~reg0.CLK
clk => s2[7]~reg0.CLK
clk => s2[6]~reg0.CLK
clk => s2[5]~reg0.CLK
clk => s2[4]~reg0.CLK
clk => s2[3]~reg0.CLK
clk => s2[2]~reg0.CLK
clk => s2[1]~reg0.CLK
clk => s2[0]~reg0.CLK
clk => s3[7]~reg0.CLK
clk => s3[6]~reg0.CLK
clk => s3[5]~reg0.CLK
clk => s3[4]~reg0.CLK
clk => s3[3]~reg0.CLK
clk => s3[2]~reg0.CLK
clk => s3[1]~reg0.CLK
clk => s3[0]~reg0.CLK
data_in[0] => ~NO_FANOUT~
data_in[1] => ~NO_FANOUT~
data_in[2] => ~NO_FANOUT~
data_in[3] => ~NO_FANOUT~
data_in[4] => ~NO_FANOUT~
data_in[5] => ~NO_FANOUT~
data_in[6] => ~NO_FANOUT~
data_in[7] => tmp_data~7.DATAB
data_in[7] => tmp_data~6.DATAB
data_in[7] => tmp_data~5.DATAB
data_in[7] => tmp_data~4.DATAB
data_in[7] => tmp_data~3.DATAB
data_in[7] => tmp_data~2.DATAB
data_in[7] => tmp_data~1.DATAB
data_in[7] => tmp_data~0.DATAB
data_in[8] => tmp_data~15.DATAB
data_in[8] => tmp_data~14.DATAB
data_in[8] => tmp_data~13.DATAB
data_in[8] => tmp_data~12.DATAB
data_in[8] => tmp_data~11.DATAB
data_in[8] => tmp_data~10.DATAB
data_in[8] => tmp_data~9.DATAB
data_in[8] => tmp_data~8.DATAB
data_in[9] => tmp_data~23.DATAB
data_in[9] => tmp_data~22.DATAB
data_in[9] => tmp_data~21.DATAB
data_in[9] => tmp_data~20.DATAB
data_in[9] => tmp_data~19.DATAB
data_in[9] => tmp_data~18.DATAB
data_in[9] => tmp_data~17.DATAB
data_in[9] => tmp_data~16.DATAB
cs <= cs~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioclk <= ioclk~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1[0] <= s1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1[1] <= s1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1[2] <= s1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1[3] <= s1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1[4] <= s1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1[5] <= s1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1[6] <= s1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1[7] <= s1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s2[0] <= s2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s2[1] <= s2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s2[2] <= s2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s2[3] <= s2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s2[4] <= s2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s2[5] <= s2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s2[6] <= s2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s2[7] <= s2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s3[0] <= s3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s3[1] <= s3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s3[2] <= s3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s3[3] <= s3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s3[4] <= s3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s3[5] <= s3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s3[6] <= s3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s3[7] <= s3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|p2s:inst5
clk => i_ioclk.CLK
clk => ld~reg0.CLK
clk => cs~reg0.CLK
clk => io_en.CLK
clk => cycle[4].CLK
clk => cycle[3].CLK
clk => cycle[2].CLK
clk => cycle[1].CLK
clk => cycle[0].CLK
data_in[0] => Mux0.IN15
data_in[1] => Mux0.IN14
data_in[2] => Mux0.IN13
data_in[3] => Mux0.IN12
data_in[4] => Mux0.IN11
data_in[5] => Mux0.IN10
data_in[6] => Mux0.IN9
data_in[7] => Mux0.IN8
data_in[8] => Mux0.IN7
data_in[9] => Mux0.IN6
data_in[10] => Mux0.IN5
data_in[11] => Mux0.IN4
ld <= ld~reg0.DB_MAX_OUTPUT_PORT_TYPE
cs <= cs~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioclk <= i_ioclk.DB_MAX_OUTPUT_PORT_TYPE
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|mixer:inst2
wave1in[0] => mixermult:mult1.dataa[0]
wave1in[0] => mixeradd:add1.data0x[0]
wave1in[1] => mixermult:mult1.dataa[1]
wave1in[1] => mixeradd:add1.data0x[1]
wave1in[2] => mixermult:mult1.dataa[2]
wave1in[2] => mixeradd:add1.data0x[2]
wave1in[3] => mixermult:mult1.dataa[3]
wave1in[3] => mixeradd:add1.data0x[3]
wave1in[4] => mixermult:mult1.dataa[4]
wave1in[4] => mixeradd:add1.data0x[4]
wave1in[5] => mixermult:mult1.dataa[5]
wave1in[5] => mixeradd:add1.data0x[5]
wave1in[6] => mixermult:mult1.dataa[6]
wave1in[6] => mixeradd:add1.data0x[6]
wave1in[7] => mixermult:mult1.dataa[7]
wave1in[7] => mixeradd:add1.data0x[7]
wave1in[8] => mixermult:mult1.dataa[8]
wave1in[8] => mixeradd:add1.data0x[8]
wave1in[9] => mixermult:mult1.dataa[9]
wave1in[9] => mixeradd:add1.data0x[9]
wave1in[10] => mixermult:mult1.dataa[10]
wave1in[10] => mixeradd:add1.data0x[10]
wave1in[11] => mixermult:mult1.dataa[11]
wave1in[11] => mixeradd:add1.data0x[11]
wave2in[0] => mixermult:mult1.datab[0]
wave2in[0] => mixeradd:add1.data1x[0]
wave2in[1] => mixermult:mult1.datab[1]
wave2in[1] => mixeradd:add1.data1x[1]
wave2in[2] => mixermult:mult1.datab[2]
wave2in[2] => mixeradd:add1.data1x[2]
wave2in[3] => mixermult:mult1.datab[3]
wave2in[3] => mixeradd:add1.data1x[3]
wave2in[4] => mixermult:mult1.datab[4]
wave2in[4] => mixeradd:add1.data1x[4]
wave2in[5] => mixermult:mult1.datab[5]
wave2in[5] => mixeradd:add1.data1x[5]
wave2in[6] => mixermult:mult1.datab[6]
wave2in[6] => mixeradd:add1.data1x[6]
wave2in[7] => mixermult:mult1.datab[7]
wave2in[7] => mixeradd:add1.data1x[7]
wave2in[8] => mixermult:mult1.datab[8]
wave2in[8] => mixeradd:add1.data1x[8]
wave2in[9] => mixermult:mult1.datab[9]
wave2in[9] => mixeradd:add1.data1x[9]
wave2in[10] => mixermult:mult1.datab[10]
wave2in[10] => mixeradd:add1.data1x[10]
wave2in[11] => mixermult:mult1.datab[11]
wave2in[11] => mixeradd:add1.data1x[11]
wave3in[0] => mixermult:mult2.datab[0]
wave3in[0] => mixeradd:add2.data1x[0]
wave3in[1] => mixermult:mult2.datab[1]
wave3in[1] => mixeradd:add2.data1x[1]
wave3in[2] => mixermult:mult2.datab[2]
wave3in[2] => mixeradd:add2.data1x[2]
wave3in[3] => mixermult:mult2.datab[3]
wave3in[3] => mixeradd:add2.data1x[3]
wave3in[4] => mixermult:mult2.datab[4]
wave3in[4] => mixeradd:add2.data1x[4]
wave3in[5] => mixermult:mult2.datab[5]
wave3in[5] => mixeradd:add2.data1x[5]
wave3in[6] => mixermult:mult2.datab[6]
wave3in[6] => mixeradd:add2.data1x[6]
wave3in[7] => mixermult:mult2.datab[7]
wave3in[7] => mixeradd:add2.data1x[7]
wave3in[8] => mixermult:mult2.datab[8]
wave3in[8] => mixeradd:add2.data1x[8]
wave3in[9] => mixermult:mult2.datab[9]
wave3in[9] => mixeradd:add2.data1x[9]
wave3in[10] => mixermult:mult2.datab[10]
wave3in[10] => mixeradd:add2.data1x[10]
wave3in[11] => mixermult:mult2.datab[11]
wave3in[11] => mixeradd:add2.data1x[11]
waveout[0] <= waveout~11.DB_MAX_OUTPUT_PORT_TYPE
waveout[1] <= waveout~10.DB_MAX_OUTPUT_PORT_TYPE
waveout[2] <= waveout~9.DB_MAX_OUTPUT_PORT_TYPE
waveout[3] <= waveout~8.DB_MAX_OUTPUT_PORT_TYPE
waveout[4] <= waveout~7.DB_MAX_OUTPUT_PORT_TYPE
waveout[5] <= waveout~6.DB_MAX_OUTPUT_PORT_TYPE
waveout[6] <= waveout~5.DB_MAX_OUTPUT_PORT_TYPE
waveout[7] <= waveout~4.DB_MAX_OUTPUT_PORT_TYPE
waveout[8] <= waveout~3.DB_MAX_OUTPUT_PORT_TYPE
waveout[9] <= waveout~2.DB_MAX_OUTPUT_PORT_TYPE
waveout[10] <= waveout~1.DB_MAX_OUTPUT_PORT_TYPE
waveout[11] <= waveout~0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|mixer:inst2|mixeradd:add1
data0x[0] => parallel_add:parallel_add_component.data[0][0]
data0x[1] => parallel_add:parallel_add_component.data[0][1]
data0x[2] => parallel_add:parallel_add_component.data[0][2]
data0x[3] => parallel_add:parallel_add_component.data[0][3]
data0x[4] => parallel_add:parallel_add_component.data[0][4]
data0x[5] => parallel_add:parallel_add_component.data[0][5]
data0x[6] => parallel_add:parallel_add_component.data[0][6]
data0x[7] => parallel_add:parallel_add_component.data[0][7]
data0x[8] => parallel_add:parallel_add_component.data[0][8]
data0x[9] => parallel_add:parallel_add_component.data[0][9]
data0x[10] => parallel_add:parallel_add_component.data[0][10]
data0x[11] => parallel_add:parallel_add_component.data[0][11]
data1x[0] => parallel_add:parallel_add_component.data[1][0]
data1x[1] => parallel_add:parallel_add_component.data[1][1]
data1x[2] => parallel_add:parallel_add_component.data[1][2]
data1x[3] => parallel_add:parallel_add_component.data[1][3]
data1x[4] => parallel_add:parallel_add_component.data[1][4]
data1x[5] => parallel_add:parallel_add_component.data[1][5]
data1x[6] => parallel_add:parallel_add_component.data[1][6]
data1x[7] => parallel_add:parallel_add_component.data[1][7]
data1x[8] => parallel_add:parallel_add_component.data[1][8]
data1x[9] => parallel_add:parallel_add_component.data[1][9]
data1x[10] => parallel_add:parallel_add_component.data[1][10]
data1x[11] => parallel_add:parallel_add_component.data[1][11]
result[0] <= parallel_add:parallel_add_component.result[0]
result[1] <= parallel_add:parallel_add_component.result[1]
result[2] <= parallel_add:parallel_add_component.result[2]
result[3] <= parallel_add:parallel_add_component.result[3]
result[4] <= parallel_add:parallel_add_component.result[4]
result[5] <= parallel_add:parallel_add_component.result[5]
result[6] <= parallel_add:parallel_add_component.result[6]
result[7] <= parallel_add:parallel_add_component.result[7]
result[8] <= parallel_add:parallel_add_component.result[8]
result[9] <= parallel_add:parallel_add_component.result[9]
result[10] <= parallel_add:parallel_add_component.result[10]
result[11] <= parallel_add:parallel_add_component.result[11]
result[12] <= parallel_add:parallel_add_component.result[12]


|8bitbrain|mixer:inst2|mixeradd:add1|parallel_add:parallel_add_component
data[0][0] => par_add_mqe:auto_generated.data[0]
data[0][1] => par_add_mqe:auto_generated.data[1]
data[0][2] => par_add_mqe:auto_generated.data[2]
data[0][3] => par_add_mqe:auto_generated.data[3]
data[0][4] => par_add_mqe:auto_generated.data[4]
data[0][5] => par_add_mqe:auto_generated.data[5]
data[0][6] => par_add_mqe:auto_generated.data[6]
data[0][7] => par_add_mqe:auto_generated.data[7]
data[0][8] => par_add_mqe:auto_generated.data[8]
data[0][9] => par_add_mqe:auto_generated.data[9]
data[0][10] => par_add_mqe:auto_generated.data[10]
data[0][11] => par_add_mqe:auto_generated.data[11]
data[1][0] => par_add_mqe:auto_generated.data[12]
data[1][1] => par_add_mqe:auto_generated.data[13]
data[1][2] => par_add_mqe:auto_generated.data[14]
data[1][3] => par_add_mqe:auto_generated.data[15]
data[1][4] => par_add_mqe:auto_generated.data[16]
data[1][5] => par_add_mqe:auto_generated.data[17]
data[1][6] => par_add_mqe:auto_generated.data[18]
data[1][7] => par_add_mqe:auto_generated.data[19]
data[1][8] => par_add_mqe:auto_generated.data[20]
data[1][9] => par_add_mqe:auto_generated.data[21]
data[1][10] => par_add_mqe:auto_generated.data[22]
data[1][11] => par_add_mqe:auto_generated.data[23]
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
result[0] <= par_add_mqe:auto_generated.result[0]
result[1] <= par_add_mqe:auto_generated.result[1]
result[2] <= par_add_mqe:auto_generated.result[2]
result[3] <= par_add_mqe:auto_generated.result[3]
result[4] <= par_add_mqe:auto_generated.result[4]
result[5] <= par_add_mqe:auto_generated.result[5]
result[6] <= par_add_mqe:auto_generated.result[6]
result[7] <= par_add_mqe:auto_generated.result[7]
result[8] <= par_add_mqe:auto_generated.result[8]
result[9] <= par_add_mqe:auto_generated.result[9]
result[10] <= par_add_mqe:auto_generated.result[10]
result[11] <= par_add_mqe:auto_generated.result[11]
result[12] <= par_add_mqe:auto_generated.result[12]


|8bitbrain|mixer:inst2|mixeradd:add1|parallel_add:parallel_add_component|par_add_mqe:auto_generated
data[0] => sft2a[0].DATAIN
data[1] => sft2a[1].DATAIN
data[2] => sft2a[2].DATAIN
data[3] => sft2a[3].DATAIN
data[4] => sft2a[4].DATAIN
data[5] => sft2a[5].DATAIN
data[6] => sft2a[6].DATAIN
data[7] => sft2a[7].DATAIN
data[8] => sft2a[8].DATAIN
data[9] => sft2a[9].DATAIN
data[10] => sft2a[10].DATAIN
data[11] => sft2a[11].DATAIN
data[12] => sft3a[0].DATAIN
data[13] => sft3a[1].DATAIN
data[14] => sft3a[2].DATAIN
data[15] => sft3a[3].DATAIN
data[16] => sft3a[4].DATAIN
data[17] => sft3a[5].DATAIN
data[18] => sft3a[6].DATAIN
data[19] => sft3a[7].DATAIN
data[20] => sft3a[8].DATAIN
data[21] => sft3a[9].DATAIN
data[22] => sft3a[10].DATAIN
data[23] => sft3a[11].DATAIN
result[0] <= sft4a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sft4a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sft4a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft4a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft4a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft4a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft4a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft4a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft4a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft4a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft4a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft4a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft4a[12].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|mixer:inst2|mixermult:mult1
dataa[0] => lpm_mult:lpm_mult_component.dataa[0]
dataa[1] => lpm_mult:lpm_mult_component.dataa[1]
dataa[2] => lpm_mult:lpm_mult_component.dataa[2]
dataa[3] => lpm_mult:lpm_mult_component.dataa[3]
dataa[4] => lpm_mult:lpm_mult_component.dataa[4]
dataa[5] => lpm_mult:lpm_mult_component.dataa[5]
dataa[6] => lpm_mult:lpm_mult_component.dataa[6]
dataa[7] => lpm_mult:lpm_mult_component.dataa[7]
dataa[8] => lpm_mult:lpm_mult_component.dataa[8]
dataa[9] => lpm_mult:lpm_mult_component.dataa[9]
dataa[10] => lpm_mult:lpm_mult_component.dataa[10]
dataa[11] => lpm_mult:lpm_mult_component.dataa[11]
datab[0] => lpm_mult:lpm_mult_component.datab[0]
datab[1] => lpm_mult:lpm_mult_component.datab[1]
datab[2] => lpm_mult:lpm_mult_component.datab[2]
datab[3] => lpm_mult:lpm_mult_component.datab[3]
datab[4] => lpm_mult:lpm_mult_component.datab[4]
datab[5] => lpm_mult:lpm_mult_component.datab[5]
datab[6] => lpm_mult:lpm_mult_component.datab[6]
datab[7] => lpm_mult:lpm_mult_component.datab[7]
datab[8] => lpm_mult:lpm_mult_component.datab[8]
datab[9] => lpm_mult:lpm_mult_component.datab[9]
datab[10] => lpm_mult:lpm_mult_component.datab[10]
datab[11] => lpm_mult:lpm_mult_component.datab[11]
result[0] <= lpm_mult:lpm_mult_component.result[0]
result[1] <= lpm_mult:lpm_mult_component.result[1]
result[2] <= lpm_mult:lpm_mult_component.result[2]
result[3] <= lpm_mult:lpm_mult_component.result[3]
result[4] <= lpm_mult:lpm_mult_component.result[4]
result[5] <= lpm_mult:lpm_mult_component.result[5]
result[6] <= lpm_mult:lpm_mult_component.result[6]
result[7] <= lpm_mult:lpm_mult_component.result[7]
result[8] <= lpm_mult:lpm_mult_component.result[8]
result[9] <= lpm_mult:lpm_mult_component.result[9]
result[10] <= lpm_mult:lpm_mult_component.result[10]
result[11] <= lpm_mult:lpm_mult_component.result[11]
result[12] <= lpm_mult:lpm_mult_component.result[12]
result[13] <= lpm_mult:lpm_mult_component.result[13]
result[14] <= lpm_mult:lpm_mult_component.result[14]
result[15] <= lpm_mult:lpm_mult_component.result[15]
result[16] <= lpm_mult:lpm_mult_component.result[16]
result[17] <= lpm_mult:lpm_mult_component.result[17]
result[18] <= lpm_mult:lpm_mult_component.result[18]
result[19] <= lpm_mult:lpm_mult_component.result[19]
result[20] <= lpm_mult:lpm_mult_component.result[20]
result[21] <= lpm_mult:lpm_mult_component.result[21]
result[22] <= lpm_mult:lpm_mult_component.result[22]
result[23] <= lpm_mult:lpm_mult_component.result[23]


|8bitbrain|mixer:inst2|mixermult:mult1|lpm_mult:lpm_mult_component
dataa[0] => mult_3bn:auto_generated.dataa[0]
dataa[1] => mult_3bn:auto_generated.dataa[1]
dataa[2] => mult_3bn:auto_generated.dataa[2]
dataa[3] => mult_3bn:auto_generated.dataa[3]
dataa[4] => mult_3bn:auto_generated.dataa[4]
dataa[5] => mult_3bn:auto_generated.dataa[5]
dataa[6] => mult_3bn:auto_generated.dataa[6]
dataa[7] => mult_3bn:auto_generated.dataa[7]
dataa[8] => mult_3bn:auto_generated.dataa[8]
dataa[9] => mult_3bn:auto_generated.dataa[9]
dataa[10] => mult_3bn:auto_generated.dataa[10]
dataa[11] => mult_3bn:auto_generated.dataa[11]
datab[0] => mult_3bn:auto_generated.datab[0]
datab[1] => mult_3bn:auto_generated.datab[1]
datab[2] => mult_3bn:auto_generated.datab[2]
datab[3] => mult_3bn:auto_generated.datab[3]
datab[4] => mult_3bn:auto_generated.datab[4]
datab[5] => mult_3bn:auto_generated.datab[5]
datab[6] => mult_3bn:auto_generated.datab[6]
datab[7] => mult_3bn:auto_generated.datab[7]
datab[8] => mult_3bn:auto_generated.datab[8]
datab[9] => mult_3bn:auto_generated.datab[9]
datab[10] => mult_3bn:auto_generated.datab[10]
datab[11] => mult_3bn:auto_generated.datab[11]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_3bn:auto_generated.result[0]
result[1] <= mult_3bn:auto_generated.result[1]
result[2] <= mult_3bn:auto_generated.result[2]
result[3] <= mult_3bn:auto_generated.result[3]
result[4] <= mult_3bn:auto_generated.result[4]
result[5] <= mult_3bn:auto_generated.result[5]
result[6] <= mult_3bn:auto_generated.result[6]
result[7] <= mult_3bn:auto_generated.result[7]
result[8] <= mult_3bn:auto_generated.result[8]
result[9] <= mult_3bn:auto_generated.result[9]
result[10] <= mult_3bn:auto_generated.result[10]
result[11] <= mult_3bn:auto_generated.result[11]
result[12] <= mult_3bn:auto_generated.result[12]
result[13] <= mult_3bn:auto_generated.result[13]
result[14] <= mult_3bn:auto_generated.result[14]
result[15] <= mult_3bn:auto_generated.result[15]
result[16] <= mult_3bn:auto_generated.result[16]
result[17] <= mult_3bn:auto_generated.result[17]
result[18] <= mult_3bn:auto_generated.result[18]
result[19] <= mult_3bn:auto_generated.result[19]
result[20] <= mult_3bn:auto_generated.result[20]
result[21] <= mult_3bn:auto_generated.result[21]
result[22] <= mult_3bn:auto_generated.result[22]
result[23] <= mult_3bn:auto_generated.result[23]


|8bitbrain|mixer:inst2|mixermult:mult1|lpm_mult:lpm_mult_component|mult_3bn:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23


|8bitbrain|mixer:inst2|mixersub:sub1
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
dataa[8] => lpm_add_sub:lpm_add_sub_component.dataa[8]
dataa[9] => lpm_add_sub:lpm_add_sub_component.dataa[9]
dataa[10] => lpm_add_sub:lpm_add_sub_component.dataa[10]
dataa[11] => lpm_add_sub:lpm_add_sub_component.dataa[11]
dataa[12] => lpm_add_sub:lpm_add_sub_component.dataa[12]
datab[0] => lpm_add_sub:lpm_add_sub_component.datab[0]
datab[1] => lpm_add_sub:lpm_add_sub_component.datab[1]
datab[2] => lpm_add_sub:lpm_add_sub_component.datab[2]
datab[3] => lpm_add_sub:lpm_add_sub_component.datab[3]
datab[4] => lpm_add_sub:lpm_add_sub_component.datab[4]
datab[5] => lpm_add_sub:lpm_add_sub_component.datab[5]
datab[6] => lpm_add_sub:lpm_add_sub_component.datab[6]
datab[7] => lpm_add_sub:lpm_add_sub_component.datab[7]
datab[8] => lpm_add_sub:lpm_add_sub_component.datab[8]
datab[9] => lpm_add_sub:lpm_add_sub_component.datab[9]
datab[10] => lpm_add_sub:lpm_add_sub_component.datab[10]
datab[11] => lpm_add_sub:lpm_add_sub_component.datab[11]
datab[12] => lpm_add_sub:lpm_add_sub_component.datab[12]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]
result[8] <= lpm_add_sub:lpm_add_sub_component.result[8]
result[9] <= lpm_add_sub:lpm_add_sub_component.result[9]
result[10] <= lpm_add_sub:lpm_add_sub_component.result[10]
result[11] <= lpm_add_sub:lpm_add_sub_component.result[11]
result[12] <= lpm_add_sub:lpm_add_sub_component.result[12]


|8bitbrain|mixer:inst2|mixersub:sub1|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_pmh:auto_generated.dataa[0]
dataa[1] => add_sub_pmh:auto_generated.dataa[1]
dataa[2] => add_sub_pmh:auto_generated.dataa[2]
dataa[3] => add_sub_pmh:auto_generated.dataa[3]
dataa[4] => add_sub_pmh:auto_generated.dataa[4]
dataa[5] => add_sub_pmh:auto_generated.dataa[5]
dataa[6] => add_sub_pmh:auto_generated.dataa[6]
dataa[7] => add_sub_pmh:auto_generated.dataa[7]
dataa[8] => add_sub_pmh:auto_generated.dataa[8]
dataa[9] => add_sub_pmh:auto_generated.dataa[9]
dataa[10] => add_sub_pmh:auto_generated.dataa[10]
dataa[11] => add_sub_pmh:auto_generated.dataa[11]
dataa[12] => add_sub_pmh:auto_generated.dataa[12]
datab[0] => add_sub_pmh:auto_generated.datab[0]
datab[1] => add_sub_pmh:auto_generated.datab[1]
datab[2] => add_sub_pmh:auto_generated.datab[2]
datab[3] => add_sub_pmh:auto_generated.datab[3]
datab[4] => add_sub_pmh:auto_generated.datab[4]
datab[5] => add_sub_pmh:auto_generated.datab[5]
datab[6] => add_sub_pmh:auto_generated.datab[6]
datab[7] => add_sub_pmh:auto_generated.datab[7]
datab[8] => add_sub_pmh:auto_generated.datab[8]
datab[9] => add_sub_pmh:auto_generated.datab[9]
datab[10] => add_sub_pmh:auto_generated.datab[10]
datab[11] => add_sub_pmh:auto_generated.datab[11]
datab[12] => add_sub_pmh:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_pmh:auto_generated.result[0]
result[1] <= add_sub_pmh:auto_generated.result[1]
result[2] <= add_sub_pmh:auto_generated.result[2]
result[3] <= add_sub_pmh:auto_generated.result[3]
result[4] <= add_sub_pmh:auto_generated.result[4]
result[5] <= add_sub_pmh:auto_generated.result[5]
result[6] <= add_sub_pmh:auto_generated.result[6]
result[7] <= add_sub_pmh:auto_generated.result[7]
result[8] <= add_sub_pmh:auto_generated.result[8]
result[9] <= add_sub_pmh:auto_generated.result[9]
result[10] <= add_sub_pmh:auto_generated.result[10]
result[11] <= add_sub_pmh:auto_generated.result[11]
result[12] <= add_sub_pmh:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|8bitbrain|mixer:inst2|mixersub:sub1|lpm_add_sub:lpm_add_sub_component|add_sub_pmh:auto_generated
dataa[0] => op_1.IN25
dataa[1] => op_1.IN23
dataa[2] => op_1.IN21
dataa[3] => op_1.IN19
dataa[4] => op_1.IN17
dataa[5] => op_1.IN15
dataa[6] => op_1.IN13
dataa[7] => op_1.IN11
dataa[8] => op_1.IN9
dataa[9] => op_1.IN7
dataa[10] => op_1.IN5
dataa[11] => op_1.IN3
dataa[12] => op_1.IN1
datab[0] => op_1.IN26
datab[1] => op_1.IN24
datab[2] => op_1.IN22
datab[3] => op_1.IN20
datab[4] => op_1.IN18
datab[5] => op_1.IN16
datab[6] => op_1.IN14
datab[7] => op_1.IN12
datab[8] => op_1.IN10
datab[9] => op_1.IN8
datab[10] => op_1.IN6
datab[11] => op_1.IN4
datab[12] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|mixer:inst2|mixeradd:add2
data0x[0] => parallel_add:parallel_add_component.data[0][0]
data0x[1] => parallel_add:parallel_add_component.data[0][1]
data0x[2] => parallel_add:parallel_add_component.data[0][2]
data0x[3] => parallel_add:parallel_add_component.data[0][3]
data0x[4] => parallel_add:parallel_add_component.data[0][4]
data0x[5] => parallel_add:parallel_add_component.data[0][5]
data0x[6] => parallel_add:parallel_add_component.data[0][6]
data0x[7] => parallel_add:parallel_add_component.data[0][7]
data0x[8] => parallel_add:parallel_add_component.data[0][8]
data0x[9] => parallel_add:parallel_add_component.data[0][9]
data0x[10] => parallel_add:parallel_add_component.data[0][10]
data0x[11] => parallel_add:parallel_add_component.data[0][11]
data1x[0] => parallel_add:parallel_add_component.data[1][0]
data1x[1] => parallel_add:parallel_add_component.data[1][1]
data1x[2] => parallel_add:parallel_add_component.data[1][2]
data1x[3] => parallel_add:parallel_add_component.data[1][3]
data1x[4] => parallel_add:parallel_add_component.data[1][4]
data1x[5] => parallel_add:parallel_add_component.data[1][5]
data1x[6] => parallel_add:parallel_add_component.data[1][6]
data1x[7] => parallel_add:parallel_add_component.data[1][7]
data1x[8] => parallel_add:parallel_add_component.data[1][8]
data1x[9] => parallel_add:parallel_add_component.data[1][9]
data1x[10] => parallel_add:parallel_add_component.data[1][10]
data1x[11] => parallel_add:parallel_add_component.data[1][11]
result[0] <= parallel_add:parallel_add_component.result[0]
result[1] <= parallel_add:parallel_add_component.result[1]
result[2] <= parallel_add:parallel_add_component.result[2]
result[3] <= parallel_add:parallel_add_component.result[3]
result[4] <= parallel_add:parallel_add_component.result[4]
result[5] <= parallel_add:parallel_add_component.result[5]
result[6] <= parallel_add:parallel_add_component.result[6]
result[7] <= parallel_add:parallel_add_component.result[7]
result[8] <= parallel_add:parallel_add_component.result[8]
result[9] <= parallel_add:parallel_add_component.result[9]
result[10] <= parallel_add:parallel_add_component.result[10]
result[11] <= parallel_add:parallel_add_component.result[11]
result[12] <= parallel_add:parallel_add_component.result[12]


|8bitbrain|mixer:inst2|mixeradd:add2|parallel_add:parallel_add_component
data[0][0] => par_add_mqe:auto_generated.data[0]
data[0][1] => par_add_mqe:auto_generated.data[1]
data[0][2] => par_add_mqe:auto_generated.data[2]
data[0][3] => par_add_mqe:auto_generated.data[3]
data[0][4] => par_add_mqe:auto_generated.data[4]
data[0][5] => par_add_mqe:auto_generated.data[5]
data[0][6] => par_add_mqe:auto_generated.data[6]
data[0][7] => par_add_mqe:auto_generated.data[7]
data[0][8] => par_add_mqe:auto_generated.data[8]
data[0][9] => par_add_mqe:auto_generated.data[9]
data[0][10] => par_add_mqe:auto_generated.data[10]
data[0][11] => par_add_mqe:auto_generated.data[11]
data[1][0] => par_add_mqe:auto_generated.data[12]
data[1][1] => par_add_mqe:auto_generated.data[13]
data[1][2] => par_add_mqe:auto_generated.data[14]
data[1][3] => par_add_mqe:auto_generated.data[15]
data[1][4] => par_add_mqe:auto_generated.data[16]
data[1][5] => par_add_mqe:auto_generated.data[17]
data[1][6] => par_add_mqe:auto_generated.data[18]
data[1][7] => par_add_mqe:auto_generated.data[19]
data[1][8] => par_add_mqe:auto_generated.data[20]
data[1][9] => par_add_mqe:auto_generated.data[21]
data[1][10] => par_add_mqe:auto_generated.data[22]
data[1][11] => par_add_mqe:auto_generated.data[23]
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
result[0] <= par_add_mqe:auto_generated.result[0]
result[1] <= par_add_mqe:auto_generated.result[1]
result[2] <= par_add_mqe:auto_generated.result[2]
result[3] <= par_add_mqe:auto_generated.result[3]
result[4] <= par_add_mqe:auto_generated.result[4]
result[5] <= par_add_mqe:auto_generated.result[5]
result[6] <= par_add_mqe:auto_generated.result[6]
result[7] <= par_add_mqe:auto_generated.result[7]
result[8] <= par_add_mqe:auto_generated.result[8]
result[9] <= par_add_mqe:auto_generated.result[9]
result[10] <= par_add_mqe:auto_generated.result[10]
result[11] <= par_add_mqe:auto_generated.result[11]
result[12] <= par_add_mqe:auto_generated.result[12]


|8bitbrain|mixer:inst2|mixeradd:add2|parallel_add:parallel_add_component|par_add_mqe:auto_generated
data[0] => sft2a[0].DATAIN
data[1] => sft2a[1].DATAIN
data[2] => sft2a[2].DATAIN
data[3] => sft2a[3].DATAIN
data[4] => sft2a[4].DATAIN
data[5] => sft2a[5].DATAIN
data[6] => sft2a[6].DATAIN
data[7] => sft2a[7].DATAIN
data[8] => sft2a[8].DATAIN
data[9] => sft2a[9].DATAIN
data[10] => sft2a[10].DATAIN
data[11] => sft2a[11].DATAIN
data[12] => sft3a[0].DATAIN
data[13] => sft3a[1].DATAIN
data[14] => sft3a[2].DATAIN
data[15] => sft3a[3].DATAIN
data[16] => sft3a[4].DATAIN
data[17] => sft3a[5].DATAIN
data[18] => sft3a[6].DATAIN
data[19] => sft3a[7].DATAIN
data[20] => sft3a[8].DATAIN
data[21] => sft3a[9].DATAIN
data[22] => sft3a[10].DATAIN
data[23] => sft3a[11].DATAIN
result[0] <= sft4a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sft4a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sft4a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft4a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft4a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft4a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft4a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft4a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft4a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft4a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft4a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft4a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft4a[12].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|mixer:inst2|mixermult:mult2
dataa[0] => lpm_mult:lpm_mult_component.dataa[0]
dataa[1] => lpm_mult:lpm_mult_component.dataa[1]
dataa[2] => lpm_mult:lpm_mult_component.dataa[2]
dataa[3] => lpm_mult:lpm_mult_component.dataa[3]
dataa[4] => lpm_mult:lpm_mult_component.dataa[4]
dataa[5] => lpm_mult:lpm_mult_component.dataa[5]
dataa[6] => lpm_mult:lpm_mult_component.dataa[6]
dataa[7] => lpm_mult:lpm_mult_component.dataa[7]
dataa[8] => lpm_mult:lpm_mult_component.dataa[8]
dataa[9] => lpm_mult:lpm_mult_component.dataa[9]
dataa[10] => lpm_mult:lpm_mult_component.dataa[10]
dataa[11] => lpm_mult:lpm_mult_component.dataa[11]
datab[0] => lpm_mult:lpm_mult_component.datab[0]
datab[1] => lpm_mult:lpm_mult_component.datab[1]
datab[2] => lpm_mult:lpm_mult_component.datab[2]
datab[3] => lpm_mult:lpm_mult_component.datab[3]
datab[4] => lpm_mult:lpm_mult_component.datab[4]
datab[5] => lpm_mult:lpm_mult_component.datab[5]
datab[6] => lpm_mult:lpm_mult_component.datab[6]
datab[7] => lpm_mult:lpm_mult_component.datab[7]
datab[8] => lpm_mult:lpm_mult_component.datab[8]
datab[9] => lpm_mult:lpm_mult_component.datab[9]
datab[10] => lpm_mult:lpm_mult_component.datab[10]
datab[11] => lpm_mult:lpm_mult_component.datab[11]
result[0] <= lpm_mult:lpm_mult_component.result[0]
result[1] <= lpm_mult:lpm_mult_component.result[1]
result[2] <= lpm_mult:lpm_mult_component.result[2]
result[3] <= lpm_mult:lpm_mult_component.result[3]
result[4] <= lpm_mult:lpm_mult_component.result[4]
result[5] <= lpm_mult:lpm_mult_component.result[5]
result[6] <= lpm_mult:lpm_mult_component.result[6]
result[7] <= lpm_mult:lpm_mult_component.result[7]
result[8] <= lpm_mult:lpm_mult_component.result[8]
result[9] <= lpm_mult:lpm_mult_component.result[9]
result[10] <= lpm_mult:lpm_mult_component.result[10]
result[11] <= lpm_mult:lpm_mult_component.result[11]
result[12] <= lpm_mult:lpm_mult_component.result[12]
result[13] <= lpm_mult:lpm_mult_component.result[13]
result[14] <= lpm_mult:lpm_mult_component.result[14]
result[15] <= lpm_mult:lpm_mult_component.result[15]
result[16] <= lpm_mult:lpm_mult_component.result[16]
result[17] <= lpm_mult:lpm_mult_component.result[17]
result[18] <= lpm_mult:lpm_mult_component.result[18]
result[19] <= lpm_mult:lpm_mult_component.result[19]
result[20] <= lpm_mult:lpm_mult_component.result[20]
result[21] <= lpm_mult:lpm_mult_component.result[21]
result[22] <= lpm_mult:lpm_mult_component.result[22]
result[23] <= lpm_mult:lpm_mult_component.result[23]


|8bitbrain|mixer:inst2|mixermult:mult2|lpm_mult:lpm_mult_component
dataa[0] => mult_3bn:auto_generated.dataa[0]
dataa[1] => mult_3bn:auto_generated.dataa[1]
dataa[2] => mult_3bn:auto_generated.dataa[2]
dataa[3] => mult_3bn:auto_generated.dataa[3]
dataa[4] => mult_3bn:auto_generated.dataa[4]
dataa[5] => mult_3bn:auto_generated.dataa[5]
dataa[6] => mult_3bn:auto_generated.dataa[6]
dataa[7] => mult_3bn:auto_generated.dataa[7]
dataa[8] => mult_3bn:auto_generated.dataa[8]
dataa[9] => mult_3bn:auto_generated.dataa[9]
dataa[10] => mult_3bn:auto_generated.dataa[10]
dataa[11] => mult_3bn:auto_generated.dataa[11]
datab[0] => mult_3bn:auto_generated.datab[0]
datab[1] => mult_3bn:auto_generated.datab[1]
datab[2] => mult_3bn:auto_generated.datab[2]
datab[3] => mult_3bn:auto_generated.datab[3]
datab[4] => mult_3bn:auto_generated.datab[4]
datab[5] => mult_3bn:auto_generated.datab[5]
datab[6] => mult_3bn:auto_generated.datab[6]
datab[7] => mult_3bn:auto_generated.datab[7]
datab[8] => mult_3bn:auto_generated.datab[8]
datab[9] => mult_3bn:auto_generated.datab[9]
datab[10] => mult_3bn:auto_generated.datab[10]
datab[11] => mult_3bn:auto_generated.datab[11]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_3bn:auto_generated.result[0]
result[1] <= mult_3bn:auto_generated.result[1]
result[2] <= mult_3bn:auto_generated.result[2]
result[3] <= mult_3bn:auto_generated.result[3]
result[4] <= mult_3bn:auto_generated.result[4]
result[5] <= mult_3bn:auto_generated.result[5]
result[6] <= mult_3bn:auto_generated.result[6]
result[7] <= mult_3bn:auto_generated.result[7]
result[8] <= mult_3bn:auto_generated.result[8]
result[9] <= mult_3bn:auto_generated.result[9]
result[10] <= mult_3bn:auto_generated.result[10]
result[11] <= mult_3bn:auto_generated.result[11]
result[12] <= mult_3bn:auto_generated.result[12]
result[13] <= mult_3bn:auto_generated.result[13]
result[14] <= mult_3bn:auto_generated.result[14]
result[15] <= mult_3bn:auto_generated.result[15]
result[16] <= mult_3bn:auto_generated.result[16]
result[17] <= mult_3bn:auto_generated.result[17]
result[18] <= mult_3bn:auto_generated.result[18]
result[19] <= mult_3bn:auto_generated.result[19]
result[20] <= mult_3bn:auto_generated.result[20]
result[21] <= mult_3bn:auto_generated.result[21]
result[22] <= mult_3bn:auto_generated.result[22]
result[23] <= mult_3bn:auto_generated.result[23]


|8bitbrain|mixer:inst2|mixermult:mult2|lpm_mult:lpm_mult_component|mult_3bn:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23


|8bitbrain|mixer:inst2|mixersub:sub2
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
dataa[8] => lpm_add_sub:lpm_add_sub_component.dataa[8]
dataa[9] => lpm_add_sub:lpm_add_sub_component.dataa[9]
dataa[10] => lpm_add_sub:lpm_add_sub_component.dataa[10]
dataa[11] => lpm_add_sub:lpm_add_sub_component.dataa[11]
dataa[12] => lpm_add_sub:lpm_add_sub_component.dataa[12]
datab[0] => lpm_add_sub:lpm_add_sub_component.datab[0]
datab[1] => lpm_add_sub:lpm_add_sub_component.datab[1]
datab[2] => lpm_add_sub:lpm_add_sub_component.datab[2]
datab[3] => lpm_add_sub:lpm_add_sub_component.datab[3]
datab[4] => lpm_add_sub:lpm_add_sub_component.datab[4]
datab[5] => lpm_add_sub:lpm_add_sub_component.datab[5]
datab[6] => lpm_add_sub:lpm_add_sub_component.datab[6]
datab[7] => lpm_add_sub:lpm_add_sub_component.datab[7]
datab[8] => lpm_add_sub:lpm_add_sub_component.datab[8]
datab[9] => lpm_add_sub:lpm_add_sub_component.datab[9]
datab[10] => lpm_add_sub:lpm_add_sub_component.datab[10]
datab[11] => lpm_add_sub:lpm_add_sub_component.datab[11]
datab[12] => lpm_add_sub:lpm_add_sub_component.datab[12]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]
result[8] <= lpm_add_sub:lpm_add_sub_component.result[8]
result[9] <= lpm_add_sub:lpm_add_sub_component.result[9]
result[10] <= lpm_add_sub:lpm_add_sub_component.result[10]
result[11] <= lpm_add_sub:lpm_add_sub_component.result[11]
result[12] <= lpm_add_sub:lpm_add_sub_component.result[12]


|8bitbrain|mixer:inst2|mixersub:sub2|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_pmh:auto_generated.dataa[0]
dataa[1] => add_sub_pmh:auto_generated.dataa[1]
dataa[2] => add_sub_pmh:auto_generated.dataa[2]
dataa[3] => add_sub_pmh:auto_generated.dataa[3]
dataa[4] => add_sub_pmh:auto_generated.dataa[4]
dataa[5] => add_sub_pmh:auto_generated.dataa[5]
dataa[6] => add_sub_pmh:auto_generated.dataa[6]
dataa[7] => add_sub_pmh:auto_generated.dataa[7]
dataa[8] => add_sub_pmh:auto_generated.dataa[8]
dataa[9] => add_sub_pmh:auto_generated.dataa[9]
dataa[10] => add_sub_pmh:auto_generated.dataa[10]
dataa[11] => add_sub_pmh:auto_generated.dataa[11]
dataa[12] => add_sub_pmh:auto_generated.dataa[12]
datab[0] => add_sub_pmh:auto_generated.datab[0]
datab[1] => add_sub_pmh:auto_generated.datab[1]
datab[2] => add_sub_pmh:auto_generated.datab[2]
datab[3] => add_sub_pmh:auto_generated.datab[3]
datab[4] => add_sub_pmh:auto_generated.datab[4]
datab[5] => add_sub_pmh:auto_generated.datab[5]
datab[6] => add_sub_pmh:auto_generated.datab[6]
datab[7] => add_sub_pmh:auto_generated.datab[7]
datab[8] => add_sub_pmh:auto_generated.datab[8]
datab[9] => add_sub_pmh:auto_generated.datab[9]
datab[10] => add_sub_pmh:auto_generated.datab[10]
datab[11] => add_sub_pmh:auto_generated.datab[11]
datab[12] => add_sub_pmh:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_pmh:auto_generated.result[0]
result[1] <= add_sub_pmh:auto_generated.result[1]
result[2] <= add_sub_pmh:auto_generated.result[2]
result[3] <= add_sub_pmh:auto_generated.result[3]
result[4] <= add_sub_pmh:auto_generated.result[4]
result[5] <= add_sub_pmh:auto_generated.result[5]
result[6] <= add_sub_pmh:auto_generated.result[6]
result[7] <= add_sub_pmh:auto_generated.result[7]
result[8] <= add_sub_pmh:auto_generated.result[8]
result[9] <= add_sub_pmh:auto_generated.result[9]
result[10] <= add_sub_pmh:auto_generated.result[10]
result[11] <= add_sub_pmh:auto_generated.result[11]
result[12] <= add_sub_pmh:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|8bitbrain|mixer:inst2|mixersub:sub2|lpm_add_sub:lpm_add_sub_component|add_sub_pmh:auto_generated
dataa[0] => op_1.IN25
dataa[1] => op_1.IN23
dataa[2] => op_1.IN21
dataa[3] => op_1.IN19
dataa[4] => op_1.IN17
dataa[5] => op_1.IN15
dataa[6] => op_1.IN13
dataa[7] => op_1.IN11
dataa[8] => op_1.IN9
dataa[9] => op_1.IN7
dataa[10] => op_1.IN5
dataa[11] => op_1.IN3
dataa[12] => op_1.IN1
datab[0] => op_1.IN26
datab[1] => op_1.IN24
datab[2] => op_1.IN22
datab[3] => op_1.IN20
datab[4] => op_1.IN18
datab[5] => op_1.IN16
datab[6] => op_1.IN14
datab[7] => op_1.IN12
datab[8] => op_1.IN10
datab[9] => op_1.IN8
datab[10] => op_1.IN6
datab[11] => op_1.IN4
datab[12] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|modulator:inst3
clk => attack[7].CLK
clk => attack[6].CLK
clk => attack[5].CLK
clk => attack[4].CLK
clk => attack[3].CLK
clk => attack[2].CLK
clk => attack[1].CLK
clk => attack[0].CLK
clk => decay[7].CLK
clk => decay[6].CLK
clk => decay[5].CLK
clk => decay[4].CLK
clk => decay[3].CLK
clk => decay[2].CLK
clk => decay[1].CLK
clk => decay[0].CLK
clk => sustain[7].CLK
clk => sustain[6].CLK
clk => sustain[5].CLK
clk => sustain[4].CLK
clk => sustain[3].CLK
clk => sustain[2].CLK
clk => sustain[1].CLK
clk => sustain[0].CLK
clk => release[7].CLK
clk => release[6].CLK
clk => release[5].CLK
clk => release[4].CLK
clk => release[3].CLK
clk => release[2].CLK
clk => release[1].CLK
clk => release[0].CLK
clk => volume[7].CLK
clk => volume[6].CLK
clk => volume[5].CLK
clk => volume[4].CLK
clk => volume[3].CLK
clk => volume[2].CLK
clk => volume[1].CLK
clk => volume[0].CLK
clk => prev_save_bank[2].CLK
clk => prev_save_bank[1].CLK
clk => prev_save_bank[0].CLK
clk => wait_cycle.CLK
clk => ctr_ctr[17].CLK
clk => ctr_ctr[16].CLK
clk => ctr_ctr[15].CLK
clk => ctr_ctr[14].CLK
clk => ctr_ctr[13].CLK
clk => ctr_ctr[12].CLK
clk => ctr_ctr[11].CLK
clk => ctr_ctr[10].CLK
clk => ctr_ctr[9].CLK
clk => ctr_ctr[8].CLK
clk => ctr_ctr[7].CLK
clk => ctr_ctr[6].CLK
clk => ctr_ctr[5].CLK
clk => ctr_ctr[4].CLK
clk => ctr_ctr[3].CLK
clk => ctr_ctr[2].CLK
clk => ctr_ctr[1].CLK
clk => ctr_ctr[0].CLK
clk => release_ctr1[7].CLK
clk => release_ctr1[6].CLK
clk => release_ctr1[5].CLK
clk => release_ctr1[4].CLK
clk => release_ctr1[3].CLK
clk => release_ctr1[2].CLK
clk => release_ctr1[1].CLK
clk => release_ctr1[0].CLK
clk => attack_ctr1[7].CLK
clk => attack_ctr1[6].CLK
clk => attack_ctr1[5].CLK
clk => attack_ctr1[4].CLK
clk => attack_ctr1[3].CLK
clk => attack_ctr1[2].CLK
clk => attack_ctr1[1].CLK
clk => attack_ctr1[0].CLK
clk => wave1[11]~reg0.CLK
clk => wave1[10]~reg0.CLK
clk => wave1[9]~reg0.CLK
clk => wave1[8]~reg0.CLK
clk => wave1[7]~reg0.CLK
clk => wave1[6]~reg0.CLK
clk => wave1[5]~reg0.CLK
clk => wave1[4]~reg0.CLK
clk => wave1[3]~reg0.CLK
clk => wave1[2]~reg0.CLK
clk => wave1[1]~reg0.CLK
clk => wave1[0]~reg0.CLK
clk => decay_ctr1[7].CLK
clk => decay_ctr1[6].CLK
clk => decay_ctr1[5].CLK
clk => decay_ctr1[4].CLK
clk => decay_ctr1[3].CLK
clk => decay_ctr1[2].CLK
clk => decay_ctr1[1].CLK
clk => decay_ctr1[0].CLK
clk => release_ctr2[7].CLK
clk => release_ctr2[6].CLK
clk => release_ctr2[5].CLK
clk => release_ctr2[4].CLK
clk => release_ctr2[3].CLK
clk => release_ctr2[2].CLK
clk => release_ctr2[1].CLK
clk => release_ctr2[0].CLK
clk => attack_ctr2[7].CLK
clk => attack_ctr2[6].CLK
clk => attack_ctr2[5].CLK
clk => attack_ctr2[4].CLK
clk => attack_ctr2[3].CLK
clk => attack_ctr2[2].CLK
clk => attack_ctr2[1].CLK
clk => attack_ctr2[0].CLK
clk => wave2[11]~reg0.CLK
clk => wave2[10]~reg0.CLK
clk => wave2[9]~reg0.CLK
clk => wave2[8]~reg0.CLK
clk => wave2[7]~reg0.CLK
clk => wave2[6]~reg0.CLK
clk => wave2[5]~reg0.CLK
clk => wave2[4]~reg0.CLK
clk => wave2[3]~reg0.CLK
clk => wave2[2]~reg0.CLK
clk => wave2[1]~reg0.CLK
clk => wave2[0]~reg0.CLK
clk => decay_ctr2[7].CLK
clk => decay_ctr2[6].CLK
clk => decay_ctr2[5].CLK
clk => decay_ctr2[4].CLK
clk => decay_ctr2[3].CLK
clk => decay_ctr2[2].CLK
clk => decay_ctr2[1].CLK
clk => decay_ctr2[0].CLK
clk => release_ctr3[7].CLK
clk => release_ctr3[6].CLK
clk => release_ctr3[5].CLK
clk => release_ctr3[4].CLK
clk => release_ctr3[3].CLK
clk => release_ctr3[2].CLK
clk => release_ctr3[1].CLK
clk => release_ctr3[0].CLK
clk => attack_ctr3[7].CLK
clk => attack_ctr3[6].CLK
clk => attack_ctr3[5].CLK
clk => attack_ctr3[4].CLK
clk => attack_ctr3[3].CLK
clk => attack_ctr3[2].CLK
clk => attack_ctr3[1].CLK
clk => attack_ctr3[0].CLK
clk => wave3[11]~reg0.CLK
clk => wave3[10]~reg0.CLK
clk => wave3[9]~reg0.CLK
clk => wave3[8]~reg0.CLK
clk => wave3[7]~reg0.CLK
clk => wave3[6]~reg0.CLK
clk => wave3[5]~reg0.CLK
clk => wave3[4]~reg0.CLK
clk => wave3[3]~reg0.CLK
clk => wave3[2]~reg0.CLK
clk => wave3[1]~reg0.CLK
clk => wave3[0]~reg0.CLK
clk => decay_ctr3[7].CLK
clk => decay_ctr3[6].CLK
clk => decay_ctr3[5].CLK
clk => decay_ctr3[4].CLK
clk => decay_ctr3[3].CLK
clk => decay_ctr3[2].CLK
clk => decay_ctr3[1].CLK
clk => decay_ctr3[0].CLK
clk => modulator_save_bank:md_sv_bnk.clk
Gate1 => decay_ctr1~31.OUTPUTSELECT
Gate1 => decay_ctr1~30.OUTPUTSELECT
Gate1 => decay_ctr1~29.OUTPUTSELECT
Gate1 => decay_ctr1~28.OUTPUTSELECT
Gate1 => decay_ctr1~27.OUTPUTSELECT
Gate1 => decay_ctr1~26.OUTPUTSELECT
Gate1 => decay_ctr1~25.OUTPUTSELECT
Gate1 => decay_ctr1~24.OUTPUTSELECT
Gate1 => wave1~47.OUTPUTSELECT
Gate1 => wave1~46.OUTPUTSELECT
Gate1 => wave1~45.OUTPUTSELECT
Gate1 => wave1~44.OUTPUTSELECT
Gate1 => wave1~43.OUTPUTSELECT
Gate1 => wave1~42.OUTPUTSELECT
Gate1 => wave1~41.OUTPUTSELECT
Gate1 => wave1~40.OUTPUTSELECT
Gate1 => wave1~39.OUTPUTSELECT
Gate1 => wave1~38.OUTPUTSELECT
Gate1 => wave1~37.OUTPUTSELECT
Gate1 => wave1~36.OUTPUTSELECT
Gate1 => attack_ctr1~23.OUTPUTSELECT
Gate1 => attack_ctr1~22.OUTPUTSELECT
Gate1 => attack_ctr1~21.OUTPUTSELECT
Gate1 => attack_ctr1~20.OUTPUTSELECT
Gate1 => attack_ctr1~19.OUTPUTSELECT
Gate1 => attack_ctr1~18.OUTPUTSELECT
Gate1 => attack_ctr1~17.OUTPUTSELECT
Gate1 => attack_ctr1~16.OUTPUTSELECT
Gate1 => release_ctr1~23.OUTPUTSELECT
Gate1 => release_ctr1~22.OUTPUTSELECT
Gate1 => release_ctr1~21.OUTPUTSELECT
Gate1 => release_ctr1~20.OUTPUTSELECT
Gate1 => release_ctr1~19.OUTPUTSELECT
Gate1 => release_ctr1~18.OUTPUTSELECT
Gate1 => release_ctr1~17.OUTPUTSELECT
Gate1 => release_ctr1~16.OUTPUTSELECT
Gate2 => decay_ctr2~31.OUTPUTSELECT
Gate2 => decay_ctr2~30.OUTPUTSELECT
Gate2 => decay_ctr2~29.OUTPUTSELECT
Gate2 => decay_ctr2~28.OUTPUTSELECT
Gate2 => decay_ctr2~27.OUTPUTSELECT
Gate2 => decay_ctr2~26.OUTPUTSELECT
Gate2 => decay_ctr2~25.OUTPUTSELECT
Gate2 => decay_ctr2~24.OUTPUTSELECT
Gate2 => wave2~47.OUTPUTSELECT
Gate2 => wave2~46.OUTPUTSELECT
Gate2 => wave2~45.OUTPUTSELECT
Gate2 => wave2~44.OUTPUTSELECT
Gate2 => wave2~43.OUTPUTSELECT
Gate2 => wave2~42.OUTPUTSELECT
Gate2 => wave2~41.OUTPUTSELECT
Gate2 => wave2~40.OUTPUTSELECT
Gate2 => wave2~39.OUTPUTSELECT
Gate2 => wave2~38.OUTPUTSELECT
Gate2 => wave2~37.OUTPUTSELECT
Gate2 => wave2~36.OUTPUTSELECT
Gate2 => attack_ctr2~23.OUTPUTSELECT
Gate2 => attack_ctr2~22.OUTPUTSELECT
Gate2 => attack_ctr2~21.OUTPUTSELECT
Gate2 => attack_ctr2~20.OUTPUTSELECT
Gate2 => attack_ctr2~19.OUTPUTSELECT
Gate2 => attack_ctr2~18.OUTPUTSELECT
Gate2 => attack_ctr2~17.OUTPUTSELECT
Gate2 => attack_ctr2~16.OUTPUTSELECT
Gate2 => release_ctr2~23.OUTPUTSELECT
Gate2 => release_ctr2~22.OUTPUTSELECT
Gate2 => release_ctr2~21.OUTPUTSELECT
Gate2 => release_ctr2~20.OUTPUTSELECT
Gate2 => release_ctr2~19.OUTPUTSELECT
Gate2 => release_ctr2~18.OUTPUTSELECT
Gate2 => release_ctr2~17.OUTPUTSELECT
Gate2 => release_ctr2~16.OUTPUTSELECT
Gate3 => decay_ctr3~31.OUTPUTSELECT
Gate3 => decay_ctr3~30.OUTPUTSELECT
Gate3 => decay_ctr3~29.OUTPUTSELECT
Gate3 => decay_ctr3~28.OUTPUTSELECT
Gate3 => decay_ctr3~27.OUTPUTSELECT
Gate3 => decay_ctr3~26.OUTPUTSELECT
Gate3 => decay_ctr3~25.OUTPUTSELECT
Gate3 => decay_ctr3~24.OUTPUTSELECT
Gate3 => wave3~47.OUTPUTSELECT
Gate3 => wave3~46.OUTPUTSELECT
Gate3 => wave3~45.OUTPUTSELECT
Gate3 => wave3~44.OUTPUTSELECT
Gate3 => wave3~43.OUTPUTSELECT
Gate3 => wave3~42.OUTPUTSELECT
Gate3 => wave3~41.OUTPUTSELECT
Gate3 => wave3~40.OUTPUTSELECT
Gate3 => wave3~39.OUTPUTSELECT
Gate3 => wave3~38.OUTPUTSELECT
Gate3 => wave3~37.OUTPUTSELECT
Gate3 => wave3~36.OUTPUTSELECT
Gate3 => attack_ctr3~23.OUTPUTSELECT
Gate3 => attack_ctr3~22.OUTPUTSELECT
Gate3 => attack_ctr3~21.OUTPUTSELECT
Gate3 => attack_ctr3~20.OUTPUTSELECT
Gate3 => attack_ctr3~19.OUTPUTSELECT
Gate3 => attack_ctr3~18.OUTPUTSELECT
Gate3 => attack_ctr3~17.OUTPUTSELECT
Gate3 => attack_ctr3~16.OUTPUTSELECT
Gate3 => release_ctr3~23.OUTPUTSELECT
Gate3 => release_ctr3~22.OUTPUTSELECT
Gate3 => release_ctr3~21.OUTPUTSELECT
Gate3 => release_ctr3~20.OUTPUTSELECT
Gate3 => release_ctr3~19.OUTPUTSELECT
Gate3 => release_ctr3~18.OUTPUTSELECT
Gate3 => release_ctr3~17.OUTPUTSELECT
Gate3 => release_ctr3~16.OUTPUTSELECT
Wave1in[0] => Mult0.IN11
Wave1in[1] => Mult2.IN10
Wave1in[1] => wave1~11.DATAA
Wave1in[1] => Add13.IN40
Wave1in[1] => Mult1.IN10
Wave1in[1] => Mult0.IN10
Wave1in[2] => Mult2.IN9
Wave1in[2] => wave1~10.DATAA
Wave1in[2] => Add13.IN39
Wave1in[2] => Mult1.IN9
Wave1in[2] => Mult0.IN9
Wave1in[3] => Mult2.IN8
Wave1in[3] => wave1~9.DATAA
Wave1in[3] => Add13.IN38
Wave1in[3] => Mult1.IN8
Wave1in[3] => Mult0.IN8
Wave1in[4] => Mult2.IN7
Wave1in[4] => wave1~8.DATAA
Wave1in[4] => Add13.IN37
Wave1in[4] => Mult1.IN7
Wave1in[4] => Mult0.IN7
Wave1in[5] => Mult2.IN6
Wave1in[5] => wave1~7.DATAA
Wave1in[5] => Add13.IN36
Wave1in[5] => Mult1.IN6
Wave1in[5] => Mult0.IN6
Wave1in[6] => Mult2.IN5
Wave1in[6] => wave1~6.DATAA
Wave1in[6] => Add13.IN35
Wave1in[6] => Mult1.IN5
Wave1in[6] => Mult0.IN5
Wave1in[7] => Mult2.IN4
Wave1in[7] => wave1~5.DATAA
Wave1in[7] => Add13.IN34
Wave1in[7] => Mult1.IN4
Wave1in[7] => Mult0.IN4
Wave1in[8] => Mult2.IN3
Wave1in[8] => wave1~4.DATAA
Wave1in[8] => Add13.IN33
Wave1in[8] => Mult1.IN3
Wave1in[8] => Mult0.IN3
Wave1in[9] => Mult2.IN2
Wave1in[9] => wave1~3.DATAA
Wave1in[9] => Add13.IN32
Wave1in[9] => Mult1.IN2
Wave1in[9] => Mult0.IN2
Wave1in[10] => Mult2.IN1
Wave1in[10] => wave1~2.DATAA
Wave1in[10] => Add13.IN31
Wave1in[10] => Mult1.IN1
Wave1in[10] => Mult0.IN1
Wave1in[11] => Mult2.IN0
Wave1in[11] => wave1~1.DATAA
Wave1in[11] => Add13.IN30
Wave1in[11] => Mult1.IN0
Wave1in[11] => Mult0.IN0
Wave2in[0] => Mult3.IN11
Wave2in[1] => Mult5.IN10
Wave2in[1] => wave2~11.DATAA
Wave2in[1] => Add17.IN40
Wave2in[1] => Mult4.IN10
Wave2in[1] => Mult3.IN10
Wave2in[2] => Mult5.IN9
Wave2in[2] => wave2~10.DATAA
Wave2in[2] => Add17.IN39
Wave2in[2] => Mult4.IN9
Wave2in[2] => Mult3.IN9
Wave2in[3] => Mult5.IN8
Wave2in[3] => wave2~9.DATAA
Wave2in[3] => Add17.IN38
Wave2in[3] => Mult4.IN8
Wave2in[3] => Mult3.IN8
Wave2in[4] => Mult5.IN7
Wave2in[4] => wave2~8.DATAA
Wave2in[4] => Add17.IN37
Wave2in[4] => Mult4.IN7
Wave2in[4] => Mult3.IN7
Wave2in[5] => Mult5.IN6
Wave2in[5] => wave2~7.DATAA
Wave2in[5] => Add17.IN36
Wave2in[5] => Mult4.IN6
Wave2in[5] => Mult3.IN6
Wave2in[6] => Mult5.IN5
Wave2in[6] => wave2~6.DATAA
Wave2in[6] => Add17.IN35
Wave2in[6] => Mult4.IN5
Wave2in[6] => Mult3.IN5
Wave2in[7] => Mult5.IN4
Wave2in[7] => wave2~5.DATAA
Wave2in[7] => Add17.IN34
Wave2in[7] => Mult4.IN4
Wave2in[7] => Mult3.IN4
Wave2in[8] => Mult5.IN3
Wave2in[8] => wave2~4.DATAA
Wave2in[8] => Add17.IN33
Wave2in[8] => Mult4.IN3
Wave2in[8] => Mult3.IN3
Wave2in[9] => Mult5.IN2
Wave2in[9] => wave2~3.DATAA
Wave2in[9] => Add17.IN32
Wave2in[9] => Mult4.IN2
Wave2in[9] => Mult3.IN2
Wave2in[10] => Mult5.IN1
Wave2in[10] => wave2~2.DATAA
Wave2in[10] => Add17.IN31
Wave2in[10] => Mult4.IN1
Wave2in[10] => Mult3.IN1
Wave2in[11] => Mult5.IN0
Wave2in[11] => wave2~1.DATAA
Wave2in[11] => Add17.IN30
Wave2in[11] => Mult4.IN0
Wave2in[11] => Mult3.IN0
Wave3in[0] => Mult6.IN11
Wave3in[1] => Mult8.IN10
Wave3in[1] => wave3~11.DATAA
Wave3in[1] => Add21.IN40
Wave3in[1] => Mult7.IN10
Wave3in[1] => Mult6.IN10
Wave3in[2] => Mult8.IN9
Wave3in[2] => wave3~10.DATAA
Wave3in[2] => Add21.IN39
Wave3in[2] => Mult7.IN9
Wave3in[2] => Mult6.IN9
Wave3in[3] => Mult8.IN8
Wave3in[3] => wave3~9.DATAA
Wave3in[3] => Add21.IN38
Wave3in[3] => Mult7.IN8
Wave3in[3] => Mult6.IN8
Wave3in[4] => Mult8.IN7
Wave3in[4] => wave3~8.DATAA
Wave3in[4] => Add21.IN37
Wave3in[4] => Mult7.IN7
Wave3in[4] => Mult6.IN7
Wave3in[5] => Mult8.IN6
Wave3in[5] => wave3~7.DATAA
Wave3in[5] => Add21.IN36
Wave3in[5] => Mult7.IN6
Wave3in[5] => Mult6.IN6
Wave3in[6] => Mult8.IN5
Wave3in[6] => wave3~6.DATAA
Wave3in[6] => Add21.IN35
Wave3in[6] => Mult7.IN5
Wave3in[6] => Mult6.IN5
Wave3in[7] => Mult8.IN4
Wave3in[7] => wave3~5.DATAA
Wave3in[7] => Add21.IN34
Wave3in[7] => Mult7.IN4
Wave3in[7] => Mult6.IN4
Wave3in[8] => Mult8.IN3
Wave3in[8] => wave3~4.DATAA
Wave3in[8] => Add21.IN33
Wave3in[8] => Mult7.IN3
Wave3in[8] => Mult6.IN3
Wave3in[9] => Mult8.IN2
Wave3in[9] => wave3~3.DATAA
Wave3in[9] => Add21.IN32
Wave3in[9] => Mult7.IN2
Wave3in[9] => Mult6.IN2
Wave3in[10] => Mult8.IN1
Wave3in[10] => wave3~2.DATAA
Wave3in[10] => Add21.IN31
Wave3in[10] => Mult7.IN1
Wave3in[10] => Mult6.IN1
Wave3in[11] => Mult8.IN0
Wave3in[11] => wave3~1.DATAA
Wave3in[11] => Add21.IN30
Wave3in[11] => Mult7.IN0
Wave3in[11] => Mult6.IN0
save_bank[0] => modulator_save_bank:md_sv_bnk.bank_in[0]
save_bank[0] => prev_save_bank~2.DATAB
save_bank[0] => Equal0.IN2
save_bank[1] => modulator_save_bank:md_sv_bnk.bank_in[1]
save_bank[1] => prev_save_bank~1.DATAB
save_bank[1] => Equal0.IN1
save_bank[2] => modulator_save_bank:md_sv_bnk.bank_in[2]
save_bank[2] => prev_save_bank~0.DATAB
save_bank[2] => Equal0.IN0
save_mode => modulator_save_bank:md_sv_bnk.save
save_mode => process_0~0.IN0
param[0] => Mux29.IN6
param[0] => Mux28.IN6
param[0] => Mux27.IN6
param[0] => Mux26.IN6
param[0] => Mux25.IN6
param[0] => Mux24.IN6
param[0] => Mux23.IN6
param[0] => Mux22.IN6
param[0] => Mux21.IN6
param[0] => Mux20.IN6
param[0] => Mux19.IN6
param[0] => Mux18.IN6
param[0] => Mux17.IN6
param[0] => Mux16.IN6
param[0] => Mux15.IN6
param[0] => Mux14.IN6
param[0] => Mux13.IN6
param[0] => Mux12.IN6
param[0] => Mux11.IN6
param[0] => Mux10.IN6
param[0] => Mux9.IN6
param[0] => Mux8.IN6
param[0] => Mux7.IN6
param[0] => Mux6.IN6
param[0] => Mux5.IN6
param[0] => Mux4.IN6
param[0] => Mux3.IN6
param[0] => Mux2.IN6
param[0] => Mux1.IN6
param[0] => Mux0.IN6
param[1] => Mux29.IN5
param[1] => Mux28.IN5
param[1] => Mux27.IN5
param[1] => Mux26.IN5
param[1] => Mux25.IN5
param[1] => Mux24.IN5
param[1] => Mux23.IN5
param[1] => Mux22.IN5
param[1] => Mux21.IN5
param[1] => Mux20.IN5
param[1] => Mux19.IN5
param[1] => Mux18.IN5
param[1] => Mux17.IN5
param[1] => Mux16.IN5
param[1] => Mux15.IN5
param[1] => Mux14.IN5
param[1] => Mux13.IN5
param[1] => Mux12.IN5
param[1] => Mux11.IN5
param[1] => Mux10.IN5
param[1] => Mux9.IN5
param[1] => Mux8.IN5
param[1] => Mux7.IN5
param[1] => Mux6.IN5
param[1] => Mux5.IN5
param[1] => Mux4.IN5
param[1] => Mux3.IN5
param[1] => Mux2.IN5
param[1] => Mux1.IN5
param[1] => Mux0.IN5
param[2] => Mux29.IN4
param[2] => Mux28.IN4
param[2] => Mux27.IN4
param[2] => Mux26.IN4
param[2] => Mux25.IN4
param[2] => Mux24.IN4
param[2] => Mux23.IN4
param[2] => Mux22.IN4
param[2] => Mux21.IN4
param[2] => Mux20.IN4
param[2] => Mux19.IN4
param[2] => Mux18.IN4
param[2] => Mux17.IN4
param[2] => Mux16.IN4
param[2] => Mux15.IN4
param[2] => Mux14.IN4
param[2] => Mux13.IN4
param[2] => Mux12.IN4
param[2] => Mux11.IN4
param[2] => Mux10.IN4
param[2] => Mux9.IN4
param[2] => Mux8.IN4
param[2] => Mux7.IN4
param[2] => Mux6.IN4
param[2] => Mux5.IN4
param[2] => Mux4.IN4
param[2] => Mux3.IN4
param[2] => Mux2.IN4
param[2] => Mux1.IN4
param[2] => Mux0.IN4
param[3] => Mux29.IN3
param[3] => Mux28.IN3
param[3] => Mux27.IN3
param[3] => Mux26.IN3
param[3] => Mux25.IN3
param[3] => Mux24.IN3
param[3] => Mux23.IN3
param[3] => Mux22.IN3
param[3] => Mux21.IN3
param[3] => Mux20.IN3
param[3] => Mux19.IN3
param[3] => Mux18.IN3
param[3] => Mux17.IN3
param[3] => Mux16.IN3
param[3] => Mux15.IN3
param[3] => Mux14.IN3
param[3] => Mux13.IN3
param[3] => Mux12.IN3
param[3] => Mux11.IN3
param[3] => Mux10.IN3
param[3] => Mux9.IN3
param[3] => Mux8.IN3
param[3] => Mux7.IN3
param[3] => Mux6.IN3
param[3] => Mux5.IN3
param[3] => Mux4.IN3
param[3] => Mux3.IN3
param[3] => Mux2.IN3
param[3] => Mux1.IN3
param[3] => Mux0.IN3
param[4] => Mux29.IN2
param[4] => Mux28.IN2
param[4] => Mux27.IN2
param[4] => Mux26.IN2
param[4] => Mux25.IN2
param[4] => Mux24.IN2
param[4] => Mux23.IN2
param[4] => Mux22.IN2
param[4] => Mux21.IN2
param[4] => Mux20.IN2
param[4] => Mux19.IN2
param[4] => Mux18.IN2
param[4] => Mux17.IN2
param[4] => Mux16.IN2
param[4] => Mux15.IN2
param[4] => Mux14.IN2
param[4] => Mux13.IN2
param[4] => Mux12.IN2
param[4] => Mux11.IN2
param[4] => Mux10.IN2
param[4] => Mux9.IN2
param[4] => Mux8.IN2
param[4] => Mux7.IN2
param[4] => Mux6.IN2
param[4] => Mux5.IN2
param[4] => Mux4.IN2
param[4] => Mux3.IN2
param[4] => Mux2.IN2
param[4] => Mux1.IN2
param[4] => Mux0.IN2
param[5] => Mux29.IN1
param[5] => Mux28.IN1
param[5] => Mux27.IN1
param[5] => Mux26.IN1
param[5] => Mux25.IN1
param[5] => Mux24.IN1
param[5] => Mux23.IN1
param[5] => Mux22.IN1
param[5] => Mux21.IN1
param[5] => Mux20.IN1
param[5] => Mux19.IN1
param[5] => Mux18.IN1
param[5] => Mux17.IN1
param[5] => Mux16.IN1
param[5] => Mux15.IN1
param[5] => Mux14.IN1
param[5] => Mux13.IN1
param[5] => Mux12.IN1
param[5] => Mux11.IN1
param[5] => Mux10.IN1
param[5] => Mux9.IN1
param[5] => Mux8.IN1
param[5] => Mux7.IN1
param[5] => Mux6.IN1
param[5] => Mux5.IN1
param[5] => Mux4.IN1
param[5] => Mux3.IN1
param[5] => Mux2.IN1
param[5] => Mux1.IN1
param[5] => Mux0.IN1
modifier[0] => volume~2.OUTPUTSELECT
modifier[0] => volume~1.OUTPUTSELECT
modifier[0] => volume~0.OUTPUTSELECT
modifier[0] => release~2.OUTPUTSELECT
modifier[0] => release~1.OUTPUTSELECT
modifier[0] => release~0.OUTPUTSELECT
modifier[0] => sustain~2.OUTPUTSELECT
modifier[0] => sustain~1.OUTPUTSELECT
modifier[0] => sustain~0.OUTPUTSELECT
modifier[0] => decay~2.OUTPUTSELECT
modifier[0] => decay~1.OUTPUTSELECT
modifier[0] => decay~0.OUTPUTSELECT
modifier[0] => attack~2.OUTPUTSELECT
modifier[0] => attack~1.OUTPUTSELECT
modifier[0] => attack~0.OUTPUTSELECT
modifier[1] => volume~5.OUTPUTSELECT
modifier[1] => volume~4.OUTPUTSELECT
modifier[1] => volume~3.OUTPUTSELECT
modifier[1] => release~5.OUTPUTSELECT
modifier[1] => release~4.OUTPUTSELECT
modifier[1] => release~3.OUTPUTSELECT
modifier[1] => sustain~5.OUTPUTSELECT
modifier[1] => sustain~4.OUTPUTSELECT
modifier[1] => sustain~3.OUTPUTSELECT
modifier[1] => decay~5.OUTPUTSELECT
modifier[1] => decay~4.OUTPUTSELECT
modifier[1] => decay~3.OUTPUTSELECT
modifier[1] => attack~5.OUTPUTSELECT
modifier[1] => attack~4.OUTPUTSELECT
modifier[1] => attack~3.OUTPUTSELECT
VASDRout[0] <= comb~0.DB_MAX_OUTPUT_PORT_TYPE
wave1[0] <= wave1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave1[1] <= wave1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave1[2] <= wave1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave1[3] <= wave1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave1[4] <= wave1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave1[5] <= wave1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave1[6] <= wave1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave1[7] <= wave1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave1[8] <= wave1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave1[9] <= wave1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave1[10] <= wave1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave1[11] <= wave1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave2[0] <= wave2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave2[1] <= wave2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave2[2] <= wave2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave2[3] <= wave2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave2[4] <= wave2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave2[5] <= wave2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave2[6] <= wave2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave2[7] <= wave2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave2[8] <= wave2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave2[9] <= wave2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave2[10] <= wave2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave2[11] <= wave2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave3[0] <= wave3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave3[1] <= wave3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave3[2] <= wave3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave3[3] <= wave3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave3[4] <= wave3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave3[5] <= wave3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave3[6] <= wave3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave3[7] <= wave3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave3[8] <= wave3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave3[9] <= wave3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave3[10] <= wave3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave3[11] <= wave3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|modulator:inst3|modulator_save_bank:md_sv_bnk
clk => bytebank:relbank.clock
clk => bytebank:susbank.clock
clk => bytebank:decbank.clock
clk => bytebank:attbank.clock
clk => wren.CLK
clk => prev_save.CLK
clk => bytebank:volbank.clock
bank_in[0] => bytebank:relbank.address[0]
bank_in[0] => bytebank:susbank.address[0]
bank_in[0] => bytebank:decbank.address[0]
bank_in[0] => bytebank:attbank.address[0]
bank_in[0] => bytebank:volbank.address[0]
bank_in[1] => bytebank:relbank.address[1]
bank_in[1] => bytebank:susbank.address[1]
bank_in[1] => bytebank:decbank.address[1]
bank_in[1] => bytebank:attbank.address[1]
bank_in[1] => bytebank:volbank.address[1]
bank_in[2] => bytebank:relbank.address[2]
bank_in[2] => bytebank:susbank.address[2]
bank_in[2] => bytebank:decbank.address[2]
bank_in[2] => bytebank:attbank.address[2]
bank_in[2] => bytebank:volbank.address[2]
save => prev_save.DATAIN
save => process_0~0.IN1
save => process_0~1.IN0
vol[0] => bytebank:susbank.data[0]
vol[0] => bytebank:volbank.data[0]
vol[1] => bytebank:susbank.data[1]
vol[1] => bytebank:volbank.data[1]
vol[2] => bytebank:susbank.data[2]
vol[2] => bytebank:volbank.data[2]
vol[3] => bytebank:susbank.data[3]
vol[3] => bytebank:volbank.data[3]
vol[4] => bytebank:susbank.data[4]
vol[4] => bytebank:volbank.data[4]
vol[5] => bytebank:susbank.data[5]
vol[5] => bytebank:volbank.data[5]
vol[6] => bytebank:susbank.data[6]
vol[6] => bytebank:volbank.data[6]
vol[7] => bytebank:susbank.data[7]
vol[7] => bytebank:volbank.data[7]
att[0] => bytebank:attbank.data[0]
att[1] => bytebank:attbank.data[1]
att[2] => bytebank:attbank.data[2]
att[3] => bytebank:attbank.data[3]
att[4] => bytebank:attbank.data[4]
att[5] => bytebank:attbank.data[5]
att[6] => bytebank:attbank.data[6]
att[7] => bytebank:attbank.data[7]
dec[0] => bytebank:decbank.data[0]
dec[1] => bytebank:decbank.data[1]
dec[2] => bytebank:decbank.data[2]
dec[3] => bytebank:decbank.data[3]
dec[4] => bytebank:decbank.data[4]
dec[5] => bytebank:decbank.data[5]
dec[6] => bytebank:decbank.data[6]
dec[7] => bytebank:decbank.data[7]
sus[0] => ~NO_FANOUT~
sus[1] => ~NO_FANOUT~
sus[2] => ~NO_FANOUT~
sus[3] => ~NO_FANOUT~
sus[4] => ~NO_FANOUT~
sus[5] => ~NO_FANOUT~
sus[6] => ~NO_FANOUT~
sus[7] => ~NO_FANOUT~
rel[0] => bytebank:relbank.data[0]
rel[1] => bytebank:relbank.data[1]
rel[2] => bytebank:relbank.data[2]
rel[3] => bytebank:relbank.data[3]
rel[4] => bytebank:relbank.data[4]
rel[5] => bytebank:relbank.data[5]
rel[6] => bytebank:relbank.data[6]
rel[7] => bytebank:relbank.data[7]
vol_o[0] <= bytebank:volbank.q[0]
vol_o[1] <= bytebank:volbank.q[1]
vol_o[2] <= bytebank:volbank.q[2]
vol_o[3] <= bytebank:volbank.q[3]
vol_o[4] <= bytebank:volbank.q[4]
vol_o[5] <= bytebank:volbank.q[5]
vol_o[6] <= bytebank:volbank.q[6]
vol_o[7] <= bytebank:volbank.q[7]
att_o[0] <= bytebank:attbank.q[0]
att_o[1] <= bytebank:attbank.q[1]
att_o[2] <= bytebank:attbank.q[2]
att_o[3] <= bytebank:attbank.q[3]
att_o[4] <= bytebank:attbank.q[4]
att_o[5] <= bytebank:attbank.q[5]
att_o[6] <= bytebank:attbank.q[6]
att_o[7] <= bytebank:attbank.q[7]
dec_o[0] <= bytebank:decbank.q[0]
dec_o[1] <= bytebank:decbank.q[1]
dec_o[2] <= bytebank:decbank.q[2]
dec_o[3] <= bytebank:decbank.q[3]
dec_o[4] <= bytebank:decbank.q[4]
dec_o[5] <= bytebank:decbank.q[5]
dec_o[6] <= bytebank:decbank.q[6]
dec_o[7] <= bytebank:decbank.q[7]
sus_o[0] <= bytebank:susbank.q[0]
sus_o[1] <= bytebank:susbank.q[1]
sus_o[2] <= bytebank:susbank.q[2]
sus_o[3] <= bytebank:susbank.q[3]
sus_o[4] <= bytebank:susbank.q[4]
sus_o[5] <= bytebank:susbank.q[5]
sus_o[6] <= bytebank:susbank.q[6]
sus_o[7] <= bytebank:susbank.q[7]
rel_o[0] <= bytebank:relbank.q[0]
rel_o[1] <= bytebank:relbank.q[1]
rel_o[2] <= bytebank:relbank.q[2]
rel_o[3] <= bytebank:relbank.q[3]
rel_o[4] <= bytebank:relbank.q[4]
rel_o[5] <= bytebank:relbank.q[5]
rel_o[6] <= bytebank:relbank.q[6]
rel_o[7] <= bytebank:relbank.q[7]
save_mode_out <= comb~0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:volbank
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|8bitbrain|modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:volbank|altsyncram:altsyncram_component
wren_a => altsyncram_ujc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ujc1:auto_generated.data_a[0]
data_a[1] => altsyncram_ujc1:auto_generated.data_a[1]
data_a[2] => altsyncram_ujc1:auto_generated.data_a[2]
data_a[3] => altsyncram_ujc1:auto_generated.data_a[3]
data_a[4] => altsyncram_ujc1:auto_generated.data_a[4]
data_a[5] => altsyncram_ujc1:auto_generated.data_a[5]
data_a[6] => altsyncram_ujc1:auto_generated.data_a[6]
data_a[7] => altsyncram_ujc1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ujc1:auto_generated.address_a[0]
address_a[1] => altsyncram_ujc1:auto_generated.address_a[1]
address_a[2] => altsyncram_ujc1:auto_generated.address_a[2]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ujc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ujc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ujc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ujc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ujc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ujc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ujc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ujc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ujc1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:volbank|altsyncram:altsyncram_component|altsyncram_ujc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|8bitbrain|modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:attbank
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|8bitbrain|modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:attbank|altsyncram:altsyncram_component
wren_a => altsyncram_ujc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ujc1:auto_generated.data_a[0]
data_a[1] => altsyncram_ujc1:auto_generated.data_a[1]
data_a[2] => altsyncram_ujc1:auto_generated.data_a[2]
data_a[3] => altsyncram_ujc1:auto_generated.data_a[3]
data_a[4] => altsyncram_ujc1:auto_generated.data_a[4]
data_a[5] => altsyncram_ujc1:auto_generated.data_a[5]
data_a[6] => altsyncram_ujc1:auto_generated.data_a[6]
data_a[7] => altsyncram_ujc1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ujc1:auto_generated.address_a[0]
address_a[1] => altsyncram_ujc1:auto_generated.address_a[1]
address_a[2] => altsyncram_ujc1:auto_generated.address_a[2]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ujc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ujc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ujc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ujc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ujc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ujc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ujc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ujc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ujc1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:attbank|altsyncram:altsyncram_component|altsyncram_ujc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|8bitbrain|modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:decbank
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|8bitbrain|modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:decbank|altsyncram:altsyncram_component
wren_a => altsyncram_ujc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ujc1:auto_generated.data_a[0]
data_a[1] => altsyncram_ujc1:auto_generated.data_a[1]
data_a[2] => altsyncram_ujc1:auto_generated.data_a[2]
data_a[3] => altsyncram_ujc1:auto_generated.data_a[3]
data_a[4] => altsyncram_ujc1:auto_generated.data_a[4]
data_a[5] => altsyncram_ujc1:auto_generated.data_a[5]
data_a[6] => altsyncram_ujc1:auto_generated.data_a[6]
data_a[7] => altsyncram_ujc1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ujc1:auto_generated.address_a[0]
address_a[1] => altsyncram_ujc1:auto_generated.address_a[1]
address_a[2] => altsyncram_ujc1:auto_generated.address_a[2]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ujc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ujc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ujc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ujc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ujc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ujc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ujc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ujc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ujc1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:decbank|altsyncram:altsyncram_component|altsyncram_ujc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|8bitbrain|modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:susbank
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|8bitbrain|modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:susbank|altsyncram:altsyncram_component
wren_a => altsyncram_ujc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ujc1:auto_generated.data_a[0]
data_a[1] => altsyncram_ujc1:auto_generated.data_a[1]
data_a[2] => altsyncram_ujc1:auto_generated.data_a[2]
data_a[3] => altsyncram_ujc1:auto_generated.data_a[3]
data_a[4] => altsyncram_ujc1:auto_generated.data_a[4]
data_a[5] => altsyncram_ujc1:auto_generated.data_a[5]
data_a[6] => altsyncram_ujc1:auto_generated.data_a[6]
data_a[7] => altsyncram_ujc1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ujc1:auto_generated.address_a[0]
address_a[1] => altsyncram_ujc1:auto_generated.address_a[1]
address_a[2] => altsyncram_ujc1:auto_generated.address_a[2]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ujc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ujc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ujc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ujc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ujc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ujc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ujc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ujc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ujc1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:susbank|altsyncram:altsyncram_component|altsyncram_ujc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|8bitbrain|modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:relbank
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|8bitbrain|modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:relbank|altsyncram:altsyncram_component
wren_a => altsyncram_ujc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ujc1:auto_generated.data_a[0]
data_a[1] => altsyncram_ujc1:auto_generated.data_a[1]
data_a[2] => altsyncram_ujc1:auto_generated.data_a[2]
data_a[3] => altsyncram_ujc1:auto_generated.data_a[3]
data_a[4] => altsyncram_ujc1:auto_generated.data_a[4]
data_a[5] => altsyncram_ujc1:auto_generated.data_a[5]
data_a[6] => altsyncram_ujc1:auto_generated.data_a[6]
data_a[7] => altsyncram_ujc1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ujc1:auto_generated.address_a[0]
address_a[1] => altsyncram_ujc1:auto_generated.address_a[1]
address_a[2] => altsyncram_ujc1:auto_generated.address_a[2]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ujc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ujc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ujc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ujc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ujc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ujc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ujc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ujc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ujc1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:relbank|altsyncram:altsyncram_component|altsyncram_ujc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|8bitbrain|controller:inst1
clk => pow:seq3.clock
clk => dom7:seq2.clock
clk => maj7:seq1.clock
clk => controller_save_bank:sv_bnk.clk
clk => lpm_rom0:f3.clock
clk => lpm_rom0:f2.clock
clk => lpm_rom0:f1.clock
clk => keyrom:kr3.clock
clk => keyrom:kr2.clock
clk => tempo_ctr[23].CLK
clk => tempo_ctr[22].CLK
clk => tempo_ctr[21].CLK
clk => tempo_ctr[20].CLK
clk => tempo_ctr[19].CLK
clk => tempo_ctr[18].CLK
clk => tempo_ctr[17].CLK
clk => tempo_ctr[16].CLK
clk => tempo_ctr[15].CLK
clk => tempo_ctr[14].CLK
clk => tempo_ctr[13].CLK
clk => tempo_ctr[12].CLK
clk => tempo_ctr[11].CLK
clk => tempo_ctr[10].CLK
clk => tempo_ctr[9].CLK
clk => tempo_ctr[8].CLK
clk => tempo_ctr[7].CLK
clk => tempo_ctr[6].CLK
clk => tempo_ctr[5].CLK
clk => tempo_ctr[4].CLK
clk => tempo_ctr[3].CLK
clk => tempo_ctr[2].CLK
clk => tempo_ctr[1].CLK
clk => tempo_ctr[0].CLK
clk => seq_index[6].CLK
clk => seq_index[5].CLK
clk => seq_index[4].CLK
clk => seq_index[3].CLK
clk => seq_index[2].CLK
clk => seq_index[1].CLK
clk => seq_index[0].CLK
clk => octave[2].CLK
clk => octave[1].CLK
clk => octave[0].CLK
clk => ch1offset2[5].CLK
clk => ch1offset2[4].CLK
clk => ch1offset2[3].CLK
clk => ch1offset2[2].CLK
clk => ch1offset2[1].CLK
clk => ch1offset2[0].CLK
clk => ch1offset3[5].CLK
clk => ch1offset3[4].CLK
clk => ch1offset3[3].CLK
clk => ch1offset3[2].CLK
clk => ch1offset3[1].CLK
clk => ch1offset3[0].CLK
clk => ch2offset2[5].CLK
clk => ch2offset2[4].CLK
clk => ch2offset2[3].CLK
clk => ch2offset2[2].CLK
clk => ch2offset2[1].CLK
clk => ch2offset2[0].CLK
clk => ch2offset3[5].CLK
clk => ch2offset3[4].CLK
clk => ch2offset3[3].CLK
clk => ch2offset3[2].CLK
clk => ch2offset3[1].CLK
clk => ch2offset3[0].CLK
clk => ch3offset2[5].CLK
clk => ch3offset2[4].CLK
clk => ch3offset2[3].CLK
clk => ch3offset2[2].CLK
clk => ch3offset2[1].CLK
clk => ch3offset2[0].CLK
clk => ch3offset3[5].CLK
clk => ch3offset3[4].CLK
clk => ch3offset3[3].CLK
clk => ch3offset3[2].CLK
clk => ch3offset3[1].CLK
clk => ch3offset3[0].CLK
clk => save_bank_t[2].CLK
clk => save_bank_t[1].CLK
clk => save_bank_t[0].CLK
clk => prev_save_bank_t[2].CLK
clk => prev_save_bank_t[1].CLK
clk => prev_save_bank_t[0].CLK
clk => arpmode.CLK
clk => prev_wave_bank_rot[0].CLK
clk => wait_cycle.CLK
clk => prev_arp_mode_in.CLK
clk => param[5]~reg0.CLK
clk => param[4]~reg0.CLK
clk => param[3]~reg0.CLK
clk => param[2]~reg0.CLK
clk => param[1]~reg0.CLK
clk => param[0]~reg0.CLK
clk => prev_edit_sel_rot[0].CLK
clk => modifier[1]~reg0.CLK
clk => modifier[0]~reg0.CLK
clk => prev_edit_change_rot[0].CLK
clk => curbtns[6].CLK
clk => curbtns[5].CLK
clk => curbtns[4].CLK
clk => curbtns[3].CLK
clk => curbtns[2].CLK
clk => curbtns[1].CLK
clk => curbtns[0].CLK
clk => play_vec[5].CLK
clk => play_vec[4].CLK
clk => play_vec[3].CLK
clk => play_vec[2].CLK
clk => play_vec[1].CLK
clk => play_vec[0].CLK
clk => prev_play_vec[5].CLK
clk => prev_play_vec[4].CLK
clk => prev_play_vec[3].CLK
clk => prev_play_vec[2].CLK
clk => prev_play_vec[1].CLK
clk => prev_play_vec[0].CLK
clk => trig_vec[6].CLK
clk => trig_vec[5].CLK
clk => trig_vec[4].CLK
clk => trig_vec[3].CLK
clk => trig_vec[2].CLK
clk => trig_vec[1].CLK
clk => prev_trig_vec[6].CLK
clk => prev_trig_vec[5].CLK
clk => prev_trig_vec[4].CLK
clk => prev_trig_vec[3].CLK
clk => prev_trig_vec[2].CLK
clk => prev_trig_vec[1].CLK
clk => key1[6].CLK
clk => key1[5].CLK
clk => key1[4].CLK
clk => key1[3].CLK
clk => key1[2].CLK
clk => key1[1].CLK
clk => key1[0].CLK
clk => key2[6].CLK
clk => key2[5].CLK
clk => key2[4].CLK
clk => key2[3].CLK
clk => key2[2].CLK
clk => key2[1].CLK
clk => key2[0].CLK
clk => key3[6].CLK
clk => key3[5].CLK
clk => key3[4].CLK
clk => key3[3].CLK
clk => key3[2].CLK
clk => key3[1].CLK
clk => key3[0].CLK
clk => freq1[12]~reg0.CLK
clk => freq1[11]~reg0.CLK
clk => freq1[10]~reg0.CLK
clk => freq1[9]~reg0.CLK
clk => freq1[8]~reg0.CLK
clk => freq1[7]~reg0.CLK
clk => freq1[6]~reg0.CLK
clk => freq1[5]~reg0.CLK
clk => freq1[4]~reg0.CLK
clk => freq1[3]~reg0.CLK
clk => freq1[2]~reg0.CLK
clk => freq1[1]~reg0.CLK
clk => freq1[0]~reg0.CLK
clk => freq2[12]~reg0.CLK
clk => freq2[11]~reg0.CLK
clk => freq2[10]~reg0.CLK
clk => freq2[9]~reg0.CLK
clk => freq2[8]~reg0.CLK
clk => freq2[7]~reg0.CLK
clk => freq2[6]~reg0.CLK
clk => freq2[5]~reg0.CLK
clk => freq2[4]~reg0.CLK
clk => freq2[3]~reg0.CLK
clk => freq2[2]~reg0.CLK
clk => freq2[1]~reg0.CLK
clk => freq2[0]~reg0.CLK
clk => freq3[12]~reg0.CLK
clk => freq3[11]~reg0.CLK
clk => freq3[10]~reg0.CLK
clk => freq3[9]~reg0.CLK
clk => freq3[8]~reg0.CLK
clk => freq3[7]~reg0.CLK
clk => freq3[6]~reg0.CLK
clk => freq3[5]~reg0.CLK
clk => freq3[4]~reg0.CLK
clk => freq3[3]~reg0.CLK
clk => freq3[2]~reg0.CLK
clk => freq3[1]~reg0.CLK
clk => freq3[0]~reg0.CLK
clk => gate1.CLK
clk => gate2.CLK
clk => gate3.CLK
clk => gateblip1.CLK
clk => gateblip2.CLK
clk => gateblip3.CLK
clk => keyrom:kr1.clock
str_1[0] => keyrom:kr1.address[0]
str_1[1] => keyrom:kr1.address[1]
str_1[2] => keyrom:kr1.address[2]
str_1[3] => keyrom:kr1.address[3]
str_1[4] => keyrom:kr1.address[4]
str_1[5] => keyrom:kr1.address[5]
str_1[6] => keyrom:kr1.address[6]
str_1[7] => keyrom:kr1.address[7]
str_2[0] => keyrom:kr2.address[0]
str_2[1] => keyrom:kr2.address[1]
str_2[2] => keyrom:kr2.address[2]
str_2[3] => keyrom:kr2.address[3]
str_2[4] => keyrom:kr2.address[4]
str_2[5] => keyrom:kr2.address[5]
str_2[6] => keyrom:kr2.address[6]
str_2[7] => keyrom:kr2.address[7]
str_3[0] => keyrom:kr3.address[0]
str_3[1] => keyrom:kr3.address[1]
str_3[2] => keyrom:kr3.address[2]
str_3[3] => keyrom:kr3.address[3]
str_3[4] => keyrom:kr3.address[4]
str_3[5] => keyrom:kr3.address[5]
str_3[6] => keyrom:kr3.address[6]
str_3[7] => keyrom:kr3.address[7]
VASDRin[0] => ~NO_FANOUT~
VASDRin[1] => ~NO_FANOUT~
VASDRin[2] => ~NO_FANOUT~
VASDRin[3] => ~NO_FANOUT~
VASDRin[4] => ~NO_FANOUT~
VASDRin[5] => ~NO_FANOUT~
VASDRin[6] => ~NO_FANOUT~
VASDRin[7] => ~NO_FANOUT~
btn_vec[0] => curbtns[0].DATAIN
btn_vec[0] => Equal6.IN6
btn_vec[1] => curbtns[1].DATAIN
btn_vec[1] => trig_vec~121.OUTPUTSELECT
btn_vec[1] => trig_vec~120.OUTPUTSELECT
btn_vec[1] => trig_vec~119.OUTPUTSELECT
btn_vec[1] => trig_vec~118.OUTPUTSELECT
btn_vec[1] => trig_vec~117.OUTPUTSELECT
btn_vec[1] => trig_vec~91.OUTPUTSELECT
btn_vec[1] => trig_vec~90.OUTPUTSELECT
btn_vec[1] => trig_vec~89.OUTPUTSELECT
btn_vec[1] => trig_vec~88.OUTPUTSELECT
btn_vec[1] => trig_vec~87.OUTPUTSELECT
btn_vec[1] => trig_vec~17.DATAB
btn_vec[1] => process_2~55.IN1
btn_vec[1] => process_2~52.IN0
btn_vec[1] => process_2~20.IN0
btn_vec[1] => process_2~14.IN0
btn_vec[1] => process_2~8.IN0
btn_vec[1] => diff_btn_vec~0.IN1
btn_vec[1] => Equal6.IN5
btn_vec[1] => process_2~60.IN0
btn_vec[2] => curbtns[2].DATAIN
btn_vec[2] => play_vec~56.OUTPUTSELECT
btn_vec[2] => trig_vec~126.OUTPUTSELECT
btn_vec[2] => trig_vec~125.OUTPUTSELECT
btn_vec[2] => trig_vec~124.OUTPUTSELECT
btn_vec[2] => trig_vec~123.OUTPUTSELECT
btn_vec[2] => trig_vec~122.OUTPUTSELECT
btn_vec[2] => trig_vec~16.DATAB
btn_vec[2] => process_2~56.IN1
btn_vec[2] => process_2~51.IN0
btn_vec[2] => process_2~25.IN0
btn_vec[2] => process_2~22.IN0
btn_vec[2] => process_2~19.IN0
btn_vec[2] => diff_btn_vec~1.IN1
btn_vec[2] => Equal6.IN4
btn_vec[2] => process_2~59.IN0
btn_vec[3] => curbtns[3].DATAIN
btn_vec[3] => trig_vec~111.OUTPUTSELECT
btn_vec[3] => trig_vec~110.OUTPUTSELECT
btn_vec[3] => trig_vec~109.OUTPUTSELECT
btn_vec[3] => trig_vec~108.OUTPUTSELECT
btn_vec[3] => trig_vec~107.OUTPUTSELECT
btn_vec[3] => trig_vec~101.OUTPUTSELECT
btn_vec[3] => trig_vec~100.OUTPUTSELECT
btn_vec[3] => trig_vec~99.OUTPUTSELECT
btn_vec[3] => trig_vec~98.OUTPUTSELECT
btn_vec[3] => trig_vec~97.OUTPUTSELECT
btn_vec[3] => trig_vec~76.OUTPUTSELECT
btn_vec[3] => trig_vec~75.OUTPUTSELECT
btn_vec[3] => trig_vec~74.OUTPUTSELECT
btn_vec[3] => trig_vec~73.OUTPUTSELECT
btn_vec[3] => trig_vec~72.OUTPUTSELECT
btn_vec[3] => trig_vec~11.DATAB
btn_vec[3] => process_2~43.IN1
btn_vec[3] => process_2~40.IN0
btn_vec[3] => process_2~26.IN0
btn_vec[3] => process_2~11.IN0
btn_vec[3] => process_2~5.IN0
btn_vec[3] => diff_btn_vec~2.IN1
btn_vec[3] => Equal6.IN3
btn_vec[3] => process_2~48.IN0
btn_vec[4] => curbtns[4].DATAIN
btn_vec[4] => play_vec~55.OUTPUTSELECT
btn_vec[4] => trig_vec~106.OUTPUTSELECT
btn_vec[4] => trig_vec~105.OUTPUTSELECT
btn_vec[4] => trig_vec~104.OUTPUTSELECT
btn_vec[4] => trig_vec~103.OUTPUTSELECT
btn_vec[4] => trig_vec~102.OUTPUTSELECT
btn_vec[4] => trig_vec~10.DATAB
btn_vec[4] => process_2~44.IN1
btn_vec[4] => process_2~39.IN0
btn_vec[4] => process_2~16.IN0
btn_vec[4] => process_2~13.IN0
btn_vec[4] => process_2~10.IN0
btn_vec[4] => diff_btn_vec~3.IN1
btn_vec[4] => Equal6.IN2
btn_vec[4] => process_2~47.IN0
btn_vec[5] => curbtns[5].DATAIN
btn_vec[5] => trig_vec~116.OUTPUTSELECT
btn_vec[5] => trig_vec~115.OUTPUTSELECT
btn_vec[5] => trig_vec~114.OUTPUTSELECT
btn_vec[5] => trig_vec~113.OUTPUTSELECT
btn_vec[5] => trig_vec~112.OUTPUTSELECT
btn_vec[5] => trig_vec~96.OUTPUTSELECT
btn_vec[5] => trig_vec~95.OUTPUTSELECT
btn_vec[5] => trig_vec~94.OUTPUTSELECT
btn_vec[5] => trig_vec~93.OUTPUTSELECT
btn_vec[5] => trig_vec~92.OUTPUTSELECT
btn_vec[5] => trig_vec~81.OUTPUTSELECT
btn_vec[5] => trig_vec~80.OUTPUTSELECT
btn_vec[5] => trig_vec~79.OUTPUTSELECT
btn_vec[5] => trig_vec~78.OUTPUTSELECT
btn_vec[5] => trig_vec~77.OUTPUTSELECT
btn_vec[5] => trig_vec~5.DATAB
btn_vec[5] => process_2~31.IN1
btn_vec[5] => process_2~28.IN0
btn_vec[5] => process_2~23.IN0
btn_vec[5] => process_2~17.IN0
btn_vec[5] => process_2~2.IN0
btn_vec[5] => diff_btn_vec~4.IN1
btn_vec[5] => Equal6.IN1
btn_vec[5] => process_2~36.IN0
btn_vec[6] => curbtns[6].DATAIN
btn_vec[6] => play_vec~54.OUTPUTSELECT
btn_vec[6] => trig_vec~86.OUTPUTSELECT
btn_vec[6] => trig_vec~85.OUTPUTSELECT
btn_vec[6] => trig_vec~84.OUTPUTSELECT
btn_vec[6] => trig_vec~83.OUTPUTSELECT
btn_vec[6] => trig_vec~82.OUTPUTSELECT
btn_vec[6] => trig_vec~4.DATAB
btn_vec[6] => process_2~32.IN1
btn_vec[6] => process_2~27.IN0
btn_vec[6] => process_2~7.IN0
btn_vec[6] => process_2~4.IN0
btn_vec[6] => process_2~1.IN0
btn_vec[6] => diff_btn_vec~5.IN1
btn_vec[6] => Equal6.IN0
btn_vec[6] => process_2~35.IN0
edit_select_rot[0] => param~23.OUTPUTSELECT
edit_select_rot[0] => param~22.OUTPUTSELECT
edit_select_rot[0] => param~21.OUTPUTSELECT
edit_select_rot[0] => param~20.OUTPUTSELECT
edit_select_rot[0] => param~19.OUTPUTSELECT
edit_select_rot[0] => param~18.OUTPUTSELECT
edit_select_rot[0] => process_1~4.IN1
edit_select_rot[0] => prev_edit_sel_rot[0].DATAIN
edit_select_rot[1] => param~17.OUTPUTSELECT
edit_select_rot[1] => param~16.OUTPUTSELECT
edit_select_rot[1] => param~15.OUTPUTSELECT
edit_select_rot[1] => param~14.OUTPUTSELECT
edit_select_rot[1] => param~13.OUTPUTSELECT
edit_select_rot[1] => param~12.OUTPUTSELECT
edit_change_rot[0] => modifier~1.OUTPUTSELECT
edit_change_rot[0] => modifier~0.OUTPUTSELECT
edit_change_rot[0] => process_1~5.IN1
edit_change_rot[0] => prev_edit_change_rot[0].DATAIN
edit_change_rot[1] => modifier~1.DATAB
waveform_rot[0] => ~NO_FANOUT~
waveform_rot[1] => ~NO_FANOUT~
wave_bank_rot[0] => save_bank_t~5.OUTPUTSELECT
wave_bank_rot[0] => save_bank_t~4.OUTPUTSELECT
wave_bank_rot[0] => save_bank_t~3.OUTPUTSELECT
wave_bank_rot[0] => process_1~0.IN1
wave_bank_rot[0] => prev_wave_bank_rot[0].DATAIN
wave_bank_rot[1] => save_bank_t~2.OUTPUTSELECT
wave_bank_rot[1] => save_bank_t~1.OUTPUTSELECT
wave_bank_rot[1] => save_bank_t~0.OUTPUTSELECT
reset => octave[2].ACLR
reset => octave[1].ACLR
reset => octave[0].PRESET
reset => ch1offset2[5].ACLR
reset => ch1offset2[4].ACLR
reset => ch1offset2[3].ACLR
reset => ch1offset2[2].PRESET
reset => ch1offset2[1].ACLR
reset => ch1offset2[0].ACLR
reset => ch1offset3[5].ACLR
reset => ch1offset3[4].ACLR
reset => ch1offset3[3].PRESET
reset => ch1offset3[2].ACLR
reset => ch1offset3[1].PRESET
reset => ch1offset3[0].ACLR
reset => ch2offset2[5].ACLR
reset => ch2offset2[4].ACLR
reset => ch2offset2[3].ACLR
reset => ch2offset2[2].ACLR
reset => ch2offset2[1].PRESET
reset => ch2offset2[0].PRESET
reset => ch2offset3[5].ACLR
reset => ch2offset3[4].ACLR
reset => ch2offset3[3].ACLR
reset => ch2offset3[2].PRESET
reset => ch2offset3[1].PRESET
reset => ch2offset3[0].PRESET
reset => ch3offset2[5].ACLR
reset => ch3offset2[4].ACLR
reset => ch3offset2[3].PRESET
reset => ch3offset2[2].ACLR
reset => ch3offset2[1].PRESET
reset => ch3offset2[0].PRESET
reset => ch3offset3[5].ACLR
reset => ch3offset3[4].PRESET
reset => ch3offset3[3].ACLR
reset => ch3offset3[2].ACLR
reset => ch3offset3[1].ACLR
reset => ch3offset3[0].ACLR
reset => save_bank_t[2].ACLR
reset => save_bank_t[1].ACLR
reset => save_bank_t[0].ACLR
reset => prev_save_bank_t[2].ACLR
reset => prev_save_bank_t[1].ACLR
reset => prev_save_bank_t[0].ACLR
reset => arpmode.PRESET
reset => curbtns[6].ACLR
reset => curbtns[5].ACLR
reset => curbtns[4].ACLR
reset => curbtns[3].ACLR
reset => curbtns[2].ACLR
reset => curbtns[1].ACLR
reset => curbtns[0].ACLR
reset => play_vec[5].ACLR
reset => play_vec[4].ACLR
reset => play_vec[3].ACLR
reset => play_vec[2].ACLR
reset => play_vec[1].ACLR
reset => play_vec[0].ACLR
reset => prev_play_vec[5].ACLR
reset => prev_play_vec[4].ACLR
reset => prev_play_vec[3].ACLR
reset => prev_play_vec[2].ACLR
reset => prev_play_vec[1].ACLR
reset => prev_play_vec[0].ACLR
reset => key1[6].ACLR
reset => key1[5].ACLR
reset => key1[4].ACLR
reset => key1[3].ACLR
reset => key1[2].ACLR
reset => key1[1].ACLR
reset => key1[0].ACLR
reset => key2[6].ACLR
reset => key2[5].ACLR
reset => key2[4].ACLR
reset => key2[3].ACLR
reset => key2[2].ACLR
reset => key2[1].ACLR
reset => key2[0].ACLR
reset => key3[6].ACLR
reset => key3[5].ACLR
reset => key3[4].ACLR
reset => key3[3].ACLR
reset => key3[2].ACLR
reset => key3[1].ACLR
reset => key3[0].ACLR
reset => diff_play_vec[0].OUTPUTSELECT
reset => diff_play_vec[1].OUTPUTSELECT
reset => diff_play_vec[2].OUTPUTSELECT
reset => diff_play_vec[3].OUTPUTSELECT
reset => diff_play_vec[4].OUTPUTSELECT
reset => diff_play_vec[5].OUTPUTSELECT
reset => prev_wave_bank_rot[0].ENA
reset => wait_cycle.ENA
reset => prev_arp_mode_in.ENA
reset => param[5]~reg0.ENA
reset => param[4]~reg0.ENA
reset => param[3]~reg0.ENA
reset => param[2]~reg0.ENA
reset => param[1]~reg0.ENA
reset => param[0]~reg0.ENA
reset => prev_edit_sel_rot[0].ENA
reset => modifier[1]~reg0.ENA
reset => modifier[0]~reg0.ENA
reset => trig_vec[6].ENA
reset => trig_vec[5].ENA
reset => trig_vec[4].ENA
reset => trig_vec[3].ENA
reset => trig_vec[2].ENA
reset => trig_vec[1].ENA
reset => prev_trig_vec[6].ENA
reset => prev_trig_vec[5].ENA
reset => prev_trig_vec[4].ENA
reset => prev_trig_vec[3].ENA
reset => prev_trig_vec[2].ENA
reset => prev_trig_vec[1].ENA
reset => freq1[12]~reg0.ENA
reset => freq1[11]~reg0.ENA
reset => freq1[10]~reg0.ENA
reset => freq1[9]~reg0.ENA
reset => freq1[8]~reg0.ENA
reset => freq1[7]~reg0.ENA
reset => freq1[6]~reg0.ENA
reset => freq1[5]~reg0.ENA
reset => freq1[4]~reg0.ENA
reset => freq1[3]~reg0.ENA
reset => freq1[2]~reg0.ENA
reset => freq1[1]~reg0.ENA
reset => freq1[0]~reg0.ENA
reset => freq2[12]~reg0.ENA
reset => freq2[11]~reg0.ENA
reset => freq2[10]~reg0.ENA
reset => freq2[9]~reg0.ENA
reset => freq2[8]~reg0.ENA
reset => freq2[7]~reg0.ENA
reset => freq2[6]~reg0.ENA
reset => freq2[5]~reg0.ENA
reset => freq2[4]~reg0.ENA
reset => freq2[3]~reg0.ENA
reset => freq2[2]~reg0.ENA
reset => freq2[1]~reg0.ENA
reset => freq2[0]~reg0.ENA
reset => freq3[12]~reg0.ENA
reset => freq3[11]~reg0.ENA
reset => freq3[10]~reg0.ENA
reset => freq3[9]~reg0.ENA
reset => freq3[8]~reg0.ENA
reset => freq3[7]~reg0.ENA
reset => freq3[6]~reg0.ENA
reset => freq3[5]~reg0.ENA
reset => freq3[4]~reg0.ENA
reset => freq3[3]~reg0.ENA
reset => freq3[2]~reg0.ENA
reset => freq3[1]~reg0.ENA
reset => freq3[0]~reg0.ENA
reset => gate1.ENA
reset => gate2.ENA
reset => gate3.ENA
reset => gateblip1.ENA
reset => gateblip2.ENA
reset => gateblip3.ENA
reset => prev_edit_change_rot[0].ENA
arp_mode_in => process_1~3.IN0
arp_mode_in => process_1~2.IN1
arp_mode_in => prev_arp_mode_in.DATAIN
save_to_bank => controller_save_bank:sv_bnk.save
gate1o <= gate1.DB_MAX_OUTPUT_PORT_TYPE
gate2o <= gate2.DB_MAX_OUTPUT_PORT_TYPE
gate3o <= gate3.DB_MAX_OUTPUT_PORT_TYPE
freq1[0] <= freq1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq1[1] <= freq1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq1[2] <= freq1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq1[3] <= freq1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq1[4] <= freq1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq1[5] <= freq1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq1[6] <= freq1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq1[7] <= freq1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq1[8] <= freq1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq1[9] <= freq1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq1[10] <= freq1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq1[11] <= freq1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq1[12] <= freq1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq2[0] <= freq2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq2[1] <= freq2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq2[2] <= freq2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq2[3] <= freq2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq2[4] <= freq2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq2[5] <= freq2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq2[6] <= freq2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq2[7] <= freq2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq2[8] <= freq2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq2[9] <= freq2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq2[10] <= freq2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq2[11] <= freq2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq2[12] <= freq2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq3[0] <= freq3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq3[1] <= freq3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq3[2] <= freq3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq3[3] <= freq3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq3[4] <= freq3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq3[5] <= freq3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq3[6] <= freq3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq3[7] <= freq3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq3[8] <= freq3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq3[9] <= freq3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq3[10] <= freq3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq3[11] <= freq3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq3[12] <= freq3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arp_mode <= <GND>
arp_style[0] <= comb~0.DB_MAX_OUTPUT_PORT_TYPE
octave_out[0] <= octave[0].DB_MAX_OUTPUT_PORT_TYPE
octave_out[1] <= octave[1].DB_MAX_OUTPUT_PORT_TYPE
save_bank[0] <= save_bank_t[0].DB_MAX_OUTPUT_PORT_TYPE
save_bank[1] <= save_bank_t[1].DB_MAX_OUTPUT_PORT_TYPE
save_bank[2] <= save_bank_t[2].DB_MAX_OUTPUT_PORT_TYPE
save_mode <= controller_save_bank:sv_bnk.save_mode_out
param[0] <= param[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
param[1] <= param[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
param[2] <= param[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
param[3] <= param[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
param[4] <= param[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
param[5] <= param[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
modifier[0] <= modifier[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
modifier[1] <= modifier[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|controller:inst1|keyrom:kr1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]


|8bitbrain|controller:inst1|keyrom:kr1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_6k71:auto_generated.address_a[0]
address_a[1] => altsyncram_6k71:auto_generated.address_a[1]
address_a[2] => altsyncram_6k71:auto_generated.address_a[2]
address_a[3] => altsyncram_6k71:auto_generated.address_a[3]
address_a[4] => altsyncram_6k71:auto_generated.address_a[4]
address_a[5] => altsyncram_6k71:auto_generated.address_a[5]
address_a[6] => altsyncram_6k71:auto_generated.address_a[6]
address_a[7] => altsyncram_6k71:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6k71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6k71:auto_generated.q_a[0]
q_a[1] <= altsyncram_6k71:auto_generated.q_a[1]
q_a[2] <= altsyncram_6k71:auto_generated.q_a[2]
q_a[3] <= altsyncram_6k71:auto_generated.q_a[3]
q_a[4] <= altsyncram_6k71:auto_generated.q_a[4]
q_a[5] <= altsyncram_6k71:auto_generated.q_a[5]
q_a[6] <= altsyncram_6k71:auto_generated.q_a[6]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|controller:inst1|keyrom:kr1|altsyncram:altsyncram_component|altsyncram_6k71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT


|8bitbrain|controller:inst1|keyrom:kr2
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]


|8bitbrain|controller:inst1|keyrom:kr2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_6k71:auto_generated.address_a[0]
address_a[1] => altsyncram_6k71:auto_generated.address_a[1]
address_a[2] => altsyncram_6k71:auto_generated.address_a[2]
address_a[3] => altsyncram_6k71:auto_generated.address_a[3]
address_a[4] => altsyncram_6k71:auto_generated.address_a[4]
address_a[5] => altsyncram_6k71:auto_generated.address_a[5]
address_a[6] => altsyncram_6k71:auto_generated.address_a[6]
address_a[7] => altsyncram_6k71:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6k71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6k71:auto_generated.q_a[0]
q_a[1] <= altsyncram_6k71:auto_generated.q_a[1]
q_a[2] <= altsyncram_6k71:auto_generated.q_a[2]
q_a[3] <= altsyncram_6k71:auto_generated.q_a[3]
q_a[4] <= altsyncram_6k71:auto_generated.q_a[4]
q_a[5] <= altsyncram_6k71:auto_generated.q_a[5]
q_a[6] <= altsyncram_6k71:auto_generated.q_a[6]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|controller:inst1|keyrom:kr2|altsyncram:altsyncram_component|altsyncram_6k71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT


|8bitbrain|controller:inst1|keyrom:kr3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]


|8bitbrain|controller:inst1|keyrom:kr3|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_6k71:auto_generated.address_a[0]
address_a[1] => altsyncram_6k71:auto_generated.address_a[1]
address_a[2] => altsyncram_6k71:auto_generated.address_a[2]
address_a[3] => altsyncram_6k71:auto_generated.address_a[3]
address_a[4] => altsyncram_6k71:auto_generated.address_a[4]
address_a[5] => altsyncram_6k71:auto_generated.address_a[5]
address_a[6] => altsyncram_6k71:auto_generated.address_a[6]
address_a[7] => altsyncram_6k71:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6k71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6k71:auto_generated.q_a[0]
q_a[1] <= altsyncram_6k71:auto_generated.q_a[1]
q_a[2] <= altsyncram_6k71:auto_generated.q_a[2]
q_a[3] <= altsyncram_6k71:auto_generated.q_a[3]
q_a[4] <= altsyncram_6k71:auto_generated.q_a[4]
q_a[5] <= altsyncram_6k71:auto_generated.q_a[5]
q_a[6] <= altsyncram_6k71:auto_generated.q_a[6]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|controller:inst1|keyrom:kr3|altsyncram:altsyncram_component|altsyncram_6k71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT


|8bitbrain|controller:inst1|lpm_rom0:f1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]


|8bitbrain|controller:inst1|lpm_rom0:f1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_bj91:auto_generated.address_a[0]
address_a[1] => altsyncram_bj91:auto_generated.address_a[1]
address_a[2] => altsyncram_bj91:auto_generated.address_a[2]
address_a[3] => altsyncram_bj91:auto_generated.address_a[3]
address_a[4] => altsyncram_bj91:auto_generated.address_a[4]
address_a[5] => altsyncram_bj91:auto_generated.address_a[5]
address_a[6] => altsyncram_bj91:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bj91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_bj91:auto_generated.q_a[0]
q_a[1] <= altsyncram_bj91:auto_generated.q_a[1]
q_a[2] <= altsyncram_bj91:auto_generated.q_a[2]
q_a[3] <= altsyncram_bj91:auto_generated.q_a[3]
q_a[4] <= altsyncram_bj91:auto_generated.q_a[4]
q_a[5] <= altsyncram_bj91:auto_generated.q_a[5]
q_a[6] <= altsyncram_bj91:auto_generated.q_a[6]
q_a[7] <= altsyncram_bj91:auto_generated.q_a[7]
q_a[8] <= altsyncram_bj91:auto_generated.q_a[8]
q_a[9] <= altsyncram_bj91:auto_generated.q_a[9]
q_a[10] <= altsyncram_bj91:auto_generated.q_a[10]
q_a[11] <= altsyncram_bj91:auto_generated.q_a[11]
q_a[12] <= altsyncram_bj91:auto_generated.q_a[12]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|controller:inst1|lpm_rom0:f1|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT


|8bitbrain|controller:inst1|lpm_rom0:f2
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]


|8bitbrain|controller:inst1|lpm_rom0:f2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_bj91:auto_generated.address_a[0]
address_a[1] => altsyncram_bj91:auto_generated.address_a[1]
address_a[2] => altsyncram_bj91:auto_generated.address_a[2]
address_a[3] => altsyncram_bj91:auto_generated.address_a[3]
address_a[4] => altsyncram_bj91:auto_generated.address_a[4]
address_a[5] => altsyncram_bj91:auto_generated.address_a[5]
address_a[6] => altsyncram_bj91:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bj91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_bj91:auto_generated.q_a[0]
q_a[1] <= altsyncram_bj91:auto_generated.q_a[1]
q_a[2] <= altsyncram_bj91:auto_generated.q_a[2]
q_a[3] <= altsyncram_bj91:auto_generated.q_a[3]
q_a[4] <= altsyncram_bj91:auto_generated.q_a[4]
q_a[5] <= altsyncram_bj91:auto_generated.q_a[5]
q_a[6] <= altsyncram_bj91:auto_generated.q_a[6]
q_a[7] <= altsyncram_bj91:auto_generated.q_a[7]
q_a[8] <= altsyncram_bj91:auto_generated.q_a[8]
q_a[9] <= altsyncram_bj91:auto_generated.q_a[9]
q_a[10] <= altsyncram_bj91:auto_generated.q_a[10]
q_a[11] <= altsyncram_bj91:auto_generated.q_a[11]
q_a[12] <= altsyncram_bj91:auto_generated.q_a[12]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|controller:inst1|lpm_rom0:f2|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT


|8bitbrain|controller:inst1|lpm_rom0:f3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]


|8bitbrain|controller:inst1|lpm_rom0:f3|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_bj91:auto_generated.address_a[0]
address_a[1] => altsyncram_bj91:auto_generated.address_a[1]
address_a[2] => altsyncram_bj91:auto_generated.address_a[2]
address_a[3] => altsyncram_bj91:auto_generated.address_a[3]
address_a[4] => altsyncram_bj91:auto_generated.address_a[4]
address_a[5] => altsyncram_bj91:auto_generated.address_a[5]
address_a[6] => altsyncram_bj91:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bj91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_bj91:auto_generated.q_a[0]
q_a[1] <= altsyncram_bj91:auto_generated.q_a[1]
q_a[2] <= altsyncram_bj91:auto_generated.q_a[2]
q_a[3] <= altsyncram_bj91:auto_generated.q_a[3]
q_a[4] <= altsyncram_bj91:auto_generated.q_a[4]
q_a[5] <= altsyncram_bj91:auto_generated.q_a[5]
q_a[6] <= altsyncram_bj91:auto_generated.q_a[6]
q_a[7] <= altsyncram_bj91:auto_generated.q_a[7]
q_a[8] <= altsyncram_bj91:auto_generated.q_a[8]
q_a[9] <= altsyncram_bj91:auto_generated.q_a[9]
q_a[10] <= altsyncram_bj91:auto_generated.q_a[10]
q_a[11] <= altsyncram_bj91:auto_generated.q_a[11]
q_a[12] <= altsyncram_bj91:auto_generated.q_a[12]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|controller:inst1|lpm_rom0:f3|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT


|8bitbrain|controller:inst1|controller_save_bank:sv_bnk
clk => int_bank:mode_bank.clock
clk => int_bank:octave_bank.clock
clk => int_bank:ch3_offset3_bank.clock
clk => int_bank:ch3_offset2_bank.clock
clk => int_bank:ch2_offset3_bank.clock
clk => int_bank:ch2_offset2_bank.clock
clk => int_bank:ch1_offset3_bank.clock
clk => wren.CLK
clk => prev_save.CLK
clk => int_bank:ch1_offset2_bank.clock
bank_in[0] => int_bank:mode_bank.address[0]
bank_in[0] => int_bank:octave_bank.address[0]
bank_in[0] => int_bank:ch3_offset3_bank.address[0]
bank_in[0] => int_bank:ch3_offset2_bank.address[0]
bank_in[0] => int_bank:ch2_offset3_bank.address[0]
bank_in[0] => int_bank:ch2_offset2_bank.address[0]
bank_in[0] => int_bank:ch1_offset3_bank.address[0]
bank_in[0] => int_bank:ch1_offset2_bank.address[0]
bank_in[1] => int_bank:mode_bank.address[1]
bank_in[1] => int_bank:octave_bank.address[1]
bank_in[1] => int_bank:ch3_offset3_bank.address[1]
bank_in[1] => int_bank:ch3_offset2_bank.address[1]
bank_in[1] => int_bank:ch2_offset3_bank.address[1]
bank_in[1] => int_bank:ch2_offset2_bank.address[1]
bank_in[1] => int_bank:ch1_offset3_bank.address[1]
bank_in[1] => int_bank:ch1_offset2_bank.address[1]
bank_in[2] => int_bank:mode_bank.address[2]
bank_in[2] => int_bank:octave_bank.address[2]
bank_in[2] => int_bank:ch3_offset3_bank.address[2]
bank_in[2] => int_bank:ch3_offset2_bank.address[2]
bank_in[2] => int_bank:ch2_offset3_bank.address[2]
bank_in[2] => int_bank:ch2_offset2_bank.address[2]
bank_in[2] => int_bank:ch1_offset3_bank.address[2]
bank_in[2] => int_bank:ch1_offset2_bank.address[2]
save => prev_save.DATAIN
save => save_mode.CLK
save => process_0~1.IN0
save => process_0~0.IN1
octave_in[0] => int_bank:octave_bank.data[0]
octave_in[1] => int_bank:octave_bank.data[1]
octave_in[2] => int_bank:octave_bank.data[2]
mode_in => int_bank:mode_bank.data[0]
ch1offset2_in[0] => int_bank:ch1_offset2_bank.data[0]
ch1offset2_in[1] => int_bank:ch1_offset2_bank.data[1]
ch1offset2_in[2] => int_bank:ch1_offset2_bank.data[2]
ch1offset2_in[3] => int_bank:ch1_offset2_bank.data[3]
ch1offset2_in[4] => int_bank:ch1_offset2_bank.data[4]
ch1offset2_in[5] => int_bank:ch1_offset2_bank.data[5]
ch1offset3_in[0] => int_bank:ch1_offset3_bank.data[0]
ch1offset3_in[1] => int_bank:ch1_offset3_bank.data[1]
ch1offset3_in[2] => int_bank:ch1_offset3_bank.data[2]
ch1offset3_in[3] => int_bank:ch1_offset3_bank.data[3]
ch1offset3_in[4] => int_bank:ch1_offset3_bank.data[4]
ch1offset3_in[5] => int_bank:ch1_offset3_bank.data[5]
ch2offset2_in[0] => int_bank:ch2_offset2_bank.data[0]
ch2offset2_in[1] => int_bank:ch2_offset2_bank.data[1]
ch2offset2_in[2] => int_bank:ch2_offset2_bank.data[2]
ch2offset2_in[3] => int_bank:ch2_offset2_bank.data[3]
ch2offset2_in[4] => int_bank:ch2_offset2_bank.data[4]
ch2offset2_in[5] => int_bank:ch2_offset2_bank.data[5]
ch2offset3_in[0] => int_bank:ch2_offset3_bank.data[0]
ch2offset3_in[1] => int_bank:ch2_offset3_bank.data[1]
ch2offset3_in[2] => int_bank:ch2_offset3_bank.data[2]
ch2offset3_in[3] => int_bank:ch2_offset3_bank.data[3]
ch2offset3_in[4] => int_bank:ch2_offset3_bank.data[4]
ch2offset3_in[5] => int_bank:ch2_offset3_bank.data[5]
ch3offset2_in[0] => int_bank:ch3_offset2_bank.data[0]
ch3offset2_in[1] => int_bank:ch3_offset2_bank.data[1]
ch3offset2_in[2] => int_bank:ch3_offset2_bank.data[2]
ch3offset2_in[3] => int_bank:ch3_offset2_bank.data[3]
ch3offset2_in[4] => int_bank:ch3_offset2_bank.data[4]
ch3offset2_in[5] => int_bank:ch3_offset2_bank.data[5]
ch3offset3_in[0] => int_bank:ch3_offset3_bank.data[0]
ch3offset3_in[1] => int_bank:ch3_offset3_bank.data[1]
ch3offset3_in[2] => int_bank:ch3_offset3_bank.data[2]
ch3offset3_in[3] => int_bank:ch3_offset3_bank.data[3]
ch3offset3_in[4] => int_bank:ch3_offset3_bank.data[4]
ch3offset3_in[5] => int_bank:ch3_offset3_bank.data[5]
octave[0] <= int_bank:octave_bank.q[0]
octave[1] <= int_bank:octave_bank.q[1]
octave[2] <= int_bank:octave_bank.q[2]
mode <= int_bank:mode_bank.q[0]
ch1offset2[0] <= int_bank:ch1_offset2_bank.q[0]
ch1offset2[1] <= int_bank:ch1_offset2_bank.q[1]
ch1offset2[2] <= int_bank:ch1_offset2_bank.q[2]
ch1offset2[3] <= int_bank:ch1_offset2_bank.q[3]
ch1offset2[4] <= int_bank:ch1_offset2_bank.q[4]
ch1offset2[5] <= int_bank:ch1_offset2_bank.q[5]
ch1offset3[0] <= int_bank:ch1_offset3_bank.q[0]
ch1offset3[1] <= int_bank:ch1_offset3_bank.q[1]
ch1offset3[2] <= int_bank:ch1_offset3_bank.q[2]
ch1offset3[3] <= int_bank:ch1_offset3_bank.q[3]
ch1offset3[4] <= int_bank:ch1_offset3_bank.q[4]
ch1offset3[5] <= int_bank:ch1_offset3_bank.q[5]
ch2offset2[0] <= int_bank:ch2_offset2_bank.q[0]
ch2offset2[1] <= int_bank:ch2_offset2_bank.q[1]
ch2offset2[2] <= int_bank:ch2_offset2_bank.q[2]
ch2offset2[3] <= int_bank:ch2_offset2_bank.q[3]
ch2offset2[4] <= int_bank:ch2_offset2_bank.q[4]
ch2offset2[5] <= int_bank:ch2_offset2_bank.q[5]
ch2offset3[0] <= int_bank:ch2_offset3_bank.q[0]
ch2offset3[1] <= int_bank:ch2_offset3_bank.q[1]
ch2offset3[2] <= int_bank:ch2_offset3_bank.q[2]
ch2offset3[3] <= int_bank:ch2_offset3_bank.q[3]
ch2offset3[4] <= int_bank:ch2_offset3_bank.q[4]
ch2offset3[5] <= int_bank:ch2_offset3_bank.q[5]
ch3offset2[0] <= int_bank:ch3_offset2_bank.q[0]
ch3offset2[1] <= int_bank:ch3_offset2_bank.q[1]
ch3offset2[2] <= int_bank:ch3_offset2_bank.q[2]
ch3offset2[3] <= int_bank:ch3_offset2_bank.q[3]
ch3offset2[4] <= int_bank:ch3_offset2_bank.q[4]
ch3offset2[5] <= int_bank:ch3_offset2_bank.q[5]
ch3offset3[0] <= int_bank:ch3_offset3_bank.q[0]
ch3offset3[1] <= int_bank:ch3_offset3_bank.q[1]
ch3offset3[2] <= int_bank:ch3_offset3_bank.q[2]
ch3offset3[3] <= int_bank:ch3_offset3_bank.q[3]
ch3offset3[4] <= int_bank:ch3_offset3_bank.q[4]
ch3offset3[5] <= int_bank:ch3_offset3_bank.q[5]
save_mode_out <= save_mode.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:ch1_offset2_bank
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]


|8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:ch1_offset2_bank|altsyncram:altsyncram_component
wren_a => altsyncram_sjc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_sjc1:auto_generated.data_a[0]
data_a[1] => altsyncram_sjc1:auto_generated.data_a[1]
data_a[2] => altsyncram_sjc1:auto_generated.data_a[2]
data_a[3] => altsyncram_sjc1:auto_generated.data_a[3]
data_a[4] => altsyncram_sjc1:auto_generated.data_a[4]
data_a[5] => altsyncram_sjc1:auto_generated.data_a[5]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_sjc1:auto_generated.address_a[0]
address_a[1] => altsyncram_sjc1:auto_generated.address_a[1]
address_a[2] => altsyncram_sjc1:auto_generated.address_a[2]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_sjc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_sjc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_sjc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_sjc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_sjc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_sjc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_sjc1:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:ch1_offset2_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE


|8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:ch1_offset3_bank
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]


|8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:ch1_offset3_bank|altsyncram:altsyncram_component
wren_a => altsyncram_sjc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_sjc1:auto_generated.data_a[0]
data_a[1] => altsyncram_sjc1:auto_generated.data_a[1]
data_a[2] => altsyncram_sjc1:auto_generated.data_a[2]
data_a[3] => altsyncram_sjc1:auto_generated.data_a[3]
data_a[4] => altsyncram_sjc1:auto_generated.data_a[4]
data_a[5] => altsyncram_sjc1:auto_generated.data_a[5]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_sjc1:auto_generated.address_a[0]
address_a[1] => altsyncram_sjc1:auto_generated.address_a[1]
address_a[2] => altsyncram_sjc1:auto_generated.address_a[2]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_sjc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_sjc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_sjc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_sjc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_sjc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_sjc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_sjc1:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:ch1_offset3_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE


|8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:ch2_offset2_bank
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]


|8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:ch2_offset2_bank|altsyncram:altsyncram_component
wren_a => altsyncram_sjc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_sjc1:auto_generated.data_a[0]
data_a[1] => altsyncram_sjc1:auto_generated.data_a[1]
data_a[2] => altsyncram_sjc1:auto_generated.data_a[2]
data_a[3] => altsyncram_sjc1:auto_generated.data_a[3]
data_a[4] => altsyncram_sjc1:auto_generated.data_a[4]
data_a[5] => altsyncram_sjc1:auto_generated.data_a[5]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_sjc1:auto_generated.address_a[0]
address_a[1] => altsyncram_sjc1:auto_generated.address_a[1]
address_a[2] => altsyncram_sjc1:auto_generated.address_a[2]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_sjc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_sjc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_sjc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_sjc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_sjc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_sjc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_sjc1:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:ch2_offset2_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE


|8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:ch2_offset3_bank
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]


|8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:ch2_offset3_bank|altsyncram:altsyncram_component
wren_a => altsyncram_sjc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_sjc1:auto_generated.data_a[0]
data_a[1] => altsyncram_sjc1:auto_generated.data_a[1]
data_a[2] => altsyncram_sjc1:auto_generated.data_a[2]
data_a[3] => altsyncram_sjc1:auto_generated.data_a[3]
data_a[4] => altsyncram_sjc1:auto_generated.data_a[4]
data_a[5] => altsyncram_sjc1:auto_generated.data_a[5]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_sjc1:auto_generated.address_a[0]
address_a[1] => altsyncram_sjc1:auto_generated.address_a[1]
address_a[2] => altsyncram_sjc1:auto_generated.address_a[2]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_sjc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_sjc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_sjc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_sjc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_sjc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_sjc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_sjc1:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:ch2_offset3_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE


|8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:ch3_offset2_bank
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]


|8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:ch3_offset2_bank|altsyncram:altsyncram_component
wren_a => altsyncram_sjc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_sjc1:auto_generated.data_a[0]
data_a[1] => altsyncram_sjc1:auto_generated.data_a[1]
data_a[2] => altsyncram_sjc1:auto_generated.data_a[2]
data_a[3] => altsyncram_sjc1:auto_generated.data_a[3]
data_a[4] => altsyncram_sjc1:auto_generated.data_a[4]
data_a[5] => altsyncram_sjc1:auto_generated.data_a[5]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_sjc1:auto_generated.address_a[0]
address_a[1] => altsyncram_sjc1:auto_generated.address_a[1]
address_a[2] => altsyncram_sjc1:auto_generated.address_a[2]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_sjc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_sjc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_sjc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_sjc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_sjc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_sjc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_sjc1:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:ch3_offset2_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE


|8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:ch3_offset3_bank
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]


|8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:ch3_offset3_bank|altsyncram:altsyncram_component
wren_a => altsyncram_sjc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_sjc1:auto_generated.data_a[0]
data_a[1] => altsyncram_sjc1:auto_generated.data_a[1]
data_a[2] => altsyncram_sjc1:auto_generated.data_a[2]
data_a[3] => altsyncram_sjc1:auto_generated.data_a[3]
data_a[4] => altsyncram_sjc1:auto_generated.data_a[4]
data_a[5] => altsyncram_sjc1:auto_generated.data_a[5]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_sjc1:auto_generated.address_a[0]
address_a[1] => altsyncram_sjc1:auto_generated.address_a[1]
address_a[2] => altsyncram_sjc1:auto_generated.address_a[2]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_sjc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_sjc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_sjc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_sjc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_sjc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_sjc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_sjc1:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:ch3_offset3_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE


|8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:octave_bank
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]


|8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:octave_bank|altsyncram:altsyncram_component
wren_a => altsyncram_sjc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_sjc1:auto_generated.data_a[0]
data_a[1] => altsyncram_sjc1:auto_generated.data_a[1]
data_a[2] => altsyncram_sjc1:auto_generated.data_a[2]
data_a[3] => altsyncram_sjc1:auto_generated.data_a[3]
data_a[4] => altsyncram_sjc1:auto_generated.data_a[4]
data_a[5] => altsyncram_sjc1:auto_generated.data_a[5]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_sjc1:auto_generated.address_a[0]
address_a[1] => altsyncram_sjc1:auto_generated.address_a[1]
address_a[2] => altsyncram_sjc1:auto_generated.address_a[2]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_sjc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_sjc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_sjc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_sjc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_sjc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_sjc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_sjc1:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:octave_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE


|8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:mode_bank
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]


|8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:mode_bank|altsyncram:altsyncram_component
wren_a => altsyncram_sjc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_sjc1:auto_generated.data_a[0]
data_a[1] => altsyncram_sjc1:auto_generated.data_a[1]
data_a[2] => altsyncram_sjc1:auto_generated.data_a[2]
data_a[3] => altsyncram_sjc1:auto_generated.data_a[3]
data_a[4] => altsyncram_sjc1:auto_generated.data_a[4]
data_a[5] => altsyncram_sjc1:auto_generated.data_a[5]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_sjc1:auto_generated.address_a[0]
address_a[1] => altsyncram_sjc1:auto_generated.address_a[1]
address_a[2] => altsyncram_sjc1:auto_generated.address_a[2]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_sjc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_sjc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_sjc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_sjc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_sjc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_sjc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_sjc1:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:mode_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE


|8bitbrain|controller:inst1|maj7:seq1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|8bitbrain|controller:inst1|maj7:seq1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pec1:auto_generated.address_a[0]
address_a[1] => altsyncram_pec1:auto_generated.address_a[1]
address_a[2] => altsyncram_pec1:auto_generated.address_a[2]
address_a[3] => altsyncram_pec1:auto_generated.address_a[3]
address_a[4] => altsyncram_pec1:auto_generated.address_a[4]
address_a[5] => altsyncram_pec1:auto_generated.address_a[5]
address_a[6] => altsyncram_pec1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pec1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pec1:auto_generated.q_a[0]
q_a[1] <= altsyncram_pec1:auto_generated.q_a[1]
q_a[2] <= altsyncram_pec1:auto_generated.q_a[2]
q_a[3] <= altsyncram_pec1:auto_generated.q_a[3]
q_a[4] <= altsyncram_pec1:auto_generated.q_a[4]
q_a[5] <= altsyncram_pec1:auto_generated.q_a[5]
q_a[6] <= altsyncram_pec1:auto_generated.q_a[6]
q_a[7] <= altsyncram_pec1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated
address_a[0] => altsyncram_en82:altsyncram1.address_a[0]
address_a[1] => altsyncram_en82:altsyncram1.address_a[1]
address_a[2] => altsyncram_en82:altsyncram1.address_a[2]
address_a[3] => altsyncram_en82:altsyncram1.address_a[3]
address_a[4] => altsyncram_en82:altsyncram1.address_a[4]
address_a[5] => altsyncram_en82:altsyncram1.address_a[5]
address_a[6] => altsyncram_en82:altsyncram1.address_a[6]
clock0 => altsyncram_en82:altsyncram1.clock0
q_a[0] <= altsyncram_en82:altsyncram1.q_a[0]
q_a[1] <= altsyncram_en82:altsyncram1.q_a[1]
q_a[2] <= altsyncram_en82:altsyncram1.q_a[2]
q_a[3] <= altsyncram_en82:altsyncram1.q_a[3]
q_a[4] <= altsyncram_en82:altsyncram1.q_a[4]
q_a[5] <= altsyncram_en82:altsyncram1.q_a[5]
q_a[6] <= altsyncram_en82:altsyncram1.q_a[6]
q_a[7] <= altsyncram_en82:altsyncram1.q_a[7]


|8bitbrain|controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_b => ram_block3a0.PORTBRE
wren_b => ram_block3a1.PORTBRE
wren_b => ram_block3a2.PORTBRE
wren_b => ram_block3a3.PORTBRE
wren_b => ram_block3a4.PORTBRE
wren_b => ram_block3a5.PORTBRE
wren_b => ram_block3a6.PORTBRE
wren_b => ram_block3a7.PORTBRE


|8bitbrain|controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write~0.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg~15.DATAB
data_read[1] => ram_rom_data_reg~14.DATAB
data_read[2] => ram_rom_data_reg~13.DATAB
data_read[3] => ram_rom_data_reg~12.DATAB
data_read[4] => ram_rom_data_reg~11.DATAB
data_read[5] => ram_rom_data_reg~10.DATAB
data_read[6] => ram_rom_data_reg~9.DATAB
data_read[7] => ram_rom_data_reg~8.DATAB
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => bypass_reg_out.CLK
raw_tck => is_in_use_reg.CLK
raw_tck => tck_usr.DATAIN
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => ram_rom_data_reg~0.DATAB
tdi => ram_rom_addr_reg~7.DATAB
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => name_gen~0.IN1
usr1 => dr_scan.IN1
jtag_state_cdr => name_gen~1.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_sdr => name_gen~1.IN0
jtag_state_sdr => sdr.IN1
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_udr => udr.IN0
jtag_state_uir => ~NO_FANOUT~
clr => bypass_reg_out.ACLR
clr => is_in_use_reg.ACLR
ena => name_gen~0.IN0
ena => dr_scan.IN0
ena => bypass_reg_out.ENA
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => is_in_use_reg~1.OUTPUTSELECT
ir_in[0] => tdo~1.OUTPUTSELECT
ir_in[0] => process_0~5.IN0
ir_in[1] => ram_rom_incr_addr~0.IN0
ir_in[1] => process_0~3.IN0
ir_in[1] => process_0~1.IN0
ir_in[2] => enable_write~0.IN0
ir_in[2] => ram_rom_incr_addr~1.IN0
ir_in[2] => process_0~3.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => process_0~6.IN0
ir_in[3] => process_0~2.IN0
ir_in[3] => process_0~0.IN1
ir_in[4] => is_in_use_reg~0.OUTPUTSELECT
ir_in[4] => process_0~5.IN1
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo~1.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => word_counter[4].CLK
TCK => word_counter[3].CLK
TCK => word_counter[2].CLK
TCK => word_counter[1].CLK
TCK => word_counter[0].CLK
TCK => WORD_SR[3].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[0].CLK
SHIFT => WORD_SR~3.OUTPUTSELECT
SHIFT => WORD_SR~2.OUTPUTSELECT
SHIFT => WORD_SR~1.OUTPUTSELECT
SHIFT => WORD_SR~0.OUTPUTSELECT
SHIFT => word_counter~9.OUTPUTSELECT
SHIFT => word_counter~8.OUTPUTSELECT
SHIFT => word_counter~7.OUTPUTSELECT
SHIFT => word_counter~6.OUTPUTSELECT
SHIFT => word_counter~5.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => WORD_SR~7.OUTPUTSELECT
ENA => WORD_SR~6.OUTPUTSELECT
ENA => WORD_SR~5.OUTPUTSELECT
ENA => WORD_SR~4.OUTPUTSELECT
ENA => word_counter~14.OUTPUTSELECT
ENA => word_counter~13.OUTPUTSELECT
ENA => word_counter~12.OUTPUTSELECT
ENA => word_counter~11.OUTPUTSELECT
ENA => word_counter~10.OUTPUTSELECT
TDI => WORD_SR~0.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|controller:inst1|dom7:seq2
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|8bitbrain|controller:inst1|dom7:seq2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_nd91:auto_generated.address_a[0]
address_a[1] => altsyncram_nd91:auto_generated.address_a[1]
address_a[2] => altsyncram_nd91:auto_generated.address_a[2]
address_a[3] => altsyncram_nd91:auto_generated.address_a[3]
address_a[4] => altsyncram_nd91:auto_generated.address_a[4]
address_a[5] => altsyncram_nd91:auto_generated.address_a[5]
address_a[6] => altsyncram_nd91:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nd91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_nd91:auto_generated.q_a[0]
q_a[1] <= altsyncram_nd91:auto_generated.q_a[1]
q_a[2] <= altsyncram_nd91:auto_generated.q_a[2]
q_a[3] <= altsyncram_nd91:auto_generated.q_a[3]
q_a[4] <= altsyncram_nd91:auto_generated.q_a[4]
q_a[5] <= altsyncram_nd91:auto_generated.q_a[5]
q_a[6] <= altsyncram_nd91:auto_generated.q_a[6]
q_a[7] <= altsyncram_nd91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|controller:inst1|dom7:seq2|altsyncram:altsyncram_component|altsyncram_nd91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|8bitbrain|controller:inst1|pow:seq3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|8bitbrain|controller:inst1|pow:seq3|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_mc91:auto_generated.address_a[0]
address_a[1] => altsyncram_mc91:auto_generated.address_a[1]
address_a[2] => altsyncram_mc91:auto_generated.address_a[2]
address_a[3] => altsyncram_mc91:auto_generated.address_a[3]
address_a[4] => altsyncram_mc91:auto_generated.address_a[4]
address_a[5] => altsyncram_mc91:auto_generated.address_a[5]
address_a[6] => altsyncram_mc91:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mc91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_mc91:auto_generated.q_a[0]
q_a[1] <= altsyncram_mc91:auto_generated.q_a[1]
q_a[2] <= altsyncram_mc91:auto_generated.q_a[2]
q_a[3] <= altsyncram_mc91:auto_generated.q_a[3]
q_a[4] <= altsyncram_mc91:auto_generated.q_a[4]
q_a[5] <= altsyncram_mc91:auto_generated.q_a[5]
q_a[6] <= altsyncram_mc91:auto_generated.q_a[6]
q_a[7] <= altsyncram_mc91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|controller:inst1|pow:seq3|altsyncram:altsyncram_component|altsyncram_mc91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|8bitbrain|debouncer:inst23
clk => shift[11].CLK
clk => shift[10].CLK
clk => shift[9].CLK
clk => shift[8].CLK
clk => shift[7].CLK
clk => shift[6].CLK
clk => shift[5].CLK
clk => shift[4].CLK
clk => shift[3].CLK
clk => shift[2].CLK
clk => shift[1].CLK
clk => shift[0].CLK
switch => shift[11].DATAIN
dbswitch <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|divider:inst24
clk => cnt[9].CLK
clk => cnt[8].CLK
clk => cnt[7].CLK
clk => cnt[6].CLK
clk => cnt[5].CLK
clk => cnt[4].CLK
clk => cnt[3].CLK
clk => cnt[2].CLK
clk => cnt[1].CLK
clk => cnt[0].CLK
clk => clkout~reg0.CLK
en => cnt[1].ENA
en => cnt[0].ENA
en => clkout~reg0.ENA
en => cnt[2].ENA
en => cnt[3].ENA
en => cnt[4].ENA
en => cnt[5].ENA
en => cnt[6].ENA
en => cnt[7].ENA
en => cnt[8].ENA
en => cnt[9].ENA
clkout <= clkout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|debouncer:inst26
clk => shift[11].CLK
clk => shift[10].CLK
clk => shift[9].CLK
clk => shift[8].CLK
clk => shift[7].CLK
clk => shift[6].CLK
clk => shift[5].CLK
clk => shift[4].CLK
clk => shift[3].CLK
clk => shift[2].CLK
clk => shift[1].CLK
clk => shift[0].CLK
switch => shift[11].DATAIN
dbswitch <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|btn_reg:inst4
clk => cnt[14].CLK
clk => cnt[13].CLK
clk => cnt[12].CLK
clk => cnt[11].CLK
clk => cnt[10].CLK
clk => cnt[9].CLK
clk => cnt[8].CLK
clk => cnt[7].CLK
clk => cnt[6].CLK
clk => cnt[5].CLK
clk => cnt[4].CLK
clk => cnt[3].CLK
clk => cnt[2].CLK
clk => cnt[1].CLK
clk => cnt[0].CLK
clk => btn_clk.CLK
clk => shiftarr[6][9].CLK
clk => shiftarr[6][8].CLK
clk => shiftarr[6][7].CLK
clk => shiftarr[6][6].CLK
clk => shiftarr[6][5].CLK
clk => shiftarr[6][4].CLK
clk => shiftarr[6][3].CLK
clk => shiftarr[6][2].CLK
clk => shiftarr[6][1].CLK
clk => shiftarr[6][0].CLK
clk => shiftarr[5][9].CLK
clk => shiftarr[5][8].CLK
clk => shiftarr[5][7].CLK
clk => shiftarr[5][6].CLK
clk => shiftarr[5][5].CLK
clk => shiftarr[5][4].CLK
clk => shiftarr[5][3].CLK
clk => shiftarr[5][2].CLK
clk => shiftarr[5][1].CLK
clk => shiftarr[5][0].CLK
clk => shiftarr[4][9].CLK
clk => shiftarr[4][8].CLK
clk => shiftarr[4][7].CLK
clk => shiftarr[4][6].CLK
clk => shiftarr[4][5].CLK
clk => shiftarr[4][4].CLK
clk => shiftarr[4][3].CLK
clk => shiftarr[4][2].CLK
clk => shiftarr[4][1].CLK
clk => shiftarr[4][0].CLK
clk => shiftarr[3][9].CLK
clk => shiftarr[3][8].CLK
clk => shiftarr[3][7].CLK
clk => shiftarr[3][6].CLK
clk => shiftarr[3][5].CLK
clk => shiftarr[3][4].CLK
clk => shiftarr[3][3].CLK
clk => shiftarr[3][2].CLK
clk => shiftarr[3][1].CLK
clk => shiftarr[3][0].CLK
clk => shiftarr[2][9].CLK
clk => shiftarr[2][8].CLK
clk => shiftarr[2][7].CLK
clk => shiftarr[2][6].CLK
clk => shiftarr[2][5].CLK
clk => shiftarr[2][4].CLK
clk => shiftarr[2][3].CLK
clk => shiftarr[2][2].CLK
clk => shiftarr[2][1].CLK
clk => shiftarr[2][0].CLK
clk => shiftarr[1][9].CLK
clk => shiftarr[1][8].CLK
clk => shiftarr[1][7].CLK
clk => shiftarr[1][6].CLK
clk => shiftarr[1][5].CLK
clk => shiftarr[1][4].CLK
clk => shiftarr[1][3].CLK
clk => shiftarr[1][2].CLK
clk => shiftarr[1][1].CLK
clk => shiftarr[1][0].CLK
clk => shiftarr[0][9].CLK
clk => shiftarr[0][8].CLK
clk => shiftarr[0][7].CLK
clk => shiftarr[0][6].CLK
clk => shiftarr[0][5].CLK
clk => shiftarr[0][4].CLK
clk => shiftarr[0][3].CLK
clk => shiftarr[0][2].CLK
clk => shiftarr[0][1].CLK
clk => shiftarr[0][0].CLK
btns[0] => shiftarr[0][9].DATAIN
btns[1] => shiftarr[1][9].DATAIN
btns[2] => shiftarr[2][9].DATAIN
btns[3] => shiftarr[3][9].DATAIN
btns[4] => shiftarr[4][9].DATAIN
btns[5] => shiftarr[5][9].DATAIN
btns[6] => shiftarr[6][9].DATAIN
btn_reg[0] <= btn_reg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
btn_reg[1] <= btn_reg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
btn_reg[2] <= btn_reg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
btn_reg[3] <= btn_reg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
btn_reg[4] <= btn_reg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
btn_reg[5] <= btn_reg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
btn_reg[6] <= btn_reg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|wavegen:inst6
clk => square:sq3.clock
clk => square:sq2.clock
clk => square:sq1.clock
clk => triangle:tri3.clock
clk => triangle:tri2.clock
clk => triangle:tri1.clock
clk => addrgen:addr_gen3.clk
clk => addrgen:addr_gen2.clk
clk => addrgen:addr_gen1.clk
clk => wave_sel[2].CLK
clk => wave_sel[1].CLK
clk => wave_sel[0].CLK
clk => prev_wave_form_rot[0].CLK
clk => prev_save_bank[2].CLK
clk => prev_save_bank[1].CLK
clk => prev_save_bank[0].CLK
clk => wait_cycle.CLK
clk => wavegen_save_bank:waveselect_bank.clk
freq1[0] => addrgen:addr_gen1.freq[0]
freq1[1] => addrgen:addr_gen1.freq[1]
freq1[2] => addrgen:addr_gen1.freq[2]
freq1[3] => addrgen:addr_gen1.freq[3]
freq1[4] => addrgen:addr_gen1.freq[4]
freq1[5] => addrgen:addr_gen1.freq[5]
freq1[6] => addrgen:addr_gen1.freq[6]
freq1[7] => addrgen:addr_gen1.freq[7]
freq1[8] => addrgen:addr_gen1.freq[8]
freq1[9] => addrgen:addr_gen1.freq[9]
freq1[10] => addrgen:addr_gen1.freq[10]
freq1[11] => addrgen:addr_gen1.freq[11]
freq1[12] => addrgen:addr_gen1.freq[12]
freq2[0] => addrgen:addr_gen2.freq[0]
freq2[1] => addrgen:addr_gen2.freq[1]
freq2[2] => addrgen:addr_gen2.freq[2]
freq2[3] => addrgen:addr_gen2.freq[3]
freq2[4] => addrgen:addr_gen2.freq[4]
freq2[5] => addrgen:addr_gen2.freq[5]
freq2[6] => addrgen:addr_gen2.freq[6]
freq2[7] => addrgen:addr_gen2.freq[7]
freq2[8] => addrgen:addr_gen2.freq[8]
freq2[9] => addrgen:addr_gen2.freq[9]
freq2[10] => addrgen:addr_gen2.freq[10]
freq2[11] => addrgen:addr_gen2.freq[11]
freq2[12] => addrgen:addr_gen2.freq[12]
freq3[0] => addrgen:addr_gen3.freq[0]
freq3[1] => addrgen:addr_gen3.freq[1]
freq3[2] => addrgen:addr_gen3.freq[2]
freq3[3] => addrgen:addr_gen3.freq[3]
freq3[4] => addrgen:addr_gen3.freq[4]
freq3[5] => addrgen:addr_gen3.freq[5]
freq3[6] => addrgen:addr_gen3.freq[6]
freq3[7] => addrgen:addr_gen3.freq[7]
freq3[8] => addrgen:addr_gen3.freq[8]
freq3[9] => addrgen:addr_gen3.freq[9]
freq3[10] => addrgen:addr_gen3.freq[10]
freq3[11] => addrgen:addr_gen3.freq[11]
freq3[12] => addrgen:addr_gen3.freq[12]
save_bank[0] => wavegen_save_bank:waveselect_bank.bank_in[0]
save_bank[0] => prev_save_bank~2.DATAB
save_bank[0] => Equal0.IN2
save_bank[1] => wavegen_save_bank:waveselect_bank.bank_in[1]
save_bank[1] => prev_save_bank~1.DATAB
save_bank[1] => Equal0.IN1
save_bank[2] => wavegen_save_bank:waveselect_bank.bank_in[2]
save_bank[2] => prev_save_bank~0.DATAB
save_bank[2] => Equal0.IN0
save_mode => wavegen_save_bank:waveselect_bank.save
save_mode => process_0~1.IN1
wave_form_rot[0] => prev_wave_form_rot[0].DATAIN
wave_form_rot[0] => wave_sel~5.OUTPUTSELECT
wave_form_rot[0] => wave_sel~4.OUTPUTSELECT
wave_form_rot[0] => wave_sel~3.OUTPUTSELECT
wave_form_rot[0] => process_0~0.IN1
wave_form_rot[1] => wave_sel~2.OUTPUTSELECT
wave_form_rot[1] => wave_sel~1.OUTPUTSELECT
wave_form_rot[1] => wave_sel~0.OUTPUTSELECT
wave1[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
wave1[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
wave1[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
wave1[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
wave1[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
wave1[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
wave1[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
wave1[7] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
wave1[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
wave1[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
wave1[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
wave1[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
wave2[0] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
wave2[1] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
wave2[2] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
wave2[3] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
wave2[4] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
wave2[5] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
wave2[6] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
wave2[7] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
wave2[8] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
wave2[9] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
wave2[10] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
wave2[11] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
wave3[0] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
wave3[1] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
wave3[2] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
wave3[3] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
wave3[4] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
wave3[5] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
wave3[6] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
wave3[7] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
wave3[8] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
wave3[9] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
wave3[10] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
wave3[11] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|wavegen:inst6|wavegen_save_bank:waveselect_bank
clk => wren.CLK
clk => prev_save.CLK
clk => int_bank:mode_bank.clock
bank_in[0] => int_bank:mode_bank.address[0]
bank_in[1] => int_bank:mode_bank.address[1]
bank_in[2] => int_bank:mode_bank.address[2]
save => prev_save.DATAIN
save => process_0~0.IN1
save => process_0~1.IN0
wave_sel[0] => int_bank:mode_bank.data[0]
wave_sel[1] => int_bank:mode_bank.data[1]
wave_sel[2] => int_bank:mode_bank.data[2]
wave_sel_out[0] <= int_bank:mode_bank.q[0]
wave_sel_out[1] <= int_bank:mode_bank.q[1]
wave_sel_out[2] <= int_bank:mode_bank.q[2]
save_mode_out <= comb~0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|wavegen:inst6|wavegen_save_bank:waveselect_bank|int_bank:mode_bank
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]


|8bitbrain|wavegen:inst6|wavegen_save_bank:waveselect_bank|int_bank:mode_bank|altsyncram:altsyncram_component
wren_a => altsyncram_sjc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_sjc1:auto_generated.data_a[0]
data_a[1] => altsyncram_sjc1:auto_generated.data_a[1]
data_a[2] => altsyncram_sjc1:auto_generated.data_a[2]
data_a[3] => altsyncram_sjc1:auto_generated.data_a[3]
data_a[4] => altsyncram_sjc1:auto_generated.data_a[4]
data_a[5] => altsyncram_sjc1:auto_generated.data_a[5]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_sjc1:auto_generated.address_a[0]
address_a[1] => altsyncram_sjc1:auto_generated.address_a[1]
address_a[2] => altsyncram_sjc1:auto_generated.address_a[2]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_sjc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_sjc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_sjc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_sjc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_sjc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_sjc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_sjc1:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|wavegen:inst6|wavegen_save_bank:waveselect_bank|int_bank:mode_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE


|8bitbrain|wavegen:inst6|addrgen:addr_gen1
clk => count[17].CLK
clk => count[16].CLK
clk => count[15].CLK
clk => count[14].CLK
clk => count[13].CLK
clk => count[12].CLK
clk => count[11].CLK
clk => count[10].CLK
clk => count[9].CLK
clk => count[8].CLK
clk => count[7].CLK
clk => count[6].CLK
clk => count[5].CLK
clk => count[4].CLK
clk => count[3].CLK
clk => count[2].CLK
clk => count[1].CLK
clk => count[0].CLK
clk => tmp_addr[6].CLK
clk => tmp_addr[5].CLK
clk => tmp_addr[4].CLK
clk => tmp_addr[3].CLK
clk => tmp_addr[2].CLK
clk => tmp_addr[1].CLK
clk => tmp_addr[0].CLK
clk => addr[6]~reg0.CLK
clk => addr[5]~reg0.CLK
clk => addr[4]~reg0.CLK
clk => addr[3]~reg0.CLK
clk => addr[2]~reg0.CLK
clk => addr[1]~reg0.CLK
clk => addr[0]~reg0.CLK
clk => lpm_divide0:div1.clock
freq[0] => lpm_divide0:div1.denom[0]
freq[0] => Equal0.IN25
freq[1] => lpm_divide0:div1.denom[1]
freq[1] => Equal0.IN24
freq[2] => lpm_divide0:div1.denom[2]
freq[2] => Equal0.IN23
freq[3] => lpm_divide0:div1.denom[3]
freq[3] => Equal0.IN22
freq[4] => lpm_divide0:div1.denom[4]
freq[4] => Equal0.IN21
freq[5] => lpm_divide0:div1.denom[5]
freq[5] => Equal0.IN20
freq[6] => lpm_divide0:div1.denom[6]
freq[6] => Equal0.IN19
freq[7] => lpm_divide0:div1.denom[7]
freq[7] => Equal0.IN18
freq[8] => lpm_divide0:div1.denom[8]
freq[8] => Equal0.IN17
freq[9] => lpm_divide0:div1.denom[9]
freq[9] => Equal0.IN16
freq[10] => lpm_divide0:div1.denom[10]
freq[10] => Equal0.IN15
freq[11] => lpm_divide0:div1.denom[11]
freq[11] => Equal0.IN14
freq[12] => lpm_divide0:div1.denom[12]
freq[12] => Equal0.IN13
addr[0] <= addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1
clock => lpm_divide:lpm_divide_component.clock
denom[0] => lpm_divide:lpm_divide_component.denom[0]
denom[1] => lpm_divide:lpm_divide_component.denom[1]
denom[2] => lpm_divide:lpm_divide_component.denom[2]
denom[3] => lpm_divide:lpm_divide_component.denom[3]
denom[4] => lpm_divide:lpm_divide_component.denom[4]
denom[5] => lpm_divide:lpm_divide_component.denom[5]
denom[6] => lpm_divide:lpm_divide_component.denom[6]
denom[7] => lpm_divide:lpm_divide_component.denom[7]
denom[8] => lpm_divide:lpm_divide_component.denom[8]
denom[9] => lpm_divide:lpm_divide_component.denom[9]
denom[10] => lpm_divide:lpm_divide_component.denom[10]
denom[11] => lpm_divide:lpm_divide_component.denom[11]
denom[12] => lpm_divide:lpm_divide_component.denom[12]
numer[0] => lpm_divide:lpm_divide_component.numer[0]
numer[1] => lpm_divide:lpm_divide_component.numer[1]
numer[2] => lpm_divide:lpm_divide_component.numer[2]
numer[3] => lpm_divide:lpm_divide_component.numer[3]
numer[4] => lpm_divide:lpm_divide_component.numer[4]
numer[5] => lpm_divide:lpm_divide_component.numer[5]
numer[6] => lpm_divide:lpm_divide_component.numer[6]
numer[7] => lpm_divide:lpm_divide_component.numer[7]
numer[8] => lpm_divide:lpm_divide_component.numer[8]
numer[9] => lpm_divide:lpm_divide_component.numer[9]
numer[10] => lpm_divide:lpm_divide_component.numer[10]
numer[11] => lpm_divide:lpm_divide_component.numer[11]
numer[12] => lpm_divide:lpm_divide_component.numer[12]
numer[13] => lpm_divide:lpm_divide_component.numer[13]
numer[14] => lpm_divide:lpm_divide_component.numer[14]
numer[15] => lpm_divide:lpm_divide_component.numer[15]
numer[16] => lpm_divide:lpm_divide_component.numer[16]
numer[17] => lpm_divide:lpm_divide_component.numer[17]
quotient[0] <= lpm_divide:lpm_divide_component.quotient[0]
quotient[1] <= lpm_divide:lpm_divide_component.quotient[1]
quotient[2] <= lpm_divide:lpm_divide_component.quotient[2]
quotient[3] <= lpm_divide:lpm_divide_component.quotient[3]
quotient[4] <= lpm_divide:lpm_divide_component.quotient[4]
quotient[5] <= lpm_divide:lpm_divide_component.quotient[5]
quotient[6] <= lpm_divide:lpm_divide_component.quotient[6]
quotient[7] <= lpm_divide:lpm_divide_component.quotient[7]
quotient[8] <= lpm_divide:lpm_divide_component.quotient[8]
quotient[9] <= lpm_divide:lpm_divide_component.quotient[9]
quotient[10] <= lpm_divide:lpm_divide_component.quotient[10]
quotient[11] <= lpm_divide:lpm_divide_component.quotient[11]
quotient[12] <= lpm_divide:lpm_divide_component.quotient[12]
quotient[13] <= lpm_divide:lpm_divide_component.quotient[13]
quotient[14] <= lpm_divide:lpm_divide_component.quotient[14]
quotient[15] <= lpm_divide:lpm_divide_component.quotient[15]
quotient[16] <= lpm_divide:lpm_divide_component.quotient[16]
quotient[17] <= lpm_divide:lpm_divide_component.quotient[17]
remain[0] <= lpm_divide:lpm_divide_component.remain[0]
remain[1] <= lpm_divide:lpm_divide_component.remain[1]
remain[2] <= lpm_divide:lpm_divide_component.remain[2]
remain[3] <= lpm_divide:lpm_divide_component.remain[3]
remain[4] <= lpm_divide:lpm_divide_component.remain[4]
remain[5] <= lpm_divide:lpm_divide_component.remain[5]
remain[6] <= lpm_divide:lpm_divide_component.remain[6]
remain[7] <= lpm_divide:lpm_divide_component.remain[7]
remain[8] <= lpm_divide:lpm_divide_component.remain[8]
remain[9] <= lpm_divide:lpm_divide_component.remain[9]
remain[10] <= lpm_divide:lpm_divide_component.remain[10]
remain[11] <= lpm_divide:lpm_divide_component.remain[11]
remain[12] <= lpm_divide:lpm_divide_component.remain[12]


|8bitbrain|wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component
numer[0] => lpm_divide_bft:auto_generated.numer[0]
numer[1] => lpm_divide_bft:auto_generated.numer[1]
numer[2] => lpm_divide_bft:auto_generated.numer[2]
numer[3] => lpm_divide_bft:auto_generated.numer[3]
numer[4] => lpm_divide_bft:auto_generated.numer[4]
numer[5] => lpm_divide_bft:auto_generated.numer[5]
numer[6] => lpm_divide_bft:auto_generated.numer[6]
numer[7] => lpm_divide_bft:auto_generated.numer[7]
numer[8] => lpm_divide_bft:auto_generated.numer[8]
numer[9] => lpm_divide_bft:auto_generated.numer[9]
numer[10] => lpm_divide_bft:auto_generated.numer[10]
numer[11] => lpm_divide_bft:auto_generated.numer[11]
numer[12] => lpm_divide_bft:auto_generated.numer[12]
numer[13] => lpm_divide_bft:auto_generated.numer[13]
numer[14] => lpm_divide_bft:auto_generated.numer[14]
numer[15] => lpm_divide_bft:auto_generated.numer[15]
numer[16] => lpm_divide_bft:auto_generated.numer[16]
numer[17] => lpm_divide_bft:auto_generated.numer[17]
denom[0] => lpm_divide_bft:auto_generated.denom[0]
denom[1] => lpm_divide_bft:auto_generated.denom[1]
denom[2] => lpm_divide_bft:auto_generated.denom[2]
denom[3] => lpm_divide_bft:auto_generated.denom[3]
denom[4] => lpm_divide_bft:auto_generated.denom[4]
denom[5] => lpm_divide_bft:auto_generated.denom[5]
denom[6] => lpm_divide_bft:auto_generated.denom[6]
denom[7] => lpm_divide_bft:auto_generated.denom[7]
denom[8] => lpm_divide_bft:auto_generated.denom[8]
denom[9] => lpm_divide_bft:auto_generated.denom[9]
denom[10] => lpm_divide_bft:auto_generated.denom[10]
denom[11] => lpm_divide_bft:auto_generated.denom[11]
denom[12] => lpm_divide_bft:auto_generated.denom[12]
clock => lpm_divide_bft:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
quotient[0] <= lpm_divide_bft:auto_generated.quotient[0]
quotient[1] <= lpm_divide_bft:auto_generated.quotient[1]
quotient[2] <= lpm_divide_bft:auto_generated.quotient[2]
quotient[3] <= lpm_divide_bft:auto_generated.quotient[3]
quotient[4] <= lpm_divide_bft:auto_generated.quotient[4]
quotient[5] <= lpm_divide_bft:auto_generated.quotient[5]
quotient[6] <= lpm_divide_bft:auto_generated.quotient[6]
quotient[7] <= lpm_divide_bft:auto_generated.quotient[7]
quotient[8] <= lpm_divide_bft:auto_generated.quotient[8]
quotient[9] <= lpm_divide_bft:auto_generated.quotient[9]
quotient[10] <= lpm_divide_bft:auto_generated.quotient[10]
quotient[11] <= lpm_divide_bft:auto_generated.quotient[11]
quotient[12] <= lpm_divide_bft:auto_generated.quotient[12]
quotient[13] <= lpm_divide_bft:auto_generated.quotient[13]
quotient[14] <= lpm_divide_bft:auto_generated.quotient[14]
quotient[15] <= lpm_divide_bft:auto_generated.quotient[15]
quotient[16] <= lpm_divide_bft:auto_generated.quotient[16]
quotient[17] <= lpm_divide_bft:auto_generated.quotient[17]
remain[0] <= lpm_divide_bft:auto_generated.remain[0]
remain[1] <= lpm_divide_bft:auto_generated.remain[1]
remain[2] <= lpm_divide_bft:auto_generated.remain[2]
remain[3] <= lpm_divide_bft:auto_generated.remain[3]
remain[4] <= lpm_divide_bft:auto_generated.remain[4]
remain[5] <= lpm_divide_bft:auto_generated.remain[5]
remain[6] <= lpm_divide_bft:auto_generated.remain[6]
remain[7] <= lpm_divide_bft:auto_generated.remain[7]
remain[8] <= lpm_divide_bft:auto_generated.remain[8]
remain[9] <= lpm_divide_bft:auto_generated.remain[9]
remain[10] <= lpm_divide_bft:auto_generated.remain[10]
remain[11] <= lpm_divide_bft:auto_generated.remain[11]
remain[12] <= lpm_divide_bft:auto_generated.remain[12]


|8bitbrain|wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated
clock => sign_div_unsign_p8i:divider.clock
denom[0] => sign_div_unsign_p8i:divider.denominator[0]
denom[1] => sign_div_unsign_p8i:divider.denominator[1]
denom[2] => sign_div_unsign_p8i:divider.denominator[2]
denom[3] => sign_div_unsign_p8i:divider.denominator[3]
denom[4] => sign_div_unsign_p8i:divider.denominator[4]
denom[5] => sign_div_unsign_p8i:divider.denominator[5]
denom[6] => sign_div_unsign_p8i:divider.denominator[6]
denom[7] => sign_div_unsign_p8i:divider.denominator[7]
denom[8] => sign_div_unsign_p8i:divider.denominator[8]
denom[9] => sign_div_unsign_p8i:divider.denominator[9]
denom[10] => sign_div_unsign_p8i:divider.denominator[10]
denom[11] => sign_div_unsign_p8i:divider.denominator[11]
denom[12] => sign_div_unsign_p8i:divider.denominator[12]
numer[0] => sign_div_unsign_p8i:divider.numerator[0]
numer[1] => sign_div_unsign_p8i:divider.numerator[1]
numer[2] => sign_div_unsign_p8i:divider.numerator[2]
numer[3] => sign_div_unsign_p8i:divider.numerator[3]
numer[4] => sign_div_unsign_p8i:divider.numerator[4]
numer[5] => sign_div_unsign_p8i:divider.numerator[5]
numer[6] => sign_div_unsign_p8i:divider.numerator[6]
numer[7] => sign_div_unsign_p8i:divider.numerator[7]
numer[8] => sign_div_unsign_p8i:divider.numerator[8]
numer[9] => sign_div_unsign_p8i:divider.numerator[9]
numer[10] => sign_div_unsign_p8i:divider.numerator[10]
numer[11] => sign_div_unsign_p8i:divider.numerator[11]
numer[12] => sign_div_unsign_p8i:divider.numerator[12]
numer[13] => sign_div_unsign_p8i:divider.numerator[13]
numer[14] => sign_div_unsign_p8i:divider.numerator[14]
numer[15] => sign_div_unsign_p8i:divider.numerator[15]
numer[16] => sign_div_unsign_p8i:divider.numerator[16]
numer[17] => sign_div_unsign_p8i:divider.numerator[17]
quotient[0] <= sign_div_unsign_p8i:divider.quotient[0]
quotient[1] <= sign_div_unsign_p8i:divider.quotient[1]
quotient[2] <= sign_div_unsign_p8i:divider.quotient[2]
quotient[3] <= sign_div_unsign_p8i:divider.quotient[3]
quotient[4] <= sign_div_unsign_p8i:divider.quotient[4]
quotient[5] <= sign_div_unsign_p8i:divider.quotient[5]
quotient[6] <= sign_div_unsign_p8i:divider.quotient[6]
quotient[7] <= sign_div_unsign_p8i:divider.quotient[7]
quotient[8] <= sign_div_unsign_p8i:divider.quotient[8]
quotient[9] <= sign_div_unsign_p8i:divider.quotient[9]
quotient[10] <= sign_div_unsign_p8i:divider.quotient[10]
quotient[11] <= sign_div_unsign_p8i:divider.quotient[11]
quotient[12] <= sign_div_unsign_p8i:divider.quotient[12]
quotient[13] <= sign_div_unsign_p8i:divider.quotient[13]
quotient[14] <= sign_div_unsign_p8i:divider.quotient[14]
quotient[15] <= sign_div_unsign_p8i:divider.quotient[15]
quotient[16] <= sign_div_unsign_p8i:divider.quotient[16]
quotient[17] <= sign_div_unsign_p8i:divider.quotient[17]
remain[0] <= sign_div_unsign_p8i:divider.remainder[0]
remain[1] <= sign_div_unsign_p8i:divider.remainder[1]
remain[2] <= sign_div_unsign_p8i:divider.remainder[2]
remain[3] <= sign_div_unsign_p8i:divider.remainder[3]
remain[4] <= sign_div_unsign_p8i:divider.remainder[4]
remain[5] <= sign_div_unsign_p8i:divider.remainder[5]
remain[6] <= sign_div_unsign_p8i:divider.remainder[6]
remain[7] <= sign_div_unsign_p8i:divider.remainder[7]
remain[8] <= sign_div_unsign_p8i:divider.remainder[8]
remain[9] <= sign_div_unsign_p8i:divider.remainder[9]
remain[10] <= sign_div_unsign_p8i:divider.remainder[10]
remain[11] <= sign_div_unsign_p8i:divider.remainder[11]
remain[12] <= sign_div_unsign_p8i:divider.remainder[12]


|8bitbrain|wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider
clock => alt_u_div_7nf:divider.clock
denominator[0] => alt_u_div_7nf:divider.denominator[0]
denominator[1] => alt_u_div_7nf:divider.denominator[1]
denominator[2] => alt_u_div_7nf:divider.denominator[2]
denominator[3] => alt_u_div_7nf:divider.denominator[3]
denominator[4] => alt_u_div_7nf:divider.denominator[4]
denominator[5] => alt_u_div_7nf:divider.denominator[5]
denominator[6] => alt_u_div_7nf:divider.denominator[6]
denominator[7] => alt_u_div_7nf:divider.denominator[7]
denominator[8] => alt_u_div_7nf:divider.denominator[8]
denominator[9] => alt_u_div_7nf:divider.denominator[9]
denominator[10] => alt_u_div_7nf:divider.denominator[10]
denominator[11] => alt_u_div_7nf:divider.denominator[11]
denominator[12] => alt_u_div_7nf:divider.denominator[12]
numerator[0] => alt_u_div_7nf:divider.numerator[0]
numerator[1] => alt_u_div_7nf:divider.numerator[1]
numerator[2] => alt_u_div_7nf:divider.numerator[2]
numerator[3] => alt_u_div_7nf:divider.numerator[3]
numerator[4] => alt_u_div_7nf:divider.numerator[4]
numerator[5] => alt_u_div_7nf:divider.numerator[5]
numerator[6] => alt_u_div_7nf:divider.numerator[6]
numerator[7] => alt_u_div_7nf:divider.numerator[7]
numerator[8] => alt_u_div_7nf:divider.numerator[8]
numerator[9] => alt_u_div_7nf:divider.numerator[9]
numerator[10] => alt_u_div_7nf:divider.numerator[10]
numerator[11] => alt_u_div_7nf:divider.numerator[11]
numerator[12] => alt_u_div_7nf:divider.numerator[12]
numerator[13] => alt_u_div_7nf:divider.numerator[13]
numerator[14] => alt_u_div_7nf:divider.numerator[14]
numerator[15] => alt_u_div_7nf:divider.numerator[15]
numerator[16] => alt_u_div_7nf:divider.numerator[16]
numerator[17] => alt_u_div_7nf:divider.numerator[17]
quotient[0] <= protect_quotient[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= protect_quotient[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= protect_quotient[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= protect_quotient[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= protect_quotient[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= protect_quotient[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= protect_quotient[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= protect_quotient[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= protect_quotient[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= protect_quotient[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= protect_quotient[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= protect_quotient[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= protect_quotient[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= protect_quotient[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= protect_quotient[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= protect_quotient[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= protect_quotient[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= protect_quotient[17].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= protect_remainder[0].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= protect_remainder[1].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= protect_remainder[2].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= protect_remainder[3].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= protect_remainder[4].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= protect_remainder[5].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= protect_remainder[6].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= protect_remainder[7].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= protect_remainder[8].DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= protect_remainder[9].DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= protect_remainder[10].DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= protect_remainder[11].DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= protect_remainder[12].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider
clock => DFFDenominator[12].CLK
clock => DFFDenominator[11].CLK
clock => DFFDenominator[10].CLK
clock => DFFDenominator[9].CLK
clock => DFFDenominator[8].CLK
clock => DFFDenominator[7].CLK
clock => DFFDenominator[6].CLK
clock => DFFDenominator[5].CLK
clock => DFFDenominator[4].CLK
clock => DFFDenominator[3].CLK
clock => DFFDenominator[2].CLK
clock => DFFDenominator[1].CLK
clock => DFFDenominator[0].CLK
clock => DFFNumerator[17].CLK
clock => DFFNumerator[16].CLK
clock => DFFNumerator[15].CLK
clock => DFFNumerator[14].CLK
clock => DFFNumerator[13].CLK
clock => DFFNumerator[12].CLK
clock => DFFNumerator[11].CLK
clock => DFFNumerator[10].CLK
clock => DFFNumerator[9].CLK
clock => DFFNumerator[8].CLK
clock => DFFNumerator[7].CLK
clock => DFFNumerator[6].CLK
clock => DFFNumerator[5].CLK
clock => DFFNumerator[4].CLK
clock => DFFNumerator[3].CLK
clock => DFFNumerator[2].CLK
clock => DFFNumerator[1].CLK
clock => DFFNumerator[0].CLK
clock => DFFQuotient[17].CLK
clock => DFFQuotient[16].CLK
clock => DFFQuotient[15].CLK
clock => DFFQuotient[14].CLK
clock => DFFQuotient[13].CLK
clock => DFFQuotient[12].CLK
clock => DFFQuotient[11].CLK
clock => DFFQuotient[10].CLK
clock => DFFQuotient[9].CLK
clock => DFFQuotient[8].CLK
clock => DFFQuotient[7].CLK
clock => DFFQuotient[6].CLK
clock => DFFQuotient[5].CLK
clock => DFFQuotient[4].CLK
clock => DFFQuotient[3].CLK
clock => DFFQuotient[2].CLK
clock => DFFQuotient[1].CLK
clock => DFFQuotient[0].CLK
clock => DFFStage[13].CLK
clock => DFFStage[12].CLK
clock => DFFStage[11].CLK
clock => DFFStage[10].CLK
clock => DFFStage[9].CLK
clock => DFFStage[8].CLK
clock => DFFStage[7].CLK
clock => DFFStage[6].CLK
clock => DFFStage[5].CLK
clock => DFFStage[4].CLK
clock => DFFStage[3].CLK
clock => DFFStage[2].CLK
clock => DFFStage[1].CLK
clock => DFFStage[0].CLK
denominator[0] => DFFDenominator[0].DATAIN
denominator[0] => add_sub_lkc:add_sub_0.datab[0]
denominator[0] => add_sub_mkc:add_sub_1.datab[0]
denominator[0] => op_9.IN8
denominator[0] => op_10.IN10
denominator[0] => op_11.IN12
denominator[0] => op_12.IN14
denominator[0] => op_13.IN16
denominator[0] => op_14.IN18
denominator[0] => op_15.IN20
denominator[1] => DFFDenominator[1].DATAIN
denominator[1] => sel[0].IN1
denominator[1] => add_sub_mkc:add_sub_1.datab[1]
denominator[1] => sel[13].IN1
denominator[1] => sel[26].IN1
denominator[1] => op_9.IN6
denominator[1] => sel[39].IN1
denominator[1] => op_10.IN8
denominator[1] => sel[52].IN1
denominator[1] => op_11.IN10
denominator[1] => sel[65].IN1
denominator[1] => op_12.IN12
denominator[1] => sel[78].IN1
denominator[1] => op_13.IN14
denominator[1] => sel[91].IN1
denominator[1] => op_14.IN16
denominator[1] => sel[104].IN1
denominator[1] => op_15.IN18
denominator[2] => DFFDenominator[2].DATAIN
denominator[2] => sel[1].IN1
denominator[2] => sel[14].IN1
denominator[2] => sel[27].IN1
denominator[2] => op_9.IN4
denominator[2] => sel[40].IN1
denominator[2] => op_10.IN6
denominator[2] => sel[53].IN1
denominator[2] => op_11.IN8
denominator[2] => sel[66].IN1
denominator[2] => op_12.IN10
denominator[2] => sel[79].IN1
denominator[2] => op_13.IN12
denominator[2] => sel[92].IN1
denominator[2] => op_14.IN14
denominator[2] => sel[105].IN1
denominator[2] => op_15.IN16
denominator[3] => DFFDenominator[3].DATAIN
denominator[3] => sel[2].IN1
denominator[3] => sel[15].IN1
denominator[3] => sel[28].IN1
denominator[3] => sel[41].IN1
denominator[3] => op_10.IN4
denominator[3] => sel[54].IN1
denominator[3] => op_11.IN6
denominator[3] => sel[67].IN1
denominator[3] => op_12.IN8
denominator[3] => sel[80].IN1
denominator[3] => op_13.IN10
denominator[3] => sel[93].IN1
denominator[3] => op_14.IN12
denominator[3] => sel[106].IN1
denominator[3] => op_15.IN14
denominator[4] => DFFDenominator[4].DATAIN
denominator[4] => sel[3].IN1
denominator[4] => sel[16].IN1
denominator[4] => sel[29].IN1
denominator[4] => sel[42].IN1
denominator[4] => sel[55].IN1
denominator[4] => op_11.IN4
denominator[4] => sel[68].IN1
denominator[4] => op_12.IN6
denominator[4] => sel[81].IN1
denominator[4] => op_13.IN8
denominator[4] => sel[94].IN1
denominator[4] => op_14.IN10
denominator[4] => sel[107].IN1
denominator[4] => op_15.IN12
denominator[5] => DFFDenominator[5].DATAIN
denominator[5] => sel[4].IN1
denominator[5] => sel[17].IN1
denominator[5] => sel[30].IN1
denominator[5] => sel[43].IN1
denominator[5] => sel[56].IN1
denominator[5] => sel[69].IN1
denominator[5] => op_12.IN4
denominator[5] => sel[82].IN1
denominator[5] => op_13.IN6
denominator[5] => sel[95].IN1
denominator[5] => op_14.IN8
denominator[5] => sel[108].IN1
denominator[5] => op_15.IN10
denominator[6] => DFFDenominator[6].DATAIN
denominator[6] => sel[5].IN1
denominator[6] => sel[18].IN1
denominator[6] => sel[31].IN1
denominator[6] => sel[44].IN1
denominator[6] => sel[57].IN1
denominator[6] => sel[70].IN1
denominator[6] => sel[83].IN1
denominator[6] => op_13.IN4
denominator[6] => sel[96].IN1
denominator[6] => op_14.IN6
denominator[6] => sel[109].IN1
denominator[6] => op_15.IN8
denominator[7] => DFFDenominator[7].DATAIN
denominator[7] => sel[6].IN1
denominator[7] => sel[19].IN1
denominator[7] => sel[32].IN1
denominator[7] => sel[45].IN1
denominator[7] => sel[58].IN1
denominator[7] => sel[71].IN1
denominator[7] => sel[84].IN1
denominator[7] => sel[97].IN1
denominator[7] => op_14.IN4
denominator[7] => sel[110].IN1
denominator[7] => op_15.IN6
denominator[8] => DFFDenominator[8].DATAIN
denominator[8] => sel[7].IN1
denominator[8] => sel[20].IN1
denominator[8] => sel[33].IN1
denominator[8] => sel[46].IN1
denominator[8] => sel[59].IN1
denominator[8] => sel[72].IN1
denominator[8] => sel[85].IN1
denominator[8] => sel[98].IN1
denominator[8] => sel[111].IN1
denominator[8] => op_15.IN4
denominator[9] => DFFDenominator[9].DATAIN
denominator[9] => sel[8].IN1
denominator[9] => sel[21].IN1
denominator[9] => sel[34].IN1
denominator[9] => sel[47].IN1
denominator[9] => sel[60].IN1
denominator[9] => sel[73].IN1
denominator[9] => sel[86].IN1
denominator[9] => sel[99].IN1
denominator[9] => sel[112].IN1
denominator[10] => DFFDenominator[10].DATAIN
denominator[10] => sel[9].IN1
denominator[10] => sel[22].IN1
denominator[10] => sel[35].IN1
denominator[10] => sel[48].IN1
denominator[10] => sel[61].IN1
denominator[10] => sel[74].IN1
denominator[10] => sel[87].IN1
denominator[10] => sel[100].IN1
denominator[10] => sel[113].IN1
denominator[11] => DFFDenominator[11].DATAIN
denominator[11] => sel[10].IN1
denominator[11] => sel[23].IN1
denominator[11] => sel[36].IN1
denominator[11] => sel[49].IN1
denominator[11] => sel[62].IN1
denominator[11] => sel[75].IN1
denominator[11] => sel[88].IN1
denominator[11] => sel[101].IN1
denominator[11] => sel[114].IN1
denominator[12] => DFFDenominator[12].DATAIN
denominator[12] => sel[11].IN1
denominator[12] => sel[24].IN1
denominator[12] => sel[37].IN1
denominator[12] => sel[50].IN1
denominator[12] => sel[63].IN1
denominator[12] => sel[76].IN1
denominator[12] => sel[89].IN1
denominator[12] => sel[102].IN1
denominator[12] => sel[115].IN1
numerator[0] => DFFNumerator[0].DATAIN
numerator[1] => DFFNumerator[1].DATAIN
numerator[2] => DFFNumerator[2].DATAIN
numerator[3] => DFFNumerator[3].DATAIN
numerator[4] => DFFNumerator[4].DATAIN
numerator[5] => DFFNumerator[5].DATAIN
numerator[6] => DFFNumerator[6].DATAIN
numerator[7] => DFFNumerator[7].DATAIN
numerator[8] => DFFNumerator[8].DATAIN
numerator[9] => DFFNumerator[9].DATAIN
numerator[9] => op_15.IN19
numerator[10] => DFFNumerator[10].DATAIN
numerator[10] => op_14.IN17
numerator[11] => DFFNumerator[11].DATAIN
numerator[11] => op_13.IN15
numerator[12] => DFFNumerator[12].DATAIN
numerator[12] => op_12.IN13
numerator[13] => DFFNumerator[13].DATAIN
numerator[13] => op_11.IN11
numerator[14] => DFFNumerator[14].DATAIN
numerator[14] => op_10.IN9
numerator[15] => DFFNumerator[15].DATAIN
numerator[15] => op_9.IN7
numerator[16] => DFFNumerator[16].DATAIN
numerator[16] => add_sub_mkc:add_sub_1.dataa[0]
numerator[17] => DFFNumerator[17].DATAIN
numerator[17] => add_sub_lkc:add_sub_0.dataa[0]
quotient[0] <= quotient_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= quotient_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= DFFQuotient[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= DFFQuotient[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= DFFQuotient[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= DFFQuotient[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= DFFQuotient[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= DFFQuotient[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= DFFQuotient[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= DFFQuotient[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= DFFQuotient[17].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= StageOut[238].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= StageOut[239].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= StageOut[240].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= StageOut[241].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= StageOut[242].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= StageOut[243].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= StageOut[244].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= StageOut[245].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= StageOut[246].DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= StageOut[247].DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= StageOut[248].DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= StageOut[249].DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= StageOut[250].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|add_sub_lkc:add_sub_0
cout <= carry_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
datab[0] => datab_node[0].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|add_sub_mkc:add_sub_1
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|wavegen:inst6|addrgen:addr_gen2
clk => count[17].CLK
clk => count[16].CLK
clk => count[15].CLK
clk => count[14].CLK
clk => count[13].CLK
clk => count[12].CLK
clk => count[11].CLK
clk => count[10].CLK
clk => count[9].CLK
clk => count[8].CLK
clk => count[7].CLK
clk => count[6].CLK
clk => count[5].CLK
clk => count[4].CLK
clk => count[3].CLK
clk => count[2].CLK
clk => count[1].CLK
clk => count[0].CLK
clk => tmp_addr[6].CLK
clk => tmp_addr[5].CLK
clk => tmp_addr[4].CLK
clk => tmp_addr[3].CLK
clk => tmp_addr[2].CLK
clk => tmp_addr[1].CLK
clk => tmp_addr[0].CLK
clk => addr[6]~reg0.CLK
clk => addr[5]~reg0.CLK
clk => addr[4]~reg0.CLK
clk => addr[3]~reg0.CLK
clk => addr[2]~reg0.CLK
clk => addr[1]~reg0.CLK
clk => addr[0]~reg0.CLK
clk => lpm_divide0:div1.clock
freq[0] => lpm_divide0:div1.denom[0]
freq[0] => Equal0.IN25
freq[1] => lpm_divide0:div1.denom[1]
freq[1] => Equal0.IN24
freq[2] => lpm_divide0:div1.denom[2]
freq[2] => Equal0.IN23
freq[3] => lpm_divide0:div1.denom[3]
freq[3] => Equal0.IN22
freq[4] => lpm_divide0:div1.denom[4]
freq[4] => Equal0.IN21
freq[5] => lpm_divide0:div1.denom[5]
freq[5] => Equal0.IN20
freq[6] => lpm_divide0:div1.denom[6]
freq[6] => Equal0.IN19
freq[7] => lpm_divide0:div1.denom[7]
freq[7] => Equal0.IN18
freq[8] => lpm_divide0:div1.denom[8]
freq[8] => Equal0.IN17
freq[9] => lpm_divide0:div1.denom[9]
freq[9] => Equal0.IN16
freq[10] => lpm_divide0:div1.denom[10]
freq[10] => Equal0.IN15
freq[11] => lpm_divide0:div1.denom[11]
freq[11] => Equal0.IN14
freq[12] => lpm_divide0:div1.denom[12]
freq[12] => Equal0.IN13
addr[0] <= addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1
clock => lpm_divide:lpm_divide_component.clock
denom[0] => lpm_divide:lpm_divide_component.denom[0]
denom[1] => lpm_divide:lpm_divide_component.denom[1]
denom[2] => lpm_divide:lpm_divide_component.denom[2]
denom[3] => lpm_divide:lpm_divide_component.denom[3]
denom[4] => lpm_divide:lpm_divide_component.denom[4]
denom[5] => lpm_divide:lpm_divide_component.denom[5]
denom[6] => lpm_divide:lpm_divide_component.denom[6]
denom[7] => lpm_divide:lpm_divide_component.denom[7]
denom[8] => lpm_divide:lpm_divide_component.denom[8]
denom[9] => lpm_divide:lpm_divide_component.denom[9]
denom[10] => lpm_divide:lpm_divide_component.denom[10]
denom[11] => lpm_divide:lpm_divide_component.denom[11]
denom[12] => lpm_divide:lpm_divide_component.denom[12]
numer[0] => lpm_divide:lpm_divide_component.numer[0]
numer[1] => lpm_divide:lpm_divide_component.numer[1]
numer[2] => lpm_divide:lpm_divide_component.numer[2]
numer[3] => lpm_divide:lpm_divide_component.numer[3]
numer[4] => lpm_divide:lpm_divide_component.numer[4]
numer[5] => lpm_divide:lpm_divide_component.numer[5]
numer[6] => lpm_divide:lpm_divide_component.numer[6]
numer[7] => lpm_divide:lpm_divide_component.numer[7]
numer[8] => lpm_divide:lpm_divide_component.numer[8]
numer[9] => lpm_divide:lpm_divide_component.numer[9]
numer[10] => lpm_divide:lpm_divide_component.numer[10]
numer[11] => lpm_divide:lpm_divide_component.numer[11]
numer[12] => lpm_divide:lpm_divide_component.numer[12]
numer[13] => lpm_divide:lpm_divide_component.numer[13]
numer[14] => lpm_divide:lpm_divide_component.numer[14]
numer[15] => lpm_divide:lpm_divide_component.numer[15]
numer[16] => lpm_divide:lpm_divide_component.numer[16]
numer[17] => lpm_divide:lpm_divide_component.numer[17]
quotient[0] <= lpm_divide:lpm_divide_component.quotient[0]
quotient[1] <= lpm_divide:lpm_divide_component.quotient[1]
quotient[2] <= lpm_divide:lpm_divide_component.quotient[2]
quotient[3] <= lpm_divide:lpm_divide_component.quotient[3]
quotient[4] <= lpm_divide:lpm_divide_component.quotient[4]
quotient[5] <= lpm_divide:lpm_divide_component.quotient[5]
quotient[6] <= lpm_divide:lpm_divide_component.quotient[6]
quotient[7] <= lpm_divide:lpm_divide_component.quotient[7]
quotient[8] <= lpm_divide:lpm_divide_component.quotient[8]
quotient[9] <= lpm_divide:lpm_divide_component.quotient[9]
quotient[10] <= lpm_divide:lpm_divide_component.quotient[10]
quotient[11] <= lpm_divide:lpm_divide_component.quotient[11]
quotient[12] <= lpm_divide:lpm_divide_component.quotient[12]
quotient[13] <= lpm_divide:lpm_divide_component.quotient[13]
quotient[14] <= lpm_divide:lpm_divide_component.quotient[14]
quotient[15] <= lpm_divide:lpm_divide_component.quotient[15]
quotient[16] <= lpm_divide:lpm_divide_component.quotient[16]
quotient[17] <= lpm_divide:lpm_divide_component.quotient[17]
remain[0] <= lpm_divide:lpm_divide_component.remain[0]
remain[1] <= lpm_divide:lpm_divide_component.remain[1]
remain[2] <= lpm_divide:lpm_divide_component.remain[2]
remain[3] <= lpm_divide:lpm_divide_component.remain[3]
remain[4] <= lpm_divide:lpm_divide_component.remain[4]
remain[5] <= lpm_divide:lpm_divide_component.remain[5]
remain[6] <= lpm_divide:lpm_divide_component.remain[6]
remain[7] <= lpm_divide:lpm_divide_component.remain[7]
remain[8] <= lpm_divide:lpm_divide_component.remain[8]
remain[9] <= lpm_divide:lpm_divide_component.remain[9]
remain[10] <= lpm_divide:lpm_divide_component.remain[10]
remain[11] <= lpm_divide:lpm_divide_component.remain[11]
remain[12] <= lpm_divide:lpm_divide_component.remain[12]


|8bitbrain|wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1|lpm_divide:lpm_divide_component
numer[0] => lpm_divide_bft:auto_generated.numer[0]
numer[1] => lpm_divide_bft:auto_generated.numer[1]
numer[2] => lpm_divide_bft:auto_generated.numer[2]
numer[3] => lpm_divide_bft:auto_generated.numer[3]
numer[4] => lpm_divide_bft:auto_generated.numer[4]
numer[5] => lpm_divide_bft:auto_generated.numer[5]
numer[6] => lpm_divide_bft:auto_generated.numer[6]
numer[7] => lpm_divide_bft:auto_generated.numer[7]
numer[8] => lpm_divide_bft:auto_generated.numer[8]
numer[9] => lpm_divide_bft:auto_generated.numer[9]
numer[10] => lpm_divide_bft:auto_generated.numer[10]
numer[11] => lpm_divide_bft:auto_generated.numer[11]
numer[12] => lpm_divide_bft:auto_generated.numer[12]
numer[13] => lpm_divide_bft:auto_generated.numer[13]
numer[14] => lpm_divide_bft:auto_generated.numer[14]
numer[15] => lpm_divide_bft:auto_generated.numer[15]
numer[16] => lpm_divide_bft:auto_generated.numer[16]
numer[17] => lpm_divide_bft:auto_generated.numer[17]
denom[0] => lpm_divide_bft:auto_generated.denom[0]
denom[1] => lpm_divide_bft:auto_generated.denom[1]
denom[2] => lpm_divide_bft:auto_generated.denom[2]
denom[3] => lpm_divide_bft:auto_generated.denom[3]
denom[4] => lpm_divide_bft:auto_generated.denom[4]
denom[5] => lpm_divide_bft:auto_generated.denom[5]
denom[6] => lpm_divide_bft:auto_generated.denom[6]
denom[7] => lpm_divide_bft:auto_generated.denom[7]
denom[8] => lpm_divide_bft:auto_generated.denom[8]
denom[9] => lpm_divide_bft:auto_generated.denom[9]
denom[10] => lpm_divide_bft:auto_generated.denom[10]
denom[11] => lpm_divide_bft:auto_generated.denom[11]
denom[12] => lpm_divide_bft:auto_generated.denom[12]
clock => lpm_divide_bft:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
quotient[0] <= lpm_divide_bft:auto_generated.quotient[0]
quotient[1] <= lpm_divide_bft:auto_generated.quotient[1]
quotient[2] <= lpm_divide_bft:auto_generated.quotient[2]
quotient[3] <= lpm_divide_bft:auto_generated.quotient[3]
quotient[4] <= lpm_divide_bft:auto_generated.quotient[4]
quotient[5] <= lpm_divide_bft:auto_generated.quotient[5]
quotient[6] <= lpm_divide_bft:auto_generated.quotient[6]
quotient[7] <= lpm_divide_bft:auto_generated.quotient[7]
quotient[8] <= lpm_divide_bft:auto_generated.quotient[8]
quotient[9] <= lpm_divide_bft:auto_generated.quotient[9]
quotient[10] <= lpm_divide_bft:auto_generated.quotient[10]
quotient[11] <= lpm_divide_bft:auto_generated.quotient[11]
quotient[12] <= lpm_divide_bft:auto_generated.quotient[12]
quotient[13] <= lpm_divide_bft:auto_generated.quotient[13]
quotient[14] <= lpm_divide_bft:auto_generated.quotient[14]
quotient[15] <= lpm_divide_bft:auto_generated.quotient[15]
quotient[16] <= lpm_divide_bft:auto_generated.quotient[16]
quotient[17] <= lpm_divide_bft:auto_generated.quotient[17]
remain[0] <= lpm_divide_bft:auto_generated.remain[0]
remain[1] <= lpm_divide_bft:auto_generated.remain[1]
remain[2] <= lpm_divide_bft:auto_generated.remain[2]
remain[3] <= lpm_divide_bft:auto_generated.remain[3]
remain[4] <= lpm_divide_bft:auto_generated.remain[4]
remain[5] <= lpm_divide_bft:auto_generated.remain[5]
remain[6] <= lpm_divide_bft:auto_generated.remain[6]
remain[7] <= lpm_divide_bft:auto_generated.remain[7]
remain[8] <= lpm_divide_bft:auto_generated.remain[8]
remain[9] <= lpm_divide_bft:auto_generated.remain[9]
remain[10] <= lpm_divide_bft:auto_generated.remain[10]
remain[11] <= lpm_divide_bft:auto_generated.remain[11]
remain[12] <= lpm_divide_bft:auto_generated.remain[12]


|8bitbrain|wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated
clock => sign_div_unsign_p8i:divider.clock
denom[0] => sign_div_unsign_p8i:divider.denominator[0]
denom[1] => sign_div_unsign_p8i:divider.denominator[1]
denom[2] => sign_div_unsign_p8i:divider.denominator[2]
denom[3] => sign_div_unsign_p8i:divider.denominator[3]
denom[4] => sign_div_unsign_p8i:divider.denominator[4]
denom[5] => sign_div_unsign_p8i:divider.denominator[5]
denom[6] => sign_div_unsign_p8i:divider.denominator[6]
denom[7] => sign_div_unsign_p8i:divider.denominator[7]
denom[8] => sign_div_unsign_p8i:divider.denominator[8]
denom[9] => sign_div_unsign_p8i:divider.denominator[9]
denom[10] => sign_div_unsign_p8i:divider.denominator[10]
denom[11] => sign_div_unsign_p8i:divider.denominator[11]
denom[12] => sign_div_unsign_p8i:divider.denominator[12]
numer[0] => sign_div_unsign_p8i:divider.numerator[0]
numer[1] => sign_div_unsign_p8i:divider.numerator[1]
numer[2] => sign_div_unsign_p8i:divider.numerator[2]
numer[3] => sign_div_unsign_p8i:divider.numerator[3]
numer[4] => sign_div_unsign_p8i:divider.numerator[4]
numer[5] => sign_div_unsign_p8i:divider.numerator[5]
numer[6] => sign_div_unsign_p8i:divider.numerator[6]
numer[7] => sign_div_unsign_p8i:divider.numerator[7]
numer[8] => sign_div_unsign_p8i:divider.numerator[8]
numer[9] => sign_div_unsign_p8i:divider.numerator[9]
numer[10] => sign_div_unsign_p8i:divider.numerator[10]
numer[11] => sign_div_unsign_p8i:divider.numerator[11]
numer[12] => sign_div_unsign_p8i:divider.numerator[12]
numer[13] => sign_div_unsign_p8i:divider.numerator[13]
numer[14] => sign_div_unsign_p8i:divider.numerator[14]
numer[15] => sign_div_unsign_p8i:divider.numerator[15]
numer[16] => sign_div_unsign_p8i:divider.numerator[16]
numer[17] => sign_div_unsign_p8i:divider.numerator[17]
quotient[0] <= sign_div_unsign_p8i:divider.quotient[0]
quotient[1] <= sign_div_unsign_p8i:divider.quotient[1]
quotient[2] <= sign_div_unsign_p8i:divider.quotient[2]
quotient[3] <= sign_div_unsign_p8i:divider.quotient[3]
quotient[4] <= sign_div_unsign_p8i:divider.quotient[4]
quotient[5] <= sign_div_unsign_p8i:divider.quotient[5]
quotient[6] <= sign_div_unsign_p8i:divider.quotient[6]
quotient[7] <= sign_div_unsign_p8i:divider.quotient[7]
quotient[8] <= sign_div_unsign_p8i:divider.quotient[8]
quotient[9] <= sign_div_unsign_p8i:divider.quotient[9]
quotient[10] <= sign_div_unsign_p8i:divider.quotient[10]
quotient[11] <= sign_div_unsign_p8i:divider.quotient[11]
quotient[12] <= sign_div_unsign_p8i:divider.quotient[12]
quotient[13] <= sign_div_unsign_p8i:divider.quotient[13]
quotient[14] <= sign_div_unsign_p8i:divider.quotient[14]
quotient[15] <= sign_div_unsign_p8i:divider.quotient[15]
quotient[16] <= sign_div_unsign_p8i:divider.quotient[16]
quotient[17] <= sign_div_unsign_p8i:divider.quotient[17]
remain[0] <= sign_div_unsign_p8i:divider.remainder[0]
remain[1] <= sign_div_unsign_p8i:divider.remainder[1]
remain[2] <= sign_div_unsign_p8i:divider.remainder[2]
remain[3] <= sign_div_unsign_p8i:divider.remainder[3]
remain[4] <= sign_div_unsign_p8i:divider.remainder[4]
remain[5] <= sign_div_unsign_p8i:divider.remainder[5]
remain[6] <= sign_div_unsign_p8i:divider.remainder[6]
remain[7] <= sign_div_unsign_p8i:divider.remainder[7]
remain[8] <= sign_div_unsign_p8i:divider.remainder[8]
remain[9] <= sign_div_unsign_p8i:divider.remainder[9]
remain[10] <= sign_div_unsign_p8i:divider.remainder[10]
remain[11] <= sign_div_unsign_p8i:divider.remainder[11]
remain[12] <= sign_div_unsign_p8i:divider.remainder[12]


|8bitbrain|wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider
clock => alt_u_div_7nf:divider.clock
denominator[0] => alt_u_div_7nf:divider.denominator[0]
denominator[1] => alt_u_div_7nf:divider.denominator[1]
denominator[2] => alt_u_div_7nf:divider.denominator[2]
denominator[3] => alt_u_div_7nf:divider.denominator[3]
denominator[4] => alt_u_div_7nf:divider.denominator[4]
denominator[5] => alt_u_div_7nf:divider.denominator[5]
denominator[6] => alt_u_div_7nf:divider.denominator[6]
denominator[7] => alt_u_div_7nf:divider.denominator[7]
denominator[8] => alt_u_div_7nf:divider.denominator[8]
denominator[9] => alt_u_div_7nf:divider.denominator[9]
denominator[10] => alt_u_div_7nf:divider.denominator[10]
denominator[11] => alt_u_div_7nf:divider.denominator[11]
denominator[12] => alt_u_div_7nf:divider.denominator[12]
numerator[0] => alt_u_div_7nf:divider.numerator[0]
numerator[1] => alt_u_div_7nf:divider.numerator[1]
numerator[2] => alt_u_div_7nf:divider.numerator[2]
numerator[3] => alt_u_div_7nf:divider.numerator[3]
numerator[4] => alt_u_div_7nf:divider.numerator[4]
numerator[5] => alt_u_div_7nf:divider.numerator[5]
numerator[6] => alt_u_div_7nf:divider.numerator[6]
numerator[7] => alt_u_div_7nf:divider.numerator[7]
numerator[8] => alt_u_div_7nf:divider.numerator[8]
numerator[9] => alt_u_div_7nf:divider.numerator[9]
numerator[10] => alt_u_div_7nf:divider.numerator[10]
numerator[11] => alt_u_div_7nf:divider.numerator[11]
numerator[12] => alt_u_div_7nf:divider.numerator[12]
numerator[13] => alt_u_div_7nf:divider.numerator[13]
numerator[14] => alt_u_div_7nf:divider.numerator[14]
numerator[15] => alt_u_div_7nf:divider.numerator[15]
numerator[16] => alt_u_div_7nf:divider.numerator[16]
numerator[17] => alt_u_div_7nf:divider.numerator[17]
quotient[0] <= protect_quotient[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= protect_quotient[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= protect_quotient[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= protect_quotient[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= protect_quotient[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= protect_quotient[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= protect_quotient[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= protect_quotient[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= protect_quotient[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= protect_quotient[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= protect_quotient[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= protect_quotient[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= protect_quotient[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= protect_quotient[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= protect_quotient[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= protect_quotient[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= protect_quotient[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= protect_quotient[17].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= protect_remainder[0].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= protect_remainder[1].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= protect_remainder[2].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= protect_remainder[3].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= protect_remainder[4].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= protect_remainder[5].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= protect_remainder[6].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= protect_remainder[7].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= protect_remainder[8].DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= protect_remainder[9].DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= protect_remainder[10].DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= protect_remainder[11].DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= protect_remainder[12].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider
clock => DFFDenominator[12].CLK
clock => DFFDenominator[11].CLK
clock => DFFDenominator[10].CLK
clock => DFFDenominator[9].CLK
clock => DFFDenominator[8].CLK
clock => DFFDenominator[7].CLK
clock => DFFDenominator[6].CLK
clock => DFFDenominator[5].CLK
clock => DFFDenominator[4].CLK
clock => DFFDenominator[3].CLK
clock => DFFDenominator[2].CLK
clock => DFFDenominator[1].CLK
clock => DFFDenominator[0].CLK
clock => DFFNumerator[17].CLK
clock => DFFNumerator[16].CLK
clock => DFFNumerator[15].CLK
clock => DFFNumerator[14].CLK
clock => DFFNumerator[13].CLK
clock => DFFNumerator[12].CLK
clock => DFFNumerator[11].CLK
clock => DFFNumerator[10].CLK
clock => DFFNumerator[9].CLK
clock => DFFNumerator[8].CLK
clock => DFFNumerator[7].CLK
clock => DFFNumerator[6].CLK
clock => DFFNumerator[5].CLK
clock => DFFNumerator[4].CLK
clock => DFFNumerator[3].CLK
clock => DFFNumerator[2].CLK
clock => DFFNumerator[1].CLK
clock => DFFNumerator[0].CLK
clock => DFFQuotient[17].CLK
clock => DFFQuotient[16].CLK
clock => DFFQuotient[15].CLK
clock => DFFQuotient[14].CLK
clock => DFFQuotient[13].CLK
clock => DFFQuotient[12].CLK
clock => DFFQuotient[11].CLK
clock => DFFQuotient[10].CLK
clock => DFFQuotient[9].CLK
clock => DFFQuotient[8].CLK
clock => DFFQuotient[7].CLK
clock => DFFQuotient[6].CLK
clock => DFFQuotient[5].CLK
clock => DFFQuotient[4].CLK
clock => DFFQuotient[3].CLK
clock => DFFQuotient[2].CLK
clock => DFFQuotient[1].CLK
clock => DFFQuotient[0].CLK
clock => DFFStage[13].CLK
clock => DFFStage[12].CLK
clock => DFFStage[11].CLK
clock => DFFStage[10].CLK
clock => DFFStage[9].CLK
clock => DFFStage[8].CLK
clock => DFFStage[7].CLK
clock => DFFStage[6].CLK
clock => DFFStage[5].CLK
clock => DFFStage[4].CLK
clock => DFFStage[3].CLK
clock => DFFStage[2].CLK
clock => DFFStage[1].CLK
clock => DFFStage[0].CLK
denominator[0] => DFFDenominator[0].DATAIN
denominator[0] => add_sub_lkc:add_sub_0.datab[0]
denominator[0] => add_sub_mkc:add_sub_1.datab[0]
denominator[0] => op_9.IN8
denominator[0] => op_10.IN10
denominator[0] => op_11.IN12
denominator[0] => op_12.IN14
denominator[0] => op_13.IN16
denominator[0] => op_14.IN18
denominator[0] => op_15.IN20
denominator[1] => DFFDenominator[1].DATAIN
denominator[1] => sel[0].IN1
denominator[1] => add_sub_mkc:add_sub_1.datab[1]
denominator[1] => sel[13].IN1
denominator[1] => sel[26].IN1
denominator[1] => op_9.IN6
denominator[1] => sel[39].IN1
denominator[1] => op_10.IN8
denominator[1] => sel[52].IN1
denominator[1] => op_11.IN10
denominator[1] => sel[65].IN1
denominator[1] => op_12.IN12
denominator[1] => sel[78].IN1
denominator[1] => op_13.IN14
denominator[1] => sel[91].IN1
denominator[1] => op_14.IN16
denominator[1] => sel[104].IN1
denominator[1] => op_15.IN18
denominator[2] => DFFDenominator[2].DATAIN
denominator[2] => sel[1].IN1
denominator[2] => sel[14].IN1
denominator[2] => sel[27].IN1
denominator[2] => op_9.IN4
denominator[2] => sel[40].IN1
denominator[2] => op_10.IN6
denominator[2] => sel[53].IN1
denominator[2] => op_11.IN8
denominator[2] => sel[66].IN1
denominator[2] => op_12.IN10
denominator[2] => sel[79].IN1
denominator[2] => op_13.IN12
denominator[2] => sel[92].IN1
denominator[2] => op_14.IN14
denominator[2] => sel[105].IN1
denominator[2] => op_15.IN16
denominator[3] => DFFDenominator[3].DATAIN
denominator[3] => sel[2].IN1
denominator[3] => sel[15].IN1
denominator[3] => sel[28].IN1
denominator[3] => sel[41].IN1
denominator[3] => op_10.IN4
denominator[3] => sel[54].IN1
denominator[3] => op_11.IN6
denominator[3] => sel[67].IN1
denominator[3] => op_12.IN8
denominator[3] => sel[80].IN1
denominator[3] => op_13.IN10
denominator[3] => sel[93].IN1
denominator[3] => op_14.IN12
denominator[3] => sel[106].IN1
denominator[3] => op_15.IN14
denominator[4] => DFFDenominator[4].DATAIN
denominator[4] => sel[3].IN1
denominator[4] => sel[16].IN1
denominator[4] => sel[29].IN1
denominator[4] => sel[42].IN1
denominator[4] => sel[55].IN1
denominator[4] => op_11.IN4
denominator[4] => sel[68].IN1
denominator[4] => op_12.IN6
denominator[4] => sel[81].IN1
denominator[4] => op_13.IN8
denominator[4] => sel[94].IN1
denominator[4] => op_14.IN10
denominator[4] => sel[107].IN1
denominator[4] => op_15.IN12
denominator[5] => DFFDenominator[5].DATAIN
denominator[5] => sel[4].IN1
denominator[5] => sel[17].IN1
denominator[5] => sel[30].IN1
denominator[5] => sel[43].IN1
denominator[5] => sel[56].IN1
denominator[5] => sel[69].IN1
denominator[5] => op_12.IN4
denominator[5] => sel[82].IN1
denominator[5] => op_13.IN6
denominator[5] => sel[95].IN1
denominator[5] => op_14.IN8
denominator[5] => sel[108].IN1
denominator[5] => op_15.IN10
denominator[6] => DFFDenominator[6].DATAIN
denominator[6] => sel[5].IN1
denominator[6] => sel[18].IN1
denominator[6] => sel[31].IN1
denominator[6] => sel[44].IN1
denominator[6] => sel[57].IN1
denominator[6] => sel[70].IN1
denominator[6] => sel[83].IN1
denominator[6] => op_13.IN4
denominator[6] => sel[96].IN1
denominator[6] => op_14.IN6
denominator[6] => sel[109].IN1
denominator[6] => op_15.IN8
denominator[7] => DFFDenominator[7].DATAIN
denominator[7] => sel[6].IN1
denominator[7] => sel[19].IN1
denominator[7] => sel[32].IN1
denominator[7] => sel[45].IN1
denominator[7] => sel[58].IN1
denominator[7] => sel[71].IN1
denominator[7] => sel[84].IN1
denominator[7] => sel[97].IN1
denominator[7] => op_14.IN4
denominator[7] => sel[110].IN1
denominator[7] => op_15.IN6
denominator[8] => DFFDenominator[8].DATAIN
denominator[8] => sel[7].IN1
denominator[8] => sel[20].IN1
denominator[8] => sel[33].IN1
denominator[8] => sel[46].IN1
denominator[8] => sel[59].IN1
denominator[8] => sel[72].IN1
denominator[8] => sel[85].IN1
denominator[8] => sel[98].IN1
denominator[8] => sel[111].IN1
denominator[8] => op_15.IN4
denominator[9] => DFFDenominator[9].DATAIN
denominator[9] => sel[8].IN1
denominator[9] => sel[21].IN1
denominator[9] => sel[34].IN1
denominator[9] => sel[47].IN1
denominator[9] => sel[60].IN1
denominator[9] => sel[73].IN1
denominator[9] => sel[86].IN1
denominator[9] => sel[99].IN1
denominator[9] => sel[112].IN1
denominator[10] => DFFDenominator[10].DATAIN
denominator[10] => sel[9].IN1
denominator[10] => sel[22].IN1
denominator[10] => sel[35].IN1
denominator[10] => sel[48].IN1
denominator[10] => sel[61].IN1
denominator[10] => sel[74].IN1
denominator[10] => sel[87].IN1
denominator[10] => sel[100].IN1
denominator[10] => sel[113].IN1
denominator[11] => DFFDenominator[11].DATAIN
denominator[11] => sel[10].IN1
denominator[11] => sel[23].IN1
denominator[11] => sel[36].IN1
denominator[11] => sel[49].IN1
denominator[11] => sel[62].IN1
denominator[11] => sel[75].IN1
denominator[11] => sel[88].IN1
denominator[11] => sel[101].IN1
denominator[11] => sel[114].IN1
denominator[12] => DFFDenominator[12].DATAIN
denominator[12] => sel[11].IN1
denominator[12] => sel[24].IN1
denominator[12] => sel[37].IN1
denominator[12] => sel[50].IN1
denominator[12] => sel[63].IN1
denominator[12] => sel[76].IN1
denominator[12] => sel[89].IN1
denominator[12] => sel[102].IN1
denominator[12] => sel[115].IN1
numerator[0] => DFFNumerator[0].DATAIN
numerator[1] => DFFNumerator[1].DATAIN
numerator[2] => DFFNumerator[2].DATAIN
numerator[3] => DFFNumerator[3].DATAIN
numerator[4] => DFFNumerator[4].DATAIN
numerator[5] => DFFNumerator[5].DATAIN
numerator[6] => DFFNumerator[6].DATAIN
numerator[7] => DFFNumerator[7].DATAIN
numerator[8] => DFFNumerator[8].DATAIN
numerator[9] => DFFNumerator[9].DATAIN
numerator[9] => op_15.IN19
numerator[10] => DFFNumerator[10].DATAIN
numerator[10] => op_14.IN17
numerator[11] => DFFNumerator[11].DATAIN
numerator[11] => op_13.IN15
numerator[12] => DFFNumerator[12].DATAIN
numerator[12] => op_12.IN13
numerator[13] => DFFNumerator[13].DATAIN
numerator[13] => op_11.IN11
numerator[14] => DFFNumerator[14].DATAIN
numerator[14] => op_10.IN9
numerator[15] => DFFNumerator[15].DATAIN
numerator[15] => op_9.IN7
numerator[16] => DFFNumerator[16].DATAIN
numerator[16] => add_sub_mkc:add_sub_1.dataa[0]
numerator[17] => DFFNumerator[17].DATAIN
numerator[17] => add_sub_lkc:add_sub_0.dataa[0]
quotient[0] <= quotient_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= quotient_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= DFFQuotient[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= DFFQuotient[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= DFFQuotient[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= DFFQuotient[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= DFFQuotient[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= DFFQuotient[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= DFFQuotient[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= DFFQuotient[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= DFFQuotient[17].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= StageOut[238].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= StageOut[239].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= StageOut[240].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= StageOut[241].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= StageOut[242].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= StageOut[243].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= StageOut[244].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= StageOut[245].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= StageOut[246].DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= StageOut[247].DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= StageOut[248].DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= StageOut[249].DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= StageOut[250].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|add_sub_lkc:add_sub_0
cout <= carry_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
datab[0] => datab_node[0].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|add_sub_mkc:add_sub_1
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|wavegen:inst6|addrgen:addr_gen3
clk => count[17].CLK
clk => count[16].CLK
clk => count[15].CLK
clk => count[14].CLK
clk => count[13].CLK
clk => count[12].CLK
clk => count[11].CLK
clk => count[10].CLK
clk => count[9].CLK
clk => count[8].CLK
clk => count[7].CLK
clk => count[6].CLK
clk => count[5].CLK
clk => count[4].CLK
clk => count[3].CLK
clk => count[2].CLK
clk => count[1].CLK
clk => count[0].CLK
clk => tmp_addr[6].CLK
clk => tmp_addr[5].CLK
clk => tmp_addr[4].CLK
clk => tmp_addr[3].CLK
clk => tmp_addr[2].CLK
clk => tmp_addr[1].CLK
clk => tmp_addr[0].CLK
clk => addr[6]~reg0.CLK
clk => addr[5]~reg0.CLK
clk => addr[4]~reg0.CLK
clk => addr[3]~reg0.CLK
clk => addr[2]~reg0.CLK
clk => addr[1]~reg0.CLK
clk => addr[0]~reg0.CLK
clk => lpm_divide0:div1.clock
freq[0] => lpm_divide0:div1.denom[0]
freq[0] => Equal0.IN25
freq[1] => lpm_divide0:div1.denom[1]
freq[1] => Equal0.IN24
freq[2] => lpm_divide0:div1.denom[2]
freq[2] => Equal0.IN23
freq[3] => lpm_divide0:div1.denom[3]
freq[3] => Equal0.IN22
freq[4] => lpm_divide0:div1.denom[4]
freq[4] => Equal0.IN21
freq[5] => lpm_divide0:div1.denom[5]
freq[5] => Equal0.IN20
freq[6] => lpm_divide0:div1.denom[6]
freq[6] => Equal0.IN19
freq[7] => lpm_divide0:div1.denom[7]
freq[7] => Equal0.IN18
freq[8] => lpm_divide0:div1.denom[8]
freq[8] => Equal0.IN17
freq[9] => lpm_divide0:div1.denom[9]
freq[9] => Equal0.IN16
freq[10] => lpm_divide0:div1.denom[10]
freq[10] => Equal0.IN15
freq[11] => lpm_divide0:div1.denom[11]
freq[11] => Equal0.IN14
freq[12] => lpm_divide0:div1.denom[12]
freq[12] => Equal0.IN13
addr[0] <= addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1
clock => lpm_divide:lpm_divide_component.clock
denom[0] => lpm_divide:lpm_divide_component.denom[0]
denom[1] => lpm_divide:lpm_divide_component.denom[1]
denom[2] => lpm_divide:lpm_divide_component.denom[2]
denom[3] => lpm_divide:lpm_divide_component.denom[3]
denom[4] => lpm_divide:lpm_divide_component.denom[4]
denom[5] => lpm_divide:lpm_divide_component.denom[5]
denom[6] => lpm_divide:lpm_divide_component.denom[6]
denom[7] => lpm_divide:lpm_divide_component.denom[7]
denom[8] => lpm_divide:lpm_divide_component.denom[8]
denom[9] => lpm_divide:lpm_divide_component.denom[9]
denom[10] => lpm_divide:lpm_divide_component.denom[10]
denom[11] => lpm_divide:lpm_divide_component.denom[11]
denom[12] => lpm_divide:lpm_divide_component.denom[12]
numer[0] => lpm_divide:lpm_divide_component.numer[0]
numer[1] => lpm_divide:lpm_divide_component.numer[1]
numer[2] => lpm_divide:lpm_divide_component.numer[2]
numer[3] => lpm_divide:lpm_divide_component.numer[3]
numer[4] => lpm_divide:lpm_divide_component.numer[4]
numer[5] => lpm_divide:lpm_divide_component.numer[5]
numer[6] => lpm_divide:lpm_divide_component.numer[6]
numer[7] => lpm_divide:lpm_divide_component.numer[7]
numer[8] => lpm_divide:lpm_divide_component.numer[8]
numer[9] => lpm_divide:lpm_divide_component.numer[9]
numer[10] => lpm_divide:lpm_divide_component.numer[10]
numer[11] => lpm_divide:lpm_divide_component.numer[11]
numer[12] => lpm_divide:lpm_divide_component.numer[12]
numer[13] => lpm_divide:lpm_divide_component.numer[13]
numer[14] => lpm_divide:lpm_divide_component.numer[14]
numer[15] => lpm_divide:lpm_divide_component.numer[15]
numer[16] => lpm_divide:lpm_divide_component.numer[16]
numer[17] => lpm_divide:lpm_divide_component.numer[17]
quotient[0] <= lpm_divide:lpm_divide_component.quotient[0]
quotient[1] <= lpm_divide:lpm_divide_component.quotient[1]
quotient[2] <= lpm_divide:lpm_divide_component.quotient[2]
quotient[3] <= lpm_divide:lpm_divide_component.quotient[3]
quotient[4] <= lpm_divide:lpm_divide_component.quotient[4]
quotient[5] <= lpm_divide:lpm_divide_component.quotient[5]
quotient[6] <= lpm_divide:lpm_divide_component.quotient[6]
quotient[7] <= lpm_divide:lpm_divide_component.quotient[7]
quotient[8] <= lpm_divide:lpm_divide_component.quotient[8]
quotient[9] <= lpm_divide:lpm_divide_component.quotient[9]
quotient[10] <= lpm_divide:lpm_divide_component.quotient[10]
quotient[11] <= lpm_divide:lpm_divide_component.quotient[11]
quotient[12] <= lpm_divide:lpm_divide_component.quotient[12]
quotient[13] <= lpm_divide:lpm_divide_component.quotient[13]
quotient[14] <= lpm_divide:lpm_divide_component.quotient[14]
quotient[15] <= lpm_divide:lpm_divide_component.quotient[15]
quotient[16] <= lpm_divide:lpm_divide_component.quotient[16]
quotient[17] <= lpm_divide:lpm_divide_component.quotient[17]
remain[0] <= lpm_divide:lpm_divide_component.remain[0]
remain[1] <= lpm_divide:lpm_divide_component.remain[1]
remain[2] <= lpm_divide:lpm_divide_component.remain[2]
remain[3] <= lpm_divide:lpm_divide_component.remain[3]
remain[4] <= lpm_divide:lpm_divide_component.remain[4]
remain[5] <= lpm_divide:lpm_divide_component.remain[5]
remain[6] <= lpm_divide:lpm_divide_component.remain[6]
remain[7] <= lpm_divide:lpm_divide_component.remain[7]
remain[8] <= lpm_divide:lpm_divide_component.remain[8]
remain[9] <= lpm_divide:lpm_divide_component.remain[9]
remain[10] <= lpm_divide:lpm_divide_component.remain[10]
remain[11] <= lpm_divide:lpm_divide_component.remain[11]
remain[12] <= lpm_divide:lpm_divide_component.remain[12]


|8bitbrain|wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1|lpm_divide:lpm_divide_component
numer[0] => lpm_divide_bft:auto_generated.numer[0]
numer[1] => lpm_divide_bft:auto_generated.numer[1]
numer[2] => lpm_divide_bft:auto_generated.numer[2]
numer[3] => lpm_divide_bft:auto_generated.numer[3]
numer[4] => lpm_divide_bft:auto_generated.numer[4]
numer[5] => lpm_divide_bft:auto_generated.numer[5]
numer[6] => lpm_divide_bft:auto_generated.numer[6]
numer[7] => lpm_divide_bft:auto_generated.numer[7]
numer[8] => lpm_divide_bft:auto_generated.numer[8]
numer[9] => lpm_divide_bft:auto_generated.numer[9]
numer[10] => lpm_divide_bft:auto_generated.numer[10]
numer[11] => lpm_divide_bft:auto_generated.numer[11]
numer[12] => lpm_divide_bft:auto_generated.numer[12]
numer[13] => lpm_divide_bft:auto_generated.numer[13]
numer[14] => lpm_divide_bft:auto_generated.numer[14]
numer[15] => lpm_divide_bft:auto_generated.numer[15]
numer[16] => lpm_divide_bft:auto_generated.numer[16]
numer[17] => lpm_divide_bft:auto_generated.numer[17]
denom[0] => lpm_divide_bft:auto_generated.denom[0]
denom[1] => lpm_divide_bft:auto_generated.denom[1]
denom[2] => lpm_divide_bft:auto_generated.denom[2]
denom[3] => lpm_divide_bft:auto_generated.denom[3]
denom[4] => lpm_divide_bft:auto_generated.denom[4]
denom[5] => lpm_divide_bft:auto_generated.denom[5]
denom[6] => lpm_divide_bft:auto_generated.denom[6]
denom[7] => lpm_divide_bft:auto_generated.denom[7]
denom[8] => lpm_divide_bft:auto_generated.denom[8]
denom[9] => lpm_divide_bft:auto_generated.denom[9]
denom[10] => lpm_divide_bft:auto_generated.denom[10]
denom[11] => lpm_divide_bft:auto_generated.denom[11]
denom[12] => lpm_divide_bft:auto_generated.denom[12]
clock => lpm_divide_bft:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
quotient[0] <= lpm_divide_bft:auto_generated.quotient[0]
quotient[1] <= lpm_divide_bft:auto_generated.quotient[1]
quotient[2] <= lpm_divide_bft:auto_generated.quotient[2]
quotient[3] <= lpm_divide_bft:auto_generated.quotient[3]
quotient[4] <= lpm_divide_bft:auto_generated.quotient[4]
quotient[5] <= lpm_divide_bft:auto_generated.quotient[5]
quotient[6] <= lpm_divide_bft:auto_generated.quotient[6]
quotient[7] <= lpm_divide_bft:auto_generated.quotient[7]
quotient[8] <= lpm_divide_bft:auto_generated.quotient[8]
quotient[9] <= lpm_divide_bft:auto_generated.quotient[9]
quotient[10] <= lpm_divide_bft:auto_generated.quotient[10]
quotient[11] <= lpm_divide_bft:auto_generated.quotient[11]
quotient[12] <= lpm_divide_bft:auto_generated.quotient[12]
quotient[13] <= lpm_divide_bft:auto_generated.quotient[13]
quotient[14] <= lpm_divide_bft:auto_generated.quotient[14]
quotient[15] <= lpm_divide_bft:auto_generated.quotient[15]
quotient[16] <= lpm_divide_bft:auto_generated.quotient[16]
quotient[17] <= lpm_divide_bft:auto_generated.quotient[17]
remain[0] <= lpm_divide_bft:auto_generated.remain[0]
remain[1] <= lpm_divide_bft:auto_generated.remain[1]
remain[2] <= lpm_divide_bft:auto_generated.remain[2]
remain[3] <= lpm_divide_bft:auto_generated.remain[3]
remain[4] <= lpm_divide_bft:auto_generated.remain[4]
remain[5] <= lpm_divide_bft:auto_generated.remain[5]
remain[6] <= lpm_divide_bft:auto_generated.remain[6]
remain[7] <= lpm_divide_bft:auto_generated.remain[7]
remain[8] <= lpm_divide_bft:auto_generated.remain[8]
remain[9] <= lpm_divide_bft:auto_generated.remain[9]
remain[10] <= lpm_divide_bft:auto_generated.remain[10]
remain[11] <= lpm_divide_bft:auto_generated.remain[11]
remain[12] <= lpm_divide_bft:auto_generated.remain[12]


|8bitbrain|wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated
clock => sign_div_unsign_p8i:divider.clock
denom[0] => sign_div_unsign_p8i:divider.denominator[0]
denom[1] => sign_div_unsign_p8i:divider.denominator[1]
denom[2] => sign_div_unsign_p8i:divider.denominator[2]
denom[3] => sign_div_unsign_p8i:divider.denominator[3]
denom[4] => sign_div_unsign_p8i:divider.denominator[4]
denom[5] => sign_div_unsign_p8i:divider.denominator[5]
denom[6] => sign_div_unsign_p8i:divider.denominator[6]
denom[7] => sign_div_unsign_p8i:divider.denominator[7]
denom[8] => sign_div_unsign_p8i:divider.denominator[8]
denom[9] => sign_div_unsign_p8i:divider.denominator[9]
denom[10] => sign_div_unsign_p8i:divider.denominator[10]
denom[11] => sign_div_unsign_p8i:divider.denominator[11]
denom[12] => sign_div_unsign_p8i:divider.denominator[12]
numer[0] => sign_div_unsign_p8i:divider.numerator[0]
numer[1] => sign_div_unsign_p8i:divider.numerator[1]
numer[2] => sign_div_unsign_p8i:divider.numerator[2]
numer[3] => sign_div_unsign_p8i:divider.numerator[3]
numer[4] => sign_div_unsign_p8i:divider.numerator[4]
numer[5] => sign_div_unsign_p8i:divider.numerator[5]
numer[6] => sign_div_unsign_p8i:divider.numerator[6]
numer[7] => sign_div_unsign_p8i:divider.numerator[7]
numer[8] => sign_div_unsign_p8i:divider.numerator[8]
numer[9] => sign_div_unsign_p8i:divider.numerator[9]
numer[10] => sign_div_unsign_p8i:divider.numerator[10]
numer[11] => sign_div_unsign_p8i:divider.numerator[11]
numer[12] => sign_div_unsign_p8i:divider.numerator[12]
numer[13] => sign_div_unsign_p8i:divider.numerator[13]
numer[14] => sign_div_unsign_p8i:divider.numerator[14]
numer[15] => sign_div_unsign_p8i:divider.numerator[15]
numer[16] => sign_div_unsign_p8i:divider.numerator[16]
numer[17] => sign_div_unsign_p8i:divider.numerator[17]
quotient[0] <= sign_div_unsign_p8i:divider.quotient[0]
quotient[1] <= sign_div_unsign_p8i:divider.quotient[1]
quotient[2] <= sign_div_unsign_p8i:divider.quotient[2]
quotient[3] <= sign_div_unsign_p8i:divider.quotient[3]
quotient[4] <= sign_div_unsign_p8i:divider.quotient[4]
quotient[5] <= sign_div_unsign_p8i:divider.quotient[5]
quotient[6] <= sign_div_unsign_p8i:divider.quotient[6]
quotient[7] <= sign_div_unsign_p8i:divider.quotient[7]
quotient[8] <= sign_div_unsign_p8i:divider.quotient[8]
quotient[9] <= sign_div_unsign_p8i:divider.quotient[9]
quotient[10] <= sign_div_unsign_p8i:divider.quotient[10]
quotient[11] <= sign_div_unsign_p8i:divider.quotient[11]
quotient[12] <= sign_div_unsign_p8i:divider.quotient[12]
quotient[13] <= sign_div_unsign_p8i:divider.quotient[13]
quotient[14] <= sign_div_unsign_p8i:divider.quotient[14]
quotient[15] <= sign_div_unsign_p8i:divider.quotient[15]
quotient[16] <= sign_div_unsign_p8i:divider.quotient[16]
quotient[17] <= sign_div_unsign_p8i:divider.quotient[17]
remain[0] <= sign_div_unsign_p8i:divider.remainder[0]
remain[1] <= sign_div_unsign_p8i:divider.remainder[1]
remain[2] <= sign_div_unsign_p8i:divider.remainder[2]
remain[3] <= sign_div_unsign_p8i:divider.remainder[3]
remain[4] <= sign_div_unsign_p8i:divider.remainder[4]
remain[5] <= sign_div_unsign_p8i:divider.remainder[5]
remain[6] <= sign_div_unsign_p8i:divider.remainder[6]
remain[7] <= sign_div_unsign_p8i:divider.remainder[7]
remain[8] <= sign_div_unsign_p8i:divider.remainder[8]
remain[9] <= sign_div_unsign_p8i:divider.remainder[9]
remain[10] <= sign_div_unsign_p8i:divider.remainder[10]
remain[11] <= sign_div_unsign_p8i:divider.remainder[11]
remain[12] <= sign_div_unsign_p8i:divider.remainder[12]


|8bitbrain|wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider
clock => alt_u_div_7nf:divider.clock
denominator[0] => alt_u_div_7nf:divider.denominator[0]
denominator[1] => alt_u_div_7nf:divider.denominator[1]
denominator[2] => alt_u_div_7nf:divider.denominator[2]
denominator[3] => alt_u_div_7nf:divider.denominator[3]
denominator[4] => alt_u_div_7nf:divider.denominator[4]
denominator[5] => alt_u_div_7nf:divider.denominator[5]
denominator[6] => alt_u_div_7nf:divider.denominator[6]
denominator[7] => alt_u_div_7nf:divider.denominator[7]
denominator[8] => alt_u_div_7nf:divider.denominator[8]
denominator[9] => alt_u_div_7nf:divider.denominator[9]
denominator[10] => alt_u_div_7nf:divider.denominator[10]
denominator[11] => alt_u_div_7nf:divider.denominator[11]
denominator[12] => alt_u_div_7nf:divider.denominator[12]
numerator[0] => alt_u_div_7nf:divider.numerator[0]
numerator[1] => alt_u_div_7nf:divider.numerator[1]
numerator[2] => alt_u_div_7nf:divider.numerator[2]
numerator[3] => alt_u_div_7nf:divider.numerator[3]
numerator[4] => alt_u_div_7nf:divider.numerator[4]
numerator[5] => alt_u_div_7nf:divider.numerator[5]
numerator[6] => alt_u_div_7nf:divider.numerator[6]
numerator[7] => alt_u_div_7nf:divider.numerator[7]
numerator[8] => alt_u_div_7nf:divider.numerator[8]
numerator[9] => alt_u_div_7nf:divider.numerator[9]
numerator[10] => alt_u_div_7nf:divider.numerator[10]
numerator[11] => alt_u_div_7nf:divider.numerator[11]
numerator[12] => alt_u_div_7nf:divider.numerator[12]
numerator[13] => alt_u_div_7nf:divider.numerator[13]
numerator[14] => alt_u_div_7nf:divider.numerator[14]
numerator[15] => alt_u_div_7nf:divider.numerator[15]
numerator[16] => alt_u_div_7nf:divider.numerator[16]
numerator[17] => alt_u_div_7nf:divider.numerator[17]
quotient[0] <= protect_quotient[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= protect_quotient[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= protect_quotient[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= protect_quotient[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= protect_quotient[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= protect_quotient[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= protect_quotient[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= protect_quotient[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= protect_quotient[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= protect_quotient[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= protect_quotient[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= protect_quotient[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= protect_quotient[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= protect_quotient[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= protect_quotient[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= protect_quotient[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= protect_quotient[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= protect_quotient[17].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= protect_remainder[0].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= protect_remainder[1].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= protect_remainder[2].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= protect_remainder[3].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= protect_remainder[4].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= protect_remainder[5].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= protect_remainder[6].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= protect_remainder[7].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= protect_remainder[8].DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= protect_remainder[9].DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= protect_remainder[10].DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= protect_remainder[11].DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= protect_remainder[12].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider
clock => DFFDenominator[12].CLK
clock => DFFDenominator[11].CLK
clock => DFFDenominator[10].CLK
clock => DFFDenominator[9].CLK
clock => DFFDenominator[8].CLK
clock => DFFDenominator[7].CLK
clock => DFFDenominator[6].CLK
clock => DFFDenominator[5].CLK
clock => DFFDenominator[4].CLK
clock => DFFDenominator[3].CLK
clock => DFFDenominator[2].CLK
clock => DFFDenominator[1].CLK
clock => DFFDenominator[0].CLK
clock => DFFNumerator[17].CLK
clock => DFFNumerator[16].CLK
clock => DFFNumerator[15].CLK
clock => DFFNumerator[14].CLK
clock => DFFNumerator[13].CLK
clock => DFFNumerator[12].CLK
clock => DFFNumerator[11].CLK
clock => DFFNumerator[10].CLK
clock => DFFNumerator[9].CLK
clock => DFFNumerator[8].CLK
clock => DFFNumerator[7].CLK
clock => DFFNumerator[6].CLK
clock => DFFNumerator[5].CLK
clock => DFFNumerator[4].CLK
clock => DFFNumerator[3].CLK
clock => DFFNumerator[2].CLK
clock => DFFNumerator[1].CLK
clock => DFFNumerator[0].CLK
clock => DFFQuotient[17].CLK
clock => DFFQuotient[16].CLK
clock => DFFQuotient[15].CLK
clock => DFFQuotient[14].CLK
clock => DFFQuotient[13].CLK
clock => DFFQuotient[12].CLK
clock => DFFQuotient[11].CLK
clock => DFFQuotient[10].CLK
clock => DFFQuotient[9].CLK
clock => DFFQuotient[8].CLK
clock => DFFQuotient[7].CLK
clock => DFFQuotient[6].CLK
clock => DFFQuotient[5].CLK
clock => DFFQuotient[4].CLK
clock => DFFQuotient[3].CLK
clock => DFFQuotient[2].CLK
clock => DFFQuotient[1].CLK
clock => DFFQuotient[0].CLK
clock => DFFStage[13].CLK
clock => DFFStage[12].CLK
clock => DFFStage[11].CLK
clock => DFFStage[10].CLK
clock => DFFStage[9].CLK
clock => DFFStage[8].CLK
clock => DFFStage[7].CLK
clock => DFFStage[6].CLK
clock => DFFStage[5].CLK
clock => DFFStage[4].CLK
clock => DFFStage[3].CLK
clock => DFFStage[2].CLK
clock => DFFStage[1].CLK
clock => DFFStage[0].CLK
denominator[0] => DFFDenominator[0].DATAIN
denominator[0] => add_sub_lkc:add_sub_0.datab[0]
denominator[0] => add_sub_mkc:add_sub_1.datab[0]
denominator[0] => op_9.IN8
denominator[0] => op_10.IN10
denominator[0] => op_11.IN12
denominator[0] => op_12.IN14
denominator[0] => op_13.IN16
denominator[0] => op_14.IN18
denominator[0] => op_15.IN20
denominator[1] => DFFDenominator[1].DATAIN
denominator[1] => sel[0].IN1
denominator[1] => add_sub_mkc:add_sub_1.datab[1]
denominator[1] => sel[13].IN1
denominator[1] => sel[26].IN1
denominator[1] => op_9.IN6
denominator[1] => sel[39].IN1
denominator[1] => op_10.IN8
denominator[1] => sel[52].IN1
denominator[1] => op_11.IN10
denominator[1] => sel[65].IN1
denominator[1] => op_12.IN12
denominator[1] => sel[78].IN1
denominator[1] => op_13.IN14
denominator[1] => sel[91].IN1
denominator[1] => op_14.IN16
denominator[1] => sel[104].IN1
denominator[1] => op_15.IN18
denominator[2] => DFFDenominator[2].DATAIN
denominator[2] => sel[1].IN1
denominator[2] => sel[14].IN1
denominator[2] => sel[27].IN1
denominator[2] => op_9.IN4
denominator[2] => sel[40].IN1
denominator[2] => op_10.IN6
denominator[2] => sel[53].IN1
denominator[2] => op_11.IN8
denominator[2] => sel[66].IN1
denominator[2] => op_12.IN10
denominator[2] => sel[79].IN1
denominator[2] => op_13.IN12
denominator[2] => sel[92].IN1
denominator[2] => op_14.IN14
denominator[2] => sel[105].IN1
denominator[2] => op_15.IN16
denominator[3] => DFFDenominator[3].DATAIN
denominator[3] => sel[2].IN1
denominator[3] => sel[15].IN1
denominator[3] => sel[28].IN1
denominator[3] => sel[41].IN1
denominator[3] => op_10.IN4
denominator[3] => sel[54].IN1
denominator[3] => op_11.IN6
denominator[3] => sel[67].IN1
denominator[3] => op_12.IN8
denominator[3] => sel[80].IN1
denominator[3] => op_13.IN10
denominator[3] => sel[93].IN1
denominator[3] => op_14.IN12
denominator[3] => sel[106].IN1
denominator[3] => op_15.IN14
denominator[4] => DFFDenominator[4].DATAIN
denominator[4] => sel[3].IN1
denominator[4] => sel[16].IN1
denominator[4] => sel[29].IN1
denominator[4] => sel[42].IN1
denominator[4] => sel[55].IN1
denominator[4] => op_11.IN4
denominator[4] => sel[68].IN1
denominator[4] => op_12.IN6
denominator[4] => sel[81].IN1
denominator[4] => op_13.IN8
denominator[4] => sel[94].IN1
denominator[4] => op_14.IN10
denominator[4] => sel[107].IN1
denominator[4] => op_15.IN12
denominator[5] => DFFDenominator[5].DATAIN
denominator[5] => sel[4].IN1
denominator[5] => sel[17].IN1
denominator[5] => sel[30].IN1
denominator[5] => sel[43].IN1
denominator[5] => sel[56].IN1
denominator[5] => sel[69].IN1
denominator[5] => op_12.IN4
denominator[5] => sel[82].IN1
denominator[5] => op_13.IN6
denominator[5] => sel[95].IN1
denominator[5] => op_14.IN8
denominator[5] => sel[108].IN1
denominator[5] => op_15.IN10
denominator[6] => DFFDenominator[6].DATAIN
denominator[6] => sel[5].IN1
denominator[6] => sel[18].IN1
denominator[6] => sel[31].IN1
denominator[6] => sel[44].IN1
denominator[6] => sel[57].IN1
denominator[6] => sel[70].IN1
denominator[6] => sel[83].IN1
denominator[6] => op_13.IN4
denominator[6] => sel[96].IN1
denominator[6] => op_14.IN6
denominator[6] => sel[109].IN1
denominator[6] => op_15.IN8
denominator[7] => DFFDenominator[7].DATAIN
denominator[7] => sel[6].IN1
denominator[7] => sel[19].IN1
denominator[7] => sel[32].IN1
denominator[7] => sel[45].IN1
denominator[7] => sel[58].IN1
denominator[7] => sel[71].IN1
denominator[7] => sel[84].IN1
denominator[7] => sel[97].IN1
denominator[7] => op_14.IN4
denominator[7] => sel[110].IN1
denominator[7] => op_15.IN6
denominator[8] => DFFDenominator[8].DATAIN
denominator[8] => sel[7].IN1
denominator[8] => sel[20].IN1
denominator[8] => sel[33].IN1
denominator[8] => sel[46].IN1
denominator[8] => sel[59].IN1
denominator[8] => sel[72].IN1
denominator[8] => sel[85].IN1
denominator[8] => sel[98].IN1
denominator[8] => sel[111].IN1
denominator[8] => op_15.IN4
denominator[9] => DFFDenominator[9].DATAIN
denominator[9] => sel[8].IN1
denominator[9] => sel[21].IN1
denominator[9] => sel[34].IN1
denominator[9] => sel[47].IN1
denominator[9] => sel[60].IN1
denominator[9] => sel[73].IN1
denominator[9] => sel[86].IN1
denominator[9] => sel[99].IN1
denominator[9] => sel[112].IN1
denominator[10] => DFFDenominator[10].DATAIN
denominator[10] => sel[9].IN1
denominator[10] => sel[22].IN1
denominator[10] => sel[35].IN1
denominator[10] => sel[48].IN1
denominator[10] => sel[61].IN1
denominator[10] => sel[74].IN1
denominator[10] => sel[87].IN1
denominator[10] => sel[100].IN1
denominator[10] => sel[113].IN1
denominator[11] => DFFDenominator[11].DATAIN
denominator[11] => sel[10].IN1
denominator[11] => sel[23].IN1
denominator[11] => sel[36].IN1
denominator[11] => sel[49].IN1
denominator[11] => sel[62].IN1
denominator[11] => sel[75].IN1
denominator[11] => sel[88].IN1
denominator[11] => sel[101].IN1
denominator[11] => sel[114].IN1
denominator[12] => DFFDenominator[12].DATAIN
denominator[12] => sel[11].IN1
denominator[12] => sel[24].IN1
denominator[12] => sel[37].IN1
denominator[12] => sel[50].IN1
denominator[12] => sel[63].IN1
denominator[12] => sel[76].IN1
denominator[12] => sel[89].IN1
denominator[12] => sel[102].IN1
denominator[12] => sel[115].IN1
numerator[0] => DFFNumerator[0].DATAIN
numerator[1] => DFFNumerator[1].DATAIN
numerator[2] => DFFNumerator[2].DATAIN
numerator[3] => DFFNumerator[3].DATAIN
numerator[4] => DFFNumerator[4].DATAIN
numerator[5] => DFFNumerator[5].DATAIN
numerator[6] => DFFNumerator[6].DATAIN
numerator[7] => DFFNumerator[7].DATAIN
numerator[8] => DFFNumerator[8].DATAIN
numerator[9] => DFFNumerator[9].DATAIN
numerator[9] => op_15.IN19
numerator[10] => DFFNumerator[10].DATAIN
numerator[10] => op_14.IN17
numerator[11] => DFFNumerator[11].DATAIN
numerator[11] => op_13.IN15
numerator[12] => DFFNumerator[12].DATAIN
numerator[12] => op_12.IN13
numerator[13] => DFFNumerator[13].DATAIN
numerator[13] => op_11.IN11
numerator[14] => DFFNumerator[14].DATAIN
numerator[14] => op_10.IN9
numerator[15] => DFFNumerator[15].DATAIN
numerator[15] => op_9.IN7
numerator[16] => DFFNumerator[16].DATAIN
numerator[16] => add_sub_mkc:add_sub_1.dataa[0]
numerator[17] => DFFNumerator[17].DATAIN
numerator[17] => add_sub_lkc:add_sub_0.dataa[0]
quotient[0] <= quotient_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= quotient_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= DFFQuotient[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= DFFQuotient[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= DFFQuotient[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= DFFQuotient[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= DFFQuotient[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= DFFQuotient[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= DFFQuotient[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= DFFQuotient[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= DFFQuotient[17].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= StageOut[238].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= StageOut[239].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= StageOut[240].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= StageOut[241].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= StageOut[242].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= StageOut[243].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= StageOut[244].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= StageOut[245].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= StageOut[246].DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= StageOut[247].DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= StageOut[248].DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= StageOut[249].DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= StageOut[250].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|add_sub_lkc:add_sub_0
cout <= carry_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
datab[0] => datab_node[0].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|add_sub_mkc:add_sub_1
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|wavegen:inst6|triangle:tri1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]


|8bitbrain|wavegen:inst6|triangle:tri1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_mtc1:auto_generated.address_a[0]
address_a[1] => altsyncram_mtc1:auto_generated.address_a[1]
address_a[2] => altsyncram_mtc1:auto_generated.address_a[2]
address_a[3] => altsyncram_mtc1:auto_generated.address_a[3]
address_a[4] => altsyncram_mtc1:auto_generated.address_a[4]
address_a[5] => altsyncram_mtc1:auto_generated.address_a[5]
address_a[6] => altsyncram_mtc1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mtc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_mtc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_mtc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_mtc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_mtc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_mtc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_mtc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_mtc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_mtc1:auto_generated.q_a[7]
q_a[8] <= altsyncram_mtc1:auto_generated.q_a[8]
q_a[9] <= altsyncram_mtc1:auto_generated.q_a[9]
q_a[10] <= altsyncram_mtc1:auto_generated.q_a[10]
q_a[11] <= altsyncram_mtc1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|wavegen:inst6|triangle:tri1|altsyncram:altsyncram_component|altsyncram_mtc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|8bitbrain|wavegen:inst6|triangle:tri2
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]


|8bitbrain|wavegen:inst6|triangle:tri2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_mtc1:auto_generated.address_a[0]
address_a[1] => altsyncram_mtc1:auto_generated.address_a[1]
address_a[2] => altsyncram_mtc1:auto_generated.address_a[2]
address_a[3] => altsyncram_mtc1:auto_generated.address_a[3]
address_a[4] => altsyncram_mtc1:auto_generated.address_a[4]
address_a[5] => altsyncram_mtc1:auto_generated.address_a[5]
address_a[6] => altsyncram_mtc1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mtc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_mtc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_mtc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_mtc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_mtc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_mtc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_mtc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_mtc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_mtc1:auto_generated.q_a[7]
q_a[8] <= altsyncram_mtc1:auto_generated.q_a[8]
q_a[9] <= altsyncram_mtc1:auto_generated.q_a[9]
q_a[10] <= altsyncram_mtc1:auto_generated.q_a[10]
q_a[11] <= altsyncram_mtc1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|wavegen:inst6|triangle:tri2|altsyncram:altsyncram_component|altsyncram_mtc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|8bitbrain|wavegen:inst6|triangle:tri3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]


|8bitbrain|wavegen:inst6|triangle:tri3|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_mtc1:auto_generated.address_a[0]
address_a[1] => altsyncram_mtc1:auto_generated.address_a[1]
address_a[2] => altsyncram_mtc1:auto_generated.address_a[2]
address_a[3] => altsyncram_mtc1:auto_generated.address_a[3]
address_a[4] => altsyncram_mtc1:auto_generated.address_a[4]
address_a[5] => altsyncram_mtc1:auto_generated.address_a[5]
address_a[6] => altsyncram_mtc1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mtc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_mtc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_mtc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_mtc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_mtc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_mtc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_mtc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_mtc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_mtc1:auto_generated.q_a[7]
q_a[8] <= altsyncram_mtc1:auto_generated.q_a[8]
q_a[9] <= altsyncram_mtc1:auto_generated.q_a[9]
q_a[10] <= altsyncram_mtc1:auto_generated.q_a[10]
q_a[11] <= altsyncram_mtc1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|wavegen:inst6|triangle:tri3|altsyncram:altsyncram_component|altsyncram_mtc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|8bitbrain|wavegen:inst6|square:sq1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]


|8bitbrain|wavegen:inst6|square:sq1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pra1:auto_generated.address_a[0]
address_a[1] => altsyncram_pra1:auto_generated.address_a[1]
address_a[2] => altsyncram_pra1:auto_generated.address_a[2]
address_a[3] => altsyncram_pra1:auto_generated.address_a[3]
address_a[4] => altsyncram_pra1:auto_generated.address_a[4]
address_a[5] => altsyncram_pra1:auto_generated.address_a[5]
address_a[6] => altsyncram_pra1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pra1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pra1:auto_generated.q_a[0]
q_a[1] <= altsyncram_pra1:auto_generated.q_a[1]
q_a[2] <= altsyncram_pra1:auto_generated.q_a[2]
q_a[3] <= altsyncram_pra1:auto_generated.q_a[3]
q_a[4] <= altsyncram_pra1:auto_generated.q_a[4]
q_a[5] <= altsyncram_pra1:auto_generated.q_a[5]
q_a[6] <= altsyncram_pra1:auto_generated.q_a[6]
q_a[7] <= altsyncram_pra1:auto_generated.q_a[7]
q_a[8] <= altsyncram_pra1:auto_generated.q_a[8]
q_a[9] <= altsyncram_pra1:auto_generated.q_a[9]
q_a[10] <= altsyncram_pra1:auto_generated.q_a[10]
q_a[11] <= altsyncram_pra1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|8bitbrain|wavegen:inst6|square:sq2
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]


|8bitbrain|wavegen:inst6|square:sq2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pra1:auto_generated.address_a[0]
address_a[1] => altsyncram_pra1:auto_generated.address_a[1]
address_a[2] => altsyncram_pra1:auto_generated.address_a[2]
address_a[3] => altsyncram_pra1:auto_generated.address_a[3]
address_a[4] => altsyncram_pra1:auto_generated.address_a[4]
address_a[5] => altsyncram_pra1:auto_generated.address_a[5]
address_a[6] => altsyncram_pra1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pra1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pra1:auto_generated.q_a[0]
q_a[1] <= altsyncram_pra1:auto_generated.q_a[1]
q_a[2] <= altsyncram_pra1:auto_generated.q_a[2]
q_a[3] <= altsyncram_pra1:auto_generated.q_a[3]
q_a[4] <= altsyncram_pra1:auto_generated.q_a[4]
q_a[5] <= altsyncram_pra1:auto_generated.q_a[5]
q_a[6] <= altsyncram_pra1:auto_generated.q_a[6]
q_a[7] <= altsyncram_pra1:auto_generated.q_a[7]
q_a[8] <= altsyncram_pra1:auto_generated.q_a[8]
q_a[9] <= altsyncram_pra1:auto_generated.q_a[9]
q_a[10] <= altsyncram_pra1:auto_generated.q_a[10]
q_a[11] <= altsyncram_pra1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|8bitbrain|wavegen:inst6|square:sq3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]


|8bitbrain|wavegen:inst6|square:sq3|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pra1:auto_generated.address_a[0]
address_a[1] => altsyncram_pra1:auto_generated.address_a[1]
address_a[2] => altsyncram_pra1:auto_generated.address_a[2]
address_a[3] => altsyncram_pra1:auto_generated.address_a[3]
address_a[4] => altsyncram_pra1:auto_generated.address_a[4]
address_a[5] => altsyncram_pra1:auto_generated.address_a[5]
address_a[6] => altsyncram_pra1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pra1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pra1:auto_generated.q_a[0]
q_a[1] <= altsyncram_pra1:auto_generated.q_a[1]
q_a[2] <= altsyncram_pra1:auto_generated.q_a[2]
q_a[3] <= altsyncram_pra1:auto_generated.q_a[3]
q_a[4] <= altsyncram_pra1:auto_generated.q_a[4]
q_a[5] <= altsyncram_pra1:auto_generated.q_a[5]
q_a[6] <= altsyncram_pra1:auto_generated.q_a[6]
q_a[7] <= altsyncram_pra1:auto_generated.q_a[7]
q_a[8] <= altsyncram_pra1:auto_generated.q_a[8]
q_a[9] <= altsyncram_pra1:auto_generated.q_a[9]
q_a[10] <= altsyncram_pra1:auto_generated.q_a[10]
q_a[11] <= altsyncram_pra1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|8bitbrain|decoderdisplay:inst27
I[0] => Mux6.IN19
I[0] => Mux5.IN19
I[0] => Mux4.IN19
I[0] => Mux3.IN19
I[0] => Mux2.IN19
I[0] => Mux1.IN19
I[0] => Mux0.IN19
I[1] => Mux6.IN18
I[1] => Mux5.IN18
I[1] => Mux4.IN18
I[1] => Mux3.IN18
I[1] => Mux2.IN18
I[1] => Mux1.IN18
I[1] => Mux0.IN18
I[2] => Mux6.IN17
I[2] => Mux5.IN17
I[2] => Mux4.IN17
I[2] => Mux3.IN17
I[2] => Mux2.IN17
I[2] => Mux1.IN17
I[2] => Mux0.IN17
I[3] => Mux6.IN16
I[3] => Mux5.IN16
I[3] => Mux4.IN16
I[3] => Mux3.IN16
I[3] => Mux2.IN16
I[3] => Mux1.IN16
I[3] => Mux0.IN16
a <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
b <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
c <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
d <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
e <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
g <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|decoderdisplay:inst30
I[0] => Mux6.IN19
I[0] => Mux5.IN19
I[0] => Mux4.IN19
I[0] => Mux3.IN19
I[0] => Mux2.IN19
I[0] => Mux1.IN19
I[0] => Mux0.IN19
I[1] => Mux6.IN18
I[1] => Mux5.IN18
I[1] => Mux4.IN18
I[1] => Mux3.IN18
I[1] => Mux2.IN18
I[1] => Mux1.IN18
I[1] => Mux0.IN18
I[2] => Mux6.IN17
I[2] => Mux5.IN17
I[2] => Mux4.IN17
I[2] => Mux3.IN17
I[2] => Mux2.IN17
I[2] => Mux1.IN17
I[2] => Mux0.IN17
I[3] => Mux6.IN16
I[3] => Mux5.IN16
I[3] => Mux4.IN16
I[3] => Mux3.IN16
I[3] => Mux2.IN16
I[3] => Mux1.IN16
I[3] => Mux0.IN16
a <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
b <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
c <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
d <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
e <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
g <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|decoderdisplay:inst31
I[0] => Mux6.IN19
I[0] => Mux5.IN19
I[0] => Mux4.IN19
I[0] => Mux3.IN19
I[0] => Mux2.IN19
I[0] => Mux1.IN19
I[0] => Mux0.IN19
I[1] => Mux6.IN18
I[1] => Mux5.IN18
I[1] => Mux4.IN18
I[1] => Mux3.IN18
I[1] => Mux2.IN18
I[1] => Mux1.IN18
I[1] => Mux0.IN18
I[2] => Mux6.IN17
I[2] => Mux5.IN17
I[2] => Mux4.IN17
I[2] => Mux3.IN17
I[2] => Mux2.IN17
I[2] => Mux1.IN17
I[2] => Mux0.IN17
I[3] => Mux6.IN16
I[3] => Mux5.IN16
I[3] => Mux4.IN16
I[3] => Mux3.IN16
I[3] => Mux2.IN16
I[3] => Mux1.IN16
I[3] => Mux0.IN16
a <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
b <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
c <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
d <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
e <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
g <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


