// Seed: 743956272
`define pp_8 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input id_8;
  output id_7;
  input id_6;
  inout id_5;
  output id_4;
  input id_3;
  input id_2;
  output id_1;
  assign id_1 = 1'b0;
  type_12(
      1, 1
  );
  assign id_4 = id_3;
  logic id_8, id_9 = 1;
  logic id_10 = -id_3;
  logic id_11 = id_6;
  always @(posedge id_3 or negedge ~1);
  type_16(
      id_8, 1'b0
  );
endmodule
