<!DOCTYPE html>

<html xmlns="http://www.w3.org/1999/xhtml" lang="de">
  <head>
    <meta http-equiv="X-UA-Compatible" content="IE=Edge" />
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
    <meta http-equiv="x-ua-compatible" content="ie=edge">
    <link rel="stylesheet" href="../../../_static/theme.css" type="text/css" />
    <link href="https://fonts.googleapis.com/css?family=IBM+Plex+Mono|IBM+Plex+Sans|IBM+Plex+Sans+Condensed|IBM+Plex+Serif" rel="stylesheet">

    
    <title>qiskit.dagcircuit._dagcircuit &#8212; Qiskit Terra 0.7.0 Dokumentation</title>

    <link rel="stylesheet" href="../../../_static/material-icons.css" type="text/css" />
    <link rel="stylesheet" href="../../../_static/pygments.css" type="text/css" />
    <link rel="stylesheet" href="../../../_static/material-design-lite-1.3.0/material.blue-indigo.min.css" type="text/css" />
    <link rel="stylesheet" href="../../../_static/sphinx_materialdesign_theme.css" type="text/css" />
    <script type="text/javascript" id="documentation_options" data-url_root="../../../" src="../../../_static/documentation_options.js"></script>
    <script type="text/javascript" src="../../../_static/jquery.js"></script>
    <script type="text/javascript" src="../../../_static/underscore.js"></script>
    <script type="text/javascript" src="../../../_static/doctools.js"></script>
    <script type="text/javascript" src="../../../_static/translations.js"></script>
    <script type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>
    <script type="text/javascript" src="../../../_static/themeExt.js"></script>
    <link rel="shortcut icon" href="../../../_static/favicon.ico"/>
    <link rel="index" title="Stichwortverzeichnis" href="../../../genindex.html" />
    <link rel="search" title="Suche" href="../../../search.html" /> 
  </head>
<body>
  <header>
    <div class="toolbar limited-width">
        <a href="https://qiskit.org/" class="home">Qiskit Terra ™</a>
        <nav class="first">
        <a href="https://qiskit.org/terra">Terra</a>
        <a href="https://qiskit.org/aqua">Aqua</a>
      </nav>
      <nav class="second">
        <a href="/documentation/_modules/qiskit/dagcircuit/_dagcircuit.html">English</a> /
        <a href="/documentation/de/_modules/qiskit/dagcircuit/_dagcircuit.html">German</a> /
        <a href="/documentation/ja/_modules/qiskit/dagcircuit/_dagcircuit.html">Japanese</a>
        <a class="external" href="https://qiskit.org/vscode">Tools</a>
        <a class="external" href="https://qiskit.org/fun">Fun</a>
      </nav>
    </div>
  </header>
    <div class="mdl-layout mdl-js-layout  mdl-layout--fixed-drawer"><header class="mdl-layout__drawer">
    
          <!-- Title -->
      <span class="mdl-layout-title">
          <a class="title" href="../../../index.html">
              <img class="logo" src="../../../_static/qiskit-logo-white-no-margin.gif" alt="Qiskit Terra"/>
          </a>
      </span>
    
<div class="globaltoc">
  <span class="mdl-layout-title toc">Inhalt</span>
  
  
      
      <nav class="mdl-navigation">
          <ul>
<li class="toctree-l1"><a class="reference internal" href="../../../install.html">Installation</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../../install.html#installation">Installation</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../../install.html#abhangigkeiten">1. Abhängigkeiten</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../install.html#id1">2. Installation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../install.html#api-token-und-qe-anmeldedaten-konfigurieren">3. API Token und QE Anmeldedaten konfigurieren</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../../install.html#jupyter-basierte-tutorials-installieren">Jupyter basierte Tutorials installieren</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../install.html#problembehebung">Problembehebung</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../../quickstart.html">Erste Schritte</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../../quickstart.html#quantum-chips">Quantum Chips</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../../quickstart.html#beispiel-fur-ein-reales-chip-backend">Beispiel für ein reales Chip Backend</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../quickstart.html#beispiel-fur-ein-reales-chip-backend-uber-ibmq">Beispiel für ein reales Chip Backend über IBMQ</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../quickstart.html#verwenden-des-hpc-online-backends">Verwenden des HPC Online Backends</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../../quickstart.html#projekt-organisation">Projekt Organisation</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../../qiskit.html">Qiskit Überblick</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../../qiskit.html#philosophie">Philosophie</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../qiskit.html#projekt-ubersicht">Projekt Übersicht</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../../dev_introduction.html">Entwickler Dokumentation</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../../dev_introduction.html#programmierschnittstelle">Programmierschnittstelle</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../dev_introduction.html#interne-module">Interne Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../dev_introduction.html#protokollierung">Protokollierung</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../dev_introduction.html#testen">Testen</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../../_autodoc/qiskit.html">SDK Referenz</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../../_autodoc/qiskit.html#submodules">Submodules</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../../_autodoc/qiskit.qiskiterror.html">qiskit.qiskiterror module</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.qiskiterror.html#members">Members</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.qiskiterror.html#reference">Reference</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../../_autodoc/qiskit.unroll.html">qiskit.unroll module</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../../_autodoc/qiskit.html#subpackages">Subpackages</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../../_autodoc/qiskit.circuit.html">qiskit.circuit package</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.circuit.html#submodules">Submodules</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.circuit.html#classes">Classes</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../../_autodoc/qiskit.converters.html">qiskit.converters package</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.converters.html#submodules">Submodules</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.converters.html#functions">Functions</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../../_autodoc/qiskit.dagcircuit.html">qiskit.dagcircuit package</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.dagcircuit.html#submodules">Submodules</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.dagcircuit.html#exceptions">Exceptions</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.dagcircuit.html#classes">Classes</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../../_autodoc/qiskit.extensions.html">qiskit.extensions package</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.extensions.html#submodules">Submodules</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.extensions.html#subpackages">Subpackages</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../../_autodoc/qiskit.mapper.html">qiskit.mapper package</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.mapper.html#submodules">Submodules</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.mapper.html#exceptions">Exceptions</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.mapper.html#classes">Classes</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.mapper.html#functions">Functions</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../../_autodoc/qiskit.providers.html">qiskit.providers package</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.providers.html#submodules">Submodules</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.providers.html#subpackages">Subpackages</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.providers.html#exceptions">Exceptions</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.providers.html#classes">Classes</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../../_autodoc/qiskit.qasm.html">qiskit.qasm package</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.qasm.html#submodules">Submodules</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.qasm.html#subpackages">Subpackages</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.qasm.html#exceptions">Exceptions</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.qasm.html#classes">Classes</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../../_autodoc/qiskit.qobj.html">qiskit.qobj package</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.qobj.html#submodules">Submodules</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.qobj.html#exceptions">Exceptions</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.qobj.html#classes">Classes</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.qobj.html#functions">Functions</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../../_autodoc/qiskit.quantum_info.html">qiskit.quantum_info package</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.quantum_info.html#subpackages">Subpackages</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.quantum_info.html#classes">Classes</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.quantum_info.html#functions">Functions</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../../_autodoc/qiskit.result.html">qiskit.result package</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.result.html#submodules">Submodules</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.result.html#exceptions">Exceptions</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.result.html#classes">Classes</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../../_autodoc/qiskit.transpiler.html">qiskit.transpiler package</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.transpiler.html#submodules">Submodules</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.transpiler.html#subpackages">Subpackages</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.transpiler.html#exceptions">Exceptions</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.transpiler.html#classes">Classes</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.transpiler.html#functions">Functions</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../../_autodoc/qiskit.unrollers.html">qiskit.unrollers package</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.unrollers.html#submodules">Submodules</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../../_autodoc/qiskit.validation.html">qiskit.validation package</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.validation.html#submodules">Submodules</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.validation.html#subpackages">Subpackages</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.validation.html#exceptions">Exceptions</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.validation.html#classes">Classes</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.validation.html#functions">Functions</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../../_autodoc/qiskit.wrapper.html">qiskit.wrapper package</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.wrapper.html#submodules">Submodules</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.wrapper.html#functions">Functions</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../../_autodoc/qiskit.html#exceptions">Exceptions</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../_autodoc/qiskit.html#classes">Classes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../_autodoc/qiskit.html#functions">Functions</a></li>
</ul>
</li>
</ul>

      </nav>
  
  </div>

</header>
        <main class="mdl-layout__content" tabIndex="0">
<header class="mdl-layout__drawer">
    
          <!-- Title -->
      <span class="mdl-layout-title">
          <a class="title" href="../../../index.html">
              <img class="logo" src="../../../_static/qiskit-logo-white-no-margin.gif" alt="Qiskit Terra"/>
          </a>
      </span>
    
<div class="globaltoc">
  <span class="mdl-layout-title toc">Inhalt</span>
  
  
      
      <nav class="mdl-navigation">
          <ul>
<li class="toctree-l1"><a class="reference internal" href="../../../install.html">Installation</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../../install.html#installation">Installation</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../../install.html#abhangigkeiten">1. Abhängigkeiten</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../install.html#id1">2. Installation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../install.html#api-token-und-qe-anmeldedaten-konfigurieren">3. API Token und QE Anmeldedaten konfigurieren</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../../install.html#jupyter-basierte-tutorials-installieren">Jupyter basierte Tutorials installieren</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../install.html#problembehebung">Problembehebung</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../../quickstart.html">Erste Schritte</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../../quickstart.html#quantum-chips">Quantum Chips</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../../quickstart.html#beispiel-fur-ein-reales-chip-backend">Beispiel für ein reales Chip Backend</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../quickstart.html#beispiel-fur-ein-reales-chip-backend-uber-ibmq">Beispiel für ein reales Chip Backend über IBMQ</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../quickstart.html#verwenden-des-hpc-online-backends">Verwenden des HPC Online Backends</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../../quickstart.html#projekt-organisation">Projekt Organisation</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../../qiskit.html">Qiskit Überblick</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../../qiskit.html#philosophie">Philosophie</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../qiskit.html#projekt-ubersicht">Projekt Übersicht</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../../dev_introduction.html">Entwickler Dokumentation</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../../dev_introduction.html#programmierschnittstelle">Programmierschnittstelle</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../dev_introduction.html#interne-module">Interne Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../dev_introduction.html#protokollierung">Protokollierung</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../dev_introduction.html#testen">Testen</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../../_autodoc/qiskit.html">SDK Referenz</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../../../_autodoc/qiskit.html#submodules">Submodules</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../../_autodoc/qiskit.qiskiterror.html">qiskit.qiskiterror module</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.qiskiterror.html#members">Members</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.qiskiterror.html#reference">Reference</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../../_autodoc/qiskit.unroll.html">qiskit.unroll module</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../../_autodoc/qiskit.html#subpackages">Subpackages</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../../../_autodoc/qiskit.circuit.html">qiskit.circuit package</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.circuit.html#submodules">Submodules</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.circuit.html#classes">Classes</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../../_autodoc/qiskit.converters.html">qiskit.converters package</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.converters.html#submodules">Submodules</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.converters.html#functions">Functions</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../../_autodoc/qiskit.dagcircuit.html">qiskit.dagcircuit package</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.dagcircuit.html#submodules">Submodules</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.dagcircuit.html#exceptions">Exceptions</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.dagcircuit.html#classes">Classes</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../../_autodoc/qiskit.extensions.html">qiskit.extensions package</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.extensions.html#submodules">Submodules</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.extensions.html#subpackages">Subpackages</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../../_autodoc/qiskit.mapper.html">qiskit.mapper package</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.mapper.html#submodules">Submodules</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.mapper.html#exceptions">Exceptions</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.mapper.html#classes">Classes</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.mapper.html#functions">Functions</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../../_autodoc/qiskit.providers.html">qiskit.providers package</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.providers.html#submodules">Submodules</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.providers.html#subpackages">Subpackages</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.providers.html#exceptions">Exceptions</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.providers.html#classes">Classes</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../../_autodoc/qiskit.qasm.html">qiskit.qasm package</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.qasm.html#submodules">Submodules</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.qasm.html#subpackages">Subpackages</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.qasm.html#exceptions">Exceptions</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.qasm.html#classes">Classes</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../../_autodoc/qiskit.qobj.html">qiskit.qobj package</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.qobj.html#submodules">Submodules</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.qobj.html#exceptions">Exceptions</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.qobj.html#classes">Classes</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.qobj.html#functions">Functions</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../../_autodoc/qiskit.quantum_info.html">qiskit.quantum_info package</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.quantum_info.html#subpackages">Subpackages</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.quantum_info.html#classes">Classes</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.quantum_info.html#functions">Functions</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../../_autodoc/qiskit.result.html">qiskit.result package</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.result.html#submodules">Submodules</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.result.html#exceptions">Exceptions</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.result.html#classes">Classes</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../../_autodoc/qiskit.transpiler.html">qiskit.transpiler package</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.transpiler.html#submodules">Submodules</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.transpiler.html#subpackages">Subpackages</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.transpiler.html#exceptions">Exceptions</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.transpiler.html#classes">Classes</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.transpiler.html#functions">Functions</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../../_autodoc/qiskit.unrollers.html">qiskit.unrollers package</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.unrollers.html#submodules">Submodules</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../../_autodoc/qiskit.validation.html">qiskit.validation package</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.validation.html#submodules">Submodules</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.validation.html#subpackages">Subpackages</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.validation.html#exceptions">Exceptions</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.validation.html#classes">Classes</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.validation.html#functions">Functions</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../../_autodoc/qiskit.wrapper.html">qiskit.wrapper package</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.wrapper.html#submodules">Submodules</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../_autodoc/qiskit.wrapper.html#functions">Functions</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../../_autodoc/qiskit.html#exceptions">Exceptions</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../_autodoc/qiskit.html#classes">Classes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../_autodoc/qiskit.html#functions">Functions</a></li>
</ul>
</li>
</ul>

      </nav>
  
  </div>

</header>

    <div class="document">
        <div class="page-content">
        
  <h1>Quellcode für qiskit.dagcircuit._dagcircuit</h1><div class="highlight"><pre>
<span></span><span class="c1"># -*- coding: utf-8 -*-</span>

<span class="c1"># Copyright 2017, IBM.</span>
<span class="c1">#</span>
<span class="c1"># This source code is licensed under the Apache License, Version 2.0 found in</span>
<span class="c1"># the LICENSE.txt file in the root directory of this source tree.</span>

<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">Object to represent a quantum circuit as a directed acyclic graph.</span>

<span class="sd">The nodes in the graph are either input/output nodes or operation nodes.</span>
<span class="sd">The operation nodes are elements of a basis that is part of the circuit.</span>
<span class="sd">The QASM definitions of the basis elements are carried with the circuit.</span>
<span class="sd">The edges correspond to qubits or bits in the circuit. A directed edge</span>
<span class="sd">from node A to node B means that the (qu)bit passes from the output of A</span>
<span class="sd">to the input of B. The object&#39;s methods allow circuits to be constructed,</span>
<span class="sd">composed, and modified. Some natural properties like depth can be computed</span>
<span class="sd">directly from the graph.</span>
<span class="sd">&quot;&quot;&quot;</span>
<span class="kn">import</span> <span class="nn">re</span>
<span class="kn">from</span> <span class="nn">collections</span> <span class="k">import</span> <span class="n">OrderedDict</span>
<span class="kn">import</span> <span class="nn">copy</span>
<span class="kn">import</span> <span class="nn">itertools</span>
<span class="kn">import</span> <span class="nn">networkx</span> <span class="k">as</span> <span class="nn">nx</span>

<span class="kn">from</span> <span class="nn">qiskit</span> <span class="k">import</span> <span class="n">QuantumRegister</span><span class="p">,</span> <span class="n">ClassicalRegister</span>
<span class="kn">from</span> <span class="nn">qiskit.circuit</span> <span class="k">import</span> <span class="n">Gate</span>
<span class="kn">from</span> <span class="nn">._dagcircuiterror</span> <span class="k">import</span> <span class="n">DAGCircuitError</span>


<div class="viewcode-block" id="DAGCircuit"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit._dagcircuit.html#qiskit.dagcircuit._dagcircuit.DAGCircuit">[Doku]</a><span class="k">class</span> <span class="nc">DAGCircuit</span><span class="p">:</span>
    <span class="sd">&quot;&quot;&quot;</span>
<span class="sd">    Quantum circuit as a directed acyclic graph.</span>

<span class="sd">    There are 3 types of nodes in the graph: inputs, outputs, and operations.</span>
<span class="sd">    The nodes are connected by directed edges that correspond to qubits and</span>
<span class="sd">    bits.</span>
<span class="sd">    &quot;&quot;&quot;</span>

    <span class="c1"># pylint: disable=invalid-name</span>

<div class="viewcode-block" id="DAGCircuit.__init__"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit._dagcircuit.html#qiskit.dagcircuit._dagcircuit.DAGCircuit.__init__">[Doku]</a>    <span class="k">def</span> <span class="nf">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Create an empty circuit.&quot;&quot;&quot;</span>

        <span class="c1"># Circuit name.  Generally, this corresponds to the name</span>
        <span class="c1"># of the QuantumCircuit from which the DAG was generated.</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">name</span> <span class="o">=</span> <span class="kc">None</span>

        <span class="c1"># Set of wires (Register,idx) in the dag</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">wires</span> <span class="o">=</span> <span class="p">[]</span>

        <span class="c1"># Map from wire (Register,idx) to input nodes of the graph</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">input_map</span> <span class="o">=</span> <span class="n">OrderedDict</span><span class="p">()</span>

        <span class="c1"># Map from wire (Register,idx) to output nodes of the graph</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">output_map</span> <span class="o">=</span> <span class="n">OrderedDict</span><span class="p">()</span>

        <span class="c1"># Running count of the total number of nodes</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span> <span class="o">=</span> <span class="mi">0</span>

        <span class="c1"># Map of user defined gates to ast nodes defining them</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">gates</span> <span class="o">=</span> <span class="n">OrderedDict</span><span class="p">()</span>

        <span class="c1"># Map of named operations in this circuit and their signatures.</span>
        <span class="c1"># The signature is an integer tuple (nq,nc,np) specifying the</span>
        <span class="c1"># number of input qubits, input bits, and real parameters.</span>
        <span class="c1"># The definition is external to the circuit object.</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">basis</span> <span class="o">=</span> <span class="n">OrderedDict</span><span class="p">()</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">add_basis_element</span><span class="p">(</span><span class="n">name</span><span class="o">=</span><span class="s2">&quot;U&quot;</span><span class="p">,</span> <span class="n">number_qubits</span><span class="o">=</span><span class="mi">1</span><span class="p">,</span>
                               <span class="n">number_classical</span><span class="o">=</span><span class="mi">0</span><span class="p">,</span> <span class="n">number_parameters</span><span class="o">=</span><span class="mi">3</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">add_basis_element</span><span class="p">(</span><span class="s2">&quot;CX&quot;</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">add_basis_element</span><span class="p">(</span><span class="s2">&quot;measure&quot;</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">add_basis_element</span><span class="p">(</span><span class="s2">&quot;reset&quot;</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">add_basis_element</span><span class="p">(</span><span class="s2">&quot;barrier&quot;</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">)</span>

        <span class="c1"># Directed multigraph whose nodes are inputs, outputs, or operations.</span>
        <span class="c1"># Operation nodes have equal in- and out-degrees and carry</span>
        <span class="c1"># additional data about the operation, including the argument order</span>
        <span class="c1"># and parameter values.</span>
        <span class="c1"># Input nodes have out-degree 1 and output nodes have in-degree 1.</span>
        <span class="c1"># Edges carry wire labels (reg,idx) and each operation has</span>
        <span class="c1"># corresponding in- and out-edges with the same wire labels.</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span> <span class="o">=</span> <span class="n">nx</span><span class="o">.</span><span class="n">MultiDiGraph</span><span class="p">()</span>

        <span class="c1"># Map of qreg name to QuantumRegister object</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">qregs</span> <span class="o">=</span> <span class="n">OrderedDict</span><span class="p">()</span>

        <span class="c1"># Map of creg name to ClassicalRegister object</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">cregs</span> <span class="o">=</span> <span class="n">OrderedDict</span><span class="p">()</span></div>

<div class="viewcode-block" id="DAGCircuit.get_qubits"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit._dagcircuit.html#qiskit.dagcircuit._dagcircuit.DAGCircuit.get_qubits">[Doku]</a>    <span class="k">def</span> <span class="nf">get_qubits</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Return a list of qubits as (QuantumRegister, index) pairs.&quot;&quot;&quot;</span>
        <span class="k">return</span> <span class="p">[(</span><span class="n">v</span><span class="p">,</span> <span class="n">i</span><span class="p">)</span> <span class="k">for</span> <span class="n">k</span><span class="p">,</span> <span class="n">v</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">qregs</span><span class="o">.</span><span class="n">items</span><span class="p">()</span> <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="n">v</span><span class="o">.</span><span class="n">size</span><span class="p">)]</span></div>

<div class="viewcode-block" id="DAGCircuit.get_bits"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit._dagcircuit.html#qiskit.dagcircuit._dagcircuit.DAGCircuit.get_bits">[Doku]</a>    <span class="k">def</span> <span class="nf">get_bits</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Return a list of bits as (ClassicalRegister, index) pairs.&quot;&quot;&quot;</span>
        <span class="k">return</span> <span class="p">[(</span><span class="n">v</span><span class="p">,</span> <span class="n">i</span><span class="p">)</span> <span class="k">for</span> <span class="n">k</span><span class="p">,</span> <span class="n">v</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">cregs</span><span class="o">.</span><span class="n">items</span><span class="p">()</span> <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="n">v</span><span class="o">.</span><span class="n">size</span><span class="p">)]</span></div>

    <span class="c1"># TODO: unused function. is it needed?</span>
<div class="viewcode-block" id="DAGCircuit.rename_register"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit._dagcircuit.html#qiskit.dagcircuit._dagcircuit.DAGCircuit.rename_register">[Doku]</a>    <span class="k">def</span> <span class="nf">rename_register</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">regname</span><span class="p">,</span> <span class="n">newname</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Rename a classical or quantum register throughout the circuit.</span>

<span class="sd">        regname = existing register name string</span>
<span class="sd">        newname = replacement register name string</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="n">regname</span> <span class="o">==</span> <span class="n">newname</span><span class="p">:</span>
            <span class="k">return</span>
        <span class="k">if</span> <span class="n">newname</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">qregs</span> <span class="ow">or</span> <span class="n">newname</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">cregs</span><span class="p">:</span>
            <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;duplicate register name </span><span class="si">%s</span><span class="s2">&quot;</span> <span class="o">%</span> <span class="n">newname</span><span class="p">)</span>
        <span class="k">if</span> <span class="n">regname</span> <span class="ow">not</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">qregs</span> <span class="ow">and</span> <span class="n">regname</span> <span class="ow">not</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">cregs</span><span class="p">:</span>
            <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;no register named </span><span class="si">%s</span><span class="s2">&quot;</span> <span class="o">%</span> <span class="n">regname</span><span class="p">)</span>
        <span class="k">if</span> <span class="n">regname</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">qregs</span><span class="p">:</span>
            <span class="n">reg</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">qregs</span><span class="p">[</span><span class="n">regname</span><span class="p">]</span>
            <span class="n">reg</span><span class="o">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">newname</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">qregs</span><span class="p">[</span><span class="n">newname</span><span class="p">]</span> <span class="o">=</span> <span class="n">reg</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">qregs</span><span class="o">.</span><span class="n">pop</span><span class="p">(</span><span class="n">regname</span><span class="p">,</span> <span class="kc">None</span><span class="p">)</span>
        <span class="k">if</span> <span class="n">regname</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">cregs</span><span class="p">:</span>
            <span class="n">reg</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cregs</span><span class="p">[</span><span class="n">regname</span><span class="p">]</span>
            <span class="n">reg</span><span class="o">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">newname</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">qregs</span><span class="p">[</span><span class="n">newname</span><span class="p">]</span> <span class="o">=</span> <span class="n">reg</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">qregs</span><span class="o">.</span><span class="n">pop</span><span class="p">(</span><span class="n">regname</span><span class="p">,</span> <span class="kc">None</span><span class="p">)</span>
        <span class="c1"># n node d = data</span>
        <span class="k">for</span> <span class="n">_</span><span class="p">,</span> <span class="n">d</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">nodes</span><span class="p">(</span><span class="n">data</span><span class="o">=</span><span class="kc">True</span><span class="p">):</span>
            <span class="k">if</span> <span class="n">d</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;in&quot;</span> <span class="ow">or</span> <span class="n">d</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;out&quot;</span><span class="p">:</span>
                <span class="k">if</span> <span class="n">regname</span> <span class="ow">in</span> <span class="n">d</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">]:</span>
                    <span class="n">d</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="n">re</span><span class="o">.</span><span class="n">sub</span><span class="p">(</span><span class="n">regname</span><span class="p">,</span> <span class="n">newname</span><span class="p">,</span> <span class="n">d</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">])</span>
            <span class="k">elif</span> <span class="n">d</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;op&quot;</span><span class="p">:</span>
                <span class="n">qa</span> <span class="o">=</span> <span class="p">[]</span>
                <span class="k">for</span> <span class="n">a</span> <span class="ow">in</span> <span class="n">d</span><span class="p">[</span><span class="s2">&quot;qargs&quot;</span><span class="p">]:</span>
                    <span class="k">if</span> <span class="n">a</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">regname</span><span class="p">:</span>
                        <span class="n">a</span> <span class="o">=</span> <span class="p">(</span><span class="n">newname</span><span class="p">,</span> <span class="n">a</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>
                    <span class="n">qa</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">a</span><span class="p">)</span>
                <span class="n">d</span><span class="p">[</span><span class="s2">&quot;qargs&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="n">qa</span>
                <span class="n">ca</span> <span class="o">=</span> <span class="p">[]</span>
                <span class="k">for</span> <span class="n">a</span> <span class="ow">in</span> <span class="n">d</span><span class="p">[</span><span class="s2">&quot;cargs&quot;</span><span class="p">]:</span>
                    <span class="k">if</span> <span class="n">a</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">regname</span><span class="p">:</span>
                        <span class="n">a</span> <span class="o">=</span> <span class="p">(</span><span class="n">newname</span><span class="p">,</span> <span class="n">a</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>
                    <span class="n">ca</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">a</span><span class="p">)</span>
                <span class="n">d</span><span class="p">[</span><span class="s2">&quot;cargs&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="n">ca</span>
                <span class="k">if</span> <span class="n">d</span><span class="p">[</span><span class="s2">&quot;condition&quot;</span><span class="p">]</span> <span class="ow">is</span> <span class="ow">not</span> <span class="kc">None</span><span class="p">:</span>
                    <span class="k">if</span> <span class="n">d</span><span class="p">[</span><span class="s2">&quot;condition&quot;</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">regname</span><span class="p">:</span>
                        <span class="n">d</span><span class="p">[</span><span class="s2">&quot;condition&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">newname</span><span class="p">,</span> <span class="n">d</span><span class="p">[</span><span class="s2">&quot;condition&quot;</span><span class="p">][</span><span class="mi">1</span><span class="p">])</span>
        <span class="c1"># eX = edge, d= data</span>
        <span class="k">for</span> <span class="n">_</span><span class="p">,</span> <span class="n">_</span><span class="p">,</span> <span class="n">d</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">edges</span><span class="p">(</span><span class="n">data</span><span class="o">=</span><span class="kc">True</span><span class="p">):</span>
            <span class="k">if</span> <span class="n">regname</span> <span class="ow">in</span> <span class="n">d</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">]:</span>
                <span class="n">d</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="n">re</span><span class="o">.</span><span class="n">sub</span><span class="p">(</span><span class="n">regname</span><span class="p">,</span> <span class="n">newname</span><span class="p">,</span> <span class="n">d</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">])</span></div>

<div class="viewcode-block" id="DAGCircuit.remove_all_ops_named"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit._dagcircuit.html#qiskit.dagcircuit._dagcircuit.DAGCircuit.remove_all_ops_named">[Doku]</a>    <span class="k">def</span> <span class="nf">remove_all_ops_named</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">opname</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Remove all operation nodes with the given name.&quot;&quot;&quot;</span>
        <span class="k">for</span> <span class="n">n</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">get_named_nodes</span><span class="p">(</span><span class="n">opname</span><span class="p">):</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_remove_op_node</span><span class="p">(</span><span class="n">n</span><span class="p">)</span></div>

<div class="viewcode-block" id="DAGCircuit.add_qreg"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit._dagcircuit.html#qiskit.dagcircuit._dagcircuit.DAGCircuit.add_qreg">[Doku]</a>    <span class="k">def</span> <span class="nf">add_qreg</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">qreg</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Add all wires in a quantum register.&quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="ow">not</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">qreg</span><span class="p">,</span> <span class="n">QuantumRegister</span><span class="p">):</span>
            <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;not a QuantumRegister instance.&quot;</span><span class="p">)</span>
        <span class="k">if</span> <span class="n">qreg</span><span class="o">.</span><span class="n">name</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">qregs</span><span class="p">:</span>
            <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;duplicate register </span><span class="si">%s</span><span class="s2">&quot;</span> <span class="o">%</span> <span class="n">qreg</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">qregs</span><span class="p">[</span><span class="n">qreg</span><span class="o">.</span><span class="n">name</span><span class="p">]</span> <span class="o">=</span> <span class="n">qreg</span>
        <span class="k">for</span> <span class="n">j</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="n">qreg</span><span class="o">.</span><span class="n">size</span><span class="p">):</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_add_wire</span><span class="p">((</span><span class="n">qreg</span><span class="p">,</span> <span class="n">j</span><span class="p">))</span></div>

<div class="viewcode-block" id="DAGCircuit.add_creg"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit._dagcircuit.html#qiskit.dagcircuit._dagcircuit.DAGCircuit.add_creg">[Doku]</a>    <span class="k">def</span> <span class="nf">add_creg</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">creg</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Add all wires in a classical register.&quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="ow">not</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">creg</span><span class="p">,</span> <span class="n">ClassicalRegister</span><span class="p">):</span>
            <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;not a ClassicalRegister instance.&quot;</span><span class="p">)</span>
        <span class="k">if</span> <span class="n">creg</span><span class="o">.</span><span class="n">name</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">cregs</span><span class="p">:</span>
            <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;duplicate register </span><span class="si">%s</span><span class="s2">&quot;</span> <span class="o">%</span> <span class="n">creg</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">cregs</span><span class="p">[</span><span class="n">creg</span><span class="o">.</span><span class="n">name</span><span class="p">]</span> <span class="o">=</span> <span class="n">creg</span>
        <span class="k">for</span> <span class="n">j</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="n">creg</span><span class="o">.</span><span class="n">size</span><span class="p">):</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">_add_wire</span><span class="p">((</span><span class="n">creg</span><span class="p">,</span> <span class="n">j</span><span class="p">))</span></div>

    <span class="k">def</span> <span class="nf">_add_wire</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">wire</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Add a qubit or bit to the circuit.</span>

<span class="sd">        Args:</span>
<span class="sd">            wire (tuple): (Register,int) containing a register instance and index</span>
<span class="sd">            This adds a pair of in and out nodes connected by an edge.</span>

<span class="sd">        Raises:</span>
<span class="sd">            DAGCircuitError: if trying to add duplicate wire</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="n">wire</span> <span class="ow">not</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">wires</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">wires</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">wire</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span> <span class="o">+=</span> <span class="mi">1</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">input_map</span><span class="p">[</span><span class="n">wire</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span> <span class="o">+=</span> <span class="mi">1</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">output_map</span><span class="p">[</span><span class="n">wire</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span>
            <span class="n">in_node</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">input_map</span><span class="p">[</span><span class="n">wire</span><span class="p">]</span>
            <span class="n">out_node</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">output_map</span><span class="p">[</span><span class="n">wire</span><span class="p">]</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">add_edge</span><span class="p">(</span><span class="n">in_node</span><span class="p">,</span> <span class="n">out_node</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">in_node</span><span class="p">][</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="s2">&quot;in&quot;</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">out_node</span><span class="p">][</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="s2">&quot;out&quot;</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">in_node</span><span class="p">][</span><span class="s2">&quot;name&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="s2">&quot;</span><span class="si">%s</span><span class="s2">[</span><span class="si">%s</span><span class="s2">]&quot;</span> <span class="o">%</span> <span class="p">(</span><span class="n">wire</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="n">wire</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">out_node</span><span class="p">][</span><span class="s2">&quot;name&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="s2">&quot;</span><span class="si">%s</span><span class="s2">[</span><span class="si">%s</span><span class="s2">]&quot;</span> <span class="o">%</span> <span class="p">(</span><span class="n">wire</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="n">wire</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">in_node</span><span class="p">][</span><span class="s2">&quot;wire&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="n">wire</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">out_node</span><span class="p">][</span><span class="s2">&quot;wire&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="n">wire</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">adj</span><span class="p">[</span><span class="n">in_node</span><span class="p">][</span><span class="n">out_node</span><span class="p">][</span><span class="mi">0</span><span class="p">][</span><span class="s2">&quot;name&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="s2">&quot;</span><span class="si">%s</span><span class="s2">[</span><span class="si">%s</span><span class="s2">]&quot;</span> <span class="o">%</span> <span class="p">(</span><span class="n">wire</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="n">wire</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">adj</span><span class="p">[</span><span class="n">in_node</span><span class="p">][</span><span class="n">out_node</span><span class="p">][</span><span class="mi">0</span><span class="p">][</span><span class="s2">&quot;wire&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="n">wire</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;duplicate wire </span><span class="si">%s</span><span class="s2">&quot;</span> <span class="o">%</span> <span class="p">(</span><span class="n">wire</span><span class="p">,))</span>

<div class="viewcode-block" id="DAGCircuit.add_basis_element"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit._dagcircuit.html#qiskit.dagcircuit._dagcircuit.DAGCircuit.add_basis_element">[Doku]</a>    <span class="k">def</span> <span class="nf">add_basis_element</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="n">number_qubits</span><span class="p">,</span>
                          <span class="n">number_classical</span><span class="o">=</span><span class="mi">0</span><span class="p">,</span> <span class="n">number_parameters</span><span class="o">=</span><span class="mi">0</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Add an operation to the basis.</span>

<span class="sd">        name is string label for operation</span>
<span class="sd">        number_qubits is number of qubit arguments</span>
<span class="sd">        number_classical is number of bit arguments</span>
<span class="sd">        number_parameters is number of real parameters</span>

<span class="sd">        The parameters (nq,nc,np) are ignored for the special case</span>
<span class="sd">        when name = &quot;barrier&quot;. The barrier instruction has a variable</span>
<span class="sd">        number of qubit arguments.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="n">name</span> <span class="ow">not</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">basis</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">basis</span><span class="p">[</span><span class="n">name</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span>
                <span class="n">number_qubits</span><span class="p">,</span>
                <span class="n">number_classical</span><span class="p">,</span>
                <span class="n">number_parameters</span><span class="p">)</span>
        <span class="k">if</span> <span class="n">name</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">gates</span><span class="p">:</span>
            <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">gates</span><span class="p">[</span><span class="n">name</span><span class="p">][</span><span class="s2">&quot;n_args&quot;</span><span class="p">]</span> <span class="o">!=</span> <span class="n">number_parameters</span> <span class="ow">or</span> \
                    <span class="bp">self</span><span class="o">.</span><span class="n">gates</span><span class="p">[</span><span class="n">name</span><span class="p">][</span><span class="s2">&quot;n_bits&quot;</span><span class="p">]</span> <span class="o">!=</span> <span class="n">number_qubits</span> <span class="ow">or</span> <span class="n">number_classical</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">:</span>
                <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;gate data does not match &quot;</span>
                                      <span class="o">+</span> <span class="s2">&quot;basis element specification&quot;</span><span class="p">)</span></div>

<div class="viewcode-block" id="DAGCircuit.add_gate_data"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit._dagcircuit.html#qiskit.dagcircuit._dagcircuit.DAGCircuit.add_gate_data">[Doku]</a>    <span class="k">def</span> <span class="nf">add_gate_data</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="n">gatedata</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Add the definition of a gate.</span>

<span class="sd">        gatedata is dict with fields:</span>
<span class="sd">        &quot;print&quot; = True or False</span>
<span class="sd">        &quot;opaque&quot; = True or False</span>
<span class="sd">        &quot;n_args&quot; = number of real parameters</span>
<span class="sd">        &quot;n_bits&quot; = number of qubits</span>
<span class="sd">        &quot;args&quot;   = list of parameter names</span>
<span class="sd">        &quot;bits&quot;   = list of qubit names</span>
<span class="sd">        &quot;body&quot;   = GateBody AST node</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="n">name</span> <span class="ow">not</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">gates</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">gates</span><span class="p">[</span><span class="n">name</span><span class="p">]</span> <span class="o">=</span> <span class="n">gatedata</span>
            <span class="k">if</span> <span class="n">name</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">basis</span><span class="p">:</span>
                <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">basis</span><span class="p">[</span><span class="n">name</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">!=</span> <span class="bp">self</span><span class="o">.</span><span class="n">gates</span><span class="p">[</span><span class="n">name</span><span class="p">][</span><span class="s2">&quot;n_bits&quot;</span><span class="p">]</span> <span class="ow">or</span> \
                        <span class="bp">self</span><span class="o">.</span><span class="n">basis</span><span class="p">[</span><span class="n">name</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span> <span class="o">!=</span> <span class="mi">0</span> <span class="ow">or</span> \
                        <span class="bp">self</span><span class="o">.</span><span class="n">basis</span><span class="p">[</span><span class="n">name</span><span class="p">][</span><span class="mi">2</span><span class="p">]</span> <span class="o">!=</span> <span class="bp">self</span><span class="o">.</span><span class="n">gates</span><span class="p">[</span><span class="n">name</span><span class="p">][</span><span class="s2">&quot;n_args&quot;</span><span class="p">]:</span>
                    <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;gate data does not match &quot;</span>
                                          <span class="o">+</span> <span class="s2">&quot;basis element specification&quot;</span><span class="p">)</span></div>

    <span class="k">def</span> <span class="nf">_check_basis_data</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">op</span><span class="p">,</span> <span class="n">qargs</span><span class="p">,</span> <span class="n">cargs</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Check the arguments against the data for this operation.</span>

<span class="sd">        Args:</span>
<span class="sd">            op (Instruction): a quantum operation</span>
<span class="sd">            qargs (list[tuple]): qubits that op will be applied to</span>
<span class="sd">            cargs (list[tuple]): cbits that op will be applied to</span>
<span class="sd">        Raises:</span>
<span class="sd">            DAGCircuitError: If the check fails.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="c1"># Check that we have this operation</span>
        <span class="k">if</span> <span class="n">op</span><span class="o">.</span><span class="n">name</span> <span class="ow">not</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">basis</span><span class="p">:</span>
            <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;</span><span class="si">%s</span><span class="s2"> is not in the list of basis operations&quot;</span> <span class="o">%</span> <span class="n">op</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
        <span class="c1"># Check the number of arguments matches the signature</span>
        <span class="k">if</span> <span class="n">op</span><span class="o">.</span><span class="n">name</span> <span class="ow">in</span> <span class="p">[</span><span class="s2">&quot;barrier&quot;</span><span class="p">]:</span>
            <span class="k">if</span> <span class="ow">not</span> <span class="n">qargs</span><span class="p">:</span>
                <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;incorrect number of qubits for </span><span class="si">%s</span><span class="s2">&quot;</span> <span class="o">%</span> <span class="n">op</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
            <span class="k">if</span> <span class="n">cargs</span><span class="p">:</span>
                <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;incorrect number of bits for </span><span class="si">%s</span><span class="s2">&quot;</span> <span class="o">%</span> <span class="n">op</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
        <span class="k">elif</span> <span class="n">op</span><span class="o">.</span><span class="n">name</span> <span class="ow">in</span> <span class="p">[</span><span class="s2">&quot;snapshot&quot;</span><span class="p">,</span> <span class="s2">&quot;noise&quot;</span><span class="p">,</span> <span class="s2">&quot;save&quot;</span><span class="p">,</span> <span class="s2">&quot;load&quot;</span><span class="p">]:</span>
            <span class="k">if</span> <span class="ow">not</span> <span class="n">qargs</span><span class="p">:</span>
                <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;incorrect number of qubits for </span><span class="si">%s</span><span class="s2">&quot;</span> <span class="o">%</span> <span class="n">op</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
            <span class="k">if</span> <span class="n">cargs</span><span class="p">:</span>
                <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;incorrect number of bits for </span><span class="si">%s</span><span class="s2">&quot;</span> <span class="o">%</span> <span class="n">op</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">qargs</span><span class="p">)</span> <span class="o">!=</span> <span class="bp">self</span><span class="o">.</span><span class="n">basis</span><span class="p">[</span><span class="n">op</span><span class="o">.</span><span class="n">name</span><span class="p">][</span><span class="mi">0</span><span class="p">]:</span>
                <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;incorrect number of qubits for </span><span class="si">%s</span><span class="s2">&quot;</span> <span class="o">%</span> <span class="n">op</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
            <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">cargs</span><span class="p">)</span> <span class="o">!=</span> <span class="bp">self</span><span class="o">.</span><span class="n">basis</span><span class="p">[</span><span class="n">op</span><span class="o">.</span><span class="n">name</span><span class="p">][</span><span class="mi">1</span><span class="p">]:</span>
                <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;incorrect number of bits for </span><span class="si">%s</span><span class="s2">&quot;</span> <span class="o">%</span> <span class="n">op</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>

    <span class="k">def</span> <span class="nf">_check_condition</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="n">condition</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Verify that the condition is valid.</span>

<span class="sd">        Args:</span>
<span class="sd">            name (string): used for error reporting</span>
<span class="sd">            condition (tuple or None): a condition tuple (ClassicalRegister,int)</span>

<span class="sd">        Raises:</span>
<span class="sd">            DAGCircuitError: if conditioning on an invalid register</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="c1"># Verify creg exists</span>
        <span class="k">if</span> <span class="n">condition</span> <span class="ow">is</span> <span class="ow">not</span> <span class="kc">None</span> <span class="ow">and</span> <span class="n">condition</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">name</span> <span class="ow">not</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">cregs</span><span class="p">:</span>
            <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;invalid creg in condition for </span><span class="si">%s</span><span class="s2">&quot;</span> <span class="o">%</span> <span class="n">name</span><span class="p">)</span>

    <span class="k">def</span> <span class="nf">_check_bits</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">args</span><span class="p">,</span> <span class="n">amap</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Check the values of a list of (qu)bit arguments.</span>

<span class="sd">        For each element of args, check that amap contains it.</span>

<span class="sd">        Args:</span>
<span class="sd">            args (list): (register,idx) tuples</span>
<span class="sd">            amap (dict): a dictionary keyed on (register,idx) tuples</span>

<span class="sd">        Raises:</span>
<span class="sd">            DAGCircuitError: if a qubit is not contained in amap</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="c1"># Check for each wire</span>
        <span class="k">for</span> <span class="n">wire</span> <span class="ow">in</span> <span class="n">args</span><span class="p">:</span>
            <span class="k">if</span> <span class="n">wire</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">amap</span><span class="p">:</span>
                <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;(qu)bit </span><span class="si">%s</span><span class="s2"> not found&quot;</span> <span class="o">%</span> <span class="p">(</span><span class="n">wire</span><span class="p">,))</span>

    <span class="k">def</span> <span class="nf">_bits_in_condition</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">cond</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Return a list of bits in the given condition.</span>

<span class="sd">        Args:</span>
<span class="sd">            cond (tuple or None): optional condition (ClassicalRegister, int)</span>

<span class="sd">        Returns:</span>
<span class="sd">            list[(ClassicalRegister, idx)]: list of bits</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">all_bits</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="k">if</span> <span class="n">cond</span> <span class="ow">is</span> <span class="ow">not</span> <span class="kc">None</span><span class="p">:</span>
            <span class="n">all_bits</span><span class="o">.</span><span class="n">extend</span><span class="p">([(</span><span class="n">cond</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">j</span><span class="p">)</span> <span class="k">for</span> <span class="n">j</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">cregs</span><span class="p">[</span><span class="n">cond</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">name</span><span class="p">]</span><span class="o">.</span><span class="n">size</span><span class="p">)])</span>
        <span class="k">return</span> <span class="n">all_bits</span>

    <span class="k">def</span> <span class="nf">_add_op_node</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">op</span><span class="p">,</span> <span class="n">qargs</span><span class="p">,</span> <span class="n">cargs</span><span class="p">,</span> <span class="n">condition</span><span class="o">=</span><span class="kc">None</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Add a new operation node to the graph and assign properties.</span>

<span class="sd">        Args:</span>
<span class="sd">            op (Instruction): the operation associated with the DAG node</span>
<span class="sd">            qargs (list): list of quantum wires to attach to.</span>
<span class="sd">            cargs (list): list of classical wires to attach to.</span>
<span class="sd">            condition (tuple or None): optional condition (ClassicalRegister, int)</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="c1"># Add a new operation node to the graph</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span> <span class="o">+=</span> <span class="mi">1</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">add_node</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span><span class="p">)</span>
        <span class="c1"># Update the operation itself. TODO: remove after qargs not connected to op</span>
        <span class="n">op</span><span class="o">.</span><span class="n">qargs</span> <span class="o">=</span> <span class="n">qargs</span>
        <span class="n">op</span><span class="o">.</span><span class="n">cargs</span> <span class="o">=</span> <span class="n">cargs</span>
        <span class="c1"># Update that operation node&#39;s data</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span><span class="p">][</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="s2">&quot;op&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span><span class="p">][</span><span class="s2">&quot;op&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="n">op</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span><span class="p">][</span><span class="s2">&quot;name&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="n">op</span><span class="o">.</span><span class="n">name</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span><span class="p">][</span><span class="s2">&quot;qargs&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="n">qargs</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span><span class="p">][</span><span class="s2">&quot;cargs&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="n">cargs</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span><span class="p">][</span><span class="s2">&quot;condition&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="n">condition</span>

<div class="viewcode-block" id="DAGCircuit.apply_operation_back"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit._dagcircuit.html#qiskit.dagcircuit._dagcircuit.DAGCircuit.apply_operation_back">[Doku]</a>    <span class="k">def</span> <span class="nf">apply_operation_back</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">op</span><span class="p">,</span> <span class="n">qargs</span><span class="o">=</span><span class="kc">None</span><span class="p">,</span> <span class="n">cargs</span><span class="o">=</span><span class="kc">None</span><span class="p">,</span> <span class="n">condition</span><span class="o">=</span><span class="kc">None</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Apply an operation to the output of the circuit.</span>
<span class="sd">        TODO: make `qargs` and `cargs` mandatory, when they are dropped from op.</span>

<span class="sd">        Args:</span>
<span class="sd">            op (Instruction): the operation associated with the DAG node</span>
<span class="sd">            qargs (list[tuple]): qubits that op will be applied to</span>
<span class="sd">            cargs (list[tuple]): cbits that op will be applied to</span>
<span class="sd">            condition (tuple or None): optional condition (ClassicalRegister, int)</span>

<span class="sd">        Raises:</span>
<span class="sd">            DAGCircuitError: if a leaf node is connected to multiple outputs</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">qargs</span> <span class="o">=</span> <span class="n">qargs</span> <span class="ow">or</span> <span class="n">op</span><span class="o">.</span><span class="n">qargs</span>
        <span class="n">cargs</span> <span class="o">=</span> <span class="n">cargs</span> <span class="ow">or</span> <span class="n">op</span><span class="o">.</span><span class="n">cargs</span>
        <span class="n">all_cbits</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_bits_in_condition</span><span class="p">(</span><span class="n">condition</span><span class="p">)</span>
        <span class="n">all_cbits</span><span class="o">.</span><span class="n">extend</span><span class="p">(</span><span class="n">cargs</span><span class="p">)</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">_check_basis_data</span><span class="p">(</span><span class="n">op</span><span class="p">,</span> <span class="n">qargs</span><span class="p">,</span> <span class="n">cargs</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_check_condition</span><span class="p">(</span><span class="n">op</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="n">condition</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_check_bits</span><span class="p">(</span><span class="n">qargs</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">output_map</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_check_bits</span><span class="p">(</span><span class="n">all_cbits</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">output_map</span><span class="p">)</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">_add_op_node</span><span class="p">(</span><span class="n">op</span><span class="p">,</span> <span class="n">qargs</span><span class="p">,</span> <span class="n">cargs</span><span class="p">,</span> <span class="n">condition</span><span class="p">)</span>

        <span class="c1"># Add new in-edges from predecessors of the output nodes to the</span>
        <span class="c1"># operation node while deleting the old in-edges of the output nodes</span>
        <span class="c1"># and adding new edges from the operation node to each output node</span>
        <span class="n">al</span> <span class="o">=</span> <span class="p">[</span><span class="n">qargs</span><span class="p">,</span> <span class="n">all_cbits</span><span class="p">]</span>
        <span class="k">for</span> <span class="n">q</span> <span class="ow">in</span> <span class="n">itertools</span><span class="o">.</span><span class="n">chain</span><span class="p">(</span><span class="o">*</span><span class="n">al</span><span class="p">):</span>
            <span class="n">ie</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">predecessors</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">output_map</span><span class="p">[</span><span class="n">q</span><span class="p">]))</span>
            <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">ie</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">1</span><span class="p">:</span>
                <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;output node has multiple in-edges&quot;</span><span class="p">)</span>

            <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">add_edge</span><span class="p">(</span><span class="n">ie</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span><span class="p">,</span>
                                      <span class="n">name</span><span class="o">=</span><span class="s2">&quot;</span><span class="si">%s</span><span class="s2">[</span><span class="si">%s</span><span class="s2">]&quot;</span> <span class="o">%</span> <span class="p">(</span><span class="n">q</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="n">q</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span> <span class="n">wire</span><span class="o">=</span><span class="n">q</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">remove_edge</span><span class="p">(</span><span class="n">ie</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="bp">self</span><span class="o">.</span><span class="n">output_map</span><span class="p">[</span><span class="n">q</span><span class="p">])</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">add_edge</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">output_map</span><span class="p">[</span><span class="n">q</span><span class="p">],</span>
                                      <span class="n">name</span><span class="o">=</span><span class="s2">&quot;</span><span class="si">%s</span><span class="s2">[</span><span class="si">%s</span><span class="s2">]&quot;</span> <span class="o">%</span> <span class="p">(</span><span class="n">q</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="n">q</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span> <span class="n">wire</span><span class="o">=</span><span class="n">q</span><span class="p">)</span></div>

<div class="viewcode-block" id="DAGCircuit.apply_operation_front"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit._dagcircuit.html#qiskit.dagcircuit._dagcircuit.DAGCircuit.apply_operation_front">[Doku]</a>    <span class="k">def</span> <span class="nf">apply_operation_front</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">op</span><span class="p">,</span> <span class="n">qargs</span><span class="o">=</span><span class="kc">None</span><span class="p">,</span> <span class="n">cargs</span><span class="o">=</span><span class="kc">None</span><span class="p">,</span> <span class="n">condition</span><span class="o">=</span><span class="kc">None</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Apply an operation to the input of the circuit.</span>
<span class="sd">        TODO: make `qargs` and `cargs` mandatory, when they are dropped from op.</span>

<span class="sd">        Args:</span>
<span class="sd">            op (Instruction): the operation associated with the DAG node</span>
<span class="sd">            qargs (list[tuple]): qubits that op will be applied to</span>
<span class="sd">            cargs (list[tuple]): cbits that op will be applied to</span>
<span class="sd">            condition (tuple or None): optional condition (ClassicalRegister, value)</span>

<span class="sd">        Raises:</span>
<span class="sd">            DAGCircuitError: if initial nodes connected to multiple out edges</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">qargs</span> <span class="o">=</span> <span class="n">qargs</span> <span class="ow">or</span> <span class="n">op</span><span class="o">.</span><span class="n">qargs</span>
        <span class="n">cargs</span> <span class="o">=</span> <span class="n">cargs</span> <span class="ow">or</span> <span class="n">op</span><span class="o">.</span><span class="n">cargs</span>
        <span class="n">all_cbits</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_bits_in_condition</span><span class="p">(</span><span class="n">condition</span><span class="p">)</span>
        <span class="n">all_cbits</span><span class="o">.</span><span class="n">extend</span><span class="p">(</span><span class="n">cargs</span><span class="p">)</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">_check_basis_data</span><span class="p">(</span><span class="n">op</span><span class="p">,</span> <span class="n">qargs</span><span class="p">,</span> <span class="n">cargs</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_check_condition</span><span class="p">(</span><span class="n">op</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="n">condition</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_check_bits</span><span class="p">(</span><span class="n">qargs</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">input_map</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_check_bits</span><span class="p">(</span><span class="n">all_cbits</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">input_map</span><span class="p">)</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">_add_op_node</span><span class="p">(</span><span class="n">op</span><span class="p">,</span> <span class="n">qargs</span><span class="p">,</span> <span class="n">cargs</span><span class="p">,</span> <span class="n">condition</span><span class="p">)</span>
        <span class="c1"># Add new out-edges to successors of the input nodes from the</span>
        <span class="c1"># operation node while deleting the old out-edges of the input nodes</span>
        <span class="c1"># and adding new edges to the operation node from each input node</span>
        <span class="n">al</span> <span class="o">=</span> <span class="p">[</span><span class="n">qargs</span><span class="p">,</span> <span class="n">all_cbits</span><span class="p">]</span>
        <span class="k">for</span> <span class="n">q</span> <span class="ow">in</span> <span class="n">itertools</span><span class="o">.</span><span class="n">chain</span><span class="p">(</span><span class="o">*</span><span class="n">al</span><span class="p">):</span>
            <span class="n">ie</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">successors</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">input_map</span><span class="p">[</span><span class="n">q</span><span class="p">]))</span>
            <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">ie</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">1</span><span class="p">:</span>
                <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;input node has multiple out-edges&quot;</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">add_edge</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span><span class="p">,</span> <span class="n">ie</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
                                      <span class="n">name</span><span class="o">=</span><span class="s2">&quot;</span><span class="si">%s</span><span class="s2">[</span><span class="si">%s</span><span class="s2">]&quot;</span> <span class="o">%</span> <span class="p">(</span><span class="n">q</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="n">q</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span> <span class="n">wire</span><span class="o">=</span><span class="n">q</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">remove_edge</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">input_map</span><span class="p">[</span><span class="n">q</span><span class="p">],</span> <span class="n">ie</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">add_edge</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">input_map</span><span class="p">[</span><span class="n">q</span><span class="p">],</span> <span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span><span class="p">,</span>
                                      <span class="n">name</span><span class="o">=</span><span class="s2">&quot;</span><span class="si">%s</span><span class="s2">[</span><span class="si">%s</span><span class="s2">]&quot;</span> <span class="o">%</span> <span class="p">(</span><span class="n">q</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="n">q</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span> <span class="n">wire</span><span class="o">=</span><span class="n">q</span><span class="p">)</span></div>

    <span class="k">def</span> <span class="nf">_make_union_basis</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">input_circuit</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Return a new basis map.</span>

<span class="sd">        The new basis is a copy of self.basis with</span>
<span class="sd">        new elements of input_circuit.basis added.</span>
<span class="sd">        input_circuit is a DAGCircuit</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">union_basis</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">basis</span><span class="o">.</span><span class="n">copy</span><span class="p">()</span>
        <span class="k">for</span> <span class="n">g</span> <span class="ow">in</span> <span class="n">input_circuit</span><span class="o">.</span><span class="n">basis</span><span class="p">:</span>
            <span class="k">if</span> <span class="n">g</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">union_basis</span><span class="p">:</span>
                <span class="n">union_basis</span><span class="p">[</span><span class="n">g</span><span class="p">]</span> <span class="o">=</span> <span class="n">input_circuit</span><span class="o">.</span><span class="n">basis</span><span class="p">[</span><span class="n">g</span><span class="p">]</span>
            <span class="k">if</span> <span class="n">union_basis</span><span class="p">[</span><span class="n">g</span><span class="p">]</span> <span class="o">!=</span> <span class="n">input_circuit</span><span class="o">.</span><span class="n">basis</span><span class="p">[</span><span class="n">g</span><span class="p">]:</span>
                <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;incompatible basis&quot;</span><span class="p">)</span>
        <span class="k">return</span> <span class="n">union_basis</span>

    <span class="k">def</span> <span class="nf">_make_union_gates</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">input_circuit</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Return a new gates map.</span>

<span class="sd">        The new gates are a copy of self.gates with</span>
<span class="sd">        new elements of input_circuit.gates added.</span>
<span class="sd">        input_circuit is a DAGCircuit</span>

<span class="sd">        NOTE: gates in input_circuit that are also in self must</span>
<span class="sd">        be *identical* to the gates in self</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">union_gates</span> <span class="o">=</span> <span class="p">{}</span>
        <span class="k">for</span> <span class="n">k</span><span class="p">,</span> <span class="n">v</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">gates</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
            <span class="n">union_gates</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">=</span> <span class="n">v</span>
        <span class="k">for</span> <span class="n">k</span><span class="p">,</span> <span class="n">v</span> <span class="ow">in</span> <span class="n">input_circuit</span><span class="o">.</span><span class="n">gates</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
            <span class="k">if</span> <span class="n">k</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">union_gates</span><span class="p">:</span>
                <span class="n">union_gates</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">=</span> <span class="n">v</span>
            <span class="k">if</span> <span class="n">union_gates</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="s2">&quot;opaque&quot;</span><span class="p">]</span> <span class="o">!=</span> <span class="n">input_circuit</span><span class="o">.</span><span class="n">gates</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="s2">&quot;opaque&quot;</span><span class="p">]</span> <span class="ow">or</span> \
                    <span class="n">union_gates</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="s2">&quot;n_args&quot;</span><span class="p">]</span> <span class="o">!=</span> <span class="n">input_circuit</span><span class="o">.</span><span class="n">gates</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="s2">&quot;n_args&quot;</span><span class="p">]</span> <span class="ow">or</span> \
                    <span class="n">union_gates</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="s2">&quot;n_bits&quot;</span><span class="p">]</span> <span class="o">!=</span> <span class="n">input_circuit</span><span class="o">.</span><span class="n">gates</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="s2">&quot;n_bits&quot;</span><span class="p">]</span> <span class="ow">or</span> \
                    <span class="n">union_gates</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="s2">&quot;args&quot;</span><span class="p">]</span> <span class="o">!=</span> <span class="n">input_circuit</span><span class="o">.</span><span class="n">gates</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="s2">&quot;args&quot;</span><span class="p">]</span> <span class="ow">or</span> \
                    <span class="n">union_gates</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="s2">&quot;bits&quot;</span><span class="p">]</span> <span class="o">!=</span> <span class="n">input_circuit</span><span class="o">.</span><span class="n">gates</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="s2">&quot;bits&quot;</span><span class="p">]:</span>
                <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;inequivalent gate definitions for </span><span class="si">%s</span><span class="s2">&quot;</span>
                                      <span class="o">%</span> <span class="n">k</span><span class="p">)</span>
        <span class="k">return</span> <span class="n">union_gates</span>

    <span class="k">def</span> <span class="nf">_check_edgemap_registers</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">edge_map</span><span class="p">,</span> <span class="n">keyregs</span><span class="p">,</span> <span class="n">valregs</span><span class="p">,</span> <span class="n">valreg</span><span class="o">=</span><span class="kc">True</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Check that wiremap neither fragments nor leaves duplicate registers.</span>

<span class="sd">        1. There are no fragmented registers. A register in keyregs</span>
<span class="sd">        is fragmented if not all of its (qu)bits are renamed by edge_map.</span>
<span class="sd">        2. There are no duplicate registers. A register is duplicate if</span>
<span class="sd">        it appears in both self and keyregs but not in edge_map.</span>

<span class="sd">        Args:</span>
<span class="sd">            edge_map (dict): map from (reg,idx) in keyregs to (reg,idx) in valregs</span>
<span class="sd">            keyregs (dict): a map from register names to Register objects</span>
<span class="sd">            valregs (dict): a map from register names to Register objects</span>
<span class="sd">            valreg (bool): if False the method ignores valregs and does not</span>
<span class="sd">                add regs for bits in the edge_map image that don&#39;t appear in valregs</span>

<span class="sd">        Returns:</span>
<span class="sd">            set(Register): the set of regs to add to self</span>

<span class="sd">        Raises:</span>
<span class="sd">            DAGCircuitError: if the wiremap fragments, or duplicates exist</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="c1"># FIXME: some mixing of objects and strings here are awkward (due to</span>
        <span class="c1"># self.qregs/self.cregs still keying on string.</span>
        <span class="n">add_regs</span> <span class="o">=</span> <span class="nb">set</span><span class="p">()</span>
        <span class="n">reg_frag_chk</span> <span class="o">=</span> <span class="p">{}</span>
        <span class="k">for</span> <span class="n">v</span> <span class="ow">in</span> <span class="n">keyregs</span><span class="o">.</span><span class="n">values</span><span class="p">():</span>
            <span class="n">reg_frag_chk</span><span class="p">[</span><span class="n">v</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="n">j</span><span class="p">:</span> <span class="kc">False</span> <span class="k">for</span> <span class="n">j</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="nb">len</span><span class="p">(</span><span class="n">v</span><span class="p">))}</span>
        <span class="k">for</span> <span class="n">k</span> <span class="ow">in</span> <span class="n">edge_map</span><span class="o">.</span><span class="n">keys</span><span class="p">():</span>
            <span class="k">if</span> <span class="n">k</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">name</span> <span class="ow">in</span> <span class="n">keyregs</span><span class="p">:</span>
                <span class="n">reg_frag_chk</span><span class="p">[</span><span class="n">k</span><span class="p">[</span><span class="mi">0</span><span class="p">]][</span><span class="n">k</span><span class="p">[</span><span class="mi">1</span><span class="p">]]</span> <span class="o">=</span> <span class="kc">True</span>
        <span class="k">for</span> <span class="n">k</span><span class="p">,</span> <span class="n">v</span> <span class="ow">in</span> <span class="n">reg_frag_chk</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
            <span class="n">s</span> <span class="o">=</span> <span class="nb">set</span><span class="p">(</span><span class="n">v</span><span class="o">.</span><span class="n">values</span><span class="p">())</span>
            <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">s</span><span class="p">)</span> <span class="o">==</span> <span class="mi">2</span><span class="p">:</span>
                <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;edge_map fragments reg </span><span class="si">%s</span><span class="s2">&quot;</span> <span class="o">%</span> <span class="n">k</span><span class="p">)</span>
            <span class="k">elif</span> <span class="n">s</span> <span class="o">==</span> <span class="nb">set</span><span class="p">([</span><span class="kc">False</span><span class="p">]):</span>
                <span class="k">if</span> <span class="n">k</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">qregs</span><span class="o">.</span><span class="n">values</span><span class="p">()</span> <span class="ow">or</span> <span class="n">k</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">cregs</span><span class="o">.</span><span class="n">values</span><span class="p">():</span>
                    <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;unmapped duplicate reg </span><span class="si">%s</span><span class="s2">&quot;</span> <span class="o">%</span> <span class="n">k</span><span class="p">)</span>
                <span class="k">else</span><span class="p">:</span>
                    <span class="c1"># Add registers that appear only in keyregs</span>
                    <span class="n">add_regs</span><span class="o">.</span><span class="n">add</span><span class="p">(</span><span class="n">k</span><span class="p">)</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="k">if</span> <span class="n">valreg</span><span class="p">:</span>
                    <span class="c1"># If mapping to a register not in valregs, add it.</span>
                    <span class="c1"># (k,0) exists in edge_map because edge_map doesn&#39;t</span>
                    <span class="c1"># fragment k</span>
                    <span class="k">if</span> <span class="ow">not</span> <span class="n">edge_map</span><span class="p">[(</span><span class="n">k</span><span class="p">,</span> <span class="mi">0</span><span class="p">)][</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">name</span> <span class="ow">in</span> <span class="n">valregs</span><span class="p">:</span>
                        <span class="n">size</span> <span class="o">=</span> <span class="nb">max</span><span class="p">(</span><span class="nb">map</span><span class="p">(</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
                                       <span class="nb">filter</span><span class="p">(</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">edge_map</span><span class="p">[(</span><span class="n">k</span><span class="p">,</span> <span class="mi">0</span><span class="p">)][</span><span class="mi">0</span><span class="p">],</span>
                                              <span class="n">edge_map</span><span class="o">.</span><span class="n">values</span><span class="p">())))</span>
                        <span class="n">qreg</span> <span class="o">=</span> <span class="n">QuantumRegister</span><span class="p">(</span><span class="n">size</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="n">edge_map</span><span class="p">[(</span><span class="n">k</span><span class="p">,</span> <span class="mi">0</span><span class="p">)][</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
                        <span class="n">add_regs</span><span class="o">.</span><span class="n">add</span><span class="p">(</span><span class="n">qreg</span><span class="p">)</span>
        <span class="k">return</span> <span class="n">add_regs</span>

    <span class="k">def</span> <span class="nf">_check_wiremap_validity</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">wire_map</span><span class="p">,</span> <span class="n">keymap</span><span class="p">,</span> <span class="n">valmap</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Check that the wiremap is consistent.</span>

<span class="sd">        Check that the wiremap refers to valid wires and that</span>
<span class="sd">        those wires have consistent types.</span>

<span class="sd">        Args:</span>
<span class="sd">            wire_map (dict): map from (register,idx) in keymap to</span>
<span class="sd">                (register,idx) in valmap</span>
<span class="sd">            keymap (dict): a map whose keys are wire_map keys</span>
<span class="sd">            valmap (dict): a map whose keys are wire_map values</span>

<span class="sd">        Raises:</span>
<span class="sd">            DAGCircuitError: if wire_map not valid</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">for</span> <span class="n">k</span><span class="p">,</span> <span class="n">v</span> <span class="ow">in</span> <span class="n">wire_map</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
            <span class="n">kname</span> <span class="o">=</span> <span class="s2">&quot;</span><span class="si">%s</span><span class="s2">[</span><span class="si">%d</span><span class="s2">]&quot;</span> <span class="o">%</span> <span class="p">(</span><span class="n">k</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="n">k</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>
            <span class="n">vname</span> <span class="o">=</span> <span class="s2">&quot;</span><span class="si">%s</span><span class="s2">[</span><span class="si">%d</span><span class="s2">]&quot;</span> <span class="o">%</span> <span class="p">(</span><span class="n">v</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="n">v</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>
            <span class="k">if</span> <span class="n">k</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">keymap</span><span class="p">:</span>
                <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;invalid wire mapping key </span><span class="si">%s</span><span class="s2">&quot;</span> <span class="o">%</span> <span class="n">kname</span><span class="p">)</span>
            <span class="k">if</span> <span class="n">v</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">valmap</span><span class="p">:</span>
                <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;invalid wire mapping value </span><span class="si">%s</span><span class="s2">&quot;</span> <span class="o">%</span> <span class="n">vname</span><span class="p">)</span>
            <span class="k">if</span> <span class="nb">type</span><span class="p">(</span><span class="n">k</span><span class="p">)</span> <span class="ow">is</span> <span class="ow">not</span> <span class="nb">type</span><span class="p">(</span><span class="n">v</span><span class="p">):</span>
                <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;inconsistent wire_map at (</span><span class="si">%s</span><span class="s2">,</span><span class="si">%s</span><span class="s2">)&quot;</span> <span class="o">%</span>
                                      <span class="p">(</span><span class="n">kname</span><span class="p">,</span> <span class="n">vname</span><span class="p">))</span>

    <span class="k">def</span> <span class="nf">_map_condition</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">wire_map</span><span class="p">,</span> <span class="n">condition</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Use the wire_map dict to change the condition tuple&#39;s creg name.</span>

<span class="sd">        Args:</span>
<span class="sd">            wire_map (dict): a map from wires to wires</span>
<span class="sd">            condition (tuple): (ClassicalRegister,int)</span>
<span class="sd">        Returns:</span>
<span class="sd">            tuple(ClassicalRegister,int): new condition</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="n">condition</span> <span class="ow">is</span> <span class="kc">None</span><span class="p">:</span>
            <span class="n">new_condition</span> <span class="o">=</span> <span class="kc">None</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="c1"># Map the register name, using fact that registers must not be</span>
            <span class="c1"># fragmented by the wire_map (this must have been checked</span>
            <span class="c1"># elsewhere)</span>
            <span class="n">bit0</span> <span class="o">=</span> <span class="p">(</span><span class="n">condition</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="mi">0</span><span class="p">)</span>
            <span class="n">new_condition</span> <span class="o">=</span> <span class="p">(</span><span class="n">wire_map</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="n">bit0</span><span class="p">,</span> <span class="n">bit0</span><span class="p">)[</span><span class="mi">0</span><span class="p">],</span> <span class="n">condition</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>
        <span class="k">return</span> <span class="n">new_condition</span>

<div class="viewcode-block" id="DAGCircuit.extend_back"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit._dagcircuit.html#qiskit.dagcircuit._dagcircuit.DAGCircuit.extend_back">[Doku]</a>    <span class="k">def</span> <span class="nf">extend_back</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">dag</span><span class="p">,</span> <span class="n">edge_map</span><span class="o">=</span><span class="kc">None</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Add `dag` at the end of `self`, using `edge_map`.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">edge_map</span> <span class="o">=</span> <span class="n">edge_map</span> <span class="ow">or</span> <span class="p">{}</span>
        <span class="k">for</span> <span class="n">qreg</span> <span class="ow">in</span> <span class="n">dag</span><span class="o">.</span><span class="n">qregs</span><span class="o">.</span><span class="n">values</span><span class="p">():</span>
            <span class="k">if</span> <span class="n">qreg</span><span class="o">.</span><span class="n">name</span> <span class="ow">not</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">qregs</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">add_qreg</span><span class="p">(</span><span class="n">QuantumRegister</span><span class="p">(</span><span class="n">qreg</span><span class="o">.</span><span class="n">size</span><span class="p">,</span> <span class="n">qreg</span><span class="o">.</span><span class="n">name</span><span class="p">))</span>
            <span class="n">edge_map</span><span class="o">.</span><span class="n">update</span><span class="p">([(</span><span class="n">qbit</span><span class="p">,</span> <span class="n">qbit</span><span class="p">)</span> <span class="k">for</span> <span class="n">qbit</span> <span class="ow">in</span> <span class="n">qreg</span> <span class="k">if</span> <span class="n">qbit</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">edge_map</span><span class="p">])</span>

        <span class="k">for</span> <span class="n">creg</span> <span class="ow">in</span> <span class="n">dag</span><span class="o">.</span><span class="n">cregs</span><span class="o">.</span><span class="n">values</span><span class="p">():</span>
            <span class="k">if</span> <span class="n">creg</span><span class="o">.</span><span class="n">name</span> <span class="ow">not</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">cregs</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">add_creg</span><span class="p">(</span><span class="n">ClassicalRegister</span><span class="p">(</span><span class="n">creg</span><span class="o">.</span><span class="n">size</span><span class="p">,</span> <span class="n">creg</span><span class="o">.</span><span class="n">name</span><span class="p">))</span>
            <span class="n">edge_map</span><span class="o">.</span><span class="n">update</span><span class="p">([(</span><span class="n">cbit</span><span class="p">,</span> <span class="n">cbit</span><span class="p">)</span> <span class="k">for</span> <span class="n">cbit</span> <span class="ow">in</span> <span class="n">creg</span> <span class="k">if</span> <span class="n">cbit</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">edge_map</span><span class="p">])</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">compose_back</span><span class="p">(</span><span class="n">dag</span><span class="p">,</span> <span class="n">edge_map</span><span class="p">)</span></div>

<div class="viewcode-block" id="DAGCircuit.compose_back"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit._dagcircuit.html#qiskit.dagcircuit._dagcircuit.DAGCircuit.compose_back">[Doku]</a>    <span class="k">def</span> <span class="nf">compose_back</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">input_circuit</span><span class="p">,</span> <span class="n">edge_map</span><span class="o">=</span><span class="kc">None</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Apply the input circuit to the output of this circuit.</span>

<span class="sd">        The two bases must be &quot;compatible&quot; or an exception occurs.</span>
<span class="sd">        A subset of input qubits of the input circuit are mapped</span>
<span class="sd">        to a subset of output qubits of this circuit.</span>

<span class="sd">        Args:</span>
<span class="sd">            input_circuit (DAGCircuit): circuit to append</span>
<span class="sd">            edge_map (dict): map {(Register, int): (Register, int)}</span>
<span class="sd">                from the output wires of input_circuit to input wires</span>
<span class="sd">                of self.</span>

<span class="sd">        Raises:</span>
<span class="sd">            DAGCircuitError: if missing, duplicate or incosistent wire</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">edge_map</span> <span class="o">=</span> <span class="n">edge_map</span> <span class="ow">or</span> <span class="p">{}</span>
        <span class="n">union_basis</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_make_union_basis</span><span class="p">(</span><span class="n">input_circuit</span><span class="p">)</span>
        <span class="n">union_gates</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_make_union_gates</span><span class="p">(</span><span class="n">input_circuit</span><span class="p">)</span>

        <span class="c1"># Check the wire map for duplicate values</span>
        <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="nb">set</span><span class="p">(</span><span class="n">edge_map</span><span class="o">.</span><span class="n">values</span><span class="p">()))</span> <span class="o">!=</span> <span class="nb">len</span><span class="p">(</span><span class="n">edge_map</span><span class="p">):</span>
            <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;duplicates in wire_map&quot;</span><span class="p">)</span>

        <span class="n">add_qregs</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_check_edgemap_registers</span><span class="p">(</span><span class="n">edge_map</span><span class="p">,</span>
                                                  <span class="n">input_circuit</span><span class="o">.</span><span class="n">qregs</span><span class="p">,</span>
                                                  <span class="bp">self</span><span class="o">.</span><span class="n">qregs</span><span class="p">)</span>
        <span class="k">for</span> <span class="n">qreg</span> <span class="ow">in</span> <span class="n">add_qregs</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">add_qreg</span><span class="p">(</span><span class="n">qreg</span><span class="p">)</span>

        <span class="n">add_cregs</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_check_edgemap_registers</span><span class="p">(</span><span class="n">edge_map</span><span class="p">,</span>
                                                  <span class="n">input_circuit</span><span class="o">.</span><span class="n">cregs</span><span class="p">,</span>
                                                  <span class="bp">self</span><span class="o">.</span><span class="n">cregs</span><span class="p">)</span>
        <span class="k">for</span> <span class="n">creg</span> <span class="ow">in</span> <span class="n">add_cregs</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">add_creg</span><span class="p">(</span><span class="n">creg</span><span class="p">)</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">_check_wiremap_validity</span><span class="p">(</span><span class="n">edge_map</span><span class="p">,</span> <span class="n">input_circuit</span><span class="o">.</span><span class="n">input_map</span><span class="p">,</span>
                                     <span class="bp">self</span><span class="o">.</span><span class="n">output_map</span><span class="p">)</span>

        <span class="c1"># Compose</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">basis</span> <span class="o">=</span> <span class="n">union_basis</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">gates</span> <span class="o">=</span> <span class="n">union_gates</span>
        <span class="k">for</span> <span class="n">node</span> <span class="ow">in</span> <span class="n">nx</span><span class="o">.</span><span class="n">topological_sort</span><span class="p">(</span><span class="n">input_circuit</span><span class="o">.</span><span class="n">multi_graph</span><span class="p">):</span>
            <span class="n">nd</span> <span class="o">=</span> <span class="n">input_circuit</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">node</span><span class="p">]</span>
            <span class="k">if</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;in&quot;</span><span class="p">:</span>
                <span class="c1"># if in wire_map, get new name, else use existing name</span>
                <span class="n">m_wire</span> <span class="o">=</span> <span class="n">edge_map</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="n">nd</span><span class="p">[</span><span class="s2">&quot;wire&quot;</span><span class="p">],</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;wire&quot;</span><span class="p">])</span>
                <span class="c1"># the mapped wire should already exist</span>
                <span class="k">if</span> <span class="n">m_wire</span> <span class="ow">not</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">output_map</span><span class="p">:</span>
                    <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;wire (</span><span class="si">%s</span><span class="s2">,</span><span class="si">%d</span><span class="s2">) not in self&quot;</span> <span class="o">%</span> <span class="p">(</span><span class="n">m_wire</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="n">m_wire</span><span class="p">[</span><span class="mi">1</span><span class="p">]))</span>

                <span class="k">if</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;wire&quot;</span><span class="p">]</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">input_circuit</span><span class="o">.</span><span class="n">wires</span><span class="p">:</span>
                    <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;inconsistent wire type for (</span><span class="si">%s</span><span class="s2">,</span><span class="si">%d</span><span class="s2">) in input_circuit&quot;</span>
                                          <span class="o">%</span> <span class="p">(</span><span class="n">nd</span><span class="p">[</span><span class="s2">&quot;wire&quot;</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;wire&quot;</span><span class="p">][</span><span class="mi">1</span><span class="p">]))</span>

            <span class="k">elif</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;out&quot;</span><span class="p">:</span>
                <span class="c1"># ignore output nodes</span>
                <span class="k">pass</span>
            <span class="k">elif</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;op&quot;</span><span class="p">:</span>
                <span class="n">condition</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_map_condition</span><span class="p">(</span><span class="n">edge_map</span><span class="p">,</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;condition&quot;</span><span class="p">])</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">_check_condition</span><span class="p">(</span><span class="n">nd</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">],</span> <span class="n">condition</span><span class="p">)</span>
                <span class="n">m_qargs</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="nb">map</span><span class="p">(</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">edge_map</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="n">x</span><span class="p">,</span> <span class="n">x</span><span class="p">),</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;qargs&quot;</span><span class="p">]))</span>
                <span class="n">m_cargs</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="nb">map</span><span class="p">(</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">edge_map</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="n">x</span><span class="p">,</span> <span class="n">x</span><span class="p">),</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;cargs&quot;</span><span class="p">]))</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">apply_operation_back</span><span class="p">(</span><span class="n">nd</span><span class="p">[</span><span class="s2">&quot;op&quot;</span><span class="p">],</span> <span class="n">m_qargs</span><span class="p">,</span> <span class="n">m_cargs</span><span class="p">,</span> <span class="n">condition</span><span class="p">)</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;bad node type </span><span class="si">%s</span><span class="s2">&quot;</span> <span class="o">%</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">])</span></div>

    <span class="c1"># FIXME: this does not work as expected. it is also not used anywhere</span>
<div class="viewcode-block" id="DAGCircuit.compose_front"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit._dagcircuit.html#qiskit.dagcircuit._dagcircuit.DAGCircuit.compose_front">[Doku]</a>    <span class="k">def</span> <span class="nf">compose_front</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">input_circuit</span><span class="p">,</span> <span class="n">wire_map</span><span class="o">=</span><span class="kc">None</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Apply the input circuit to the input of this circuit.</span>

<span class="sd">        The two bases must be &quot;compatible&quot; or an exception occurs.</span>
<span class="sd">        A subset of output qubits of the input circuit are mapped</span>
<span class="sd">        to a subset of input qubits of this circuit.</span>

<span class="sd">        Args:</span>
<span class="sd">            input_circuit (DAGCircuit): circuit to append</span>
<span class="sd">            wire_map (dict): map {(Register, int): (Register, int)}</span>
<span class="sd">                from the output wires of input_circuit to input wires</span>
<span class="sd">                of self.</span>

<span class="sd">        Raises:</span>
<span class="sd">            DAGCircuitError: missing, duplicate or inconsistent wire</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">wire_map</span> <span class="o">=</span> <span class="n">wire_map</span> <span class="ow">or</span> <span class="p">{}</span>
        <span class="n">union_basis</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_make_union_basis</span><span class="p">(</span><span class="n">input_circuit</span><span class="p">)</span>
        <span class="n">union_gates</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_make_union_gates</span><span class="p">(</span><span class="n">input_circuit</span><span class="p">)</span>

        <span class="c1"># Check the wire map</span>
        <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="nb">set</span><span class="p">(</span><span class="n">wire_map</span><span class="o">.</span><span class="n">values</span><span class="p">()))</span> <span class="o">!=</span> <span class="nb">len</span><span class="p">(</span><span class="n">wire_map</span><span class="p">):</span>
            <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;duplicates in wire_map&quot;</span><span class="p">)</span>

        <span class="n">add_qregs</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_check_edgemap_registers</span><span class="p">(</span><span class="n">wire_map</span><span class="p">,</span>
                                                  <span class="n">input_circuit</span><span class="o">.</span><span class="n">qregs</span><span class="p">,</span>
                                                  <span class="bp">self</span><span class="o">.</span><span class="n">qregs</span><span class="p">)</span>
        <span class="k">for</span> <span class="n">qreg</span> <span class="ow">in</span> <span class="n">add_qregs</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">add_qreg</span><span class="p">(</span><span class="n">qreg</span><span class="p">)</span>

        <span class="n">add_cregs</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_check_edgemap_registers</span><span class="p">(</span><span class="n">wire_map</span><span class="p">,</span>
                                                  <span class="n">input_circuit</span><span class="o">.</span><span class="n">cregs</span><span class="p">,</span>
                                                  <span class="bp">self</span><span class="o">.</span><span class="n">cregs</span><span class="p">)</span>
        <span class="k">for</span> <span class="n">creg</span> <span class="ow">in</span> <span class="n">add_cregs</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">add_creg</span><span class="p">(</span><span class="n">creg</span><span class="p">)</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">_check_wiremap_validity</span><span class="p">(</span><span class="n">wire_map</span><span class="p">,</span> <span class="n">input_circuit</span><span class="o">.</span><span class="n">output_map</span><span class="p">,</span>
                                     <span class="bp">self</span><span class="o">.</span><span class="n">input_map</span><span class="p">)</span>

        <span class="c1"># Compose</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">basis</span> <span class="o">=</span> <span class="n">union_basis</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">gates</span> <span class="o">=</span> <span class="n">union_gates</span>
        <span class="k">for</span> <span class="n">n</span> <span class="ow">in</span> <span class="nb">reversed</span><span class="p">(</span><span class="nb">list</span><span class="p">(</span><span class="n">nx</span><span class="o">.</span><span class="n">topological_sort</span><span class="p">(</span><span class="n">input_circuit</span><span class="o">.</span><span class="n">multi_graph</span><span class="p">))):</span>
            <span class="n">nd</span> <span class="o">=</span> <span class="n">input_circuit</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">n</span><span class="p">]</span>
            <span class="k">if</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;out&quot;</span><span class="p">:</span>
                <span class="c1"># if in wire_map, get new name, else use existing name</span>
                <span class="n">m_name</span> <span class="o">=</span> <span class="n">wire_map</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="n">nd</span><span class="p">[</span><span class="s2">&quot;wire&quot;</span><span class="p">],</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;wire&quot;</span><span class="p">])</span>
                <span class="c1"># the mapped wire should already exist</span>
                <span class="k">if</span> <span class="n">m_name</span> <span class="ow">not</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">input_map</span><span class="p">:</span>
                    <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;wire (</span><span class="si">%s</span><span class="s2">,</span><span class="si">%d</span><span class="s2">) not in self&quot;</span> <span class="o">%</span> <span class="p">(</span><span class="n">m_name</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="n">m_name</span><span class="p">[</span><span class="mi">1</span><span class="p">]))</span>

                <span class="k">if</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;wire&quot;</span><span class="p">]</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">input_circuit</span><span class="o">.</span><span class="n">wires</span><span class="p">:</span>
                    <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span>
                        <span class="s2">&quot;inconsistent wire for (</span><span class="si">%s</span><span class="s2">,</span><span class="si">%d</span><span class="s2">) in input_circuit&quot;</span>
                        <span class="o">%</span> <span class="p">(</span><span class="n">nd</span><span class="p">[</span><span class="s2">&quot;wire&quot;</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;wire&quot;</span><span class="p">][</span><span class="mi">1</span><span class="p">]))</span>

            <span class="k">elif</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;in&quot;</span><span class="p">:</span>
                <span class="c1"># ignore input nodes</span>
                <span class="k">pass</span>
            <span class="k">elif</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;op&quot;</span><span class="p">:</span>
                <span class="n">condition</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_map_condition</span><span class="p">(</span><span class="n">wire_map</span><span class="p">,</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;condition&quot;</span><span class="p">])</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">_check_condition</span><span class="p">(</span><span class="n">nd</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">],</span> <span class="n">condition</span><span class="p">)</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">apply_operation_front</span><span class="p">(</span><span class="n">nd</span><span class="p">[</span><span class="s2">&quot;op&quot;</span><span class="p">],</span> <span class="n">condition</span><span class="p">)</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;bad node type </span><span class="si">%s</span><span class="s2">&quot;</span> <span class="o">%</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">])</span></div>

<div class="viewcode-block" id="DAGCircuit.size"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit._dagcircuit.html#qiskit.dagcircuit._dagcircuit.DAGCircuit.size">[Doku]</a>    <span class="k">def</span> <span class="nf">size</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Return the number of operations.&quot;&quot;&quot;</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">order</span><span class="p">()</span> <span class="o">-</span> <span class="mi">2</span> <span class="o">*</span> <span class="nb">len</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">wires</span><span class="p">)</span></div>

<div class="viewcode-block" id="DAGCircuit.depth"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit._dagcircuit.html#qiskit.dagcircuit._dagcircuit.DAGCircuit.depth">[Doku]</a>    <span class="k">def</span> <span class="nf">depth</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Return the circuit depth.</span>

<span class="sd">        Returns:</span>
<span class="sd">            int: the circuit depth</span>

<span class="sd">        Raises:</span>
<span class="sd">            DAGCircuitError: if not a directed acyclic graph</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="ow">not</span> <span class="n">nx</span><span class="o">.</span><span class="n">is_directed_acyclic_graph</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="p">):</span>
            <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;not a DAG&quot;</span><span class="p">)</span>

        <span class="k">return</span> <span class="n">nx</span><span class="o">.</span><span class="n">dag_longest_path_length</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span></div>

<div class="viewcode-block" id="DAGCircuit.width"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit._dagcircuit.html#qiskit.dagcircuit._dagcircuit.DAGCircuit.width">[Doku]</a>    <span class="k">def</span> <span class="nf">width</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Return the total number of qubits used by the circuit.&quot;&quot;&quot;</span>
        <span class="k">return</span> <span class="nb">len</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">wires</span><span class="p">)</span> <span class="o">-</span> <span class="bp">self</span><span class="o">.</span><span class="n">num_cbits</span><span class="p">()</span></div>

<div class="viewcode-block" id="DAGCircuit.num_cbits"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit._dagcircuit.html#qiskit.dagcircuit._dagcircuit.DAGCircuit.num_cbits">[Doku]</a>    <span class="k">def</span> <span class="nf">num_cbits</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Return the total number of bits used by the circuit.&quot;&quot;&quot;</span>
        <span class="k">return</span> <span class="nb">sum</span><span class="p">(</span><span class="n">creg</span><span class="o">.</span><span class="n">size</span> <span class="k">for</span> <span class="n">creg</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">cregs</span><span class="o">.</span><span class="n">values</span><span class="p">())</span></div>

<div class="viewcode-block" id="DAGCircuit.num_tensor_factors"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit._dagcircuit.html#qiskit.dagcircuit._dagcircuit.DAGCircuit.num_tensor_factors">[Doku]</a>    <span class="k">def</span> <span class="nf">num_tensor_factors</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Compute how many components the circuit can decompose into.&quot;&quot;&quot;</span>
        <span class="k">return</span> <span class="n">nx</span><span class="o">.</span><span class="n">number_weakly_connected_components</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="p">)</span></div>

    <span class="k">def</span> <span class="nf">_gate_string</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">name</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Return a QASM string for the named gate.&quot;&quot;&quot;</span>
        <span class="n">out</span> <span class="o">=</span> <span class="s2">&quot;&quot;</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">gates</span><span class="p">[</span><span class="n">name</span><span class="p">][</span><span class="s2">&quot;opaque&quot;</span><span class="p">]:</span>
            <span class="n">out</span> <span class="o">=</span> <span class="s2">&quot;opaque &quot;</span> <span class="o">+</span> <span class="n">name</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="n">out</span> <span class="o">=</span> <span class="s2">&quot;gate &quot;</span> <span class="o">+</span> <span class="n">name</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">gates</span><span class="p">[</span><span class="n">name</span><span class="p">][</span><span class="s2">&quot;n_args&quot;</span><span class="p">]</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">:</span>
            <span class="n">out</span> <span class="o">+=</span> <span class="s2">&quot;(&quot;</span> <span class="o">+</span> <span class="s2">&quot;,&quot;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">gates</span><span class="p">[</span><span class="n">name</span><span class="p">][</span><span class="s2">&quot;args&quot;</span><span class="p">])</span> <span class="o">+</span> <span class="s2">&quot;)&quot;</span>
        <span class="n">out</span> <span class="o">+=</span> <span class="s2">&quot; &quot;</span> <span class="o">+</span> <span class="s2">&quot;,&quot;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">gates</span><span class="p">[</span><span class="n">name</span><span class="p">][</span><span class="s2">&quot;bits&quot;</span><span class="p">])</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">gates</span><span class="p">[</span><span class="n">name</span><span class="p">][</span><span class="s2">&quot;opaque&quot;</span><span class="p">]:</span>
            <span class="n">out</span> <span class="o">+=</span> <span class="s2">&quot;;&quot;</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="n">out</span> <span class="o">+=</span> <span class="s2">&quot;</span><span class="se">\n</span><span class="s2">{</span><span class="se">\n</span><span class="s2">&quot;</span> <span class="o">+</span> <span class="bp">self</span><span class="o">.</span><span class="n">gates</span><span class="p">[</span><span class="n">name</span><span class="p">][</span><span class="s2">&quot;body&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">qasm</span><span class="p">()</span> <span class="o">+</span> <span class="s2">&quot;}&quot;</span>
        <span class="k">return</span> <span class="n">out</span>

<div class="viewcode-block" id="DAGCircuit.qasm"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit._dagcircuit.html#qiskit.dagcircuit._dagcircuit.DAGCircuit.qasm">[Doku]</a>    <span class="k">def</span> <span class="nf">qasm</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">no_decls</span><span class="o">=</span><span class="kc">False</span><span class="p">,</span> <span class="n">qeflag</span><span class="o">=</span><span class="kc">False</span><span class="p">,</span> <span class="n">aliases</span><span class="o">=</span><span class="kc">None</span><span class="p">,</span> <span class="n">eval_symbols</span><span class="o">=</span><span class="kc">False</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Return a string containing QASM for this circuit.</span>

<span class="sd">        Args:</span>
<span class="sd">            qeflag (bool): if True, add a line to include &quot;qelib1.inc&quot;</span>
<span class="sd">                and only generate gate code for gates not in qelib1.</span>

<span class="sd">            eval_symbols (bool): if True, evaluate all symbolic</span>
<span class="sd">                expressions to their floating point representation.</span>

<span class="sd">            no_decls (bool): if True, only print the instructions.</span>

<span class="sd">            aliases (dict): if not None, aliases contains a dict mapping</span>
<span class="sd">                the current qubits in the circuit to new qubit names.</span>
<span class="sd">                We will deduce the register names and sizes from aliases.</span>

<span class="sd">        Returns:</span>
<span class="sd">            str: OpenQASM representation of the DAG</span>

<span class="sd">        Raises:</span>
<span class="sd">            DAGCircuitError: if dag nodes not in expected format</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="c1"># TODO: some of the input flags are not needed anymore</span>
        <span class="c1"># Rename qregs if necessary</span>
        <span class="k">if</span> <span class="n">aliases</span><span class="p">:</span>
            <span class="n">qregdata</span> <span class="o">=</span> <span class="n">OrderedDict</span><span class="p">()</span>
            <span class="k">for</span> <span class="n">q</span> <span class="ow">in</span> <span class="n">aliases</span><span class="o">.</span><span class="n">values</span><span class="p">():</span>
                <span class="k">if</span> <span class="n">q</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">qregdata</span><span class="p">:</span>
                    <span class="n">qregdata</span><span class="p">[</span><span class="n">q</span><span class="p">[</span><span class="mi">0</span><span class="p">]]</span> <span class="o">=</span> <span class="n">q</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">+</span> <span class="mi">1</span>
                <span class="k">elif</span> <span class="n">qregdata</span><span class="p">[</span><span class="n">q</span><span class="p">[</span><span class="mi">0</span><span class="p">]]</span> <span class="o">&lt;</span> <span class="n">q</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">+</span> <span class="mi">1</span><span class="p">:</span>
                    <span class="n">qregdata</span><span class="p">[</span><span class="n">q</span><span class="p">[</span><span class="mi">0</span><span class="p">]]</span> <span class="o">=</span> <span class="n">q</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">+</span> <span class="mi">1</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="n">qregdata</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">qregs</span>
        <span class="c1"># Write top matter</span>
        <span class="k">if</span> <span class="n">no_decls</span><span class="p">:</span>
            <span class="n">out</span> <span class="o">=</span> <span class="s2">&quot;&quot;</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="n">printed_gates</span> <span class="o">=</span> <span class="p">[]</span>
            <span class="n">out</span> <span class="o">=</span> <span class="s2">&quot;OPENQASM 2.0;</span><span class="se">\n</span><span class="s2">&quot;</span>
            <span class="k">if</span> <span class="n">qeflag</span><span class="p">:</span>
                <span class="n">out</span> <span class="o">+=</span> <span class="s2">&quot;include </span><span class="se">\&quot;</span><span class="s2">qelib1.inc</span><span class="se">\&quot;</span><span class="s2">;</span><span class="se">\n</span><span class="s2">&quot;</span>
            <span class="k">for</span> <span class="n">k</span><span class="p">,</span> <span class="n">v</span> <span class="ow">in</span> <span class="n">qregdata</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
                <span class="n">out</span> <span class="o">+=</span> <span class="s2">&quot;qreg </span><span class="si">%s</span><span class="s2">[</span><span class="si">%d</span><span class="s2">];</span><span class="se">\n</span><span class="s2">&quot;</span> <span class="o">%</span> <span class="p">(</span><span class="n">k</span><span class="p">,</span> <span class="n">v</span><span class="o">.</span><span class="n">size</span><span class="p">)</span>
            <span class="k">for</span> <span class="n">k</span><span class="p">,</span> <span class="n">v</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">cregs</span><span class="o">.</span><span class="n">items</span><span class="p">():</span>
                <span class="n">out</span> <span class="o">+=</span> <span class="s2">&quot;creg </span><span class="si">%s</span><span class="s2">[</span><span class="si">%d</span><span class="s2">];</span><span class="se">\n</span><span class="s2">&quot;</span> <span class="o">%</span> <span class="p">(</span><span class="n">k</span><span class="p">,</span> <span class="n">v</span><span class="o">.</span><span class="n">size</span><span class="p">)</span>
            <span class="n">omit</span> <span class="o">=</span> <span class="p">[</span><span class="s2">&quot;U&quot;</span><span class="p">,</span> <span class="s2">&quot;CX&quot;</span><span class="p">,</span> <span class="s2">&quot;measure&quot;</span><span class="p">,</span> <span class="s2">&quot;reset&quot;</span><span class="p">,</span> <span class="s2">&quot;barrier&quot;</span><span class="p">]</span>
            <span class="c1"># TODO: dagcircuit shouldn&#39;t know about extensions</span>
            <span class="k">if</span> <span class="n">qeflag</span><span class="p">:</span>
                <span class="n">qelib</span> <span class="o">=</span> <span class="p">[</span><span class="s2">&quot;u3&quot;</span><span class="p">,</span> <span class="s2">&quot;u2&quot;</span><span class="p">,</span> <span class="s2">&quot;u1&quot;</span><span class="p">,</span> <span class="s2">&quot;cx&quot;</span><span class="p">,</span> <span class="s2">&quot;id&quot;</span><span class="p">,</span> <span class="s2">&quot;x&quot;</span><span class="p">,</span> <span class="s2">&quot;y&quot;</span><span class="p">,</span> <span class="s2">&quot;z&quot;</span><span class="p">,</span> <span class="s2">&quot;h&quot;</span><span class="p">,</span>
                         <span class="s2">&quot;s&quot;</span><span class="p">,</span> <span class="s2">&quot;sdg&quot;</span><span class="p">,</span> <span class="s2">&quot;t&quot;</span><span class="p">,</span> <span class="s2">&quot;tdg&quot;</span><span class="p">,</span> <span class="s2">&quot;cz&quot;</span><span class="p">,</span> <span class="s2">&quot;cy&quot;</span><span class="p">,</span> <span class="s2">&quot;ccx&quot;</span><span class="p">,</span> <span class="s2">&quot;cu1&quot;</span><span class="p">,</span>
                         <span class="s2">&quot;cu3&quot;</span><span class="p">,</span> <span class="s2">&quot;swap&quot;</span><span class="p">,</span> <span class="s2">&quot;cswap&quot;</span><span class="p">,</span> <span class="s2">&quot;u0&quot;</span><span class="p">,</span> <span class="s2">&quot;rx&quot;</span><span class="p">,</span> <span class="s2">&quot;ry&quot;</span><span class="p">,</span> <span class="s2">&quot;rz&quot;</span><span class="p">,</span>
                         <span class="s2">&quot;ch&quot;</span><span class="p">,</span> <span class="s2">&quot;crz&quot;</span><span class="p">,</span> <span class="s2">&quot;rzz&quot;</span><span class="p">]</span>
                <span class="n">omit</span><span class="o">.</span><span class="n">extend</span><span class="p">(</span><span class="n">qelib</span><span class="p">)</span>
                <span class="n">printed_gates</span><span class="o">.</span><span class="n">extend</span><span class="p">(</span><span class="n">qelib</span><span class="p">)</span>
            <span class="n">simulator_instructions</span> <span class="o">=</span> <span class="p">[</span><span class="s2">&quot;snapshot&quot;</span><span class="p">,</span> <span class="s2">&quot;save&quot;</span><span class="p">,</span> <span class="s2">&quot;load&quot;</span><span class="p">,</span> <span class="s2">&quot;noise&quot;</span><span class="p">,</span> <span class="s2">&quot;wait&quot;</span><span class="p">]</span>
            <span class="n">omit</span><span class="o">.</span><span class="n">extend</span><span class="p">(</span><span class="n">simulator_instructions</span><span class="p">)</span>
            <span class="k">for</span> <span class="n">k</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">basis</span><span class="o">.</span><span class="n">keys</span><span class="p">():</span>
                <span class="k">if</span> <span class="n">k</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">omit</span><span class="p">:</span>
                    <span class="k">if</span> <span class="ow">not</span> <span class="bp">self</span><span class="o">.</span><span class="n">gates</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="s2">&quot;opaque&quot;</span><span class="p">]:</span>
                        <span class="n">calls</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">gates</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="s2">&quot;body&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">calls</span><span class="p">()</span>
                        <span class="k">for</span> <span class="n">c</span> <span class="ow">in</span> <span class="n">calls</span><span class="p">:</span>
                            <span class="k">if</span> <span class="n">c</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">printed_gates</span><span class="p">:</span>
                                <span class="n">out</span> <span class="o">+=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_gate_string</span><span class="p">(</span><span class="n">c</span><span class="p">)</span> <span class="o">+</span> <span class="s2">&quot;</span><span class="se">\n</span><span class="s2">&quot;</span>
                                <span class="n">printed_gates</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">c</span><span class="p">)</span>
                    <span class="k">if</span> <span class="n">k</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">printed_gates</span><span class="p">:</span>
                        <span class="n">out</span> <span class="o">+=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_gate_string</span><span class="p">(</span><span class="n">k</span><span class="p">)</span> <span class="o">+</span> <span class="s2">&quot;</span><span class="se">\n</span><span class="s2">&quot;</span>
                        <span class="n">printed_gates</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">k</span><span class="p">)</span>
        <span class="c1"># Write the instructions</span>
        <span class="k">for</span> <span class="n">n</span> <span class="ow">in</span> <span class="n">nx</span><span class="o">.</span><span class="n">lexicographical_topological_sort</span><span class="p">(</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="p">,</span> <span class="n">key</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">nodes</span><span class="p">[</span><span class="n">x</span><span class="p">][</span><span class="s2">&quot;type&quot;</span><span class="p">],</span>
                                                 <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">nodes</span><span class="p">[</span><span class="n">x</span><span class="p">][</span><span class="s2">&quot;name&quot;</span><span class="p">])):</span>
            <span class="n">nd</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">n</span><span class="p">]</span>
            <span class="k">if</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;op&quot;</span><span class="p">:</span>
                <span class="k">if</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;condition&quot;</span><span class="p">]</span> <span class="ow">is</span> <span class="ow">not</span> <span class="kc">None</span><span class="p">:</span>
                    <span class="n">out</span> <span class="o">+=</span> <span class="s2">&quot;if(</span><span class="si">%s</span><span class="s2">==</span><span class="si">%d</span><span class="s2">) &quot;</span> \
                           <span class="o">%</span> <span class="p">(</span><span class="n">nd</span><span class="p">[</span><span class="s2">&quot;condition&quot;</span><span class="p">][</span><span class="mi">0</span><span class="p">],</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;condition&quot;</span><span class="p">][</span><span class="mi">1</span><span class="p">])</span>
                <span class="k">if</span> <span class="ow">not</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;cargs&quot;</span><span class="p">]:</span>
                    <span class="n">nm</span> <span class="o">=</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;op&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">name</span>
                    <span class="k">if</span> <span class="n">aliases</span><span class="p">:</span>
                        <span class="n">qarglist</span> <span class="o">=</span> <span class="nb">map</span><span class="p">(</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">aliases</span><span class="p">[</span><span class="n">x</span><span class="p">],</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;qargs&quot;</span><span class="p">])</span>
                    <span class="k">else</span><span class="p">:</span>
                        <span class="n">qarglist</span> <span class="o">=</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;qargs&quot;</span><span class="p">]</span>
                    <span class="n">qarg</span> <span class="o">=</span> <span class="s2">&quot;,&quot;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="nb">map</span><span class="p">(</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="s2">&quot;</span><span class="si">%s</span><span class="s2">[</span><span class="si">%d</span><span class="s2">]&quot;</span> <span class="o">%</span> <span class="p">(</span><span class="n">x</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="n">x</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span>
                                        <span class="n">qarglist</span><span class="p">))</span>
                    <span class="k">if</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;op&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">param</span><span class="p">:</span>
                        <span class="k">if</span> <span class="n">eval_symbols</span><span class="p">:</span>
                            <span class="n">param</span> <span class="o">=</span> <span class="s2">&quot;,&quot;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="nb">map</span><span class="p">(</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="nb">str</span><span class="p">(</span><span class="n">x</span><span class="o">.</span><span class="n">evalf</span><span class="p">()),</span>
                                                 <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;op&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">param</span><span class="p">))</span>
                        <span class="k">else</span><span class="p">:</span>
                            <span class="n">param</span> <span class="o">=</span> <span class="s2">&quot;,&quot;</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="nb">map</span><span class="p">(</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">x</span><span class="o">.</span><span class="n">replace</span><span class="p">(</span><span class="s2">&quot;**&quot;</span><span class="p">,</span> <span class="s2">&quot;^&quot;</span><span class="p">),</span>
                                                 <span class="nb">map</span><span class="p">(</span><span class="nb">str</span><span class="p">,</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;op&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">param</span><span class="p">)))</span>
                        <span class="n">out</span> <span class="o">+=</span> <span class="s2">&quot;</span><span class="si">%s</span><span class="s2">(</span><span class="si">%s</span><span class="s2">) </span><span class="si">%s</span><span class="s2">;</span><span class="se">\n</span><span class="s2">&quot;</span> <span class="o">%</span> <span class="p">(</span><span class="n">nm</span><span class="p">,</span> <span class="n">param</span><span class="p">,</span> <span class="n">qarg</span><span class="p">)</span>
                    <span class="k">else</span><span class="p">:</span>
                        <span class="n">out</span> <span class="o">+=</span> <span class="s2">&quot;</span><span class="si">%s</span><span class="s2"> </span><span class="si">%s</span><span class="s2">;</span><span class="se">\n</span><span class="s2">&quot;</span> <span class="o">%</span> <span class="p">(</span><span class="n">nm</span><span class="p">,</span> <span class="n">qarg</span><span class="p">)</span>
                <span class="k">else</span><span class="p">:</span>
                    <span class="k">if</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;op&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">name</span> <span class="o">==</span> <span class="s2">&quot;measure&quot;</span><span class="p">:</span>
                        <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">nd</span><span class="p">[</span><span class="s2">&quot;cargs&quot;</span><span class="p">])</span> <span class="o">!=</span> <span class="mi">1</span> <span class="ow">or</span> <span class="nb">len</span><span class="p">(</span><span class="n">nd</span><span class="p">[</span><span class="s2">&quot;qargs&quot;</span><span class="p">])</span> <span class="o">!=</span> <span class="mi">1</span> \
                                <span class="ow">or</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;op&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">param</span><span class="p">:</span>
                            <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;bad node data&quot;</span><span class="p">)</span>

                        <span class="n">qname</span> <span class="o">=</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;qargs&quot;</span><span class="p">][</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">name</span>
                        <span class="n">qindex</span> <span class="o">=</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;qargs&quot;</span><span class="p">][</span><span class="mi">0</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span>
                        <span class="k">if</span> <span class="n">aliases</span><span class="p">:</span>
                            <span class="n">newq</span> <span class="o">=</span> <span class="n">aliases</span><span class="p">[(</span><span class="n">qname</span><span class="p">,</span> <span class="n">qindex</span><span class="p">)]</span>
                            <span class="n">qname</span> <span class="o">=</span> <span class="n">newq</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span>
                            <span class="n">qindex</span> <span class="o">=</span> <span class="n">newq</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span>
                        <span class="n">out</span> <span class="o">+=</span> <span class="s2">&quot;measure </span><span class="si">%s</span><span class="s2">[</span><span class="si">%d</span><span class="s2">] -&gt; </span><span class="si">%s</span><span class="s2">[</span><span class="si">%d</span><span class="s2">];</span><span class="se">\n</span><span class="s2">&quot;</span> \
                               <span class="o">%</span> <span class="p">(</span><span class="n">qname</span><span class="p">,</span>
                                  <span class="n">qindex</span><span class="p">,</span>
                                  <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;cargs&quot;</span><span class="p">][</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">name</span><span class="p">,</span>
                                  <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;cargs&quot;</span><span class="p">][</span><span class="mi">0</span><span class="p">][</span><span class="mi">1</span><span class="p">])</span>
                    <span class="k">else</span><span class="p">:</span>
                        <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;bad node data&quot;</span><span class="p">)</span>

        <span class="k">return</span> <span class="n">out</span></div>

    <span class="k">def</span> <span class="nf">_check_wires_list</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">wires</span><span class="p">,</span> <span class="n">op</span><span class="p">,</span> <span class="n">input_circuit</span><span class="p">,</span> <span class="n">condition</span><span class="o">=</span><span class="kc">None</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Check that a list of wires satisfies some conditions.</span>

<span class="sd">        - no duplicate names</span>
<span class="sd">        - correct length for operation</span>
<span class="sd">        - elements are wires of input_circuit</span>
<span class="sd">        Raise an exception otherwise.</span>

<span class="sd">        Args:</span>
<span class="sd">            wires (list[register, index]): gives an order for (qu)bits</span>
<span class="sd">                in the input_circuit that is replacing the operation.</span>
<span class="sd">            op (Instruction): operation</span>
<span class="sd">            input_circuit (DAGCircuit): replacement circuit for operation</span>
<span class="sd">            condition (tuple or None): if this instance of the</span>
<span class="sd">                operation is classically controlled by a (ClassicalRegister, int)</span>

<span class="sd">        Raises:</span>
<span class="sd">            DAGCircuitError: if check doesn&#39;t pass.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="nb">set</span><span class="p">(</span><span class="n">wires</span><span class="p">))</span> <span class="o">!=</span> <span class="nb">len</span><span class="p">(</span><span class="n">wires</span><span class="p">):</span>
            <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;duplicate wires&quot;</span><span class="p">)</span>

        <span class="n">wire_tot</span> <span class="o">=</span> <span class="nb">len</span><span class="p">(</span><span class="n">op</span><span class="o">.</span><span class="n">qargs</span><span class="p">)</span> <span class="o">+</span> <span class="nb">len</span><span class="p">(</span><span class="n">op</span><span class="o">.</span><span class="n">cargs</span><span class="p">)</span>
        <span class="k">if</span> <span class="n">condition</span> <span class="ow">is</span> <span class="ow">not</span> <span class="kc">None</span><span class="p">:</span>
            <span class="n">wire_tot</span> <span class="o">+=</span> <span class="n">condition</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">size</span>

        <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">wires</span><span class="p">)</span> <span class="o">!=</span> <span class="n">wire_tot</span><span class="p">:</span>
            <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;expected </span><span class="si">%d</span><span class="s2"> wires, got </span><span class="si">%d</span><span class="s2">&quot;</span>
                                  <span class="o">%</span> <span class="p">(</span><span class="n">wire_tot</span><span class="p">,</span> <span class="nb">len</span><span class="p">(</span><span class="n">wires</span><span class="p">)))</span>

        <span class="k">for</span> <span class="n">w</span> <span class="ow">in</span> <span class="n">wires</span><span class="p">:</span>
            <span class="k">if</span> <span class="n">w</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">input_circuit</span><span class="o">.</span><span class="n">wires</span><span class="p">:</span>
                <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;wire (</span><span class="si">%s</span><span class="s2">,</span><span class="si">%d</span><span class="s2">) not in input circuit&quot;</span>
                                      <span class="o">%</span> <span class="p">(</span><span class="n">w</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">w</span><span class="p">[</span><span class="mi">1</span><span class="p">]))</span>

    <span class="k">def</span> <span class="nf">_make_pred_succ_maps</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">n</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Return predecessor and successor dictionaries.</span>

<span class="sd">        Args:</span>
<span class="sd">            n (int): reference to self.multi_graph node id</span>

<span class="sd">        Returns:</span>
<span class="sd">            set(dict): set({predecessor_map, successor_map})</span>
<span class="sd">                These map from wire (Register, int) to predecessor (successor)</span>
<span class="sd">                nodes of n.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">pred_map</span> <span class="o">=</span> <span class="p">{</span><span class="n">e</span><span class="p">[</span><span class="mi">2</span><span class="p">][</span><span class="s1">&#39;wire&#39;</span><span class="p">]:</span> <span class="n">e</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="k">for</span> <span class="n">e</span> <span class="ow">in</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">in_edges</span><span class="p">(</span><span class="n">nbunch</span><span class="o">=</span><span class="n">n</span><span class="p">,</span> <span class="n">data</span><span class="o">=</span><span class="kc">True</span><span class="p">)}</span>
        <span class="n">succ_map</span> <span class="o">=</span> <span class="p">{</span><span class="n">e</span><span class="p">[</span><span class="mi">2</span><span class="p">][</span><span class="s1">&#39;wire&#39;</span><span class="p">]:</span> <span class="n">e</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="k">for</span> <span class="n">e</span> <span class="ow">in</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">out_edges</span><span class="p">(</span><span class="n">nbunch</span><span class="o">=</span><span class="n">n</span><span class="p">,</span> <span class="n">data</span><span class="o">=</span><span class="kc">True</span><span class="p">)}</span>
        <span class="k">return</span> <span class="n">pred_map</span><span class="p">,</span> <span class="n">succ_map</span>

    <span class="k">def</span> <span class="nf">_full_pred_succ_maps</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">pred_map</span><span class="p">,</span> <span class="n">succ_map</span><span class="p">,</span> <span class="n">input_circuit</span><span class="p">,</span>
                             <span class="n">wire_map</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Map all wires of the input circuit.</span>

<span class="sd">        Map all wires of the input circuit to predecessor and</span>
<span class="sd">        successor nodes in self, keyed on wires in self.</span>

<span class="sd">        Args:</span>
<span class="sd">            pred_map (dict): comes from _make_pred_succ_maps</span>
<span class="sd">            succ_map (dict): comes from _make_pred_succ_maps</span>
<span class="sd">            input_circuit (DAGCircuit): the input circuit</span>
<span class="sd">            wire_map (dict): the map from wires of input_circuit to wires of self</span>

<span class="sd">        Returns:</span>
<span class="sd">            tuple: full_pred_map, full_succ_map (dict, dict)</span>

<span class="sd">        Raises:</span>
<span class="sd">            DAGCircuitError: if more than one predecessor for output nodes</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">full_pred_map</span> <span class="o">=</span> <span class="p">{}</span>
        <span class="n">full_succ_map</span> <span class="o">=</span> <span class="p">{}</span>
        <span class="k">for</span> <span class="n">w</span> <span class="ow">in</span> <span class="n">input_circuit</span><span class="o">.</span><span class="n">input_map</span><span class="p">:</span>
            <span class="c1"># If w is wire mapped, find the corresponding predecessor</span>
            <span class="c1"># of the node</span>
            <span class="k">if</span> <span class="n">w</span> <span class="ow">in</span> <span class="n">wire_map</span><span class="p">:</span>
                <span class="n">full_pred_map</span><span class="p">[</span><span class="n">wire_map</span><span class="p">[</span><span class="n">w</span><span class="p">]]</span> <span class="o">=</span> <span class="n">pred_map</span><span class="p">[</span><span class="n">wire_map</span><span class="p">[</span><span class="n">w</span><span class="p">]]</span>
                <span class="n">full_succ_map</span><span class="p">[</span><span class="n">wire_map</span><span class="p">[</span><span class="n">w</span><span class="p">]]</span> <span class="o">=</span> <span class="n">succ_map</span><span class="p">[</span><span class="n">wire_map</span><span class="p">[</span><span class="n">w</span><span class="p">]]</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="c1"># Otherwise, use the corresponding output nodes of self</span>
                <span class="c1"># and compute the predecessor.</span>
                <span class="n">full_succ_map</span><span class="p">[</span><span class="n">w</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">output_map</span><span class="p">[</span><span class="n">w</span><span class="p">]</span>
                <span class="n">full_pred_map</span><span class="p">[</span><span class="n">w</span><span class="p">]</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">predecessors</span><span class="p">(</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">output_map</span><span class="p">[</span><span class="n">w</span><span class="p">])[</span><span class="mi">0</span><span class="p">]</span>
                <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="nb">list</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">predecessors</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">output_map</span><span class="p">[</span><span class="n">w</span><span class="p">])))</span> <span class="o">!=</span> <span class="mi">1</span><span class="p">:</span>
                    <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span>

                        <span class="s2">&quot;too many predecessors for (</span><span class="si">%s</span><span class="s2">,</span><span class="si">%d</span><span class="s2">) output node&quot;</span> <span class="o">%</span> <span class="p">(</span><span class="n">w</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">w</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>
                    <span class="p">)</span>

        <span class="k">return</span> <span class="n">full_pred_map</span><span class="p">,</span> <span class="n">full_succ_map</span>

    <span class="nd">@staticmethod</span>
    <span class="k">def</span> <span class="nf">_match_dag_nodes</span><span class="p">(</span><span class="n">node1</span><span class="p">,</span> <span class="n">node2</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;</span>
<span class="sd">        Check if DAG nodes are considered equivalent, e.g. as a node_match for nx.is_isomorphic.</span>
<span class="sd">        Args:</span>
<span class="sd">            node1 (dict): A node to compare.</span>
<span class="sd">            node2 (dict): The other node to compare.</span>

<span class="sd">        Returns:</span>
<span class="sd">            Bool: If node1 == node2</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">copy_node1</span> <span class="o">=</span> <span class="p">{</span><span class="n">k</span><span class="p">:</span> <span class="n">v</span> <span class="k">for</span> <span class="p">(</span><span class="n">k</span><span class="p">,</span> <span class="n">v</span><span class="p">)</span> <span class="ow">in</span> <span class="n">node1</span><span class="o">.</span><span class="n">items</span><span class="p">()}</span>
        <span class="n">copy_node2</span> <span class="o">=</span> <span class="p">{</span><span class="n">k</span><span class="p">:</span> <span class="n">v</span> <span class="k">for</span> <span class="p">(</span><span class="n">k</span><span class="p">,</span> <span class="n">v</span><span class="p">)</span> <span class="ow">in</span> <span class="n">node2</span><span class="o">.</span><span class="n">items</span><span class="p">()}</span>
        <span class="k">return</span> <span class="n">copy_node1</span> <span class="o">==</span> <span class="n">copy_node2</span>

    <span class="k">def</span> <span class="nf">__eq__</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">other</span><span class="p">):</span>
        <span class="k">return</span> <span class="n">nx</span><span class="o">.</span><span class="n">is_isomorphic</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="p">,</span> <span class="n">other</span><span class="o">.</span><span class="n">multi_graph</span><span class="p">,</span>
                                <span class="n">node_match</span><span class="o">=</span><span class="n">DAGCircuit</span><span class="o">.</span><span class="n">_match_dag_nodes</span><span class="p">)</span>

<div class="viewcode-block" id="DAGCircuit.node_nums_in_topological_order"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit._dagcircuit.html#qiskit.dagcircuit._dagcircuit.DAGCircuit.node_nums_in_topological_order">[Doku]</a>    <span class="k">def</span> <span class="nf">node_nums_in_topological_order</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;</span>
<span class="sd">        Returns the nodes (their ids) in topological order.</span>

<span class="sd">        Returns:</span>
<span class="sd">            list: The list of node numbers in topological order</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">return</span> <span class="n">nx</span><span class="o">.</span><span class="n">topological_sort</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="p">)</span></div>

<div class="viewcode-block" id="DAGCircuit.substitute_circuit_all"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit._dagcircuit.html#qiskit.dagcircuit._dagcircuit.DAGCircuit.substitute_circuit_all">[Doku]</a>    <span class="k">def</span> <span class="nf">substitute_circuit_all</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">op</span><span class="p">,</span> <span class="n">input_circuit</span><span class="p">,</span> <span class="n">wires</span><span class="o">=</span><span class="kc">None</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Replace every occurrence of operation op with input_circuit.</span>

<span class="sd">        Args:</span>
<span class="sd">            op (Instruction): operation type to substitute across the dag.</span>
<span class="sd">            input_circuit (DAGCircuit): what to replace with</span>
<span class="sd">            wires (list[register, index]): gives an order for (qu)bits</span>
<span class="sd">                in the input_circuit that is replacing the operation.</span>

<span class="sd">        Raises:</span>
<span class="sd">            DAGCircuitError: if met with unexpected predecessor/successors</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="c1"># TODO: rewrite this method to call substitute_node_with_dag</span>
        <span class="n">wires</span> <span class="o">=</span> <span class="n">wires</span> <span class="ow">or</span> <span class="p">[]</span>
        <span class="k">if</span> <span class="n">op</span><span class="o">.</span><span class="n">name</span> <span class="ow">not</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">basis</span><span class="p">:</span>
            <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;</span><span class="si">%s</span><span class="s2"> is not in the list of basis operations&quot;</span>
                                  <span class="o">%</span> <span class="n">op</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">_check_wires_list</span><span class="p">(</span><span class="n">wires</span><span class="p">,</span> <span class="n">op</span><span class="p">,</span> <span class="n">input_circuit</span><span class="p">)</span>
        <span class="n">union_basis</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_make_union_basis</span><span class="p">(</span><span class="n">input_circuit</span><span class="p">)</span>
        <span class="n">union_gates</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_make_union_gates</span><span class="p">(</span><span class="n">input_circuit</span><span class="p">)</span>

        <span class="c1"># Create a proxy wire_map to identify fragments and duplicates</span>
        <span class="c1"># and determine what registers need to be added to self</span>
        <span class="n">proxy_map</span> <span class="o">=</span> <span class="p">{</span><span class="n">w</span><span class="p">:</span> <span class="p">(</span><span class="n">QuantumRegister</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s1">&#39;proxy&#39;</span><span class="p">),</span> <span class="mi">0</span><span class="p">)</span> <span class="k">for</span> <span class="n">w</span> <span class="ow">in</span> <span class="n">wires</span><span class="p">}</span>
        <span class="n">add_qregs</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_check_edgemap_registers</span><span class="p">(</span><span class="n">proxy_map</span><span class="p">,</span>
                                                  <span class="n">input_circuit</span><span class="o">.</span><span class="n">qregs</span><span class="p">,</span>
                                                  <span class="p">{},</span> <span class="kc">False</span><span class="p">)</span>
        <span class="k">for</span> <span class="n">qreg</span> <span class="ow">in</span> <span class="n">add_qregs</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">add_qreg</span><span class="p">(</span><span class="n">qreg</span><span class="p">)</span>

        <span class="n">add_cregs</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_check_edgemap_registers</span><span class="p">(</span><span class="n">proxy_map</span><span class="p">,</span>
                                                  <span class="n">input_circuit</span><span class="o">.</span><span class="n">cregs</span><span class="p">,</span>
                                                  <span class="p">{},</span> <span class="kc">False</span><span class="p">)</span>
        <span class="k">for</span> <span class="n">creg</span> <span class="ow">in</span> <span class="n">add_cregs</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">add_creg</span><span class="p">(</span><span class="n">creg</span><span class="p">)</span>

        <span class="c1"># Iterate through the nodes of self and replace the selected nodes</span>
        <span class="c1"># by iterating through the input_circuit, constructing and</span>
        <span class="c1"># checking the validity of the wire_map for each replacement</span>
        <span class="c1"># NOTE: We do not replace conditioned gates. One way to implement</span>
        <span class="c1">#       this later is to add or update the conditions of each gate</span>
        <span class="c1">#       that we add from the input_circuit.</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">basis</span> <span class="o">=</span> <span class="n">union_basis</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">gates</span> <span class="o">=</span> <span class="n">union_gates</span>
        <span class="k">for</span> <span class="n">n</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">node_nums_in_topological_order</span><span class="p">():</span>
            <span class="n">nd</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">n</span><span class="p">]</span>
            <span class="k">if</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;op&quot;</span> <span class="ow">and</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;op&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="n">op</span><span class="p">:</span>
                <span class="k">if</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;condition&quot;</span><span class="p">]</span> <span class="ow">is</span> <span class="kc">None</span><span class="p">:</span>
                    <span class="n">wire_map</span> <span class="o">=</span> <span class="p">{</span><span class="n">k</span><span class="p">:</span> <span class="n">v</span> <span class="k">for</span> <span class="n">k</span><span class="p">,</span> <span class="n">v</span> <span class="ow">in</span> <span class="nb">zip</span><span class="p">(</span><span class="n">wires</span><span class="p">,</span>
                                                     <span class="p">[</span><span class="n">i</span> <span class="k">for</span> <span class="n">s</span> <span class="ow">in</span> <span class="p">[</span><span class="n">nd</span><span class="p">[</span><span class="s2">&quot;qargs&quot;</span><span class="p">],</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;cargs&quot;</span><span class="p">]]</span>
                                                      <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="n">s</span><span class="p">])}</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">_check_wiremap_validity</span><span class="p">(</span><span class="n">wire_map</span><span class="p">,</span> <span class="n">wires</span><span class="p">,</span>
                                                 <span class="bp">self</span><span class="o">.</span><span class="n">input_map</span><span class="p">)</span>
                    <span class="n">pred_map</span><span class="p">,</span> <span class="n">succ_map</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_make_pred_succ_maps</span><span class="p">(</span><span class="n">n</span><span class="p">)</span>
                    <span class="n">full_pred_map</span><span class="p">,</span> <span class="n">full_succ_map</span> <span class="o">=</span> \
                        <span class="bp">self</span><span class="o">.</span><span class="n">_full_pred_succ_maps</span><span class="p">(</span><span class="n">pred_map</span><span class="p">,</span> <span class="n">succ_map</span><span class="p">,</span>
                                                  <span class="n">input_circuit</span><span class="p">,</span> <span class="n">wire_map</span><span class="p">)</span>
                    <span class="c1"># Now that we know the connections, delete node</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">remove_node</span><span class="p">(</span><span class="n">n</span><span class="p">)</span>
                    <span class="c1"># Iterate over nodes of input_circuit</span>
                    <span class="k">for</span> <span class="n">m</span> <span class="ow">in</span> <span class="n">nx</span><span class="o">.</span><span class="n">topological_sort</span><span class="p">(</span><span class="n">input_circuit</span><span class="o">.</span><span class="n">multi_graph</span><span class="p">):</span>
                        <span class="n">md</span> <span class="o">=</span> <span class="n">input_circuit</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">m</span><span class="p">]</span>
                        <span class="k">if</span> <span class="n">md</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;op&quot;</span><span class="p">:</span>
                            <span class="c1"># Insert a new node</span>
                            <span class="n">condition</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_map_condition</span><span class="p">(</span><span class="n">wire_map</span><span class="p">,</span>
                                                            <span class="n">md</span><span class="p">[</span><span class="s2">&quot;condition&quot;</span><span class="p">])</span>
                            <span class="n">m_qargs</span> <span class="o">=</span> <span class="p">[</span><span class="n">wire_map</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="n">x</span><span class="p">,</span> <span class="n">x</span><span class="p">)</span> <span class="k">for</span> <span class="n">x</span> <span class="ow">in</span> <span class="n">md</span><span class="p">[</span><span class="s2">&quot;qargs0&quot;</span><span class="p">]]</span>
                            <span class="n">m_cargs</span> <span class="o">=</span> <span class="p">[</span><span class="n">wire_map</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="n">x</span><span class="p">,</span> <span class="n">x</span><span class="p">)</span> <span class="k">for</span> <span class="n">x</span> <span class="ow">in</span> <span class="n">md</span><span class="p">[</span><span class="s2">&quot;cargs0&quot;</span><span class="p">]]</span>
                            <span class="bp">self</span><span class="o">.</span><span class="n">_add_op_node</span><span class="p">(</span><span class="n">md</span><span class="p">[</span><span class="s2">&quot;op&quot;</span><span class="p">],</span> <span class="n">m_qargs</span><span class="p">,</span> <span class="n">m_cargs</span><span class="p">,</span> <span class="n">condition</span><span class="p">)</span>
                            <span class="c1"># Add edges from predecessor nodes to new node</span>
                            <span class="c1"># and update predecessor nodes that change</span>
                            <span class="n">all_cbits</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_bits_in_condition</span><span class="p">(</span><span class="n">condition</span><span class="p">)</span>
                            <span class="n">all_cbits</span><span class="o">.</span><span class="n">extend</span><span class="p">(</span><span class="n">m_cargs</span><span class="p">)</span>
                            <span class="n">al</span> <span class="o">=</span> <span class="p">[</span><span class="n">m_qargs</span><span class="p">,</span> <span class="n">all_cbits</span><span class="p">]</span>
                            <span class="k">for</span> <span class="n">q</span> <span class="ow">in</span> <span class="n">itertools</span><span class="o">.</span><span class="n">chain</span><span class="p">(</span><span class="o">*</span><span class="n">al</span><span class="p">):</span>
                                <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">add_edge</span><span class="p">(</span><span class="n">full_pred_map</span><span class="p">[</span><span class="n">q</span><span class="p">],</span>
                                                          <span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span><span class="p">,</span>
                                                          <span class="n">name</span><span class="o">=</span><span class="s2">&quot;</span><span class="si">%s</span><span class="s2">[</span><span class="si">%s</span><span class="s2">]&quot;</span> <span class="o">%</span> <span class="p">(</span><span class="n">q</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="n">q</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span>
                                                          <span class="n">wire</span><span class="o">=</span><span class="n">q</span><span class="p">)</span>
                                <span class="n">full_pred_map</span><span class="p">[</span><span class="n">q</span><span class="p">]</span> <span class="o">=</span> <span class="n">copy</span><span class="o">.</span><span class="n">copy</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span><span class="p">)</span>
                    <span class="c1"># Connect all predecessors and successors, and remove</span>
                    <span class="c1"># residual edges between input and output nodes</span>
                    <span class="k">for</span> <span class="n">w</span> <span class="ow">in</span> <span class="n">full_pred_map</span><span class="p">:</span>
                        <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">add_edge</span><span class="p">(</span><span class="n">full_pred_map</span><span class="p">[</span><span class="n">w</span><span class="p">],</span>
                                                  <span class="n">full_succ_map</span><span class="p">[</span><span class="n">w</span><span class="p">],</span>
                                                  <span class="n">name</span><span class="o">=</span><span class="s2">&quot;</span><span class="si">%s</span><span class="s2">[</span><span class="si">%s</span><span class="s2">]&quot;</span> <span class="o">%</span> <span class="p">(</span><span class="n">w</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="n">w</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span>
                                                  <span class="n">wire</span><span class="o">=</span><span class="n">w</span><span class="p">)</span>
                        <span class="n">o_pred</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">predecessors</span><span class="p">(</span>
                            <span class="bp">self</span><span class="o">.</span><span class="n">output_map</span><span class="p">[</span><span class="n">w</span><span class="p">]))</span>
                        <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">o_pred</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">:</span>
                            <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">o_pred</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">2</span><span class="p">:</span>
                                <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;expected 2 predecessors here&quot;</span><span class="p">)</span>

                            <span class="n">p</span> <span class="o">=</span> <span class="p">[</span><span class="n">x</span> <span class="k">for</span> <span class="n">x</span> <span class="ow">in</span> <span class="n">o_pred</span> <span class="k">if</span> <span class="n">x</span> <span class="o">!=</span> <span class="n">full_pred_map</span><span class="p">[</span><span class="n">w</span><span class="p">]]</span>
                            <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">p</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">1</span><span class="p">:</span>
                                <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;expected 1 predecessor to pass filter&quot;</span><span class="p">)</span>

                            <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">remove_edge</span><span class="p">(</span>
                                <span class="n">p</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="bp">self</span><span class="o">.</span><span class="n">output_map</span><span class="p">[</span><span class="n">w</span><span class="p">])</span></div>

<div class="viewcode-block" id="DAGCircuit.substitute_node_with_dag"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit._dagcircuit.html#qiskit.dagcircuit._dagcircuit.DAGCircuit.substitute_node_with_dag">[Doku]</a>    <span class="k">def</span> <span class="nf">substitute_node_with_dag</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">node</span><span class="p">,</span> <span class="n">input_dag</span><span class="p">,</span> <span class="n">wires</span><span class="o">=</span><span class="kc">None</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Replace one node with dag.</span>

<span class="sd">        Args:</span>
<span class="sd">            node (int): node of self.multi_graph (of type &quot;op&quot;) to substitute</span>
<span class="sd">            input_dag (DAGCircuit): circuit that will substitute the node</span>
<span class="sd">            wires (list[(Register, index)]): gives an order for (qu)bits</span>
<span class="sd">                in the input circuit. This order gets matched to the node wires</span>
<span class="sd">                by qargs first, then cargs, then conditions.</span>

<span class="sd">        Raises:</span>
<span class="sd">            DAGCircuitError: if met with unexpected predecessor/successors</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">nd</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">node</span><span class="p">]</span>

        <span class="n">condition</span> <span class="o">=</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;condition&quot;</span><span class="p">]</span>
        <span class="c1"># the decomposition rule must be amended if used in a</span>
        <span class="c1"># conditional context. delete the op nodes and replay</span>
        <span class="c1"># them with the condition.</span>
        <span class="k">if</span> <span class="n">condition</span><span class="p">:</span>
            <span class="n">input_dag</span><span class="o">.</span><span class="n">add_creg</span><span class="p">(</span><span class="n">condition</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span>
            <span class="n">to_replay</span> <span class="o">=</span> <span class="p">[]</span>
            <span class="k">for</span> <span class="n">n_it</span> <span class="ow">in</span> <span class="n">nx</span><span class="o">.</span><span class="n">topological_sort</span><span class="p">(</span><span class="n">input_dag</span><span class="o">.</span><span class="n">multi_graph</span><span class="p">):</span>
                <span class="n">n</span> <span class="o">=</span> <span class="n">input_dag</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">nodes</span><span class="p">[</span><span class="n">n_it</span><span class="p">]</span>
                <span class="k">if</span> <span class="n">n</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;op&quot;</span><span class="p">:</span>
                    <span class="n">n</span><span class="p">[</span><span class="s2">&quot;op&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">control</span> <span class="o">=</span> <span class="n">condition</span>
                    <span class="n">to_replay</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">n</span><span class="p">)</span>
            <span class="k">for</span> <span class="n">n</span> <span class="ow">in</span> <span class="n">input_dag</span><span class="o">.</span><span class="n">get_op_nodes</span><span class="p">():</span>
                <span class="n">input_dag</span><span class="o">.</span><span class="n">_remove_op_node</span><span class="p">(</span><span class="n">n</span><span class="p">)</span>
            <span class="k">for</span> <span class="n">n</span> <span class="ow">in</span> <span class="n">to_replay</span><span class="p">:</span>
                <span class="n">input_dag</span><span class="o">.</span><span class="n">apply_operation_back</span><span class="p">(</span><span class="n">n</span><span class="p">[</span><span class="s2">&quot;op&quot;</span><span class="p">],</span> <span class="n">condition</span><span class="o">=</span><span class="n">condition</span><span class="p">)</span>

        <span class="k">if</span> <span class="n">wires</span> <span class="ow">is</span> <span class="kc">None</span><span class="p">:</span>
            <span class="n">qwires</span> <span class="o">=</span> <span class="p">[</span><span class="n">w</span> <span class="k">for</span> <span class="n">w</span> <span class="ow">in</span> <span class="n">input_dag</span><span class="o">.</span><span class="n">wires</span> <span class="k">if</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">w</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">QuantumRegister</span><span class="p">)]</span>
            <span class="n">cwires</span> <span class="o">=</span> <span class="p">[</span><span class="n">w</span> <span class="k">for</span> <span class="n">w</span> <span class="ow">in</span> <span class="n">input_dag</span><span class="o">.</span><span class="n">wires</span> <span class="k">if</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">w</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">ClassicalRegister</span><span class="p">)]</span>
            <span class="n">wires</span> <span class="o">=</span> <span class="n">qwires</span> <span class="o">+</span> <span class="n">cwires</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">_check_wires_list</span><span class="p">(</span><span class="n">wires</span><span class="p">,</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;op&quot;</span><span class="p">],</span> <span class="n">input_dag</span><span class="p">,</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;condition&quot;</span><span class="p">])</span>
        <span class="n">union_basis</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_make_union_basis</span><span class="p">(</span><span class="n">input_dag</span><span class="p">)</span>
        <span class="n">union_gates</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_make_union_gates</span><span class="p">(</span><span class="n">input_dag</span><span class="p">)</span>

        <span class="c1"># Create a proxy wire_map to identify fragments and duplicates</span>
        <span class="c1"># and determine what registers need to be added to self</span>
        <span class="n">proxy_map</span> <span class="o">=</span> <span class="p">{</span><span class="n">w</span><span class="p">:</span> <span class="n">QuantumRegister</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s1">&#39;proxy&#39;</span><span class="p">)</span> <span class="k">for</span> <span class="n">w</span> <span class="ow">in</span> <span class="n">wires</span><span class="p">}</span>
        <span class="n">add_qregs</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_check_edgemap_registers</span><span class="p">(</span><span class="n">proxy_map</span><span class="p">,</span>
                                                  <span class="n">input_dag</span><span class="o">.</span><span class="n">qregs</span><span class="p">,</span>
                                                  <span class="p">{},</span> <span class="kc">False</span><span class="p">)</span>
        <span class="k">for</span> <span class="n">qreg</span> <span class="ow">in</span> <span class="n">add_qregs</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">add_qreg</span><span class="p">(</span><span class="n">qreg</span><span class="p">)</span>

        <span class="n">add_cregs</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_check_edgemap_registers</span><span class="p">(</span><span class="n">proxy_map</span><span class="p">,</span>
                                                  <span class="n">input_dag</span><span class="o">.</span><span class="n">cregs</span><span class="p">,</span>
                                                  <span class="p">{},</span> <span class="kc">False</span><span class="p">)</span>
        <span class="k">for</span> <span class="n">creg</span> <span class="ow">in</span> <span class="n">add_cregs</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">add_creg</span><span class="p">(</span><span class="n">creg</span><span class="p">)</span>

        <span class="c1"># Replace the node by iterating through the input_circuit.</span>
        <span class="c1"># Constructing and checking the validity of the wire_map.</span>
        <span class="c1"># If a gate is conditioned, we expect the replacement subcircuit</span>
        <span class="c1"># to depend on those control bits as well.</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">basis</span> <span class="o">=</span> <span class="n">union_basis</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">gates</span> <span class="o">=</span> <span class="n">union_gates</span>

        <span class="k">if</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">!=</span> <span class="s2">&quot;op&quot;</span><span class="p">:</span>
            <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;expected node type </span><span class="se">\&quot;</span><span class="s2">op</span><span class="se">\&quot;</span><span class="s2">, got </span><span class="si">%s</span><span class="s2">&quot;</span>
                                  <span class="o">%</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">])</span>

        <span class="n">condition_bit_list</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_bits_in_condition</span><span class="p">(</span><span class="n">nd</span><span class="p">[</span><span class="s2">&quot;condition&quot;</span><span class="p">])</span>

        <span class="n">wire_map</span> <span class="o">=</span> <span class="p">{</span><span class="n">k</span><span class="p">:</span> <span class="n">v</span> <span class="k">for</span> <span class="n">k</span><span class="p">,</span> <span class="n">v</span> <span class="ow">in</span> <span class="nb">zip</span><span class="p">(</span><span class="n">wires</span><span class="p">,</span>
                                         <span class="p">[</span><span class="n">i</span> <span class="k">for</span> <span class="n">s</span> <span class="ow">in</span> <span class="p">[</span><span class="n">nd</span><span class="p">[</span><span class="s2">&quot;qargs&quot;</span><span class="p">],</span>
                                                      <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;cargs&quot;</span><span class="p">],</span>
                                                      <span class="n">condition_bit_list</span><span class="p">]</span>
                                          <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="n">s</span><span class="p">])}</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">_check_wiremap_validity</span><span class="p">(</span><span class="n">wire_map</span><span class="p">,</span> <span class="n">wires</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">input_map</span><span class="p">)</span>
        <span class="n">pred_map</span><span class="p">,</span> <span class="n">succ_map</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_make_pred_succ_maps</span><span class="p">(</span><span class="n">node</span><span class="p">)</span>
        <span class="n">full_pred_map</span><span class="p">,</span> <span class="n">full_succ_map</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_full_pred_succ_maps</span><span class="p">(</span><span class="n">pred_map</span><span class="p">,</span> <span class="n">succ_map</span><span class="p">,</span>
                                                                 <span class="n">input_dag</span><span class="p">,</span> <span class="n">wire_map</span><span class="p">)</span>
        <span class="c1"># Now that we know the connections, delete node</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">remove_node</span><span class="p">(</span><span class="n">node</span><span class="p">)</span>
        <span class="c1"># Iterate over nodes of input_circuit</span>
        <span class="k">for</span> <span class="n">m</span> <span class="ow">in</span> <span class="n">nx</span><span class="o">.</span><span class="n">topological_sort</span><span class="p">(</span><span class="n">input_dag</span><span class="o">.</span><span class="n">multi_graph</span><span class="p">):</span>
            <span class="n">md</span> <span class="o">=</span> <span class="n">input_dag</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">m</span><span class="p">]</span>
            <span class="k">if</span> <span class="n">md</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;op&quot;</span><span class="p">:</span>
                <span class="c1"># Insert a new node</span>
                <span class="n">condition</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_map_condition</span><span class="p">(</span><span class="n">wire_map</span><span class="p">,</span> <span class="n">md</span><span class="p">[</span><span class="s2">&quot;condition&quot;</span><span class="p">])</span>
                <span class="n">m_qargs</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="nb">map</span><span class="p">(</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">wire_map</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="n">x</span><span class="p">,</span> <span class="n">x</span><span class="p">),</span>
                                   <span class="n">md</span><span class="p">[</span><span class="s2">&quot;qargs&quot;</span><span class="p">]))</span>
                <span class="n">m_cargs</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="nb">map</span><span class="p">(</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="n">wire_map</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="n">x</span><span class="p">,</span> <span class="n">x</span><span class="p">),</span>
                                   <span class="n">md</span><span class="p">[</span><span class="s2">&quot;cargs&quot;</span><span class="p">]))</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">_add_op_node</span><span class="p">(</span><span class="n">md</span><span class="p">[</span><span class="s2">&quot;op&quot;</span><span class="p">],</span> <span class="n">m_qargs</span><span class="p">,</span> <span class="n">m_cargs</span><span class="p">,</span> <span class="n">condition</span><span class="p">)</span>
                <span class="c1"># Add edges from predecessor nodes to new node</span>
                <span class="c1"># and update predecessor nodes that change</span>
                <span class="n">all_cbits</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_bits_in_condition</span><span class="p">(</span><span class="n">condition</span><span class="p">)</span>
                <span class="n">all_cbits</span><span class="o">.</span><span class="n">extend</span><span class="p">(</span><span class="n">m_cargs</span><span class="p">)</span>
                <span class="n">al</span> <span class="o">=</span> <span class="p">[</span><span class="n">m_qargs</span><span class="p">,</span> <span class="n">all_cbits</span><span class="p">]</span>
                <span class="k">for</span> <span class="n">q</span> <span class="ow">in</span> <span class="n">itertools</span><span class="o">.</span><span class="n">chain</span><span class="p">(</span><span class="o">*</span><span class="n">al</span><span class="p">):</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">add_edge</span><span class="p">(</span><span class="n">full_pred_map</span><span class="p">[</span><span class="n">q</span><span class="p">],</span>
                                              <span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span><span class="p">,</span>
                                              <span class="n">name</span><span class="o">=</span><span class="s2">&quot;</span><span class="si">%s</span><span class="s2">[</span><span class="si">%s</span><span class="s2">]&quot;</span> <span class="o">%</span> <span class="p">(</span><span class="n">q</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="n">q</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span>
                                              <span class="n">wire</span><span class="o">=</span><span class="n">q</span><span class="p">)</span>
                    <span class="n">full_pred_map</span><span class="p">[</span><span class="n">q</span><span class="p">]</span> <span class="o">=</span> <span class="n">copy</span><span class="o">.</span><span class="n">copy</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">node_counter</span><span class="p">)</span>
        <span class="c1"># Connect all predecessors and successors, and remove</span>
        <span class="c1"># residual edges between input and output nodes</span>
        <span class="k">for</span> <span class="n">w</span> <span class="ow">in</span> <span class="n">full_pred_map</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">add_edge</span><span class="p">(</span><span class="n">full_pred_map</span><span class="p">[</span><span class="n">w</span><span class="p">],</span>
                                      <span class="n">full_succ_map</span><span class="p">[</span><span class="n">w</span><span class="p">],</span>
                                      <span class="n">name</span><span class="o">=</span><span class="s2">&quot;</span><span class="si">%s</span><span class="s2">[</span><span class="si">%s</span><span class="s2">]&quot;</span> <span class="o">%</span> <span class="p">(</span><span class="n">w</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="n">w</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span>
                                      <span class="n">wire</span><span class="o">=</span><span class="n">w</span><span class="p">)</span>
            <span class="n">o_pred</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">predecessors</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">output_map</span><span class="p">[</span><span class="n">w</span><span class="p">]))</span>
            <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">o_pred</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">:</span>
                <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">o_pred</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">2</span><span class="p">:</span>
                    <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;expected 2 predecessors here&quot;</span><span class="p">)</span>

                <span class="n">p</span> <span class="o">=</span> <span class="p">[</span><span class="n">x</span> <span class="k">for</span> <span class="n">x</span> <span class="ow">in</span> <span class="n">o_pred</span> <span class="k">if</span> <span class="n">x</span> <span class="o">!=</span> <span class="n">full_pred_map</span><span class="p">[</span><span class="n">w</span><span class="p">]]</span>
                <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">p</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">1</span><span class="p">:</span>
                    <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;expected 1 predecessor to pass filter&quot;</span><span class="p">)</span>

                <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">remove_edge</span><span class="p">(</span><span class="n">p</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="bp">self</span><span class="o">.</span><span class="n">output_map</span><span class="p">[</span><span class="n">w</span><span class="p">])</span></div>

<div class="viewcode-block" id="DAGCircuit.get_op_nodes"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit._dagcircuit.html#qiskit.dagcircuit._dagcircuit.DAGCircuit.get_op_nodes">[Doku]</a>    <span class="k">def</span> <span class="nf">get_op_nodes</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">op</span><span class="o">=</span><span class="kc">None</span><span class="p">,</span> <span class="n">data</span><span class="o">=</span><span class="kc">False</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Get the list of &quot;op&quot; nodes in the dag.</span>

<span class="sd">        Args:</span>
<span class="sd">            op (Type): Instruction subclass op nodes to return. if op=None, return</span>
<span class="sd">                all op nodes.</span>
<span class="sd">            data (bool): Default: False. If True, return a list of tuple</span>
<span class="sd">                (node_id, node_data). If False, return a list of int (node_id)</span>

<span class="sd">        Returns:</span>
<span class="sd">            list: the list of node ids containing the given op.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">nodes</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="k">for</span> <span class="n">node_id</span><span class="p">,</span> <span class="n">node_data</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">nodes</span><span class="p">(</span><span class="n">data</span><span class="o">=</span><span class="kc">True</span><span class="p">):</span>
            <span class="k">if</span> <span class="n">node_data</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;op&quot;</span><span class="p">:</span>
                <span class="k">if</span> <span class="n">op</span> <span class="ow">is</span> <span class="kc">None</span> <span class="ow">or</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">node_data</span><span class="p">[</span><span class="s2">&quot;op&quot;</span><span class="p">],</span> <span class="n">op</span><span class="p">):</span>
                    <span class="n">nodes</span><span class="o">.</span><span class="n">append</span><span class="p">((</span><span class="n">node_id</span><span class="p">,</span> <span class="n">node_data</span><span class="p">))</span>
        <span class="k">if</span> <span class="ow">not</span> <span class="n">data</span><span class="p">:</span>
            <span class="n">nodes</span> <span class="o">=</span> <span class="p">[</span><span class="n">n</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="k">for</span> <span class="n">n</span> <span class="ow">in</span> <span class="n">nodes</span><span class="p">]</span>
        <span class="k">return</span> <span class="n">nodes</span></div>

<div class="viewcode-block" id="DAGCircuit.get_gate_nodes"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit._dagcircuit.html#qiskit.dagcircuit._dagcircuit.DAGCircuit.get_gate_nodes">[Doku]</a>    <span class="k">def</span> <span class="nf">get_gate_nodes</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">data</span><span class="o">=</span><span class="kc">False</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Get the list of gate nodes in the dag.</span>

<span class="sd">        Args:</span>
<span class="sd">            data (bool): Default: False. If True, return a list of tuple</span>
<span class="sd">                (node_id, node_data). If False, return a list of int (node_id)</span>

<span class="sd">        Returns:</span>
<span class="sd">            list: the list of node ids that represent gates.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">nodes</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="k">for</span> <span class="n">node_id</span><span class="p">,</span> <span class="n">node_data</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">get_op_nodes</span><span class="p">(</span><span class="n">data</span><span class="o">=</span><span class="kc">True</span><span class="p">):</span>
            <span class="k">if</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">node_data</span><span class="p">[</span><span class="s1">&#39;op&#39;</span><span class="p">],</span> <span class="n">Gate</span><span class="p">):</span>
                <span class="n">nodes</span><span class="o">.</span><span class="n">append</span><span class="p">((</span><span class="n">node_id</span><span class="p">,</span> <span class="n">node_data</span><span class="p">))</span>
        <span class="k">if</span> <span class="ow">not</span> <span class="n">data</span><span class="p">:</span>
            <span class="n">nodes</span> <span class="o">=</span> <span class="p">[</span><span class="n">n</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="k">for</span> <span class="n">n</span> <span class="ow">in</span> <span class="n">nodes</span><span class="p">]</span>
        <span class="k">return</span> <span class="n">nodes</span></div>

<div class="viewcode-block" id="DAGCircuit.get_named_nodes"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit._dagcircuit.html#qiskit.dagcircuit._dagcircuit.DAGCircuit.get_named_nodes">[Doku]</a>    <span class="k">def</span> <span class="nf">get_named_nodes</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">name</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Get the set of &quot;op&quot; node ids with the given name.&quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="n">name</span> <span class="ow">not</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">basis</span><span class="p">:</span>
            <span class="k">raise</span> <span class="n">DAGCircuitError</span><span class="p">(</span><span class="s2">&quot;</span><span class="si">%s</span><span class="s2"> is not in the list of basis operations&quot;</span>
                                  <span class="o">%</span> <span class="n">name</span><span class="p">)</span>

        <span class="c1"># We need to instantiate the full list now because the underlying multi_graph</span>
        <span class="c1"># may change when users iterate over the named nodes.</span>
        <span class="k">return</span> <span class="p">{</span><span class="n">node_id</span> <span class="k">for</span> <span class="n">node_id</span><span class="p">,</span> <span class="n">data</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">nodes</span><span class="p">(</span><span class="n">data</span><span class="o">=</span><span class="kc">True</span><span class="p">)</span>
                <span class="k">if</span> <span class="n">data</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;op&quot;</span> <span class="ow">and</span> <span class="n">data</span><span class="p">[</span><span class="s2">&quot;op&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">name</span> <span class="o">==</span> <span class="n">name</span><span class="p">}</span></div>

<div class="viewcode-block" id="DAGCircuit.get_cnot_nodes"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit._dagcircuit.html#qiskit.dagcircuit._dagcircuit.DAGCircuit.get_cnot_nodes">[Doku]</a>    <span class="k">def</span> <span class="nf">get_cnot_nodes</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Get the set of Cnot.&quot;&quot;&quot;</span>
        <span class="n">cx_names</span> <span class="o">=</span> <span class="p">[</span><span class="s1">&#39;cx&#39;</span><span class="p">,</span> <span class="s1">&#39;CX&#39;</span><span class="p">]</span>
        <span class="n">cxs_nodes</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="k">for</span> <span class="n">cx_name</span> <span class="ow">in</span> <span class="n">cx_names</span><span class="p">:</span>
            <span class="k">if</span> <span class="n">cx_name</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">basis</span><span class="p">:</span>
                <span class="k">for</span> <span class="n">cx_id</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">get_named_nodes</span><span class="p">(</span><span class="n">cx_name</span><span class="p">):</span>
                    <span class="n">cxs_nodes</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">cx_id</span><span class="p">])</span>
        <span class="k">return</span> <span class="n">cxs_nodes</span></div>

<div class="viewcode-block" id="DAGCircuit.successors"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit._dagcircuit.html#qiskit.dagcircuit._dagcircuit.DAGCircuit.successors">[Doku]</a>    <span class="k">def</span> <span class="nf">successors</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">node</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Returns the successors of a node.&quot;&quot;&quot;</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">successors</span><span class="p">(</span><span class="n">node</span><span class="p">)</span></div>

<div class="viewcode-block" id="DAGCircuit.quantum_successors"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit._dagcircuit.html#qiskit.dagcircuit._dagcircuit.DAGCircuit.quantum_successors">[Doku]</a>    <span class="k">def</span> <span class="nf">quantum_successors</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">node</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Returns the successors of a node that are connected by a quantum edge&quot;&quot;&quot;</span>
        <span class="n">successors</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="k">for</span> <span class="n">successor</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">successors</span><span class="p">(</span><span class="n">node</span><span class="p">):</span>
            <span class="k">if</span> <span class="nb">isinstance</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">get_edge_data</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="n">successor</span><span class="p">,</span> <span class="n">key</span><span class="o">=</span><span class="mi">0</span><span class="p">)[</span><span class="s1">&#39;wire&#39;</span><span class="p">][</span><span class="mi">0</span><span class="p">],</span>
                          <span class="n">QuantumRegister</span><span class="p">):</span>
                <span class="n">successors</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">successor</span><span class="p">)</span>
        <span class="k">return</span> <span class="n">successors</span></div>

    <span class="k">def</span> <span class="nf">_remove_op_node</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">n</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Remove an operation node n.</span>

<span class="sd">        Add edges from predecessors to successors.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">pred_map</span><span class="p">,</span> <span class="n">succ_map</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_make_pred_succ_maps</span><span class="p">(</span><span class="n">n</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">remove_node</span><span class="p">(</span><span class="n">n</span><span class="p">)</span>
        <span class="k">for</span> <span class="n">w</span> <span class="ow">in</span> <span class="n">pred_map</span><span class="o">.</span><span class="n">keys</span><span class="p">():</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">add_edge</span><span class="p">(</span><span class="n">pred_map</span><span class="p">[</span><span class="n">w</span><span class="p">],</span> <span class="n">succ_map</span><span class="p">[</span><span class="n">w</span><span class="p">],</span>
                                      <span class="n">name</span><span class="o">=</span><span class="s2">&quot;</span><span class="si">%s</span><span class="s2">[</span><span class="si">%s</span><span class="s2">]&quot;</span> <span class="o">%</span> <span class="p">(</span><span class="n">w</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">.</span><span class="n">name</span><span class="p">,</span> <span class="n">w</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span> <span class="n">wire</span><span class="o">=</span><span class="n">w</span><span class="p">)</span>

<div class="viewcode-block" id="DAGCircuit.remove_ancestors_of"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit._dagcircuit.html#qiskit.dagcircuit._dagcircuit.DAGCircuit.remove_ancestors_of">[Doku]</a>    <span class="k">def</span> <span class="nf">remove_ancestors_of</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">node</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Remove all of the ancestor operation nodes of node.&quot;&quot;&quot;</span>
        <span class="n">anc</span> <span class="o">=</span> <span class="n">nx</span><span class="o">.</span><span class="n">ancestors</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="p">,</span> <span class="n">node</span><span class="p">)</span>
        <span class="c1"># TODO: probably better to do all at once using</span>
        <span class="c1"># multi_graph.remove_nodes_from; same for related functions ...</span>
        <span class="k">for</span> <span class="n">n</span> <span class="ow">in</span> <span class="n">anc</span><span class="p">:</span>
            <span class="n">nd</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">n</span><span class="p">]</span>
            <span class="k">if</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;op&quot;</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">_remove_op_node</span><span class="p">(</span><span class="n">n</span><span class="p">)</span></div>

<div class="viewcode-block" id="DAGCircuit.remove_descendants_of"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit._dagcircuit.html#qiskit.dagcircuit._dagcircuit.DAGCircuit.remove_descendants_of">[Doku]</a>    <span class="k">def</span> <span class="nf">remove_descendants_of</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">node</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Remove all of the descendant operation nodes of node.&quot;&quot;&quot;</span>
        <span class="n">dec</span> <span class="o">=</span> <span class="n">nx</span><span class="o">.</span><span class="n">descendants</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="p">,</span> <span class="n">node</span><span class="p">)</span>
        <span class="k">for</span> <span class="n">n</span> <span class="ow">in</span> <span class="n">dec</span><span class="p">:</span>
            <span class="n">nd</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">n</span><span class="p">]</span>
            <span class="k">if</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;op&quot;</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">_remove_op_node</span><span class="p">(</span><span class="n">n</span><span class="p">)</span></div>

<div class="viewcode-block" id="DAGCircuit.remove_nonancestors_of"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit._dagcircuit.html#qiskit.dagcircuit._dagcircuit.DAGCircuit.remove_nonancestors_of">[Doku]</a>    <span class="k">def</span> <span class="nf">remove_nonancestors_of</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">node</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Remove all of the non-ancestors operation nodes of node.&quot;&quot;&quot;</span>
        <span class="n">anc</span> <span class="o">=</span> <span class="n">nx</span><span class="o">.</span><span class="n">ancestors</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="p">,</span> <span class="n">node</span><span class="p">)</span>
        <span class="n">comp</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="nb">set</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">nodes</span><span class="p">())</span> <span class="o">-</span> <span class="nb">set</span><span class="p">(</span><span class="n">anc</span><span class="p">))</span>
        <span class="k">for</span> <span class="n">n</span> <span class="ow">in</span> <span class="n">comp</span><span class="p">:</span>
            <span class="n">nd</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">n</span><span class="p">]</span>
            <span class="k">if</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;op&quot;</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">_remove_op_node</span><span class="p">(</span><span class="n">n</span><span class="p">)</span></div>

<div class="viewcode-block" id="DAGCircuit.remove_nondescendants_of"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit._dagcircuit.html#qiskit.dagcircuit._dagcircuit.DAGCircuit.remove_nondescendants_of">[Doku]</a>    <span class="k">def</span> <span class="nf">remove_nondescendants_of</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">node</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Remove all of the non-descendants operation nodes of node.&quot;&quot;&quot;</span>
        <span class="n">dec</span> <span class="o">=</span> <span class="n">nx</span><span class="o">.</span><span class="n">descendants</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="p">,</span> <span class="n">node</span><span class="p">)</span>
        <span class="n">comp</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="nb">set</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">nodes</span><span class="p">())</span> <span class="o">-</span> <span class="nb">set</span><span class="p">(</span><span class="n">dec</span><span class="p">))</span>
        <span class="k">for</span> <span class="n">n</span> <span class="ow">in</span> <span class="n">comp</span><span class="p">:</span>
            <span class="n">nd</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">n</span><span class="p">]</span>
            <span class="k">if</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;op&quot;</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">_remove_op_node</span><span class="p">(</span><span class="n">n</span><span class="p">)</span></div>

<div class="viewcode-block" id="DAGCircuit.layers"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit._dagcircuit.html#qiskit.dagcircuit._dagcircuit.DAGCircuit.layers">[Doku]</a>    <span class="k">def</span> <span class="nf">layers</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Yield a shallow view on a layer of this DAGCircuit for all d layers of this circuit.</span>

<span class="sd">        A layer is a circuit whose gates act on disjoint qubits, i.e.</span>
<span class="sd">        a layer has depth 1. The total number of layers equals the</span>
<span class="sd">        circuit depth d. The layers are indexed from 0 to d-1 with the</span>
<span class="sd">        earliest layer at index 0. The layers are constructed using a</span>
<span class="sd">        greedy algorithm. Each returned layer is a dict containing</span>
<span class="sd">        {&quot;graph&quot;: circuit graph, &quot;partition&quot;: list of qubit lists}.</span>

<span class="sd">        TODO: Gates that use the same cbits will end up in different</span>
<span class="sd">        layers as this is currently implemented. This may not be</span>
<span class="sd">        the desired behavior.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">graph_layers</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">multigraph_layers</span><span class="p">()</span>
        <span class="k">try</span><span class="p">:</span>
            <span class="nb">next</span><span class="p">(</span><span class="n">graph_layers</span><span class="p">)</span>  <span class="c1"># Remove input nodes</span>
        <span class="k">except</span> <span class="ne">StopIteration</span><span class="p">:</span>
            <span class="k">return</span>

        <span class="k">def</span> <span class="nf">nodes_data</span><span class="p">(</span><span class="n">nodes</span><span class="p">):</span>
            <span class="sd">&quot;&quot;&quot;Construct full nodes from just node ids.&quot;&quot;&quot;</span>
            <span class="k">return</span> <span class="p">((</span><span class="n">node_id</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">nodes</span><span class="p">[</span><span class="n">node_id</span><span class="p">])</span> <span class="k">for</span> <span class="n">node_id</span> <span class="ow">in</span> <span class="n">nodes</span><span class="p">)</span>

        <span class="k">for</span> <span class="n">graph_layer</span> <span class="ow">in</span> <span class="n">graph_layers</span><span class="p">:</span>
            <span class="c1"># Get the op nodes from the layer, removing any input and output nodes.</span>
            <span class="n">op_nodes</span> <span class="o">=</span> <span class="p">[</span><span class="n">node</span> <span class="k">for</span> <span class="n">node</span> <span class="ow">in</span> <span class="n">nodes_data</span><span class="p">(</span><span class="n">graph_layer</span><span class="p">)</span> <span class="k">if</span> <span class="n">node</span><span class="p">[</span><span class="mi">1</span><span class="p">][</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;op&quot;</span><span class="p">]</span>

            <span class="c1"># Stop yielding once there are no more op_nodes in a layer.</span>
            <span class="k">if</span> <span class="ow">not</span> <span class="n">op_nodes</span><span class="p">:</span>
                <span class="k">return</span>

            <span class="c1"># Construct a shallow copy of self</span>
            <span class="n">new_layer</span> <span class="o">=</span> <span class="n">copy</span><span class="o">.</span><span class="n">copy</span><span class="p">(</span><span class="bp">self</span><span class="p">)</span>
            <span class="n">new_layer</span><span class="o">.</span><span class="n">multi_graph</span> <span class="o">=</span> <span class="n">nx</span><span class="o">.</span><span class="n">MultiDiGraph</span><span class="p">()</span>

            <span class="n">new_layer</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">add_nodes_from</span><span class="p">(</span><span class="n">nodes_data</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">input_map</span><span class="o">.</span><span class="n">values</span><span class="p">()))</span>
            <span class="n">new_layer</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">add_nodes_from</span><span class="p">(</span><span class="n">nodes_data</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">output_map</span><span class="o">.</span><span class="n">values</span><span class="p">()))</span>

            <span class="c1"># The quantum registers that have an operation in this layer.</span>
            <span class="n">support_list</span> <span class="o">=</span> <span class="p">[</span>
                <span class="n">op_node</span><span class="p">[</span><span class="mi">1</span><span class="p">][</span><span class="s2">&quot;qargs&quot;</span><span class="p">]</span>
                <span class="k">for</span> <span class="n">op_node</span> <span class="ow">in</span> <span class="n">op_nodes</span>
                <span class="k">if</span> <span class="n">op_node</span><span class="p">[</span><span class="mi">1</span><span class="p">][</span><span class="s2">&quot;op&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">name</span> <span class="ow">not</span> <span class="ow">in</span> <span class="p">{</span><span class="s2">&quot;barrier&quot;</span><span class="p">,</span> <span class="s2">&quot;snapshot&quot;</span><span class="p">,</span> <span class="s2">&quot;save&quot;</span><span class="p">,</span> <span class="s2">&quot;load&quot;</span><span class="p">,</span> <span class="s2">&quot;noise&quot;</span><span class="p">}</span>
            <span class="p">]</span>
            <span class="n">new_layer</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">add_nodes_from</span><span class="p">(</span><span class="n">op_nodes</span><span class="p">)</span>

            <span class="c1"># Now add the edges to the multi_graph</span>
            <span class="c1"># By default we just wire inputs to the outputs.</span>
            <span class="n">wires</span> <span class="o">=</span> <span class="p">{</span><span class="bp">self</span><span class="o">.</span><span class="n">input_map</span><span class="p">[</span><span class="n">wire</span><span class="p">]:</span> <span class="bp">self</span><span class="o">.</span><span class="n">output_map</span><span class="p">[</span><span class="n">wire</span><span class="p">]</span>
                     <span class="k">for</span> <span class="n">wire</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">wires</span><span class="p">}</span>
            <span class="c1"># Wire inputs to op nodes, and op nodes to outputs.</span>
            <span class="k">for</span> <span class="n">op_node</span> <span class="ow">in</span> <span class="n">op_nodes</span><span class="p">:</span>
                <span class="n">args</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_bits_in_condition</span><span class="p">(</span><span class="n">op_node</span><span class="p">[</span><span class="mi">1</span><span class="p">][</span><span class="s2">&quot;condition&quot;</span><span class="p">])</span> \
                       <span class="o">+</span> <span class="n">op_node</span><span class="p">[</span><span class="mi">1</span><span class="p">][</span><span class="s2">&quot;cargs&quot;</span><span class="p">]</span> <span class="o">+</span> <span class="n">op_node</span><span class="p">[</span><span class="mi">1</span><span class="p">][</span><span class="s2">&quot;qargs&quot;</span><span class="p">]</span>
                <span class="n">arg_ids</span> <span class="o">=</span> <span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">input_map</span><span class="p">[(</span><span class="n">arg</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">arg</span><span class="p">[</span><span class="mi">1</span><span class="p">])]</span> <span class="k">for</span> <span class="n">arg</span> <span class="ow">in</span> <span class="n">args</span><span class="p">)</span>
                <span class="k">for</span> <span class="n">arg_id</span> <span class="ow">in</span> <span class="n">arg_ids</span><span class="p">:</span>
                    <span class="n">wires</span><span class="p">[</span><span class="n">arg_id</span><span class="p">],</span> <span class="n">wires</span><span class="p">[</span><span class="n">op_node</span><span class="p">[</span><span class="mi">0</span><span class="p">]]</span> <span class="o">=</span> <span class="n">op_node</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">wires</span><span class="p">[</span><span class="n">arg_id</span><span class="p">]</span>

            <span class="c1"># Add wiring to/from the operations and between unused inputs &amp; outputs.</span>
            <span class="n">new_layer</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">add_edges_from</span><span class="p">(</span><span class="n">wires</span><span class="o">.</span><span class="n">items</span><span class="p">())</span>
            <span class="k">yield</span> <span class="p">{</span><span class="s2">&quot;graph&quot;</span><span class="p">:</span> <span class="n">new_layer</span><span class="p">,</span> <span class="s2">&quot;partition&quot;</span><span class="p">:</span> <span class="n">support_list</span><span class="p">}</span></div>

<div class="viewcode-block" id="DAGCircuit.serial_layers"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit._dagcircuit.html#qiskit.dagcircuit._dagcircuit.DAGCircuit.serial_layers">[Doku]</a>    <span class="k">def</span> <span class="nf">serial_layers</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Yield a layer for all gates of this circuit.</span>

<span class="sd">        A serial layer is a circuit with one gate. The layers have the</span>
<span class="sd">        same structure as in layers().</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">for</span> <span class="n">n</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">node_nums_in_topological_order</span><span class="p">():</span>
            <span class="n">nxt_nd</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">n</span><span class="p">]</span>
            <span class="k">if</span> <span class="n">nxt_nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;op&quot;</span><span class="p">:</span>
                <span class="n">new_layer</span> <span class="o">=</span> <span class="n">DAGCircuit</span><span class="p">()</span>
                <span class="k">for</span> <span class="n">qreg</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">qregs</span><span class="o">.</span><span class="n">values</span><span class="p">():</span>
                    <span class="n">new_layer</span><span class="o">.</span><span class="n">add_qreg</span><span class="p">(</span><span class="n">qreg</span><span class="p">)</span>
                <span class="k">for</span> <span class="n">creg</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">cregs</span><span class="o">.</span><span class="n">values</span><span class="p">():</span>
                    <span class="n">new_layer</span><span class="o">.</span><span class="n">add_creg</span><span class="p">(</span><span class="n">creg</span><span class="p">)</span>
                <span class="n">new_layer</span><span class="o">.</span><span class="n">basis</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">basis</span><span class="o">.</span><span class="n">copy</span><span class="p">()</span>
                <span class="n">new_layer</span><span class="o">.</span><span class="n">gates</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">gates</span><span class="o">.</span><span class="n">copy</span><span class="p">()</span>
                <span class="c1"># Save the support of the operation we add to the layer</span>
                <span class="n">support_list</span> <span class="o">=</span> <span class="p">[]</span>
                <span class="c1"># Operation data</span>
                <span class="n">op</span> <span class="o">=</span> <span class="n">copy</span><span class="o">.</span><span class="n">copy</span><span class="p">(</span><span class="n">nxt_nd</span><span class="p">[</span><span class="s2">&quot;op&quot;</span><span class="p">])</span>
                <span class="n">qa</span> <span class="o">=</span> <span class="n">copy</span><span class="o">.</span><span class="n">copy</span><span class="p">(</span><span class="n">nxt_nd</span><span class="p">[</span><span class="s2">&quot;qargs&quot;</span><span class="p">])</span>
                <span class="n">ca</span> <span class="o">=</span> <span class="n">copy</span><span class="o">.</span><span class="n">copy</span><span class="p">(</span><span class="n">nxt_nd</span><span class="p">[</span><span class="s2">&quot;cargs&quot;</span><span class="p">])</span>
                <span class="n">co</span> <span class="o">=</span> <span class="n">copy</span><span class="o">.</span><span class="n">copy</span><span class="p">(</span><span class="n">nxt_nd</span><span class="p">[</span><span class="s2">&quot;condition&quot;</span><span class="p">])</span>
                <span class="n">_</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">_bits_in_condition</span><span class="p">(</span><span class="n">co</span><span class="p">)</span>

                <span class="c1"># Add node to new_layer</span>
                <span class="n">new_layer</span><span class="o">.</span><span class="n">apply_operation_back</span><span class="p">(</span><span class="n">op</span><span class="p">,</span> <span class="n">qa</span><span class="p">,</span> <span class="n">ca</span><span class="p">,</span> <span class="n">co</span><span class="p">)</span>
                <span class="c1"># Add operation to partition</span>
                <span class="k">if</span> <span class="n">nxt_nd</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">]</span> <span class="ow">not</span> <span class="ow">in</span> <span class="p">[</span><span class="s2">&quot;barrier&quot;</span><span class="p">,</span>
                                          <span class="s2">&quot;snapshot&quot;</span><span class="p">,</span> <span class="s2">&quot;save&quot;</span><span class="p">,</span> <span class="s2">&quot;load&quot;</span><span class="p">,</span> <span class="s2">&quot;noise&quot;</span><span class="p">]:</span>
                    <span class="n">support_list</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="nb">list</span><span class="p">(</span><span class="n">qa</span><span class="p">))</span>
                <span class="n">l_dict</span> <span class="o">=</span> <span class="p">{</span><span class="s2">&quot;graph&quot;</span><span class="p">:</span> <span class="n">new_layer</span><span class="p">,</span> <span class="s2">&quot;partition&quot;</span><span class="p">:</span> <span class="n">support_list</span><span class="p">}</span>
                <span class="k">yield</span> <span class="n">l_dict</span></div>

<div class="viewcode-block" id="DAGCircuit.multigraph_layers"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit._dagcircuit.html#qiskit.dagcircuit._dagcircuit.DAGCircuit.multigraph_layers">[Doku]</a>    <span class="k">def</span> <span class="nf">multigraph_layers</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Yield layers of the multigraph.&quot;&quot;&quot;</span>
        <span class="n">predecessor_count</span> <span class="o">=</span> <span class="nb">dict</span><span class="p">()</span>  <span class="c1"># Dict[node, predecessors not visited]</span>
        <span class="n">cur_layer</span> <span class="o">=</span> <span class="p">[</span><span class="n">node</span> <span class="k">for</span> <span class="n">node</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">input_map</span><span class="o">.</span><span class="n">values</span><span class="p">()]</span>
        <span class="k">yield</span> <span class="n">cur_layer</span>
        <span class="n">next_layer</span> <span class="o">=</span> <span class="p">[]</span>
        <span class="k">while</span> <span class="n">cur_layer</span><span class="p">:</span>
            <span class="k">for</span> <span class="n">node</span> <span class="ow">in</span> <span class="n">cur_layer</span><span class="p">:</span>
                <span class="c1"># Count multiedges with multiplicity.</span>
                <span class="k">for</span> <span class="n">successor</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">successors</span><span class="p">(</span><span class="n">node</span><span class="p">):</span>
                    <span class="n">multiplicity</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">number_of_edges</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="n">successor</span><span class="p">)</span>
                    <span class="k">if</span> <span class="n">successor</span> <span class="ow">in</span> <span class="n">predecessor_count</span><span class="p">:</span>
                        <span class="n">predecessor_count</span><span class="p">[</span><span class="n">successor</span><span class="p">]</span> <span class="o">-=</span> <span class="n">multiplicity</span>
                    <span class="k">else</span><span class="p">:</span>
                        <span class="n">predecessor_count</span><span class="p">[</span><span class="n">successor</span><span class="p">]</span> <span class="o">=</span> \
                            <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">in_degree</span><span class="p">(</span><span class="n">successor</span><span class="p">)</span> <span class="o">-</span> <span class="n">multiplicity</span>

                    <span class="k">if</span> <span class="n">predecessor_count</span><span class="p">[</span><span class="n">successor</span><span class="p">]</span> <span class="o">==</span> <span class="mi">0</span><span class="p">:</span>
                        <span class="n">next_layer</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">successor</span><span class="p">)</span>
                        <span class="k">del</span> <span class="n">predecessor_count</span><span class="p">[</span><span class="n">successor</span><span class="p">]</span>

            <span class="k">yield</span> <span class="n">next_layer</span>
            <span class="n">cur_layer</span> <span class="o">=</span> <span class="n">next_layer</span>
            <span class="n">next_layer</span> <span class="o">=</span> <span class="p">[]</span></div>

<div class="viewcode-block" id="DAGCircuit.collect_runs"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit._dagcircuit.html#qiskit.dagcircuit._dagcircuit.DAGCircuit.collect_runs">[Doku]</a>    <span class="k">def</span> <span class="nf">collect_runs</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">namelist</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Return a set of runs of &quot;op&quot; nodes with the given names.</span>

<span class="sd">        For example, &quot;... h q[0]; cx q[0],q[1]; cx q[0],q[1]; h q[1]; ..&quot;</span>
<span class="sd">        would produce the tuple of cx nodes as an element of the set returned</span>
<span class="sd">        from a call to collect_runs([&quot;cx&quot;]). If instead the cx nodes were</span>
<span class="sd">        &quot;cx q[0],q[1]; cx q[1],q[0];&quot;, the method would still return the</span>
<span class="sd">        pair in a tuple. The namelist can contain names that are not</span>
<span class="sd">        in the circuit&#39;s basis.</span>

<span class="sd">        Nodes must have only one successor to continue the run.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">group_list</span> <span class="o">=</span> <span class="p">[]</span>

        <span class="c1"># Iterate through the nodes of self in topological order</span>
        <span class="c1"># and form tuples containing sequences of gates</span>
        <span class="c1"># on the same qubit(s).</span>
        <span class="n">tops_node</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">node_nums_in_topological_order</span><span class="p">())</span>
        <span class="n">nodes_seen</span> <span class="o">=</span> <span class="nb">dict</span><span class="p">(</span><span class="nb">zip</span><span class="p">(</span><span class="n">tops_node</span><span class="p">,</span> <span class="p">[</span><span class="kc">False</span><span class="p">]</span> <span class="o">*</span> <span class="nb">len</span><span class="p">(</span><span class="n">tops_node</span><span class="p">)))</span>
        <span class="k">for</span> <span class="n">node</span> <span class="ow">in</span> <span class="n">tops_node</span><span class="p">:</span>
            <span class="n">nd</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">node</span><span class="p">]</span>
            <span class="k">if</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;op&quot;</span> <span class="ow">and</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">]</span> <span class="ow">in</span> <span class="n">namelist</span> \
                    <span class="ow">and</span> <span class="ow">not</span> <span class="n">nodes_seen</span><span class="p">[</span><span class="n">node</span><span class="p">]:</span>
                <span class="n">group</span> <span class="o">=</span> <span class="p">[</span><span class="n">node</span><span class="p">]</span>
                <span class="n">nodes_seen</span><span class="p">[</span><span class="n">node</span><span class="p">]</span> <span class="o">=</span> <span class="kc">True</span>
                <span class="n">s</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">successors</span><span class="p">(</span><span class="n">node</span><span class="p">))</span>
                <span class="k">while</span> <span class="nb">len</span><span class="p">(</span><span class="n">s</span><span class="p">)</span> <span class="o">==</span> <span class="mi">1</span> <span class="ow">and</span> \
                        <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">s</span><span class="p">[</span><span class="mi">0</span><span class="p">]][</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;op&quot;</span> <span class="ow">and</span> \
                        <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">s</span><span class="p">[</span><span class="mi">0</span><span class="p">]][</span><span class="s2">&quot;name&quot;</span><span class="p">]</span> <span class="ow">in</span> <span class="n">namelist</span><span class="p">:</span>
                    <span class="n">group</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">s</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span>
                    <span class="n">nodes_seen</span><span class="p">[</span><span class="n">s</span><span class="p">[</span><span class="mi">0</span><span class="p">]]</span> <span class="o">=</span> <span class="kc">True</span>
                    <span class="n">s</span> <span class="o">=</span> <span class="nb">list</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">successors</span><span class="p">(</span><span class="n">s</span><span class="p">[</span><span class="mi">0</span><span class="p">]))</span>
                <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">group</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">:</span>
                    <span class="n">group_list</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="nb">tuple</span><span class="p">(</span><span class="n">group</span><span class="p">))</span>
        <span class="k">return</span> <span class="nb">set</span><span class="p">(</span><span class="n">group_list</span><span class="p">)</span></div>

<div class="viewcode-block" id="DAGCircuit.count_ops"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit._dagcircuit.html#qiskit.dagcircuit._dagcircuit.DAGCircuit.count_ops">[Doku]</a>    <span class="k">def</span> <span class="nf">count_ops</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Count the occurrences of operation names.</span>

<span class="sd">        Returns a dictionary of counts keyed on the operation name.</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">op_dict</span> <span class="o">=</span> <span class="p">{}</span>
        <span class="k">for</span> <span class="n">node</span> <span class="ow">in</span> <span class="bp">self</span><span class="o">.</span><span class="n">node_nums_in_topological_order</span><span class="p">():</span>
            <span class="n">nd</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">multi_graph</span><span class="o">.</span><span class="n">node</span><span class="p">[</span><span class="n">node</span><span class="p">]</span>
            <span class="n">name</span> <span class="o">=</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;name&quot;</span><span class="p">]</span>
            <span class="k">if</span> <span class="n">nd</span><span class="p">[</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;op&quot;</span><span class="p">:</span>
                <span class="k">if</span> <span class="n">name</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">op_dict</span><span class="p">:</span>
                    <span class="n">op_dict</span><span class="p">[</span><span class="n">name</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span>
                <span class="k">else</span><span class="p">:</span>
                    <span class="n">op_dict</span><span class="p">[</span><span class="n">name</span><span class="p">]</span> <span class="o">+=</span> <span class="mi">1</span>
        <span class="k">return</span> <span class="n">op_dict</span></div>

<div class="viewcode-block" id="DAGCircuit.properties"><a class="viewcode-back" href="../../../_autodoc/qiskit.dagcircuit._dagcircuit.html#qiskit.dagcircuit._dagcircuit.DAGCircuit.properties">[Doku]</a>    <span class="k">def</span> <span class="nf">properties</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;Return a dictionary of circuit properties.&quot;&quot;&quot;</span>
        <span class="n">summary</span> <span class="o">=</span> <span class="p">{</span><span class="s2">&quot;size&quot;</span><span class="p">:</span> <span class="bp">self</span><span class="o">.</span><span class="n">size</span><span class="p">(),</span>
                   <span class="s2">&quot;depth&quot;</span><span class="p">:</span> <span class="bp">self</span><span class="o">.</span><span class="n">depth</span><span class="p">(),</span>
                   <span class="s2">&quot;width&quot;</span><span class="p">:</span> <span class="bp">self</span><span class="o">.</span><span class="n">width</span><span class="p">(),</span>
                   <span class="s2">&quot;bits&quot;</span><span class="p">:</span> <span class="bp">self</span><span class="o">.</span><span class="n">num_cbits</span><span class="p">(),</span>
                   <span class="s2">&quot;factors&quot;</span><span class="p">:</span> <span class="bp">self</span><span class="o">.</span><span class="n">num_tensor_factors</span><span class="p">(),</span>
                   <span class="s2">&quot;operations&quot;</span><span class="p">:</span> <span class="bp">self</span><span class="o">.</span><span class="n">count_ops</span><span class="p">()}</span>
        <span class="k">return</span> <span class="n">summary</span></div></div>
</pre></div>

        </div>

      <div class="clearer"></div>
    </div><div class="pagenation">
        
        </main>
    </div>
  </body>
</html>