\doxysection{DMA\+\_\+\+Type\+Def Struct Reference}
\hypertarget{structDMA__TypeDef}{}\label{structDMA__TypeDef}\index{DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDMA__TypeDef_aacb4a0977d281bc809cb5974e178bc2b}{LISR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDMA__TypeDef_a01a90a5fcd6459e10b81c0ab737dd2e3}{HISR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDMA__TypeDef_a11adb689c874d38b49fa44990323b653}{LIFCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDMA__TypeDef_a1e4f50b935bab2520788ae936f2e55c1}{HIFCR}}
\end{DoxyCompactItemize}


\doxysubsection{Field Documentation}
\Hypertarget{structDMA__TypeDef_a1e4f50b935bab2520788ae936f2e55c1}\label{structDMA__TypeDef_a1e4f50b935bab2520788ae936f2e55c1} 
\index{DMA\_TypeDef@{DMA\_TypeDef}!HIFCR@{HIFCR}}
\index{HIFCR@{HIFCR}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{HIFCR}{HIFCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+HIFCR}

DMA high interrupt flag clear register, Address offset\+: 0x0C \Hypertarget{structDMA__TypeDef_a01a90a5fcd6459e10b81c0ab737dd2e3}\label{structDMA__TypeDef_a01a90a5fcd6459e10b81c0ab737dd2e3} 
\index{DMA\_TypeDef@{DMA\_TypeDef}!HISR@{HISR}}
\index{HISR@{HISR}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{HISR}{HISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+HISR}

DMA high interrupt status register, Address offset\+: 0x04 \Hypertarget{structDMA__TypeDef_a11adb689c874d38b49fa44990323b653}\label{structDMA__TypeDef_a11adb689c874d38b49fa44990323b653} 
\index{DMA\_TypeDef@{DMA\_TypeDef}!LIFCR@{LIFCR}}
\index{LIFCR@{LIFCR}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LIFCR}{LIFCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+LIFCR}

DMA low interrupt flag clear register, Address offset\+: 0x08 \Hypertarget{structDMA__TypeDef_aacb4a0977d281bc809cb5974e178bc2b}\label{structDMA__TypeDef_aacb4a0977d281bc809cb5974e178bc2b} 
\index{DMA\_TypeDef@{DMA\_TypeDef}!LISR@{LISR}}
\index{LISR@{LISR}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LISR}{LISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+LISR}

DMA low interrupt status register, Address offset\+: 0x00 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f411xe_8h}{stm32f411xe.\+h}}\end{DoxyCompactItemize}
