read -sv run_verilog_mid/adder_32b_21_72_35ddf036310a621bca2641012b03ea89.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_21_72_35ddf036310a621bca2641012b03ea89_yosys.v
