
*** Running vivado
    with args -log lab4_soc_processing_system7_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab4_soc_processing_system7_0_1.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source lab4_soc_processing_system7_0_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1319.809 ; gain = 86.000 ; free physical = 2983 ; free virtual = 12507
INFO: [Synth 8-638] synthesizing module 'lab4_soc_processing_system7_0_1' [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_processing_system7_0_1/synth/lab4_soc_processing_system7_0_1.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_processing_system7_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/cad/x_17/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [/cad/x_17/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/cad/x_17/Vivado/2017.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (2#1) [/cad/x_17/Vivado/2017.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/cad/x_17/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'PS7' (3#1) [/cad/x_17/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_processing_system7_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-256] done synthesizing module 'lab4_soc_processing_system7_0_1' (5#1) [/home/hasing/workspace/lab4_1/vivado/lab4_1.srcs/sources_1/bd/lab4_soc/ip/lab4_soc_processing_system7_0_1/synth/lab4_soc_processing_system7_0_1.v:60]
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1361.348 ; gain = 127.539 ; free physical = 3007 ; free virtual = 12531
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1361.348 ; gain = 127.539 ; free physical = 2988 ; free virtual = 12512
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1635.105 ; gain = 1.000 ; free physical = 2377 ; free virtual = 11901
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 1635.105 ; gain = 401.297 ; free physical = 2465 ; free virtual = 11989
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 1635.105 ; gain = 401.297 ; free physical = 2465 ; free virtual = 11989
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 1635.105 ; gain = 401.297 ; free physical = 2462 ; free virtual = 11987
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:48 . Memory (MB): peak = 1635.105 ; gain = 401.297 ; free physical = 2447 ; free virtual = 11972
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:48 . Memory (MB): peak = 1642.113 ; gain = 408.305 ; free physical = 2429 ; free virtual = 11954
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:58 . Memory (MB): peak = 1839.113 ; gain = 605.305 ; free physical = 2552 ; free virtual = 12076
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:59 . Memory (MB): peak = 1859.121 ; gain = 625.312 ; free physical = 2535 ; free virtual = 12060
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:01:00 . Memory (MB): peak = 1867.129 ; gain = 633.320 ; free physical = 3184 ; free virtual = 12709
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:01:01 . Memory (MB): peak = 1867.133 ; gain = 633.324 ; free physical = 3179 ; free virtual = 12705
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:01:01 . Memory (MB): peak = 1867.133 ; gain = 633.324 ; free physical = 3179 ; free virtual = 12705
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:01:01 . Memory (MB): peak = 1867.133 ; gain = 633.324 ; free physical = 3179 ; free virtual = 12705
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:01:01 . Memory (MB): peak = 1867.133 ; gain = 633.324 ; free physical = 3179 ; free virtual = 12705
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:01:01 . Memory (MB): peak = 1867.133 ; gain = 633.324 ; free physical = 3179 ; free virtual = 12705
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:01:01 . Memory (MB): peak = 1867.133 ; gain = 633.324 ; free physical = 3179 ; free virtual = 12705

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |BUFG  |     1|
|3     |LUT1  |   112|
|4     |PS7   |     1|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:01:01 . Memory (MB): peak = 1867.133 ; gain = 633.324 ; free physical = 3179 ; free virtual = 12705
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:01:02 . Memory (MB): peak = 1870.129 ; gain = 662.145 ; free physical = 3372 ; free virtual = 12898
