#########################################
# CLAS12 daq/trigger default config file #
##########################################

##############################
# TI settings (TI master only)
##############################

###################################
# FADC settings (detector-related)
###################################

# Common settings

FADC250_CRATE all
FADC250_SLOT	   all

# compression: 0-no compression, 1-compression, 2-both (verify mode)
FADC250_COMPRESSION  1

FADC250_MODE         1
##FADC250_W_OFFSET  7900
FADC250_W_OFFSET  7650
FADC250_W_WIDTH	   384
FADC250_CRATE end

TDC1190_CRATE all
TDC1190_SLOT all
TDC1190_W_WIDTH   800 
TDC1190_W_OFFSET -8450
TDC1190_CRATE end

TDC1190_CRATE tdcctof1
TDC1190_SLOT all
TDC1190_W_WIDTH   800 
TDC1190_W_OFFSET -8250
TDC1190_CRATE end

TDC1190_CRATE adccnd1
TDC1190_SLOT all
TDC1190_W_WIDTH   800 
TDC1190_W_OFFSET -8200
TDC1190_CRATE end



VSCM_CRATE all
VSCM_SLOT all
##VSCM_TRIG_WINDOW     96      1064        16 
##VSCM_TRIG_WINDOW     96      1032        16 
##VSCM_TRIG_WINDOW     96      968        16 
##VSCM_TRIG_WINDOW     80      976        16 
#VSCM_TRIG_WINDOW     80      980        16
#VSCM_TRIG_WINDOW     80      978        16
#VSCM_TRIG_WINDOW     80      979        16
VSCM_TRIG_WINDOW     64      979        16
VSCM_CRATE end

DCRB_CRATE all
DCRB_SLOT all
##DCRB_W_OFFSET  7900
DCRB_W_OFFSET  7650
DCRB_CRATE end



#does not work yet !!!!!!!
#SSP_CRATE       rich4
#SSP_SLOT        all
#SSP_RICH_W_WIDTH    300
#SSP_RICH_W_OFFSET  7980
#SSP_CRATE end



#######################################################
#
#######################################################

# ECAL settings
#include trigger/EC/ecal_default.cnf

# include trigger/EC/ecal_newgain_prod.cnf

#
# ecal pedestals
#
#lcs changed FADC250_W_WIDTH from 296 to 192 10.9.2018

FADC250_CRATE adcecal1
FADC250_W_OFFSET  7568
FADC250_W_WIDTH 192
FADC250_NSB 12
FADC250_NSA 60
FADC250_TET 60
FADC250_GAIN 0.1

# include trigger/PEDS/hv_on/adcecal1_ped.cnf

FADC250_CRATE adcecal1
FADC250_SLOT 3
FADC250_ALLCH_PED   91.021  131.390   89.710  120.589   89.698  104.034  134.304  106.888  109.146   98.201   87.727   97.932   80.772  126.968  108.546  104.448
FADC250_SLOT 4
FADC250_ALLCH_PED  109.809  108.463  113.294  121.274   90.712  109.185  124.089  110.945  115.183  110.217  109.219   93.042   98.491  121.524   87.592  101.075
FADC250_SLOT 5
FADC250_ALLCH_PED  118.871   77.560   65.133  123.114  119.547   90.146  122.399  100.151   95.757  103.529  134.568  102.873  107.114  109.075  109.362   99.733
FADC250_SLOT 6
FADC250_ALLCH_PED  116.668  103.934  130.150  105.246   96.806  137.186  146.428   94.717  102.513  112.361  140.016  161.363  163.289   95.488  112.105  119.570
FADC250_SLOT 7
FADC250_ALLCH_PED   85.705   63.080  124.337   84.045  108.587  142.009   92.102   90.000   75.095   95.020   85.533   54.317   95.914   89.252   74.531  109.593
FADC250_SLOT 8
FADC250_ALLCH_PED  109.049   76.557  104.379  124.240  112.125  109.320  104.456  104.200   87.952  138.736  117.952  118.077  103.576  116.222   83.952  101.196
FADC250_SLOT 9
FADC250_ALLCH_PED   82.256  101.717  113.933   69.560   66.334   96.755   89.928   63.976   91.543   90.520  118.507   79.654  116.901   63.754   88.663  140.946
FADC250_SLOT 10
FADC250_ALLCH_PED   99.308   99.170  123.673  113.225  100.674  116.875  116.890  112.474   99.165  106.910  119.008  112.644  122.922  127.507  117.724  115.597
FADC250_SLOT 13
FADC250_ALLCH_PED   96.256  117.887  132.053   96.137   85.367  108.727  119.030  135.942  148.260  107.713   83.902  119.213  159.221   89.368  114.566  153.499
FADC250_SLOT 14
FADC250_ALLCH_PED   49.114   77.903   89.961   89.364  106.951   89.749   71.441  104.230  122.387  116.620   73.311   97.100   49.432   76.783  101.322  100.928
FADC250_SLOT 15
FADC250_ALLCH_PED   94.311  113.804   98.315   99.523   71.157  134.926   74.087   97.448   73.040   92.100  102.077   89.846   67.893   88.415  106.358  106.060
FADC250_SLOT 16
FADC250_ALLCH_PED  139.082   88.918   94.511   59.632  105.601  115.899  111.956  113.870   71.112  117.205  107.954   80.549  104.349   94.518  111.584   84.862
FADC250_SLOT 17
FADC250_ALLCH_PED   88.373  105.690  104.645  104.232  119.312  103.313  112.411   94.698   93.139  102.545  156.540  101.833  142.336  105.809  108.252  116.182
FADC250_SLOT 18
FADC250_ALLCH_PED  101.194  103.317  108.270  109.798   88.015   93.651   94.886  119.167   87.469   86.977  100.479   86.603  199.976  214.076  191.994  180.868
FADC250_CRATE end
FADC250_CRATE end

FADC250_CRATE adcecal2
FADC250_W_OFFSET  7568
FADC250_W_WIDTH 192
FADC250_NSB 12
FADC250_NSA 60
FADC250_TET 60
FADC250_GAIN 0.1

# include trigger/PEDS/hv_on/adcecal2_ped.cnf

FADC250_CRATE adcecal2
FADC250_SLOT 3
FADC250_ALLCH_PED  115.754  107.363   94.902  121.745   82.771  142.415  160.003  102.342  130.164  121.025  148.925  155.099  138.752  118.568  151.700  108.946
FADC250_SLOT 4
FADC250_ALLCH_PED   73.075   79.247   79.134   76.042  137.841   85.142  131.372   82.257   82.146  117.659   96.139   65.465   72.211   89.585  109.535   97.272
FADC250_SLOT 5
FADC250_ALLCH_PED   68.939   76.922  119.423   58.804   67.414   95.396   92.810   89.474  128.721   77.048  110.895  112.102   93.884   77.002   97.441  122.815
FADC250_SLOT 6
FADC250_ALLCH_PED  104.237   81.231   97.049   41.274   81.971  118.754  105.457  114.776  115.273  131.471  101.866   92.596   95.936  137.075  145.504   81.249
FADC250_SLOT 7
FADC250_ALLCH_PED  133.122  143.751  119.954   70.438  110.934  104.049  134.154  128.132  130.422  135.570  151.045  112.902  152.775  119.143  101.601  138.179
FADC250_SLOT 8
FADC250_ALLCH_PED  147.049  115.149  113.072  118.123  145.905  129.168  137.802  111.705  109.112  112.476  121.261  149.496  118.746  136.490  136.468   83.949
FADC250_SLOT 9
FADC250_ALLCH_PED   94.190   93.058  108.954   84.835   85.756   93.915  109.184  110.345   93.707  106.078  100.013   71.048   91.048   79.838  134.345  119.566
FADC250_SLOT 10
FADC250_ALLCH_PED   60.808   76.287  107.278   97.860   88.112   98.296   76.630   86.732   90.437   98.069   98.017   92.036   96.480  104.384   91.099   70.454
FADC250_SLOT 13
FADC250_ALLCH_PED  105.582  106.386  130.198   59.731   96.669   94.720  114.096  103.608   63.479  113.092  141.028  112.606   73.114  141.083   61.188   53.180
FADC250_SLOT 14
FADC250_ALLCH_PED   86.560  101.480   91.310  101.042   60.036   99.778   86.265   77.754   96.939   88.926  107.363   80.501   71.965   83.725   64.001   59.194
FADC250_SLOT 15
FADC250_ALLCH_PED  139.043  124.438   98.637   74.826  113.079  129.972  122.804  133.591  130.044  122.947  148.525   94.587  117.858  119.096  123.816  100.506
FADC250_SLOT 16
FADC250_ALLCH_PED   71.829  123.150  123.629  110.060   94.900  112.193   85.630   66.152  110.399  105.783  121.782   72.499   85.633   67.291   49.960  113.475
FADC250_SLOT 17
FADC250_ALLCH_PED  110.074   61.912  107.034   95.976   81.867  138.711  147.545  126.562  113.312   97.533  120.198  135.623  102.580   82.943  115.109   88.743
FADC250_SLOT 18
FADC250_ALLCH_PED  128.100   68.618   96.707   79.798  133.351  114.998  109.753  102.152  105.243  129.496   75.320   82.171  227.284  173.500  179.604  158.577
FADC250_SLOT 19
FADC250_ALLCH_PED  224.593  191.155  213.887  221.035  181.120  214.765  204.722  198.784  207.932  198.256  198.137  179.065  240.818  205.469  195.480  186.513
FADC250_SLOT 20
FADC250_ALLCH_PED  157.149  134.324  182.630  176.010  195.312  184.930  207.907  188.591  178.805  208.928  174.324  172.777  175.990  174.045  199.844  177.802
FADC250_CRATE end
FADC250_CRATE end

FADC250_CRATE adcecal3
FADC250_W_OFFSET  7568
FADC250_W_WIDTH 192
FADC250_NSB 12
FADC250_NSA 60
FADC250_TET 60
FADC250_GAIN 0.1
FADC250_SLOT 13
FADC250_TRG_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_ALLCH_GAIN 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1

# include trigger/PEDS/hv_on/adcecal3_ped.cnf

FADC250_CRATE adcecal3
FADC250_SLOT 3
FADC250_ALLCH_PED  112.783  113.219   81.469   54.914  106.958  100.096  103.188   98.696   86.037  115.591   72.036  121.713  117.371  110.394   91.236   80.242
FADC250_SLOT 4
FADC250_ALLCH_PED  102.593  100.770   88.024  107.040  107.005   94.376  105.939  108.271  138.848  119.995   86.303  132.040  114.144  119.217   76.537  104.759
FADC250_SLOT 5
FADC250_ALLCH_PED  135.037  138.905  112.054  132.492  162.800  143.704  151.192  142.664  112.154  160.676  118.056  119.446  114.448  148.618  138.520  127.612
FADC250_SLOT 6
FADC250_ALLCH_PED  127.750  106.112  116.638  149.805  101.534  122.298  148.179  111.902  109.842  103.212  121.142  120.370  105.901  108.198  105.463  148.672
FADC250_SLOT 7
FADC250_ALLCH_PED   95.327   86.660   85.079   69.046  115.327   84.540   73.229   77.847   61.077  102.536   84.861   92.920   66.785  109.733   98.969   78.215
FADC250_SLOT 8
FADC250_ALLCH_PED  130.547   93.713  120.844  101.132  118.492  107.413  122.779  145.279  116.926  128.182  104.999  104.000  126.028  116.060   63.271  102.389
FADC250_SLOT 9
FADC250_ALLCH_PED  114.487  121.352   85.124  126.518  116.128   95.134  109.462  105.680   84.538  105.392  103.935  126.470  106.570  132.205   79.837  105.381
FADC250_SLOT 10
FADC250_ALLCH_PED  126.553  146.045  121.225  122.728  123.853  124.523  113.505  129.237  113.032  135.600  164.831  128.201  148.177  132.148  153.550  115.532
FADC250_SLOT 13
FADC250_ALLCH_PED  123.768  112.074  126.064  121.277  123.446  122.319  116.866  140.363  137.480  131.135  103.311  125.122  121.801  145.505  136.414  100.648
FADC250_SLOT 14
FADC250_ALLCH_PED  125.331  117.134  142.295  101.638  104.175   94.702  132.817   87.066  151.574   91.805  114.618  128.867  121.380  107.830  121.418  105.221
FADC250_SLOT 15
FADC250_ALLCH_PED   99.357   85.540   98.009   55.879  106.817   79.313  106.513   92.035   85.271   95.475   98.140  120.589   90.550  103.204  106.640  107.554
FADC250_SLOT 16
FADC250_ALLCH_PED   93.445   82.065   98.347   82.426  133.762  112.785   85.822   94.475   97.354   85.201  116.975   88.031  119.437   95.137   80.783  115.311
FADC250_SLOT 17
FADC250_ALLCH_PED  113.574  105.882  121.855  108.740  129.714  126.340  142.866  113.021  112.277  121.523  104.524  116.480  120.866  122.927  124.762  106.582
FADC250_SLOT 18
FADC250_ALLCH_PED  146.552  138.443  130.150   95.582  121.089   93.325  115.716  108.873  120.435   97.307  102.398   92.191  226.133  184.807  198.523  233.101
FADC250_SLOT 19
FADC250_ALLCH_PED  219.437  244.345  235.926  217.914  205.104  206.274  215.375  221.358  220.115  229.179  190.045  222.470  217.860  172.260  186.704  203.861
FADC250_SLOT 20
FADC250_ALLCH_PED  169.368  188.269  200.641  199.043  216.376  202.881  192.217  221.573  202.388  175.663  230.046  205.530  195.629  193.406  161.996  223.372
FADC250_CRATE end
FADC250_CRATE end

FADC250_CRATE adcecal4
FADC250_W_OFFSET  7568
FADC250_W_WIDTH 192
FADC250_NSB 12
FADC250_NSA 60
FADC250_TET 60
FADC250_GAIN 0.1
FADC250_SLOT 17
FADC250_TRG_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_ALLCH_GAIN 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1

# include trigger/PEDS/hv_on/adcecal4_ped.cnf

FADC250_CRATE adcecal4
FADC250_SLOT 3
FADC250_ALLCH_PED  114.392   88.458   63.168   75.432  100.171  121.105   96.121   72.428   90.130  117.145  115.611  121.622  103.570   93.453   84.026   79.173
FADC250_SLOT 4
FADC250_ALLCH_PED   95.986   65.889   59.653  119.106   88.970  102.840  119.739  111.850  103.700  133.547   75.449  133.634  106.369  135.580   72.953  127.097
FADC250_SLOT 5
FADC250_ALLCH_PED  139.868  107.375  115.304   89.909  147.375  121.204  107.888  124.122  114.237  147.825  125.220  107.039  123.914  104.487  102.468  114.097
FADC250_SLOT 6
FADC250_ALLCH_PED  122.354  105.045  126.549  115.362  130.234  142.347  125.829  132.068   76.868  107.473  105.465  101.282   98.831  111.004  139.771  131.535
FADC250_SLOT 7
FADC250_ALLCH_PED  103.920   49.532  131.274   95.258  105.829  130.732  138.507  136.578  120.165  114.325  114.677  105.668  134.484   95.976  128.633   88.875
FADC250_SLOT 8
FADC250_ALLCH_PED   96.056   80.471  115.543   57.487   81.173   82.110   84.016  135.762   63.194   96.185   62.150   99.134   64.806  100.735   80.720  103.386
FADC250_SLOT 9
FADC250_ALLCH_PED  117.286  103.393   91.590  103.216  137.633  125.216   97.282  110.583  109.462  146.048   67.323   55.376  122.993  107.004  115.932  113.581
FADC250_SLOT 10
FADC250_ALLCH_PED   96.241   58.172   98.594  114.280  103.256  103.500  122.346   91.035   87.898   96.291  118.656  128.619  105.550  144.296   97.088  110.379
FADC250_SLOT 13
FADC250_ALLCH_PED   86.811   93.414  125.853   84.713  132.556  118.157  109.422  133.802   77.724  119.593   77.259  118.758  112.977  118.253  114.819  101.633
FADC250_SLOT 14
FADC250_ALLCH_PED  111.455  108.290  134.259   91.370  111.819   97.302  101.848  102.988   73.196  122.176  113.912   65.109  138.267  137.021  100.091  126.788
FADC250_SLOT 15
FADC250_ALLCH_PED  145.381  101.951  100.451  114.027   90.569  127.407   94.490   96.791   94.423  112.601   97.743   75.257  160.454  132.662  135.246  140.116
FADC250_SLOT 16
FADC250_ALLCH_PED  126.282  109.635  115.591   91.695   84.360  141.676  108.729   95.138  139.113  137.207  109.416  125.125  114.249   92.118  115.213  118.726
FADC250_SLOT 17
FADC250_ALLCH_PED  116.749  100.503   55.307   60.541   81.194   93.447  105.736   82.312   76.985  111.338   98.679   66.196  118.059  111.052  103.278   79.494
FADC250_SLOT 18
FADC250_ALLCH_PED   67.690  111.956   65.468  101.637   92.442   80.844   76.444   75.536  109.009   86.986  115.329   83.297  199.292  210.062  146.325  174.065
FADC250_SLOT 19
FADC250_ALLCH_PED 1736.260  164.744 1438.089  218.671 2336.604  184.445  212.617  215.143  203.568  206.136  217.644  201.798  210.913  191.510  201.150 1099.118
FADC250_CRATE end
FADC250_CRATE end

FADC250_CRATE adcecal5
FADC250_W_OFFSET  7568
FADC250_W_WIDTH 192
FADC250_NSB 12
FADC250_NSA 60
FADC250_TET 30
FADC250_GAIN 0.2
FADC250_SLOT 3
FADC250_TRG_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_ALLCH_GAIN 0.2 0.2 0.2 0.2 0.2 0.2 0.2 0.2 0.2 0.2 0.2 0.2 0.2 0.2 0.2 0.2

# include trigger/PEDS/hv_on/adcecal5_ped.cnf

FADC250_CRATE adcecal5
FADC250_SLOT 3
FADC250_ALLCH_PED  126.807  100.631  104.942  109.511  115.571   85.992  119.509   96.131  156.015  130.446   89.532   77.924  124.701  113.441   98.295  100.523
FADC250_SLOT 4
FADC250_ALLCH_PED  151.216  123.115  112.902   96.281  111.551  104.749  116.531   96.051  102.833  131.146  124.834  113.311  123.077  101.029  152.685  135.249
FADC250_SLOT 5
FADC250_ALLCH_PED  127.763  130.893   80.401  113.124  103.379   96.409  138.973  132.661  146.540  135.799  100.801  132.116  127.829  104.137  116.032  133.758
FADC250_SLOT 6
FADC250_ALLCH_PED   99.654  102.023  115.738  107.342  100.338   96.605  150.627  114.418  108.664   99.512  114.535   93.051   98.700   81.572  101.210   84.160
FADC250_SLOT 7
FADC250_ALLCH_PED  121.501  119.732  113.306  100.978   93.914  144.810  129.100   83.801  124.603  112.097  108.750  124.278  125.234   71.477  111.704   77.565
FADC250_SLOT 8
FADC250_ALLCH_PED  142.198  125.906  131.313  118.339  154.427  118.247  130.078  124.782  120.526  146.980  158.625  109.248   95.774  123.603  113.481  126.649
FADC250_SLOT 9
FADC250_ALLCH_PED  110.466   79.310   76.489   53.075   82.669   86.197   88.166   50.701  101.698  110.394   90.003  119.325  138.308   95.376   67.754  104.508
FADC250_SLOT 10
FADC250_ALLCH_PED  141.591  132.817  141.106  132.528  129.111   84.913  142.788  125.698  101.792  128.590  128.015  123.964  102.429  125.344   98.150  129.262
FADC250_SLOT 13
FADC250_ALLCH_PED  130.877   96.370  113.798  121.264   90.648  130.724  135.405   94.470  101.375  123.357  110.116  118.061   89.067  110.173   94.289  109.507
FADC250_SLOT 14
FADC250_ALLCH_PED   83.527  116.508  136.453  114.779  100.271  141.628  131.181  136.123  116.856  122.948  115.898   88.667  132.403   74.718   98.345   93.216
FADC250_SLOT 15
FADC250_ALLCH_PED  155.662  113.656  131.216  111.659   97.042  121.977  119.522   80.273  128.714  114.027  148.334  112.119   96.328   97.243  124.393   85.275
FADC250_SLOT 16
FADC250_ALLCH_PED  102.801  137.862  140.418   83.692   82.405  101.338  126.565   92.068  117.057  121.996  132.975   97.983  103.171  117.117  123.889   87.388
FADC250_SLOT 17
FADC250_ALLCH_PED  116.961   99.473  113.588  118.361   71.618  128.232  131.274  141.112  108.875  133.249  123.172  104.955  140.513  146.072  103.109  146.529
FADC250_SLOT 18
FADC250_ALLCH_PED  114.740  111.748  110.512  134.110  138.381  117.872  125.336   79.412  108.434  151.296  115.456  120.540  204.067  238.976  196.903  189.889
FADC250_SLOT 19
FADC250_ALLCH_PED  206.186  239.171  215.967  183.424  202.146  235.591  170.394  229.753  205.567  194.906  160.030  197.169  222.808  205.300  212.668  194.383
FADC250_SLOT 20
FADC250_ALLCH_PED  190.768  206.205  163.270  197.062  202.817  224.099  163.466  225.422  183.218  205.379  183.252  167.278  196.725  179.241  182.670  195.319
FADC250_CRATE end
FADC250_CRATE end

FADC250_CRATE adcecal6
FADC250_W_OFFSET  7568
FADC250_W_WIDTH 192
FADC250_NSB 12
FADC250_NSA 60
FADC250_TET 60
FADC250_GAIN 0.1

# include trigger/PEDS/hv_on/adcecal6_ped.cnf

FADC250_CRATE adcecal6
FADC250_SLOT 3
FADC250_ALLCH_PED  110.428  130.082  117.215  137.111  128.216  195.520  139.937  110.994   83.067  123.441  131.762  129.418  158.598  135.553  146.437  167.140
FADC250_SLOT 4
FADC250_ALLCH_PED  148.321  148.804  105.401  122.827  139.915   99.143  101.980  122.569  135.637  113.943  124.077  132.540  123.123  126.866  105.338  116.040
FADC250_SLOT 5
FADC250_ALLCH_PED  114.646  118.550  102.829  122.200  157.232  108.801  138.944   69.357  133.878  119.449  100.708  106.361  125.745  135.300  121.028  127.926
FADC250_SLOT 6
FADC250_ALLCH_PED  101.530   58.097   71.370  115.057   92.960  118.624  109.402  110.495  114.034   84.832   68.583   79.422   98.446   98.890   98.416   93.805
FADC250_SLOT 7
FADC250_ALLCH_PED   87.133  116.866   71.365   92.689   84.475  121.942  102.985   68.562  118.265  148.755   89.377   88.196   88.163  121.385   79.562  100.647
FADC250_SLOT 8
FADC250_ALLCH_PED  118.732   90.532  131.563   85.146  106.932  107.137  112.154   99.264  155.894   98.026  101.236  128.052  119.308   94.626  140.244   90.038
FADC250_SLOT 9
FADC250_ALLCH_PED   90.090   99.325   98.615   94.759  134.278   74.535  122.943   94.803  114.115  116.885   98.373  107.090  102.330   72.332   96.643  114.436
FADC250_SLOT 10
FADC250_ALLCH_PED  131.336  123.029  134.404   71.533  131.253  136.019  106.097  151.051  113.538  139.622  136.276  155.023  109.508  139.256  118.563  118.479
FADC250_SLOT 13
FADC250_ALLCH_PED  109.704  111.214  145.142  128.895   96.926  146.165  139.129   77.934  108.504  110.479  133.070   66.787  123.931  120.013  103.627  106.459
FADC250_SLOT 14
FADC250_ALLCH_PED  130.228  102.557  118.228  102.986  102.016  107.604  126.080  101.425  120.378   80.706  122.088   85.518  139.311  110.192  105.931   89.754
FADC250_SLOT 15
FADC250_ALLCH_PED  100.805   83.283  119.549   75.470   90.751   84.509  113.874  130.221  117.117  100.751   92.565   80.054  122.232   77.406  123.779   96.390
FADC250_SLOT 16
FADC250_ALLCH_PED  140.390  103.935  109.134   99.515   89.712  155.512  135.135   84.430  136.331  135.070  106.184  118.015  135.022   88.911  113.457  138.345
FADC250_SLOT 17
FADC250_ALLCH_PED  113.229  114.485  150.337  125.288  125.762  109.068  144.304  101.231   83.891  111.487  119.289   91.991  105.402  101.073  115.803  138.343
FADC250_SLOT 18
FADC250_ALLCH_PED  126.842  135.523  125.657   83.252   93.826  123.860  100.638   98.877   99.659   86.843  106.174   93.279  193.282  201.255  181.601  207.993
FADC250_SLOT 19
FADC250_ALLCH_PED  170.376  148.004  186.373  146.048  147.571  184.525  167.233  229.191  147.465  165.987  163.713  204.323  182.835  166.438  169.838  207.781
FADC250_SLOT 20
FADC250_ALLCH_PED  200.995  179.760  208.112  204.139  168.830  226.161  215.790  225.108  224.218  238.023  204.778  224.519  195.134  177.471  191.398  191.454
FADC250_CRATE end
FADC250_CRATE end


# include trigger/EC/ecal_ltcc_tet.cnf

#lcs changed FADC250_W_WIDTH from 400 to 192 10.9.2018
FADC250_CRATE adcecal5
FADC250_SLOT 18
FADC250_W_WIDTH  192
FADC250_CH_TET 12 50
FADC250_CH_TET 13 50
FADC250_CH_TET 14 60
FADC250_CH_TET 15 50
FADC250_SLOT 19
FADC250_W_WIDTH  192
FADC250_TET 60
FADC250_SLOT 20
FADC250_W_WIDTH  192
FADC250_TET 60
FADC250_CRATE end

#
# helicity info is here !!!!!!!!!!!
#
FADC250_CRATE adcecal4
FADC250_SLOT 19
FADC250_COMPRESSION  0
FADC250_W_WIDTH   64
FADC250_TET 1
##FADC250_ALLCH_PED 208. 227. 162. 180. 190. 194. 205. 200. 202. 160. 158. 194. 186. 160. 190. 219.
FADC250_ALLCH_PED  186. 161. 188. 217. 179. 183. 210. 214. 201. 204. 214. 199. 208. 188. 197. 196.
FADC250_ADC_MASK  1  0  1  0  1  0  0  0  0  0  0  0  0  0  0  0
FADC250_CRATE end


# include trigger/EC/tdcecal.cnf

#
# include it with following:
#   include trigger/EC/tdcecal.cnf
#

TDC1190_CRATE tdcecal1
TDC1190_SLOT all
TDC1190_W_WIDTH   500 
TDC1190_W_OFFSET -8050
TDC1190_CRATE end

TDC1190_CRATE tdcecal2
TDC1190_SLOT all
TDC1190_W_WIDTH   500 
TDC1190_W_OFFSET -8050
TDC1190_CRATE end

TDC1190_CRATE tdcecal3
TDC1190_SLOT all
TDC1190_W_WIDTH   500 
TDC1190_W_OFFSET -8050
TDC1190_CRATE end

TDC1190_CRATE tdcecal4
TDC1190_SLOT all
TDC1190_W_WIDTH   500 
TDC1190_W_OFFSET -8050
TDC1190_CRATE end

TDC1190_CRATE tdcecal5
TDC1190_SLOT all
TDC1190_W_WIDTH   500 
TDC1190_W_OFFSET -8050
TDC1190_CRATE end

TDC1190_CRATE tdcecal6
TDC1190_SLOT all
TDC1190_W_WIDTH   500 
TDC1190_W_OFFSET -8050
TDC1190_CRATE end

#
# RF signals
#
TDC1190_CRATE tdcecal4
TDC1190_SLOT 20
TDC1190_W_WIDTH   2500 
TDC1190_W_OFFSET -8050
TDC1190_CRATE end

# PCAL settings
#include trigger/EC/pcal_default.cnf

# include trigger/EC/pcal_newgain_prod.cnf

#
# PCAL pedestals
# 
#lcs changed FADC250_W_WIDTH from 296 to 192 10.9.2018
#lcs changed TET to 45 and GAIN to 0.083 for adcpcal1 10.18.2018

FADC250_CRATE adcpcal1
FADC250_W_OFFSET  7568
FADC250_W_WIDTH 256
FADC250_NSB 12
FADC250_NSA 156
FADC250_TET 45
FADC250_GAIN 0.083

# include trigger/PEDS/hv_on/adcpcal1_ped.cnf

FADC250_CRATE adcpcal1
FADC250_SLOT 3
FADC250_ALLCH_PED  126.501  144.200  121.493  105.821  109.449  111.171  133.863  178.895  162.565  119.336  140.412  119.103  127.848  145.249  102.347  113.308
FADC250_SLOT 4
FADC250_ALLCH_PED  115.602  109.372   88.983  107.206  161.564  126.109  101.806  122.525   86.156   97.554  127.262   90.912   89.581   97.323  101.588   86.876
FADC250_SLOT 5
FADC250_ALLCH_PED  135.225  101.523  101.315  123.024   88.318  117.022  135.623  136.391  116.923   97.781  126.359   86.260   92.165   95.854  110.206  110.508
FADC250_SLOT 6
FADC250_ALLCH_PED   73.355   90.811  147.726   88.819  108.473  100.135  101.558  117.308  122.617   84.424   86.166   80.197   70.342   84.015   65.471  129.946
FADC250_SLOT 7
FADC250_ALLCH_PED  110.656  107.754  116.003  112.498  111.448  134.467  103.429  150.708  117.267   97.696  106.195   79.695  130.728   91.317  105.438  103.323
FADC250_SLOT 8
FADC250_ALLCH_PED  105.452   99.042  150.881  100.396  117.202  108.739  113.555  133.678  118.774  126.556  143.051  123.275  100.883  112.135  137.829  108.551
FADC250_SLOT 9
FADC250_ALLCH_PED   60.719   59.347   94.178  105.722  110.169   92.235   56.603   66.511  108.402  112.242  110.175  109.368   88.768  101.512   93.958   45.966
FADC250_SLOT 10
FADC250_ALLCH_PED  108.433   77.246  103.840  123.863   67.139  117.341  119.282  128.259   87.147  122.910  125.865   94.702  117.085  136.322  123.092  112.509
FADC250_SLOT 13
FADC250_ALLCH_PED   67.615   72.248   42.349   59.520  106.888   92.244   94.121   97.416   90.047   84.546   98.874   92.505   71.230   90.504   87.548   91.298
FADC250_SLOT 14
FADC250_ALLCH_PED  160.039  123.636  134.032  105.407  133.189  112.296  115.449  120.987  135.868  135.672  136.746  107.918   88.660  107.894  116.154   99.017
FADC250_SLOT 15
FADC250_ALLCH_PED  140.826  104.654   98.040   85.493  115.466  111.432  128.498  124.806  108.982  115.316  125.140  102.205  145.862  119.845  119.583  122.409
FADC250_SLOT 16
FADC250_ALLCH_PED  128.775  149.189  123.600   72.179  120.734  120.882   96.267  143.208   99.396  140.468   90.043   75.391  110.660   97.944   88.723  136.301
FADC250_CRATE end
FADC250_CRATE end

FADC250_CRATE adcpcal2
FADC250_W_OFFSET  7568
FADC250_W_WIDTH 256
FADC250_NSB 12
FADC250_NSA 156
FADC250_TET 60
FADC250_GAIN 0.0667

# include trigger/PEDS/hv_on/adcpcal2_ped.cnf

FADC250_CRATE adcpcal2
FADC250_SLOT 3
FADC250_ALLCH_PED   56.904   61.773   73.008   96.197   75.568   89.220   84.835   88.566  102.948   84.401  124.044   75.526  123.041   75.662  104.470  140.939
FADC250_SLOT 4
FADC250_ALLCH_PED  117.729  102.583  130.780   92.350  107.256  104.439  130.889   83.602  115.152  136.931  120.406  125.637  121.048  124.488  135.874  102.930
FADC250_SLOT 5
FADC250_ALLCH_PED   86.554   94.710  105.930   65.987  114.749   91.281  125.543  112.724   80.959   80.788  114.599   81.973   91.139   84.121   71.888  122.812
FADC250_SLOT 6
FADC250_ALLCH_PED  116.398   89.448   91.004   90.796   89.417  127.629   78.503  144.490  102.976  124.104  127.125   93.951   88.536   69.962   96.709   92.508
FADC250_SLOT 7
FADC250_ALLCH_PED  120.773   87.263   85.817  108.550   62.811   80.359   81.440  124.134   67.215   70.034   92.695   73.929   92.716   74.109   86.872  104.651
FADC250_SLOT 8
FADC250_ALLCH_PED  112.688  139.591   94.346  115.507  105.872  137.080  120.147  132.756  116.887   97.170  118.824  142.166  109.266  118.331  128.681  160.391
FADC250_SLOT 9
FADC250_ALLCH_PED  132.822   70.088  101.943  124.298  106.229  125.002  150.020   91.904  102.998  103.597   79.942  119.340  111.545  127.345  156.154  110.198
FADC250_SLOT 10
FADC250_ALLCH_PED  138.758  126.438  115.479  115.449  137.446  162.453  122.070   65.110  110.729  106.399  133.835  108.347  152.749  113.775   97.469  119.883
FADC250_SLOT 13
FADC250_ALLCH_PED  122.137  113.893  118.785  135.628  121.332  129.458   98.593   97.138  123.724  104.802  135.588  104.498  110.464  124.686  123.065  122.797
FADC250_SLOT 14
FADC250_ALLCH_PED  125.408  113.116   84.018   87.128  105.076  109.461   74.589  122.804   82.646  137.936   59.759   93.068  118.856   90.994  134.519  132.060
FADC250_SLOT 15
FADC250_ALLCH_PED   92.617   89.912   92.573   45.823   87.066   98.240   92.755   87.705   84.512  123.670   88.415  121.882  103.377  106.188   99.172   72.913
FADC250_SLOT 16
FADC250_ALLCH_PED  124.485   97.428  103.444   87.706  123.526   98.774   72.047  109.729  126.044   64.877  125.050   95.074   68.305   83.333   60.232   96.558
FADC250_CRATE end
FADC250_CRATE end

FADC250_CRATE adcpcal3
FADC250_W_OFFSET  7568
FADC250_W_WIDTH 256
FADC250_NSB 12
FADC250_NSA 156
FADC250_TET 60
FADC250_GAIN 0.0667

# include trigger/PEDS/hv_on/adcpcal3_ped.cnf

FADC250_CRATE adcpcal3
FADC250_SLOT 3
FADC250_ALLCH_PED  113.626  113.870   93.133  107.466  123.859  104.365  115.964  149.434  135.743  132.980   77.145   87.310  108.952  117.804  112.483   96.070
FADC250_SLOT 4
FADC250_ALLCH_PED  148.053   82.298  135.608  138.849  129.084  129.527  163.302  117.466  102.578  118.995  139.024  123.596  159.941  115.301  128.797  152.845
FADC250_SLOT 5
FADC250_ALLCH_PED  102.013  114.679   98.133  107.682  135.736  142.520  110.248  131.057  111.925  156.733  106.072  134.417  132.186  134.520  133.694  108.290
FADC250_SLOT 6
FADC250_ALLCH_PED  143.725  142.506  117.213  136.355  151.499  120.807  144.583   75.695  117.195   91.367  138.900  121.086  130.381  127.191  139.640  130.845
FADC250_SLOT 7
FADC250_ALLCH_PED  156.550   94.036  118.141   78.024  155.917  113.610  136.801  115.202  142.736  153.821  101.734  139.091  139.596  124.432  157.096  102.309
FADC250_SLOT 8
FADC250_ALLCH_PED  119.583  141.836  138.631  155.219  147.490   93.936  139.463  139.821  138.261  101.034   85.332  149.445  125.935  138.826  118.094  103.831
FADC250_SLOT 9
FADC250_ALLCH_PED  131.252  114.102  115.629  141.684  124.747  127.109   99.862  143.795  112.794  105.324  108.073   85.939   98.683  116.722  120.458   89.629
FADC250_SLOT 10
FADC250_ALLCH_PED  105.734   58.152  122.580  117.638   68.492  114.504   99.547   99.866  112.183   93.830   97.290  119.807   73.928  112.044  108.056   93.796
FADC250_SLOT 13
FADC250_ALLCH_PED  127.882  100.726  122.706  111.199   81.433   91.350   85.027  124.860   74.289   90.756  139.072   98.415  130.825  109.525   96.345   92.347
FADC250_SLOT 14
FADC250_ALLCH_PED  110.884   63.710  134.480   67.806   78.905  100.912   91.122   97.110   98.820  102.100  100.056  106.634  130.451   54.011   98.199   84.982
FADC250_SLOT 15
FADC250_ALLCH_PED   73.726  101.513   83.282  116.403   77.451  107.597  139.201  122.480   54.427   87.827  147.928   63.381   98.665  105.500  103.236  114.694
FADC250_SLOT 16
FADC250_ALLCH_PED  120.614   79.771   75.605   69.582   55.132  114.844   86.816   88.607   79.348  120.857   84.105  100.039  101.549   70.859   61.862   90.463
FADC250_CRATE end
FADC250_CRATE end

FADC250_CRATE adcpcal4
FADC250_W_OFFSET  7568
FADC250_W_WIDTH 256
FADC250_NSB 12
FADC250_NSA 156
FADC250_TET 60
FADC250_GAIN 0.0667

# include trigger/PEDS/hv_on/adcpcal4_ped.cnf

FADC250_CRATE adcpcal4
FADC250_SLOT 3
FADC250_ALLCH_PED   93.455   97.739  116.611  115.907   93.956  105.664  122.944  124.079  146.198   94.629  127.555   83.332   87.952  106.160  105.083   79.948
FADC250_SLOT 4
FADC250_ALLCH_PED  135.746  118.995   90.073  104.804  109.181  119.306  113.877  107.907  132.836  141.431   66.384  128.815   95.550  126.431   93.126   89.680
FADC250_SLOT 5
FADC250_ALLCH_PED  120.091   99.567   92.951  100.062   86.752   83.026  112.499   95.023  122.303   91.038  113.972   85.730  115.498  119.366  100.961  112.027
FADC250_SLOT 6
FADC250_ALLCH_PED  112.591   89.877   88.019  104.290   88.399   79.381  115.573  117.145   71.390  108.420   76.670  120.433  118.099  118.203   95.321  112.756
FADC250_SLOT 7
FADC250_ALLCH_PED  133.712   97.734  107.492   56.950  102.708  128.249   99.879   89.207   96.492  104.933  129.335   65.542  106.770   77.937  112.039   83.041
FADC250_SLOT 8
FADC250_ALLCH_PED   80.919  107.360   70.362   87.628   98.221   90.077   83.646  101.361  115.047  114.697  101.015  136.976   79.180  133.585   84.904   82.339
FADC250_SLOT 9
FADC250_ALLCH_PED  130.966  100.068  127.591  134.219   82.346   90.657  140.198   92.042  113.702  123.353  103.394  107.598  107.403  117.587  110.648   84.012
FADC250_SLOT 10
FADC250_ALLCH_PED   96.230  126.097   84.590   54.634  121.485  119.246   99.064  118.151  103.982  152.257   97.271   80.997  112.190  104.779  133.361   76.104
FADC250_SLOT 13
FADC250_ALLCH_PED  151.163  142.650  122.365  107.004  104.730  103.075  122.920  104.797  111.442  117.656  110.965  131.493  107.590  104.549   88.554   71.715
FADC250_SLOT 14
FADC250_ALLCH_PED  139.334  139.766  109.697   87.719   99.353  124.371  129.204  118.476  143.900  127.166   96.872  144.838  126.871  116.465  129.503  141.431
FADC250_SLOT 15
FADC250_ALLCH_PED  105.418  131.377  132.135  118.766  123.247  117.414  102.033  115.649  115.939   90.896  115.965  120.773  119.781  126.032  109.434  114.456
FADC250_SLOT 16
FADC250_ALLCH_PED   95.263  122.764  129.569   88.860  118.134  134.579  103.734  124.656  111.392  118.777  107.517   92.381   64.308  123.576  109.509   85.247
FADC250_CRATE end
FADC250_CRATE end

FADC250_CRATE adcpcal5
FADC250_W_OFFSET  7568
FADC250_W_WIDTH 256
FADC250_NSB 12
FADC250_NSA 156
FADC250_TET 60
FADC250_GAIN 0.0667

# include trigger/PEDS/hv_on/adcpcal5_ped.cnf

FADC250_CRATE adcpcal5
FADC250_SLOT 3
FADC250_ALLCH_PED  110.836  102.637  114.838  108.214  152.775  112.286  160.313   87.377   99.120  131.821  139.771  103.357  109.849  134.950   76.669  150.499
FADC250_SLOT 4
FADC250_ALLCH_PED  126.478   93.748  115.781   99.925   88.946  101.022  119.416  114.878  114.702  133.713  134.731   71.717  127.619  111.511  114.280  124.211
FADC250_SLOT 5
FADC250_ALLCH_PED   58.521  105.462   73.424   98.335   73.447  109.470   90.596  119.299   88.436   96.657  114.593   78.670  142.907  108.345  103.262   92.090
FADC250_SLOT 6
FADC250_ALLCH_PED  106.856   82.995   74.741  118.669  110.974  114.077  100.843  128.987  109.013  123.660  117.453  140.616   96.393  128.464  107.560  113.286
FADC250_SLOT 7
FADC250_ALLCH_PED  172.143  132.920  134.662  146.376  107.093  126.346  139.288  139.623  110.238  113.730  106.895  145.889  130.134  135.583  130.061  144.443
FADC250_SLOT 8
FADC250_ALLCH_PED  111.553  102.697  111.012  126.591  115.984  132.434  119.228   79.953  101.394  148.105   80.713   79.439   85.311  109.387   69.284  114.513
FADC250_SLOT 9
FADC250_ALLCH_PED  110.620   83.370  127.284   99.198   93.301  117.939  115.460  116.002  111.454  103.841  127.605  122.734  135.724  108.588  135.754  104.510
FADC250_SLOT 10
FADC250_ALLCH_PED   98.730  133.423  110.943  105.576  126.081  129.421   99.805   87.823  129.829  143.521  119.341  115.346  139.094  125.981   82.590  101.468
FADC250_SLOT 13
FADC250_ALLCH_PED  122.560  120.980   94.716   87.304  141.746  127.535  152.947  113.083  143.277  121.662  117.670   88.759   78.673  109.251   76.366  110.233
FADC250_SLOT 14
FADC250_ALLCH_PED  149.204  127.865  114.556  124.226   94.895  131.211  104.989  138.859  116.129  133.894  113.608   97.166   98.510  132.875  144.931  111.202
FADC250_SLOT 15
FADC250_ALLCH_PED  143.962  105.301  128.300  102.437  111.901  112.529  133.764  140.349  134.571  121.532  148.182   98.563  128.434   94.692  123.147  147.947
FADC250_SLOT 16
FADC250_ALLCH_PED  120.322  114.610  108.825  110.594  121.389  120.245  125.190  104.720   94.272  130.508  144.997   72.847  116.879  149.574  128.115   83.061
FADC250_CRATE end
FADC250_CRATE end

FADC250_CRATE adcpcal6
FADC250_W_OFFSET  7568
FADC250_W_WIDTH 256
FADC250_NSB 12
FADC250_NSA 156
FADC250_TET 60
FADC250_GAIN 0.0667

# include trigger/PEDS/hv_on/adcpcal6_ped.cnf

FADC250_CRATE adcpcal6
FADC250_SLOT 3
FADC250_ALLCH_PED  188.850   95.374  133.157   97.328   97.097  117.521  126.182  110.476  130.318   81.342  110.976  103.522   96.114  165.029   97.614   99.690
FADC250_SLOT 4
FADC250_ALLCH_PED  134.738  102.991  105.469  112.252   90.467  125.774  110.712   76.406   75.055  139.269  119.626  118.906  100.161  115.289  109.562   88.772
FADC250_SLOT 5
FADC250_ALLCH_PED  116.039   85.653   98.551   75.857  104.997   77.224  108.085   97.008  114.589   97.907   81.478   84.009  111.836  116.979   83.428  123.056
FADC250_SLOT 6
FADC250_ALLCH_PED  105.656   89.562  131.201   76.656  112.043  120.827  118.711  115.471  130.899  112.466  116.420   89.865   94.796  112.145  119.066  118.456
FADC250_SLOT 7
FADC250_ALLCH_PED  126.797  128.553  104.246  100.333   93.709  112.180  122.263  110.710  125.916   89.690   87.167   62.389  102.901  103.421  118.077  123.331
FADC250_SLOT 8
FADC250_ALLCH_PED  106.458  144.360   88.578   95.328  116.143  139.268  119.336  109.297  140.480  107.485   82.761  109.846  101.742  142.375  107.217  129.812
FADC250_SLOT 9
FADC250_ALLCH_PED  138.480  139.801  165.199  124.200  107.588  175.280  122.158  113.513  116.252  126.259  107.661  137.081  127.264  120.861  119.770  109.148
FADC250_SLOT 10
FADC250_ALLCH_PED  114.689  127.687  100.062   89.548  109.859  132.550  134.134  122.508  105.465  115.396  124.126   96.972  120.662  122.501   92.587  134.547
FADC250_SLOT 13
FADC250_ALLCH_PED   79.638  117.615  111.374  102.408   86.117  136.795  102.850  129.333  115.100   94.798  138.633   99.994  101.178  117.039  103.758  138.130
FADC250_SLOT 14
FADC250_ALLCH_PED  136.861  139.900  109.716   86.422  121.111   91.814  110.468  145.046   76.610  114.715   71.175   73.635  140.448  101.604   86.334  104.062
FADC250_SLOT 15
FADC250_ALLCH_PED  116.750  121.782   70.917  113.466  112.039  144.716  112.854  102.136  115.499  121.546   89.601  124.373  144.593  122.077  131.096  112.979
FADC250_SLOT 16
FADC250_ALLCH_PED   98.622   93.039  119.104  102.307  109.295  110.399  131.572  123.191   92.769   96.399   80.750   93.666   99.126  150.327  118.667   94.159
FADC250_CRATE end
FADC250_CRATE end


# include trigger/EC/tdcpcal.cnf

#
# include it with following:
#   include trigger/EC/tdcpcal.cnf
#

TDC1190_CRATE tdcpcal1
TDC1190_SLOT all
TDC1190_W_WIDTH   500 
TDC1190_W_OFFSET -8050
TDC1190_CRATE end

TDC1190_CRATE tdcpcal2
TDC1190_SLOT all
TDC1190_W_WIDTH   500 
TDC1190_W_OFFSET -8050
TDC1190_CRATE end

TDC1190_CRATE tdcpcal3
TDC1190_SLOT all
TDC1190_W_WIDTH   500 
TDC1190_W_OFFSET -8050
TDC1190_CRATE end

TDC1190_CRATE tdcpcal4
TDC1190_SLOT all
TDC1190_W_WIDTH   500 
TDC1190_W_OFFSET -8050
TDC1190_CRATE end

TDC1190_CRATE tdcpcal5
TDC1190_SLOT all
TDC1190_W_WIDTH   500 
TDC1190_W_OFFSET -8050
TDC1190_CRATE end

TDC1190_CRATE tdcpcal6
TDC1190_SLOT all
TDC1190_W_WIDTH   500 
TDC1190_W_OFFSET -8050
TDC1190_CRATE end



# FTOF settings

# include trigger/FTOF/ftof_default.cnf

#
# ftof pedestals
#
#lcs changed FADC250_W_WIDTH from 296 to 192 10.9.2018

FADC250_CRATE adcftof1
FADC250_W_OFFSET  7608
FADC250_W_WIDTH 192

# include trigger/FTOF/adcftof1_ped.cnf

FADC250_SLOT 3
FADC250_ALLCH_PED  216.775  202.948  213.167  187.079  216.837  217.750  219.255  195.670  222.351  207.795  197.138  206.436  198.429  247.901  183.019  205.065
FADC250_SLOT 4
FADC250_ALLCH_PED  192.056  192.113  206.453  208.498  220.211  221.359  212.509  183.505  204.116  202.657  161.819  242.881  192.595  197.958  208.667  189.112
FADC250_SLOT 5
FADC250_ALLCH_PED  146.067  167.575  187.099  167.599  181.864  182.829  196.464  150.164  172.106  181.122  201.471  178.280  174.191   99.198  173.705   78.038
FADC250_SLOT 6
FADC250_ALLCH_PED  230.146  260.416  225.128  208.642  199.885  130.964  259.591  138.025  237.901  261.536  222.830  243.468  110.706  134.396   78.161  130.260
FADC250_SLOT 7
FADC250_ALLCH_PED  152.050  208.841  194.158  177.941  199.435  161.379  191.383  191.069  154.069  225.957  152.615  154.595  180.199  208.888  192.774  200.114
FADC250_SLOT 8
FADC250_ALLCH_PED  180.568  198.514  168.788  184.929  206.396  210.924  196.545  145.435  193.446  199.537  185.045  221.815  213.405  166.763  202.737  203.551
FADC250_SLOT 9
FADC250_ALLCH_PED  196.897  164.696  178.533  161.642  168.521  160.381  192.732  202.549  156.715  180.686  147.612  147.420  174.555  179.411  190.422  173.611
FADC250_SLOT 10
FADC250_ALLCH_PED  194.401  166.409  179.615  164.865  191.278  193.303  170.375  198.026  184.846  213.133  173.869  182.178  180.469  157.399  190.930  169.047
FADC250_SLOT 13
FADC250_ALLCH_PED  218.217  227.861  191.881  170.106  196.043  202.534  187.308  189.200  195.984  193.534  167.905  204.331  185.597  200.211  159.214  167.409
FADC250_SLOT 14
FADC250_ALLCH_PED  165.496  185.104  187.781  191.241  200.295  195.670  181.445  213.944  215.717  209.008  209.269  158.423  191.821  210.693  196.703  199.742
FADC250_SLOT 15
FADC250_ALLCH_PED  191.007  204.421  192.138  156.801  200.695  190.183  168.414  193.103  199.734  148.096  196.043  172.018  187.569   62.022  163.903   91.192
FADC250_SLOT 16
FADC250_ALLCH_PED  190.213  143.218  136.275  162.852  172.404  150.689  176.962  136.686  167.821  137.730  152.706  157.097  156.902   45.640  186.339   53.857

# include trigger/FTOF/adcftof_fadc.cnf

FADC250_SLOT  all

FADC250_SLOT 3 
FADC250_W_OFFSET  7593
FADC250_NSB       8
FADC250_NSA       28
FADC250_TET       60
FADC250_GAIN      0.125
FADC250_SLOT 4 
FADC250_W_OFFSET  7593
FADC250_NSB       8
FADC250_NSA       28
FADC250_TET       60
FADC250_GAIN      0.125
FADC250_SLOT 5 
FADC250_W_OFFSET  7593
FADC250_NSB       8
FADC250_NSA       28
FADC250_TET       60
FADC250_GAIN      0.125
FADC250_SLOT 6 
FADC250_W_OFFSET  7593
FADC250_NSB       8
FADC250_NSA       28
FADC250_TET       60
FADC250_GAIN      0.125
FADC250_SLOT 7
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 8
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 9
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 10
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 13 
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 14 
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 15
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 16
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_CRATE end

FADC250_CRATE adcftof2
FADC250_W_OFFSET  7608
FADC250_W_WIDTH 192

# include trigger/FTOF/adcftof2_ped.cnf

FADC250_SLOT 3
FADC250_ALLCH_PED  223.572  225.302  190.841  200.921  212.650  194.386  196.545  222.438  180.709  221.163  209.716  200.579  193.188  270.067  198.777  212.111
FADC250_SLOT 4
FADC250_ALLCH_PED  168.901  164.868  176.036  201.331  173.115  163.197  194.514  151.783  185.475  206.033  182.384  142.004  164.732  192.477  207.572  210.657
FADC250_SLOT 5
FADC250_ALLCH_PED  224.557  205.540  222.758  209.733  221.477  228.534  177.121  213.787  213.557  201.242  218.248  195.268  216.621   95.050  255.590  118.907
FADC250_SLOT 6
FADC250_ALLCH_PED  202.747  230.885  214.978  183.026  197.534   79.911  232.865  123.416  226.774  183.291  200.936  104.706  195.489  117.244   86.554  123.336
FADC250_SLOT 7
FADC250_ALLCH_PED  221.513  209.729  204.952  179.366  236.780  188.613  151.848  213.069  182.507  184.028  204.749  204.917  192.422  168.327  192.288  220.747
FADC250_SLOT 8
FADC250_ALLCH_PED  178.045  210.473  203.934  153.804  187.364  211.005  214.170  208.070  167.848  171.049  190.617  189.054  223.571  183.231  224.394  184.889
FADC250_SLOT 9
FADC250_ALLCH_PED  191.394  188.470  191.004  192.255  164.459  236.210  225.840  178.251  210.347  202.104  182.423  174.906  194.491  186.761  162.846  187.348
FADC250_SLOT 10
FADC250_ALLCH_PED  196.527  199.658  171.494  185.310  203.521  198.907  191.540  205.588  188.908  196.764  197.879  199.649  176.047  203.520  182.178  201.367
FADC250_SLOT 13
FADC250_ALLCH_PED  174.854  181.083  190.373  163.400  180.060  145.548  193.538  188.816  187.408  197.112  193.994  180.748  179.425  182.698  169.036  142.079
FADC250_SLOT 14
FADC250_ALLCH_PED  192.115  184.946  186.977  209.340  175.411  200.084  197.996  204.326  194.422  182.063  187.538  204.143  196.966  201.640  173.075  177.267
FADC250_SLOT 15
FADC250_ALLCH_PED  232.479  197.244  207.210  198.983  222.967  180.277  219.712  189.340  226.922  217.454  185.708  253.231  227.352  121.944  223.608   89.481
FADC250_SLOT 16
FADC250_ALLCH_PED  211.881  213.862  202.300  231.454  198.132  191.451  191.970  237.764  208.964  174.394  183.503  222.493  180.697   99.146  186.754   58.263

# include trigger/FTOF/adcftof_fadc.cnf

FADC250_SLOT  all

FADC250_SLOT 3 
FADC250_W_OFFSET  7593
FADC250_NSB       8
FADC250_NSA       28
FADC250_TET       60
FADC250_GAIN      0.125
FADC250_SLOT 4 
FADC250_W_OFFSET  7593
FADC250_NSB       8
FADC250_NSA       28
FADC250_TET       60
FADC250_GAIN      0.125
FADC250_SLOT 5 
FADC250_W_OFFSET  7593
FADC250_NSB       8
FADC250_NSA       28
FADC250_TET       60
FADC250_GAIN      0.125
FADC250_SLOT 6 
FADC250_W_OFFSET  7593
FADC250_NSB       8
FADC250_NSA       28
FADC250_TET       60
FADC250_GAIN      0.125
FADC250_SLOT 7
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 8
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 9
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 10
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 13 
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 14 
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 15
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 16
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_CRATE end

FADC250_CRATE adcftof3
FADC250_W_OFFSET  7608
FADC250_W_WIDTH 192

# include trigger/FTOF/adcftof3_ped.cnf

FADC250_SLOT 3
FADC250_ALLCH_PED  207.363  220.182  213.039  212.529  202.007  219.678  234.989  214.084  193.078  230.797  187.504  230.319  222.124  187.673  209.453  241.287
FADC250_SLOT 4
FADC250_ALLCH_PED  210.080  194.402  205.765  180.415  207.176  201.895  222.417  201.571  239.741  210.845  236.967  204.770  200.134  200.673  221.480  198.045
FADC250_SLOT 5
FADC250_ALLCH_PED  198.197  167.577  218.331  189.903  204.336  161.414  235.765  181.030  176.762  200.293  212.417  200.479  183.212   53.993  172.787   93.067
FADC250_SLOT 6
FADC250_ALLCH_PED  196.220  211.371  222.211  172.861  212.709  107.938  174.459   99.602  200.080  198.325  166.952  181.884   83.897   96.119   76.561   70.568
FADC250_SLOT 7
FADC250_ALLCH_PED  198.935  193.333  214.396  240.426  199.426  205.720  202.937  205.957  177.709  203.305  186.924  214.174  212.266  168.604  216.526  210.809
FADC250_SLOT 8
FADC250_ALLCH_PED  226.689  181.768  193.834  176.716  196.973  183.497  222.518  180.362  196.035  180.786  186.611  179.099  212.624  172.579  164.029  163.595
FADC250_SLOT 9
FADC250_ALLCH_PED  224.966  235.998  192.358  181.326  198.641  152.640  223.603  225.722  199.128  194.267  206.980  234.047  190.863  211.246  200.854  207.077
FADC250_SLOT 10
FADC250_ALLCH_PED  222.971  200.333  238.591  203.337  203.031  212.494  223.508  221.054  205.151  239.110  216.439  227.650  237.981  219.948  208.509  199.203
FADC250_SLOT 13
FADC250_ALLCH_PED  198.824  198.529  194.780  181.076  162.853  155.136  199.040  179.659  175.422  197.548  192.843  174.099  220.599  177.419  168.171  180.868
FADC250_SLOT 14
FADC250_ALLCH_PED  222.203  205.093  202.205  190.049  172.143  178.979  200.189  200.717  205.886  209.563  192.967  204.342  185.665  219.075  176.229  187.400
FADC250_SLOT 15
FADC250_ALLCH_PED  175.067  159.616  152.027  137.288  159.429  189.104  177.760  166.419  182.368  186.816  176.387  204.965  195.789   40.162  192.678   86.548
FADC250_SLOT 16
FADC250_ALLCH_PED  167.560  172.167  172.325  163.214  193.242  164.571  203.584  162.851  169.423  172.167  163.559  207.783  213.221   65.468  182.251   93.985

# include trigger/FTOF/adcftof_fadc.cnf

FADC250_SLOT  all

FADC250_SLOT 3 
FADC250_W_OFFSET  7593
FADC250_NSB       8
FADC250_NSA       28
FADC250_TET       60
FADC250_GAIN      0.125
FADC250_SLOT 4 
FADC250_W_OFFSET  7593
FADC250_NSB       8
FADC250_NSA       28
FADC250_TET       60
FADC250_GAIN      0.125
FADC250_SLOT 5 
FADC250_W_OFFSET  7593
FADC250_NSB       8
FADC250_NSA       28
FADC250_TET       60
FADC250_GAIN      0.125
FADC250_SLOT 6 
FADC250_W_OFFSET  7593
FADC250_NSB       8
FADC250_NSA       28
FADC250_TET       60
FADC250_GAIN      0.125
FADC250_SLOT 7
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 8
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 9
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 10
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 13 
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 14 
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 15
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 16
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_CRATE end

FADC250_CRATE adcftof4
FADC250_W_OFFSET  7608
FADC250_W_WIDTH 192

# include trigger/FTOF/adcftof4_ped.cnf

FADC250_SLOT 3
FADC250_ALLCH_PED  206.890  196.429  194.021  180.205  215.009  186.669  232.704  223.240  191.848  206.586  159.579  227.399  199.244  220.044  232.590  212.502
FADC250_SLOT 4
FADC250_ALLCH_PED  187.720  198.668  233.701  221.376  217.761  194.778  201.947  211.989  204.031  218.324  223.804  204.645  225.607  231.264  236.357  219.642
FADC250_SLOT 5
FADC250_ALLCH_PED  170.910  220.515  180.729  171.188  206.496  191.728  233.827  184.156  212.479  207.526  192.339  171.585  163.850   71.540  178.847  101.569
FADC250_SLOT 6
FADC250_ALLCH_PED  210.789  213.055  187.146  229.769  188.763   73.515  183.293   89.269  220.786  232.125  206.230  172.794   62.744  112.220  109.569   72.958
FADC250_SLOT 7
FADC250_ALLCH_PED  172.961  170.739  193.187  174.175  187.226  159.233  178.808  180.861  199.732  187.533  193.388  155.610  194.329  200.632  163.100  176.716
FADC250_SLOT 8
FADC250_ALLCH_PED  236.315  218.705  225.272  207.787  258.404  195.707  206.544  223.480  228.378  207.312  214.911  209.759  207.626  200.523  221.258  220.506
FADC250_SLOT 9
FADC250_ALLCH_PED  193.172  161.084  187.928  190.840  218.472  232.029  199.434  182.188  214.764  196.990  238.555  221.124  179.336  210.726  189.561  229.066
FADC250_SLOT 10
FADC250_ALLCH_PED  223.720  186.558  195.322  195.797  219.373  231.704  204.956  209.207  226.739  219.779  227.133  194.750  208.991  217.661  230.863  199.791
FADC250_SLOT 13
FADC250_ALLCH_PED  183.707  209.641  197.047  186.117  182.146  188.678  194.254  204.657  178.623  206.762  197.495  179.365  216.115  221.134  196.528  154.599
FADC250_SLOT 14
FADC250_ALLCH_PED  182.887  179.511  215.774  181.345  174.439  185.958  168.428  199.034  184.196  185.710  218.234  169.098  165.381  163.982  200.217  161.818
FADC250_SLOT 15
FADC250_ALLCH_PED  180.305  168.504  177.793  189.250  178.215  179.752  163.335  196.516  169.757  203.321  186.417  187.638  205.701   90.492  203.712   71.879
FADC250_SLOT 16
FADC250_ALLCH_PED  168.722  203.814  177.594  170.348  217.353  189.063  163.087  184.142  195.175  216.487  233.794  158.902  176.905   74.683  196.099   68.016

# include trigger/FTOF/adcftof_fadc.cnf

FADC250_SLOT  all

FADC250_SLOT 3 
FADC250_W_OFFSET  7593
FADC250_NSB       8
FADC250_NSA       28
FADC250_TET       60
FADC250_GAIN      0.125
FADC250_SLOT 4 
FADC250_W_OFFSET  7593
FADC250_NSB       8
FADC250_NSA       28
FADC250_TET       60
FADC250_GAIN      0.125
FADC250_SLOT 5 
FADC250_W_OFFSET  7593
FADC250_NSB       8
FADC250_NSA       28
FADC250_TET       60
FADC250_GAIN      0.125
FADC250_SLOT 6 
FADC250_W_OFFSET  7593
FADC250_NSB       8
FADC250_NSA       28
FADC250_TET       60
FADC250_GAIN      0.125
FADC250_SLOT 7
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 8
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 9
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 10
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 13 
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 14 
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 15
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 16
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_CRATE end

FADC250_CRATE adcftof5
FADC250_W_OFFSET  7608
FADC250_W_WIDTH 192

# include trigger/FTOF/adcftof5_ped.cnf

FADC250_SLOT 3
FADC250_ALLCH_PED  185.494  185.170  178.104  174.900  192.242  200.914  170.079  204.543  172.818  184.331  186.601  203.792  204.251  214.715  195.781  193.107
FADC250_SLOT 4
FADC250_ALLCH_PED  204.866  204.201  212.602  218.636  209.304  228.508  203.543  207.240  227.052  244.483  201.404  222.304  214.635  201.819  222.846  207.951
FADC250_SLOT 5
FADC250_ALLCH_PED  196.470  154.784  183.342  175.681  177.477  195.529  204.182  200.702  175.535  214.810  176.734  178.650  191.023  103.650  168.943   66.204
FADC250_SLOT 6
FADC250_ALLCH_PED  189.506  167.348  214.243  184.986  207.566  104.287  215.111  103.023  201.141  233.765  202.849  191.421  102.827   91.029   49.523   79.699
FADC250_SLOT 7
FADC250_ALLCH_PED  218.516  165.535  215.817  180.554  194.859  201.341  219.089  188.853  211.897  179.250  201.191  188.252  209.179  172.971  157.179  199.020
FADC250_SLOT 8
FADC250_ALLCH_PED  173.622  200.866  202.463  170.074  153.798  173.141  144.130  185.175  213.640  162.746  200.829  207.868  214.962  204.009  186.446  175.124
FADC250_SLOT 9
FADC250_ALLCH_PED  186.726  203.266  179.624  170.638  195.421  174.467  177.369  215.195  206.823  178.576  192.977  213.392  208.508  210.358  216.657  187.662
FADC250_SLOT 10
FADC250_ALLCH_PED  197.511  202.889  169.501  154.552  162.994  216.553  173.148  189.652  210.048  169.047  169.227  150.938  226.243  189.644  171.076  192.338
FADC250_SLOT 13
FADC250_ALLCH_PED  172.300  145.366  176.403  165.686  203.376  194.356  169.249  180.344  182.036  180.167  194.033  166.256  199.250  190.939  169.783  186.227
FADC250_SLOT 14
FADC250_ALLCH_PED  235.873  194.527  158.992  191.213  154.869  191.365  220.938  173.111  173.531  213.857  188.316  177.213  174.917  184.444  188.329  134.922
FADC250_SLOT 15
FADC250_ALLCH_PED  194.749  213.922  227.437  216.856  211.791  224.784  193.885  144.776  217.152  188.681  201.269  185.564  197.971   56.071  168.479   89.771
FADC250_SLOT 16
FADC250_ALLCH_PED  175.428  220.276  218.079  184.114  195.456  193.813  217.253  199.553  189.007  171.453  189.776  194.138  186.195   70.313  156.786   76.348

# include trigger/FTOF/adcftof_fadc.cnf

FADC250_SLOT  all

FADC250_SLOT 3 
FADC250_W_OFFSET  7593
FADC250_NSB       8
FADC250_NSA       28
FADC250_TET       60
FADC250_GAIN      0.125
FADC250_SLOT 4 
FADC250_W_OFFSET  7593
FADC250_NSB       8
FADC250_NSA       28
FADC250_TET       60
FADC250_GAIN      0.125
FADC250_SLOT 5 
FADC250_W_OFFSET  7593
FADC250_NSB       8
FADC250_NSA       28
FADC250_TET       60
FADC250_GAIN      0.125
FADC250_SLOT 6 
FADC250_W_OFFSET  7593
FADC250_NSB       8
FADC250_NSA       28
FADC250_TET       60
FADC250_GAIN      0.125
FADC250_SLOT 7
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 8
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 9
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 10
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 13 
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 14 
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 15
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 16
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_CRATE end

FADC250_CRATE adcftof6
FADC250_W_OFFSET  7608
FADC250_W_WIDTH 192

# include trigger/FTOF/adcftof6_ped.cnf

FADC250_SLOT 3
FADC250_ALLCH_PED  220.795  187.332  222.295  239.732  201.367  197.968  218.180  198.838  208.396  224.511  205.308  188.434  228.318  239.476  164.013  229.547
FADC250_SLOT 4
FADC250_ALLCH_PED  183.408  164.608  160.455  206.747  225.313  200.857  210.094  240.565  200.547  247.399  214.231  270.902  223.261  224.697  210.362  225.152
FADC250_SLOT 5
FADC250_ALLCH_PED  209.144  216.412  216.934  205.817  170.994  213.708  220.288  168.081  191.382  196.288  202.946  180.299  216.884  108.891  209.522   78.838
FADC250_SLOT 6
FADC250_ALLCH_PED  184.788  193.989  184.666  176.152  160.575   90.713  191.722   89.409  202.419  224.145  212.016  180.794  121.893   93.098   71.560   82.630
FADC250_SLOT 7
FADC250_ALLCH_PED  156.648  165.985  198.811  198.545  197.599  171.633  215.095  166.483  182.129  188.285  177.605  157.018  159.744  183.273  174.938  179.285
FADC250_SLOT 8
FADC250_ALLCH_PED  187.078  217.801  189.253  193.479  189.128  198.377  168.588  195.600  175.721  189.704  233.808  195.133  216.979  198.829  214.293  243.607
FADC250_SLOT 9
FADC250_ALLCH_PED  191.478  155.928  181.903  191.590  197.841  227.194  194.138  169.500  178.437  163.838  185.541  192.662  159.782  178.086  169.319  202.182
FADC250_SLOT 10
FADC250_ALLCH_PED  186.243  168.494  160.249  180.862  192.281  172.834  210.478  188.571  188.953  185.928  211.622  219.981  141.395  211.157  172.518  199.789
FADC250_SLOT 13
FADC250_ALLCH_PED  195.185  176.655  170.516  189.365  195.268  188.425  192.508  198.586  185.850  201.511  181.530  156.716  209.917  194.013  186.157  193.060
FADC250_SLOT 14
FADC250_ALLCH_PED  177.377  211.165  211.747  140.440  194.540  200.964  184.198  192.378  197.917  225.843  194.406  195.348  191.749  205.601  196.078  203.876
FADC250_SLOT 15
FADC250_ALLCH_PED  220.996  203.943  185.729  171.133  198.496  216.246  206.470  166.256  196.829  185.257  172.205  167.834  194.341   60.526  193.546   97.109
FADC250_SLOT 16
FADC250_ALLCH_PED  207.831  176.753  188.229  190.825  188.666  173.957  181.544  179.067  181.544  207.501  203.796  167.202  207.028   88.147  212.901   88.850

# include trigger/FTOF/adcftof_fadc.cnf

FADC250_SLOT  all

FADC250_SLOT 3 
FADC250_W_OFFSET  7593
FADC250_NSB       8
FADC250_NSA       28
FADC250_TET       60
FADC250_GAIN      0.125
FADC250_SLOT 4 
FADC250_W_OFFSET  7593
FADC250_NSB       8
FADC250_NSA       28
FADC250_TET       60
FADC250_GAIN      0.125
FADC250_SLOT 5 
FADC250_W_OFFSET  7593
FADC250_NSB       8
FADC250_NSA       28
FADC250_TET       60
FADC250_GAIN      0.125
FADC250_SLOT 6 
FADC250_W_OFFSET  7593
FADC250_NSB       8
FADC250_NSA       28
FADC250_TET       60
FADC250_GAIN      0.125
FADC250_SLOT 7
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 8
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 9
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 10
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 13 
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 14 
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 15
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_SLOT 16
FADC250_W_OFFSET  7608
FADC250_NSB       8
FADC250_NSA       68
FADC250_TET       45
FADC250_GAIN      0.075
FADC250_CRATE end


# include trigger/FTOF/tdcftof.cnf

#
# include it with following:
#   include trigger/FTOF/tdcftof.cnf
#

TDC1190_CRATE tdcftof1
TDC1190_SLOT all
##TDC1190_W_WIDTH   500 
##TDC1190_W_OFFSET -8050

#oct 10, 2018
TDC1190_W_WIDTH   250 
TDC1190_W_OFFSET -7950

TDC1190_CRATE end




TDC1190_CRATE tdcftof2
TDC1190_SLOT all
##TDC1190_W_WIDTH   500 
##TDC1190_W_OFFSET -8050

#oct 10, 2018
TDC1190_W_WIDTH   250 
TDC1190_W_OFFSET -7950

TDC1190_CRATE end




TDC1190_CRATE tdcftof3
TDC1190_SLOT all
##TDC1190_W_WIDTH   500 
##TDC1190_W_OFFSET -8050

#oct 10, 2018
TDC1190_W_WIDTH   250 
TDC1190_W_OFFSET -7950

TDC1190_CRATE end




TDC1190_CRATE tdcftof4
TDC1190_SLOT all
##TDC1190_W_WIDTH   500 
##TDC1190_W_OFFSET -8050

#oct 10, 2018
TDC1190_W_WIDTH   250 
TDC1190_W_OFFSET -7950

TDC1190_CRATE end




TDC1190_CRATE tdcftof5
TDC1190_SLOT all
##TDC1190_W_WIDTH   500 
##TDC1190_W_OFFSET -8050

#oct 10, 2018
TDC1190_W_WIDTH   250 
TDC1190_W_OFFSET -7950

TDC1190_CRATE end




TDC1190_CRATE tdcftof6
TDC1190_SLOT all
##TDC1190_W_WIDTH   500 
##TDC1190_W_OFFSET -8050

#oct 10, 2018
TDC1190_W_WIDTH   250 
TDC1190_W_OFFSET -7950

TDC1190_CRATE end



# LTCC settings

# include trigger/LTCC/ltcc_default.cnf

# LTCC FADC Trigger configuration for PRODUCTION
# Version 1.2  2/16/18
# LTCC slots are in EC crates
#
# Slot 18 has last 4 channels LTCC and 12 EC
# Slot 19, 20 are entirely LTCC


FADC250_CRATE adcecal2
FADC250_SLOT 18
FADC250_NSB 12
FADC250_NSA 60
FADC250_CH_TET 12 30
FADC250_CH_TET 13 30
FADC250_CH_TET 14 30
FADC250_CH_TET 15 30
FADC250_SLOT 19
FADC250_NSB 12
FADC250_NSA 60
FADC250_CH_TET 0 30
FADC250_CH_TET 1 30
FADC250_CH_TET 2 30
FADC250_CH_TET 3 30
FADC250_CH_TET 4 30
FADC250_CH_TET 5 30
FADC250_CH_TET 6 30
FADC250_CH_TET 7 30
FADC250_CH_TET 8 30
FADC250_CH_TET 9 30
FADC250_CH_TET 10 30
FADC250_CH_TET 11 30
FADC250_CH_TET 12 30
FADC250_CH_TET 13 30
FADC250_CH_TET 14 30
FADC250_CH_TET 15 30
FADC250_SLOT 20
FADC250_NSB 12
FADC250_NSA 60
FADC250_CH_TET 0 30
FADC250_CH_TET 1 30
FADC250_CH_TET 2 30
FADC250_CH_TET 3 30
FADC250_CH_TET 4 30
FADC250_CH_TET 5 30
FADC250_CH_TET 6 30
FADC250_CH_TET 7 30
FADC250_CH_TET 8 30
FADC250_CH_TET 9 30
FADC250_CH_TET 10 30
FADC250_CH_TET 11 30
FADC250_CH_TET 12 30
FADC250_CH_TET 13 30
FADC250_CH_TET 14 30
FADC250_CH_TET 15 30
FADC250_CRATE end

FADC250_CRATE adcecal3
FADC250_SLOT 18
FADC250_NSB 12
FADC250_NSA 60
FADC250_CH_TET 12 30
FADC250_CH_TET 13 30
FADC250_CH_TET 14 30
FADC250_CH_TET 15 30
FADC250_SLOT 19
FADC250_NSB 12
FADC250_NSA 60
FADC250_CH_TET 0 30
FADC250_CH_TET 1 30
FADC250_CH_TET 2 30
FADC250_CH_TET 3 30
FADC250_CH_TET 4 30
FADC250_CH_TET 5 30
FADC250_CH_TET 6 30
FADC250_CH_TET 7 30
FADC250_CH_TET 8 30
FADC250_CH_TET 9 30
FADC250_CH_TET 10 30
FADC250_CH_TET 11 30
FADC250_CH_TET 12 30
FADC250_CH_TET 13 30
FADC250_CH_TET 14 30
FADC250_CH_TET 15 30
FADC250_SLOT 20
FADC250_NSB 12
FADC250_NSA 60
FADC250_CH_TET 0 30
FADC250_CH_TET 1 30
FADC250_CH_TET 2 30
FADC250_CH_TET 3 30
FADC250_CH_TET 4 30
FADC250_CH_TET 5 30
FADC250_CH_TET 6 30
FADC250_CH_TET 7 30
FADC250_CH_TET 8 30
FADC250_CH_TET 9 30
FADC250_CH_TET 10 30
FADC250_CH_TET 11 30
FADC250_CH_TET 12 30
FADC250_CH_TET 13 30
FADC250_CH_TET 14 30
FADC250_CH_TET 15 30
FADC250_CRATE end

FADC250_CRATE adcecal5
FADC250_SLOT 18
FADC250_NSB 12
FADC250_NSA 60
FADC250_CH_TET 12 30
FADC250_CH_TET 13 30
FADC250_CH_TET 14 50
FADC250_CH_TET 15 50
FADC250_SLOT 19
FADC250_NSB 12
FADC250_NSA 60
FADC250_CH_TET 0 48
FADC250_CH_TET 1 26
FADC250_CH_TET 2 30
FADC250_CH_TET 3 30
FADC250_CH_TET 4 30
FADC250_CH_TET 5 25
FADC250_CH_TET 6 25
FADC250_CH_TET 7 20
FADC250_CH_TET 8 25
FADC250_CH_TET 9 30
FADC250_CH_TET 10 30
FADC250_CH_TET 11 30
FADC250_CH_TET 12 48
FADC250_CH_TET 13 48
FADC250_CH_TET 14 30
FADC250_CH_TET 15 30
FADC250_SLOT 20
FADC250_NSB 12
FADC250_NSA 60
FADC250_CH_TET 0 30
FADC250_CH_TET 1 40
FADC250_CH_TET 2 40
FADC250_CH_TET 3 25
FADC250_CH_TET 4 30
FADC250_CH_TET 5 30
FADC250_CH_TET 6 25
FADC250_CH_TET 7 30
FADC250_CH_TET 8 30
FADC250_CH_TET 9 30
FADC250_CH_TET 10 30
FADC250_CH_TET 11 30
FADC250_CH_TET 12 30
FADC250_CH_TET 13 30
FADC250_CH_TET 14 35
FADC250_CH_TET 15 35
FADC250_CRATE end

FADC250_CRATE adcecal6
FADC250_SLOT 18
FADC250_NSB 12
FADC250_NSA 60
FADC250_CH_TET 12 30
FADC250_CH_TET 13 30
FADC250_CH_TET 14 30
FADC250_CH_TET 15 30
FADC250_SLOT 19
FADC250_NSB 12
FADC250_NSA 60
FADC250_CH_TET 0 30
FADC250_CH_TET 1 30
FADC250_CH_TET 2 30
FADC250_CH_TET 3 30
FADC250_CH_TET 4 30
FADC250_CH_TET 5 30
FADC250_CH_TET 6 30
FADC250_CH_TET 7 30
FADC250_CH_TET 8 30
FADC250_CH_TET 9 30
FADC250_CH_TET 10 30
FADC250_CH_TET 11 30
FADC250_CH_TET 12 30
FADC250_CH_TET 13 30
FADC250_CH_TET 14 30
FADC250_CH_TET 15 30
FADC250_SLOT 20
FADC250_NSB 12
FADC250_NSA 60
FADC250_CH_TET 0 30
FADC250_CH_TET 1 30
FADC250_CH_TET 2 30
FADC250_CH_TET 3 30
FADC250_CH_TET 4 30
FADC250_CH_TET 5 30
FADC250_CH_TET 6 30
FADC250_CH_TET 7 30
FADC250_CH_TET 8 30
FADC250_CH_TET 9 30
FADC250_CH_TET 10 30
FADC250_CH_TET 11 30
FADC250_CH_TET 12 30
FADC250_CH_TET 13 30
FADC250_CH_TET 14 30
FADC250_CH_TET 15 30
FADC250_CRATE end


# CTOF/HTCC settings

# include trigger/CTOF_HTCC/ctof_htcc_prod.cnf

#
# CTOF/HTCC pedestals
#
FADC250_CRATE adcctof1

# include trigger/CTOF_HTCC/adcctof1_ped.cnf

#lcs 10/25/2018 19:20 - CTOF slots 3-8 -  TET changed from 60 to 48
FADC250_CRATE adcctof1
FADC250_SLOT 3
FADC250_TET 48
FADC250_ALLCH_PED  116.229  102.218  102.902  101.321   99.051   80.344  146.162   98.027  125.499  102.141  108.177   91.796  117.292  106.230  107.963  123.709
FADC250_SLOT 4
FADC250_TET 48
FADC250_ALLCH_PED  136.355  141.667  113.728   77.648  101.296  112.943  111.768  132.398  154.590  168.694  116.738  108.247  140.550  107.384  113.653  109.115
FADC250_SLOT 5
FADC250_TET 48
FADC250_ALLCH_PED  110.627  109.331  143.230  146.247  149.951  152.592  147.523  155.607  112.774  155.627  159.957  160.644  133.387  130.698  150.350  158.610
FADC250_SLOT 6
FADC250_TET 48
FADC250_ALLCH_PED  128.549  115.673  109.843  135.776   75.796  117.560  131.153  103.679  126.728  128.067  100.951  125.254   94.152  142.218  124.120  106.835
FADC250_SLOT 7
FADC250_TET 48
FADC250_ALLCH_PED   90.327  121.980   93.660   94.262   89.269  125.218  131.499  117.481  114.895  108.816  100.932   97.378  119.365   99.494  114.061   74.710
FADC250_SLOT 8
FADC250_TET 48
FADC250_ALLCH_PED  125.246  111.659  133.249  133.330  157.840  133.120  108.566   84.769  139.837  121.479  118.901  151.707  145.721  130.169  139.345  103.383
FADC250_SLOT 13
FADC250_TET 15
FADC250_ALLCH_PED   92.229  112.749  129.384   67.532   89.436  119.716   99.237   88.144   70.141  139.769  114.187   90.328   90.281  104.123   72.257  124.552
FADC250_SLOT 14
FADC250_TET 15
FADC250_ALLCH_PED   98.001   82.872   90.940   81.580   88.140   91.201   92.438   94.413   43.912   71.718  114.192   94.507   93.631   83.634   72.446  103.157
FADC250_SLOT 15
FADC250_TET 15
FADC250_ALLCH_PED   47.838   94.644  106.132   93.174  101.346   81.368  104.452   81.963  109.441   90.711   98.563   81.947   78.236  121.632   75.974   94.384
FADC250_CRATE end
FADC250_CRATE end

FADC250_CRATE adcctof1

# include trigger/CTOF_HTCC/adcctof1_gain.cnf

	#Markov: these gains correspond to the result of the calibration of the HTCC
#FADC250_CRATE adcctof1
#FADC250_SLOT 13 
#FADC250_ALLCH_GAIN  0.049 0.049 0.050 0.047 0.050 0.049 0.048 0.044 0.049 0.049 0.054 0.047 0.046 0.049 0.049 0.048
#FADC250_SLOT 14 
#FADC250_ALLCH_GAIN  0.050 0.048 0.049 0.048 0.050 0.048 0.048 0.049 0.044 0.046 0.050 0.046 0.049 0.049 0.049 0.050
#FADC250_SLOT 15 
#FADC250_ALLCH_GAIN  0.050 0.050 0.045 0.049 0.049 0.049 0.049 0.048 0.049 0.049 0.050 0.050 0.049 0.045 0.050 0.049
#FADC250_CRATE end

# Sergey: new settings on Markov's request Jan 28 15:00
# Markov: this gains correposnds to the normalized signal in all PMTS on top of the calibratioFeb 02 2018
#FADC250_CRATE adcctof1
#FADC250_SLOT 13
#FADC250_ALLCH_GAIN  0.041 0.047 0.057 0.047 0.052 0.039 0.047 0.044 0.043 0.059 0.039 0.047 0.074 0.060 0.036 0.048
#FADC250_NSB 12
#FADC250_NSA 60

#FADC250_SLOT 14
#FADC250_ALLCH_GAIN  0.041 0.043 0.043 0.048 0.056 0.045 0.050 0.049 0.046 0.053 0.037 0.046 0.075 0.058 0.043 0.050
#FADC250_NSB 12
#FADC250_NSA 60

#FADC250_SLOT 15
#FADC250_ALLCH_GAIN  0.054 0.030 0.067 0.049 0.049 0.085 0.096 0.048 0.046 0.050 0.059 0.050 0.039 0.052 0.055 0.049
#FADC250_NSB 12
#FADC250_NSA 60


# Markov: this gains correposnds to the normalized signal in all PMTS on top of the calibratioFeb 14 2018

#FADC250_SLOT 13 
#FADC250_ALLCH_GAIN  0.041 0.035 0.063 0.047 0.046 0.027 0.043 0.044 0.038 0.053 0.043 0.047 0.069 0.046 0.051 0.048
#FADC250_SLOT 14 
#FADC250_ALLCH_GAIN  0.042 0.044 0.061 0.048 0.054 0.046 0.059 0.049 0.042 0.063 0.063 0.046 0.066 0.061 0.079 0.050
#FADC250_SLOT 15 
#FADC250_ALLCH_GAIN  0.056 0.031 0.072 0.049 0.049 0.092 0.119 0.048 0.041 0.047 0.043 0.050 0.035 0.043 0.051 0.049

#Markov: this gains correpond to the Fall run. based on the updated calibrations and data from run 4846 [Oct 9 2018]
#FADC250_SLOT 13 
#FADC250_ALLCH_GAIN  0.046 0.036 0.050 0.053 0.052 0.030 0.038 0.052 0.047 0.057 0.042 0.059 0.075 0.048 0.044 0.042
#FADC250_SLOT 14 
#FADC250_ALLCH_GAIN  0.052 0.046 0.058 0.058 0.068 0.049 0.069 0.080 0.110 0.066 0.059 0.065 0.030 0.062 0.077 0.063
#FADC250_SLOT 15 
#FADC250_ALLCH_GAIN  0.048 0.032 0.070 0.090 0.062 0.091 0.115 0.048 0.050 0.048 0.052 0.060 0.044 0.044 0.051 0.103

#Markov this gains are from the new LED calibration run before RG-B, 02.08.2019

#FADC250_SLOT 13 
#FADC250_ALLCH_GAIN  0.050 0.046 0.046 0.050 0.046 0.038 0.048 0.050 0.050 0.047 0.068 0.051 0.044 0.048 0.048 0.046
#FADC250_SLOT 14 
#FADC250_ALLCH_GAIN  0.046 0.045 0.046 0.050 0.049 0.044 0.051 0.049 0.055 0.046 0.055 0.047 0.041 0.048 0.051 0.050
#FADC250_SLOT 15 
#FADC250_ALLCH_GAIN  0.055 0.055 0.047 0.049 0.050 0.048 0.048 0.043 0.051 0.050 0.047 0.049 0.049 0.052 0.048 0.063
#FADC250_CRATE end

#markov this gains are yeld matchad based on run 6157. 02.14.2019
#FADC250_SLOT 13 
#FADC250_ALLCH_GAIN  0.041 0.035 0.042 0.047 0.039 0.023 0.033 0.055 0.044 0.062 0.036 0.071 0.085 0.051 0.040 0.040
#FADC250_SLOT 14 
#FADC250_ALLCH_GAIN  0.046 0.045 0.060 0.062 0.052 0.046 0.077 0.129 0.051 0.069 0.051 0.075 0.032 0.051 0.083 0.058
#FADC250_SLOT 15 
#FADC250_ALLCH_GAIN  0.034 0.037 0.066 0.204 0.044 0.101 0.251 0.038 0.038 0.042 0.050 0.047 0.033 0.042 0.041 0.082

#markov this gains are yeld matchad based on run 6157. 02.16.2019. Three questioned constatns are updated
#FADC250_SLOT 13
#FADC250_ALLCH_GAIN  0.041 0.035 0.042 0.047 0.039 0.023 0.033 0.055 0.044 0.062 0.036 0.071 0.085 0.051 0.040 0.040
#FADC250_SLOT 14
#FADC250_ALLCH_GAIN  0.046 0.045 0.060 0.062 0.052 0.046 0.077 0.063 0.051 0.069 0.051 0.075 0.032 0.051 0.083 0.058
#FADC250_SLOT 15
#FADC250_ALLCH_GAIN  0.034 0.037 0.066 0.101 0.044 0.101 0.097 0.038 0.038 0.042 0.050 0.047 0.033 0.042 0.041 0.082


#markov this gains are yeld matchad based on run 6299. 02.26.2019. One constants is updated
FADC250_SLOT 13
FADC250_ALLCH_GAIN  0.041 0.035 0.042 0.047 0.039 0.023 0.033 0.055 0.044 0.062 0.036 0.071 0.085 0.051 0.040 0.040
FADC250_SLOT 14
FADC250_ALLCH_GAIN  0.046 0.045 0.060 0.062 0.052 0.046 0.077 0.063 0.051 0.069 0.051 0.075 0.025 0.051 0.083 0.058
FADC250_SLOT 15
FADC250_ALLCH_GAIN  0.034 0.037 0.066 0.101 0.044 0.101 0.097 0.038 0.038 0.042 0.050 0.047 0.033 0.042 0.041 0.082
FADC250_CRATE end


# include trigger/CTOF_HTCC/tdcctof1.cnf

#
# include it with following:
#   include trigger/CTOF_HTCC/tdcctof1.cnf
#

TDC1190_CRATE tdcctof1

TDC1190_SLOT all

#before Oct 10, 2018
#TDC1190_W_WIDTH   500 
#TDC1190_W_OFFSET -8250

#Oct 10, 2018
TDC1190_W_WIDTH   250
TDC1190_W_OFFSET -8100

TDC1190_CRATE end

#
# extra shift for CTOF
#
#lcs changed FADC250_W_WIDTH from 296 to 192 10.9.2018
#lcs changed FADC250_GAIN from 0.04 to 0.048 10.25.2018
#vpk changed FADC250_GAIN from 0.048 to 0.066 11.15.2018

FADC250_CRATE adcctof1

FADC250_SLOT 3
#FADC250_W_OFFSET  7980
FADC250_W_OFFSET  7730
FADC250_W_WIDTH 192
FADC250_GAIN 0.066
FADC250_SLOT 4
#FADC250_W_OFFSET  7980
FADC250_W_OFFSET  7730
FADC250_W_WIDTH 192
FADC250_GAIN 0.066
FADC250_SLOT 5
#FADC250_W_OFFSET  7980
FADC250_W_OFFSET  7730
FADC250_W_WIDTH 192
FADC250_GAIN 0.066
FADC250_SLOT 6
#FADC250_W_OFFSET  7980
FADC250_W_OFFSET  7730
FADC250_W_WIDTH 192
FADC250_GAIN 0.066
FADC250_SLOT 7
#FADC250_W_OFFSET  7980
FADC250_W_OFFSET  7730
FADC250_W_WIDTH 192
FADC250_GAIN 0.066
FADC250_SLOT 8
#FADC250_W_OFFSET  7980
FADC250_W_OFFSET  7730
FADC250_W_WIDTH 192
FADC250_GAIN 0.066


#09.27.2018, updated timing and TET (N. Markov)
#10.09.2018, changed OFFSET to 192 (C. Smith)
FADC250_SLOT 13
#FADC250_W_OFFSET  7980
#FADC250_W_OFFSET  7730
FADC250_W_OFFSET  7630
FADC250_W_WIDTH 192
FADC250_TRG_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_NSB       12
FADC250_NSA       24
FADC250_NPEAK     1
FADC250_TET	  20

FADC250_SLOT 14
#FADC250_W_OFFSET  7980
#FADC250_W_OFFSET  7730
FADC250_W_OFFSET  7630
FADC250_W_WIDTH 192
FADC250_TRG_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_NSB       12
FADC250_NSA       24
FADC250_NPEAK     1
FADC250_TET       20

FADC250_SLOT 15
#FADC250_W_OFFSET  7980
#FADC250_W_OFFSET  7730
FADC250_W_OFFSET  7630
FADC250_TRG_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_W_WIDTH 192
FADC250_NSB       12
FADC250_NSA       24
FADC250_NPEAK     1
FADC250_TET       20

FADC250_CRATE end

# CND settings

# include trigger/CND/cnd_prod.cnf

#
# cnd production
#
#lcs changed FADC250_W_WIDTH from 400 to 256 10.9.2018
#
# FADCs
#
FADC250_CRATE adccnd1
FADC250_SLOT all
############
# FADC250_TET setting up to run 5130 included - Oct. 13, 2018
# and after 5140 included up to run #5163 included

#vpk 11/21/18
#FADC250_TET 60
FADC250_TET 40

#sergey: set GAIN 19-nov-2018
FADC250_GAIN 0.04

#
# New setting for test
#Run #5164 & #5165, 10/13/18
#FADC250_TET 40
# Run #5138 & #5139, 10/14/18
#FADC250_TET 20
#
FADC250_NSB 12
FADC250_NSA 60
FADC250_W_OFFSET  7730
FADC250_W_WIDTH   256


# include trigger/PEDS/hv_off/adccnd1_ped.cnf

FADC250_CRATE adccnd1
FADC250_SLOT 3
FADC250_ALLCH_PED  170.279  161.080  176.072  169.367  174.075  169.749  174.933  237.602  181.173  263.751  183.506  136.092  197.752  165.327  189.307  176.650
FADC250_SLOT 4
FADC250_ALLCH_PED  164.500  157.662  147.794  157.169  191.948  168.698  174.149  183.485  184.151  185.528  177.547  219.198  187.669  173.766  197.100  163.616
FADC250_SLOT 5
FADC250_ALLCH_PED  147.001  142.935  175.792  155.221  155.000  178.276  172.987  180.927  198.579  169.043  218.346  164.083  139.028  200.641  148.114  206.042
FADC250_SLOT 6
FADC250_ALLCH_PED  168.297  194.740  179.688  132.582  119.908  212.985  175.449  163.575  201.532  214.523  186.030  169.911  225.744  199.916  178.976  188.893
FADC250_SLOT 7
FADC250_ALLCH_PED  205.142  196.091  227.090  203.967  221.363  230.878  230.341  214.658  225.436  191.234  216.455  224.273  208.137  180.394  214.496  187.264
FADC250_SLOT 8
FADC250_ALLCH_PED  203.830  182.172  173.444  126.078  220.315  207.852  198.359  208.543  197.811  214.897  219.138  200.462  192.176  223.864  195.676  217.499
FADC250_SLOT 9
FADC250_ALLCH_PED  163.079  177.660  164.618  135.918  154.063  161.426  180.983  197.520  164.517  178.143  187.163  168.759  173.795  183.913  174.623  167.108
FADC250_SLOT 10
FADC250_ALLCH_PED  184.168  199.080  212.786  184.040  251.051  201.359  211.820  191.896  162.598  165.081  176.117  147.741  166.440  141.506  160.442  174.685
FADC250_SLOT 13
FADC250_ALLCH_PED  215.923  196.192  199.721  195.302  189.338  188.874  147.382  247.210  181.900  141.294  158.896  155.197  180.080  167.374  156.495  147.288
FADC250_CRATE end

FADC250_CRATE end


#
# TDCs
#


# include trigger/CND/adccnd1.cnf

#
# include it with following:
#   include trigger/CND/adccnd1.cnf
#

TDC1190_CRATE adccnd1

TDC1190_SLOT all

TDC1190_W_WIDTH   500
TDC1190_W_OFFSET -8200

TDC1190_CRATE end

#FT CAL AND HODO

# include trigger/FT/ft_default.cnf

# Default trigger file for FT #
# This is loaded during DOWNLOAD, since the main trigger file should include this.
# Note that adcft1,adcft2,adcft3 also take settings from files $CLON_PARMS/fadc250/adcftN.cnf. However, the present file is downloaded AFTER, hence if there are different settings here, these will be used. 

FADC250_CRATE adcft1

FADC250_SLOT all
FADC250_DAC  3300
#raw mode
FADC250_MODE      1
FADC250_NSB       20
FADC250_NSA       120
FADC250_NPEAK     1
##FADC250_W_OFFSET  7980
##FADC250_W_OFFSET  7730
##FADC250_W_OFFSET  7722

FADC250_W_OFFSET  7682
FADC250_W_WIDTH	   320

#pulse mode
##FADC250_MODE      3
##FADC250_NSB       20
##FADC250_NSA       120
##FADC250_NPEAK     3

#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15
FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
#FADC250_TET_IGNORE_MASK 1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0

###########################FADC250_CRATE end


# Note:
# 1) threshold used here is for both readout and triggering
# 2) if no zero suppresion is desired (i.e. want to readout all channels)
#    then set FADC250_TETIGNORE_MASK to all 1s and this will ignore
#    the threshold value for readout and only use it for triggering
# 3) this threshold is relative to the fadc pedestal/offsets used
FADC250_TET 15
#FADC250_TET 0


# include trigger/PEDS/hv_on/adcft1_ped.cnf

FADC250_SLOT 3
FADC250_ALLCH_PED  178.396  170.099  201.498  227.967  216.058  232.645  215.024  192.427  187.075  174.830  205.063  223.077  176.465  175.933  173.098  194.953
FADC250_SLOT 4
FADC250_ALLCH_PED  172.009  187.980  186.142  176.312  185.208  165.842  170.826  166.432  190.131  163.167  234.092  230.031  195.316  169.328  185.419  161.186
FADC250_SLOT 5
FADC250_ALLCH_PED  181.427  194.486  188.826  166.702  194.744  220.862  208.451  187.610  204.080  168.847  202.081  234.768  205.532  197.991  206.436  173.388
FADC250_SLOT 6
FADC250_ALLCH_PED  175.377  233.156  190.010  210.955  192.083  178.589  213.391  192.845  170.183  214.781  207.556  202.763  203.995  201.707  172.623  210.228
FADC250_SLOT 7
FADC250_ALLCH_PED  150.230  173.645  140.977  180.845  157.771  185.413  173.231  211.638  160.587  197.100  166.289  158.915  171.712  192.171  174.785  185.410
FADC250_SLOT 8
FADC250_ALLCH_PED  175.912  199.768  214.239  185.731  228.368  192.304  147.803  183.787  188.648  206.297  215.356  194.072  178.283  201.138  194.924  182.014
FADC250_SLOT 9
FADC250_ALLCH_PED  189.708  196.535  209.925  213.227  195.705  194.169  205.474  193.530  164.271  212.332  171.681  174.172  187.242  189.881  204.733  181.152
FADC250_SLOT 10
FADC250_ALLCH_PED  193.799  179.875  191.417  200.336  167.404  194.673  189.240  193.429  206.937  215.603  207.988  234.482  215.814  206.430  215.399  202.499
FADC250_SLOT 13
FADC250_ALLCH_PED  185.610  228.022  219.700  216.794  204.638  223.952  226.821  225.021  228.061  232.772  203.236  185.528  217.084  225.164  195.010  208.699
FADC250_SLOT 14
FADC250_ALLCH_PED  221.727  179.259  175.629  193.896  233.907  216.921  188.032  228.636  218.857  247.870  187.468  151.543  193.333  214.290  195.271  166.028
FADC250_SLOT 15
FADC250_ALLCH_PED  196.286  197.687  181.676  203.196  186.437  194.318  231.262  200.026  213.429  194.909  212.969  240.788  198.071  200.010  200.081  200.933

# include trigger/FT/adcft1_gain.cnf

#
# File generated by code makeGainFiles (author: Andrea Celentano) on: 2018-08-22.17:27:48
# Gain file used: FTCalCosmic_31975_31976_5deg_08-22-2018_08.53.29_AMcorrected.txt
#
FADC250_SLOT 3
FADC250_ALLCH_GAIN 0.118104 0.155948 0.137848 0.137981 0.14011 0.14685 0.17934 0.119183 0.16009 0.17934 0.128837 0.132993 0.151598 0.151534 0.14691 0.0017934 
FADC250_SLOT 4
FADC250_ALLCH_GAIN 0.129394 0.131337 0.17934 0.174117 0.130834 0.17934 0.161896 0.150928 0.174117 0.17934 0.153907 0.147061 0.140137 0.17934 0.17934 0.163259 
FADC250_SLOT 5
FADC250_ALLCH_GAIN 0.154139 0.157974 0.175997 0.15787 0.139673 0.137981 0.144892 0.17934 0.163557 0.140411 0.17591 0.17934 0.143962 0.120363 0.141241 0.239121 
FADC250_SLOT 6
FADC250_ALLCH_GAIN 0.143933 0.149016 0.17934 0.121876 0.147666 0.130028 0.126944 0.144309 0.152371 0.123982 0.117408 0.117082 0.122962 0.140991 0.138916 0.170638 
FADC250_SLOT 7
FADC250_ALLCH_GAIN 0.1196 0.11994 0.109421 0.132599 0.144513 0.149513 0.138407 0.118416 0.12198 0.154238 0.125963 0.127554 0.126163 0.137769 0.204961 0.127963 
FADC250_SLOT 8
FADC250_ALLCH_GAIN 0.128813 0.127986 0.154737 0.137242 0.128421 0.116568 0.124564 0.11604 0.11992 0.14011 0.139946 0.145127 0.141185 0.131337 0.127079 0.111565 
FADC250_SLOT 9
FADC250_ALLCH_GAIN 0.147091 0.12849 0.140274 0.128583 0.140165 0.17934 0.11824 0.136096 0.131169 0.138728 0.115036 0.153054 0.124932 0.142503 0.125743 0.167922 
FADC250_SLOT 10
FADC250_ALLCH_GAIN 0.158638 0.204961 0.121546 0.162042 0.126252 0.168474 0.144892 0.140521 0.123747 0.130834 0.139728 0.122396 0.125216 0.134893 0.148892 0.167412 
FADC250_SLOT 13
FADC250_ALLCH_GAIN 0.125633 0.204961 0.17934 0.17934 0.151119 0.179251 0.126497 0.144338 0.14548 0.204961 0.177521 0.17934 0.15039 0.204961 0.124197 0.147151 
FADC250_SLOT 14
FADC250_ALLCH_GAIN 0.165253 0.112881 0.17934 0.148062 0.122312 0.142193 0.127012 0.159308 0.129115 0.17934 0.138034 0.132599 0.149669 0.166945 0.17934 0.129511 
FADC250_SLOT 15
FADC250_ALLCH_GAIN 0.148861 0.11153 0.128675 0.204961 0.130169 0.153874 0.160484 0.129581 0.117755 0.141408 0.17934 0.161277 1 1 1 1 

# include trigger/FT/adcft1_delay.cnf

#FADC250_CH_DELAY    0   0     <- channel# and delay in ns (will be converted to clocks later)
#FADC250_ALLCH_DELAY 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

FADC250_SLOT 3
FADC250_ALLCH_DELAY 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40
FADC250_SLOT 4
FADC250_ALLCH_DELAY 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40
FADC250_SLOT 5
FADC250_ALLCH_DELAY 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40
FADC250_SLOT 6
FADC250_ALLCH_DELAY 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40
FADC250_SLOT 7
FADC250_ALLCH_DELAY 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40
FADC250_SLOT 8
FADC250_ALLCH_DELAY 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40
FADC250_SLOT 9
FADC250_ALLCH_DELAY 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40
FADC250_SLOT 10
FADC250_ALLCH_DELAY 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40
FADC250_SLOT 13
FADC250_ALLCH_DELAY 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40
FADC250_SLOT 14
FADC250_ALLCH_DELAY 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40
FADC250_SLOT 15
FADC250_ALLCH_DELAY 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40

FADC250_CRATE end


FADC250_CRATE adcft2

FADC250_SLOT all
FADC250_DAC  3300
#raw mode
FADC250_MODE      1
FADC250_NSB       20
FADC250_NSA       120
FADC250_NPEAK     1
##FADC250_W_OFFSET  7980
##FADC250_W_OFFSET  7730
##FADC250_W_OFFSET  7722

FADC250_W_OFFSET  7682
FADC250_W_WIDTH	   320

#pulse mode
##FADC250_MODE      3
##FADC250_NSB       20
##FADC250_NSA       120
##FADC250_NPEAK     3

#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15
FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
#FADC250_TET_IGNORE_MASK 1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0

###############################FADC250_CRATE end


# Note:
# 1) threshold used here is for both readout and triggering
# 2) if no zero suppresion is desired (i.e. want to readout all channels)
#    then set FADC250_TETIGNORE_MASK to all 1s and this will ignore
#    the threshold value for readout and only use it for triggering
# 3) this threshold is relative to the fadc pedestal/offsets used
FADC250_TET 15
#FADC250_TET 0


# include trigger/PEDS/hv_on/adcft2_ped.cnf

FADC250_SLOT 3
FADC250_ALLCH_PED  208.666  181.127  211.971  187.158  211.523  189.626  205.173  183.236  198.147  190.427  196.883  216.463  171.784  199.790  181.790  211.435
FADC250_SLOT 4
FADC250_ALLCH_PED  208.534  151.656  152.277  165.266  191.458  176.098  182.007  188.277  171.188  202.208  220.591  171.838  186.428  158.691  200.569  222.196
FADC250_SLOT 5
FADC250_ALLCH_PED  202.798  209.796  201.359  202.780  189.504  218.308  155.896  170.075  204.950  230.246  193.782  158.783  203.818  196.709  174.083  195.561
FADC250_SLOT 6
FADC250_ALLCH_PED  211.106  242.389  210.257  185.048  219.782  220.722  231.351  202.092  202.029  223.782  219.818  207.325  244.594  234.869  235.742  237.165
FADC250_SLOT 7
FADC250_ALLCH_PED  186.725  177.061  199.743  180.375  179.398  208.500  189.129  214.007  197.088  190.209  208.775  195.974  173.674  193.334  212.676  201.521
FADC250_SLOT 8
FADC250_ALLCH_PED  181.241  218.316  145.542  191.180  230.067  170.084  196.096  160.589  195.214  181.114  178.683  220.644  207.849  201.002  169.794  234.545
FADC250_SLOT 9
FADC250_ALLCH_PED  217.473  198.622  210.059  174.409  187.910  180.701  172.836  178.350  199.913  220.148  153.717  176.743  183.967  169.377  204.642  175.509
FADC250_SLOT 10
FADC250_ALLCH_PED  218.020  219.824  199.914  184.765  209.936  220.120  174.113  182.236  198.924  227.880  190.658  205.056  187.082  225.832  181.238  219.723
FADC250_SLOT 13
FADC250_ALLCH_PED  194.647  195.767  204.306  219.021  189.749  200.932  216.641  204.907  194.641  222.005  182.423  234.390  179.637  182.288  195.617  187.993
FADC250_SLOT 14
FADC250_ALLCH_PED  187.582  166.357  199.209  140.861  141.721  206.030  231.638  204.643  188.897  201.439  175.981  209.308  204.298  172.444  199.283  196.246

# include trigger/FT/adcft2_gain.cnf

#
# File generated by code makeGainFiles (author: Andrea Celentano) on: 2018-08-22.17:27:48
# Gain file used: FTCalCosmic_31975_31976_5deg_08-22-2018_08.53.29_AMcorrected.txt
#
FADC250_SLOT 3
FADC250_ALLCH_GAIN 0.17934 0.148277 0.17934 0.164306 0.155475 0.147514 0.17934 0.137716 0.204961 0.139321 0.150675 0.131121 0.13951 0.130122 0.239121 0.17934 
FADC250_SLOT 4
FADC250_ALLCH_GAIN 0.145865 0.204961 0.14273 0.130596 0.126052 0.204961 0.17934 0.176343 0.136407 0.142475 0.136692 0.16895 0.138034 0.168632 0.126363 0.17934 
FADC250_SLOT 5
FADC250_ALLCH_GAIN 0.178804 0.121566 0.151342 0.125523 0.118887 0.131844 0.150675 0.17934 0.14843 0.17934 0.1281 0.145865 0.128999 0.0017934 0.113113 0.140247 
FADC250_SLOT 6
FADC250_ALLCH_GAIN 0.145716 0.128215 0.140302 0.150833 0.137163 0.124154 0.145569 0.124911 0.139158 0.129792 0.138487 0.133141 0.12379 0.135351 0.12735 0.13711 
FADC250_SLOT 7
FADC250_ALLCH_GAIN 0.135454 0.136381 0.127147 0.128813 0.172071 0.17934 0.135915 0.136458 0.123555 0.134388 0.13761 0.117755 0.140055 0.145009 0.126765 0.144542 
FADC250_SLOT 8
FADC250_ALLCH_GAIN 0.128906 0.148738 0.123704 0.115778 0.17934 0.138567 0.120484 0.126185 0.139456 0.124998 0.147272 0.151406 0.12672 0.145127 0.139321 0.130075 
FADC250_SLOT 9
FADC250_ALLCH_GAIN 0.125347 0.121012 0.126631 0.17934 0.125107 0.137137 0.12735 0.150453 0.12169 0.121278 0.17934 0.16979 0.147727 0.0017934 0.1446 0.179296 
FADC250_SLOT 10
FADC250_ALLCH_GAIN 0.16907 0.138889 0.152371 0.130122 0.126967 0.137294 0.157282 0.135198 0.134312 0.126407 0.125282 0.0017934 0.123068 0.135071 0.15289 0.17934 
FADC250_SLOT 13
FADC250_ALLCH_GAIN 0.163222 0.177083 0.138755 0.17934 0.165749 0.0017934 0.239121 0.142503 0.204961 0.17934 0.17934 0.17934 0.129161 0.130548 0.150738 0.150833 
FADC250_SLOT 14
FADC250_ALLCH_GAIN 0.167023 0.141269 0.0017934 0.138193 0.137478 0.12526 0.17934 0.144659 0.204961 0.127057 0.129161 0.160699 0.143875 0.15394 0.12271 0.140494 

# include trigger/FT/adcft2_delay.cnf

#FADC250_CH_DELAY    0   0     <- channel# and delay in ns (will be converted to clocks later)
#FADC250_ALLCH_DELAY 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

FADC250_SLOT 3
FADC250_ALLCH_DELAY 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40
FADC250_SLOT 4
FADC250_ALLCH_DELAY 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40
FADC250_SLOT 5
FADC250_ALLCH_DELAY 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40
FADC250_SLOT 6
FADC250_ALLCH_DELAY 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40
FADC250_SLOT 7
FADC250_ALLCH_DELAY 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40
FADC250_SLOT 8
FADC250_ALLCH_DELAY 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40
FADC250_SLOT 9
FADC250_ALLCH_DELAY 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40
FADC250_SLOT 10
FADC250_ALLCH_DELAY 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40
FADC250_SLOT 13
FADC250_ALLCH_DELAY 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40
FADC250_SLOT 14
FADC250_ALLCH_DELAY 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40

#FADC250_SLOTS 4
#FADC250_CH_TET 12 110

FADC250_CRATE end



FADC250_CRATE adcft3

FADC250_SLOT all
FADC250_DAC  3300
#raw mode
FADC250_MODE      1
FADC250_NSB       10
FADC250_NSA       50
FADC250_NPEAK     1
##FADC250_W_OFFSET  7980
##FADC250_W_OFFSET  7730

FADC250_W_OFFSET  7690
FADC250_W_WIDTH	   320

#pulse mode
##FADC250_MODE      3
##FADC250_NSB       10
##FADC250_NSA       50
##FADC250_NPEAK     3

#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15
FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
#FADC250_TET_IGNORE_MASK 1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0

#######################FADC250_CRATE end


# Note:
# 1) threshold used here is for both readout and triggering
# 2) if no zero suppresion is desired (i.e. want to readout all channels)
#    then set FADC250_TETIGNORE_MASK to all 1s and this will ignore
#    the threshold value for readout and only use it for triggering
# 3) this threshold is relative to the fadc pedestal/offsets used

FADC250_TET 50
#FADC250_TET 0


# include trigger/PEDS/hv_on/adcft3_ped.cnf

FADC250_SLOT 3
FADC250_ALLCH_PED  163.386  149.364  190.576  180.180  209.703  235.575  211.339  201.626  181.728  199.789  174.251  166.428  189.255  172.662  203.960  193.584
FADC250_SLOT 4
FADC250_ALLCH_PED  193.175  272.425  415.240  186.662  195.230  214.190  199.738  207.552  189.233  163.701  222.240  196.954  177.117  201.397  182.014  221.286
FADC250_SLOT 5
FADC250_ALLCH_PED  209.846  187.622  222.359  194.789   97.222  207.656  220.576   93.679  195.638  223.698  223.952  216.761  207.853  202.983  237.182  206.572
FADC250_SLOT 6
FADC250_ALLCH_PED  189.986  204.422  184.002  177.062  149.254  196.328  200.270  185.515  238.062  209.198  210.677  203.983  151.308  230.287  189.490  193.511
FADC250_SLOT 7
FADC250_ALLCH_PED  198.048  233.415  209.636  205.722  209.277  214.138  209.021  205.442  216.095  214.146  233.494  218.156  220.966  205.785  220.892  218.133
FADC250_SLOT 8
FADC250_ALLCH_PED  197.967  196.560  175.981  168.983  147.904  198.724  184.649  200.051  217.715  210.533  217.786  207.872  205.439  194.487  223.681  188.623
FADC250_SLOT 9
FADC250_ALLCH_PED  225.065  170.892  169.895  196.794  173.871  176.158  186.014  218.732  206.917  189.167  157.864  199.103  174.480  187.605  175.503  212.185
FADC250_SLOT 10
FADC250_ALLCH_PED  197.192  216.990  210.082  235.100  201.117  214.853  213.458  170.018  207.970  233.435  207.098  204.964  199.993  199.244  186.092  227.726
FADC250_SLOT 13
FADC250_ALLCH_PED  223.340  176.578  174.097  188.830  223.850  207.447  228.072  225.071  235.400  204.848  183.154  185.160  183.950  206.883  210.944  191.315
FADC250_SLOT 14
FADC250_ALLCH_PED  187.957  214.166  203.391  208.022  215.063  195.832  227.461  208.456  187.211  199.638  196.849  201.895  207.953  240.302  232.189  199.202
FADC250_SLOT 15
FADC250_ALLCH_PED  214.202  195.921  177.665  205.167  218.404  206.369  224.504  206.647  206.163  208.122  183.900  201.893  208.212  204.863  229.254  214.152
FADC250_SLOT 16
FADC250_ALLCH_PED  179.040  200.611  218.264  178.770  198.645  199.734  194.547  193.151  214.461  195.940  152.153  208.466  164.165  194.578  194.399  149.928
FADC250_SLOT 17
FADC250_ALLCH_PED  206.737  223.282  190.050  179.097  199.977  175.709  195.351  171.110  205.091  179.733  211.649  242.545  173.901  196.769  190.896  207.421
FADC250_SLOT 18
FADC250_ALLCH_PED  216.793  194.800  195.349  184.957  188.401  185.159  210.079  213.582  223.400  209.017  186.270  240.917  211.339  188.344  191.586  197.897
FADC250_SLOT 19
FADC250_ALLCH_PED  188.595  197.253  177.748  216.998  227.196  200.292  210.378  220.201  183.150  182.893  224.708  185.484  195.994  212.614  156.756  195.473

# include trigger/FT/adcft3_gain.cnf

FADC250_SLOT 3
FADC250_ALLCH_GAIN   0.020601   0.021433   0.020831   0.021973   0.021393   0.021927   0.021269   0.021230   0.021478   0.019070   0.019228   0.019411   0.020821   0.018868   0.020336   0.019917 
FADC250_SLOT 4
FADC250_ALLCH_GAIN   0.022190   0.020896   0.020819   0.020936   0.020890   0.021249   0.020788   0.021339   0.020333   0.019671   0.019029   0.018571   0.018944   0.018853   0.018011   0.021368 
FADC250_SLOT 5
FADC250_ALLCH_GAIN   0.020767   0.020350   0.020470   0.020307   0.019516   0.019823   0.019682   1.000000   0.021573   0.020951   0.020685   0.022037   0.020514   0.021058   0.020723   0.020710 
FADC250_SLOT 6
FADC250_ALLCH_GAIN   0.021675   0.021106   0.021436   0.020985   0.021042   0.020920   0.021033   0.020926   0.018119   0.017262   0.021625   0.022225   0.017906   0.022037   0.021827   0.021419 
FADC250_SLOT 7
FADC250_ALLCH_GAIN   0.020629   0.009768   0.020872   0.020629   0.021087   0.020579   0.009768   0.021168   0.022556   0.009768   0.016259   0.021763   0.016493   0.009768   0.022269   0.020946 
FADC250_SLOT 8
FADC250_ALLCH_GAIN   0.020784   0.021133   0.021470   0.021206   0.021807   0.021790   0.021864   0.021133   0.021104   0.019687   0.021141   0.021471   0.018883   0.019443   0.019646   0.018956 
FADC250_SLOT 9
FADC250_ALLCH_GAIN   0.021623   0.021407   0.021861   0.021311   0.020795   0.044481   0.021133   0.021485   0.009768   0.076278   0.018371   0.022906   0.021076   0.021229   0.018810   0.022460 
FADC250_SLOT 10
FADC250_ALLCH_GAIN   0.021293   0.021872   0.021443   0.021392   0.009768   0.009768   0.024220   0.020965   0.022321   0.020780   0.020554   0.021448   0.009768   0.014867   0.021551   0.021892 
FADC250_SLOT 13
FADC250_ALLCH_GAIN   0.021978   0.020897   0.022082   0.022142   0.022040   0.021688   0.009768   0.022248   0.022448   0.020895   0.009768   0.020245   0.016737   0.018649   0.021772   0.021918 
FADC250_SLOT 14
FADC250_ALLCH_GAIN   0.021285   0.021573   0.021804   0.009768   0.021562   0.021711   0.020419   0.020535   0.009768   0.009768   0.019652   0.022003   0.022265   0.021385   0.020919   0.021383 
FADC250_SLOT 15
FADC250_ALLCH_GAIN   0.021684   0.020251   0.021126   0.019273   0.020612   0.021637   0.020695   0.021108   0.020355   0.020743   0.020782   0.021093   0.017792   0.018598   0.021715   0.020847 
FADC250_SLOT 16
FADC250_ALLCH_GAIN   0.020886   0.020830   0.021258   0.021490   0.021235   0.020690   0.021460   0.021573   0.020983   0.020689   0.021674   0.021660   0.019970   0.020580   0.020817   0.021310 
FADC250_SLOT 17
FADC250_ALLCH_GAIN   0.021894   0.021445   0.021112   0.022185   0.021464   0.019741   0.020868   0.021001   0.019038   0.018902   0.021820   0.020646   0.017644   0.020805   0.020947   0.022021 
FADC250_SLOT 18
FADC250_ALLCH_GAIN   0.021880   0.021475   0.021725   0.020583   0.020532   0.021553   0.021772   0.021195   0.021082   0.019296   0.017336   0.015617   0.020660   0.017760   0.020898   0.021512 
FADC250_SLOT 19
FADC250_ALLCH_GAIN   1.000000   0.021060   1.000000   0.020823   0.021046   1.000000   0.021038   1.000000   1.000000   0.019539   1.000000   0.019827   0.016967   1.000000   0.017722   1.000000 


FADC250_CRATE end


#SVT

# include trigger/SVT/svt_prod.trg


# SVT thresholds

VSCM_CRATE svt1

VSCM_SLOT 3

# include trigger/SVT/high_thresholds.cnf

# Set discriminators on U3,U4 FSSR2 chips
# 01/28/2019 changed hit thresholds from 30 to 35 (R1Bottom)
FSSR_ADDR_REG_DISC_THR        2        0        35 
FSSR_ADDR_REG_DISC_THR        3        0        35
FSSR_ADDR_REG_DISC_THR        6        0        35
FSSR_ADDR_REG_DISC_THR        7        0        35

FSSR_ADDR_REG_DISC_THR        2        1        50
FSSR_ADDR_REG_DISC_THR        3        1        50
FSSR_ADDR_REG_DISC_THR        6        1        50
FSSR_ADDR_REG_DISC_THR        7        1        50

FSSR_ADDR_REG_DISC_THR        2        2        65
FSSR_ADDR_REG_DISC_THR        3        2        65
FSSR_ADDR_REG_DISC_THR        6        2        65
FSSR_ADDR_REG_DISC_THR        7        2        65

FSSR_ADDR_REG_DISC_THR        2        3        80
FSSR_ADDR_REG_DISC_THR        3        3        80
FSSR_ADDR_REG_DISC_THR        6        3        80
FSSR_ADDR_REG_DISC_THR        7        3        80

FSSR_ADDR_REG_DISC_THR        2        4        95
FSSR_ADDR_REG_DISC_THR        3        4        95
FSSR_ADDR_REG_DISC_THR        6        4        95
FSSR_ADDR_REG_DISC_THR        7        4        95

FSSR_ADDR_REG_DISC_THR        2        5        110
FSSR_ADDR_REG_DISC_THR        3        5        110
FSSR_ADDR_REG_DISC_THR        6        5        110
FSSR_ADDR_REG_DISC_THR        7        5        110

FSSR_ADDR_REG_DISC_THR        2        6        125
FSSR_ADDR_REG_DISC_THR        3        6        125
FSSR_ADDR_REG_DISC_THR        6        6        125
FSSR_ADDR_REG_DISC_THR        7        6        125

FSSR_ADDR_REG_DISC_THR        2        7        140
FSSR_ADDR_REG_DISC_THR        3        7        140
FSSR_ADDR_REG_DISC_THR        6        7        140
FSSR_ADDR_REG_DISC_THR        7        7        140

VSCM_SLOT 3

# include trigger/SVT/high_thresholds_r1s2b.cnf

# Set discriminators on FSSR2 chips
# 01/28/2019 changed hit threshold from 33 to 35
FSSR_ADDR_REG_DISC_THR        6        0        35
FSSR_ADDR_REG_DISC_THR        7        0        35

FSSR_ADDR_REG_DISC_THR        6        1        50
FSSR_ADDR_REG_DISC_THR        7        1        50

FSSR_ADDR_REG_DISC_THR        6        2        65
FSSR_ADDR_REG_DISC_THR        7        2        65

FSSR_ADDR_REG_DISC_THR        6        3        80
FSSR_ADDR_REG_DISC_THR        7        3        80

FSSR_ADDR_REG_DISC_THR        6        4        95
FSSR_ADDR_REG_DISC_THR        7        4        95

FSSR_ADDR_REG_DISC_THR        6        5        110
FSSR_ADDR_REG_DISC_THR        7        5        110

FSSR_ADDR_REG_DISC_THR        6        6        125
FSSR_ADDR_REG_DISC_THR        7        6        125

FSSR_ADDR_REG_DISC_THR        6        7        140
FSSR_ADDR_REG_DISC_THR        7        7        140

VSCM_SLOT 4

# include trigger/SVT/high_thresholds.cnf

# Set discriminators on U3,U4 FSSR2 chips
# 01/28/2019 changed hit thresholds from 30 to 35 (R1Bottom)
FSSR_ADDR_REG_DISC_THR        2        0        35 
FSSR_ADDR_REG_DISC_THR        3        0        35
FSSR_ADDR_REG_DISC_THR        6        0        35
FSSR_ADDR_REG_DISC_THR        7        0        35

FSSR_ADDR_REG_DISC_THR        2        1        50
FSSR_ADDR_REG_DISC_THR        3        1        50
FSSR_ADDR_REG_DISC_THR        6        1        50
FSSR_ADDR_REG_DISC_THR        7        1        50

FSSR_ADDR_REG_DISC_THR        2        2        65
FSSR_ADDR_REG_DISC_THR        3        2        65
FSSR_ADDR_REG_DISC_THR        6        2        65
FSSR_ADDR_REG_DISC_THR        7        2        65

FSSR_ADDR_REG_DISC_THR        2        3        80
FSSR_ADDR_REG_DISC_THR        3        3        80
FSSR_ADDR_REG_DISC_THR        6        3        80
FSSR_ADDR_REG_DISC_THR        7        3        80

FSSR_ADDR_REG_DISC_THR        2        4        95
FSSR_ADDR_REG_DISC_THR        3        4        95
FSSR_ADDR_REG_DISC_THR        6        4        95
FSSR_ADDR_REG_DISC_THR        7        4        95

FSSR_ADDR_REG_DISC_THR        2        5        110
FSSR_ADDR_REG_DISC_THR        3        5        110
FSSR_ADDR_REG_DISC_THR        6        5        110
FSSR_ADDR_REG_DISC_THR        7        5        110

FSSR_ADDR_REG_DISC_THR        2        6        125
FSSR_ADDR_REG_DISC_THR        3        6        125
FSSR_ADDR_REG_DISC_THR        6        6        125
FSSR_ADDR_REG_DISC_THR        7        6        125

FSSR_ADDR_REG_DISC_THR        2        7        140
FSSR_ADDR_REG_DISC_THR        3        7        140
FSSR_ADDR_REG_DISC_THR        6        7        140
FSSR_ADDR_REG_DISC_THR        7        7        140

VSCM_SLOT 5

# include trigger/SVT/high_thresholds.cnf

# Set discriminators on U3,U4 FSSR2 chips
# 01/28/2019 changed hit thresholds from 30 to 35 (R1Bottom)
FSSR_ADDR_REG_DISC_THR        2        0        35 
FSSR_ADDR_REG_DISC_THR        3        0        35
FSSR_ADDR_REG_DISC_THR        6        0        35
FSSR_ADDR_REG_DISC_THR        7        0        35

FSSR_ADDR_REG_DISC_THR        2        1        50
FSSR_ADDR_REG_DISC_THR        3        1        50
FSSR_ADDR_REG_DISC_THR        6        1        50
FSSR_ADDR_REG_DISC_THR        7        1        50

FSSR_ADDR_REG_DISC_THR        2        2        65
FSSR_ADDR_REG_DISC_THR        3        2        65
FSSR_ADDR_REG_DISC_THR        6        2        65
FSSR_ADDR_REG_DISC_THR        7        2        65

FSSR_ADDR_REG_DISC_THR        2        3        80
FSSR_ADDR_REG_DISC_THR        3        3        80
FSSR_ADDR_REG_DISC_THR        6        3        80
FSSR_ADDR_REG_DISC_THR        7        3        80

FSSR_ADDR_REG_DISC_THR        2        4        95
FSSR_ADDR_REG_DISC_THR        3        4        95
FSSR_ADDR_REG_DISC_THR        6        4        95
FSSR_ADDR_REG_DISC_THR        7        4        95

FSSR_ADDR_REG_DISC_THR        2        5        110
FSSR_ADDR_REG_DISC_THR        3        5        110
FSSR_ADDR_REG_DISC_THR        6        5        110
FSSR_ADDR_REG_DISC_THR        7        5        110

FSSR_ADDR_REG_DISC_THR        2        6        125
FSSR_ADDR_REG_DISC_THR        3        6        125
FSSR_ADDR_REG_DISC_THR        6        6        125
FSSR_ADDR_REG_DISC_THR        7        6        125

FSSR_ADDR_REG_DISC_THR        2        7        140
FSSR_ADDR_REG_DISC_THR        3        7        140
FSSR_ADDR_REG_DISC_THR        6        7        140
FSSR_ADDR_REG_DISC_THR        7        7        140

VSCM_SLOT 7

# include trigger/SVT/high_thresholds_c1_bottom_r2s1b.cnf

# Set discriminators on FSSR2 chips
# 01/28 changed hit threshold from 31 to 40
FSSR_ADDR_REG_DISC_THR        2        0        40
FSSR_ADDR_REG_DISC_THR        3        0        40

FSSR_ADDR_REG_DISC_THR        2        1        50
FSSR_ADDR_REG_DISC_THR        3        1        50

FSSR_ADDR_REG_DISC_THR        2        2        65
FSSR_ADDR_REG_DISC_THR        3        2        65

FSSR_ADDR_REG_DISC_THR        2        3        80
FSSR_ADDR_REG_DISC_THR        3        3        80

FSSR_ADDR_REG_DISC_THR        2        4        95
FSSR_ADDR_REG_DISC_THR        3        4        95

FSSR_ADDR_REG_DISC_THR        2        5        110
FSSR_ADDR_REG_DISC_THR        3        5        110

FSSR_ADDR_REG_DISC_THR        2        6        125
FSSR_ADDR_REG_DISC_THR        3        6        125

FSSR_ADDR_REG_DISC_THR        2        7        140
FSSR_ADDR_REG_DISC_THR        3        7        140

VSCM_SLOT 8

# include trigger/SVT/high_thresholds_c1_bottom_r2s3b.cnf

# Set discriminators on FSSR2 chips
# 01/28/2019 changed hit threshold from 34 to 35
FSSR_ADDR_REG_DISC_THR        2        0        35
FSSR_ADDR_REG_DISC_THR        3        0        35

FSSR_ADDR_REG_DISC_THR        2        1        50
FSSR_ADDR_REG_DISC_THR        3        1        50

FSSR_ADDR_REG_DISC_THR        2        2        65
FSSR_ADDR_REG_DISC_THR        3        2        65

FSSR_ADDR_REG_DISC_THR        2        3        80
FSSR_ADDR_REG_DISC_THR        3        3        80

FSSR_ADDR_REG_DISC_THR        2        4        95
FSSR_ADDR_REG_DISC_THR        3        4        95

FSSR_ADDR_REG_DISC_THR        2        5        110
FSSR_ADDR_REG_DISC_THR        3        5        110

FSSR_ADDR_REG_DISC_THR        2        6        125
FSSR_ADDR_REG_DISC_THR        3        6        125

FSSR_ADDR_REG_DISC_THR        2        7        140
FSSR_ADDR_REG_DISC_THR        3        7        140


# include trigger/SVT/killmask_svt1.cnf

# FSSR_ADDR_REG_KILL_STRIP <chip 0-7> <strip 0-127>
VSCM_CRATE svt1
VSCM_SLOT 3
#R1S1B strips 172 173 10/08/2018 YG added 43(171) on 10/16/2018
FSSR_ADDR_REG_KILL_STRIP 3  43
FSSR_ADDR_REG_KILL_STRIP 3  44
FSSR_ADDR_REG_KILL_STRIP 3  45

VSCM_SLOT 7
#R2S1B
FSSR_ADDR_REG_KILL_STRIP 2  68
FSSR_ADDR_REG_KILL_STRIP 2  69
FSSR_ADDR_REG_KILL_STRIP 2  70
FSSR_ADDR_REG_KILL_STRIP 2  71

VSCM_SLOT 8
#R2S3B 02/03/2019 added strip 12
FSSR_ADDR_REG_KILL_STRIP 3  8
FSSR_ADDR_REG_KILL_STRIP 3  9
FSSR_ADDR_REG_KILL_STRIP 3  10
FSSR_ADDR_REG_KILL_STRIP 3  11
FSSR_ADDR_REG_KILL_STRIP 3  12

VSCM_SLOT 17
#R3S18B 10/19/2018 YG added strips 1 and 3 10/20/2018 YG added strips 0 and 4
FSSR_ADDR_REG_KILL_STRIP 3  0
FSSR_ADDR_REG_KILL_STRIP 3  1
FSSR_ADDR_REG_KILL_STRIP 3  2
FSSR_ADDR_REG_KILL_STRIP 3  3
FSSR_ADDR_REG_KILL_STRIP 3  4

VSCM_CRATE end
VSCM_CRATE end

VSCM_CRATE svt2

VSCM_SLOT 3

# include trigger/SVT/high_thresholds.cnf

# Set discriminators on U3,U4 FSSR2 chips
# 01/28/2019 changed hit thresholds from 30 to 35 (R1Bottom)
FSSR_ADDR_REG_DISC_THR        2        0        35 
FSSR_ADDR_REG_DISC_THR        3        0        35
FSSR_ADDR_REG_DISC_THR        6        0        35
FSSR_ADDR_REG_DISC_THR        7        0        35

FSSR_ADDR_REG_DISC_THR        2        1        50
FSSR_ADDR_REG_DISC_THR        3        1        50
FSSR_ADDR_REG_DISC_THR        6        1        50
FSSR_ADDR_REG_DISC_THR        7        1        50

FSSR_ADDR_REG_DISC_THR        2        2        65
FSSR_ADDR_REG_DISC_THR        3        2        65
FSSR_ADDR_REG_DISC_THR        6        2        65
FSSR_ADDR_REG_DISC_THR        7        2        65

FSSR_ADDR_REG_DISC_THR        2        3        80
FSSR_ADDR_REG_DISC_THR        3        3        80
FSSR_ADDR_REG_DISC_THR        6        3        80
FSSR_ADDR_REG_DISC_THR        7        3        80

FSSR_ADDR_REG_DISC_THR        2        4        95
FSSR_ADDR_REG_DISC_THR        3        4        95
FSSR_ADDR_REG_DISC_THR        6        4        95
FSSR_ADDR_REG_DISC_THR        7        4        95

FSSR_ADDR_REG_DISC_THR        2        5        110
FSSR_ADDR_REG_DISC_THR        3        5        110
FSSR_ADDR_REG_DISC_THR        6        5        110
FSSR_ADDR_REG_DISC_THR        7        5        110

FSSR_ADDR_REG_DISC_THR        2        6        125
FSSR_ADDR_REG_DISC_THR        3        6        125
FSSR_ADDR_REG_DISC_THR        6        6        125
FSSR_ADDR_REG_DISC_THR        7        6        125

FSSR_ADDR_REG_DISC_THR        2        7        140
FSSR_ADDR_REG_DISC_THR        3        7        140
FSSR_ADDR_REG_DISC_THR        6        7        140
FSSR_ADDR_REG_DISC_THR        7        7        140


# include trigger/SVT/high_thresholds_r1s5t.cnf

# Set discriminators on FSSR2 chips
# 01/28/2019 changed hit threshold from 34 to 35
FSSR_ADDR_REG_DISC_THR        4        0        35
FSSR_ADDR_REG_DISC_THR        5        0        35

FSSR_ADDR_REG_DISC_THR        4        1        50
FSSR_ADDR_REG_DISC_THR        5        1        50

FSSR_ADDR_REG_DISC_THR        4        2        65
FSSR_ADDR_REG_DISC_THR        5        2        65

FSSR_ADDR_REG_DISC_THR        4        3        80
FSSR_ADDR_REG_DISC_THR        5        3        80

FSSR_ADDR_REG_DISC_THR        4        4        95
FSSR_ADDR_REG_DISC_THR        5        4        95

FSSR_ADDR_REG_DISC_THR        4        5        110
FSSR_ADDR_REG_DISC_THR        5        5        110

FSSR_ADDR_REG_DISC_THR        4        6        125
FSSR_ADDR_REG_DISC_THR        5        6        125

FSSR_ADDR_REG_DISC_THR        4        7        140
FSSR_ADDR_REG_DISC_THR        5        7        140

VSCM_SLOT 4

# include trigger/SVT/high_thresholds.cnf

# Set discriminators on U3,U4 FSSR2 chips
# 01/28/2019 changed hit thresholds from 30 to 35 (R1Bottom)
FSSR_ADDR_REG_DISC_THR        2        0        35 
FSSR_ADDR_REG_DISC_THR        3        0        35
FSSR_ADDR_REG_DISC_THR        6        0        35
FSSR_ADDR_REG_DISC_THR        7        0        35

FSSR_ADDR_REG_DISC_THR        2        1        50
FSSR_ADDR_REG_DISC_THR        3        1        50
FSSR_ADDR_REG_DISC_THR        6        1        50
FSSR_ADDR_REG_DISC_THR        7        1        50

FSSR_ADDR_REG_DISC_THR        2        2        65
FSSR_ADDR_REG_DISC_THR        3        2        65
FSSR_ADDR_REG_DISC_THR        6        2        65
FSSR_ADDR_REG_DISC_THR        7        2        65

FSSR_ADDR_REG_DISC_THR        2        3        80
FSSR_ADDR_REG_DISC_THR        3        3        80
FSSR_ADDR_REG_DISC_THR        6        3        80
FSSR_ADDR_REG_DISC_THR        7        3        80

FSSR_ADDR_REG_DISC_THR        2        4        95
FSSR_ADDR_REG_DISC_THR        3        4        95
FSSR_ADDR_REG_DISC_THR        6        4        95
FSSR_ADDR_REG_DISC_THR        7        4        95

FSSR_ADDR_REG_DISC_THR        2        5        110
FSSR_ADDR_REG_DISC_THR        3        5        110
FSSR_ADDR_REG_DISC_THR        6        5        110
FSSR_ADDR_REG_DISC_THR        7        5        110

FSSR_ADDR_REG_DISC_THR        2        6        125
FSSR_ADDR_REG_DISC_THR        3        6        125
FSSR_ADDR_REG_DISC_THR        6        6        125
FSSR_ADDR_REG_DISC_THR        7        6        125

FSSR_ADDR_REG_DISC_THR        2        7        140
FSSR_ADDR_REG_DISC_THR        3        7        140
FSSR_ADDR_REG_DISC_THR        6        7        140
FSSR_ADDR_REG_DISC_THR        7        7        140

VSCM_SLOT 5

# include trigger/SVT/high_thresholds.cnf

# Set discriminators on U3,U4 FSSR2 chips
# 01/28/2019 changed hit thresholds from 30 to 35 (R1Bottom)
FSSR_ADDR_REG_DISC_THR        2        0        35 
FSSR_ADDR_REG_DISC_THR        3        0        35
FSSR_ADDR_REG_DISC_THR        6        0        35
FSSR_ADDR_REG_DISC_THR        7        0        35

FSSR_ADDR_REG_DISC_THR        2        1        50
FSSR_ADDR_REG_DISC_THR        3        1        50
FSSR_ADDR_REG_DISC_THR        6        1        50
FSSR_ADDR_REG_DISC_THR        7        1        50

FSSR_ADDR_REG_DISC_THR        2        2        65
FSSR_ADDR_REG_DISC_THR        3        2        65
FSSR_ADDR_REG_DISC_THR        6        2        65
FSSR_ADDR_REG_DISC_THR        7        2        65

FSSR_ADDR_REG_DISC_THR        2        3        80
FSSR_ADDR_REG_DISC_THR        3        3        80
FSSR_ADDR_REG_DISC_THR        6        3        80
FSSR_ADDR_REG_DISC_THR        7        3        80

FSSR_ADDR_REG_DISC_THR        2        4        95
FSSR_ADDR_REG_DISC_THR        3        4        95
FSSR_ADDR_REG_DISC_THR        6        4        95
FSSR_ADDR_REG_DISC_THR        7        4        95

FSSR_ADDR_REG_DISC_THR        2        5        110
FSSR_ADDR_REG_DISC_THR        3        5        110
FSSR_ADDR_REG_DISC_THR        6        5        110
FSSR_ADDR_REG_DISC_THR        7        5        110

FSSR_ADDR_REG_DISC_THR        2        6        125
FSSR_ADDR_REG_DISC_THR        3        6        125
FSSR_ADDR_REG_DISC_THR        6        6        125
FSSR_ADDR_REG_DISC_THR        7        6        125

FSSR_ADDR_REG_DISC_THR        2        7        140
FSSR_ADDR_REG_DISC_THR        3        7        140
FSSR_ADDR_REG_DISC_THR        6        7        140
FSSR_ADDR_REG_DISC_THR        7        7        140

VSCM_SLOT 7

# include trigger/SVT/high_thresholds_c1_bottom_r2s5b.cnf

# Set discriminators on FSSR2 chips
# 01/28/2019 changed hit threshold from 33 to 40
FSSR_ADDR_REG_DISC_THR        2        0        40
FSSR_ADDR_REG_DISC_THR        3        0        40

FSSR_ADDR_REG_DISC_THR        2        1        50
FSSR_ADDR_REG_DISC_THR        3        1        50

FSSR_ADDR_REG_DISC_THR        2        2        65
FSSR_ADDR_REG_DISC_THR        3        2        65

FSSR_ADDR_REG_DISC_THR        2        3        80
FSSR_ADDR_REG_DISC_THR        3        3        80

FSSR_ADDR_REG_DISC_THR        2        4        95
FSSR_ADDR_REG_DISC_THR        3        4        95

FSSR_ADDR_REG_DISC_THR        2        5        110
FSSR_ADDR_REG_DISC_THR        3        5        110

FSSR_ADDR_REG_DISC_THR        2        6        125
FSSR_ADDR_REG_DISC_THR        3        6        125

FSSR_ADDR_REG_DISC_THR        2        7        140
FSSR_ADDR_REG_DISC_THR        3        7        140

VSCM_SLOT 9

# include trigger/SVT/high_thresholds_c2_top_r2s10t.cnf

# Set discriminators on FSSR2 chips
# 01/28/2019 changed hit threshold from 32 to 35
FSSR_ADDR_REG_DISC_THR        4        0        35
FSSR_ADDR_REG_DISC_THR        5        0        35

FSSR_ADDR_REG_DISC_THR        4        1        50
FSSR_ADDR_REG_DISC_THR        5        1        50

FSSR_ADDR_REG_DISC_THR        4        2        65
FSSR_ADDR_REG_DISC_THR        5        2        65

FSSR_ADDR_REG_DISC_THR        4        3        80
FSSR_ADDR_REG_DISC_THR        5        3        80

FSSR_ADDR_REG_DISC_THR        4        4        95
FSSR_ADDR_REG_DISC_THR        5        4        95

FSSR_ADDR_REG_DISC_THR        4        5        110
FSSR_ADDR_REG_DISC_THR        5        5        110

FSSR_ADDR_REG_DISC_THR        4        6        125
FSSR_ADDR_REG_DISC_THR        5        6        125

FSSR_ADDR_REG_DISC_THR        4        7        140
FSSR_ADDR_REG_DISC_THR        5        7        140

#include trigger/SVT/killmask_r2s10t.cnf

# include trigger/SVT/killmask_svt2.cnf

VSCM_CRATE svt2

VSCM_SLOT 4
#R1S6T strip 145 01/25/2019 YG
FSSR_ADDR_REG_KILL_STRIP 1  16

VSCM_SLOT 9
# FSSR_ADDR_REG_KILL_STRIP <chip 0-7> <strip 0-127>
#R2S10T
FSSR_ADDR_REG_KILL_STRIP 4  36
FSSR_ADDR_REG_KILL_STRIP 4  37
FSSR_ADDR_REG_KILL_STRIP 4  38
FSSR_ADDR_REG_KILL_STRIP 4  39

VSCM_SLOT 7
#R2S5B
FSSR_ADDR_REG_KILL_STRIP 2  109
FSSR_ADDR_REG_KILL_STRIP 2  110
FSSR_ADDR_REG_KILL_STRIP 2  111
FSSR_ADDR_REG_KILL_STRIP 2  112

VSCM_SLOT 16
#R3S12U4 strip 176 08/11/2018 YG, 175, 177 01/25/2019
FSSR_ADDR_REG_KILL_STRIP 3  46
FSSR_ADDR_REG_KILL_STRIP 3  47
FSSR_ADDR_REG_KILL_STRIP 3  48

VSCM_CRATE end
VSCM_CRATE end
#include trigger/SVT/killmask.cnf


#BAND

# include trigger/BAND/band_default_prod.cnf

#
# FADC
#
FADC250_CRATE adcband1
FADC250_SLOT all
FADC250_DAC  3300

#when decreased, ADC pulse moves left
FADC250_W_OFFSET  7750
FADC250_W_WIDTH  400
#FADC250_W_OFFSET  7590
#raw mode
FADC250_MODE 1
FADC250_NSB	4	
FADC250_NSA 24
FADC250_TET 62

# include fadc250/adcband1_ped.cnf

FADC250_CRATE adcband1
FADC250_SLOT 3
FADC250_ALLCH_PED   89.201  103.987   95.367   85.709   89.582   75.686  108.483   91.788   99.270   93.339  121.457  139.281  104.009   98.338   72.889  101.024
FADC250_SLOT 4
FADC250_ALLCH_PED  151.155   92.412   80.862  105.547  117.608   94.093  120.935   99.101  101.204  143.851   69.680  131.054  100.993   76.570   98.993  117.887
FADC250_SLOT 5
FADC250_ALLCH_PED  122.306  100.903  132.567   95.453  110.553  136.946  106.536  116.718  123.538  138.989  131.096  121.310  137.530  123.346  113.415  124.472
FADC250_SLOT 6
FADC250_ALLCH_PED  107.754   78.094   90.885  111.605  130.541  115.954  123.339  106.777  114.169  104.814  134.263   64.159  130.726  104.472   83.294  121.131
FADC250_SLOT 7
FADC250_ALLCH_PED  141.229  122.097   85.174  119.942  131.440  109.988  104.823  126.293  125.195  134.635   83.699  125.541   99.605  113.370   87.032  121.466
FADC250_SLOT 8
FADC250_ALLCH_PED  131.407  119.241  141.465  131.482  142.904  145.913  127.257   87.837   94.115  116.536  109.432  141.347   97.699  121.597   92.458  144.944
FADC250_SLOT 9
FADC250_ALLCH_PED  110.760   95.346  117.045  106.605  138.913  102.874   64.759  109.267  106.615  134.041   89.033   90.905  131.808  137.278  108.999  133.658
FADC250_SLOT 10
FADC250_ALLCH_PED   98.925  113.562  119.632  121.815  115.316   85.453  131.442  126.496  107.832  128.663   95.755  102.246   89.072  121.306   85.937  103.267
FADC250_SLOT 13
FADC250_ALLCH_PED  143.777  160.083  140.174  147.947  138.524  132.111  176.274  139.880  159.133  139.854  135.734  124.973  129.179  138.690  143.045  113.308
FADC250_SLOT 14
FADC250_ALLCH_PED   88.597  110.813  121.797  128.136  179.188  184.177  138.176  157.492  101.216  134.978  126.820  131.426  136.665  135.754  161.083  123.767
FADC250_SLOT 15
FADC250_ALLCH_PED  112.479  101.992  106.666  113.378   88.520  120.833  149.315  119.837  125.592  123.004  110.546   92.172  125.690  108.877  136.706  124.488
FADC250_SLOT 16
FADC250_ALLCH_PED  132.255  112.409  109.059  102.715  124.442  103.715  123.104   71.283  125.081   95.048  102.945  102.709  117.885  122.780  114.716  112.450
FADC250_SLOT 17
FADC250_ALLCH_PED  125.448  124.615  142.988  127.395  125.048  130.788  135.174  135.204  144.318  149.379  148.313  112.641  129.598  111.384   98.496  127.095
FADC250_SLOT 18
FADC250_ALLCH_PED  143.953  132.965  134.589  144.635  124.857  149.014  128.265  165.962  130.277  160.642  125.295  124.240  159.620  135.547  118.745  139.321
FADC250_SLOT 19
FADC250_ALLCH_PED  114.631  127.884   98.497   82.063   54.213  115.056  112.892  116.140  124.815  121.929   94.306  106.593   67.730  111.181  104.614   94.464
FADC250_SLOT 20
FADC250_ALLCH_PED  132.701  136.299  153.980  140.999  156.334  159.640  118.291  122.489  157.724  159.512  137.058  145.188  141.950  141.237   96.120  133.203
FADC250_CRATE end
FADC250_CRATE end
#
# dsc2 config file for expid=clondev
#
DSC2_CRATE     tdcband1
DSC2_SLOT       all
DSC2_WIDTH       20     40
DSC2_THRESHOLD   14  104
DSC2_CRATE     end
#
# tdc1190 config file - example
TDC1190_CRATE tdcband1
TDC1190_SLOT all
TDC1190_BERR_FIFO  1
TDC1190_BLT_EVENTS 1
TDC1190_N_HITS     64
TDC1190_ALMOSTFULL 16384
TDC1190_OUT_PROG   2
TDC1190_W_WIDTH   1500
TDC1190_W_OFFSET -8500
TDC1190_W_EXTRA    25
TDC1190_W_REJECT   50
TDC1190_EDGE       2
TDC1190_CRATE end

#######################################
# Trigger stage 1 (crates with FADCs) #
#######################################

# ECAL
VTP_CRATE adcecal1vtp

# include trigger/VTP/ecalvtp_low_thres.cnf

##VTP_W_OFFSET 7900
VTP_W_OFFSET 7650
VTP_W_WIDTH 400

#        slot: 10 13  9 14  8 15  7 16  6 17  5 18  4 19  3 20
#     payload:  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16
VTP_PAYLOAD_EN  1  1  1  1  1  1  1  1  1  1  1  1  1  0  1  0

#      fiber:  1  2  3  4
VTP_FIBER_EN   1  0  0  0

#      slot:       3      4      5      6      7      8      9      10     13     14     15     16     17     18     19     20
VTP_ECS_FADCSUM_CH 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0x0FFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0x0FFF 0x0000 0x0000


#VTP_ECS_THRESHOLDS   <Strip> <Peak> <Cluster>
#Units: 1/10MeV = 100 keV   10=1 MeV

###VTP_ECS_THRESHOLDS    50   80   150
VTP_ECS_THRESHOLDS    9   20   100
VTP_ECS_NFRAMES       3
VTP_ECS_DIPFACTOR     1
VTP_ECS_NSTRIP        0     0
VTP_ECS_DALITZ        69    74
#70-73

VTP_ECS_INNER_COSMIC_EMIN       50
VTP_ECS_INNER_COSMIC_MULTMAX    1
VTP_ECS_INNER_COSMIC_HITWIDTH   64
VTP_ECS_INNER_COSMIC_EVALDELAY  32

VTP_ECS_OUTER_COSMIC_EMIN       100
VTP_ECS_OUTER_COSMIC_MULTMAX    1
VTP_ECS_OUTER_COSMIC_HITWIDTH   64
VTP_ECS_OUTER_COSMIC_EVALDELAY  32
VTP_CRATE end

VTP_CRATE adcecal2vtp

# include trigger/VTP/ecalvtp_low_thres.cnf

##VTP_W_OFFSET 7900
VTP_W_OFFSET 7650
VTP_W_WIDTH 400

#        slot: 10 13  9 14  8 15  7 16  6 17  5 18  4 19  3 20
#     payload:  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16
VTP_PAYLOAD_EN  1  1  1  1  1  1  1  1  1  1  1  1  1  0  1  0

#      fiber:  1  2  3  4
VTP_FIBER_EN   1  0  0  0

#      slot:       3      4      5      6      7      8      9      10     13     14     15     16     17     18     19     20
VTP_ECS_FADCSUM_CH 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0x0FFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0x0FFF 0x0000 0x0000


#VTP_ECS_THRESHOLDS   <Strip> <Peak> <Cluster>
#Units: 1/10MeV = 100 keV   10=1 MeV

###VTP_ECS_THRESHOLDS    50   80   150
VTP_ECS_THRESHOLDS    9   20   100
VTP_ECS_NFRAMES       3
VTP_ECS_DIPFACTOR     1
VTP_ECS_NSTRIP        0     0
VTP_ECS_DALITZ        69    74
#70-73

VTP_ECS_INNER_COSMIC_EMIN       50
VTP_ECS_INNER_COSMIC_MULTMAX    1
VTP_ECS_INNER_COSMIC_HITWIDTH   64
VTP_ECS_INNER_COSMIC_EVALDELAY  32

VTP_ECS_OUTER_COSMIC_EMIN       100
VTP_ECS_OUTER_COSMIC_MULTMAX    1
VTP_ECS_OUTER_COSMIC_HITWIDTH   64
VTP_ECS_OUTER_COSMIC_EVALDELAY  32
VTP_CRATE end

VTP_CRATE adcecal3vtp

# include trigger/VTP/ecalvtp_low_thres.cnf

##VTP_W_OFFSET 7900
VTP_W_OFFSET 7650
VTP_W_WIDTH 400

#        slot: 10 13  9 14  8 15  7 16  6 17  5 18  4 19  3 20
#     payload:  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16
VTP_PAYLOAD_EN  1  1  1  1  1  1  1  1  1  1  1  1  1  0  1  0

#      fiber:  1  2  3  4
VTP_FIBER_EN   1  0  0  0

#      slot:       3      4      5      6      7      8      9      10     13     14     15     16     17     18     19     20
VTP_ECS_FADCSUM_CH 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0x0FFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0x0FFF 0x0000 0x0000


#VTP_ECS_THRESHOLDS   <Strip> <Peak> <Cluster>
#Units: 1/10MeV = 100 keV   10=1 MeV

###VTP_ECS_THRESHOLDS    50   80   150
VTP_ECS_THRESHOLDS    9   20   100
VTP_ECS_NFRAMES       3
VTP_ECS_DIPFACTOR     1
VTP_ECS_NSTRIP        0     0
VTP_ECS_DALITZ        69    74
#70-73

VTP_ECS_INNER_COSMIC_EMIN       50
VTP_ECS_INNER_COSMIC_MULTMAX    1
VTP_ECS_INNER_COSMIC_HITWIDTH   64
VTP_ECS_INNER_COSMIC_EVALDELAY  32

VTP_ECS_OUTER_COSMIC_EMIN       100
VTP_ECS_OUTER_COSMIC_MULTMAX    1
VTP_ECS_OUTER_COSMIC_HITWIDTH   64
VTP_ECS_OUTER_COSMIC_EVALDELAY  32
VTP_CRATE end

VTP_CRATE adcecal4vtp

# include trigger/VTP/ecalvtp_low_thres.cnf

##VTP_W_OFFSET 7900
VTP_W_OFFSET 7650
VTP_W_WIDTH 400

#        slot: 10 13  9 14  8 15  7 16  6 17  5 18  4 19  3 20
#     payload:  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16
VTP_PAYLOAD_EN  1  1  1  1  1  1  1  1  1  1  1  1  1  0  1  0

#      fiber:  1  2  3  4
VTP_FIBER_EN   1  0  0  0

#      slot:       3      4      5      6      7      8      9      10     13     14     15     16     17     18     19     20
VTP_ECS_FADCSUM_CH 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0x0FFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0x0FFF 0x0000 0x0000


#VTP_ECS_THRESHOLDS   <Strip> <Peak> <Cluster>
#Units: 1/10MeV = 100 keV   10=1 MeV

###VTP_ECS_THRESHOLDS    50   80   150
VTP_ECS_THRESHOLDS    9   20   100
VTP_ECS_NFRAMES       3
VTP_ECS_DIPFACTOR     1
VTP_ECS_NSTRIP        0     0
VTP_ECS_DALITZ        69    74
#70-73

VTP_ECS_INNER_COSMIC_EMIN       50
VTP_ECS_INNER_COSMIC_MULTMAX    1
VTP_ECS_INNER_COSMIC_HITWIDTH   64
VTP_ECS_INNER_COSMIC_EVALDELAY  32

VTP_ECS_OUTER_COSMIC_EMIN       100
VTP_ECS_OUTER_COSMIC_MULTMAX    1
VTP_ECS_OUTER_COSMIC_HITWIDTH   64
VTP_ECS_OUTER_COSMIC_EVALDELAY  32
VTP_CRATE end

VTP_CRATE adcecal5vtp

# include trigger/VTP/ecalvtp_low_thres.cnf

##VTP_W_OFFSET 7900
VTP_W_OFFSET 7650
VTP_W_WIDTH 400

#        slot: 10 13  9 14  8 15  7 16  6 17  5 18  4 19  3 20
#     payload:  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16
VTP_PAYLOAD_EN  1  1  1  1  1  1  1  1  1  1  1  1  1  0  1  0

#      fiber:  1  2  3  4
VTP_FIBER_EN   1  0  0  0

#      slot:       3      4      5      6      7      8      9      10     13     14     15     16     17     18     19     20
VTP_ECS_FADCSUM_CH 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0x0FFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0x0FFF 0x0000 0x0000


#VTP_ECS_THRESHOLDS   <Strip> <Peak> <Cluster>
#Units: 1/10MeV = 100 keV   10=1 MeV

###VTP_ECS_THRESHOLDS    50   80   150
VTP_ECS_THRESHOLDS    9   20   100
VTP_ECS_NFRAMES       3
VTP_ECS_DIPFACTOR     1
VTP_ECS_NSTRIP        0     0
VTP_ECS_DALITZ        69    74
#70-73

VTP_ECS_INNER_COSMIC_EMIN       50
VTP_ECS_INNER_COSMIC_MULTMAX    1
VTP_ECS_INNER_COSMIC_HITWIDTH   64
VTP_ECS_INNER_COSMIC_EVALDELAY  32

VTP_ECS_OUTER_COSMIC_EMIN       100
VTP_ECS_OUTER_COSMIC_MULTMAX    1
VTP_ECS_OUTER_COSMIC_HITWIDTH   64
VTP_ECS_OUTER_COSMIC_EVALDELAY  32
VTP_CRATE end

VTP_CRATE adcecal6vtp

# include trigger/VTP/ecalvtp_low_thres.cnf

##VTP_W_OFFSET 7900
VTP_W_OFFSET 7650
VTP_W_WIDTH 400

#        slot: 10 13  9 14  8 15  7 16  6 17  5 18  4 19  3 20
#     payload:  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16
VTP_PAYLOAD_EN  1  1  1  1  1  1  1  1  1  1  1  1  1  0  1  0

#      fiber:  1  2  3  4
VTP_FIBER_EN   1  0  0  0

#      slot:       3      4      5      6      7      8      9      10     13     14     15     16     17     18     19     20
VTP_ECS_FADCSUM_CH 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0x0FFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0xFFFF 0x0FFF 0x0000 0x0000


#VTP_ECS_THRESHOLDS   <Strip> <Peak> <Cluster>
#Units: 1/10MeV = 100 keV   10=1 MeV

###VTP_ECS_THRESHOLDS    50   80   150
VTP_ECS_THRESHOLDS    9   20   100
VTP_ECS_NFRAMES       3
VTP_ECS_DIPFACTOR     1
VTP_ECS_NSTRIP        0     0
VTP_ECS_DALITZ        69    74
#70-73

VTP_ECS_INNER_COSMIC_EMIN       50
VTP_ECS_INNER_COSMIC_MULTMAX    1
VTP_ECS_INNER_COSMIC_HITWIDTH   64
VTP_ECS_INNER_COSMIC_EVALDELAY  32

VTP_ECS_OUTER_COSMIC_EMIN       100
VTP_ECS_OUTER_COSMIC_MULTMAX    1
VTP_ECS_OUTER_COSMIC_HITWIDTH   64
VTP_ECS_OUTER_COSMIC_EVALDELAY  32
VTP_CRATE end

# PCAL
VTP_CRATE adcpcal1vtp

# include trigger/VTP/pcalvtp_low_thres.cnf

##VTP_W_OFFSET 7900
VTP_W_OFFSET 7650
VTP_W_WIDTH 400

#        slot: 10 13  9 14  8 15  7 16  6 17  5 18  4 19  3 20
#     payload:  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16
VTP_PAYLOAD_EN  1  1  1  1  1  1  1  1  1  0  1  0  1  0  1  0

#      fiber:  1  2  3  4
VTP_FIBER_EN   1  0  0  0

#VTP_PCS_THRESHOLDS   <Strip> <Peak> <Cluster>
#Units: 1/10MeV = 100 keV   10=1 MeV 

##VTP_PCS_THRESHOLDS   50  80  150
###VTP_PCS_THRESHOLDS   20  40  150
VTP_PCS_THRESHOLDS   10  18  100

VTP_PCS_NFRAMES       3
VTP_PCS_DIPFACTOR     1
VTP_PCS_NSTRIP        0     0
VTP_PCS_DALITZ        400   520
#around 462


VTP_PCS_COSMIC_EMIN       100
VTP_PCS_COSMIC_MULTMAX    1
VTP_PCS_COSMIC_HITWIDTH   64
VTP_PCS_COSMIC_EVALDELAY  32

# 0-u/v/w coincidence, 1-pixel
VTP_PCS_COSMIC_PIXELEN    1


# include trigger/VTP/pcuvtp_default.cnf

VTP_W_OFFSET 7650
VTP_W_WIDTH 400

#        slot: 10 13  9 14  8 15  7 16  6 17  5 18  4 19  3 20
#     payload:  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16
VTP_PAYLOAD_EN  1  1  1  1  1  1  1  1  1  0  1  0  1  0  1  0

#      fiber:  1  2  3  4
VTP_FIBER_EN   1  0  0  0

VTP_PCU_THRESHOLDS    10   10   8000
VTP_CRATE end

VTP_CRATE adcpcal2vtp

# include trigger/VTP/pcalvtp_low_thres.cnf

##VTP_W_OFFSET 7900
VTP_W_OFFSET 7650
VTP_W_WIDTH 400

#        slot: 10 13  9 14  8 15  7 16  6 17  5 18  4 19  3 20
#     payload:  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16
VTP_PAYLOAD_EN  1  1  1  1  1  1  1  1  1  0  1  0  1  0  1  0

#      fiber:  1  2  3  4
VTP_FIBER_EN   1  0  0  0

#VTP_PCS_THRESHOLDS   <Strip> <Peak> <Cluster>
#Units: 1/10MeV = 100 keV   10=1 MeV 

##VTP_PCS_THRESHOLDS   50  80  150
###VTP_PCS_THRESHOLDS   20  40  150
VTP_PCS_THRESHOLDS   10  18  100

VTP_PCS_NFRAMES       3
VTP_PCS_DIPFACTOR     1
VTP_PCS_NSTRIP        0     0
VTP_PCS_DALITZ        400   520
#around 462


VTP_PCS_COSMIC_EMIN       100
VTP_PCS_COSMIC_MULTMAX    1
VTP_PCS_COSMIC_HITWIDTH   64
VTP_PCS_COSMIC_EVALDELAY  32

# 0-u/v/w coincidence, 1-pixel
VTP_PCS_COSMIC_PIXELEN    1


# include trigger/VTP/pcuvtp_default.cnf

VTP_W_OFFSET 7650
VTP_W_WIDTH 400

#        slot: 10 13  9 14  8 15  7 16  6 17  5 18  4 19  3 20
#     payload:  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16
VTP_PAYLOAD_EN  1  1  1  1  1  1  1  1  1  0  1  0  1  0  1  0

#      fiber:  1  2  3  4
VTP_FIBER_EN   1  0  0  0

VTP_PCU_THRESHOLDS    10   10   8000
VTP_CRATE end

VTP_CRATE adcpcal3vtp

# include trigger/VTP/pcalvtp_low_thres.cnf

##VTP_W_OFFSET 7900
VTP_W_OFFSET 7650
VTP_W_WIDTH 400

#        slot: 10 13  9 14  8 15  7 16  6 17  5 18  4 19  3 20
#     payload:  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16
VTP_PAYLOAD_EN  1  1  1  1  1  1  1  1  1  0  1  0  1  0  1  0

#      fiber:  1  2  3  4
VTP_FIBER_EN   1  0  0  0

#VTP_PCS_THRESHOLDS   <Strip> <Peak> <Cluster>
#Units: 1/10MeV = 100 keV   10=1 MeV 

##VTP_PCS_THRESHOLDS   50  80  150
###VTP_PCS_THRESHOLDS   20  40  150
VTP_PCS_THRESHOLDS   10  18  100

VTP_PCS_NFRAMES       3
VTP_PCS_DIPFACTOR     1
VTP_PCS_NSTRIP        0     0
VTP_PCS_DALITZ        400   520
#around 462


VTP_PCS_COSMIC_EMIN       100
VTP_PCS_COSMIC_MULTMAX    1
VTP_PCS_COSMIC_HITWIDTH   64
VTP_PCS_COSMIC_EVALDELAY  32

# 0-u/v/w coincidence, 1-pixel
VTP_PCS_COSMIC_PIXELEN    1


# include trigger/VTP/pcuvtp_default.cnf

VTP_W_OFFSET 7650
VTP_W_WIDTH 400

#        slot: 10 13  9 14  8 15  7 16  6 17  5 18  4 19  3 20
#     payload:  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16
VTP_PAYLOAD_EN  1  1  1  1  1  1  1  1  1  0  1  0  1  0  1  0

#      fiber:  1  2  3  4
VTP_FIBER_EN   1  0  0  0

VTP_PCU_THRESHOLDS    10   10   8000
VTP_CRATE end

VTP_CRATE adcpcal4vtp

# include trigger/VTP/pcalvtp_low_thres.cnf

##VTP_W_OFFSET 7900
VTP_W_OFFSET 7650
VTP_W_WIDTH 400

#        slot: 10 13  9 14  8 15  7 16  6 17  5 18  4 19  3 20
#     payload:  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16
VTP_PAYLOAD_EN  1  1  1  1  1  1  1  1  1  0  1  0  1  0  1  0

#      fiber:  1  2  3  4
VTP_FIBER_EN   1  0  0  0

#VTP_PCS_THRESHOLDS   <Strip> <Peak> <Cluster>
#Units: 1/10MeV = 100 keV   10=1 MeV 

##VTP_PCS_THRESHOLDS   50  80  150
###VTP_PCS_THRESHOLDS   20  40  150
VTP_PCS_THRESHOLDS   10  18  100

VTP_PCS_NFRAMES       3
VTP_PCS_DIPFACTOR     1
VTP_PCS_NSTRIP        0     0
VTP_PCS_DALITZ        400   520
#around 462


VTP_PCS_COSMIC_EMIN       100
VTP_PCS_COSMIC_MULTMAX    1
VTP_PCS_COSMIC_HITWIDTH   64
VTP_PCS_COSMIC_EVALDELAY  32

# 0-u/v/w coincidence, 1-pixel
VTP_PCS_COSMIC_PIXELEN    1


# include trigger/VTP/pcuvtp_default.cnf

VTP_W_OFFSET 7650
VTP_W_WIDTH 400

#        slot: 10 13  9 14  8 15  7 16  6 17  5 18  4 19  3 20
#     payload:  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16
VTP_PAYLOAD_EN  1  1  1  1  1  1  1  1  1  0  1  0  1  0  1  0

#      fiber:  1  2  3  4
VTP_FIBER_EN   1  0  0  0

VTP_PCU_THRESHOLDS    10   10   8000
VTP_CRATE end

VTP_CRATE adcpcal5vtp

# include trigger/VTP/pcalvtp_low_thres.cnf

##VTP_W_OFFSET 7900
VTP_W_OFFSET 7650
VTP_W_WIDTH 400

#        slot: 10 13  9 14  8 15  7 16  6 17  5 18  4 19  3 20
#     payload:  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16
VTP_PAYLOAD_EN  1  1  1  1  1  1  1  1  1  0  1  0  1  0  1  0

#      fiber:  1  2  3  4
VTP_FIBER_EN   1  0  0  0

#VTP_PCS_THRESHOLDS   <Strip> <Peak> <Cluster>
#Units: 1/10MeV = 100 keV   10=1 MeV 

##VTP_PCS_THRESHOLDS   50  80  150
###VTP_PCS_THRESHOLDS   20  40  150
VTP_PCS_THRESHOLDS   10  18  100

VTP_PCS_NFRAMES       3
VTP_PCS_DIPFACTOR     1
VTP_PCS_NSTRIP        0     0
VTP_PCS_DALITZ        400   520
#around 462


VTP_PCS_COSMIC_EMIN       100
VTP_PCS_COSMIC_MULTMAX    1
VTP_PCS_COSMIC_HITWIDTH   64
VTP_PCS_COSMIC_EVALDELAY  32

# 0-u/v/w coincidence, 1-pixel
VTP_PCS_COSMIC_PIXELEN    1


# include trigger/VTP/pcuvtp_default.cnf

VTP_W_OFFSET 7650
VTP_W_WIDTH 400

#        slot: 10 13  9 14  8 15  7 16  6 17  5 18  4 19  3 20
#     payload:  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16
VTP_PAYLOAD_EN  1  1  1  1  1  1  1  1  1  0  1  0  1  0  1  0

#      fiber:  1  2  3  4
VTP_FIBER_EN   1  0  0  0

VTP_PCU_THRESHOLDS    10   10   8000
VTP_CRATE end

VTP_CRATE adcpcal6vtp

# include trigger/VTP/pcalvtp_low_thres.cnf

##VTP_W_OFFSET 7900
VTP_W_OFFSET 7650
VTP_W_WIDTH 400

#        slot: 10 13  9 14  8 15  7 16  6 17  5 18  4 19  3 20
#     payload:  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16
VTP_PAYLOAD_EN  1  1  1  1  1  1  1  1  1  0  1  0  1  0  1  0

#      fiber:  1  2  3  4
VTP_FIBER_EN   1  0  0  0

#VTP_PCS_THRESHOLDS   <Strip> <Peak> <Cluster>
#Units: 1/10MeV = 100 keV   10=1 MeV 

##VTP_PCS_THRESHOLDS   50  80  150
###VTP_PCS_THRESHOLDS   20  40  150
VTP_PCS_THRESHOLDS   10  18  100

VTP_PCS_NFRAMES       3
VTP_PCS_DIPFACTOR     1
VTP_PCS_NSTRIP        0     0
VTP_PCS_DALITZ        400   520
#around 462


VTP_PCS_COSMIC_EMIN       100
VTP_PCS_COSMIC_MULTMAX    1
VTP_PCS_COSMIC_HITWIDTH   64
VTP_PCS_COSMIC_EVALDELAY  32

# 0-u/v/w coincidence, 1-pixel
VTP_PCS_COSMIC_PIXELEN    1


# include trigger/VTP/pcuvtp_default.cnf

VTP_W_OFFSET 7650
VTP_W_WIDTH 400

#        slot: 10 13  9 14  8 15  7 16  6 17  5 18  4 19  3 20
#     payload:  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16
VTP_PAYLOAD_EN  1  1  1  1  1  1  1  1  1  0  1  0  1  0  1  0

#      fiber:  1  2  3  4
VTP_FIBER_EN   1  0  0  0

VTP_PCU_THRESHOLDS    10   10   8000
VTP_CRATE end
#
# HTCC
#
VTP_CRATE adcctof1vtp

# include trigger/VTP/htcc_prod_2phe.cnf


# Unit: 1/10 Phe     1 = 0.1phe
#
#                       strip  mult cluster 
#                         |     |     |
###VTP_HTCC_THRESHOLDS       1     0    30
###VTP_HTCC_THRESHOLDS       1     0    5
VTP_HTCC_THRESHOLDS       1     0    20

# VTP_HTCC_NFRAMES 0=4ns, 1=8ns, 2=12ns, 3=16ns coincidence
VTP_HTCC_NFRAMES       3
VTP_CRATE end

#FT (3 VTPs inside the file)

# include trigger/VTP/ftvtp_prod.cnf

#A.C. on 12 dec 2017: created followign file taking what was in ft_selftrigger_VTP.trg

VTP_CRATE adcft1vtp

VTP_FIRMWARE fe_vtp_hallb_v7_ftcal1.bin

#VTP_W_OFFSET 1400
##VTP_W_OFFSET 7900
#VTP_W_OFFSET 7650
VTP_W_OFFSET 7730
VTP_W_WIDTH  400

#        slot: 10 13  9 14  8 15  7 16  6 17  5 18  4 19  3 20
#     payload:  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16
VTP_PAYLOAD_EN  1  1  1  1  1  1  1  0  1  0  1  0  1  0  1  0

#      fiber:  1  2  3  4
VTP_FIBER_EN   1  1  1  1

# Cluster seed hit minimum energy to form cluster. Units MeV
#VTP_FTCAL_SEED_EMIN   100
VTP_FTCAL_SEED_EMIN 50
# Cluster hit timing coicidence (with respect to seed). Units: +/-Xns
VTP_FTCAL_SEED_DT     16
# Hodo coincidence dt (with respect to seed). Units: +/-Xns
VTP_FTCAL_HODO_DT     16

VTP_CRATE end




VTP_CRATE adcft2vtp

VTP_FIRMWARE fe_vtp_hallb_v7_ftcal2.bin

#VTP_W_OFFSET 1400
##VTP_W_OFFSET 7900
#VTP_W_OFFSET 7650
VTP_W_OFFSET 7730
VTP_W_WIDTH  400

#        slot: 10 13  9 14  8 15  7 16  6 17  5 18  4 19  3 20
#     payload:  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16
VTP_PAYLOAD_EN  1  1  1  1  1  0  1  0  1  0  1  0  1  0  1  0

#      fiber:  1  2  3  4
VTP_FIBER_EN   1  1  1  1

# Cluster seed hit minimum energy to form cluster. Units MeV
#VTP_FTCAL_SEED_EMIN   100
VTP_FTCAL_SEED_EMIN   50 
# Cluster hit timing coicidence (with respect to seed). Units: +/-Xns
VTP_FTCAL_SEED_DT     16
# Hodo coincidence dt (with respect to seed). Units: +/-Xns
VTP_FTCAL_HODO_DT     16
VTP_CRATE end


VTP_CRATE adcft3vtp

VTP_FIRMWARE fe_vtp_hallb_v7_fthodo.bin

#VTP_W_OFFSET 1400
##VTP_W_OFFSET 7900
VTP_W_OFFSET 7650
VTP_W_WIDTH  400

#        slot: 10 13  9 14  8 15  7 16  6 17  5 18  4 19  3 20
#     payload:  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16
VTP_PAYLOAD_EN  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  0

#      fiber:  1  2  3  4
VTP_FIBER_EN   1  1  1  1

# Hodoscope minimum hodoscope hit energy
#A.C. 19/2/2018: this is in % with respect to MIP charge. For example, 20 means 20 % of the MIP charge 

VTP_FTHODO_EMIN    25

VTP_CRATE end

# FTOF
VTP_CRATE adcftof1vtp

# include trigger/VTP/ftofvtp_prod.cnf

##VTP_W_OFFSET 7900
VTP_W_OFFSET 7650
VTP_W_WIDTH 400

#        slot: 10 13  9 14  8 15  7 16  6 17  5 18  4 19  3 20
#     payload:  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16
VTP_PAYLOAD_EN  1  1  1  1  1  1  1  1  1  0  1  0  1  0  1  0

#      fiber:  1  2  3  4
VTP_FIBER_EN   1  0  0  0

#                      strip mult cluster 
# Unit: 1/10 Phe     1 = 0.1MeV

#                    strip  sqrt  n/a
#                      |     |    |
#VTP_FTOF_THRESHOLDS    20     50    0
#A.C. changed this 4 october 2018 
VTP_FTOF_THRESHOLDS    20     20    0	
# VTP_FTOF_NFRAMES 0=4ns, 1=8ns, 2=12ns, 3=16ns coincidence
VTP_FTOF_NFRAMES       8
VTP_CRATE end
VTP_CRATE adcftof2vtp

# include trigger/VTP/ftofvtp_prod.cnf

##VTP_W_OFFSET 7900
VTP_W_OFFSET 7650
VTP_W_WIDTH 400

#        slot: 10 13  9 14  8 15  7 16  6 17  5 18  4 19  3 20
#     payload:  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16
VTP_PAYLOAD_EN  1  1  1  1  1  1  1  1  1  0  1  0  1  0  1  0

#      fiber:  1  2  3  4
VTP_FIBER_EN   1  0  0  0

#                      strip mult cluster 
# Unit: 1/10 Phe     1 = 0.1MeV

#                    strip  sqrt  n/a
#                      |     |    |
#VTP_FTOF_THRESHOLDS    20     50    0
#A.C. changed this 4 october 2018 
VTP_FTOF_THRESHOLDS    20     20    0	
# VTP_FTOF_NFRAMES 0=4ns, 1=8ns, 2=12ns, 3=16ns coincidence
VTP_FTOF_NFRAMES       8
VTP_CRATE end
VTP_CRATE adcftof3vtp

# include trigger/VTP/ftofvtp_prod.cnf

##VTP_W_OFFSET 7900
VTP_W_OFFSET 7650
VTP_W_WIDTH 400

#        slot: 10 13  9 14  8 15  7 16  6 17  5 18  4 19  3 20
#     payload:  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16
VTP_PAYLOAD_EN  1  1  1  1  1  1  1  1  1  0  1  0  1  0  1  0

#      fiber:  1  2  3  4
VTP_FIBER_EN   1  0  0  0

#                      strip mult cluster 
# Unit: 1/10 Phe     1 = 0.1MeV

#                    strip  sqrt  n/a
#                      |     |    |
#VTP_FTOF_THRESHOLDS    20     50    0
#A.C. changed this 4 october 2018 
VTP_FTOF_THRESHOLDS    20     20    0	
# VTP_FTOF_NFRAMES 0=4ns, 1=8ns, 2=12ns, 3=16ns coincidence
VTP_FTOF_NFRAMES       8
VTP_CRATE end
VTP_CRATE adcftof4vtp

# include trigger/VTP/ftofvtp_prod.cnf

##VTP_W_OFFSET 7900
VTP_W_OFFSET 7650
VTP_W_WIDTH 400

#        slot: 10 13  9 14  8 15  7 16  6 17  5 18  4 19  3 20
#     payload:  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16
VTP_PAYLOAD_EN  1  1  1  1  1  1  1  1  1  0  1  0  1  0  1  0

#      fiber:  1  2  3  4
VTP_FIBER_EN   1  0  0  0

#                      strip mult cluster 
# Unit: 1/10 Phe     1 = 0.1MeV

#                    strip  sqrt  n/a
#                      |     |    |
#VTP_FTOF_THRESHOLDS    20     50    0
#A.C. changed this 4 october 2018 
VTP_FTOF_THRESHOLDS    20     20    0	
# VTP_FTOF_NFRAMES 0=4ns, 1=8ns, 2=12ns, 3=16ns coincidence
VTP_FTOF_NFRAMES       8
VTP_CRATE end
VTP_CRATE adcftof5vtp

# include trigger/VTP/ftofvtp_prod.cnf

##VTP_W_OFFSET 7900
VTP_W_OFFSET 7650
VTP_W_WIDTH 400

#        slot: 10 13  9 14  8 15  7 16  6 17  5 18  4 19  3 20
#     payload:  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16
VTP_PAYLOAD_EN  1  1  1  1  1  1  1  1  1  0  1  0  1  0  1  0

#      fiber:  1  2  3  4
VTP_FIBER_EN   1  0  0  0

#                      strip mult cluster 
# Unit: 1/10 Phe     1 = 0.1MeV

#                    strip  sqrt  n/a
#                      |     |    |
#VTP_FTOF_THRESHOLDS    20     50    0
#A.C. changed this 4 october 2018 
VTP_FTOF_THRESHOLDS    20     20    0	
# VTP_FTOF_NFRAMES 0=4ns, 1=8ns, 2=12ns, 3=16ns coincidence
VTP_FTOF_NFRAMES       8
VTP_CRATE end
VTP_CRATE adcftof6vtp

# include trigger/VTP/ftofvtp_prod.cnf

##VTP_W_OFFSET 7900
VTP_W_OFFSET 7650
VTP_W_WIDTH 400

#        slot: 10 13  9 14  8 15  7 16  6 17  5 18  4 19  3 20
#     payload:  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16
VTP_PAYLOAD_EN  1  1  1  1  1  1  1  1  1  0  1  0  1  0  1  0

#      fiber:  1  2  3  4
VTP_FIBER_EN   1  0  0  0

#                      strip mult cluster 
# Unit: 1/10 Phe     1 = 0.1MeV

#                    strip  sqrt  n/a
#                      |     |    |
#VTP_FTOF_THRESHOLDS    20     50    0
#A.C. changed this 4 october 2018 
VTP_FTOF_THRESHOLDS    20     20    0	
# VTP_FTOF_NFRAMES 0=4ns, 1=8ns, 2=12ns, 3=16ns coincidence
VTP_FTOF_NFRAMES       8
VTP_CRATE end

# CTOF
VTP_CRATE adcctof1vtp

# include trigger/VTP/ctofvtp_prod.cnf

#vpk changed sqrt from 30 to 1.5 11.15.18
#
# Unit: 1/10 Phe     1 = 0.1MeV
#
#                       strip  gmean  gmean
#                       thr    strip  cluster 
#                         |     |      |
VTP_CTOF_THRESHOLDS      10     15     0

# nframes: 0=4ns, 1=8ns, 2=12ns, 3=16ns coincidence
VTP_CTOF_NFRAMES       8
VTP_CRATE end

# CND
VTP_CRATE adccnd1vtp

# include trigger/VTP/cndvtp_prod.cnf


# Unit: 1/10 Phe     1 = 0.1MeV
#
#                       strip  gmean  n/a
#                       thr    strip 
#                         |     |     |
VTP_CND_THRESHOLDS        1     1     0

# nframes: 0=4ns, 1=8ns, 2=12ns, 3=16ns coincidence
VTP_CND_NFRAMES       8
VTP_CRATE end


#################################
# Trigger stage 2 (crate trig2) #
#################################

SSP_CRATE trig2
SSP_SLOT all

SSP_W_OFFSET 7650
SSP_W_WIDTH  400

# 'SSP_GT_' - sectors trigger logic

SSP_GT_LATENCY            5000

#SSP_GT_HTCC_DELAY           1164
SSP_GT_HTCC_DELAY           1132
SSP_GT_ECAL_CLUSTER_DELAY   1024
SSP_GT_PCAL_CLUSTER_DELAY   1024
SSP_GT_CTOF_DELAY           1236
SSP_GT_CND_DELAY            1244
SSP_GT_FTOF_DELAY           1104
SSP_GT_PCAL_PCU_DELAY       1068


# if use this, add 1024 to all above and SSP_GTC_FT_CLUSTER_DELAY below,
# subtract same from VTP_GT_LATENCY and VTP_W_OFFSET
SSP_GT_DC_SEG_DELAY         0

# ECAL+PCAL cluster sum coincidence width
SSP_GT_ECPC_WIDTH           96

# DCxPCAL matching: cluster coincidence width and minimum energy
SSP_GT_DCPCAL_PCAL_WIDTH    96
SSP_GT_DCPCAL_PCAL_EMIN    600

#pcu
SSP_GT_FTOFPCU_FTOF_WIDTH    32
SSP_GT_FTOFPCU_PCU_WIDTH     32
SSP_GT_FTOFPCU_MATCH_TABLE    0		# 0 is the old map, 1 is the new map Andrea provided after the last run


# 'SSP_GT_STRG_' - sector trigger bits - logic inside single sector

#################
#                       Electron NO DC  
# Sector Trigger bit 0  STRG0: HTCC x (PCAL+ECAL)>250MeV x PCAL>60MeV
#   
#################
SSP_GT_STRG                           0
SSP_GT_STRG_EN                        1

# HTCC trigger logic
SSP_GT_STRG_HTCC_EN                   1
SSP_GT_STRG_HTCC_WIDTH                0

# PCAL cluster trigger logic
SSP_GT_STRG_PCAL_CLUSTER_EMIN_EN      1
SSP_GT_STRG_PCAL_CLUSTER_EMIN       600
SSP_GT_STRG_PCAL_CLUSTER_WIDTH       96

# PCAL+ECAL cluster trigger logic: EMIN in 0.1MeV units
SSP_GT_STRG_ECALPCAL_CLUSTER_EMIN_EN      1
SSP_GT_STRG_ECALPCAL_CLUSTER_EMIN      2500

#################
#                +MUON TRIGGER
#
# Sector Trigger bit 1 STRG1: DCROAD+ x FTOFPCU=+/-3 x PCAL=(>10)MeV x ECAL=(40,120)MeV
#
# 
#################
SSP_GT_STRG                           1
SSP_GT_STRG_EN                        1

# PCU trigger logic
SSP_GT_STRG_FTOFPCU_EN                1
SSP_GT_STRG_FTOFPCU_WIDTH            64
SSP_GT_STRG_FTOFPCU_MATCH_MASK        8

# SSP_GT_STRG_FTOFPCU_MATCH_MASK   N
# N: 1 = +/-0 FTOF strip tolerance
#    2 = +/-1 FTOF strip tolerance
#    4 = +/-2 FTOF strip tolerance
#    8 = +/-3 FTOF strip tolerance
#   16 = +/-4 FTOF strip tolerance
#   32 = +/-5 FTOF strip tolerance

# PCAL cluster trigger logic: EMIN in 0.1 MeV units
SSP_GT_STRG_PCAL_CLUSTER_EMIN_EN          1
SSP_GT_STRG_PCAL_CLUSTER_EMIN           100
SSP_GT_STRG_PCAL_CLUSTER_EMAX         65535
SSP_GT_STRG_PCAL_CLUSTER_WIDTH           96

# ECAL cluster trigger logic: EMIN in 0.1MeV units
SSP_GT_STRG_ECAL_CLUSTER_EMIN_EN          1
SSP_GT_STRG_ECAL_CLUSTER_EMIN           400
SSP_GT_STRG_ECAL_CLUSTER_EMAX          1200
SSP_GT_STRG_ECAL_CLUSTER_WIDTH           96

# DC
SSP_GT_STRG_DC_EN                     1
SSP_GT_STRG_DC_ROAD_REQUIRED          0
SSP_GT_STRG_DC_ROAD_INBEND_REQUIRED   0
SSP_GT_STRG_DC_ROAD_OUTBEND_REQUIRED  1
SSP_GT_STRG_DC_MULT_MIN               5
SSP_GT_STRG_DC_WIDTH                 32

#################
#                -MUON TRIGGER
#
# Sector Trigger bit 2 STRG2: DCROAD- x FTOFPCU=+/-3 x PCAL=(>10)MeV x ECAL=(40,120)MeV
#
# 
#################
SSP_GT_STRG                           2
SSP_GT_STRG_EN                        1

# PCU trigger logic
SSP_GT_STRG_FTOFPCU_EN                1
SSP_GT_STRG_FTOFPCU_WIDTH            64
SSP_GT_STRG_FTOFPCU_MATCH_MASK        8

# SSP_GT_STRG_FTOFPCU_MATCH_MASK   N
# N: 1 = +/-0 FTOF strip tolerance
#    2 = +/-1 FTOF strip tolerance
#    4 = +/-2 FTOF strip tolerance
#    8 = +/-3 FTOF strip tolerance
#   16 = +/-4 FTOF strip tolerance
#   32 = +/-5 FTOF strip tolerance

# PCAL cluster trigger logic: EMIN in 0.1 MeV units
SSP_GT_STRG_PCAL_CLUSTER_EMIN_EN          1
SSP_GT_STRG_PCAL_CLUSTER_EMIN           100
SSP_GT_STRG_PCAL_CLUSTER_EMAX         65535
SSP_GT_STRG_PCAL_CLUSTER_WIDTH           96

# ECAL cluster trigger logic: EMIN in 0.1MeV units
SSP_GT_STRG_ECAL_CLUSTER_EMIN_EN          1
SSP_GT_STRG_ECAL_CLUSTER_EMIN           400
SSP_GT_STRG_ECAL_CLUSTER_EMAX          1200
SSP_GT_STRG_ECAL_CLUSTER_WIDTH           96

# DC
SSP_GT_STRG_DC_EN                     1
SSP_GT_STRG_DC_ROAD_REQUIRED          0
SSP_GT_STRG_DC_ROAD_INBEND_REQUIRED   1
SSP_GT_STRG_DC_ROAD_OUTBEND_REQUIRED  0
SSP_GT_STRG_DC_MULT_MIN               5
SSP_GT_STRG_DC_WIDTH                 32


#################
#                       Electron PCAL+ECAL (note: ECAL+PCAL now works even if one detector is missing)
#
# Sector Trigger bit 3 STRG3 (DCROADxPCALU) x HTCC x (PCAL+ECAL)>250MeV x PCAL>60MeV
# 
##################
SSP_GT_STRG                           3
SSP_GT_STRG_EN                        1

# HTCC trigger logic
SSP_GT_STRG_HTCC_EN                   1
SSP_GT_STRG_HTCC_WIDTH                0

# PCAL cluster trigger logic
SSP_GT_STRG_PCAL_CLUSTER_EMIN_EN      1
SSP_GT_STRG_PCAL_CLUSTER_EMIN       600
SSP_GT_STRG_PCAL_CLUSTER_WIDTH       96

# PCAL+ECAL cluster trigger logic: EMIN in 0.1MeV units
SSP_GT_STRG_ECALPCAL_CLUSTER_EMIN_EN      1
SSP_GT_STRG_ECALPCAL_CLUSTER_EMIN      2500

#DCROADxPCALClusterU
SSP_GT_STRG_DCPCAL_EN                 1


#################
#                      MUON TRIGGER
#
# Sector Trigger bit 4 STRG4: DC x FTOFPCU=+/-3 x PCAL=(10)MeV x ECAL=(40)MeV
#
# 
#################
SSP_GT_STRG                           4
SSP_GT_STRG_EN                        1

# PCU trigger logic
SSP_GT_STRG_FTOFPCU_EN                1
SSP_GT_STRG_FTOFPCU_WIDTH            64
SSP_GT_STRG_FTOFPCU_MATCH_MASK        8

# SSP_GT_STRG_FTOFPCU_MATCH_MASK   N
# N: 1 = +/-0 FTOF strip tolerance
#    2 = +/-1 FTOF strip tolerance
#    4 = +/-2 FTOF strip tolerance
#    8 = +/-3 FTOF strip tolerance
#   16 = +/-4 FTOF strip tolerance
#   32 = +/-5 FTOF strip tolerance

# PCAL cluster trigger logic: EMIN in 0.1 MeV units
SSP_GT_STRG_PCAL_CLUSTER_EMIN_EN          1
SSP_GT_STRG_PCAL_CLUSTER_EMIN           100
SSP_GT_STRG_PCAL_CLUSTER_WIDTH           96

# ECAL cluster trigger logic: EMIN in 0.1MeV units
SSP_GT_STRG_ECAL_CLUSTER_EMIN_EN          1
SSP_GT_STRG_ECAL_CLUSTER_EMIN           400
SSP_GT_STRG_ECAL_CLUSTER_WIDTH           96

# DC
SSP_GT_STRG_DC_EN                     1
SSP_GT_STRG_DC_ROAD_REQUIRED          0
SSP_GT_STRG_DC_ROAD_INBEND_REQUIRED   0
SSP_GT_STRG_DC_ROAD_OUTBEND_REQUIRED  0
SSP_GT_STRG_DC_MULT_MIN               5
SSP_GT_STRG_DC_WIDTH                 32


#################
#                +MUON TRIGGER
#
# Sector Trigger bit 5 STRG5: DCROAD+ x FTOFPCU=+/-3 x PCAL=(>10)MeV x ECAL=(>40)MeV
#
# 
#################
SSP_GT_STRG                           5
SSP_GT_STRG_EN                        1

# PCU trigger logic
SSP_GT_STRG_FTOFPCU_EN                1
SSP_GT_STRG_FTOFPCU_WIDTH            64
SSP_GT_STRG_FTOFPCU_MATCH_MASK        8

# SSP_GT_STRG_FTOFPCU_MATCH_MASK   N
# N: 1 = +/-0 FTOF strip tolerance
#    2 = +/-1 FTOF strip tolerance
#    4 = +/-2 FTOF strip tolerance
#    8 = +/-3 FTOF strip tolerance
#   16 = +/-4 FTOF strip tolerance
#   32 = +/-5 FTOF strip tolerance

# PCAL cluster trigger logic: EMIN in 0.1 MeV units
SSP_GT_STRG_PCAL_CLUSTER_EMIN_EN          1
SSP_GT_STRG_PCAL_CLUSTER_EMIN           100
SSP_GT_STRG_PCAL_CLUSTER_WIDTH           96

# ECAL cluster trigger logic: EMIN in 0.1MeV units
SSP_GT_STRG_ECAL_CLUSTER_EMIN_EN          1
SSP_GT_STRG_ECAL_CLUSTER_EMIN           400
SSP_GT_STRG_ECAL_CLUSTER_WIDTH           96

# DC
SSP_GT_STRG_DC_EN                     1
SSP_GT_STRG_DC_ROAD_REQUIRED          0
SSP_GT_STRG_DC_ROAD_INBEND_REQUIRED   0
SSP_GT_STRG_DC_ROAD_OUTBEND_REQUIRED  1
SSP_GT_STRG_DC_MULT_MIN               5
SSP_GT_STRG_DC_WIDTH                 32

#################
#                -MUON TRIGGER
#
# Sector Trigger bit 6 STRG6: DCROAD- x FTOFPCU=+/-3 x PCAL=(>10)MeV x ECAL=(>40)MeV
#
# 
#################
SSP_GT_STRG                           6
SSP_GT_STRG_EN                        1

# PCU trigger logic
SSP_GT_STRG_FTOFPCU_EN                1
SSP_GT_STRG_FTOFPCU_WIDTH            64
SSP_GT_STRG_FTOFPCU_MATCH_MASK        8

# SSP_GT_STRG_FTOFPCU_MATCH_MASK   N
# N: 1 = +/-0 FTOF strip tolerance
#    2 = +/-1 FTOF strip tolerance
#    4 = +/-2 FTOF strip tolerance
#    8 = +/-3 FTOF strip tolerance
#   16 = +/-4 FTOF strip tolerance
#   32 = +/-5 FTOF strip tolerance

# PCAL cluster trigger logic: EMIN in 0.1 MeV units
SSP_GT_STRG_PCAL_CLUSTER_EMIN_EN          1
SSP_GT_STRG_PCAL_CLUSTER_EMIN           100
SSP_GT_STRG_PCAL_CLUSTER_WIDTH           96

# ECAL cluster trigger logic: EMIN in 0.1MeV units
SSP_GT_STRG_ECAL_CLUSTER_EMIN_EN          1
SSP_GT_STRG_ECAL_CLUSTER_EMIN           400
SSP_GT_STRG_ECAL_CLUSTER_WIDTH           96

# DC
SSP_GT_STRG_DC_EN                     1
SSP_GT_STRG_DC_ROAD_REQUIRED          0
SSP_GT_STRG_DC_ROAD_INBEND_REQUIRED   1
SSP_GT_STRG_DC_ROAD_OUTBEND_REQUIRED  0
SSP_GT_STRG_DC_MULT_MIN               5
SSP_GT_STRG_DC_WIDTH                 32

#################
#
# Sector Trigger bit 7 STRG7: DCROADxPCALU x HTCC
#
#################
SSP_GT_STRG                           7
SSP_GT_STRG_EN                        1

# HTCC trigger logic
SSP_GT_STRG_HTCC_EN                   1
SSP_GT_STRG_HTCC_WIDTH                0

#DCROADxPCALClusterU
SSP_GT_STRG_DCPCAL_EN                 1

#######################################
#
# 'SSP_GTC_' - central detectors logic
#
#######################################

SSP_GTC_LATENCY           5000

SSP_GTC_FT_ESUM_DELAY     0
SSP_GTC_FT_CLUSTER_DELAY  1180
SSP_GTC_FT_ESUM_INTWIDTH  0

SSP_GTC_FANOUT_ENABLE_CTOFHTCC 1
SSP_GTC_FANOUT_ENABLE_CND      1

###################################################
# 'SSP_GTC_CTRG_' - central detectors trigger bits
###################################################

###################
# Central Trigger bit 0    CTRG0: EMPTY
###################
SSP_GTC_CTRG                       0
SSP_GTC_CTRG_EN                    0

###################
# Central Trigger bit 1    CTRG1:  EMPTY
###################
SSP_GTC_CTRG                       1
SSP_GTC_CTRG_EN                    0


###################
# Central Trigger bit 2    CTRG2:  EMPTY
###################
SSP_GTC_CTRG                       2
SSP_GTC_CTRG_EN                    0


###################
# Central Trigger bit 3    CTRG3:  EMPTY
###################
SSP_GTC_CTRG                       3
SSP_GTC_CTRG_EN                    0


SSP_CRATE end


########################################
# Trigger stage 3 (vtp in trig2 crate) #
########################################

VTP_CRATE trig2vtp

##VTP_W_OFFSET 7900
#VTP_W_OFFSET 7650
VTP_W_OFFSET 6624
VTP_W_WIDTH   400

#        slot: 10 13  9 14  8 15  7 16  6 17  5 18  4 19  3 20
#     payload:  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16
VTP_PAYLOAD_EN  0  0  1  0  1  0  1  0  1  0  1  0  1  0  1  0


# global latency
##VTP_GT_LATENCY 6450
VTP_GT_LATENCY 5420


VTP_GT_WIDTH   16

# TRIGGER BITS: 
#               trig number 
#               |
#               |   ssp trig mask 0       ###############
#               |   |   ssp sector mask 0 # Condition 0 #
#               |   |   |  multiplicity 0 ###############
#               |   |   |  |
#               |   |   |  |    ssp trig mask 1      #######################################################
#               |   |   |  |    |  ssp sector mask 1 # Condition 1 - used for VTP_GT_TRG2 definition types #
#               |   |   |  |    |  |  multiplicity 1 #######################################################
#               |   |   |  |    |  |  |
#               |   |   |  |    |  |  |    coincidence=#extended_clock_cycles 
#               |   |   |  |    |  |  |    |  ssp central trig mask
#               |   |   |  |    |  |  |    |  |  delay(in 4ns ticks)
#               |   |   |  |    |  |  |    |  |  |  prescaler (0=disable, 1-65535=divider)
#               |   |   |  |    |  |  |    |  |  |  |

################################
# Physics Triggers
################################
# Electron, All Sectors with DCROADxPCALU
VTP_GT_TRGBIT   0   8  63  1               1  0  0    1  # SSP STRG3, SECTOR 1-6

# Electron, Individual Sectors with DCROADxPCALU
VTP_GT_TRGBIT   1   8   1  1               1  0  0    1  #  STRG3, SECTOR 1
VTP_GT_TRGBIT   2   8   2  1               1  0  0    1  #  STRG3, SECTOR 2
VTP_GT_TRGBIT   3   8   4  1               1  0  0    1  #  STRG3, SECTOR 3
VTP_GT_TRGBIT   4   8   8  1               1  0  0    1  #  STRG3, SECTOR 4
VTP_GT_TRGBIT   5   8  16  1               1  0  0    1  #  STRG3, SECTOR 5
VTP_GT_TRGBIT   6   8  32  1               1  0  0    1  #  STRG3, SECTOR 6

# Muon trigger: Two Sectors: one with DC Negative Road, other with DC Positive Road w/EMAX
VTP_GT_TRGBIT2  7   4   1  1    2  8  1    1  0  6    1  #  STRG2 SECTOR 1 && STRG1 SECTOR 4
VTP_GT_TRGBIT2  8   4   2  1    2 16  1    1  0  6    1  #  STRG2 SECTOR 2 && STRG1 SECTOR 5
VTP_GT_TRGBIT2  9   4   4  1    2 32  1    1  0  6    1  #  STRG2 SECTOR 3 && STRG1 SECTOR 6
VTP_GT_TRGBIT2 10   4   8  1    2  1  1    1  0  6    1  #  STRG2 SECTOR 4 && STRG1 SECTOR 1
VTP_GT_TRGBIT2 11   4  16  1    2  2  1    1  0  6    1  #  STRG2 SECTOR 5 && STRG1 SECTOR 2
VTP_GT_TRGBIT2 12   4  32  1    2  4  1    1  0  6    1  #  STRG2 SECTOR 6 && STRG1 SECTOR 3

################################
# Diagnostc Triggers
################################
# Electron, All sectors without DC
VTP_GT_TRGBIT  13   1  63  1               1  0  0  100  #  STRG0, SECTOR 1-6

# Muon trigger: Two Sectors: one with DC Negative Road, other with DC Positive Road (no EMAX)
VTP_GT_TRGBIT2 14  64   1  1   32  8  1    1  0  6    0  #  STRG6 SECTOR 1 && STRG5 SECTOR 4
VTP_GT_TRGBIT2 15  64   2  1   32 16  1    1  0  6    0  #  STRG6 SECTOR 2 && STRG5 SECTOR 5
VTP_GT_TRGBIT2 16  64   4  1   32 32  1    1  0  6    0  #  STRG6 SECTOR 3 && STRG5 SECTOR 6
VTP_GT_TRGBIT2 17  64   8  1   32  1  1    1  0  6    0  #  STRG6 SECTOR 4 && STRG5 SECTOR 1
VTP_GT_TRGBIT2 18  64  16  1   32  2  1    1  0  6    0  #  STRG6 SECTOR 5 && STRG5 SECTOR 2
VTP_GT_TRGBIT2 19  64  32  1   32  4  1    1  0  6    0  #  STRG6 SECTOR 6 && STRG5 SECTOR 3

# FTOF x PCAL=(>10eV x ECAL=(>40)MeV  MUON TRIGGER
VTP_GT_TRGBIT  20  16   9  2               1  0  6    0  #  STRG4, SECTOR 1 & 4
VTP_GT_TRGBIT  21  16  18  2               1  0  6    0  #  STRG4, SECTOR 2 & 5
VTP_GT_TRGBIT  22  16  36  2               1  0  6    0  #  STRG4, SECTOR 3 & 6

# PULSER
VTP_GT_TRG    31
VTP_GT_TRG_PULSER_FREQ 100.0

VTP_CRATE end

############################
# TS settings (trig1 crate)
############################

TS_CRATE trig1

#lock-roc mode
#TS_BLOCK_LEVEL   1
#TS_BUFFER_LEVEL  1

#NOTE: prescales and masks for GTP are set above in VTP_GT_TRGBIT lines
#Don't use the following anymore
#TS_GTP_INPUT_MASK 0x807FFFFF
#TS_GTP_PRESCALE  1   0    #   TriggerBit   0

# production: 5 5 15 10
TS_BLOCK_LEVEL   40
TS_BUFFER_LEVEL   8
TS_HOLDOFF   1  5 1
TS_HOLDOFF   2  5 1
TS_HOLDOFF   3 15 1
TS_HOLDOFF   4 10 1

#
# TS FP trigger mask
#
# 0x80  - FARADAY
# 0x100 - SVT or BAND
# 0x200 - CTOF
# 0x400 - CND
# 0x800 - MVT
# 0x1000 - helicity

#  Helicity, Faraday cup, BAND calibration 
#TS_FP_INPUT_MASK 0x00001080
TS_FP_INPUT_MASK 0x00001180

### BAND prescale
TS_FP_PRESCALE  9 5

### Faraday cup prescale
TS_FP_PRESCALE  8 5


# First arg:      0-disable, 
#                 1-enable; 
#                 |   Prescale (15-7Hz, 7-3.5kHz, 5-15kHz, 4-30kHz, 3-60kHz)
#                 |   |
TS_RANDOM_TRIGGER 0   5

TS_CRATE end

