

================================================================
== Vivado HLS Report for 'forward_pool'
================================================================
* Date:           Fri May 24 00:15:43 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        zynqconn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.080|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                         |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1                 |    ?|    ?|         ?|          -|          -|    14|    no    |
        | + Loop 1.1              |    ?|    ?|         ?|          -|          -|    14|    no    |
        |  ++ Loop 1.1.1          |    ?|    ?|         ?|          -|          -|     6|    no    |
        |   +++ Loop 1.1.1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |    ++++ Loop 1.1.1.1.1  |    ?|    ?|         3|          -|          -|     ?|    no    |
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	6  / (tmp_9)
	4  / (!tmp_9)
6 --> 
	7  / (tmp_11)
	5  / (!tmp_11)
7 --> 
	8  / true
8 --> 
	6  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %.loopexit" [zynqconn/POOLING_layer.h:34]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%p_x_assign = phi i4 [ 0, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %o_y, %.loopexit.loopexit ]"   --->   Operation 10 'phi' 'p_x_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%p_x_assign_cast6 = zext i4 %p_x_assign to i10" [zynqconn/POOLING_layer.h:34]   --->   Operation 11 'zext' 'p_x_assign_cast6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.30ns)   --->   "%exitcond2 = icmp eq i4 %p_x_assign, -2" [zynqconn/POOLING_layer.h:34]   --->   Operation 13 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.73ns)   --->   "%o_y = add i4 %p_x_assign, 1" [zynqconn/POOLING_layer.h:34]   --->   Operation 14 'add' 'o_y' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %4, label %.preheader.preheader" [zynqconn/POOLING_layer.h:34]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%v = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %p_x_assign, i1 false)" [zynqconn/POOLING_layer.h:38]   --->   Operation 16 'bitconcatenate' 'v' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_x_assign_3_cast = zext i5 %v to i32" [zynqconn/POOLING_layer.h:38]   --->   Operation 17 'zext' 'p_x_assign_3_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.78ns)   --->   "%tmp_8 = add i5 %v, 2" [zynqconn/POOLING_layer.h:47]   --->   Operation 18 'add' 'tmp_8' <Predicate = (!exitcond2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i5 %tmp_8 to i32" [zynqconn/POOLING_layer.h:47]   --->   Operation 19 'zext' 'tmp_8_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.76ns)   --->   "br label %.preheader" [zynqconn/POOLING_layer.h:36]   --->   Operation 20 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 21 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%p_y_assign_1 = phi i4 [ 0, %.preheader.preheader ], [ %o_x, %.preheader.loopexit ]"   --->   Operation 22 'phi' 'p_y_assign_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 23 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.30ns)   --->   "%exitcond1 = icmp eq i4 %p_y_assign_1, -2" [zynqconn/POOLING_layer.h:36]   --->   Operation 24 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (1.73ns)   --->   "%o_x = add i4 %p_y_assign_1, 1" [zynqconn/POOLING_layer.h:36]   --->   Operation 25 'add' 'o_x' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit.loopexit, label %0" [zynqconn/POOLING_layer.h:36]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%h_2 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %p_y_assign_1, i1 false)" [zynqconn/POOLING_layer.h:39]   --->   Operation 27 'bitconcatenate' 'h_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%h_2_cast4 = zext i5 %h_2 to i32" [zynqconn/POOLING_layer.h:39]   --->   Operation 28 'zext' 'h_2_cast4' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%h_2_cast = zext i5 %h_2 to i9" [zynqconn/POOLING_layer.h:39]   --->   Operation 29 'zext' 'h_2_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.78ns)   --->   "%tmp_1 = add i5 %h_2, 2" [zynqconn/POOLING_layer.h:48]   --->   Operation 30 'add' 'tmp_1' <Predicate = (!exitcond1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i5 %tmp_1 to i32" [zynqconn/POOLING_layer.h:48]   --->   Operation 31 'zext' 'tmp_1_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%p_shl2 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %p_y_assign_1, i4 0)" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:60]   --->   Operation 32 'bitconcatenate' 'p_shl2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i8 %p_shl2 to i9" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:60]   --->   Operation 33 'zext' 'p_shl2_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.91ns)   --->   "%tmp_3 = sub i9 %p_shl2_cast, %h_2_cast" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:60]   --->   Operation 34 'sub' 'tmp_3' <Predicate = (!exitcond1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_3_cast = sext i9 %tmp_3 to i12" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:60]   --->   Operation 35 'sext' 'tmp_3_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.76ns)   --->   "br label %1" [zynqconn/POOLING_layer.h:42]   --->   Operation 36 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 37 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%p_z_assign = phi i3 [ 0, %0 ], [ %ch, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi5ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ]"   --->   Operation 38 'phi' 'p_z_assign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ 0, %0 ], [ %next_mul, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi5ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ]"   --->   Operation 39 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i13 [ 0, %0 ], [ %next_mul2, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi5ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ]"   --->   Operation 40 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.67ns)   --->   "%next_mul2 = add i13 %phi_mul1, 784"   --->   Operation 41 'add' 'next_mul2' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (1.73ns)   --->   "%next_mul = add i10 %phi_mul, 196"   --->   Operation 42 'add' 'next_mul' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 43 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %p_z_assign, -2" [zynqconn/POOLING_layer.h:42]   --->   Operation 44 'icmp' 'exitcond' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (1.65ns)   --->   "%ch = add i3 %p_z_assign, 1" [zynqconn/POOLING_layer.h:42]   --->   Operation 45 'add' 'ch' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader.loopexit, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit31" [zynqconn/POOLING_layer.h:42]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_cast7 = zext i13 %phi_mul1 to i32" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:44]   --->   Operation 47 'zext' 'tmp_cast7' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.76ns)   --->   "br label %2" [zynqconn/POOLING_layer.h:47]   --->   Operation 48 'br' <Predicate = (!exitcond)> <Delay = 1.76>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 49 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.08>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%t_V = phi i16 [ 0, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit31 ], [ %p_Val2_s, %3 ]"   --->   Operation 50 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%p_x_assign_1 = phi i32 [ %p_x_assign_3_cast, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit31 ], [ %v_1, %3 ]"   --->   Operation 51 'phi' 'p_x_assign_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (2.47ns)   --->   "%tmp_9 = icmp slt i32 %p_x_assign_1, %tmp_8_cast" [zynqconn/POOLING_layer.h:47]   --->   Operation 52 'icmp' 'tmp_9' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %.preheader24.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi5ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [zynqconn/POOLING_layer.h:47]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.76ns)   --->   "br label %.preheader24" [zynqconn/POOLING_layer.h:48]   --->   Operation 54 'br' <Predicate = (tmp_9)> <Delay = 1.76>
ST_5 : Operation 55 [1/1] (1.73ns)   --->   "%tmp1 = add i10 %p_x_assign_cast6, %phi_mul" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:60]   --->   Operation 55 'add' 'tmp1' <Predicate = (!tmp_9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i10 %tmp1 to i12" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:60]   --->   Operation 56 'zext' 'tmp1_cast' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.73ns)   --->   "%tmp_7 = add i12 %tmp1_cast, %tmp_3_cast" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:60]   --->   Operation 57 'add' 'tmp_7' <Predicate = (!tmp_9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_4 = sext i12 %tmp_7 to i64" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:60]   --->   Operation 58 'sext' 'tmp_4' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_27_tr = sext i16 %t_V to i17" [zynqconn/POOLING_layer.h:60]   --->   Operation 59 'sext' 'tmp_27_tr' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %t_V, i32 15)" [zynqconn/POOLING_layer.h:60]   --->   Operation 60 'bitselect' 'tmp_59' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (2.07ns)   --->   "%p_neg = sub i17 0, %tmp_27_tr" [zynqconn/POOLING_layer.h:60]   --->   Operation 61 'sub' 'p_neg' <Predicate = (!tmp_9)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_s = call i15 @_ssdm_op_PartSelect.i15.i17.i32.i32(i17 %p_neg, i32 2, i32 16)" [zynqconn/POOLING_layer.h:60]   --->   Operation 62 'partselect' 'tmp_s' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_10 = zext i15 %tmp_s to i16" [zynqconn/POOLING_layer.h:60]   --->   Operation 63 'zext' 'tmp_10' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_13 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %t_V, i32 2, i32 15)" [zynqconn/POOLING_layer.h:60]   --->   Operation 64 'partselect' 'tmp_13' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_14 = sext i14 %tmp_13 to i15" [zynqconn/POOLING_layer.h:60]   --->   Operation 65 'sext' 'tmp_14' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.94ns)   --->   "%tmp_15 = sub i16 0, %tmp_10" [zynqconn/POOLING_layer.h:60]   --->   Operation 66 'sub' 'tmp_15' <Predicate = (!tmp_9)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_16 = zext i15 %tmp_14 to i16" [zynqconn/POOLING_layer.h:60]   --->   Operation 67 'zext' 'tmp_16' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.80ns)   --->   "%tmp_17 = select i1 %tmp_59, i16 %tmp_15, i16 %tmp_16" [zynqconn/POOLING_layer.h:60]   --->   Operation 68 'select' 'tmp_17' <Predicate = (!tmp_9)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%pool_layer_output_d = getelementptr [1176 x i16]* %pool_layer_2_2_1_28_28_6_output_data_V, i64 0, i64 %tmp_4" [zynqconn/POOLING_layer.h:60]   --->   Operation 69 'getelementptr' 'pool_layer_output_d' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (3.25ns)   --->   "store i16 %tmp_17, i16* %pool_layer_output_d, align 2" [zynqconn/POOLING_layer.h:60]   --->   Operation 70 'store' <Predicate = (!tmp_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "br label %1" [zynqconn/POOLING_layer.h:42]   --->   Operation 71 'br' <Predicate = (!tmp_9)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.92>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i16 [ %avg_V, %_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i ], [ %t_V, %.preheader24.preheader ]"   --->   Operation 72 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%p_y_assign_2 = phi i32 [ %h, %_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i ], [ %h_2_cast4, %.preheader24.preheader ]"   --->   Operation 73 'phi' 'p_y_assign_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (2.47ns)   --->   "%tmp_11 = icmp slt i32 %p_y_assign_2, %tmp_1_cast" [zynqconn/POOLING_layer.h:48]   --->   Operation 74 'icmp' 'tmp_11' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %tmp_11, label %_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i, label %3" [zynqconn/POOLING_layer.h:48]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node tmp_18)   --->   "%tmp_60 = shl i32 %p_y_assign_2, 5" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:50]   --->   Operation 76 'shl' 'tmp_60' <Predicate = (tmp_11)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node tmp_18)   --->   "%tmp_61 = shl i32 %p_y_assign_2, 2" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:50]   --->   Operation 77 'shl' 'tmp_61' <Predicate = (tmp_11)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_18 = sub i32 %tmp_60, %tmp_61" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:50]   --->   Operation 78 'sub' 'tmp_18' <Predicate = (tmp_11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i32 %p_x_assign_1, %tmp_18" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:50]   --->   Operation 79 'add' 'tmp' <Predicate = (tmp_11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 80 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_19 = add i32 %tmp, %tmp_cast7" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:50]   --->   Operation 80 'add' 'tmp_19' <Predicate = (tmp_11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 81 [1/1] (2.55ns)   --->   "%h = add nsw i32 1, %p_y_assign_2" [zynqconn/POOLING_layer.h:48]   --->   Operation 81 'add' 'h' <Predicate = (tmp_11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (2.55ns)   --->   "%v_1 = add nsw i32 %p_x_assign_1, 1" [zynqconn/POOLING_layer.h:47]   --->   Operation 82 'add' 'v_1' <Predicate = (!tmp_11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "br label %2" [zynqconn/POOLING_layer.h:47]   --->   Operation 83 'br' <Predicate = (!tmp_11)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_20 = sext i32 %tmp_19 to i64" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:50]   --->   Operation 84 'sext' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%pool_layer_input_da = getelementptr [4704 x i16]* %pool_layer_2_2_1_28_28_6_input_data_V, i64 0, i64 %tmp_20" [zynqconn/POOLING_layer.h:50]   --->   Operation 85 'getelementptr' 'pool_layer_input_da' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [2/2] (3.25ns)   --->   "%cache_in_V = load i16* %pool_layer_input_da, align 2" [zynqconn/POOLING_layer.h:50]   --->   Operation 86 'load' 'cache_in_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>

State 8 <SV = 7> <Delay = 5.33>
ST_8 : Operation 87 [1/2] (3.25ns)   --->   "%cache_in_V = load i16* %pool_layer_input_da, align 2" [zynqconn/POOLING_layer.h:50]   --->   Operation 87 'load' 'cache_in_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_8 : Operation 88 [1/1] (2.07ns)   --->   "%avg_V = add i16 %cache_in_V, %p_Val2_s" [zynqconn/POOLING_layer.h:51]   --->   Operation 88 'add' 'avg_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "br label %.preheader24" [zynqconn/POOLING_layer.h:48]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pool_layer_2_2_1_28_28_6_input_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pool_layer_2_2_1_28_28_6_output_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9          (br               ) [ 011111111]
p_x_assign          (phi              ) [ 001000000]
p_x_assign_cast6    (zext             ) [ 000111111]
empty               (speclooptripcount) [ 000000000]
exitcond2           (icmp             ) [ 001111111]
o_y                 (add              ) [ 011111111]
StgValue_15         (br               ) [ 000000000]
v                   (bitconcatenate   ) [ 000000000]
p_x_assign_3_cast   (zext             ) [ 000111111]
tmp_8               (add              ) [ 000000000]
tmp_8_cast          (zext             ) [ 000111111]
StgValue_20         (br               ) [ 001111111]
StgValue_21         (ret              ) [ 000000000]
p_y_assign_1        (phi              ) [ 000100000]
empty_68            (speclooptripcount) [ 000000000]
exitcond1           (icmp             ) [ 001111111]
o_x                 (add              ) [ 001111111]
StgValue_26         (br               ) [ 000000000]
h_2                 (bitconcatenate   ) [ 000000000]
h_2_cast4           (zext             ) [ 000011111]
h_2_cast            (zext             ) [ 000000000]
tmp_1               (add              ) [ 000000000]
tmp_1_cast          (zext             ) [ 000011111]
p_shl2              (bitconcatenate   ) [ 000000000]
p_shl2_cast         (zext             ) [ 000000000]
tmp_3               (sub              ) [ 000000000]
tmp_3_cast          (sext             ) [ 000011111]
StgValue_36         (br               ) [ 001111111]
StgValue_37         (br               ) [ 011111111]
p_z_assign          (phi              ) [ 000010000]
phi_mul             (phi              ) [ 000011111]
phi_mul1            (phi              ) [ 000010000]
next_mul2           (add              ) [ 001111111]
next_mul            (add              ) [ 001111111]
empty_69            (speclooptripcount) [ 000000000]
exitcond            (icmp             ) [ 001111111]
ch                  (add              ) [ 001111111]
StgValue_46         (br               ) [ 000000000]
tmp_cast7           (zext             ) [ 000001111]
StgValue_48         (br               ) [ 001111111]
StgValue_49         (br               ) [ 001111111]
t_V                 (phi              ) [ 000001111]
p_x_assign_1        (phi              ) [ 000001111]
tmp_9               (icmp             ) [ 001111111]
StgValue_53         (br               ) [ 000000000]
StgValue_54         (br               ) [ 001111111]
tmp1                (add              ) [ 000000000]
tmp1_cast           (zext             ) [ 000000000]
tmp_7               (add              ) [ 000000000]
tmp_4               (sext             ) [ 000000000]
tmp_27_tr           (sext             ) [ 000000000]
tmp_59              (bitselect        ) [ 000000000]
p_neg               (sub              ) [ 000000000]
tmp_s               (partselect       ) [ 000000000]
tmp_10              (zext             ) [ 000000000]
tmp_13              (partselect       ) [ 000000000]
tmp_14              (sext             ) [ 000000000]
tmp_15              (sub              ) [ 000000000]
tmp_16              (zext             ) [ 000000000]
tmp_17              (select           ) [ 000000000]
pool_layer_output_d (getelementptr    ) [ 000000000]
StgValue_70         (store            ) [ 000000000]
StgValue_71         (br               ) [ 001111111]
p_Val2_s            (phi              ) [ 001111111]
p_y_assign_2        (phi              ) [ 000000100]
tmp_11              (icmp             ) [ 001111111]
StgValue_75         (br               ) [ 000000000]
tmp_60              (shl              ) [ 000000000]
tmp_61              (shl              ) [ 000000000]
tmp_18              (sub              ) [ 000000000]
tmp                 (add              ) [ 000000000]
tmp_19              (add              ) [ 000000010]
h                   (add              ) [ 001111111]
v_1                 (add              ) [ 001111111]
StgValue_83         (br               ) [ 001111111]
tmp_20              (sext             ) [ 000000000]
pool_layer_input_da (getelementptr    ) [ 000000001]
cache_in_V          (load             ) [ 000000000]
avg_V               (add              ) [ 001111111]
StgValue_89         (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pool_layer_2_2_1_28_28_6_input_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_layer_2_2_1_28_28_6_input_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pool_layer_2_2_1_28_28_6_output_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_layer_2_2_1_28_28_6_output_data_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="pool_layer_output_d_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="12" slack="0"/>
<pin id="64" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool_layer_output_d/5 "/>
</bind>
</comp>

<comp id="67" class="1004" name="StgValue_70_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="11" slack="0"/>
<pin id="69" dir="0" index="1" bw="16" slack="0"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_70/5 "/>
</bind>
</comp>

<comp id="73" class="1004" name="pool_layer_input_da_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="16" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="32" slack="0"/>
<pin id="77" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool_layer_input_da/7 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="13" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cache_in_V/7 "/>
</bind>
</comp>

<comp id="86" class="1005" name="p_x_assign_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="4" slack="1"/>
<pin id="88" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_x_assign (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_x_assign_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="1"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="4" slack="0"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_x_assign/2 "/>
</bind>
</comp>

<comp id="97" class="1005" name="p_y_assign_1_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="4" slack="1"/>
<pin id="99" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_y_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="p_y_assign_1_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="4" slack="0"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_y_assign_1/3 "/>
</bind>
</comp>

<comp id="108" class="1005" name="p_z_assign_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="3" slack="1"/>
<pin id="110" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_z_assign (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_z_assign_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="3" slack="0"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_z_assign/4 "/>
</bind>
</comp>

<comp id="119" class="1005" name="phi_mul_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="10" slack="1"/>
<pin id="121" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="phi_mul_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="1"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="10" slack="0"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/4 "/>
</bind>
</comp>

<comp id="131" class="1005" name="phi_mul1_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="13" slack="1"/>
<pin id="133" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="phi_mul1_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="13" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/4 "/>
</bind>
</comp>

<comp id="142" class="1005" name="t_V_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="1"/>
<pin id="144" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="t_V_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="16" slack="1"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/5 "/>
</bind>
</comp>

<comp id="154" class="1005" name="p_x_assign_1_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_x_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="p_x_assign_1_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="5" slack="3"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="32" slack="1"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_x_assign_1/5 "/>
</bind>
</comp>

<comp id="164" class="1005" name="p_Val2_s_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="1"/>
<pin id="166" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_Val2_s_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="16" slack="1"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="176" class="1005" name="p_y_assign_2_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="178" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_y_assign_2 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="p_y_assign_2_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="5" slack="3"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_y_assign_2/6 "/>
</bind>
</comp>

<comp id="185" class="1004" name="p_x_assign_cast6_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="0"/>
<pin id="187" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_x_assign_cast6/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="exitcond2_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="0"/>
<pin id="191" dir="0" index="1" bw="2" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="o_y_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_y/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="v_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="5" slack="0"/>
<pin id="203" dir="0" index="1" bw="4" slack="0"/>
<pin id="204" dir="0" index="2" bw="1" slack="0"/>
<pin id="205" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="v/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="p_x_assign_3_cast_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="5" slack="0"/>
<pin id="211" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_x_assign_3_cast/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_8_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="0"/>
<pin id="215" dir="0" index="1" bw="3" slack="0"/>
<pin id="216" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_8_cast_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="5" slack="0"/>
<pin id="221" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="exitcond1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="0" index="1" bw="2" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="o_x_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_x/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="h_2_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="0"/>
<pin id="237" dir="0" index="1" bw="4" slack="0"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="h_2/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="h_2_cast4_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="5" slack="0"/>
<pin id="245" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_2_cast4/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="h_2_cast_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="0"/>
<pin id="249" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_2_cast/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="5" slack="0"/>
<pin id="253" dir="0" index="1" bw="3" slack="0"/>
<pin id="254" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_1_cast_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="5" slack="0"/>
<pin id="259" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_shl2_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="0" index="1" bw="4" slack="0"/>
<pin id="264" dir="0" index="2" bw="1" slack="0"/>
<pin id="265" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="p_shl2_cast_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_3_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="0" index="1" bw="5" slack="0"/>
<pin id="276" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_3_cast_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="9" slack="0"/>
<pin id="281" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3_cast/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="next_mul2_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="13" slack="0"/>
<pin id="285" dir="0" index="1" bw="11" slack="0"/>
<pin id="286" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul2/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="next_mul_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="10" slack="0"/>
<pin id="291" dir="0" index="1" bw="9" slack="0"/>
<pin id="292" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="exitcond_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="3" slack="0"/>
<pin id="297" dir="0" index="1" bw="2" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="ch_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="3" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_cast7_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="13" slack="0"/>
<pin id="309" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast7/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_9_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="5" slack="3"/>
<pin id="314" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="3"/>
<pin id="318" dir="0" index="1" bw="10" slack="1"/>
<pin id="319" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp1_cast_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="10" slack="0"/>
<pin id="323" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_7_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="10" slack="0"/>
<pin id="327" dir="0" index="1" bw="9" slack="2"/>
<pin id="328" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_4_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="12" slack="0"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_27_tr_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="0"/>
<pin id="337" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_27_tr/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_59_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="16" slack="0"/>
<pin id="342" dir="0" index="2" bw="5" slack="0"/>
<pin id="343" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_59/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="p_neg_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="16" slack="0"/>
<pin id="350" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg/5 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_s_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="15" slack="0"/>
<pin id="355" dir="0" index="1" bw="17" slack="0"/>
<pin id="356" dir="0" index="2" bw="3" slack="0"/>
<pin id="357" dir="0" index="3" bw="6" slack="0"/>
<pin id="358" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_10_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="15" slack="0"/>
<pin id="365" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_13_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="14" slack="0"/>
<pin id="369" dir="0" index="1" bw="16" slack="0"/>
<pin id="370" dir="0" index="2" bw="3" slack="0"/>
<pin id="371" dir="0" index="3" bw="5" slack="0"/>
<pin id="372" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_14_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="14" slack="0"/>
<pin id="379" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_15_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="15" slack="0"/>
<pin id="384" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_16_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="14" slack="0"/>
<pin id="389" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_17_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="16" slack="0"/>
<pin id="394" dir="0" index="2" bw="15" slack="0"/>
<pin id="395" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_17/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_11_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="5" slack="3"/>
<pin id="403" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_60_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="0" index="1" bw="4" slack="0"/>
<pin id="408" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_60/6 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_61_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="3" slack="0"/>
<pin id="414" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_61/6 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_18_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="0"/>
<pin id="420" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_18/6 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="0" index="1" bw="32" slack="0"/>
<pin id="426" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_19_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="0" index="1" bw="13" slack="2"/>
<pin id="432" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/6 "/>
</bind>
</comp>

<comp id="434" class="1004" name="h_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h/6 "/>
</bind>
</comp>

<comp id="440" class="1004" name="v_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_1/6 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_20_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="1"/>
<pin id="448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_20/7 "/>
</bind>
</comp>

<comp id="450" class="1004" name="avg_V_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="16" slack="0"/>
<pin id="452" dir="0" index="1" bw="16" slack="2"/>
<pin id="453" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="avg_V/8 "/>
</bind>
</comp>

<comp id="456" class="1005" name="p_x_assign_cast6_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="10" slack="3"/>
<pin id="458" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="p_x_assign_cast6 "/>
</bind>
</comp>

<comp id="464" class="1005" name="o_y_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="4" slack="0"/>
<pin id="466" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="o_y "/>
</bind>
</comp>

<comp id="469" class="1005" name="p_x_assign_3_cast_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="3"/>
<pin id="471" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_x_assign_3_cast "/>
</bind>
</comp>

<comp id="474" class="1005" name="tmp_8_cast_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="3"/>
<pin id="476" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_8_cast "/>
</bind>
</comp>

<comp id="482" class="1005" name="o_x_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="4" slack="0"/>
<pin id="484" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="o_x "/>
</bind>
</comp>

<comp id="487" class="1005" name="h_2_cast4_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="3"/>
<pin id="489" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="h_2_cast4 "/>
</bind>
</comp>

<comp id="492" class="1005" name="tmp_1_cast_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="3"/>
<pin id="494" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1_cast "/>
</bind>
</comp>

<comp id="497" class="1005" name="tmp_3_cast_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="12" slack="2"/>
<pin id="499" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3_cast "/>
</bind>
</comp>

<comp id="502" class="1005" name="next_mul2_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="13" slack="0"/>
<pin id="504" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="next_mul2 "/>
</bind>
</comp>

<comp id="507" class="1005" name="next_mul_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="10" slack="0"/>
<pin id="509" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="515" class="1005" name="ch_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="3" slack="0"/>
<pin id="517" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

<comp id="520" class="1005" name="tmp_cast7_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="2"/>
<pin id="522" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_cast7 "/>
</bind>
</comp>

<comp id="531" class="1005" name="tmp_19_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="1"/>
<pin id="533" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="536" class="1005" name="h_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="541" class="1005" name="v_1_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="1"/>
<pin id="543" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_1 "/>
</bind>
</comp>

<comp id="546" class="1005" name="pool_layer_input_da_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="13" slack="1"/>
<pin id="548" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="pool_layer_input_da "/>
</bind>
</comp>

<comp id="551" class="1005" name="avg_V_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="16" slack="1"/>
<pin id="553" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="avg_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="54" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="54" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="123" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="38" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="146" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="163"><net_src comp="157" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="167"><net_src comp="164" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="174"><net_src comp="142" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="175"><net_src comp="168" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="188"><net_src comp="90" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="90" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="10" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="90" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="12" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="206"><net_src comp="14" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="90" pin="4"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="16" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="212"><net_src comp="201" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="201" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="18" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="101" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="10" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="101" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="12" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="240"><net_src comp="14" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="101" pin="4"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="16" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="246"><net_src comp="235" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="235" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="235" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="18" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="251" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="20" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="101" pin="4"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="4" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="272"><net_src comp="261" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="247" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="273" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="135" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="28" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="123" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="30" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="112" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="34" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="112" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="36" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="135" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="157" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="119" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="324"><net_src comp="316" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="321" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="325" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="338"><net_src comp="146" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="40" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="146" pin="4"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="42" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="351"><net_src comp="44" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="335" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="359"><net_src comp="46" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="347" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="361"><net_src comp="48" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="362"><net_src comp="50" pin="0"/><net_sink comp="353" pin=3"/></net>

<net id="366"><net_src comp="353" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="373"><net_src comp="52" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="146" pin="4"/><net_sink comp="367" pin=1"/></net>

<net id="375"><net_src comp="48" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="376"><net_src comp="42" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="380"><net_src comp="367" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="38" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="363" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="377" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="339" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="381" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="387" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="399"><net_src comp="391" pin="3"/><net_sink comp="67" pin=1"/></net>

<net id="404"><net_src comp="179" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="409"><net_src comp="179" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="56" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="179" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="48" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="405" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="411" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="154" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="417" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="438"><net_src comp="58" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="179" pin="4"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="154" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="58" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="446" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="454"><net_src comp="80" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="164" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="459"><net_src comp="185" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="467"><net_src comp="195" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="472"><net_src comp="209" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="477"><net_src comp="219" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="485"><net_src comp="229" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="490"><net_src comp="243" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="495"><net_src comp="257" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="500"><net_src comp="279" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="505"><net_src comp="283" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="510"><net_src comp="289" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="518"><net_src comp="301" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="523"><net_src comp="307" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="534"><net_src comp="429" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="539"><net_src comp="434" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="544"><net_src comp="440" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="549"><net_src comp="73" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="554"><net_src comp="450" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="168" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pool_layer_2_2_1_28_28_6_output_data_V | {5 }
 - Input state : 
	Port: forward_pool : pool_layer_2_2_1_28_28_6_input_data_V | {7 8 }
  - Chain level:
	State 1
	State 2
		p_x_assign_cast6 : 1
		exitcond2 : 1
		o_y : 1
		StgValue_15 : 2
		v : 1
		p_x_assign_3_cast : 2
		tmp_8 : 2
		tmp_8_cast : 3
	State 3
		exitcond1 : 1
		o_x : 1
		StgValue_26 : 2
		h_2 : 1
		h_2_cast4 : 2
		h_2_cast : 2
		tmp_1 : 2
		tmp_1_cast : 3
		p_shl2 : 1
		p_shl2_cast : 2
		tmp_3 : 3
		tmp_3_cast : 4
	State 4
		next_mul2 : 1
		next_mul : 1
		exitcond : 1
		ch : 1
		StgValue_46 : 2
		tmp_cast7 : 1
	State 5
		tmp_9 : 1
		StgValue_53 : 2
		tmp1_cast : 1
		tmp_7 : 2
		tmp_4 : 3
		tmp_27_tr : 1
		tmp_59 : 1
		p_neg : 2
		tmp_s : 3
		tmp_10 : 4
		tmp_13 : 1
		tmp_14 : 2
		tmp_15 : 5
		tmp_16 : 3
		tmp_17 : 6
		pool_layer_output_d : 4
		StgValue_70 : 7
	State 6
		tmp_11 : 1
		StgValue_75 : 2
		tmp_60 : 1
		tmp_61 : 1
		tmp_18 : 1
		tmp : 2
		tmp_19 : 3
		h : 1
	State 7
		pool_layer_input_da : 1
		cache_in_V : 2
	State 8
		avg_V : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |        o_y_fu_195        |    0    |    13   |
|          |       tmp_8_fu_213       |    0    |    15   |
|          |        o_x_fu_229        |    0    |    13   |
|          |       tmp_1_fu_251       |    0    |    15   |
|          |     next_mul2_fu_283     |    0    |    17   |
|          |      next_mul_fu_289     |    0    |    14   |
|    add   |         ch_fu_301        |    0    |    12   |
|          |        tmp1_fu_316       |    0    |    14   |
|          |       tmp_7_fu_325       |    0    |    14   |
|          |        tmp_fu_423        |    0    |    32   |
|          |       tmp_19_fu_429      |    0    |    32   |
|          |         h_fu_434         |    0    |    39   |
|          |        v_1_fu_440        |    0    |    39   |
|          |       avg_V_fu_450       |    0    |    23   |
|----------|--------------------------|---------|---------|
|          |       tmp_3_fu_273       |    0    |    15   |
|    sub   |       p_neg_fu_347       |    0    |    23   |
|          |       tmp_15_fu_381      |    0    |    21   |
|          |       tmp_18_fu_417      |    0    |    39   |
|----------|--------------------------|---------|---------|
|          |     exitcond2_fu_189     |    0    |    9    |
|          |     exitcond1_fu_223     |    0    |    9    |
|   icmp   |      exitcond_fu_295     |    0    |    9    |
|          |       tmp_9_fu_311       |    0    |    18   |
|          |       tmp_11_fu_400      |    0    |    18   |
|----------|--------------------------|---------|---------|
|  select  |       tmp_17_fu_391      |    0    |    16   |
|----------|--------------------------|---------|---------|
|          |  p_x_assign_cast6_fu_185 |    0    |    0    |
|          | p_x_assign_3_cast_fu_209 |    0    |    0    |
|          |     tmp_8_cast_fu_219    |    0    |    0    |
|          |     h_2_cast4_fu_243     |    0    |    0    |
|          |      h_2_cast_fu_247     |    0    |    0    |
|   zext   |     tmp_1_cast_fu_257    |    0    |    0    |
|          |    p_shl2_cast_fu_269    |    0    |    0    |
|          |     tmp_cast7_fu_307     |    0    |    0    |
|          |     tmp1_cast_fu_321     |    0    |    0    |
|          |       tmp_10_fu_363      |    0    |    0    |
|          |       tmp_16_fu_387      |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |         v_fu_201         |    0    |    0    |
|bitconcatenate|        h_2_fu_235        |    0    |    0    |
|          |       p_shl2_fu_261      |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     tmp_3_cast_fu_279    |    0    |    0    |
|          |       tmp_4_fu_330       |    0    |    0    |
|   sext   |     tmp_27_tr_fu_335     |    0    |    0    |
|          |       tmp_14_fu_377      |    0    |    0    |
|          |       tmp_20_fu_446      |    0    |    0    |
|----------|--------------------------|---------|---------|
| bitselect|       tmp_59_fu_339      |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|       tmp_s_fu_353       |    0    |    0    |
|          |       tmp_13_fu_367      |    0    |    0    |
|----------|--------------------------|---------|---------|
|    shl   |       tmp_60_fu_405      |    0    |    0    |
|          |       tmp_61_fu_411      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   469   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       avg_V_reg_551       |   16   |
|         ch_reg_515        |    3   |
|     h_2_cast4_reg_487     |   32   |
|         h_reg_536         |   32   |
|     next_mul2_reg_502     |   13   |
|      next_mul_reg_507     |   10   |
|        o_x_reg_482        |    4   |
|        o_y_reg_464        |    4   |
|      p_Val2_s_reg_164     |   16   |
|    p_x_assign_1_reg_154   |   32   |
| p_x_assign_3_cast_reg_469 |   32   |
|  p_x_assign_cast6_reg_456 |   10   |
|     p_x_assign_reg_86     |    4   |
|    p_y_assign_1_reg_97    |    4   |
|    p_y_assign_2_reg_176   |   32   |
|     p_z_assign_reg_108    |    3   |
|      phi_mul1_reg_131     |   13   |
|      phi_mul_reg_119      |   10   |
|pool_layer_input_da_reg_546|   13   |
|        t_V_reg_142        |   16   |
|       tmp_19_reg_531      |   32   |
|     tmp_1_cast_reg_492    |   32   |
|     tmp_3_cast_reg_497    |   12   |
|     tmp_8_cast_reg_474    |   32   |
|     tmp_cast7_reg_520     |   32   |
|        v_1_reg_541        |   32   |
+---------------------------+--------+
|           Total           |   471  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_80 |  p0  |   2  |  13  |   26   ||    9    |
|  phi_mul_reg_119 |  p0  |   2  |  10  |   20   ||    9    |
|    t_V_reg_142   |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   78   ||  5.307  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   469  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   27   |
|  Register |    -   |   471  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   471  |   496  |
+-----------+--------+--------+--------+
