@W: MO129 :"c:\projects\projects\usb to spi master design\usb_project\usb_12_10_13\usb_demo\soucre\usb_serial\usb_packet.vhd":120:11:120:17|Sequential instance usb_fs_slave_1.usb_serial_1.usb_packet_inst.s_state[8] is reduced to a combinational gate by constant propagation.
@W: MT246 :"c:\projects\projects\usb to spi master design\usb_project\usb_12_10_13\usb_demo\soucre\cores\pll_60mhz.vhd":109:4:109:12|Blackbox EHXPLLJ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock pll_60MHz|CLKOP_inferred_clock with period 12.41ns. Please declare a user-defined clock on object "n:PLL_1.CLKOP"
