
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.76

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.28 source latency state[1]$_DFFE_PN0P_/CLK ^
  -0.28 target latency _339_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: domain_isolation_on[2]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input9/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.18    0.19    0.19    0.39 ^ input9/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net10 (net)
                  0.19    0.00    0.39 ^ domain_isolation_on[2]$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                                  0.39   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.14    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.24    0.11    0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.11    0.00    0.15 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.09    0.06    0.13    0.28 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3__leaf_clk (net)
                  0.06    0.00    0.28 ^ domain_isolation_on[2]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                          0.00    0.28   clock reconvergence pessimism
                          0.07    0.34   library removal time
                                  0.34   data required time
-----------------------------------------------------------------------------
                                  0.34   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: domain_isolate[0] (input port clocked by core_clock)
Endpoint: domain_isolation_on[0]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ domain_isolate[0] (in)
                                         domain_isolate[0] (net)
                  0.00    0.00    0.20 ^ input5/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     1    0.08    0.23    0.21    0.41 ^ input5/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         net6 (net)
                  0.23    0.00    0.41 ^ _268_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.09    0.10    0.51 v _268_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _112_ (net)
                  0.09    0.00    0.51 v _269_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.00    0.05    0.04    0.55 ^ _269_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _016_ (net)
                  0.05    0.00    0.55 ^ domain_isolation_on[0]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                                  0.55   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.14    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.24    0.11    0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.11    0.00    0.15 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.08    0.06    0.13    0.28 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2__leaf_clk (net)
                  0.06    0.00    0.28 ^ domain_isolation_on[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                          0.00    0.28   clock reconvergence pessimism
                         -0.01    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: _333_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input9/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.18    0.19    0.19    0.39 ^ input9/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net10 (net)
                  0.19    0.00    0.39 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    31    0.39    0.26    0.24    0.63 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1 (net)
                  0.26    0.00    0.63 ^ _333_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.63   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.14    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.24    0.11    0.15   10.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.11    0.00   10.15 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.08    0.06    0.13   10.28 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1__leaf_clk (net)
                  0.06    0.00   10.28 ^ _333_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.28   clock reconvergence pessimism
                          0.08   10.36   library recovery time
                                 10.36   data required time
-----------------------------------------------------------------------------
                                 10.36   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  9.73   slack (MET)


Startpoint: _334_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: transition_done$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.14    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.24    0.11    0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.11    0.00    0.15 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.09    0.06    0.13    0.28 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0__leaf_clk (net)
                  0.06    0.00    0.28 ^ _334_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.09    0.35    0.60    0.88 ^ _334_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net29 (net)
                  0.35    0.00    0.88 ^ _215_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     2    0.02    0.10    0.30    1.18 v _215_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _063_ (net)
                  0.10    0.00    1.18 v _216_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     2    0.02    0.15    0.38    1.56 v _216_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _064_ (net)
                  0.15    0.00    1.56 v _230_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     5    0.07    0.17    0.26    1.83 v _230_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _077_ (net)
                  0.17    0.00    1.83 v _307_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
     9    0.14    0.44    0.30    2.13 ^ _307_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
                                         _143_ (net)
                  0.44    0.00    2.13 ^ _329_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.07    0.21    2.35 ^ _329_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _035_ (net)
                  0.07    0.00    2.35 ^ transition_done$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                                  2.35   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.14    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.24    0.11    0.15   10.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.11    0.00   10.15 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.09    0.06    0.13   10.28 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3__leaf_clk (net)
                  0.06    0.00   10.28 ^ transition_done$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                          0.00   10.28   clock reconvergence pessimism
                         -0.17   10.11   library setup time
                                 10.11   data required time
-----------------------------------------------------------------------------
                                 10.11   data required time
                                 -2.35   data arrival time
-----------------------------------------------------------------------------
                                  7.76   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: _333_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input9/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.18    0.19    0.19    0.39 ^ input9/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net10 (net)
                  0.19    0.00    0.39 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    31    0.39    0.26    0.24    0.63 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1 (net)
                  0.26    0.00    0.63 ^ _333_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.63   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.14    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.24    0.11    0.15   10.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.11    0.00   10.15 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.08    0.06    0.13   10.28 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1__leaf_clk (net)
                  0.06    0.00   10.28 ^ _333_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.28   clock reconvergence pessimism
                          0.08   10.36   library recovery time
                                 10.36   data required time
-----------------------------------------------------------------------------
                                 10.36   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  9.73   slack (MET)


Startpoint: _334_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: transition_done$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.14    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.24    0.11    0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.11    0.00    0.15 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.09    0.06    0.13    0.28 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0__leaf_clk (net)
                  0.06    0.00    0.28 ^ _334_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.09    0.35    0.60    0.88 ^ _334_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net29 (net)
                  0.35    0.00    0.88 ^ _215_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     2    0.02    0.10    0.30    1.18 v _215_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _063_ (net)
                  0.10    0.00    1.18 v _216_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     2    0.02    0.15    0.38    1.56 v _216_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _064_ (net)
                  0.15    0.00    1.56 v _230_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     5    0.07    0.17    0.26    1.83 v _230_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _077_ (net)
                  0.17    0.00    1.83 v _307_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
     9    0.14    0.44    0.30    2.13 ^ _307_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
                                         _143_ (net)
                  0.44    0.00    2.13 ^ _329_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.07    0.21    2.35 ^ _329_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _035_ (net)
                  0.07    0.00    2.35 ^ transition_done$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                                  2.35   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.14    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.24    0.11    0.15   10.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.11    0.00   10.15 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.09    0.06    0.13   10.28 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3__leaf_clk (net)
                  0.06    0.00   10.28 ^ transition_done$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                          0.00   10.28   clock reconvergence pessimism
                         -0.17   10.11   library setup time
                                 10.11   data required time
-----------------------------------------------------------------------------
                                 10.11   data required time
                                 -2.35   data arrival time
-----------------------------------------------------------------------------
                                  7.76   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.3614418506622314

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8434

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.21560737490653992

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9664

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: _334_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: transition_done$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13    0.28 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.28 ^ _334_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.60    0.88 ^ _334_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.30    1.18 v _215_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.38    1.56 v _216_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.26    1.83 v _230_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.30    2.13 ^ _307_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
   0.21    2.35 ^ _329_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.00    2.35 ^ transition_done$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
           2.35   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.15   10.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13   10.28 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.28 ^ transition_done$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
   0.00   10.28   clock reconvergence pessimism
  -0.17   10.11   library setup time
          10.11   data required time
---------------------------------------------------------
          10.11   data required time
          -2.35   data arrival time
---------------------------------------------------------
           7.76   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: domain_isolation_on[1]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: domain_isolation_on[1]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13    0.28 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.28 ^ domain_isolation_on[1]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
   0.50    0.78 ^ domain_isolation_on[1]$_DFFE_PN1P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
   0.07    0.84 v _275_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
   0.04    0.89 ^ _276_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.00    0.89 ^ domain_isolation_on[1]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
           0.89   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13    0.28 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.28 ^ domain_isolation_on[1]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
   0.00    0.28   clock reconvergence pessimism
  -0.01    0.27   library hold time
           0.27   data required time
---------------------------------------------------------
           0.27   data required time
          -0.89   data arrival time
---------------------------------------------------------
           0.62   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.2766

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.2779

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.3463

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
7.7642

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
330.912501

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.20e-03   5.55e-03   2.24e-08   1.38e-02  37.4%
Combinational          1.27e-02   4.97e-03   4.32e-08   1.76e-02  47.9%
Clock                  3.68e-03   1.74e-03   1.29e-07   5.42e-03  14.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.45e-02   1.23e-02   1.95e-07   3.68e-02 100.0%
                          66.7%      33.3%       0.0%
