Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Fri Feb 05 11:20:43 2016
| Host         : Joseph-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file RAT_wrapper_control_sets_placed.rpt
| Design       : RAT_wrapper
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     5 |
| Minimum Number of register sites lost to control set restrictions |    18 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------+-------------------+------------------+----------------+
|  Clock Signal  |   Enable Signal  |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+------------------+-------------------+------------------+----------------+
|  CLK_IBUF_BUFG |                  |                   |                1 |              2 |
|  CLK_IBUF_BUFG |                  | RST_IBUF          |                1 |              2 |
|  CLK_IBUF_BUFG | CPU/progRom/E[0] |                   |                6 |              8 |
|  CLK_IBUF_BUFG | CPU/control/E[0] | CPU/control/SR[0] |                5 |             10 |
|  CLK_IBUF_BUFG | CPU/progRom/WE   |                   |                2 |             16 |
+----------------+------------------+-------------------+------------------+----------------+


