// This is a counter that counts from 1 to 12
module counter( 
    input clk,
    input reset,
    output reg [3:0] q
); 
// update q on the positive edge of the clock according to the following cases:
// on reset, assign q to 1
// else if q is 12, assign q to 1
// else, increment q by 1 
___________f_a_f_f_f_f_f_f_f_f_f_f_f_f_f_f_f_f_f_f_f_f_f_f_f_f_f_f_f_f_f_f_f_f_f_f_Test_f_f_f_f_f_f_fb_f_f_f_f_f_ucb_f_b_f_f_f_f_sd_sd_rf_f_j_f_jb_f_f_f_j_f_ Probably_jf_11_f_f_j_f_AB_f_ï¿½ 70_j_i_fp: %DPW_2_W 0:;
endslave:W1 automatic_CLK0;

endmodule
