/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  reg [21:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  reg [8:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  reg [6:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = celloutsig_0_1z ? celloutsig_0_31z : in_data[22];
  assign celloutsig_1_4z = celloutsig_1_1z ? celloutsig_1_0z : celloutsig_1_1z;
  assign celloutsig_1_8z = celloutsig_1_4z ? celloutsig_1_6z : in_data[116];
  assign celloutsig_1_9z = in_data[107] ? celloutsig_1_6z : celloutsig_1_0z;
  assign celloutsig_0_6z = celloutsig_0_1z ? celloutsig_0_4z : in_data[33];
  assign celloutsig_0_7z = celloutsig_0_6z ? celloutsig_0_1z : in_data[95];
  assign celloutsig_0_14z = celloutsig_0_8z ? celloutsig_0_0z : celloutsig_0_1z;
  assign celloutsig_0_1z = celloutsig_0_0z ? in_data[65] : in_data[42];
  assign celloutsig_0_31z = celloutsig_0_5z ? celloutsig_0_4z : celloutsig_0_6z;
  assign celloutsig_0_0z = ~((in_data[75] | in_data[57]) & (in_data[12] | in_data[82]));
  assign celloutsig_1_0z = ~((in_data[178] | in_data[163]) & (in_data[173] | in_data[129]));
  assign celloutsig_0_3z = ~((celloutsig_0_0z | celloutsig_0_0z) & (in_data[6] | in_data[5]));
  assign celloutsig_1_5z = ~((celloutsig_1_1z | celloutsig_1_0z) & (celloutsig_1_4z | celloutsig_1_3z));
  assign celloutsig_1_7z = ~((celloutsig_1_6z | celloutsig_1_0z) & (celloutsig_1_6z | celloutsig_1_4z));
  assign celloutsig_1_19z = ~((celloutsig_1_3z | celloutsig_1_18z) & (celloutsig_1_16z | celloutsig_1_15z));
  assign celloutsig_0_15z = ~((celloutsig_0_7z | celloutsig_0_11z) & (celloutsig_0_3z | celloutsig_0_14z));
  assign celloutsig_0_16z = ~((celloutsig_0_7z | celloutsig_0_12z) & (celloutsig_0_14z | celloutsig_0_12z));
  assign celloutsig_1_1z = ~(in_data[113] ^ in_data[190]);
  assign celloutsig_1_3z = ~(in_data[133] ^ celloutsig_1_0z);
  assign celloutsig_1_10z = ~(celloutsig_1_3z ^ celloutsig_1_7z);
  assign celloutsig_1_16z = ~(celloutsig_1_11z ^ celloutsig_1_9z);
  assign celloutsig_0_9z = ~(celloutsig_0_6z ^ celloutsig_0_4z);
  assign celloutsig_0_17z = ~(celloutsig_0_8z ^ celloutsig_0_14z);
  assign celloutsig_1_2z = { in_data[128:117], celloutsig_1_1z } <= in_data[118:106];
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z } <= in_data[116:114];
  assign celloutsig_1_15z = { celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_9z } <= in_data[147:138];
  assign celloutsig_1_18z = { celloutsig_1_14z[6:4], celloutsig_1_11z } <= { celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_3z };
  assign celloutsig_0_4z = celloutsig_0_2z[10:1] <= { celloutsig_0_2z[18:10], celloutsig_0_0z };
  assign celloutsig_0_10z = celloutsig_0_2z[21:12] <= { in_data[6:0], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_18z = { celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_17z } <= { in_data[16:15], celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_1_11z = | { celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_13z = | { celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_6z };
  assign celloutsig_0_8z = | { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z[3:0] };
  assign celloutsig_0_12z = | { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z[3:0], celloutsig_0_1z };
  assign celloutsig_0_5z = ^ { in_data[18:4], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_11z = ^ { celloutsig_0_2z[9], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_13z = ^ { in_data[35:33], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_11z };
  always_latch
    if (clkin_data[96]) celloutsig_0_2z = 22'h000000;
    else if (!clkin_data[0]) celloutsig_0_2z = { in_data[42:22], celloutsig_0_0z };
  always_latch
    if (clkin_data[64]) celloutsig_0_36z = 9'h000;
    else if (!celloutsig_1_19z) celloutsig_0_36z = { in_data[59:54], celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_18z };
  always_latch
    if (clkin_data[128]) celloutsig_1_14z = 7'h00;
    else if (!clkin_data[32]) celloutsig_1_14z = in_data[175:169];
  assign { out_data[128], out_data[96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
