/*
* This file was generated by tools/cmsis/stm32_clock_gen.sh on Wed Oct  9 04:59:01 PM EDT 2024
*
* Here we search for a value of PLLN which produces a valid frequency for
* the VCO output (VCO_OUTPUT_HZ) given a specified VCO input frequency
* (VCO_INPUT_HZ)
*
* VCO_INPUT_HZ was defined in system_PLL_STM32Fx.h
*/

#undef PLLN
#define PLLN (VCO_OUTPUT_MIN_HZ / VCO_INPUT_HZ)
#if PLLN < PLLN_MIN
# undef  PLLN
# define PLLN PLLN_MIN
#endif

#if (PLLN == 1) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (2U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 1

#if (PLLN == 2) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (3U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 2

#if (PLLN == 3) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (4U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 3

#if (PLLN == 4) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (5U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 4

#if (PLLN == 5) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (6U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 5

#if (PLLN == 6) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (7U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 6

#if (PLLN == 7) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (8U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 7

#if (PLLN == 8) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (9U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 8

#if (PLLN == 9) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (10U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 9

#if (PLLN == 10) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (11U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 10

#if (PLLN == 11) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (12U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 11

#if (PLLN == 12) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (13U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 12

#if (PLLN == 13) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (14U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 13

#if (PLLN == 14) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (15U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 14

#if (PLLN == 15) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (16U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 15

#if (PLLN == 16) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (17U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 16

#if (PLLN == 17) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (18U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 17

#if (PLLN == 18) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (19U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 18

#if (PLLN == 19) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (20U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 19

#if (PLLN == 20) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (21U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 20

#if (PLLN == 21) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (22U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 21

#if (PLLN == 22) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (23U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 22

#if (PLLN == 23) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (24U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 23

#if (PLLN == 24) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (25U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 24

#if (PLLN == 25) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (26U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 25

#if (PLLN == 26) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (27U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 26

#if (PLLN == 27) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (28U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 27

#if (PLLN == 28) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (29U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 28

#if (PLLN == 29) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (30U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 29

#if (PLLN == 30) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (31U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 30

#if (PLLN == 31) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (32U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 31

#if (PLLN == 32) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (33U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 32

#if (PLLN == 33) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (34U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 33

#if (PLLN == 34) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (35U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 34

#if (PLLN == 35) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (36U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 35

#if (PLLN == 36) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (37U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 36

#if (PLLN == 37) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (38U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 37

#if (PLLN == 38) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (39U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 38

#if (PLLN == 39) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (40U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 39

#if (PLLN == 40) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (41U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 40

#if (PLLN == 41) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (42U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 41

#if (PLLN == 42) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (43U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 42

#if (PLLN == 43) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (44U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 43

#if (PLLN == 44) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (45U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 44

#if (PLLN == 45) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (46U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 45

#if (PLLN == 46) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (47U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 46

#if (PLLN == 47) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (48U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 47

#if (PLLN == 48) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (49U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 48

#if (PLLN == 49) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (50U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 49

#if (PLLN == 50) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (51U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 50

#if (PLLN == 51) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (52U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 51

#if (PLLN == 52) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (53U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 52

#if (PLLN == 53) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (54U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 53

#if (PLLN == 54) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (55U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 54

#if (PLLN == 55) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (56U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 55

#if (PLLN == 56) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (57U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 56

#if (PLLN == 57) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (58U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 57

#if (PLLN == 58) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (59U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 58

#if (PLLN == 59) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (60U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 59

#if (PLLN == 60) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (61U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 60

#if (PLLN == 61) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (62U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 61

#if (PLLN == 62) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (63U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 62

#if (PLLN == 63) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (64U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 63

#if (PLLN == 64) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (65U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 64

#if (PLLN == 65) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (66U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 65

#if (PLLN == 66) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (67U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 66

#if (PLLN == 67) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (68U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 67

#if (PLLN == 68) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (69U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 68

#if (PLLN == 69) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (70U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 69

#if (PLLN == 70) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (71U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 70

#if (PLLN == 71) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (72U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 71

#if (PLLN == 72) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (73U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 72

#if (PLLN == 73) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (74U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 73

#if (PLLN == 74) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (75U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 74

#if (PLLN == 75) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (76U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 75

#if (PLLN == 76) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (77U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 76

#if (PLLN == 77) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (78U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 77

#if (PLLN == 78) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (79U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 78

#if (PLLN == 79) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (80U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 79

#if (PLLN == 80) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (81U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 80

#if (PLLN == 81) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (82U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 81

#if (PLLN == 82) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (83U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 82

#if (PLLN == 83) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (84U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 83

#if (PLLN == 84) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (85U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 84

#if (PLLN == 85) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (86U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 85

#if (PLLN == 86) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (87U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 86

#if (PLLN == 87) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (88U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 87

#if (PLLN == 88) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (89U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 88

#if (PLLN == 89) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (90U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 89

#if (PLLN == 90) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (91U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 90

#if (PLLN == 91) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (92U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 91

#if (PLLN == 92) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (93U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 92

#if (PLLN == 93) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (94U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 93

#if (PLLN == 94) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (95U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 94

#if (PLLN == 95) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (96U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 95

#if (PLLN == 96) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (97U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 96

#if (PLLN == 97) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (98U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 97

#if (PLLN == 98) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (99U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 98

#if (PLLN == 99) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (100U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 99

#if (PLLN == 100) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (101U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 100

#if (PLLN == 101) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (102U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 101

#if (PLLN == 102) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (103U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 102

#if (PLLN == 103) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (104U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 103

#if (PLLN == 104) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (105U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 104

#if (PLLN == 105) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (106U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 105

#if (PLLN == 106) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (107U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 106

#if (PLLN == 107) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (108U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 107

#if (PLLN == 108) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (109U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 108

#if (PLLN == 109) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (110U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 109

#if (PLLN == 110) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (111U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 110

#if (PLLN == 111) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (112U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 111

#if (PLLN == 112) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (113U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 112

#if (PLLN == 113) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (114U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 113

#if (PLLN == 114) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (115U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 114

#if (PLLN == 115) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (116U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 115

#if (PLLN == 116) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (117U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 116

#if (PLLN == 117) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (118U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 117

#if (PLLN == 118) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (119U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 118

#if (PLLN == 119) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (120U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 119

#if (PLLN == 120) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (121U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 120

#if (PLLN == 121) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (122U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 121

#if (PLLN == 122) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (123U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 122

#if (PLLN == 123) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (124U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 123

#if (PLLN == 124) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (125U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 124

#if (PLLN == 125) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (126U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 125

#if (PLLN == 126) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (127U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 126

#if (PLLN == 127) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (128U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 127

#if (PLLN == 128) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (129U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 128

#if (PLLN == 129) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (130U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 129

#if (PLLN == 130) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (131U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 130

#if (PLLN == 131) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (132U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 131

#if (PLLN == 132) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (133U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 132

#if (PLLN == 133) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (134U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 133

#if (PLLN == 134) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (135U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 134

#if (PLLN == 135) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (136U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 135

#if (PLLN == 136) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (137U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 136

#if (PLLN == 137) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (138U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 137

#if (PLLN == 138) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (139U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 138

#if (PLLN == 139) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (140U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 139

#if (PLLN == 140) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (141U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 140

#if (PLLN == 141) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (142U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 141

#if (PLLN == 142) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (143U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 142

#if (PLLN == 143) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (144U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 143

#if (PLLN == 144) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (145U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 144

#if (PLLN == 145) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (146U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 145

#if (PLLN == 146) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (147U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 146

#if (PLLN == 147) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (148U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 147

#if (PLLN == 148) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (149U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 148

#if (PLLN == 149) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (150U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 149

#if (PLLN == 150) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (151U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 150

#if (PLLN == 151) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (152U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 151

#if (PLLN == 152) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (153U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 152

#if (PLLN == 153) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (154U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 153

#if (PLLN == 154) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (155U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 154

#if (PLLN == 155) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (156U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 155

#if (PLLN == 156) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (157U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 156

#if (PLLN == 157) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (158U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 157

#if (PLLN == 158) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (159U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 158

#if (PLLN == 159) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (160U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 159

#if (PLLN == 160) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (161U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 160

#if (PLLN == 161) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (162U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 161

#if (PLLN == 162) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (163U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 162

#if (PLLN == 163) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (164U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 163

#if (PLLN == 164) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (165U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 164

#if (PLLN == 165) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (166U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 165

#if (PLLN == 166) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (167U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 166

#if (PLLN == 167) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (168U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 167

#if (PLLN == 168) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (169U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 168

#if (PLLN == 169) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (170U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 169

#if (PLLN == 170) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (171U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 170

#if (PLLN == 171) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (172U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 171

#if (PLLN == 172) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (173U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 172

#if (PLLN == 173) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (174U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 173

#if (PLLN == 174) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (175U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 174

#if (PLLN == 175) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (176U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 175

#if (PLLN == 176) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (177U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 176

#if (PLLN == 177) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (178U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 177

#if (PLLN == 178) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (179U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 178

#if (PLLN == 179) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (180U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 179

#if (PLLN == 180) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (181U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 180

#if (PLLN == 181) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (182U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 181

#if (PLLN == 182) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (183U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 182

#if (PLLN == 183) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (184U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 183

#if (PLLN == 184) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (185U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 184

#if (PLLN == 185) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (186U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 185

#if (PLLN == 186) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (187U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 186

#if (PLLN == 187) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (188U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 187

#if (PLLN == 188) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (189U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 188

#if (PLLN == 189) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (190U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 189

#if (PLLN == 190) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (191U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 190

#if (PLLN == 191) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (192U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 191

#if (PLLN == 192) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (193U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 192

#if (PLLN == 193) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (194U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 193

#if (PLLN == 194) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (195U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 194

#if (PLLN == 195) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (196U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 195

#if (PLLN == 196) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (197U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 196

#if (PLLN == 197) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (198U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 197

#if (PLLN == 198) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (199U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 198

#if (PLLN == 199) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (200U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 199

#if (PLLN == 200) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (201U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 200

#if (PLLN == 201) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (202U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 201

#if (PLLN == 202) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (203U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 202

#if (PLLN == 203) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (204U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 203

#if (PLLN == 204) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (205U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 204

#if (PLLN == 205) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (206U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 205

#if (PLLN == 206) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (207U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 206

#if (PLLN == 207) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (208U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 207

#if (PLLN == 208) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (209U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 208

#if (PLLN == 209) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (210U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 209

#if (PLLN == 210) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (211U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 210

#if (PLLN == 211) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (212U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 211

#if (PLLN == 212) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (213U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 212

#if (PLLN == 213) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (214U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 213

#if (PLLN == 214) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (215U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 214

#if (PLLN == 215) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (216U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 215

#if (PLLN == 216) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (217U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 216

#if (PLLN == 217) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (218U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 217

#if (PLLN == 218) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (219U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 218

#if (PLLN == 219) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (220U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 219

#if (PLLN == 220) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (221U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 220

#if (PLLN == 221) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (222U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 221

#if (PLLN == 222) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (223U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 222

#if (PLLN == 223) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (224U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 223

#if (PLLN == 224) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (225U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 224

#if (PLLN == 225) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (226U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 225

#if (PLLN == 226) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (227U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 226

#if (PLLN == 227) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (228U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 227

#if (PLLN == 228) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (229U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 228

#if (PLLN == 229) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (230U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 229

#if (PLLN == 230) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (231U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 230

#if (PLLN == 231) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (232U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 231

#if (PLLN == 232) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (233U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 232

#if (PLLN == 233) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (234U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 233

#if (PLLN == 234) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (235U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 234

#if (PLLN == 235) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (236U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 235

#if (PLLN == 236) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (237U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 236

#if (PLLN == 237) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (238U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 237

#if (PLLN == 238) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (239U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 238

#if (PLLN == 239) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (240U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 239

#if (PLLN == 240) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (241U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 240

#if (PLLN == 241) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (242U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 241

#if (PLLN == 242) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (243U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 242

#if (PLLN == 243) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (244U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 243

#if (PLLN == 244) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (245U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 244

#if (PLLN == 245) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (246U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 245

#if (PLLN == 246) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (247U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 246

#if (PLLN == 247) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (248U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 247

#if (PLLN == 248) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (249U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 248

#if (PLLN == 249) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (250U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 249

#if (PLLN == 250) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (251U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 250

#if (PLLN == 251) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (252U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 251

#if (PLLN == 252) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (253U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 252

#if (PLLN == 253) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (254U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 253

#if (PLLN == 254) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (255U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 254

#if (PLLN == 255) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (256U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 255

#if (PLLN == 256) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (257U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 256

#if (PLLN == 257) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (258U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 257

#if (PLLN == 258) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (259U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 258

#if (PLLN == 259) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (260U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 259

#if (PLLN == 260) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (261U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 260

#if (PLLN == 261) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (262U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 261

#if (PLLN == 262) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (263U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 262

#if (PLLN == 263) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (264U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 263

#if (PLLN == 264) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (265U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 264

#if (PLLN == 265) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (266U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 265

#if (PLLN == 266) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (267U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 266

#if (PLLN == 267) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (268U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 267

#if (PLLN == 268) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (269U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 268

#if (PLLN == 269) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (270U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 269

#if (PLLN == 270) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (271U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 270

#if (PLLN == 271) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (272U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 271

#if (PLLN == 272) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (273U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 272

#if (PLLN == 273) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (274U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 273

#if (PLLN == 274) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (275U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 274

#if (PLLN == 275) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (276U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 275

#if (PLLN == 276) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (277U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 276

#if (PLLN == 277) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (278U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 277

#if (PLLN == 278) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (279U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 278

#if (PLLN == 279) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (280U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 279

#if (PLLN == 280) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (281U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 280

#if (PLLN == 281) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (282U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 281

#if (PLLN == 282) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (283U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 282

#if (PLLN == 283) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (284U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 283

#if (PLLN == 284) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (285U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 284

#if (PLLN == 285) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (286U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 285

#if (PLLN == 286) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (287U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 286

#if (PLLN == 287) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (288U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 287

#if (PLLN == 288) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (289U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 288

#if (PLLN == 289) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (290U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 289

#if (PLLN == 290) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (291U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 290

#if (PLLN == 291) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (292U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 291

#if (PLLN == 292) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (293U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 292

#if (PLLN == 293) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (294U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 293

#if (PLLN == 294) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (295U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 294

#if (PLLN == 295) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (296U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 295

#if (PLLN == 296) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (297U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 296

#if (PLLN == 297) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (298U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 297

#if (PLLN == 298) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (299U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 298

#if (PLLN == 299) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (300U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 299

#if (PLLN == 300) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (301U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 300

#if (PLLN == 301) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (302U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 301

#if (PLLN == 302) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (303U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 302

#if (PLLN == 303) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (304U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 303

#if (PLLN == 304) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (305U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 304

#if (PLLN == 305) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (306U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 305

#if (PLLN == 306) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (307U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 306

#if (PLLN == 307) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (308U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 307

#if (PLLN == 308) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (309U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 308

#if (PLLN == 309) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (310U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 309

#if (PLLN == 310) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (311U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 310

#if (PLLN == 311) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (312U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 311

#if (PLLN == 312) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (313U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 312

#if (PLLN == 313) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (314U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 313

#if (PLLN == 314) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (315U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 314

#if (PLLN == 315) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (316U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 315

#if (PLLN == 316) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (317U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 316

#if (PLLN == 317) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (318U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 317

#if (PLLN == 318) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (319U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 318

#if (PLLN == 319) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (320U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 319

#if (PLLN == 320) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (321U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 320

#if (PLLN == 321) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (322U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 321

#if (PLLN == 322) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (323U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 322

#if (PLLN == 323) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (324U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 323

#if (PLLN == 324) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (325U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 324

#if (PLLN == 325) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (326U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 325

#if (PLLN == 326) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (327U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 326

#if (PLLN == 327) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (328U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 327

#if (PLLN == 328) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (329U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 328

#if (PLLN == 329) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (330U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 329

#if (PLLN == 330) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (331U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 330

#if (PLLN == 331) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (332U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 331

#if (PLLN == 332) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (333U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 332

#if (PLLN == 333) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (334U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 333

#if (PLLN == 334) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (335U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 334

#if (PLLN == 335) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (336U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 335

#if (PLLN == 336) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (337U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 336

#if (PLLN == 337) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (338U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 337

#if (PLLN == 338) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (339U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 338

#if (PLLN == 339) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (340U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 339

#if (PLLN == 340) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (341U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 340

#if (PLLN == 341) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (342U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 341

#if (PLLN == 342) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (343U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 342

#if (PLLN == 343) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (344U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 343

#if (PLLN == 344) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (345U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 344

#if (PLLN == 345) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (346U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 345

#if (PLLN == 346) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (347U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 346

#if (PLLN == 347) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (348U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 347

#if (PLLN == 348) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (349U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 348

#if (PLLN == 349) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (350U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 349

#if (PLLN == 350) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (351U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 350

#if (PLLN == 351) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (352U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 351

#if (PLLN == 352) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (353U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 352

#if (PLLN == 353) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (354U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 353

#if (PLLN == 354) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (355U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 354

#if (PLLN == 355) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (356U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 355

#if (PLLN == 356) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (357U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 356

#if (PLLN == 357) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (358U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 357

#if (PLLN == 358) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (359U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 358

#if (PLLN == 359) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (360U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 359

#if (PLLN == 360) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (361U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 360

#if (PLLN == 361) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (362U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 361

#if (PLLN == 362) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (363U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 362

#if (PLLN == 363) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (364U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 363

#if (PLLN == 364) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (365U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 364

#if (PLLN == 365) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (366U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 365

#if (PLLN == 366) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (367U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 366

#if (PLLN == 367) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (368U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 367

#if (PLLN == 368) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (369U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 368

#if (PLLN == 369) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (370U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 369

#if (PLLN == 370) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (371U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 370

#if (PLLN == 371) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (372U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 371

#if (PLLN == 372) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (373U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 372

#if (PLLN == 373) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (374U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 373

#if (PLLN == 374) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (375U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 374

#if (PLLN == 375) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (376U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 375

#if (PLLN == 376) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (377U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 376

#if (PLLN == 377) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (378U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 377

#if (PLLN == 378) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (379U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 378

#if (PLLN == 379) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (380U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 379

#if (PLLN == 380) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (381U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 380

#if (PLLN == 381) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (382U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 381

#if (PLLN == 382) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (383U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 382

#if (PLLN == 383) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (384U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 383

#if (PLLN == 384) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (385U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 384

#if (PLLN == 385) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (386U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 385

#if (PLLN == 386) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (387U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 386

#if (PLLN == 387) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (388U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 387

#if (PLLN == 388) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (389U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 388

#if (PLLN == 389) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (390U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 389

#if (PLLN == 390) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (391U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 390

#if (PLLN == 391) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (392U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 391

#if (PLLN == 392) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (393U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 392

#if (PLLN == 393) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (394U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 393

#if (PLLN == 394) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (395U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 394

#if (PLLN == 395) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (396U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 395

#if (PLLN == 396) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (397U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 396

#if (PLLN == 397) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (398U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 397

#if (PLLN == 398) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (399U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 398

#if (PLLN == 399) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (400U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 399

#if (PLLN == 400) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (401U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 400

#if (PLLN == 401) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (402U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 401

#if (PLLN == 402) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (403U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 402

#if (PLLN == 403) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (404U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 403

#if (PLLN == 404) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (405U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 404

#if (PLLN == 405) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (406U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 405

#if (PLLN == 406) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (407U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 406

#if (PLLN == 407) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (408U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 407

#if (PLLN == 408) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (409U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 408

#if (PLLN == 409) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (410U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 409

#if (PLLN == 410) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (411U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 410

#if (PLLN == 411) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (412U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 411

#if (PLLN == 412) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (413U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 412

#if (PLLN == 413) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (414U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 413

#if (PLLN == 414) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (415U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 414

#if (PLLN == 415) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (416U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 415

#if (PLLN == 416) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (417U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 416

#if (PLLN == 417) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (418U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 417

#if (PLLN == 418) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (419U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 418

#if (PLLN == 419) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (420U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 419

#if (PLLN == 420) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (421U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 420

#if (PLLN == 421) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (422U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 421

#if (PLLN == 422) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (423U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 422

#if (PLLN == 423) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (424U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 423

#if (PLLN == 424) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (425U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 424

#if (PLLN == 425) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (426U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 425

#if (PLLN == 426) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (427U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 426

#if (PLLN == 427) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (428U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 427

#if (PLLN == 428) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (429U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 428

#if (PLLN == 429) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (430U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 429

#if (PLLN == 430) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (431U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 430

#if (PLLN == 431) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (432U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 431

#if (PLLN == 432) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (433U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 432

#if (PLLN == 433) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (434U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 433

#if (PLLN == 434) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (435U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 434

#if (PLLN == 435) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (436U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 435

#if (PLLN == 436) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (437U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 436

#if (PLLN == 437) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (438U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 437

#if (PLLN == 438) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (439U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 438

#if (PLLN == 439) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (440U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 439

#if (PLLN == 440) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (441U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 440

#if (PLLN == 441) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (442U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 441

#if (PLLN == 442) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (443U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 442

#if (PLLN == 443) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (444U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 443

#if (PLLN == 444) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (445U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 444

#if (PLLN == 445) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (446U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 445

#if (PLLN == 446) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (447U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 446

#if (PLLN == 447) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (448U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 447

#if (PLLN == 448) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (449U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 448

#if (PLLN == 449) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (450U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 449

#if (PLLN == 450) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (451U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 450

#if (PLLN == 451) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (452U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 451

#if (PLLN == 452) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (453U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 452

#if (PLLN == 453) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (454U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 453

#if (PLLN == 454) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (455U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 454

#if (PLLN == 455) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (456U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 455

#if (PLLN == 456) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (457U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 456

#if (PLLN == 457) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (458U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 457

#if (PLLN == 458) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (459U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 458

#if (PLLN == 459) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (460U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 459

#if (PLLN == 460) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (461U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 460

#if (PLLN == 461) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (462U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 461

#if (PLLN == 462) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (463U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 462

#if (PLLN == 463) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (464U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 463

#if (PLLN == 464) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (465U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 464

#if (PLLN == 465) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (466U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 465

#if (PLLN == 466) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (467U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 466

#if (PLLN == 467) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (468U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 467

#if (PLLN == 468) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (469U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 468

#if (PLLN == 469) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (470U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 469

#if (PLLN == 470) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (471U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 470

#if (PLLN == 471) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (472U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 471

#if (PLLN == 472) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (473U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 472

#if (PLLN == 473) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (474U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 473

#if (PLLN == 474) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (475U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 474

#if (PLLN == 475) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (476U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 475

#if (PLLN == 476) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (477U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 476

#if (PLLN == 477) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (478U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 477

#if (PLLN == 478) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (479U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 478

#if (PLLN == 479) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (480U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 479

#if (PLLN == 480) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (481U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 480

#if (PLLN == 481) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (482U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 481

#if (PLLN == 482) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (483U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 482

#if (PLLN == 483) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (484U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 483

#if (PLLN == 484) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (485U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 484

#if (PLLN == 485) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (486U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 485

#if (PLLN == 486) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (487U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 486

#if (PLLN == 487) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (488U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 487

#if (PLLN == 488) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (489U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 488

#if (PLLN == 489) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (490U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 489

#if (PLLN == 490) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (491U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 490

#if (PLLN == 491) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (492U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 491

#if (PLLN == 492) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (493U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 492

#if (PLLN == 493) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (494U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 493

#if (PLLN == 494) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (495U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 494

#if (PLLN == 495) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (496U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 495

#if (PLLN == 496) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (497U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 496

#if (PLLN == 497) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (498U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 497

#if (PLLN == 498) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (499U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 498

#if (PLLN == 499) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (500U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 499

#if (PLLN == 500) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (501U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 500

#if (PLLN == 501) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (502U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 501

#if (PLLN == 502) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (503U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 502

#if (PLLN == 503) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (504U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 503

#if (PLLN == 504) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (505U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 504

#if (PLLN == 505) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (506U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 505

#if (PLLN == 506) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (507U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 506

#if (PLLN == 507) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (508U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 507

#if (PLLN == 508) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (509U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 508

#if (PLLN == 509) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (510U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 509

#if (PLLN == 510) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (511U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 510

#if (PLLN == 511) && (PLLN <= PLLN_MAX)
# undef  VCO_OUTPUT_HZ
# define VCO_OUTPUT_HZ (VCO_INPUT_HZ * PLLN)
# if VCO_OUTPUT_HZ <= VCO_OUTPUT_MAX_HZ
#  include "system_PLL_STM32Fx_2.h"
#  if ! defined(PLLP_DIV)
#   undef  PLLN
#   define PLLN (512U) // Failed, try next
#  endif
# else
#  undef  PLLN
#  define PLLN (512U) // Ignore the rest, try next PLLM value
# endif
#endif // PLLN == 511

