{
  "module_name": "sdio.h",
  "hash_id": "b4f307ef45c0b0b41e9100e4d6f54a9fc4ff2cc1277fdee511a3946e5488d018",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/realtek/rtw88/sdio.h",
  "human_readable_source": " \n \n\n#ifndef __REG_SDIO_H_\n#define __REG_SDIO_H_\n\n \n#define SDIO_LOCAL_OFFSET\t\t\t0x10250000\n#define WLAN_IOREG_OFFSET\t\t\t0x10260000\n#define FIRMWARE_FIFO_OFFSET\t\t\t0x10270000\n#define TX_HIQ_OFFSET\t\t\t\t0x10310000\n#define TX_MIQ_OFFSET\t\t\t\t0x10320000\n#define TX_LOQ_OFFSET\t\t\t\t0x10330000\n#define TX_EPQ_OFFSET\t\t\t\t0x10350000\n#define RX_RX0FF_OFFSET\t\t\t\t0x10340000\n\n#define RTW_SDIO_BUS_MSK\t\t\t0xffff0000\n#define SDIO_LOCAL_REG_MSK\t\t\t0x00000fff\n#define WLAN_IOREG_REG_MSK\t\t\t0x0000ffff\n\n \n#define REG_SDIO_TX_CTRL\t\t\t(SDIO_LOCAL_OFFSET + 0x0000)\n\n \n#define REG_SDIO_TIMEOUT\t\t\t(SDIO_LOCAL_OFFSET + 0x0002)\n\n \n#define REG_SDIO_HIMR\t\t\t\t(SDIO_LOCAL_OFFSET + 0x0014)\n#define REG_SDIO_HIMR_RX_REQUEST\t\tBIT(0)\n#define REG_SDIO_HIMR_AVAL\t\t\tBIT(1)\n#define REG_SDIO_HIMR_TXERR\t\t\tBIT(2)\n#define REG_SDIO_HIMR_RXERR\t\t\tBIT(3)\n#define REG_SDIO_HIMR_TXFOVW\t\t\tBIT(4)\n#define REG_SDIO_HIMR_RXFOVW\t\t\tBIT(5)\n#define REG_SDIO_HIMR_TXBCNOK\t\t\tBIT(6)\n#define REG_SDIO_HIMR_TXBCNERR\t\t\tBIT(7)\n#define REG_SDIO_HIMR_BCNERLY_INT\t\tBIT(16)\n#define REG_SDIO_HIMR_C2HCMD\t\t\tBIT(17)\n#define REG_SDIO_HIMR_CPWM1\t\t\tBIT(18)\n#define REG_SDIO_HIMR_CPWM2\t\t\tBIT(19)\n#define REG_SDIO_HIMR_HSISR_IND\t\t\tBIT(20)\n#define REG_SDIO_HIMR_GTINT3_IND\t\tBIT(21)\n#define REG_SDIO_HIMR_GTINT4_IND\t\tBIT(22)\n#define REG_SDIO_HIMR_PSTIMEOUT\t\t\tBIT(23)\n#define REG_SDIO_HIMR_OCPINT\t\t\tBIT(24)\n#define REG_SDIO_HIMR_ATIMEND\t\t\tBIT(25)\n#define REG_SDIO_HIMR_ATIMEND_E\t\t\tBIT(26)\n#define REG_SDIO_HIMR_CTWEND\t\t\tBIT(27)\n \n#define REG_SDIO_HIMR_MCU_ERR\t\t\tBIT(28)\n#define REG_SDIO_HIMR_TSF_BIT32_TOGGLE\t\tBIT(29)\n\n \n#define REG_SDIO_HISR\t\t\t\t(SDIO_LOCAL_OFFSET + 0x0018)\n#define REG_SDIO_HISR_RX_REQUEST\t\tBIT(0)\n#define REG_SDIO_HISR_AVAL\t\t\tBIT(1)\n#define REG_SDIO_HISR_TXERR\t\t\tBIT(2)\n#define REG_SDIO_HISR_RXERR\t\t\tBIT(3)\n#define REG_SDIO_HISR_TXFOVW\t\t\tBIT(4)\n#define REG_SDIO_HISR_RXFOVW\t\t\tBIT(5)\n#define REG_SDIO_HISR_TXBCNOK\t\t\tBIT(6)\n#define REG_SDIO_HISR_TXBCNERR\t\t\tBIT(7)\n#define REG_SDIO_HISR_BCNERLY_INT\t\tBIT(16)\n#define REG_SDIO_HISR_C2HCMD\t\t\tBIT(17)\n#define REG_SDIO_HISR_CPWM1\t\t\tBIT(18)\n#define REG_SDIO_HISR_CPWM2\t\t\tBIT(19)\n#define REG_SDIO_HISR_HSISR_IND\t\t\tBIT(20)\n#define REG_SDIO_HISR_GTINT3_IND\t\tBIT(21)\n#define REG_SDIO_HISR_GTINT4_IND\t\tBIT(22)\n#define REG_SDIO_HISR_PSTIMEOUT\t\t\tBIT(23)\n#define REG_SDIO_HISR_OCPINT\t\t\tBIT(24)\n#define REG_SDIO_HISR_ATIMEND\t\t\tBIT(25)\n#define REG_SDIO_HISR_ATIMEND_E\t\t\tBIT(26)\n#define REG_SDIO_HISR_CTWEND\t\t\tBIT(27)\n \n#define REG_SDIO_HISR_MCU_ERR\t\t\tBIT(28)\n#define REG_SDIO_HISR_TSF_BIT32_TOGGLE\t\tBIT(29)\n\n \n#define REG_SDIO_HCPWM\t\t\t\t(SDIO_LOCAL_OFFSET + 0x0019)\n \n#define REG_SDIO_RX0_REQ_LEN\t\t\t(SDIO_LOCAL_OFFSET + 0x001C)\n \n#define REG_SDIO_OQT_FREE_PG\t\t\t(SDIO_LOCAL_OFFSET + 0x001E)\n \n#define REG_SDIO_FREE_TXPG\t\t\t(SDIO_LOCAL_OFFSET + 0x0020)\n \n#define REG_SDIO_HCPWM1\t\t\t\t(SDIO_LOCAL_OFFSET + 0x0024)\n \n#define REG_SDIO_HCPWM2\t\t\t\t(SDIO_LOCAL_OFFSET + 0x0026)\n \n#define REG_SDIO_FREE_TXPG_SEQ\t\t\t(SDIO_LOCAL_OFFSET + 0x0028)\n \n#define REG_SDIO_HTSFR_INFO\t\t\t(SDIO_LOCAL_OFFSET + 0x0030)\n#define REG_SDIO_HCPWM1_V2\t\t\t(SDIO_LOCAL_OFFSET + 0x0038)\n \n#define REG_SDIO_H2C\t\t\t\t(SDIO_LOCAL_OFFSET + 0x0060)\n \n#define REG_SDIO_HRPWM1\t\t\t\t(SDIO_LOCAL_OFFSET + 0x0080)\n \n#define REG_SDIO_HRPWM2\t\t\t\t(SDIO_LOCAL_OFFSET + 0x0082)\n \n#define REG_SDIO_HPS_CLKR\t\t\t(SDIO_LOCAL_OFFSET + 0x0084)\n \n#define REG_SDIO_HSUS_CTRL\t\t\t(SDIO_LOCAL_OFFSET + 0x0086)\n#define BIT_HCI_SUS_REQ\t\t\t\tBIT(0)\n#define BIT_HCI_RESUME_RDY\t\t\tBIT(1)\n \n#define REG_SDIO_HIMR_ON\t\t\t(SDIO_LOCAL_OFFSET + 0x0090)\n \n#define REG_SDIO_HISR_ON\t\t\t(SDIO_LOCAL_OFFSET + 0x0091)\n\n#define REG_SDIO_INDIRECT_REG_CFG\t\t(SDIO_LOCAL_OFFSET + 0x0040)\n#define BIT_SDIO_INDIRECT_REG_CFG_WORD\t\tBIT(16)\n#define BIT_SDIO_INDIRECT_REG_CFG_DWORD\t\tBIT(17)\n#define BIT_SDIO_INDIRECT_REG_CFG_WRITE\t\tBIT(18)\n#define BIT_SDIO_INDIRECT_REG_CFG_READ\t\tBIT(19)\n#define BIT_SDIO_INDIRECT_REG_CFG_UNK20\t\tBIT(20)\n#define REG_SDIO_INDIRECT_REG_DATA\t\t(SDIO_LOCAL_OFFSET + 0x0044)\n\n \n#define REG_SDIO_CMD_ADDR_MSK\t\t\tGENMASK(16, 13)\n#define REG_SDIO_CMD_ADDR_SDIO_REG\t\t0\n#define REG_SDIO_CMD_ADDR_MAC_REG\t\t8\n#define REG_SDIO_CMD_ADDR_TXFF_HIGH\t\t4\n#define REG_SDIO_CMD_ADDR_TXFF_LOW\t\t6\n#define REG_SDIO_CMD_ADDR_TXFF_NORMAL\t\t5\n#define REG_SDIO_CMD_ADDR_TXFF_EXTRA\t\t7\n#define REG_SDIO_CMD_ADDR_RXFF\t\t\t7\n\n#define RTW_SDIO_BLOCK_SIZE\t\t\t512\n#define RTW_SDIO_ADDR_RX_RX0FF_GEN(_id)\t\t(0x0e000 | ((_id) & 0x3))\n\n#define RTW_SDIO_DATA_PTR_ALIGN\t\t\t8\n\nstruct sdio_func;\nstruct sdio_device_id;\n\nstruct rtw_sdio_tx_data {\n\tu8 sn;\n};\n\nstruct rtw_sdio_work_data {\n\tstruct work_struct work;\n\tstruct rtw_dev *rtwdev;\n};\n\nstruct rtw_sdio {\n\tstruct sdio_func *sdio_func;\n\n\tu32 irq_mask;\n\tu8 rx_addr;\n\tbool sdio3_bus_mode;\n\n\tvoid *irq_thread;\n\n\tstruct workqueue_struct *txwq;\n\tstruct rtw_sdio_work_data *tx_handler_data;\n\tstruct sk_buff_head tx_queue[RTK_MAX_TX_QUEUE_NUM];\n};\n\nextern const struct dev_pm_ops rtw_sdio_pm_ops;\n\nint rtw_sdio_probe(struct sdio_func *sdio_func,\n\t\t   const struct sdio_device_id *id);\nvoid rtw_sdio_remove(struct sdio_func *sdio_func);\nvoid rtw_sdio_shutdown(struct device *dev);\n\nstatic inline bool rtw_sdio_is_sdio30_supported(struct rtw_dev *rtwdev)\n{\n\tstruct rtw_sdio *rtwsdio = (struct rtw_sdio *)rtwdev->priv;\n\n\treturn rtwsdio->sdio3_bus_mode;\n}\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}