/// Auto-generated register definitions for SysTick
/// Device: ATSAME70J21B
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::atmel::same70::atsame70j21b::systick {

// ============================================================================
// SysTick - System timer
// Base Address: 0xE000E010
// ============================================================================

/// SysTick Register Structure
struct SysTick_Registers {

    /// Control and Status Register
    /// Offset: 0x0000
    /// Reset value: 0x00000004
    volatile uint32_t CSR;

    /// Reload Value Register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    volatile uint32_t RVR;

    /// Current Value Register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    volatile uint32_t CVR;

    /// Calibration Value Register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CALIB;
};

static_assert(sizeof(SysTick_Registers) >= 16, "SysTick_Registers size mismatch");

/// SysTick peripheral instance
inline SysTick_Registers* SysTick() {
    return reinterpret_cast<SysTick_Registers*>(0xE000E010);
}

}  // namespace alloy::hal::atmel::same70::atsame70j21b::systick
