#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jan 26 16:45:37 2020
# Process ID: 25951
# Current directory: /home/gsaied/Desktop/old_rtl/pool/pool_sv
# Command line: vivado -mode tcl -source synth.tcl -notrace
# Log file: /home/gsaied/Desktop/old_rtl/pool/pool_sv/vivado.log
# Journal file: /home/gsaied/Desktop/old_rtl/pool/pool_sv/vivado.jou
#-----------------------------------------------------------
source synth.tcl -notrace
Command: synth_design -top pool -part xc7vx690t -constrset constr
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25957 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1425.453 ; gain = 70.000 ; free physical = 723 ; free virtual = 6438
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pool' [/home/gsaied/Desktop/verilog_rtl/pool/pool_sv/pool.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'pool' (1#1) [/home/gsaied/Desktop/verilog_rtl/pool/pool_sv/pool.sv:6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1470.203 ; gain = 114.750 ; free physical = 734 ; free virtual = 6450
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1470.203 ; gain = 114.750 ; free physical = 734 ; free virtual = 6449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1470.203 ; gain = 114.750 ; free physical = 734 ; free virtual = 6449
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gsaied/Desktop/verilog_rtl/pool/pool_sv/pool.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/verilog_rtl/pool/pool_sv/pool.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1982.805 ; gain = 0.000 ; free physical = 269 ; free virtual = 6010
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1982.805 ; gain = 0.000 ; free physical = 269 ; free virtual = 6010
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1982.805 ; gain = 0.000 ; free physical = 269 ; free virtual = 6010
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1982.805 ; gain = 627.352 ; free physical = 374 ; free virtual = 6100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1982.805 ; gain = 627.352 ; free physical = 374 ; free virtual = 6100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1982.805 ; gain = 627.352 ; free physical = 366 ; free virtual = 6100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1982.805 ; gain = 627.352 ; free physical = 357 ; free virtual = 6092
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 63    
+---Registers : 
	               16 Bit    Registers := 63    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pool 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 63    
+---Registers : 
	               16 Bit    Registers := 63    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design pool has port pool_out[15] driven by constant 0
WARNING: [Synth 8-3917] design pool has port pool_out[14] driven by constant 0
WARNING: [Synth 8-3917] design pool has port pool_out[13] driven by constant 0
WARNING: [Synth 8-3917] design pool has port pool_out[12] driven by constant 0
WARNING: [Synth 8-3917] design pool has port pool_out[11] driven by constant 0
WARNING: [Synth 8-3917] design pool has port pool_out[10] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1982.805 ; gain = 627.352 ; free physical = 346 ; free virtual = 6084
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1982.805 ; gain = 627.352 ; free physical = 213 ; free virtual = 5958
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1982.805 ; gain = 627.352 ; free physical = 216 ; free virtual = 5961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1982.805 ; gain = 627.352 ; free physical = 214 ; free virtual = 5959
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1982.805 ; gain = 627.352 ; free physical = 214 ; free virtual = 5958
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1982.805 ; gain = 627.352 ; free physical = 214 ; free virtual = 5958
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1982.805 ; gain = 627.352 ; free physical = 214 ; free virtual = 5958
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1982.805 ; gain = 627.352 ; free physical = 214 ; free virtual = 5958
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1982.805 ; gain = 627.352 ; free physical = 214 ; free virtual = 5958
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1982.805 ; gain = 627.352 ; free physical = 214 ; free virtual = 5958
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   252|
|3     |LUT1   |    10|
|4     |LUT2   |  1008|
|5     |FDCE   |  1002|
|6     |IBUF   |  1026|
|7     |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  3315|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1982.805 ; gain = 627.352 ; free physical = 214 ; free virtual = 5958
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1982.805 ; gain = 114.750 ; free physical = 268 ; free virtual = 6012
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1982.812 ; gain = 627.352 ; free physical = 279 ; free virtual = 6023
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 252 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'pool' is not ideal for floorplanning, since the cellview 'pool' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gsaied/Desktop/verilog_rtl/pool/pool_sv/pool.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/verilog_rtl/pool/pool_sv/pool.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1984.805 ; gain = 0.000 ; free physical = 185 ; free virtual = 5929
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1984.805 ; gain = 637.355 ; free physical = 241 ; free virtual = 5986
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 50 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2540.805 ; gain = 556.000 ; free physical = 139 ; free virtual = 5475
help
WARNING: [Common 17-20] Did not find any categories for task 'platform_verify'
Topic Categories:
Bitgen
Board
CDC
DRC
Debug
Device
Feasibility
FileIO
Floorplan
GUIControl
IPFlow
IPIntegrator
Memory
Memory Initialization
Methodology
Netlist
Object
Partition
PinPlanning
Power
Project
PropertyAndParameter
Report
SDAccel
SDC
SDSoC
Simulation
SysGen
Tcl
TclBuiltIn
TclPackage
Timing
ToolLaunch
Tools
Waiver
XDC
XPS
projutils
simulation
synthesis
user-written
xilinxtclstore
To list help topics by category, type 'help -category <category>'. For example:
% help -category Project
help -category synthesis

Topic            Description
export_bd_synth  (User-written application)
                 Create and write a single design 
                 checkpoint and stub files for a Block Design (BD), for use 
                 with third party synthesis tools. Perform synthesis as 
                 necessary.
                 

For help on an individual topic, type 'help <topic>'. For example:
% help create_project
help TclBuiltIn
ERROR: [Common 17-25] No topics matched 'TclBuiltIn'
help -category TclBuiltIn

Topic        Description
Tcl          Tcl Built-In
after        Tcl Built-In
append       Tcl Built-In
apply        Tcl Built-In
array        Tcl Built-In
bgerror      Tcl Built-In
binary       Tcl Built-In
break        Tcl Built-In
case         Tcl Built-In
catch        Tcl Built-In
cd           Tcl Built-In
chan         Tcl Built-In
clock        Tcl Built-In
close        Tcl Built-In
concat       Tcl Built-In
continue     Tcl Built-In
dict         Tcl Built-In
encoding     Tcl Built-In
eof          Tcl Built-In
error        Tcl Built-In
eval         Tcl Built-In
exec         Tcl Built-In
exit         Tcl Built-In
expr         Tcl Built-In
fblocked     Tcl Built-In
fconfigure   Tcl Built-In
fcopy        Tcl Built-In
file         Tcl Built-In
fileevent    Tcl Built-In
filename     Tcl Built-In
flush        Tcl Built-In
for          Tcl Built-In
foreach      Tcl Built-In
format       Tcl Built-In
gets         Tcl Built-In
glob         Tcl Built-In
global       Tcl Built-In
history      Tcl Built-In
if           Tcl Built-In
incr         Tcl Built-In
info         Tcl Built-In
interp       Tcl Built-In
join         Tcl Built-In
lappend      Tcl Built-In
lassign      Tcl Built-In
library      Tcl Built-In
lindex       Tcl Built-In
linsert      Tcl Built-In
list         Tcl Built-In
llength      Tcl Built-In
load         Tcl Built-In
lrange       Tcl Built-In
lrepeat      Tcl Built-In
lreplace     Tcl Built-In
lreverse     Tcl Built-In
lsearch      Tcl Built-In
lset         Tcl Built-In
lsort        Tcl Built-In
namespace    Tcl Built-In
open         Tcl Built-In
package      Tcl Built-In
pid          Tcl Built-In
pkg::create  Tcl Built-In
pkg_mkIndex  Tcl Built-In
proc         Tcl Built-In
puts         Tcl Built-In
pwd          Tcl Built-In
re_syntax    Tcl Built-In
read         Tcl Built-In
refchan      Tcl Built-In
regexp       Tcl Built-In
regsub       Tcl Built-In
rename       Tcl Built-In
return       Tcl Built-In
safe         Tcl Built-In
scan         Tcl Built-In
seek         Tcl Built-In
set          Tcl Built-In
socket       Tcl Built-In
source       Tcl Built-In
split        Tcl Built-In
string       Tcl Built-In
subst        Tcl Built-In
switch       Tcl Built-In
tclvars      Tcl Built-In
tell         Tcl Built-In
time         Tcl Built-In
tm           Tcl Built-In
trace        Tcl Built-In
unknown      Tcl Built-In
unload       Tcl Built-In
unset        Tcl Built-In
update       Tcl Built-In
uplevel      Tcl Built-In
upvar        Tcl Built-In
variable     Tcl Built-In
vwait        Tcl Built-In
while        Tcl Built-In

For help on an individual topic, type 'help <topic>'. For example:
% help create_project
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan 26 16:53:28 2020...
