
DIOApp.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000390  00000000  00000000  00000054  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00800060  000003e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .comment      00000030  00000000  00000000  000003e4  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000414  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 00000068  00000000  00000000  00000450  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000008f0  00000000  00000000  000004b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000065f  00000000  00000000  00000da8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000004aa  00000000  00000000  00001407  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000098  00000000  00000000  000018b4  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000425  00000000  00000000  0000194c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000588  00000000  00000000  00001d71  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000048  00000000  00000000  000022f9  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
   8:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
   c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  10:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  14:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  18:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  1c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  20:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  24:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  28:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  2c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  30:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  34:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  38:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  3c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  40:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  44:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  48:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  4c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  50:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61
  60:	0e 94 98 01 	call	0x330	; 0x330 <main>
  64:	0c 94 c6 01 	jmp	0x38c	; 0x38c <_exit>

00000068 <__bad_interrupt>:
  68:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000006c <DIO_voidSetPinValue>:
			case DIO_u8_PORTC:  Local_u8PinValue = GET_BIT(DIO_u8_PINC_REG,Copy_u8PinId);  break;
			case DIO_u8_PORTD:  Local_u8PinValue = GET_BIT(DIO_u8_PIND_REG,Copy_u8PinId);  break;
		}

	return Local_u8PinValue;
}
  6c:	81 30       	cpi	r24, 0x01	; 1
  6e:	19 f1       	breq	.+70     	; 0xb6 <DIO_voidSetPinValue+0x4a>
  70:	30 f0       	brcs	.+12     	; 0x7e <DIO_voidSetPinValue+0x12>
  72:	82 30       	cpi	r24, 0x02	; 2
  74:	e1 f1       	breq	.+120    	; 0xee <DIO_voidSetPinValue+0x82>
  76:	83 30       	cpi	r24, 0x03	; 3
  78:	09 f4       	brne	.+2      	; 0x7c <DIO_voidSetPinValue+0x10>
  7a:	55 c0       	rjmp	.+170    	; 0x126 <DIO_voidSetPinValue+0xba>
  7c:	08 95       	ret
  7e:	44 23       	and	r20, r20
  80:	19 f0       	breq	.+6      	; 0x88 <DIO_voidSetPinValue+0x1c>
  82:	41 30       	cpi	r20, 0x01	; 1
  84:	69 f0       	breq	.+26     	; 0xa0 <DIO_voidSetPinValue+0x34>
  86:	08 95       	ret
  88:	2b b3       	in	r18, 0x1b	; 27
  8a:	81 e0       	ldi	r24, 0x01	; 1
  8c:	90 e0       	ldi	r25, 0x00	; 0
  8e:	02 c0       	rjmp	.+4      	; 0x94 <DIO_voidSetPinValue+0x28>
  90:	88 0f       	add	r24, r24
  92:	99 1f       	adc	r25, r25
  94:	6a 95       	dec	r22
  96:	e2 f7       	brpl	.-8      	; 0x90 <DIO_voidSetPinValue+0x24>
  98:	80 95       	com	r24
  9a:	82 23       	and	r24, r18
  9c:	8b bb       	out	0x1b, r24	; 27
  9e:	08 95       	ret
  a0:	2b b3       	in	r18, 0x1b	; 27
  a2:	81 e0       	ldi	r24, 0x01	; 1
  a4:	90 e0       	ldi	r25, 0x00	; 0
  a6:	02 c0       	rjmp	.+4      	; 0xac <DIO_voidSetPinValue+0x40>
  a8:	88 0f       	add	r24, r24
  aa:	99 1f       	adc	r25, r25
  ac:	6a 95       	dec	r22
  ae:	e2 f7       	brpl	.-8      	; 0xa8 <DIO_voidSetPinValue+0x3c>
  b0:	82 2b       	or	r24, r18
  b2:	8b bb       	out	0x1b, r24	; 27
  b4:	08 95       	ret
  b6:	44 23       	and	r20, r20
  b8:	19 f0       	breq	.+6      	; 0xc0 <DIO_voidSetPinValue+0x54>
  ba:	41 30       	cpi	r20, 0x01	; 1
  bc:	69 f0       	breq	.+26     	; 0xd8 <DIO_voidSetPinValue+0x6c>
  be:	08 95       	ret
  c0:	28 b3       	in	r18, 0x18	; 24
  c2:	81 e0       	ldi	r24, 0x01	; 1
  c4:	90 e0       	ldi	r25, 0x00	; 0
  c6:	02 c0       	rjmp	.+4      	; 0xcc <DIO_voidSetPinValue+0x60>
  c8:	88 0f       	add	r24, r24
  ca:	99 1f       	adc	r25, r25
  cc:	6a 95       	dec	r22
  ce:	e2 f7       	brpl	.-8      	; 0xc8 <DIO_voidSetPinValue+0x5c>
  d0:	80 95       	com	r24
  d2:	82 23       	and	r24, r18
  d4:	88 bb       	out	0x18, r24	; 24
  d6:	08 95       	ret
  d8:	28 b3       	in	r18, 0x18	; 24
  da:	81 e0       	ldi	r24, 0x01	; 1
  dc:	90 e0       	ldi	r25, 0x00	; 0
  de:	02 c0       	rjmp	.+4      	; 0xe4 <DIO_voidSetPinValue+0x78>
  e0:	88 0f       	add	r24, r24
  e2:	99 1f       	adc	r25, r25
  e4:	6a 95       	dec	r22
  e6:	e2 f7       	brpl	.-8      	; 0xe0 <DIO_voidSetPinValue+0x74>
  e8:	82 2b       	or	r24, r18
  ea:	88 bb       	out	0x18, r24	; 24
  ec:	08 95       	ret
  ee:	44 23       	and	r20, r20
  f0:	19 f0       	breq	.+6      	; 0xf8 <DIO_voidSetPinValue+0x8c>
  f2:	41 30       	cpi	r20, 0x01	; 1
  f4:	69 f0       	breq	.+26     	; 0x110 <DIO_voidSetPinValue+0xa4>
  f6:	08 95       	ret
  f8:	25 b3       	in	r18, 0x15	; 21
  fa:	81 e0       	ldi	r24, 0x01	; 1
  fc:	90 e0       	ldi	r25, 0x00	; 0
  fe:	02 c0       	rjmp	.+4      	; 0x104 <DIO_voidSetPinValue+0x98>
 100:	88 0f       	add	r24, r24
 102:	99 1f       	adc	r25, r25
 104:	6a 95       	dec	r22
 106:	e2 f7       	brpl	.-8      	; 0x100 <DIO_voidSetPinValue+0x94>
 108:	80 95       	com	r24
 10a:	82 23       	and	r24, r18
 10c:	85 bb       	out	0x15, r24	; 21
 10e:	08 95       	ret
 110:	25 b3       	in	r18, 0x15	; 21
 112:	81 e0       	ldi	r24, 0x01	; 1
 114:	90 e0       	ldi	r25, 0x00	; 0
 116:	02 c0       	rjmp	.+4      	; 0x11c <DIO_voidSetPinValue+0xb0>
 118:	88 0f       	add	r24, r24
 11a:	99 1f       	adc	r25, r25
 11c:	6a 95       	dec	r22
 11e:	e2 f7       	brpl	.-8      	; 0x118 <DIO_voidSetPinValue+0xac>
 120:	82 2b       	or	r24, r18
 122:	85 bb       	out	0x15, r24	; 21
 124:	08 95       	ret
 126:	44 23       	and	r20, r20
 128:	19 f0       	breq	.+6      	; 0x130 <DIO_voidSetPinValue+0xc4>
 12a:	41 30       	cpi	r20, 0x01	; 1
 12c:	69 f0       	breq	.+26     	; 0x148 <DIO_voidSetPinValue+0xdc>
 12e:	08 95       	ret
 130:	22 b3       	in	r18, 0x12	; 18
 132:	81 e0       	ldi	r24, 0x01	; 1
 134:	90 e0       	ldi	r25, 0x00	; 0
 136:	02 c0       	rjmp	.+4      	; 0x13c <DIO_voidSetPinValue+0xd0>
 138:	88 0f       	add	r24, r24
 13a:	99 1f       	adc	r25, r25
 13c:	6a 95       	dec	r22
 13e:	e2 f7       	brpl	.-8      	; 0x138 <DIO_voidSetPinValue+0xcc>
 140:	80 95       	com	r24
 142:	82 23       	and	r24, r18
 144:	82 bb       	out	0x12, r24	; 18
 146:	08 95       	ret
 148:	22 b3       	in	r18, 0x12	; 18
 14a:	81 e0       	ldi	r24, 0x01	; 1
 14c:	90 e0       	ldi	r25, 0x00	; 0
 14e:	02 c0       	rjmp	.+4      	; 0x154 <DIO_voidSetPinValue+0xe8>
 150:	88 0f       	add	r24, r24
 152:	99 1f       	adc	r25, r25
 154:	6a 95       	dec	r22
 156:	e2 f7       	brpl	.-8      	; 0x150 <DIO_voidSetPinValue+0xe4>
 158:	82 2b       	or	r24, r18
 15a:	82 bb       	out	0x12, r24	; 18
 15c:	08 95       	ret

0000015e <DIO_voidSetPinDirection>:
 15e:	81 30       	cpi	r24, 0x01	; 1
 160:	19 f1       	breq	.+70     	; 0x1a8 <DIO_voidSetPinDirection+0x4a>
 162:	30 f0       	brcs	.+12     	; 0x170 <DIO_voidSetPinDirection+0x12>
 164:	82 30       	cpi	r24, 0x02	; 2
 166:	e1 f1       	breq	.+120    	; 0x1e0 <DIO_voidSetPinDirection+0x82>
 168:	83 30       	cpi	r24, 0x03	; 3
 16a:	09 f4       	brne	.+2      	; 0x16e <DIO_voidSetPinDirection+0x10>
 16c:	55 c0       	rjmp	.+170    	; 0x218 <DIO_voidSetPinDirection+0xba>
 16e:	08 95       	ret
 170:	44 23       	and	r20, r20
 172:	19 f0       	breq	.+6      	; 0x17a <DIO_voidSetPinDirection+0x1c>
 174:	41 30       	cpi	r20, 0x01	; 1
 176:	69 f0       	breq	.+26     	; 0x192 <DIO_voidSetPinDirection+0x34>
 178:	08 95       	ret
 17a:	2a b3       	in	r18, 0x1a	; 26
 17c:	81 e0       	ldi	r24, 0x01	; 1
 17e:	90 e0       	ldi	r25, 0x00	; 0
 180:	02 c0       	rjmp	.+4      	; 0x186 <DIO_voidSetPinDirection+0x28>
 182:	88 0f       	add	r24, r24
 184:	99 1f       	adc	r25, r25
 186:	6a 95       	dec	r22
 188:	e2 f7       	brpl	.-8      	; 0x182 <DIO_voidSetPinDirection+0x24>
 18a:	80 95       	com	r24
 18c:	82 23       	and	r24, r18
 18e:	8a bb       	out	0x1a, r24	; 26
 190:	08 95       	ret
 192:	2a b3       	in	r18, 0x1a	; 26
 194:	81 e0       	ldi	r24, 0x01	; 1
 196:	90 e0       	ldi	r25, 0x00	; 0
 198:	02 c0       	rjmp	.+4      	; 0x19e <DIO_voidSetPinDirection+0x40>
 19a:	88 0f       	add	r24, r24
 19c:	99 1f       	adc	r25, r25
 19e:	6a 95       	dec	r22
 1a0:	e2 f7       	brpl	.-8      	; 0x19a <DIO_voidSetPinDirection+0x3c>
 1a2:	82 2b       	or	r24, r18
 1a4:	8a bb       	out	0x1a, r24	; 26
 1a6:	08 95       	ret
 1a8:	44 23       	and	r20, r20
 1aa:	19 f0       	breq	.+6      	; 0x1b2 <DIO_voidSetPinDirection+0x54>
 1ac:	41 30       	cpi	r20, 0x01	; 1
 1ae:	69 f0       	breq	.+26     	; 0x1ca <DIO_voidSetPinDirection+0x6c>
 1b0:	08 95       	ret
 1b2:	27 b3       	in	r18, 0x17	; 23
 1b4:	81 e0       	ldi	r24, 0x01	; 1
 1b6:	90 e0       	ldi	r25, 0x00	; 0
 1b8:	02 c0       	rjmp	.+4      	; 0x1be <DIO_voidSetPinDirection+0x60>
 1ba:	88 0f       	add	r24, r24
 1bc:	99 1f       	adc	r25, r25
 1be:	6a 95       	dec	r22
 1c0:	e2 f7       	brpl	.-8      	; 0x1ba <DIO_voidSetPinDirection+0x5c>
 1c2:	80 95       	com	r24
 1c4:	82 23       	and	r24, r18
 1c6:	87 bb       	out	0x17, r24	; 23
 1c8:	08 95       	ret
 1ca:	27 b3       	in	r18, 0x17	; 23
 1cc:	81 e0       	ldi	r24, 0x01	; 1
 1ce:	90 e0       	ldi	r25, 0x00	; 0
 1d0:	02 c0       	rjmp	.+4      	; 0x1d6 <DIO_voidSetPinDirection+0x78>
 1d2:	88 0f       	add	r24, r24
 1d4:	99 1f       	adc	r25, r25
 1d6:	6a 95       	dec	r22
 1d8:	e2 f7       	brpl	.-8      	; 0x1d2 <DIO_voidSetPinDirection+0x74>
 1da:	82 2b       	or	r24, r18
 1dc:	87 bb       	out	0x17, r24	; 23
 1de:	08 95       	ret
 1e0:	44 23       	and	r20, r20
 1e2:	19 f0       	breq	.+6      	; 0x1ea <DIO_voidSetPinDirection+0x8c>
 1e4:	41 30       	cpi	r20, 0x01	; 1
 1e6:	69 f0       	breq	.+26     	; 0x202 <DIO_voidSetPinDirection+0xa4>
 1e8:	08 95       	ret
 1ea:	24 b3       	in	r18, 0x14	; 20
 1ec:	81 e0       	ldi	r24, 0x01	; 1
 1ee:	90 e0       	ldi	r25, 0x00	; 0
 1f0:	02 c0       	rjmp	.+4      	; 0x1f6 <DIO_voidSetPinDirection+0x98>
 1f2:	88 0f       	add	r24, r24
 1f4:	99 1f       	adc	r25, r25
 1f6:	6a 95       	dec	r22
 1f8:	e2 f7       	brpl	.-8      	; 0x1f2 <DIO_voidSetPinDirection+0x94>
 1fa:	80 95       	com	r24
 1fc:	82 23       	and	r24, r18
 1fe:	84 bb       	out	0x14, r24	; 20
 200:	08 95       	ret
 202:	24 b3       	in	r18, 0x14	; 20
 204:	81 e0       	ldi	r24, 0x01	; 1
 206:	90 e0       	ldi	r25, 0x00	; 0
 208:	02 c0       	rjmp	.+4      	; 0x20e <DIO_voidSetPinDirection+0xb0>
 20a:	88 0f       	add	r24, r24
 20c:	99 1f       	adc	r25, r25
 20e:	6a 95       	dec	r22
 210:	e2 f7       	brpl	.-8      	; 0x20a <DIO_voidSetPinDirection+0xac>
 212:	82 2b       	or	r24, r18
 214:	84 bb       	out	0x14, r24	; 20
 216:	08 95       	ret
 218:	44 23       	and	r20, r20
 21a:	19 f0       	breq	.+6      	; 0x222 <DIO_voidSetPinDirection+0xc4>
 21c:	41 30       	cpi	r20, 0x01	; 1
 21e:	69 f0       	breq	.+26     	; 0x23a <DIO_voidSetPinDirection+0xdc>
 220:	08 95       	ret
 222:	21 b3       	in	r18, 0x11	; 17
 224:	81 e0       	ldi	r24, 0x01	; 1
 226:	90 e0       	ldi	r25, 0x00	; 0
 228:	02 c0       	rjmp	.+4      	; 0x22e <DIO_voidSetPinDirection+0xd0>
 22a:	88 0f       	add	r24, r24
 22c:	99 1f       	adc	r25, r25
 22e:	6a 95       	dec	r22
 230:	e2 f7       	brpl	.-8      	; 0x22a <DIO_voidSetPinDirection+0xcc>
 232:	80 95       	com	r24
 234:	82 23       	and	r24, r18
 236:	81 bb       	out	0x11, r24	; 17
 238:	08 95       	ret
 23a:	21 b3       	in	r18, 0x11	; 17
 23c:	81 e0       	ldi	r24, 0x01	; 1
 23e:	90 e0       	ldi	r25, 0x00	; 0
 240:	02 c0       	rjmp	.+4      	; 0x246 <DIO_voidSetPinDirection+0xe8>
 242:	88 0f       	add	r24, r24
 244:	99 1f       	adc	r25, r25
 246:	6a 95       	dec	r22
 248:	e2 f7       	brpl	.-8      	; 0x242 <DIO_voidSetPinDirection+0xe4>
 24a:	82 2b       	or	r24, r18
 24c:	81 bb       	out	0x11, r24	; 17
 24e:	08 95       	ret

00000250 <DIO_voidSetPortValue>:
void DIO_voidSetPortValue(u8 Copy_u8PortId, u8 Copy_u8Value)
{
	
	

		switch(Copy_u8PortId)
 250:	81 30       	cpi	r24, 0x01	; 1
 252:	91 f0       	breq	.+36     	; 0x278 <DIO_voidSetPortValue+0x28>
 254:	28 f0       	brcs	.+10     	; 0x260 <DIO_voidSetPortValue+0x10>
 256:	82 30       	cpi	r24, 0x02	; 2
 258:	d9 f0       	breq	.+54     	; 0x290 <DIO_voidSetPortValue+0x40>
 25a:	83 30       	cpi	r24, 0x03	; 3
 25c:	29 f1       	breq	.+74     	; 0x2a8 <DIO_voidSetPortValue+0x58>
 25e:	08 95       	ret
		{
			case DIO_u8_PORTA:  switch(Copy_u8Value)
 260:	66 23       	and	r22, r22
 262:	19 f0       	breq	.+6      	; 0x26a <DIO_voidSetPortValue+0x1a>
 264:	61 30       	cpi	r22, 0x01	; 1
 266:	21 f0       	breq	.+8      	; 0x270 <DIO_voidSetPortValue+0x20>
 268:	08 95       	ret
			{
				case  DIO_u8_LOW:   CLR_PORT(DIO_u8_PORTA_REG);     break;
 26a:	8b b3       	in	r24, 0x1b	; 27
 26c:	1b ba       	out	0x1b, r1	; 27
 26e:	08 95       	ret
				case  DIO_u8_HIGH:  SET_PORT(DIO_u8_PORTA_REG);     break;
 270:	8b b3       	in	r24, 0x1b	; 27
 272:	8f ef       	ldi	r24, 0xFF	; 255
 274:	8b bb       	out	0x1b, r24	; 27
 276:	08 95       	ret
			}
			break;
			case DIO_u8_PORTB:  switch(Copy_u8Value)
 278:	66 23       	and	r22, r22
 27a:	19 f0       	breq	.+6      	; 0x282 <DIO_voidSetPortValue+0x32>
 27c:	61 30       	cpi	r22, 0x01	; 1
 27e:	21 f0       	breq	.+8      	; 0x288 <DIO_voidSetPortValue+0x38>
 280:	08 95       	ret
			{
				case  DIO_u8_LOW:   CLR_PORT(DIO_u8_PORTB_REG);     break;
 282:	88 b3       	in	r24, 0x18	; 24
 284:	18 ba       	out	0x18, r1	; 24
 286:	08 95       	ret
				case  DIO_u8_HIGH:  SET_PORT(DIO_u8_PORTB_REG);     break;
 288:	88 b3       	in	r24, 0x18	; 24
 28a:	8f ef       	ldi	r24, 0xFF	; 255
 28c:	88 bb       	out	0x18, r24	; 24
 28e:	08 95       	ret
			}
			break;
			case DIO_u8_PORTC:  switch(Copy_u8Value)
 290:	66 23       	and	r22, r22
 292:	19 f0       	breq	.+6      	; 0x29a <DIO_voidSetPortValue+0x4a>
 294:	61 30       	cpi	r22, 0x01	; 1
 296:	21 f0       	breq	.+8      	; 0x2a0 <DIO_voidSetPortValue+0x50>
 298:	08 95       	ret
			{
				case  DIO_u8_LOW:   CLR_PORT(DIO_u8_PORTC_REG);     break;
 29a:	85 b3       	in	r24, 0x15	; 21
 29c:	15 ba       	out	0x15, r1	; 21
 29e:	08 95       	ret
				case  DIO_u8_HIGH:  SET_PORT(DIO_u8_PORTC_REG);     break;
 2a0:	85 b3       	in	r24, 0x15	; 21
 2a2:	8f ef       	ldi	r24, 0xFF	; 255
 2a4:	85 bb       	out	0x15, r24	; 21
 2a6:	08 95       	ret
			}
			break;
			case DIO_u8_PORTD:  switch(Copy_u8Value)
 2a8:	66 23       	and	r22, r22
 2aa:	19 f0       	breq	.+6      	; 0x2b2 <DIO_voidSetPortValue+0x62>
 2ac:	61 30       	cpi	r22, 0x01	; 1
 2ae:	21 f0       	breq	.+8      	; 0x2b8 <DIO_voidSetPortValue+0x68>
 2b0:	08 95       	ret
			{
				case  DIO_u8_LOW:   CLR_PORT(DIO_u8_PORTD_REG);     break;
 2b2:	82 b3       	in	r24, 0x12	; 18
 2b4:	12 ba       	out	0x12, r1	; 18
 2b6:	08 95       	ret
				case  DIO_u8_HIGH:  SET_PORT(DIO_u8_PORTD_REG);     break;
 2b8:	82 b3       	in	r24, 0x12	; 18
 2ba:	8f ef       	ldi	r24, 0xFF	; 255
 2bc:	82 bb       	out	0x12, r24	; 18
 2be:	08 95       	ret

000002c0 <DIO_voidSetPortDirection>:
/* Description:	function used to decide the usage of the pins of an entire defined port either input or output		*/
/********************************************************************************************************************/
void DIO_voidSetPortDirection(u8 Copy_u8PortId, u8 Copy_u8Direction)
{

		switch(Copy_u8PortId)
 2c0:	81 30       	cpi	r24, 0x01	; 1
 2c2:	91 f0       	breq	.+36     	; 0x2e8 <DIO_voidSetPortDirection+0x28>
 2c4:	28 f0       	brcs	.+10     	; 0x2d0 <DIO_voidSetPortDirection+0x10>
 2c6:	82 30       	cpi	r24, 0x02	; 2
 2c8:	d9 f0       	breq	.+54     	; 0x300 <DIO_voidSetPortDirection+0x40>
 2ca:	83 30       	cpi	r24, 0x03	; 3
 2cc:	29 f1       	breq	.+74     	; 0x318 <DIO_voidSetPortDirection+0x58>
 2ce:	08 95       	ret
		{
			case DIO_u8_PORTA:  switch(Copy_u8Direction)
 2d0:	66 23       	and	r22, r22
 2d2:	19 f0       	breq	.+6      	; 0x2da <DIO_voidSetPortDirection+0x1a>
 2d4:	61 30       	cpi	r22, 0x01	; 1
 2d6:	21 f0       	breq	.+8      	; 0x2e0 <DIO_voidSetPortDirection+0x20>
 2d8:	08 95       	ret
			{
				case  DIO_u8_INPUT:   CLR_PORT(DIO_u8_DDRA_REG);     break;
 2da:	8a b3       	in	r24, 0x1a	; 26
 2dc:	1a ba       	out	0x1a, r1	; 26
 2de:	08 95       	ret
				case  DIO_u8_OUTPUT:  SET_PORT(DIO_u8_DDRA_REG);     break;
 2e0:	8a b3       	in	r24, 0x1a	; 26
 2e2:	8f ef       	ldi	r24, 0xFF	; 255
 2e4:	8a bb       	out	0x1a, r24	; 26
 2e6:	08 95       	ret
			}
			break;
			case DIO_u8_PORTB:  switch(Copy_u8Direction)
 2e8:	66 23       	and	r22, r22
 2ea:	19 f0       	breq	.+6      	; 0x2f2 <DIO_voidSetPortDirection+0x32>
 2ec:	61 30       	cpi	r22, 0x01	; 1
 2ee:	21 f0       	breq	.+8      	; 0x2f8 <DIO_voidSetPortDirection+0x38>
 2f0:	08 95       	ret
			{
				case  DIO_u8_INPUT:   CLR_PORT(DIO_u8_DDRB_REG);     break;
 2f2:	87 b3       	in	r24, 0x17	; 23
 2f4:	17 ba       	out	0x17, r1	; 23
 2f6:	08 95       	ret
				case  DIO_u8_OUTPUT:  SET_PORT(DIO_u8_DDRB_REG);     break;
 2f8:	87 b3       	in	r24, 0x17	; 23
 2fa:	8f ef       	ldi	r24, 0xFF	; 255
 2fc:	87 bb       	out	0x17, r24	; 23
 2fe:	08 95       	ret
			}
			break;
			case DIO_u8_PORTC:  switch(Copy_u8Direction)
 300:	66 23       	and	r22, r22
 302:	19 f0       	breq	.+6      	; 0x30a <DIO_voidSetPortDirection+0x4a>
 304:	61 30       	cpi	r22, 0x01	; 1
 306:	21 f0       	breq	.+8      	; 0x310 <DIO_voidSetPortDirection+0x50>
 308:	08 95       	ret
			{
				case  DIO_u8_INPUT:   CLR_PORT(DIO_u8_DDRC_REG);     break;
 30a:	84 b3       	in	r24, 0x14	; 20
 30c:	14 ba       	out	0x14, r1	; 20
 30e:	08 95       	ret
				case  DIO_u8_OUTPUT:  SET_PORT(DIO_u8_DDRC_REG);     break;
 310:	84 b3       	in	r24, 0x14	; 20
 312:	8f ef       	ldi	r24, 0xFF	; 255
 314:	84 bb       	out	0x14, r24	; 20
 316:	08 95       	ret
			}
			break;
			case DIO_u8_PORTD:  switch(Copy_u8Direction)
 318:	66 23       	and	r22, r22
 31a:	19 f0       	breq	.+6      	; 0x322 <DIO_voidSetPortDirection+0x62>
 31c:	61 30       	cpi	r22, 0x01	; 1
 31e:	21 f0       	breq	.+8      	; 0x328 <DIO_voidSetPortDirection+0x68>
 320:	08 95       	ret
			{
				case  DIO_u8_INPUT:   CLR_PORT(DIO_u8_DDRD_REG);     break;
 322:	81 b3       	in	r24, 0x11	; 17
 324:	11 ba       	out	0x11, r1	; 17
 326:	08 95       	ret
				case  DIO_u8_OUTPUT:  SET_PORT(DIO_u8_DDRD_REG);     break;
 328:	81 b3       	in	r24, 0x11	; 17
 32a:	8f ef       	ldi	r24, 0xFF	; 255
 32c:	81 bb       	out	0x11, r24	; 17
 32e:	08 95       	ret

00000330 <main>:

int main(void)
{
    /* Replace with your application code */
	
	DIO_voidSetPinDirection(DIO_u8_PORTA,DIO_u8_PIN4,DIO_u8_OUTPUT); // setting bit 4 in port A direction to output
 330:	41 e0       	ldi	r20, 0x01	; 1
 332:	64 e0       	ldi	r22, 0x04	; 4
 334:	80 e0       	ldi	r24, 0x00	; 0
 336:	0e 94 af 00 	call	0x15e	; 0x15e <DIO_voidSetPinDirection>
	DIO_voidSetPortDirection(DIO_u8_PORTC,DIO_u8_OUTPUT); // setting port C direction as output
 33a:	61 e0       	ldi	r22, 0x01	; 1
 33c:	82 e0       	ldi	r24, 0x02	; 2
 33e:	0e 94 60 01 	call	0x2c0	; 0x2c0 <DIO_voidSetPortDirection>
    while (1) 
    {
		
		DIO_voidSetPinValue(DIO_u8_PORTA,DIO_u8_PIN4,DIO_u8_HIGH);/*Setting pin 4 in port A which is connected to a led to 5v (HIGH)*/
 342:	41 e0       	ldi	r20, 0x01	; 1
 344:	64 e0       	ldi	r22, 0x04	; 4
 346:	80 e0       	ldi	r24, 0x00	; 0
 348:	0e 94 36 00 	call	0x6c	; 0x6c <DIO_voidSetPinValue>
		DIO_voidSetPortValue(DIO_u8_PORTC,DIO_u8_HIGH);
 34c:	61 e0       	ldi	r22, 0x01	; 1
 34e:	82 e0       	ldi	r24, 0x02	; 2
 350:	0e 94 28 01 	call	0x250	; 0x250 <DIO_voidSetPortValue>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 354:	2f ef       	ldi	r18, 0xFF	; 255
 356:	89 e6       	ldi	r24, 0x69	; 105
 358:	98 e1       	ldi	r25, 0x18	; 24
 35a:	21 50       	subi	r18, 0x01	; 1
 35c:	80 40       	sbci	r24, 0x00	; 0
 35e:	90 40       	sbci	r25, 0x00	; 0
 360:	e1 f7       	brne	.-8      	; 0x35a <main+0x2a>
 362:	00 c0       	rjmp	.+0      	; 0x364 <main+0x34>
 364:	00 00       	nop
		_delay_ms(1000);/*wait 1 second*/
		DIO_voidSetPinValue(DIO_u8_PORTA,DIO_u8_PIN4,DIO_u8_LOW);/*Setting pin 4 in port A which is connected to a led to 0v (LOW)*/
 366:	40 e0       	ldi	r20, 0x00	; 0
 368:	64 e0       	ldi	r22, 0x04	; 4
 36a:	80 e0       	ldi	r24, 0x00	; 0
 36c:	0e 94 36 00 	call	0x6c	; 0x6c <DIO_voidSetPinValue>
		DIO_voidSetPortValue(DIO_u8_PORTC,DIO_u8_LOW);/*Setting port C which is connected to a 2 relays, and a buzzer  to 0v (LOW)*/
 370:	60 e0       	ldi	r22, 0x00	; 0
 372:	82 e0       	ldi	r24, 0x02	; 2
 374:	0e 94 28 01 	call	0x250	; 0x250 <DIO_voidSetPortValue>
 378:	2f ef       	ldi	r18, 0xFF	; 255
 37a:	89 e6       	ldi	r24, 0x69	; 105
 37c:	98 e1       	ldi	r25, 0x18	; 24
 37e:	21 50       	subi	r18, 0x01	; 1
 380:	80 40       	sbci	r24, 0x00	; 0
 382:	90 40       	sbci	r25, 0x00	; 0
 384:	e1 f7       	brne	.-8      	; 0x37e <main+0x4e>
 386:	00 c0       	rjmp	.+0      	; 0x388 <main+0x58>
 388:	00 00       	nop
 38a:	db cf       	rjmp	.-74     	; 0x342 <main+0x12>

0000038c <_exit>:
 38c:	f8 94       	cli

0000038e <__stop_program>:
 38e:	ff cf       	rjmp	.-2      	; 0x38e <__stop_program>
