/dts-v1/;

/* node '/' defined in zephyr\dts\common\skeleton.dtsi:9 */
/ {
	#address-cells = < 0x1 >;                              /* in zephyr\dts\common\skeleton.dtsi:10 */
	#size-cells = < 0x1 >;                                 /* in zephyr\dts\common\skeleton.dtsi:11 */
	model = "STMicroelectronics STM32L476RG-NUCLEO board"; /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:15 */
	compatible = "st,stm32l476rg-nucleo";                  /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:16 */

	/* node '/chosen' defined in zephyr\dts\common\skeleton.dtsi:13 */
	chosen {
		zephyr,entropy = &rng;            /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:26 */
		zephyr,flash-controller = &flash; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:27 */
		zephyr,sram = &sram0;             /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:21 */
		zephyr,flash = &flash0;           /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:22 */
		zephyr,console = &usart3;         /* in zephyr\power_test\boards\nucleo_l476rg.overlay:51 */
		zephyr,shell-uart = &usart3;      /* in zephyr\power_test\boards\nucleo_l476rg.overlay:52 */
		uart,atmodem = &usart1;           /* in zephyr\power_test\boards\nucleo_l476rg.overlay:53 */
	};

	/* node '/aliases' defined in zephyr\dts\common\skeleton.dtsi:15 */
	aliases {
		led0 = &green_led_2;           /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:45 */
		sw0 = &user_button;            /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:46 */
		volt-sensor0 = &vref;          /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:47 */
		volt-sensor1 = &vbat;          /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:48 */
		de = &my_de;                   /* in zephyr\power_test\boards\nucleo_l476rg.overlay:5 */
		nre = &my_nre;                 /* in zephyr\power_test\boards\nucleo_l476rg.overlay:6 */
		user-led = &my_led;            /* in zephyr\power_test\boards\nucleo_l476rg.overlay:7 */
		external-flash = &w25q128_spi; /* in zephyr\power_test\boards\nucleo_l476rg.overlay:95 */
	};

	/* node '/soc' defined in zephyr\dts\arm\armv7-m.dtsi:6 */
	soc {
		#address-cells = < 0x1 >;     /* in zephyr\dts\arm\armv7-m.dtsi:7 */
		#size-cells = < 0x1 >;        /* in zephyr\dts\arm\armv7-m.dtsi:8 */
		interrupt-parent = < &nvic >; /* in zephyr\dts\arm\armv7-m.dtsi:10 */
		ranges;                       /* in zephyr\dts\arm\armv7-m.dtsi:11 */
		compatible = "st,stm32l476",
		             "st,stm32l4",
		             "simple-bus";    /* in zephyr\dts\arm\st\l4\stm32l476.dtsi:11 */

		/* node '/soc/interrupt-controller@e000e100' defined in zephyr\dts\arm\armv7-m.dtsi:13 */
		nvic: interrupt-controller@e000e100 {
			#address-cells = < 0x1 >;            /* in zephyr\dts\arm\armv7-m.dtsi:14 */
			compatible = "arm,v7m-nvic";         /* in zephyr\dts\arm\armv7-m.dtsi:15 */
			reg = < 0xe000e100 0xc00 >;          /* in zephyr\dts\arm\armv7-m.dtsi:16 */
			interrupt-controller;                /* in zephyr\dts\arm\armv7-m.dtsi:17 */
			#interrupt-cells = < 0x2 >;          /* in zephyr\dts\arm\armv7-m.dtsi:18 */
			arm,num-irq-priority-bits = < 0x4 >; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:604 */
			phandle = < 0x1 >;                   /* in zephyr\dts\arm\armv7-m.dtsi:10 */
		};

		/* node '/soc/timer@e000e010' defined in zephyr\dts\arm\armv7-m.dtsi:21 */
		systick: timer@e000e010 {
			compatible = "arm,armv7m-systick"; /* in zephyr\dts\arm\armv7-m.dtsi:22 */
			reg = < 0xe000e010 0x10 >;         /* in zephyr\dts\arm\armv7-m.dtsi:23 */
		};

		/* node '/soc/flash-controller@40022000' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:127 */
		flash: flash-controller@40022000 {
			compatible = "st,stm32-flash-controller",
			             "st,stm32l4-flash-controller"; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:128 */
			reg = < 0x40022000 0x400 >;                 /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:129 */
			interrupts = < 0x4 0x0 >;                   /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:130 */
			clocks = < &rcc 0x48 0x100 >;               /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:131 */
			#address-cells = < 0x1 >;                   /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:133 */
			#size-cells = < 0x1 >;                      /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:134 */

			/* node '/soc/flash-controller@40022000/flash@8000000' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:136 */
			flash0: flash@8000000 {
				compatible = "st,stm32-nv-flash",
				             "soc-nv-flash";      /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:137 */
				write-block-size = < 0x8 >;       /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:139 */
				erase-block-size = < 0x800 >;     /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:140 */
				max-erase-time = < 0x19 >;        /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:142 */
				reg = < 0x8000000 0x100000 >;     /* in zephyr\dts\arm\st\l4\stm32l476Xg.dtsi:20 */

				/* node '/soc/flash-controller@40022000/flash@8000000/partitions' defined in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:187 */
				partitions {
					compatible = "fixed-partitions"; /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:188 */
					#address-cells = < 0x1 >;        /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:189 */
					#size-cells = < 0x1 >;           /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:190 */

					/* node '/soc/flash-controller@40022000/flash@8000000/partitions/partition@f8000' defined in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:193 */
					storage_partition: partition@f8000 {
						label = "storage";        /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:194 */
						reg = < 0xf8000 0x8000 >; /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:195 */
					};
				};
			};
		};

		/* node '/soc/rcc@40021000' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:146 */
		rcc: rcc@40021000 {
			compatible = "st,stm32-rcc";     /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:147 */
			#clock-cells = < 0x2 >;          /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:148 */
			reg = < 0x40021000 0x400 >;      /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:149 */
			clocks = < &pll >;               /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:74 */
			clock-frequency = < 0x4c4b400 >; /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:75 */
			ahb-prescaler = < 0x1 >;         /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:76 */
			apb1-prescaler = < 0x1 >;        /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:77 */
			apb2-prescaler = < 0x1 >;        /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:78 */
			phandle = < 0x2 >;               /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:131 */

			/* node '/soc/rcc@40021000/reset-controller' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:151 */
			rctl: reset-controller {
				compatible = "st,stm32-rcc-rctl"; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:152 */
				#reset-cells = < 0x1 >;           /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:153 */
				phandle = < 0x4 >;                /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:230 */
			};
		};

		/* node '/soc/interrupt-controller@40010400' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:157 */
		exti: interrupt-controller@40010400 {
			compatible = "st,stm32-exti";  /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:158 */
			interrupt-controller;          /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:159 */
			#interrupt-cells = < 0x1 >;    /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:160 */
			#address-cells = < 0x0 >;      /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:161 */
			reg = < 0x40010400 0x400 >;    /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:162 */
			clocks = < &rcc 0x60 0x1 >;    /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:163 */
			num-lines = < 0x40 >;          /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:164 */
			interrupts = < 0x6 0x0 >,
			             < 0x7 0x0 >,
			             < 0x8 0x0 >,
			             < 0x9 0x0 >,
			             < 0xa 0x0 >,
			             < 0x17 0x0 >,
			             < 0x28 0x0 >;     /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:165 */
			interrupt-names = "line0",
			                  "line1",
			                  "line2",
			                  "line3",
			                  "line4",
			                  "line5-9",
			                  "line10-15"; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:167 */
			line-ranges = < 0x0 0x1 >,
			              < 0x1 0x1 >,
			              < 0x2 0x1 >,
			              < 0x3 0x1 >,
			              < 0x4 0x1 >,
			              < 0x5 0x5 >,
			              < 0xa 0x6 >;     /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:169 */
		};

		/* node '/soc/pin-controller@48000000' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:173 */
		pinctrl: pin-controller@48000000 {
			compatible = "st,stm32-pinctrl"; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:174 */
			#address-cells = < 0x1 >;        /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:175 */
			#size-cells = < 0x1 >;           /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:176 */
			reg = < 0x48000000 0x2000 >;     /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:177 */

			/* node '/soc/pin-controller@48000000/gpio@48000000' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:179 */
			gpioa: gpio@48000000 {
				compatible = "st,stm32-gpio"; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:180 */
				gpio-controller;              /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:181 */
				#gpio-cells = < 0x2 >;        /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:182 */
				reg = < 0x48000000 0x400 >;   /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:183 */
				clocks = < &rcc 0x4c 0x1 >;   /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:184 */
				phandle = < 0x28 >;           /* in zephyr\boards\st\nucleo_l476rg\arduino_r3_connector.dtsi:15 */
			};

			/* node '/soc/pin-controller@48000000/gpio@48000400' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:187 */
			gpiob: gpio@48000400 {
				compatible = "st,stm32-gpio"; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:188 */
				gpio-controller;              /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:189 */
				#gpio-cells = < 0x2 >;        /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:190 */
				reg = < 0x48000400 0x400 >;   /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:191 */
				clocks = < &rcc 0x4c 0x2 >;   /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:192 */
				phandle = < 0x10 >;           /* in zephyr\power_test\boards\nucleo_l476rg.overlay:65 */
			};

			/* node '/soc/pin-controller@48000000/gpio@48000800' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:195 */
			gpioc: gpio@48000800 {
				compatible = "st,stm32-gpio"; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:196 */
				gpio-controller;              /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:197 */
				#gpio-cells = < 0x2 >;        /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:198 */
				reg = < 0x48000800 0x400 >;   /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:199 */
				clocks = < &rcc 0x4c 0x4 >;   /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:200 */
				phandle = < 0x29 >;           /* in zephyr\boards\st\nucleo_l476rg\arduino_r3_connector.dtsi:15 */
			};

			/* node '/soc/pin-controller@48000000/gpio@48001c00' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:203 */
			gpioh: gpio@48001c00 {
				compatible = "st,stm32-gpio"; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:204 */
				gpio-controller;              /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:205 */
				#gpio-cells = < 0x2 >;        /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:206 */
				reg = < 0x48001c00 0x400 >;   /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:207 */
				clocks = < &rcc 0x4c 0x80 >;  /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:208 */
				phandle = < 0x2b >;           /* in zephyr\boards\st\nucleo_l476rg\st_morpho_connector.dtsi:15 */
			};

			/* node '/soc/pin-controller@48000000/gpio@48000c00' defined in zephyr\dts\arm\st\l4\stm32l471.dtsi:29 */
			gpiod: gpio@48000c00 {
				compatible = "st,stm32-gpio"; /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:30 */
				gpio-controller;              /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:31 */
				#gpio-cells = < 0x2 >;        /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:32 */
				reg = < 0x48000c00 0x400 >;   /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:33 */
				clocks = < &rcc 0x4c 0x8 >;   /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:34 */
				phandle = < 0x2a >;           /* in zephyr\boards\st\nucleo_l476rg\st_morpho_connector.dtsi:15 */
			};

			/* node '/soc/pin-controller@48000000/gpio@48001000' defined in zephyr\dts\arm\st\l4\stm32l471.dtsi:37 */
			gpioe: gpio@48001000 {
				compatible = "st,stm32-gpio"; /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:38 */
				gpio-controller;              /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:39 */
				#gpio-cells = < 0x2 >;        /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:40 */
				reg = < 0x48001000 0x400 >;   /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:41 */
				clocks = < &rcc 0x4c 0x10 >;  /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:42 */
			};

			/* node '/soc/pin-controller@48000000/gpio@48001400' defined in zephyr\dts\arm\st\l4\stm32l471.dtsi:45 */
			gpiof: gpio@48001400 {
				compatible = "st,stm32-gpio"; /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:46 */
				gpio-controller;              /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:47 */
				#gpio-cells = < 0x2 >;        /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:48 */
				reg = < 0x48001400 0x400 >;   /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:49 */
				clocks = < &rcc 0x4c 0x20 >;  /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:50 */
			};

			/* node '/soc/pin-controller@48000000/gpio@48001800' defined in zephyr\dts\arm\st\l4\stm32l471.dtsi:53 */
			gpiog: gpio@48001800 {
				compatible = "st,stm32-gpio"; /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:54 */
				gpio-controller;              /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:55 */
				#gpio-cells = < 0x2 >;        /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:56 */
				reg = < 0x48001800 0x400 >;   /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:57 */
				clocks = < &rcc 0x4c 0x40 >;  /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:58 */
			};

			/* node '/soc/pin-controller@48000000/adc1_in1_pc0' defined in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:55 */
			adc1_in1_pc0: adc1_in1_pc0 {
				pinmux = < 0x410 >; /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:56 */
				phandle = < 0x12 >; /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:171 */
			};

			/* node '/soc/pin-controller@48000000/i2c1_scl_pb8' defined in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:544 */
			i2c1_scl_pb8: i2c1_scl_pb8 {
				pinmux = < 0x304 >; /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:545 */
				bias-pull-up;       /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:546 */
				drive-open-drain;   /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:547 */
				phandle = < 0x9 >;  /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:108 */
			};

			/* node '/soc/pin-controller@48000000/i2c3_scl_pc0' defined in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:562 */
			i2c3_scl_pc0: i2c3_scl_pc0 {
				pinmux = < 0x404 >; /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:563 */
				bias-pull-up;       /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:564 */
				drive-open-drain;   /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:565 */
				phandle = < 0xb >;  /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:115 */
			};

			/* node '/soc/pin-controller@48000000/i2c1_sda_pb9' defined in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:576 */
			i2c1_sda_pb9: i2c1_sda_pb9 {
				pinmux = < 0x324 >; /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:577 */
				bias-pull-up;       /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:578 */
				drive-open-drain;   /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:579 */
				phandle = < 0xa >;  /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:108 */
			};

			/* node '/soc/pin-controller@48000000/i2c3_sda_pc1' defined in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:594 */
			i2c3_sda_pc1: i2c3_sda_pc1 {
				pinmux = < 0x424 >; /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:595 */
				bias-pull-up;       /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:596 */
				drive-open-drain;   /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:597 */
				phandle = < 0xc >;  /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:115 */
			};

			/* node '/soc/pin-controller@48000000/spi1_miso_pa6' defined in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:858 */
			spi1_miso_pa6: spi1_miso_pa6 {
				pinmux = < 0xc5 >; /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:859 */
				bias-pull-down;    /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:860 */
				phandle = < 0xe >; /* in zephyr\power_test\boards\nucleo_l476rg.overlay:63 */
			};

			/* node '/soc/pin-controller@48000000/spi2_miso_pb14' defined in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:868 */
			spi2_miso_pb14: spi2_miso_pb14 {
				pinmux = < 0x3c5 >; /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:869 */
				bias-pull-down;     /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:870 */
				phandle = < 0x18 >; /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:129 */
			};

			/* node '/soc/pin-controller@48000000/spi3_miso_pc11' defined in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:883 */
			spi3_miso_pc11: spi3_miso_pc11 {
				pinmux = < 0x566 >; /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:884 */
				bias-pull-down;     /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:885 */
				phandle = < 0x1c >; /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:137 */
			};

			/* node '/soc/pin-controller@48000000/spi1_mosi_pa7' defined in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:890 */
			spi1_mosi_pa7: spi1_mosi_pa7 {
				pinmux = < 0xe5 >; /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:891 */
				bias-pull-down;    /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:892 */
				phandle = < 0xf >; /* in zephyr\power_test\boards\nucleo_l476rg.overlay:63 */
			};

			/* node '/soc/pin-controller@48000000/spi2_mosi_pb15' defined in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:900 */
			spi2_mosi_pb15: spi2_mosi_pb15 {
				pinmux = < 0x3e5 >; /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:901 */
				bias-pull-down;     /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:902 */
				phandle = < 0x19 >; /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:129 */
			};

			/* node '/soc/pin-controller@48000000/spi3_mosi_pc12' defined in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:915 */
			spi3_mosi_pc12: spi3_mosi_pc12 {
				pinmux = < 0x586 >; /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:916 */
				bias-pull-down;     /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:917 */
				phandle = < 0x1d >; /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:137 */
			};

			/* node '/soc/pin-controller@48000000/spi2_nss_pb12' defined in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:937 */
			spi2_nss_pb12: spi2_nss_pb12 {
				pinmux = < 0x385 >; /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:938 */
				bias-pull-up;       /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:939 */
				phandle = < 0x16 >; /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:129 */
			};

			/* node '/soc/pin-controller@48000000/spi3_nss_pa15' defined in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:947 */
			spi3_nss_pa15: spi3_nss_pa15 {
				pinmux = < 0x1e6 >; /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:948 */
				bias-pull-up;       /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:949 */
				phandle = < 0x1a >; /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:137 */
			};

			/* node '/soc/pin-controller@48000000/spi1_sck_pa5' defined in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:954 */
			spi1_sck_pa5: spi1_sck_pa5 {
				pinmux = < 0xa5 >;             /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:955 */
				bias-pull-down;                /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:956 */
				slew-rate = "very-high-speed"; /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:957 */
				phandle = < 0xd >;             /* in zephyr\power_test\boards\nucleo_l476rg.overlay:63 */
			};

			/* node '/soc/pin-controller@48000000/spi2_sck_pb13' defined in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:972 */
			spi2_sck_pb13: spi2_sck_pb13 {
				pinmux = < 0x3a5 >;            /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:973 */
				bias-pull-down;                /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:974 */
				slew-rate = "very-high-speed"; /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:975 */
				phandle = < 0x17 >;            /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:129 */
			};

			/* node '/soc/pin-controller@48000000/spi3_sck_pc10' defined in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:984 */
			spi3_sck_pc10: spi3_sck_pc10 {
				pinmux = < 0x546 >;            /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:985 */
				bias-pull-down;                /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:986 */
				slew-rate = "very-high-speed"; /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:987 */
				phandle = < 0x1b >;            /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:137 */
			};

			/* node '/soc/pin-controller@48000000/tim2_ch3_pb10' defined in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:1110 */
			tim2_ch3_pb10: tim2_ch3_pb10 {
				pinmux = < 0x341 >; /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:1111 */
				phandle = < 0x11 >; /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:148 */
			};

			/* node '/soc/pin-controller@48000000/tim3_ch1_pb4' defined in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:1134 */
			tim3_ch1_pb4: tim3_ch1_pb4 {
				pinmux = < 0x282 >; /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:1135 */
				phandle = < 0x1e >; /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:159 */
			};

			/* node '/soc/pin-controller@48000000/usart1_rx_pa10' defined in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:1486 */
			usart1_rx_pa10: usart1_rx_pa10 {
				pinmux = < 0x147 >; /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:1487 */
				phandle = < 0x6 >;  /* in zephyr\power_test\boards\nucleo_l476rg.overlay:30 */
			};

			/* node '/soc/pin-controller@48000000/usart2_rx_pa3' defined in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:1502 */
			usart2_rx_pa3: usart2_rx_pa3 {
				pinmux = < 0x67 >; /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:1503 */
				phandle = < 0x8 >; /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:95 */
			};

			/* node '/soc/pin-controller@48000000/usart3_rx_pc11' defined in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:1514 */
			usart3_rx_pc11: usart3_rx_pc11 {
				pinmux = < 0x567 >; /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:1515 */
				phandle = < 0x15 >; /* in zephyr\power_test\boards\nucleo_l476rg.overlay:44 */
			};

			/* node '/soc/pin-controller@48000000/usart1_tx_pa9' defined in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:1532 */
			usart1_tx_pa9: usart1_tx_pa9 {
				pinmux = < 0x127 >; /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:1533 */
				bias-pull-up;       /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:1534 */
				phandle = < 0x5 >;  /* in zephyr\power_test\boards\nucleo_l476rg.overlay:30 */
			};

			/* node '/soc/pin-controller@48000000/usart2_tx_pa2' defined in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:1552 */
			usart2_tx_pa2: usart2_tx_pa2 {
				pinmux = < 0x47 >; /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:1553 */
				bias-pull-up;      /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:1554 */
				phandle = < 0x7 >; /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:95 */
			};

			/* node '/soc/pin-controller@48000000/usart3_tx_pc10' defined in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:1567 */
			usart3_tx_pc10: usart3_tx_pc10 {
				pinmux = < 0x547 >; /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:1568 */
				bias-pull-up;       /* in modules\hal\stm32\dts\st\l4\stm32l476r(c-e-g)tx-pinctrl.dtsi:1569 */
				phandle = < 0x14 >; /* in zephyr\power_test\boards\nucleo_l476rg.overlay:44 */
			};
		};

		/* node '/soc/watchdog@40003000' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:212 */
		iwdg: watchdog@40003000 {
			compatible = "st,stm32-watchdog"; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:213 */
			reg = < 0x40003000 0x400 >;       /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:214 */
			status = "disabled";              /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:215 */
		};

		/* node '/soc/watchdog@40002c00' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:218 */
		wwdg: watchdog@40002c00 {
			compatible = "st,stm32-window-watchdog"; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:219 */
			reg = < 0x40002c00 0x400 >;              /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:220 */
			clocks = < &rcc 0x58 0x800 >;            /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:221 */
			interrupts = < 0x0 0x7 >;                /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:222 */
			status = "disabled";                     /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:223 */
		};

		/* node '/soc/serial@40013800' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:226 */
		usart1: serial@40013800 {
			compatible = "st,stm32-usart",
			             "st,stm32-uart";                   /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:227 */
			reg = < 0x40013800 0x400 >;                     /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:228 */
			clocks = < &rcc 0x60 0x4000 >;                  /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:229 */
			resets = < &rctl 0x80e >;                       /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:230 */
			interrupts = < 0x25 0x0 >;                      /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:231 */
			status = "okay";                                /* in zephyr\power_test\boards\nucleo_l476rg.overlay:28 */
			current-speed = < 0x1c200 >;                    /* in zephyr\power_test\boards\nucleo_l476rg.overlay:29 */
			pinctrl-0 = < &usart1_tx_pa9 &usart1_rx_pa10 >; /* in zephyr\power_test\boards\nucleo_l476rg.overlay:30 */
			pinctrl-names = "default";                      /* in zephyr\power_test\boards\nucleo_l476rg.overlay:31 */
		};

		/* node '/soc/serial@40004400' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:235 */
		usart2: serial@40004400 {
			compatible = "st,stm32-usart",
			             "st,stm32-uart";                  /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:236 */
			reg = < 0x40004400 0x400 >;                    /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:237 */
			clocks = < &rcc 0x58 0x20000 >;                /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:238 */
			resets = < &rctl 0x711 >;                      /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:239 */
			interrupts = < 0x26 0x0 >;                     /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:240 */
			pinctrl-0 = < &usart2_tx_pa2 &usart2_rx_pa3 >; /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:95 */
			pinctrl-names = "default";                     /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:96 */
			current-speed = < 0x1c200 >;                   /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:97 */
			status = "okay";                               /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:98 */
		};

		/* node '/soc/serial@40008000' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:244 */
		lpuart1: serial@40008000 {
			compatible = "st,stm32-lpuart",
			             "st,stm32-uart";   /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:245 */
			reg = < 0x40008000 0x400 >;     /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:246 */
			clocks = < &rcc 0x5c 0x1 >;     /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:247 */
			resets = < &rctl 0x780 >;       /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:248 */
			interrupts = < 0x46 0x0 >;      /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:249 */
			status = "disabled";            /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:250 */
		};

		/* node '/soc/i2c@40005400' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:253 */
		i2c1: arduino_i2c: i2c@40005400 {
			compatible = "st,stm32-i2c-v2";              /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:254 */
			#address-cells = < 0x1 >;                    /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:256 */
			#size-cells = < 0x0 >;                       /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:257 */
			reg = < 0x40005400 0x400 >;                  /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:258 */
			clocks = < &rcc 0x58 0x200000 >;             /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:259 */
			interrupts = < 0x1f 0x0 >,
			             < 0x20 0x0 >;                   /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:260 */
			interrupt-names = "event",
			                  "error";                   /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:261 */
			pinctrl-0 = < &i2c1_scl_pb8 &i2c1_sda_pb9 >; /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:108 */
			pinctrl-names = "default";                   /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:109 */
			status = "okay";                             /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:110 */
			clock-frequency = < 0x61a80 >;               /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:111 */
			phandle = < 0x25 >;                          /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:590 */
		};

		/* node '/soc/i2c@40005c00' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:265 */
		i2c3: i2c@40005c00 {
			compatible = "st,stm32-i2c-v2";              /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:266 */
			#address-cells = < 0x1 >;                    /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:268 */
			#size-cells = < 0x0 >;                       /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:269 */
			reg = < 0x40005c00 0x400 >;                  /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:270 */
			clocks = < &rcc 0x58 0x800000 >;             /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:271 */
			interrupts = < 0x48 0x0 >,
			             < 0x49 0x0 >;                   /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:272 */
			interrupt-names = "event",
			                  "error";                   /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:273 */
			pinctrl-0 = < &i2c3_scl_pc0 &i2c3_sda_pc1 >; /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:115 */
			pinctrl-names = "default";                   /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:116 */
			status = "okay";                             /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:117 */
			clock-frequency = < 0x61a80 >;               /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:118 */
			phandle = < 0x26 >;                          /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:598 */
		};

		/* node '/soc/spi@a0001000' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:277 */
		quadspi: spi@a0001000 {
			compatible = "st,stm32-qspi";    /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:278 */
			#address-cells = < 0x1 >;        /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:279 */
			#size-cells = < 0x0 >;           /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:280 */
			reg = < 0xa0001000 0x400 >,
			      < 0x90000000 0x10000000 >; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:281 */
			interrupts = < 0x47 0x0 >;       /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:282 */
			clocks = < &rcc 0x50 0x100 >;    /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:283 */
			status = "disabled";             /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:284 */
		};

		/* node '/soc/spi@40013000' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:287 */
		spi1: arduino_spi: spi@40013000 {
			compatible = "st,stm32-spi-fifo",
			             "st,stm32-spi";                                 /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:288 */
			#address-cells = < 0x1 >;                                    /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:289 */
			#size-cells = < 0x0 >;                                       /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:290 */
			reg = < 0x40013000 0x400 >;                                  /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:291 */
			interrupts = < 0x23 0x5 >;                                   /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:292 */
			clocks = < &rcc 0x60 0x1000 >;                               /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:293 */
			st,spi-data-width = "full-4-to-16-bit";                      /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:294 */
			pinctrl-0 = < &spi1_sck_pa5 &spi1_miso_pa6 &spi1_mosi_pa7 >; /* in zephyr\power_test\boards\nucleo_l476rg.overlay:63 */
			pinctrl-names = "default";                                   /* in zephyr\power_test\boards\nucleo_l476rg.overlay:64 */
			cs-gpios = < &gpiob 0x6 0x1 >;                               /* in zephyr\power_test\boards\nucleo_l476rg.overlay:65 */
			status = "okay";                                             /* in zephyr\power_test\boards\nucleo_l476rg.overlay:67 */

			/* node '/soc/spi@40013000/spi-nor-flash@0' defined in zephyr\power_test\boards\nucleo_l476rg.overlay:69 */
			w25q128_spi: spi-nor-flash@0 {
				compatible = "jedec,spi-nor";      /* in zephyr\power_test\boards\nucleo_l476rg.overlay:70 */
				reg = < 0x0 >;                     /* in zephyr\power_test\boards\nucleo_l476rg.overlay:71 */
				spi-max-frequency = < 0x16e3600 >; /* in zephyr\power_test\boards\nucleo_l476rg.overlay:72 */
				size = < 0x1000000 >;              /* in zephyr\power_test\boards\nucleo_l476rg.overlay:73 */
				status = "okay";                   /* in zephyr\power_test\boards\nucleo_l476rg.overlay:74 */
				jedec-id = [ EF 40 18 ];           /* in zephyr\power_test\boards\nucleo_l476rg.overlay:75 */
				has-dpd;                           /* in zephyr\power_test\boards\nucleo_l476rg.overlay:76 */
				t-enter-dpd = < 0x7530 >;          /* in zephyr\power_test\boards\nucleo_l476rg.overlay:77 */
				t-exit-dpd = < 0x7530 >;           /* in zephyr\power_test\boards\nucleo_l476rg.overlay:78 */

				/* node '/soc/spi@40013000/spi-nor-flash@0/partitions' defined in zephyr\power_test\boards\nucleo_l476rg.overlay:80 */
				partitions {
					compatible = "fixed-partitions"; /* in zephyr\power_test\boards\nucleo_l476rg.overlay:81 */
					#address-cells = < 0x1 >;        /* in zephyr\power_test\boards\nucleo_l476rg.overlay:82 */
					#size-cells = < 0x1 >;           /* in zephyr\power_test\boards\nucleo_l476rg.overlay:83 */

					/* node '/soc/spi@40013000/spi-nor-flash@0/partitions/partition@0' defined in zephyr\power_test\boards\nucleo_l476rg.overlay:85 */
					ext_storage_partition: partition@0 {
						label = "external_storage"; /* in zephyr\power_test\boards\nucleo_l476rg.overlay:86 */
						reg = < 0x0 0x1000000 >;    /* in zephyr\power_test\boards\nucleo_l476rg.overlay:87 */
					};
				};
			};
		};

		/* node '/soc/timers@40012c00' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:298 */
		timers1: timers@40012c00 {
			compatible = "st,stm32-timers"; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:299 */
			reg = < 0x40012c00 0x400 >;     /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:300 */
			clocks = < &rcc 0x60 0x800 >,
			         < &rcc 0x9 0xff >;     /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:301 */
			resets = < &rctl 0x80b >;       /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:303 */
			interrupts = < 0x18 0x0 >,
			             < 0x19 0x0 >,
			             < 0x1a 0x0 >,
			             < 0x1b 0x0 >;      /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:304 */
			interrupt-names = "brk",
			                  "up",
			                  "trgcom",
			                  "cc";         /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:305 */
			st,prescaler = < 0x0 >;         /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:306 */
			status = "disabled";            /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:307 */

			/* node '/soc/timers@40012c00/pwm' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:309 */
			pwm {
				compatible = "st,stm32-pwm"; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:310 */
				status = "disabled";         /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:311 */
				#pwm-cells = < 0x3 >;        /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:312 */
			};

			/* node '/soc/timers@40012c00/counter' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:315 */
			counter {
				compatible = "st,stm32-counter"; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:316 */
				status = "disabled";             /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:317 */
			};

			/* node '/soc/timers@40012c00/qdec' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:320 */
			qdec {
				compatible = "st,stm32-qdec";    /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:321 */
				st,input-filter-level = < 0x0 >; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:322 */
				status = "disabled";             /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:323 */
			};
		};

		/* node '/soc/timers@40000000' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:327 */
		timers2: timers@40000000 {
			compatible = "st,stm32-timers"; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:328 */
			reg = < 0x40000000 0x400 >;     /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:329 */
			clocks = < &rcc 0x58 0x1 >,
			         < &rcc 0x8 0xff >;     /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:330 */
			resets = < &rctl 0x700 >;       /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:332 */
			interrupts = < 0x1c 0x0 >;      /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:333 */
			interrupt-names = "global";     /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:334 */
			st,prescaler = < 0x0 >;         /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:335 */
			status = "okay";                /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:144 */

			/* node '/soc/timers@40000000/pwm' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:338 */
			pwm2: pwm {
				compatible = "st,stm32-pwm";    /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:339 */
				#pwm-cells = < 0x3 >;           /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:341 */
				status = "okay";                /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:147 */
				pinctrl-0 = < &tim2_ch3_pb10 >; /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:148 */
				pinctrl-names = "default";      /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:149 */
			};

			/* node '/soc/timers@40000000/counter' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:344 */
			counter {
				compatible = "st,stm32-counter"; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:345 */
				status = "disabled";             /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:346 */
			};

			/* node '/soc/timers@40000000/qdec' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:349 */
			qdec {
				compatible = "st,stm32-qdec";    /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:350 */
				st,input-filter-level = < 0x0 >; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:351 */
				status = "disabled";             /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:352 */
			};
		};

		/* node '/soc/timers@40001000' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:356 */
		timers6: timers@40001000 {
			compatible = "st,stm32-timers"; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:357 */
			reg = < 0x40001000 0x400 >;     /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:358 */
			clocks = < &rcc 0x58 0x10 >,
			         < &rcc 0x8 0xff >;     /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:359 */
			resets = < &rctl 0x704 >;       /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:361 */
			interrupts = < 0x36 0x0 >;      /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:362 */
			interrupt-names = "global";     /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:363 */
			st,prescaler = < 0x0 >;         /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:364 */
			status = "disabled";            /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:365 */

			/* node '/soc/timers@40001000/counter' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:367 */
			counter {
				compatible = "st,stm32-counter"; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:368 */
				status = "disabled";             /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:369 */
			};
		};

		/* node '/soc/timers@40014000' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:373 */
		timers15: timers@40014000 {
			compatible = "st,stm32-timers"; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:374 */
			reg = < 0x40014000 0x400 >;     /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:375 */
			clocks = < &rcc 0x60 0x10000 >,
			         < &rcc 0x9 0xff >;     /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:376 */
			resets = < &rctl 0x810 >;       /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:378 */
			interrupts = < 0x18 0x0 >;      /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:379 */
			interrupt-names = "global";     /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:380 */
			st,prescaler = < 0x0 >;         /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:381 */
			status = "disabled";            /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:382 */

			/* node '/soc/timers@40014000/pwm' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:384 */
			pwm {
				compatible = "st,stm32-pwm"; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:385 */
				status = "disabled";         /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:386 */
				#pwm-cells = < 0x3 >;        /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:387 */
			};

			/* node '/soc/timers@40014000/counter' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:390 */
			counter {
				compatible = "st,stm32-counter"; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:391 */
				status = "disabled";             /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:392 */
			};
		};

		/* node '/soc/timers@40014400' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:396 */
		timers16: timers@40014400 {
			compatible = "st,stm32-timers"; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:397 */
			reg = < 0x40014400 0x400 >;     /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:398 */
			clocks = < &rcc 0x60 0x20000 >,
			         < &rcc 0x9 0xff >;     /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:399 */
			resets = < &rctl 0x811 >;       /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:401 */
			interrupts = < 0x19 0x0 >;      /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:402 */
			interrupt-names = "global";     /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:403 */
			st,prescaler = < 0x0 >;         /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:404 */
			status = "disabled";            /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:405 */

			/* node '/soc/timers@40014400/pwm' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:407 */
			pwm {
				compatible = "st,stm32-pwm"; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:408 */
				status = "disabled";         /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:409 */
				#pwm-cells = < 0x3 >;        /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:410 */
			};

			/* node '/soc/timers@40014400/counter' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:413 */
			counter {
				compatible = "st,stm32-counter"; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:414 */
				status = "disabled";             /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:415 */
			};
		};

		/* node '/soc/rtc@40002800' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:419 */
		rtc: rtc@40002800 {
			compatible = "st,stm32-rtc";       /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:420 */
			reg = < 0x40002800 0x400 >;        /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:421 */
			interrupts = < 0x29 0x0 >;         /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:422 */
			prescaler = < 0x8000 >;            /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:424 */
			alarms-count = < 0x2 >;            /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:425 */
			alrm-exti-line = < 0x12 >;         /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:426 */
			clocks = < &rcc 0x58 0x10000000 >,
			         < &rcc 0x3 0x2280090 >;   /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:165 */
			status = "okay";                   /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:167 */

			/* node '/soc/rtc@40002800/backup_regs' defined in zephyr\dts\arm\st\l4\stm32l471.dtsi:327 */
			bbram: backup_regs {
				compatible = "st,stm32-bbram"; /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:328 */
				st,backup-regs = < 0x20 >;     /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:329 */
				status = "disabled";           /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:330 */
			};
		};

		/* node '/soc/adc@50040000' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:430 */
		adc1: adc@50040000 {
			compatible = "st,stm32-adc";                                /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:431 */
			reg = < 0x50040000 0x100 >;                                 /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:432 */
			clocks = < &rcc 0x4c 0x2000 >;                              /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:433 */
			clock-names = "adcx";                                       /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:434 */
			interrupts = < 0x12 0x0 >;                                  /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:435 */
			#io-channel-cells = < 0x1 >;                                /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:436 */
			resolutions = < 0x60630c 0x51630c 0x42630c 0x33630c >;      /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:437 */
			sampling-times = < 0x3 0x7 0xd 0x19 0x30 0x5d 0xf8 0x281 >; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:441 */
			st,adc-sequencer = "programmable";                          /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:442 */
			st,adc-oversampler = "minimal";                             /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:443 */
			st,adc-internal-regulator = "startup-sw-delay";             /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:444 */
			st,adc-has-deep-powerdown;                                  /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:445 */
			st,adc-has-differential-support;                            /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:446 */
			pinctrl-0 = < &adc1_in1_pc0 >;                              /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:171 */
			pinctrl-names = "default";                                  /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:172 */
			st,adc-clock-source = "SYNC";                               /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:173 */
			st,adc-prescaler = < 0x4 >;                                 /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:174 */
			status = "okay";                                            /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:175 */
			phandle = < 0x24 >;                                         /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:567 */
		};

		/* node '/soc/adc@50040100' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:450 */
		adc2: adc@50040100 {
			compatible = "st,stm32-adc";                                /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:451 */
			reg = < 0x50040100 0x100 >;                                 /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:452 */
			clocks = < &rcc 0x4c 0x2000 >;                              /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:453 */
			clock-names = "adcx";                                       /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:454 */
			interrupts = < 0x12 0x0 >;                                  /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:455 */
			#io-channel-cells = < 0x1 >;                                /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:456 */
			resolutions = < 0x60630c 0x51630c 0x42630c 0x33630c >;      /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:457 */
			sampling-times = < 0x3 0x7 0xd 0x19 0x30 0x5d 0xf8 0x281 >; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:461 */
			st,adc-sequencer = "programmable";                          /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:462 */
			st,adc-oversampler = "minimal";                             /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:463 */
			st,adc-internal-regulator = "startup-sw-delay";             /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:464 */
			st,adc-has-deep-powerdown;                                  /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:465 */
			st,adc-has-differential-support;                            /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:466 */
			status = "disabled";                                        /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:467 */
		};

		/* node '/soc/dma@40020000' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:470 */
		dma1: dma@40020000 {
			compatible = "st,stm32-dma-v2";                                             /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:471 */
			#dma-cells = < 0x3 >;                                                       /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:472 */
			reg = < 0x40020000 0x400 >;                                                 /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:473 */
			interrupts = < 0xb 0x0 0xc 0x0 0xd 0x0 0xe 0x0 0xf 0x0 0x10 0x0 0x11 0x0 >; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:474 */
			clocks = < &rcc 0x48 0x1 >;                                                 /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:475 */
			dma-requests = < 0x7 >;                                                     /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:476 */
			status = "disabled";                                                        /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:477 */
		};

		/* node '/soc/dma@40020400' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:480 */
		dma2: dma@40020400 {
			compatible = "st,stm32-dma-v2";                                                  /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:481 */
			#dma-cells = < 0x3 >;                                                            /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:482 */
			reg = < 0x40020400 0x400 >;                                                      /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:483 */
			interrupts = < 0x38 0x0 0x39 0x0 0x3a 0x0 0x3b 0x0 0x3c 0x0 0x44 0x0 0x45 0x0 >; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:484 */
			clocks = < &rcc 0x48 0x2 >;                                                      /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:485 */
			dma-requests = < 0x7 >;                                                          /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:486 */
			status = "disabled";                                                             /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:487 */
			phandle = < 0x13 >;                                                              /* in zephyr\dts\arm\st\l4\stm32l4_sai.dtsi:16 */
		};

		/* node '/soc/timers@40007c00' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:490 */
		lptim1: stm32_lp_tick_source: timers@40007c00 {
			compatible = "st,stm32-lptim";     /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:491 */
			resets = < &rctl 0x71f >;          /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:493 */
			#address-cells = < 0x1 >;          /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:494 */
			#size-cells = < 0x0 >;             /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:495 */
			reg = < 0x40007c00 0x400 >;        /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:496 */
			interrupts = < 0x41 0x1 >;         /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:497 */
			interrupt-names = "wakeup";        /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:498 */
			clocks = < &rcc 0x58 0x80000000 >,
			         < &rcc 0x3 0x1320088 >;   /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:82 */
			status = "okay";                   /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:84 */
		};

		/* node '/soc/timers@40009400' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:502 */
		lptim2: timers@40009400 {
			compatible = "st,stm32-lptim"; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:503 */
			#address-cells = < 0x1 >;      /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:504 */
			#size-cells = < 0x0 >;         /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:505 */
			reg = < 0x40009400 0x400 >;    /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:506 */
			clocks = < &rcc 0x5c 0x20 >;   /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:507 */
			resets = < &rctl 0x785 >;      /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:508 */
			interrupts = < 0x42 0x1 >;     /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:509 */
			interrupt-names = "wakeup";    /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:510 */
			status = "disabled";           /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:511 */
		};

		/* node '/soc/rng@50060800' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:514 */
		rng: rng@50060800 {
			compatible = "st,stm32-rng";     /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:515 */
			reg = < 0x50060800 0x400 >;      /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:516 */
			interrupts = < 0x50 0x0 >;       /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:517 */
			clocks = < &rcc 0x4c 0x40000 >,
			         < &rcc 0xb 0x23a0088 >; /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:202 */
			status = "okay";                 /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:204 */
		};

		/* node '/soc/power@40007000' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:526 */
		pwr: power@40007000 {
			compatible = "st,stm32-pwr"; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:527 */
			reg = < 0x40007000 0x400 >;  /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:528 */
			status = "disabled";         /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:529 */
			wkup-pins-nb = < 0x5 >;      /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:531 */
			wkup-pins-pol;               /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:532 */
			wkup-pins-pupd;              /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:533 */
			#address-cells = < 0x1 >;    /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:535 */
			#size-cells = < 0x0 >;       /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:536 */

			/* node '/soc/power@40007000/wkup-pin@1' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:538 */
			wkup-pin@1 {
				reg = < 0x1 >; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:539 */
			};

			/* node '/soc/power@40007000/wkup-pin@2' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:542 */
			wkup-pin@2 {
				reg = < 0x2 >; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:543 */
			};

			/* node '/soc/power@40007000/wkup-pin@3' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:546 */
			wkup-pin@3 {
				reg = < 0x3 >; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:547 */
			};

			/* node '/soc/power@40007000/wkup-pin@4' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:550 */
			wkup-pin@4 {
				reg = < 0x4 >; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:551 */
			};

			/* node '/soc/power@40007000/wkup-pin@5' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:554 */
			wkup-pin@5 {
				reg = < 0x5 >; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:555 */
			};
		};

		/* node '/soc/sai1@40015404' defined in zephyr\dts\arm\st\l4\stm32l4_sai.dtsi:9 */
		sai1_a: sai1@40015404 {
			compatible = "st,stm32-sai";      /* in zephyr\dts\arm\st\l4\stm32l4_sai.dtsi:10 */
			#address-cells = < 0x1 >;         /* in zephyr\dts\arm\st\l4\stm32l4_sai.dtsi:11 */
			#size-cells = < 0x0 >;            /* in zephyr\dts\arm\st\l4\stm32l4_sai.dtsi:12 */
			reg = < 0x40015404 0x20 >;        /* in zephyr\dts\arm\st\l4\stm32l4_sai.dtsi:13 */
			clocks = < &rcc 0x60 0x200000 >,
			         < &rcc 0xd 0x360088 >;   /* in zephyr\dts\arm\st\l4\stm32l4_sai.dtsi:14 */
			dmas = < &dma2 0x1 0x1 0x22800 >; /* in zephyr\dts\arm\st\l4\stm32l4_sai.dtsi:16 */
			status = "disabled";              /* in zephyr\dts\arm\st\l4\stm32l4_sai.dtsi:18 */
		};

		/* node '/soc/sai1@40015424' defined in zephyr\dts\arm\st\l4\stm32l4_sai.dtsi:21 */
		sai1_b: sai1@40015424 {
			compatible = "st,stm32-sai";      /* in zephyr\dts\arm\st\l4\stm32l4_sai.dtsi:22 */
			#address-cells = < 0x1 >;         /* in zephyr\dts\arm\st\l4\stm32l4_sai.dtsi:23 */
			#size-cells = < 0x0 >;            /* in zephyr\dts\arm\st\l4\stm32l4_sai.dtsi:24 */
			reg = < 0x40015424 0x20 >;        /* in zephyr\dts\arm\st\l4\stm32l4_sai.dtsi:25 */
			clocks = < &rcc 0x60 0x200000 >,
			         < &rcc 0xd 0x360088 >;   /* in zephyr\dts\arm\st\l4\stm32l4_sai.dtsi:26 */
			dmas = < &dma2 0x2 0x1 0x22800 >; /* in zephyr\dts\arm\st\l4\stm32l4_sai.dtsi:28 */
			status = "disabled";              /* in zephyr\dts\arm\st\l4\stm32l4_sai.dtsi:30 */
		};

		/* node '/soc/serial@40004800' defined in zephyr\dts\arm\st\l4\stm32l471.dtsi:62 */
		usart3: serial@40004800 {
			compatible = "st,stm32-usart",
			             "st,stm32-uart";                    /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:63 */
			reg = < 0x40004800 0x400 >;                      /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:64 */
			clocks = < &rcc 0x58 0x40000 >;                  /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:65 */
			resets = < &rctl 0x712 >;                        /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:66 */
			interrupts = < 0x27 0x0 >;                       /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:67 */
			status = "okay";                                 /* in zephyr\power_test\boards\nucleo_l476rg.overlay:42 */
			current-speed = < 0x7a120 >;                     /* in zephyr\power_test\boards\nucleo_l476rg.overlay:43 */
			pinctrl-0 = < &usart3_tx_pc10 &usart3_rx_pc11 >; /* in zephyr\power_test\boards\nucleo_l476rg.overlay:44 */
			pinctrl-names = "default";                       /* in zephyr\power_test\boards\nucleo_l476rg.overlay:45 */
		};

		/* node '/soc/serial@40004c00' defined in zephyr\dts\arm\st\l4\stm32l471.dtsi:71 */
		uart4: serial@40004c00 {
			compatible = "st,stm32-uart";   /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:72 */
			reg = < 0x40004c00 0x400 >;     /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:73 */
			clocks = < &rcc 0x58 0x80000 >; /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:74 */
			resets = < &rctl 0x713 >;       /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:75 */
			interrupts = < 0x34 0x0 >;      /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:76 */
			status = "disabled";            /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:77 */
		};

		/* node '/soc/serial@40005000' defined in zephyr\dts\arm\st\l4\stm32l471.dtsi:80 */
		uart5: serial@40005000 {
			compatible = "st,stm32-uart";    /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:81 */
			reg = < 0x40005000 0x400 >;      /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:82 */
			clocks = < &rcc 0x58 0x100000 >; /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:83 */
			resets = < &rctl 0x714 >;        /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:84 */
			interrupts = < 0x35 0x0 >;       /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:85 */
			status = "disabled";             /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:86 */
		};

		/* node '/soc/i2c@40005800' defined in zephyr\dts\arm\st\l4\stm32l471.dtsi:89 */
		i2c2: i2c@40005800 {
			compatible = "st,stm32-i2c-v2";  /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:90 */
			clock-frequency = < 0x186a0 >;   /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:91 */
			#address-cells = < 0x1 >;        /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:92 */
			#size-cells = < 0x0 >;           /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:93 */
			reg = < 0x40005800 0x400 >;      /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:94 */
			clocks = < &rcc 0x58 0x400000 >; /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:95 */
			interrupts = < 0x21 0x0 >,
			             < 0x22 0x0 >;       /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:96 */
			interrupt-names = "event",
			                  "error";       /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:97 */
			status = "disabled";             /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:98 */
			phandle = < 0x27 >;              /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:343 */
		};

		/* node '/soc/spi@40003800' defined in zephyr\dts\arm\st\l4\stm32l471.dtsi:101 */
		spi2: spi@40003800 {
			compatible = "st,stm32-spi-fifo",
			             "st,stm32-spi";                                                   /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:102 */
			#address-cells = < 0x1 >;                                                      /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:103 */
			#size-cells = < 0x0 >;                                                         /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:104 */
			reg = < 0x40003800 0x400 >;                                                    /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:105 */
			clocks = < &rcc 0x58 0x4000 >;                                                 /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:106 */
			interrupts = < 0x24 0x5 >;                                                     /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:107 */
			st,spi-data-width = "full-4-to-16-bit";                                        /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:108 */
			pinctrl-0 = < &spi2_nss_pb12 &spi2_sck_pb13 &spi2_miso_pb14 &spi2_mosi_pb15 >; /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:129 */
			pinctrl-names = "default";                                                     /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:131 */
			status = "okay";                                                               /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:132 */
		};

		/* node '/soc/spi@40003c00' defined in zephyr\dts\arm\st\l4\stm32l471.dtsi:112 */
		spi3: spi@40003c00 {
			compatible = "st,stm32-spi-fifo",
			             "st,stm32-spi";                                                   /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:113 */
			#address-cells = < 0x1 >;                                                      /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:114 */
			#size-cells = < 0x0 >;                                                         /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:115 */
			reg = < 0x40003c00 0x400 >;                                                    /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:116 */
			clocks = < &rcc 0x58 0x8000 >;                                                 /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:117 */
			interrupts = < 0x33 0x5 >;                                                     /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:118 */
			st,spi-data-width = "full-4-to-16-bit";                                        /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:119 */
			pinctrl-0 = < &spi3_nss_pa15 &spi3_sck_pc10 &spi3_miso_pc11 &spi3_mosi_pc12 >; /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:137 */
			pinctrl-names = "default";                                                     /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:139 */
			status = "disabled";                                                           /* in zephyr\power_test\boards\nucleo_l476rg.overlay:59 */
		};

		/* node '/soc/timers@40000400' defined in zephyr\dts\arm\st\l4\stm32l471.dtsi:123 */
		timers3: timers@40000400 {
			compatible = "st,stm32-timers"; /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:124 */
			reg = < 0x40000400 0x400 >;     /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:125 */
			clocks = < &rcc 0x58 0x2 >,
			         < &rcc 0x8 0xff >;     /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:126 */
			resets = < &rctl 0x701 >;       /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:128 */
			interrupts = < 0x1d 0x0 >;      /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:129 */
			interrupt-names = "global";     /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:130 */
			st,prescaler = < 0x2710 >;      /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:154 */
			status = "okay";                /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:155 */

			/* node '/soc/timers@40000400/pwm' defined in zephyr\dts\arm\st\l4\stm32l471.dtsi:134 */
			pwm3: pwm {
				compatible = "st,stm32-pwm";   /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:135 */
				#pwm-cells = < 0x3 >;          /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:137 */
				status = "okay";               /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:158 */
				pinctrl-0 = < &tim3_ch1_pb4 >; /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:159 */
				pinctrl-names = "default";     /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:160 */
			};

			/* node '/soc/timers@40000400/counter' defined in zephyr\dts\arm\st\l4\stm32l471.dtsi:140 */
			counter {
				compatible = "st,stm32-counter"; /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:141 */
				status = "disabled";             /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:142 */
			};

			/* node '/soc/timers@40000400/qdec' defined in zephyr\dts\arm\st\l4\stm32l471.dtsi:145 */
			qdec {
				compatible = "st,stm32-qdec";    /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:146 */
				st,input-filter-level = < 0x0 >; /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:147 */
				status = "disabled";             /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:148 */
			};
		};

		/* node '/soc/timers@40000800' defined in zephyr\dts\arm\st\l4\stm32l471.dtsi:152 */
		timers4: timers@40000800 {
			compatible = "st,stm32-timers"; /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:153 */
			reg = < 0x40000800 0x400 >;     /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:154 */
			clocks = < &rcc 0x58 0x4 >,
			         < &rcc 0x8 0xff >;     /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:155 */
			resets = < &rctl 0x702 >;       /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:157 */
			interrupts = < 0x1e 0x0 >;      /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:158 */
			interrupt-names = "global";     /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:159 */
			st,prescaler = < 0x0 >;         /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:160 */
			status = "disabled";            /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:161 */

			/* node '/soc/timers@40000800/pwm' defined in zephyr\dts\arm\st\l4\stm32l471.dtsi:163 */
			pwm {
				compatible = "st,stm32-pwm"; /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:164 */
				status = "disabled";         /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:165 */
				#pwm-cells = < 0x3 >;        /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:166 */
			};

			/* node '/soc/timers@40000800/counter' defined in zephyr\dts\arm\st\l4\stm32l471.dtsi:169 */
			counter {
				compatible = "st,stm32-counter"; /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:170 */
				status = "disabled";             /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:171 */
			};

			/* node '/soc/timers@40000800/qdec' defined in zephyr\dts\arm\st\l4\stm32l471.dtsi:174 */
			qdec {
				compatible = "st,stm32-qdec";    /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:175 */
				st,input-filter-level = < 0x0 >; /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:176 */
				status = "disabled";             /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:177 */
			};
		};

		/* node '/soc/timers@40000c00' defined in zephyr\dts\arm\st\l4\stm32l471.dtsi:181 */
		timers5: timers@40000c00 {
			compatible = "st,stm32-timers"; /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:182 */
			reg = < 0x40000c00 0x400 >;     /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:183 */
			clocks = < &rcc 0x58 0x8 >,
			         < &rcc 0x8 0xff >;     /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:184 */
			resets = < &rctl 0x703 >;       /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:186 */
			interrupts = < 0x32 0x0 >;      /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:187 */
			interrupt-names = "global";     /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:188 */
			st,prescaler = < 0x0 >;         /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:189 */
			status = "disabled";            /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:190 */

			/* node '/soc/timers@40000c00/pwm' defined in zephyr\dts\arm\st\l4\stm32l471.dtsi:192 */
			pwm {
				compatible = "st,stm32-pwm"; /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:193 */
				status = "disabled";         /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:194 */
				#pwm-cells = < 0x3 >;        /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:195 */
			};

			/* node '/soc/timers@40000c00/counter' defined in zephyr\dts\arm\st\l4\stm32l471.dtsi:198 */
			counter {
				compatible = "st,stm32-counter"; /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:199 */
				status = "disabled";             /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:200 */
			};

			/* node '/soc/timers@40000c00/qdec' defined in zephyr\dts\arm\st\l4\stm32l471.dtsi:203 */
			qdec {
				compatible = "st,stm32-qdec";    /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:204 */
				st,input-filter-level = < 0x0 >; /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:205 */
				status = "disabled";             /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:206 */
			};
		};

		/* node '/soc/timers@40001400' defined in zephyr\dts\arm\st\l4\stm32l471.dtsi:210 */
		timers7: timers@40001400 {
			compatible = "st,stm32-timers"; /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:211 */
			reg = < 0x40001400 0x400 >;     /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:212 */
			clocks = < &rcc 0x58 0x20 >,
			         < &rcc 0x8 0xff >;     /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:213 */
			resets = < &rctl 0x705 >;       /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:215 */
			interrupts = < 0x37 0x0 >;      /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:216 */
			interrupt-names = "global";     /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:217 */
			st,prescaler = < 0x0 >;         /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:218 */
			status = "disabled";            /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:219 */

			/* node '/soc/timers@40001400/counter' defined in zephyr\dts\arm\st\l4\stm32l471.dtsi:221 */
			counter {
				compatible = "st,stm32-counter"; /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:222 */
				status = "disabled";             /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:223 */
			};
		};

		/* node '/soc/timers@40013400' defined in zephyr\dts\arm\st\l4\stm32l471.dtsi:227 */
		timers8: timers@40013400 {
			compatible = "st,stm32-timers"; /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:228 */
			reg = < 0x40013400 0x400 >;     /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:229 */
			clocks = < &rcc 0x60 0x2000 >,
			         < &rcc 0x9 0xff >;     /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:230 */
			resets = < &rctl 0x80d >;       /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:232 */
			interrupts = < 0x2b 0x0 >,
			             < 0x2c 0x0 >,
			             < 0x2d 0x0 >,
			             < 0x2e 0x0 >;      /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:233 */
			interrupt-names = "brk",
			                  "up",
			                  "trgcom",
			                  "cc";         /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:234 */
			st,prescaler = < 0x0 >;         /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:235 */
			status = "disabled";            /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:236 */

			/* node '/soc/timers@40013400/pwm' defined in zephyr\dts\arm\st\l4\stm32l471.dtsi:238 */
			pwm {
				compatible = "st,stm32-pwm"; /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:239 */
				status = "disabled";         /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:240 */
				#pwm-cells = < 0x3 >;        /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:241 */
			};

			/* node '/soc/timers@40013400/counter' defined in zephyr\dts\arm\st\l4\stm32l471.dtsi:244 */
			counter {
				compatible = "st,stm32-counter"; /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:245 */
				status = "disabled";             /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:246 */
			};

			/* node '/soc/timers@40013400/qdec' defined in zephyr\dts\arm\st\l4\stm32l471.dtsi:249 */
			qdec {
				compatible = "st,stm32-qdec";    /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:250 */
				st,input-filter-level = < 0x0 >; /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:251 */
				status = "disabled";             /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:252 */
			};
		};

		/* node '/soc/timers@40014800' defined in zephyr\dts\arm\st\l4\stm32l471.dtsi:256 */
		timers17: timers@40014800 {
			compatible = "st,stm32-timers"; /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:257 */
			reg = < 0x40014800 0x400 >;     /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:258 */
			clocks = < &rcc 0x60 0x40000 >,
			         < &rcc 0x9 0xff >;     /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:259 */
			resets = < &rctl 0x812 >;       /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:261 */
			interrupts = < 0x1a 0x0 >;      /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:262 */
			interrupt-names = "global";     /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:263 */
			st,prescaler = < 0x0 >;         /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:264 */
			status = "disabled";            /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:265 */

			/* node '/soc/timers@40014800/pwm' defined in zephyr\dts\arm\st\l4\stm32l471.dtsi:267 */
			pwm {
				compatible = "st,stm32-pwm"; /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:268 */
				status = "disabled";         /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:269 */
				#pwm-cells = < 0x3 >;        /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:270 */
			};

			/* node '/soc/timers@40014800/counter' defined in zephyr\dts\arm\st\l4\stm32l471.dtsi:273 */
			counter {
				compatible = "st,stm32-counter"; /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:274 */
				status = "disabled";             /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:275 */
			};
		};

		/* node '/soc/can@40006400' defined in zephyr\dts\arm\st\l4\stm32l471.dtsi:279 */
		can1: can@40006400 {
			compatible = "st,stm32-bxcan";    /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:280 */
			reg = < 0x40006400 0x400 >;       /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:281 */
			interrupts = < 0x13 0x0 >,
			             < 0x14 0x0 >,
			             < 0x15 0x0 >,
			             < 0x16 0x0 >;        /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:282 */
			interrupt-names = "TX",
			                  "RX0",
			                  "RX1",
			                  "SCE";          /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:283 */
			clocks = < &rcc 0x58 0x2000000 >; /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:284 */
			status = "disabled";              /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:285 */
		};

		/* node '/soc/sdmmc@40012800' defined in zephyr\dts\arm\st\l4\stm32l471.dtsi:288 */
		sdmmc1: sdmmc@40012800 {
			compatible = "st,stm32-sdmmc";   /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:289 */
			reg = < 0x40012800 0x400 >;      /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:290 */
			clocks = < &rcc 0x60 0x400 >,
			         < &rcc 0x6 0x33a0088 >; /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:291 */
			resets = < &rctl 0x80a >;        /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:293 */
			interrupts = < 0x31 0x0 >;       /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:294 */
			status = "disabled";             /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:295 */
		};

		/* node '/soc/dac@40007400' defined in zephyr\dts\arm\st\l4\stm32l471.dtsi:298 */
		dac1: dac@40007400 {
			compatible = "st,stm32-dac";       /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:299 */
			reg = < 0x40007400 0x400 >;        /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:300 */
			clocks = < &rcc 0x58 0x20000000 >; /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:301 */
			status = "disabled";               /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:302 */
			#io-channel-cells = < 0x1 >;       /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:303 */
		};

		/* node '/soc/adc@50040200' defined in zephyr\dts\arm\st\l4\stm32l471.dtsi:306 */
		adc3: adc@50040200 {
			compatible = "st,stm32-adc";                                /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:307 */
			reg = < 0x50040200 0x100 >;                                 /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:308 */
			clocks = < &rcc 0x4c 0x2000 >;                              /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:309 */
			clock-names = "adcx";                                       /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:310 */
			interrupts = < 0x2f 0x0 >;                                  /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:311 */
			#io-channel-cells = < 0x1 >;                                /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:312 */
			resolutions = < 0x60630c 0x51630c 0x42630c 0x33630c >;      /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:313 */
			sampling-times = < 0x3 0x7 0xd 0x19 0x30 0x5d 0xf8 0x281 >; /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:317 */
			st,adc-sequencer = "programmable";                          /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:318 */
			st,adc-oversampler = "minimal";                             /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:319 */
			st,adc-internal-regulator = "startup-sw-delay";             /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:320 */
			st,adc-has-deep-powerdown;                                  /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:321 */
			st,adc-has-differential-support;                            /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:322 */
			status = "disabled";                                        /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:323 */
		};

		/* node '/soc/otgfs@50000000' defined in zephyr\dts\arm\st\l4\stm32l475.dtsi:13 */
		usbotg_fs: otgfs@50000000 {
			compatible = "st,stm32-otgfs";   /* in zephyr\dts\arm\st\l4\stm32l475.dtsi:14 */
			reg = < 0x50000000 0x40000 >;    /* in zephyr\dts\arm\st\l4\stm32l475.dtsi:15 */
			interrupts = < 0x43 0x0 >;       /* in zephyr\dts\arm\st\l4\stm32l475.dtsi:16 */
			interrupt-names = "otgfs";       /* in zephyr\dts\arm\st\l4\stm32l475.dtsi:17 */
			num-bidir-endpoints = < 0x6 >;   /* in zephyr\dts\arm\st\l4\stm32l475.dtsi:18 */
			ram-size = < 0x500 >;            /* in zephyr\dts\arm\st\l4\stm32l475.dtsi:19 */
			maximum-speed = "full-speed";    /* in zephyr\dts\arm\st\l4\stm32l475.dtsi:20 */
			phys = < &otgfs_phy >;           /* in zephyr\dts\arm\st\l4\stm32l475.dtsi:21 */
			clocks = < &rcc 0x4c 0x1000 >,
			         < &rcc 0x6 0x33a0088 >; /* in zephyr\dts\arm\st\l4\stm32l475.dtsi:22 */
			status = "disabled";             /* in zephyr\dts\arm\st\l4\stm32l475.dtsi:24 */
		};
	};

	/* node '/cpus' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:30 */
	cpus {
		#address-cells = < 0x1 >; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:31 */
		#size-cells = < 0x0 >;    /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:32 */

		/* node '/cpus/cpu@0' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:34 */
		cpu0: cpu@0 {
			device_type = "cpu";                         /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:35 */
			compatible = "arm,cortex-m4f";               /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:36 */
			reg = < 0x0 >;                               /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:37 */
			cpu-power-states = < &stop0 &stop1 &stop2 >; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:38 */
		};

		/* node '/cpus/power-states' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:41 */
		power-states {

			/* node '/cpus/power-states/state0' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:42 */
			stop0: state0 {
				compatible = "zephyr,power-state";    /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:43 */
				power-state-name = "suspend-to-idle"; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:44 */
				substate-id = < 0x1 >;                /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:45 */
				min-residency-us = < 0x1f4 >;         /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:46 */
				phandle = < 0x20 >;                   /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:38 */
			};

			/* node '/cpus/power-states/state1' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:49 */
			stop1: state1 {
				compatible = "zephyr,power-state";    /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:50 */
				power-state-name = "suspend-to-idle"; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:51 */
				substate-id = < 0x2 >;                /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:52 */
				min-residency-us = < 0x2bc >;         /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:53 */
				phandle = < 0x21 >;                   /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:38 */
			};

			/* node '/cpus/power-states/state2' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:56 */
			stop2: state2 {
				compatible = "zephyr,power-state";    /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:57 */
				power-state-name = "suspend-to-idle"; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:58 */
				substate-id = < 0x3 >;                /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:59 */
				min-residency-us = < 0x3e8 >;         /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:60 */
				phandle = < 0x22 >;                   /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:38 */
			};
		};
	};

	/* node '/memory@20000000' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:65 */
	sram0: memory@20000000 {
		compatible = "zephyr,memory-region",
		             "mmio-sram";            /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:66 */
		zephyr,memory-region = "SRAM0";      /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:67 */
		reg = < 0x20000000 0x18000 >;        /* in zephyr\dts\arm\st\l4\stm32l476Xg.dtsi:10 */
	};

	/* node '/clocks' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:70 */
	clocks {

		/* node '/clocks/clk-hse' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:71 */
		clk_hse: clk-hse {
			#clock-cells = < 0x0 >;            /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:72 */
			compatible = "st,stm32-hse-clock"; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:73 */
			status = "disabled";               /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:74 */
		};

		/* node '/clocks/clk-hsi' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:77 */
		clk_hsi: clk-hsi {
			#clock-cells = < 0x0 >;         /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:78 */
			compatible = "fixed-clock";     /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:79 */
			clock-frequency = < 0xf42400 >; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:80 */
			status = "okay";                /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:61 */
			phandle = < 0x23 >;             /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:69 */
		};

		/* node '/clocks/clk-msi' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:84 */
		clk_msi: clk-msi {
			#clock-cells = < 0x0 >;            /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:85 */
			compatible = "st,stm32-msi-clock"; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:86 */
			msi-range = < 0x6 >;               /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:87 */
			status = "disabled";               /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:88 */
		};

		/* node '/clocks/clk-lse' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:91 */
		clk_lse: clk-lse {
			#clock-cells = < 0x0 >;            /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:92 */
			compatible = "st,stm32-lse-clock"; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:93 */
			clock-frequency = < 0x8000 >;      /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:94 */
			driving-capability = < 0x0 >;      /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:95 */
			status = "okay";                   /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:57 */
		};

		/* node '/clocks/clk-lsi' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:99 */
		clk_lsi: clk-lsi {
			#clock-cells = < 0x0 >;       /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:100 */
			compatible = "fixed-clock";   /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:101 */
			clock-frequency = < 0x7d00 >; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:102 */
			status = "okay";              /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:53 */
		};

		/* node '/clocks/pll' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:106 */
		pll: pll {
			#clock-cells = < 0x0 >;              /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:107 */
			compatible = "st,stm32l4-pll-clock"; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:108 */
			div-m = < 0x1 >;                     /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:65 */
			mul-n = < 0x14 >;                    /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:66 */
			div-r = < 0x4 >;                     /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:67 */
			div-q = < 0x8 >;                     /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:68 */
			clocks = < &clk_hsi >;               /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:69 */
			status = "okay";                     /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:70 */
			phandle = < 0x3 >;                   /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:74 */
		};

		/* node '/clocks/pllsai1' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:112 */
		pllsai1: pllsai1 {
			#clock-cells = < 0x0 >;                 /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:113 */
			compatible = "st,stm32l4-pllsai-clock"; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:114 */
			status = "disabled";                    /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:115 */
		};

		/* node '/clocks/pllsai2' defined in zephyr\dts\arm\st\l4\stm32l471.dtsi:18 */
		pllsai2: pllsai2 {
			#clock-cells = < 0x0 >;                 /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:19 */
			compatible = "st,stm32l4-pllsai-clock"; /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:20 */
			status = "disabled";                    /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:21 */
		};
	};

	/* node '/mcos' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:119 */
	mcos {

		/* node '/mcos/mco1' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:120 */
		mco1: mco1 {
			compatible = "st,stm32-clock-mco"; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:121 */
			status = "disabled";               /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:122 */
		};
	};

	/* node '/dietemp' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:560 */
	die_temp: dietemp {
		compatible = "st,stm32-temp-cal"; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:561 */
		ts-cal1-addr = < 0x1fff75a8 >;    /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:562 */
		ts-cal2-addr = < 0x1fff75ca >;    /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:563 */
		ts-cal1-temp = < 0x1e >;          /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:564 */
		ts-cal-vrefanalog = < 0xbb8 >;    /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:566 */
		io-channels = < &adc1 0x11 >;     /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:567 */
		status = "disabled";              /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:568 */
		ts-cal2-temp = < 0x6e >;          /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:336 */
	};

	/* node '/vref' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:571 */
	vref: vref {
		compatible = "st,stm32-vref";      /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:572 */
		vrefint-cal-addr = < 0x1fff75aa >; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:573 */
		vrefint-cal-mv = < 0xbb8 >;        /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:574 */
		io-channels = < &adc1 0x0 >;       /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:575 */
		status = "okay";                   /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:179 */
	};

	/* node '/vbat' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:579 */
	vbat: vbat {
		compatible = "st,stm32-vbat"; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:580 */
		ratio = < 0x3 >;              /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:581 */
		io-channels = < &adc1 0x12 >; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:582 */
		status = "okay";              /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:183 */
	};

	/* node '/smbus1' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:586 */
	smbus1: smbus1 {
		compatible = "st,stm32-smbus"; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:587 */
		#address-cells = < 0x1 >;      /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:588 */
		#size-cells = < 0x0 >;         /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:589 */
		i2c = < &i2c1 >;               /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:590 */
		status = "disabled";           /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:591 */
	};

	/* node '/smbus3' defined in zephyr\dts\arm\st\l4\stm32l4.dtsi:594 */
	smbus3: smbus3 {
		compatible = "st,stm32-smbus"; /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:595 */
		#address-cells = < 0x1 >;      /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:596 */
		#size-cells = < 0x0 >;         /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:597 */
		i2c = < &i2c3 >;               /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:598 */
		status = "disabled";           /* in zephyr\dts\arm\st\l4\stm32l4.dtsi:599 */
	};

	/* node '/memory@10000000' defined in zephyr\dts\arm\st\l4\stm32l471.dtsi:12 */
	sram1: memory@10000000 {
		compatible = "zephyr,memory-region",
		             "mmio-sram";            /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:13 */
		zephyr,memory-region = "SRAM1";      /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:14 */
		reg = < 0x10000000 0x8000 >;         /* in zephyr\dts\arm\st\l4\stm32l476Xg.dtsi:14 */
	};

	/* node '/smbus2' defined in zephyr\dts\arm\st\l4\stm32l471.dtsi:339 */
	smbus2: smbus2 {
		compatible = "st,stm32-smbus"; /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:340 */
		#address-cells = < 0x1 >;      /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:341 */
		#size-cells = < 0x0 >;         /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:342 */
		i2c = < &i2c2 >;               /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:343 */
		status = "disabled";           /* in zephyr\dts\arm\st\l4\stm32l471.dtsi:344 */
	};

	/* node '/otgfs_phy' defined in zephyr\dts\arm\st\l4\stm32l475.dtsi:28 */
	otgfs_phy: otgfs_phy {
		compatible = "usb-nop-xceiv"; /* in zephyr\dts\arm\st\l4\stm32l475.dtsi:29 */
		#phy-cells = < 0x0 >;         /* in zephyr\dts\arm\st\l4\stm32l475.dtsi:30 */
		phandle = < 0x1f >;           /* in zephyr\dts\arm\st\l4\stm32l475.dtsi:21 */
	};

	/* node '/connector' defined in zephyr\boards\st\nucleo_l476rg\arduino_r3_connector.dtsi:10 */
	arduino_header: connector {
		compatible = "arduino-header-r3";          /* in zephyr\boards\st\nucleo_l476rg\arduino_r3_connector.dtsi:11 */
		#gpio-cells = < 0x2 >;                     /* in zephyr\boards\st\nucleo_l476rg\arduino_r3_connector.dtsi:12 */
		gpio-map-mask = < 0xffffffff 0xffffffc0 >; /* in zephyr\boards\st\nucleo_l476rg\arduino_r3_connector.dtsi:13 */
		gpio-map-pass-thru = < 0x0 0x3f >;         /* in zephyr\boards\st\nucleo_l476rg\arduino_r3_connector.dtsi:14 */
		gpio-map = < 0x0 0x0 &gpioa 0x0 0x0 >,
		           < 0x1 0x0 &gpioa 0x1 0x0 >,
		           < 0x2 0x0 &gpioa 0x4 0x0 >,
		           < 0x3 0x0 &gpiob 0x0 0x0 >,
		           < 0x4 0x0 &gpioc 0x1 0x0 >,
		           < 0x5 0x0 &gpioc 0x0 0x0 >,
		           < 0x6 0x0 &gpioa 0x3 0x0 >,
		           < 0x7 0x0 &gpioa 0x2 0x0 >,
		           < 0x8 0x0 &gpioa 0xa 0x0 >,
		           < 0x9 0x0 &gpiob 0x3 0x0 >,
		           < 0xa 0x0 &gpiob 0x5 0x0 >,
		           < 0xb 0x0 &gpiob 0x4 0x0 >,
		           < 0xc 0x0 &gpiob 0xa 0x0 >,
		           < 0xd 0x0 &gpioa 0x8 0x0 >,
		           < 0xe 0x0 &gpioa 0x9 0x0 >,
		           < 0xf 0x0 &gpioc 0x7 0x0 >,
		           < 0x10 0x0 &gpiob 0x6 0x0 >,
		           < 0x11 0x0 &gpioa 0x7 0x0 >,
		           < 0x12 0x0 &gpioa 0x6 0x0 >,
		           < 0x13 0x0 &gpioa 0x5 0x0 >,
		           < 0x14 0x0 &gpiob 0x9 0x0 >,
		           < 0x15 0x0 &gpiob 0x8 0x0 >;    /* in zephyr\boards\st\nucleo_l476rg\arduino_r3_connector.dtsi:15 */
	};

	/* node '/st-morpho-header' defined in zephyr\boards\st\nucleo_l476rg\st_morpho_connector.dtsi:10 */
	st_morpho_header: st-morpho-header {
		compatible = "st-morpho-header";        /* in zephyr\boards\st\nucleo_l476rg\st_morpho_connector.dtsi:11 */
		#gpio-cells = < 0x2 >;                  /* in zephyr\boards\st\nucleo_l476rg\st_morpho_connector.dtsi:12 */
		gpio-map-mask = < 0xff 0x0 >;           /* in zephyr\boards\st\nucleo_l476rg\st_morpho_connector.dtsi:13 */
		gpio-map-pass-thru = < 0x0 0x7f >;      /* in zephyr\boards\st\nucleo_l476rg\st_morpho_connector.dtsi:14 */
		gpio-map = < 0x0 0x0 &gpioc 0xa 0x0 >,
		           < 0x1 0x0 &gpioc 0xb 0x0 >,
		           < 0x2 0x0 &gpioc 0xc 0x0 >,
		           < 0x3 0x0 &gpiod 0x2 0x0 >,
		           < 0xc 0x0 &gpioa 0xd 0x0 >,
		           < 0xe 0x0 &gpioa 0xe 0x0 >,
		           < 0x10 0x0 &gpioa 0xf 0x0 >,
		           < 0x14 0x0 &gpiob 0x7 0x0 >,
		           < 0x16 0x0 &gpioc 0xd 0x0 >,
		           < 0x18 0x0 &gpioc 0xe 0x0 >,
		           < 0x1a 0x0 &gpioc 0xf 0x0 >,
		           < 0x1b 0x0 &gpioa 0x0 0x0 >,
		           < 0x1c 0x0 &gpioh 0x0 0x0 >,
		           < 0x1d 0x0 &gpioa 0x1 0x0 >,
		           < 0x1e 0x0 &gpioh 0x1 0x0 >,
		           < 0x1f 0x0 &gpioa 0x4 0x0 >,
		           < 0x21 0x0 &gpiob 0x0 0x0 >,
		           < 0x22 0x0 &gpioc 0x2 0x0 >,
		           < 0x23 0x0 &gpioc 0x1 0x0 >,
		           < 0x24 0x0 &gpioc 0x3 0x0 >,
		           < 0x25 0x0 &gpioc 0x0 0x0 >,
		           < 0x48 0x0 &gpioc 0x9 0x0 >,
		           < 0x49 0x0 &gpioc 0x8 0x0 >,
		           < 0x4a 0x0 &gpiob 0x8 0x0 >,
		           < 0x4b 0x0 &gpioc 0x6 0x0 >,
		           < 0x4c 0x0 &gpiob 0x9 0x0 >,
		           < 0x4d 0x0 &gpioc 0x5 0x0 >,
		           < 0x52 0x0 &gpioa 0x5 0x0 >,
		           < 0x53 0x0 &gpioa 0xc 0x0 >,
		           < 0x54 0x0 &gpioa 0x6 0x0 >,
		           < 0x55 0x0 &gpioa 0xb 0x0 >,
		           < 0x56 0x0 &gpioa 0x7 0x0 >,
		           < 0x57 0x0 &gpiob 0xc 0x0 >,
		           < 0x58 0x0 &gpiob 0x6 0x0 >,
		           < 0x59 0x0 &gpiob 0xb 0x0 >,
		           < 0x5a 0x0 &gpioc 0x7 0x0 >,
		           < 0x5c 0x0 &gpioa 0x9 0x0 >,
		           < 0x5d 0x0 &gpiob 0x2 0x0 >,
		           < 0x5e 0x0 &gpioa 0x8 0x0 >,
		           < 0x5f 0x0 &gpiob 0x1 0x0 >,
		           < 0x60 0x0 &gpiob 0xa 0x0 >,
		           < 0x61 0x0 &gpiob 0xf 0x0 >,
		           < 0x62 0x0 &gpiob 0x4 0x0 >,
		           < 0x63 0x0 &gpiob 0xe 0x0 >,
		           < 0x64 0x0 &gpiob 0x5 0x0 >,
		           < 0x65 0x0 &gpiob 0xd 0x0 >,
		           < 0x66 0x0 &gpiob 0x3 0x0 >,
		           < 0x68 0x0 &gpioa 0xa 0x0 >,
		           < 0x69 0x0 &gpioc 0x4 0x0 >,
		           < 0x6a 0x0 &gpioa 0x2 0x0 >,
		           < 0x6c 0x0 &gpioa 0x3 0x0 >; /* in zephyr\boards\st\nucleo_l476rg\st_morpho_connector.dtsi:15 */
	};

	/* node '/leds' defined in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:25 */
	leds: leds {
		compatible = "gpio-leds"; /* in zephyr\power_test\boards\nucleo_l476rg.overlay:11 */

		/* node '/leds/led_2' defined in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:28 */
		green_led_2: led_2 {
			gpios = < &gpioa 0x5 0x0 >; /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:29 */
			label = "User LD2";         /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:30 */
		};

		/* node '/leds/my_de' defined in zephyr\power_test\boards\nucleo_l476rg.overlay:13 */
		my_de: my_de {
			gpios = < &gpiob 0xd 0x0 >; /* in zephyr\power_test\boards\nucleo_l476rg.overlay:14 */
		};

		/* node '/leds/my_nre' defined in zephyr\power_test\boards\nucleo_l476rg.overlay:17 */
		my_nre: my_nre {
			gpios = < &gpiob 0xe 0x0 >; /* in zephyr\power_test\boards\nucleo_l476rg.overlay:18 */
		};

		/* node '/leds/my_led' defined in zephyr\power_test\boards\nucleo_l476rg.overlay:21 */
		my_led: my_led {
			gpios = < &gpiob 0xd 0x0 >; /* in zephyr\power_test\boards\nucleo_l476rg.overlay:22 */
		};
	};

	/* node '/gpio_keys' defined in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:34 */
	gpio_keys {
		compatible = "gpio-keys"; /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:35 */

		/* node '/gpio_keys/button' defined in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:37 */
		user_button: button {
			label = "User";             /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:38 */
			gpios = < &gpioc 0xd 0x1 >; /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:39 */
			zephyr,code = < 0xb >;      /* in zephyr\boards\st\nucleo_l476rg\nucleo_l476rg.dts:40 */
		};
	};
};
