Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Nov 15 20:18:06 2022
| Host         : LAPTOP-GIMOV2AL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (495)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (168)
5. checking no_input_delay (18)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (495)
--------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_next_state_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_next_state_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_next_state_reg[2]/Q (HIGH)

 There are 150 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 150 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 150 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/reg_EXE_MEM/DatatoReg_MEM_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/reg_EXE_MEM/WR_MEM_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (168)
--------------------------------------------------
 There are 168 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.466       -3.399                     23                14038        0.047        0.000                      0                14038        1.100        0.000                       0                 10382  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.592        0.000                       0                     3  
  clkout0           2.185        0.000                      0                   46        0.079        0.000                      0                   46        4.232        0.000                       0                   195  
  clkout2          34.625        0.000                      0                  290        0.074        0.000                      0                  290       19.358        0.000                       0                   161  
  clkout3          41.281        0.000                      0                12721        0.133        0.000                      0                12721       49.232        0.000                       0                 10022  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0             0.501        0.000                      0                  264        0.255        0.000                      0                  264  
clkout3       clkout0            -0.466       -3.399                     23                  716        0.866        0.000                      0                  716  
clkout0       clkout2             6.053        0.000                      0                   12        0.173        0.000                      0                   12  
clkout3       clkout2            16.082        0.000                      0                  128        0.047        0.000                      0                  128  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 95.252        0.000                      0                   32        1.036        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y6    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.185ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_30_30/DP/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.623ns  (logic 0.885ns (33.742%)  route 1.738ns (66.258%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.982ns = ( 3.018 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.612     3.018    vga/MEMBUF_reg_0_63_30_30/WCLK
    SLICE_X46Y71         RAMD64E                                      r  vga/MEMBUF_reg_0_63_30_30/DP/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.718 r  vga/MEMBUF_reg_0_63_30_30/DP/O
                         net (fo=1, routed)           0.592     4.310    vga/MEMBUF_reg_0_63_30_30_n_1
    SLICE_X47Y76         LUT3 (Prop_lut3_I2_O)        0.049     4.359 r  vga/data_buf_reg_0_3_30_31_i_7/O
                         net (fo=1, routed)           0.852     5.211    vga/U12/MEMDATA[29]
    SLICE_X39Y94         LUT5 (Prop_lut5_I4_O)        0.136     5.347 r  vga/U12/data_buf_reg_0_3_30_31_i_2/O
                         net (fo=1, routed)           0.294     5.641    vga/data_buf_reg_0_3_30_31/DIA0
    SLICE_X38Y91         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.492     8.586    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X38Y91         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/CLK
                         clock pessimism             -0.599     7.988    
                         clock uncertainty           -0.066     7.922    
    SLICE_X38Y91         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.826    vga/data_buf_reg_0_3_30_31/RAMA
  -------------------------------------------------------------------
                         required time                          7.826    
                         arrival time                          -5.641    
  -------------------------------------------------------------------
                         slack                                  2.185    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_12_14/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.489ns  (logic 0.887ns (35.638%)  route 1.602ns (64.362%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.981ns = ( 3.019 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.613     3.019    vga/MEMBUF_reg_128_191_12_14/WCLK
    SLICE_X38Y76         RAMD64E                                      r  vga/MEMBUF_reg_128_191_12_14/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.719 r  vga/MEMBUF_reg_128_191_12_14/RAMC/O
                         net (fo=1, routed)           0.527     4.246    vga/MEMBUF_reg_128_191_12_14_n_3
    SLICE_X43Y77         LUT3 (Prop_lut3_I0_O)        0.051     4.297 r  vga/data_buf_reg_0_3_12_17_i_18/O
                         net (fo=1, routed)           0.687     4.983    vga/U12/MEMDATA[13]
    SLICE_X32Y89         LUT5 (Prop_lut5_I4_O)        0.136     5.119 r  vga/U12/data_buf_reg_0_3_12_17_i_4/O
                         net (fo=1, routed)           0.388     5.508    vga/data_buf_reg_0_3_12_17/DIB0
    SLICE_X38Y88         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.490     8.584    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X38Y88         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/CLK
                         clock pessimism             -0.577     8.008    
                         clock uncertainty           -0.066     7.942    
    SLICE_X38Y88         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.831    vga/data_buf_reg_0_3_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          7.831    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_24_26/RAMA/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.468ns  (logic 0.883ns (35.776%)  route 1.585ns (64.224%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 8.587 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.980ns = ( 3.020 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.614     3.020    vga/MEMBUF_reg_0_63_24_26/WCLK
    SLICE_X42Y78         RAMD64E                                      r  vga/MEMBUF_reg_0_63_24_26/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.696     3.716 r  vga/MEMBUF_reg_0_63_24_26/RAMA/O
                         net (fo=1, routed)           0.362     4.077    vga/MEMBUF_reg_0_63_24_26_n_1
    SLICE_X40Y77         LUT3 (Prop_lut3_I2_O)        0.051     4.128 r  vga/data_buf_reg_0_3_24_29_i_12/O
                         net (fo=1, routed)           0.945     5.074    vga/U12/MEMDATA[23]
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.136     5.210 r  vga/U12/data_buf_reg_0_3_24_29_i_2/O
                         net (fo=1, routed)           0.278     5.488    vga/data_buf_reg_0_3_24_29/DIA0
    SLICE_X38Y92         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.493     8.587    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X38Y92         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/CLK
                         clock pessimism             -0.599     7.989    
                         clock uncertainty           -0.066     7.923    
    SLICE_X38Y92         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.827    vga/data_buf_reg_0_3_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          7.827    
                         arrival time                          -5.488    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_21_23/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.363ns  (logic 0.891ns (37.710%)  route 1.472ns (62.290%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.979ns = ( 3.021 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.615     3.021    vga/MEMBUF_reg_128_191_21_23/WCLK
    SLICE_X38Y72         RAMD64E                                      r  vga/MEMBUF_reg_128_191_21_23/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.706     3.727 r  vga/MEMBUF_reg_128_191_21_23/RAMB/O
                         net (fo=1, routed)           0.537     4.263    vga/MEMBUF_reg_128_191_21_23_n_2
    SLICE_X37Y72         LUT3 (Prop_lut3_I0_O)        0.049     4.312 r  vga/data_buf_reg_0_3_18_23_i_23/O
                         net (fo=1, routed)           0.740     5.052    vga/U12/MEMDATA[21]
    SLICE_X36Y90         LUT5 (Prop_lut5_I4_O)        0.136     5.188 r  vga/U12/data_buf_reg_0_3_18_23_i_6/O
                         net (fo=1, routed)           0.195     5.384    vga/data_buf_reg_0_3_18_23/DIC0
    SLICE_X38Y90         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.492     8.586    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X38Y90         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
                         clock pessimism             -0.599     7.988    
                         clock uncertainty           -0.066     7.922    
    SLICE_X38Y90         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     7.810    vga/data_buf_reg_0_3_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          7.810    
                         arrival time                          -5.384    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.442ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_9_11/RAMA/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.336ns  (logic 0.782ns (33.479%)  route 1.554ns (66.521%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.974ns = ( 3.026 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.620     3.026    vga/MEMBUF_reg_128_191_9_11/WCLK
    SLICE_X38Y81         RAMD64E                                      r  vga/MEMBUF_reg_128_191_9_11/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.696     3.722 r  vga/MEMBUF_reg_128_191_9_11/RAMA/O
                         net (fo=1, routed)           0.541     4.263    vga/MEMBUF_reg_128_191_9_11_n_1
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.043     4.306 r  vga/data_buf_reg_0_3_6_11_i_15/O
                         net (fo=1, routed)           0.535     4.840    vga/U12/MEMDATA[9]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.043     4.883 r  vga/U12/data_buf_reg_0_3_6_11_i_3/O
                         net (fo=1, routed)           0.478     5.362    vga/data_buf_reg_0_3_6_11/DIB1
    SLICE_X38Y83         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.487     8.581    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X38Y83         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism             -0.577     8.005    
                         clock uncertainty           -0.066     7.939    
    SLICE_X38Y83         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     7.804    vga/data_buf_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.804    
                         arrival time                          -5.362    
  -------------------------------------------------------------------
                         slack                                  2.442    

Slack (MET) :             2.454ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_21_23/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.299ns  (logic 0.786ns (34.193%)  route 1.513ns (65.807%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.978ns = ( 3.022 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.616     3.022    vga/MEMBUF_reg_0_63_21_23/WCLK
    SLICE_X38Y71         RAMD64E                                      r  vga/MEMBUF_reg_0_63_21_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.722 r  vga/MEMBUF_reg_0_63_21_23/RAMC/O
                         net (fo=1, routed)           0.582     4.304    vga/MEMBUF_reg_0_63_21_23_n_3
    SLICE_X40Y77         LUT3 (Prop_lut3_I2_O)        0.043     4.347 r  vga/data_buf_reg_0_3_18_23_i_20/O
                         net (fo=1, routed)           0.563     4.910    vga/U12/MEMDATA[22]
    SLICE_X37Y91         LUT5 (Prop_lut5_I4_O)        0.043     4.953 r  vga/U12/data_buf_reg_0_3_18_23_i_5/O
                         net (fo=1, routed)           0.368     5.321    vga/data_buf_reg_0_3_18_23/DIC1
    SLICE_X38Y90         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.492     8.586    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X38Y90         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/CLK
                         clock pessimism             -0.599     7.988    
                         clock uncertainty           -0.066     7.922    
    SLICE_X38Y90         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.775    vga/data_buf_reg_0_3_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.775    
                         arrival time                          -5.321    
  -------------------------------------------------------------------
                         slack                                  2.454    

Slack (MET) :             2.454ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_15_17/RAMA/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.313ns  (logic 0.782ns (33.814%)  route 1.531ns (66.186%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.982ns = ( 3.018 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.612     3.018    vga/MEMBUF_reg_0_63_15_17/WCLK
    SLICE_X46Y78         RAMD64E                                      r  vga/MEMBUF_reg_0_63_15_17/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.696     3.714 r  vga/MEMBUF_reg_0_63_15_17/RAMA/O
                         net (fo=1, routed)           0.440     4.153    vga/MEMBUF_reg_0_63_15_17_n_1
    SLICE_X43Y77         LUT3 (Prop_lut3_I2_O)        0.043     4.196 r  vga/data_buf_reg_0_3_12_17_i_15/O
                         net (fo=1, routed)           0.708     4.904    vga/U12/MEMDATA[14]
    SLICE_X34Y88         LUT5 (Prop_lut5_I4_O)        0.043     4.947 r  vga/U12/data_buf_reg_0_3_12_17_i_3/O
                         net (fo=1, routed)           0.383     5.330    vga/data_buf_reg_0_3_12_17/DIB1
    SLICE_X38Y88         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.490     8.584    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X38Y88         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
                         clock pessimism             -0.599     7.986    
                         clock uncertainty           -0.066     7.920    
    SLICE_X38Y88         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     7.785    vga/data_buf_reg_0_3_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.785    
                         arrival time                          -5.330    
  -------------------------------------------------------------------
                         slack                                  2.454    

Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_12_14/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.293ns  (logic 0.893ns (38.943%)  route 1.400ns (61.057%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.983ns = ( 3.017 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.611     3.017    vga/MEMBUF_reg_0_63_12_14/WCLK
    SLICE_X42Y76         RAMD64E                                      r  vga/MEMBUF_reg_0_63_12_14/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.706     3.723 r  vga/MEMBUF_reg_0_63_12_14/RAMB/O
                         net (fo=1, routed)           0.441     4.164    vga/MEMBUF_reg_0_63_12_14_n_2
    SLICE_X39Y76         LUT3 (Prop_lut3_I2_O)        0.051     4.215 r  vga/data_buf_reg_0_3_12_17_i_9/O
                         net (fo=1, routed)           0.677     4.892    vga/U12/MEMDATA[12]
    SLICE_X36Y88         LUT5 (Prop_lut5_I4_O)        0.136     5.028 r  vga/U12/data_buf_reg_0_3_12_17_i_1/O
                         net (fo=1, routed)           0.282     5.310    vga/data_buf_reg_0_3_12_17/DIA1
    SLICE_X38Y88         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.490     8.584    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X38Y88         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
                         clock pessimism             -0.599     7.986    
                         clock uncertainty           -0.066     7.920    
    SLICE_X38Y88         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.780    vga/data_buf_reg_0_3_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.780    
                         arrival time                          -5.310    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.548ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_18_20/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.216ns  (logic 0.894ns (40.341%)  route 1.322ns (59.659%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.982ns = ( 3.018 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.612     3.018    vga/MEMBUF_reg_0_63_18_20/WCLK
    SLICE_X38Y74         RAMD64E                                      r  vga/MEMBUF_reg_0_63_18_20/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.706     3.724 r  vga/MEMBUF_reg_0_63_18_20/RAMB/O
                         net (fo=1, routed)           0.327     4.051    vga/MEMBUF_reg_0_63_18_20_n_2
    SLICE_X39Y75         LUT3 (Prop_lut3_I2_O)        0.052     4.103 r  vga/data_buf_reg_0_3_18_23_i_9/O
                         net (fo=1, routed)           0.803     4.905    vga/U12/MEMDATA[18]
    SLICE_X39Y90         LUT5 (Prop_lut5_I4_O)        0.136     5.041 r  vga/U12/data_buf_reg_0_3_18_23_i_1/O
                         net (fo=1, routed)           0.193     5.234    vga/data_buf_reg_0_3_18_23/DIA1
    SLICE_X38Y90         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.492     8.586    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X38Y90         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism             -0.599     7.988    
                         clock uncertainty           -0.066     7.922    
    SLICE_X38Y90         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.782    vga/data_buf_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -5.234    
  -------------------------------------------------------------------
                         slack                                  2.548    

Slack (MET) :             2.553ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_21_23/RAMA/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.211ns  (logic 0.782ns (35.362%)  route 1.429ns (64.638%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.978ns = ( 3.022 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.616     3.022    vga/MEMBUF_reg_0_63_21_23/WCLK
    SLICE_X38Y71         RAMD64E                                      r  vga/MEMBUF_reg_0_63_21_23/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.696     3.718 r  vga/MEMBUF_reg_0_63_21_23/RAMA/O
                         net (fo=1, routed)           0.358     4.076    vga/MEMBUF_reg_0_63_21_23_n_1
    SLICE_X37Y72         LUT3 (Prop_lut3_I2_O)        0.043     4.119 r  vga/data_buf_reg_0_3_18_23_i_14/O
                         net (fo=1, routed)           0.656     4.776    vga/U12/MEMDATA[20]
    SLICE_X33Y91         LUT5 (Prop_lut5_I4_O)        0.043     4.819 r  vga/U12/data_buf_reg_0_3_18_23_i_3/O
                         net (fo=1, routed)           0.415     5.233    vga/data_buf_reg_0_3_18_23/DIB1
    SLICE_X38Y90         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.492     8.586    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X38Y90         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
                         clock pessimism             -0.599     7.988    
                         clock uncertainty           -0.066     7.922    
    SLICE_X38Y90         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     7.787    vga/data_buf_reg_0_3_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.787    
                         arrival time                          -5.233    
  -------------------------------------------------------------------
                         slack                                  2.553    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.118ns (38.968%)  route 0.185ns (61.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.687    -0.506    vga/CLK_OUT1
    SLICE_X22Y67         FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y67         FDRE (Prop_fdre_C_Q)         0.118    -0.388 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.185    -0.203    vga/FONT_8X16/ADDR[8]
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.954    -0.505    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.040    -0.465    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.282    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.118ns (38.882%)  route 0.185ns (61.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.689    -0.504    vga/CLK_OUT1
    SLICE_X22Y65         FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y65         FDRE (Prop_fdre_C_Q)         0.118    -0.386 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.185    -0.200    vga/FONT_8X16/ADDR[12]
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.954    -0.505    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.040    -0.465    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.282    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.118ns (37.700%)  route 0.195ns (62.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.687    -0.506    vga/CLK_OUT1
    SLICE_X22Y67         FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y67         FDRE (Prop_fdre_C_Q)         0.118    -0.388 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.195    -0.193    vga/FONT_8X16/ADDR[9]
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.954    -0.505    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.040    -0.465    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.282    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.118ns (33.588%)  route 0.233ns (66.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.689    -0.504    vga/CLK_OUT1
    SLICE_X22Y65         FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y65         FDRE (Prop_fdre_C_Q)         0.118    -0.386 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.233    -0.152    vga/FONT_8X16/ADDR[13]
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.954    -0.505    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.040    -0.465    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.282    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.118ns (22.921%)  route 0.397ns (77.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.687    -0.506    vga/CLK_OUT1
    SLICE_X22Y67         FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y67         FDRE (Prop_fdre_C_Q)         0.118    -0.388 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.397     0.009    vga/FONT_8X16/ADDR[11]
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.954    -0.505    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.040    -0.465    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.282    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.118ns (22.462%)  route 0.407ns (77.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.687    -0.506    vga/CLK_OUT1
    SLICE_X22Y67         FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y67         FDRE (Prop_fdre_C_Q)         0.118    -0.388 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.407     0.020    vga/FONT_8X16/ADDR[10]
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.954    -0.505    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.040    -0.465    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.282    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.118ns (21.085%)  route 0.442ns (78.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.688    -0.505    vga/CLK_OUT1
    SLICE_X22Y66         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y66         FDRE (Prop_fdre_C_Q)         0.118    -0.387 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.442     0.055    vga/FONT_8X16/ADDR[7]
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.954    -0.505    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.040    -0.465    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.282    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 vga/strdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.184ns (27.313%)  route 0.490ns (72.687%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.683    -0.510    vga/CLK_OUT1
    SLICE_X21Y72         FDRE                                         r  vga/strdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y72         FDRE (Prop_fdre_C_Q)         0.100    -0.410 r  vga/strdata_reg[10]/Q
                         net (fo=1, routed)           0.124    -0.285    vga/U12/strdata[9]
    SLICE_X21Y70         LUT6 (Prop_lut6_I5_O)        0.028    -0.257 r  vga/U12/ascii_code[2]_i_6/O
                         net (fo=1, routed)           0.183    -0.074    vga/U12/ascii_code[2]_i_6_n_1
    SLICE_X22Y70         LUT6 (Prop_lut6_I4_O)        0.028    -0.046 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.182     0.136    vga/U12/ascii_code[2]_i_2_n_1
    SLICE_X22Y67         LUT5 (Prop_lut5_I0_O)        0.028     0.164 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     0.164    vga/U12_n_119
    SLICE_X22Y67         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.925    -0.533    vga/CLK_OUT1
    SLICE_X22Y67         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.058    -0.476    
    SLICE_X22Y67         FDRE (Hold_fdre_C_D)         0.087    -0.389    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 vga/strdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.184ns (25.230%)  route 0.545ns (74.770%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.686    -0.507    vga/CLK_OUT1
    SLICE_X19Y70         FDRE                                         r  vga/strdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.407 r  vga/strdata_reg[9]/Q
                         net (fo=1, routed)           0.131    -0.276    vga/U12/strdata[8]
    SLICE_X19Y70         LUT6 (Prop_lut6_I5_O)        0.028    -0.248 r  vga/U12/ascii_code[1]_i_6/O
                         net (fo=1, routed)           0.236    -0.012    vga/U12/ascii_code[1]_i_6_n_1
    SLICE_X22Y70         LUT6 (Prop_lut6_I4_O)        0.028     0.016 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.179     0.195    vga/U12/ascii_code[1]_i_2_n_1
    SLICE_X22Y67         LUT5 (Prop_lut5_I0_O)        0.028     0.223 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     0.223    vga/U12_n_120
    SLICE_X22Y67         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.925    -0.533    vga/CLK_OUT1
    SLICE_X22Y67         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.058    -0.476    
    SLICE_X22Y67         FDRE (Hold_fdre_C_D)         0.087    -0.389    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 vga/strdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.267ns (35.756%)  route 0.480ns (64.244%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.685    -0.508    vga/CLK_OUT1
    SLICE_X21Y70         FDRE                                         r  vga/strdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.408 f  vga/strdata_reg[0]/Q
                         net (fo=1, routed)           0.189    -0.219    vga/U12/strdata[0]
    SLICE_X22Y71         LUT6 (Prop_lut6_I5_O)        0.028    -0.191 f  vga/U12/ascii_code[0]_inv_i_15/O
                         net (fo=1, routed)           0.000    -0.191    vga/U12/ascii_code[0]_inv_i_15_n_1
    SLICE_X22Y71         MUXF7 (Prop_muxf7_I0_O)      0.043    -0.148 f  vga/U12/ascii_code_reg[0]_inv_i_6/O
                         net (fo=1, routed)           0.121    -0.027    vga/U12/ascii_code0[0]
    SLICE_X22Y71         LUT6 (Prop_lut6_I4_O)        0.068     0.041 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.170     0.211    vga/U12/ascii_code[0]_inv_i_2_n_1
    SLICE_X22Y66         LUT5 (Prop_lut5_I0_O)        0.028     0.239 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.239    vga/U12_n_121
    SLICE_X22Y66         FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.926    -0.532    vga/CLK_OUT1
    SLICE_X22Y66         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism              0.058    -0.475    
    SLICE_X22Y66         FDRE (Hold_fdre_C_D)         0.087    -0.388    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.627    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X1Y26     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y2    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X21Y71     vga/strdata_reg[21]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X22Y73     vga/strdata_reg[22]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X16Y71     vga/strdata_reg[28]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X20Y70     vga/strdata_reg[29]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X24Y71     vga/strdata_reg[32]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X20Y72     vga/strdata_reg[33]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X21Y69     vga/strdata_reg[42]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X38Y77     vga/MEMBUF_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X38Y77     vga/MEMBUF_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X38Y77     vga/MEMBUF_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X38Y77     vga/MEMBUF_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X38Y71     vga/MEMBUF_reg_0_63_21_23/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X38Y71     vga/MEMBUF_reg_0_63_21_23/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X38Y71     vga/MEMBUF_reg_0_63_21_23/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X38Y71     vga/MEMBUF_reg_0_63_21_23/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X38Y80     vga/MEMBUF_reg_0_63_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X38Y80     vga/MEMBUF_reg_0_63_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X42Y76     vga/MEMBUF_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X42Y76     vga/MEMBUF_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X42Y76     vga/MEMBUF_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X42Y76     vga/MEMBUF_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X46Y78     vga/MEMBUF_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X46Y78     vga/MEMBUF_reg_0_63_15_17/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X46Y78     vga/MEMBUF_reg_0_63_15_17/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X46Y78     vga/MEMBUF_reg_0_63_15_17/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X38Y74     vga/MEMBUF_reg_0_63_18_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X38Y74     vga/MEMBUF_reg_0_63_18_20/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       34.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.625ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 0.740ns (14.358%)  route 4.414ns (85.642%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 38.593 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.960ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.634    -1.960    vga/U12/CLK_OUT3
    SLICE_X23Y65         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y65         FDRE (Prop_fdre_C_Q)         0.223    -1.737 r  vga/U12/h_count_reg[3]/Q
                         net (fo=677, routed)         0.972    -0.765    vga/U12/Q[0]
    SLICE_X22Y64         LUT4 (Prop_lut4_I0_O)        0.051    -0.714 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.483    -0.231    vga/U12/h_count[8]_i_2_n_1
    SLICE_X20Y64         LUT5 (Prop_lut5_I2_O)        0.148    -0.083 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.439     0.355    vga/U12/col_addr__0[7]
    SLICE_X21Y65         LUT6 (Prop_lut6_I1_O)        0.138     0.493 r  vga/U12/ascii_code[6]_i_15/O
                         net (fo=2, routed)           0.238     0.731    vga/U12/ascii_code[6]_i_15_n_1
    SLICE_X21Y65         LUT6 (Prop_lut6_I5_O)        0.043     0.774 r  vga/U12/R[3]_i_19/O
                         net (fo=2, routed)           0.527     1.301    vga/U12/p_42_in
    SLICE_X23Y65         LUT6 (Prop_lut6_I0_O)        0.043     1.344 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.542     1.886    vga/U12/dout643_out
    SLICE_X20Y65         LUT6 (Prop_lut6_I5_O)        0.043     1.929 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.734     2.663    vga/U12/dout1
    SLICE_X14Y67         LUT5 (Prop_lut5_I4_O)        0.051     2.714 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.480     3.194    vga/U12/G[3]_i_1_n_1
    SLICE_X14Y67         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.499    38.593    vga/U12/CLK_OUT3
    SLICE_X14Y67         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.599    37.995    
                         clock uncertainty           -0.081    37.913    
    SLICE_X14Y67         FDRE (Setup_fdre_C_D)       -0.095    37.818    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.818    
                         arrival time                          -3.194    
  -------------------------------------------------------------------
                         slack                                 34.625    

Slack (MET) :             34.627ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 0.740ns (14.366%)  route 4.411ns (85.634%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 38.593 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.960ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.634    -1.960    vga/U12/CLK_OUT3
    SLICE_X23Y65         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y65         FDRE (Prop_fdre_C_Q)         0.223    -1.737 r  vga/U12/h_count_reg[3]/Q
                         net (fo=677, routed)         0.972    -0.765    vga/U12/Q[0]
    SLICE_X22Y64         LUT4 (Prop_lut4_I0_O)        0.051    -0.714 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.483    -0.231    vga/U12/h_count[8]_i_2_n_1
    SLICE_X20Y64         LUT5 (Prop_lut5_I2_O)        0.148    -0.083 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.439     0.355    vga/U12/col_addr__0[7]
    SLICE_X21Y65         LUT6 (Prop_lut6_I1_O)        0.138     0.493 r  vga/U12/ascii_code[6]_i_15/O
                         net (fo=2, routed)           0.238     0.731    vga/U12/ascii_code[6]_i_15_n_1
    SLICE_X21Y65         LUT6 (Prop_lut6_I5_O)        0.043     0.774 r  vga/U12/R[3]_i_19/O
                         net (fo=2, routed)           0.527     1.301    vga/U12/p_42_in
    SLICE_X23Y65         LUT6 (Prop_lut6_I0_O)        0.043     1.344 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.542     1.886    vga/U12/dout643_out
    SLICE_X20Y65         LUT6 (Prop_lut6_I5_O)        0.043     1.929 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.734     2.663    vga/U12/dout1
    SLICE_X14Y67         LUT5 (Prop_lut5_I4_O)        0.051     2.714 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.477     3.191    vga/U12/G[3]_i_1_n_1
    SLICE_X14Y67         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.499    38.593    vga/U12/CLK_OUT3
    SLICE_X14Y67         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.599    37.995    
                         clock uncertainty           -0.081    37.913    
    SLICE_X14Y67         FDRE (Setup_fdre_C_D)       -0.095    37.818    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.818    
                         arrival time                          -3.191    
  -------------------------------------------------------------------
                         slack                                 34.627    

Slack (MET) :             34.777ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 0.736ns (14.760%)  route 4.251ns (85.240%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 38.593 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.960ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.634    -1.960    vga/U12/CLK_OUT3
    SLICE_X23Y65         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y65         FDRE (Prop_fdre_C_Q)         0.223    -1.737 r  vga/U12/h_count_reg[3]/Q
                         net (fo=677, routed)         0.972    -0.765    vga/U12/Q[0]
    SLICE_X22Y64         LUT4 (Prop_lut4_I0_O)        0.051    -0.714 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.483    -0.231    vga/U12/h_count[8]_i_2_n_1
    SLICE_X20Y64         LUT5 (Prop_lut5_I2_O)        0.148    -0.083 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.439     0.355    vga/U12/col_addr__0[7]
    SLICE_X21Y65         LUT6 (Prop_lut6_I1_O)        0.138     0.493 r  vga/U12/ascii_code[6]_i_15/O
                         net (fo=2, routed)           0.238     0.731    vga/U12/ascii_code[6]_i_15_n_1
    SLICE_X21Y65         LUT6 (Prop_lut6_I5_O)        0.043     0.774 r  vga/U12/R[3]_i_19/O
                         net (fo=2, routed)           0.527     1.301    vga/U12/p_42_in
    SLICE_X23Y65         LUT6 (Prop_lut6_I0_O)        0.043     1.344 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.542     1.886    vga/U12/dout643_out
    SLICE_X20Y65         LUT6 (Prop_lut6_I5_O)        0.043     1.929 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.738     2.667    vga/U12/dout1
    SLICE_X14Y67         LUT2 (Prop_lut2_I0_O)        0.047     2.714 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.312     3.026    vga/U12/R[3]_i_1_n_1
    SLICE_X13Y67         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.499    38.593    vga/U12/CLK_OUT3
    SLICE_X13Y67         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.599    37.995    
                         clock uncertainty           -0.081    37.913    
    SLICE_X13Y67         FDRE (Setup_fdre_C_D)       -0.110    37.803    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.803    
                         arrival time                          -3.026    
  -------------------------------------------------------------------
                         slack                                 34.777    

Slack (MET) :             34.804ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.960ns  (logic 0.736ns (14.840%)  route 4.224ns (85.160%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 38.593 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.960ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.634    -1.960    vga/U12/CLK_OUT3
    SLICE_X23Y65         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y65         FDRE (Prop_fdre_C_Q)         0.223    -1.737 r  vga/U12/h_count_reg[3]/Q
                         net (fo=677, routed)         0.972    -0.765    vga/U12/Q[0]
    SLICE_X22Y64         LUT4 (Prop_lut4_I0_O)        0.051    -0.714 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.483    -0.231    vga/U12/h_count[8]_i_2_n_1
    SLICE_X20Y64         LUT5 (Prop_lut5_I2_O)        0.148    -0.083 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.439     0.355    vga/U12/col_addr__0[7]
    SLICE_X21Y65         LUT6 (Prop_lut6_I1_O)        0.138     0.493 r  vga/U12/ascii_code[6]_i_15/O
                         net (fo=2, routed)           0.238     0.731    vga/U12/ascii_code[6]_i_15_n_1
    SLICE_X21Y65         LUT6 (Prop_lut6_I5_O)        0.043     0.774 r  vga/U12/R[3]_i_19/O
                         net (fo=2, routed)           0.527     1.301    vga/U12/p_42_in
    SLICE_X23Y65         LUT6 (Prop_lut6_I0_O)        0.043     1.344 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.542     1.886    vga/U12/dout643_out
    SLICE_X20Y65         LUT6 (Prop_lut6_I5_O)        0.043     1.929 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.738     2.667    vga/U12/dout1
    SLICE_X14Y67         LUT2 (Prop_lut2_I0_O)        0.047     2.714 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.285     2.999    vga/U12/R[3]_i_1_n_1
    SLICE_X13Y67         FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.499    38.593    vga/U12/CLK_OUT3
    SLICE_X13Y67         FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.599    37.995    
                         clock uncertainty           -0.081    37.913    
    SLICE_X13Y67         FDRE (Setup_fdre_C_D)       -0.110    37.803    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.803    
                         arrival time                          -2.999    
  -------------------------------------------------------------------
                         slack                                 34.804    

Slack (MET) :             35.272ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 0.732ns (15.687%)  route 3.934ns (84.313%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 38.593 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.960ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.634    -1.960    vga/U12/CLK_OUT3
    SLICE_X23Y65         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y65         FDRE (Prop_fdre_C_Q)         0.223    -1.737 r  vga/U12/h_count_reg[3]/Q
                         net (fo=677, routed)         0.972    -0.765    vga/U12/Q[0]
    SLICE_X22Y64         LUT4 (Prop_lut4_I0_O)        0.051    -0.714 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.483    -0.231    vga/U12/h_count[8]_i_2_n_1
    SLICE_X20Y64         LUT5 (Prop_lut5_I2_O)        0.148    -0.083 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.439     0.355    vga/U12/col_addr__0[7]
    SLICE_X21Y65         LUT6 (Prop_lut6_I1_O)        0.138     0.493 r  vga/U12/ascii_code[6]_i_15/O
                         net (fo=2, routed)           0.238     0.731    vga/U12/ascii_code[6]_i_15_n_1
    SLICE_X21Y65         LUT6 (Prop_lut6_I5_O)        0.043     0.774 r  vga/U12/R[3]_i_19/O
                         net (fo=2, routed)           0.527     1.301    vga/U12/p_42_in
    SLICE_X23Y65         LUT6 (Prop_lut6_I0_O)        0.043     1.344 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.542     1.886    vga/U12/dout643_out
    SLICE_X20Y65         LUT6 (Prop_lut6_I5_O)        0.043     1.929 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.734     2.663    vga/U12/dout1
    SLICE_X14Y67         LUT5 (Prop_lut5_I4_O)        0.043     2.706 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.000     2.706    vga/U12/B[2]_i_1_n_1
    SLICE_X14Y67         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.499    38.593    vga/U12/CLK_OUT3
    SLICE_X14Y67         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.599    37.995    
                         clock uncertainty           -0.081    37.913    
    SLICE_X14Y67         FDRE (Setup_fdre_C_D)        0.065    37.978    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.978    
                         arrival time                          -2.706    
  -------------------------------------------------------------------
                         slack                                 35.272    

Slack (MET) :             36.496ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.540ns (16.559%)  route 2.721ns (83.441%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 38.593 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.955ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.639    -1.955    vga/U12/CLK_OUT3
    SLICE_X16Y63         FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y63         FDRE (Prop_fdre_C_Q)         0.259    -1.696 r  vga/U12/v_count_reg[4]/Q
                         net (fo=12, routed)          0.864    -0.832    vga/U12/PRow[4]
    SLICE_X16Y64         LUT6 (Prop_lut6_I1_O)        0.043    -0.789 r  vga/U12/G[3]_i_7/O
                         net (fo=6, routed)           0.265    -0.524    vga/U12/G[3]_i_7_n_1
    SLICE_X16Y65         LUT3 (Prop_lut3_I1_O)        0.043    -0.481 r  vga/U12/G[3]_i_5/O
                         net (fo=4, routed)           0.355    -0.126    vga/U12/G[3]_i_5_n_1
    SLICE_X17Y66         LUT4 (Prop_lut4_I3_O)        0.051    -0.075 r  vga/U12/G[3]_i_2/O
                         net (fo=99, routed)          0.475     0.399    vga/U12/v_count_reg[3]_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I3_O)        0.144     0.543 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.762     1.306    vga/U12/G[1]_i_1_n_1
    SLICE_X15Y67         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.499    38.593    vga/U12/CLK_OUT3
    SLICE_X15Y67         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.599    37.995    
                         clock uncertainty           -0.081    37.913    
    SLICE_X15Y67         FDRE (Setup_fdre_C_D)       -0.112    37.801    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.801    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                 36.496    

Slack (MET) :             36.606ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.540ns (17.139%)  route 2.611ns (82.861%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 38.593 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.955ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.639    -1.955    vga/U12/CLK_OUT3
    SLICE_X16Y63         FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y63         FDRE (Prop_fdre_C_Q)         0.259    -1.696 r  vga/U12/v_count_reg[4]/Q
                         net (fo=12, routed)          0.864    -0.832    vga/U12/PRow[4]
    SLICE_X16Y64         LUT6 (Prop_lut6_I1_O)        0.043    -0.789 r  vga/U12/G[3]_i_7/O
                         net (fo=6, routed)           0.265    -0.524    vga/U12/G[3]_i_7_n_1
    SLICE_X16Y65         LUT3 (Prop_lut3_I1_O)        0.043    -0.481 r  vga/U12/G[3]_i_5/O
                         net (fo=4, routed)           0.355    -0.126    vga/U12/G[3]_i_5_n_1
    SLICE_X17Y66         LUT4 (Prop_lut4_I3_O)        0.051    -0.075 r  vga/U12/G[3]_i_2/O
                         net (fo=99, routed)          0.475     0.399    vga/U12/v_count_reg[3]_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I3_O)        0.144     0.543 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.652     1.195    vga/U12/G[1]_i_1_n_1
    SLICE_X15Y67         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.499    38.593    vga/U12/CLK_OUT3
    SLICE_X15Y67         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.599    37.995    
                         clock uncertainty           -0.081    37.913    
    SLICE_X15Y67         FDRE (Setup_fdre_C_D)       -0.112    37.801    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.801    
                         arrival time                          -1.195    
  -------------------------------------------------------------------
                         slack                                 36.606    

Slack (MET) :             36.695ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.143ns  (logic 0.532ns (16.928%)  route 2.611ns (83.072%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 38.593 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.955ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.639    -1.955    vga/U12/CLK_OUT3
    SLICE_X16Y63         FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y63         FDRE (Prop_fdre_C_Q)         0.259    -1.696 r  vga/U12/v_count_reg[4]/Q
                         net (fo=12, routed)          0.864    -0.832    vga/U12/PRow[4]
    SLICE_X16Y64         LUT6 (Prop_lut6_I1_O)        0.043    -0.789 r  vga/U12/G[3]_i_7/O
                         net (fo=6, routed)           0.265    -0.524    vga/U12/G[3]_i_7_n_1
    SLICE_X16Y65         LUT3 (Prop_lut3_I1_O)        0.043    -0.481 r  vga/U12/G[3]_i_5/O
                         net (fo=4, routed)           0.355    -0.126    vga/U12/G[3]_i_5_n_1
    SLICE_X17Y66         LUT4 (Prop_lut4_I3_O)        0.051    -0.075 r  vga/U12/G[3]_i_2/O
                         net (fo=99, routed)          0.475     0.399    vga/U12/v_count_reg[3]_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I3_O)        0.136     0.535 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.652     1.187    vga/U12/B[3]_i_1_n_1
    SLICE_X15Y67         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.499    38.593    vga/U12/CLK_OUT3
    SLICE_X15Y67         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.599    37.995    
                         clock uncertainty           -0.081    37.913    
    SLICE_X15Y67         FDRE (Setup_fdre_C_D)       -0.031    37.882    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.882    
                         arrival time                          -1.187    
  -------------------------------------------------------------------
                         slack                                 36.695    

Slack (MET) :             37.022ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/v_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 0.309ns (11.550%)  route 2.366ns (88.450%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 38.595 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.960ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.634    -1.960    vga/U12/CLK_OUT3
    SLICE_X23Y65         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y65         FDRE (Prop_fdre_C_Q)         0.223    -1.737 r  vga/U12/h_count_reg[0]/Q
                         net (fo=29, routed)          1.447    -0.290    vga/U12/ADDR[0]
    SLICE_X23Y63         LUT6 (Prop_lut6_I0_O)        0.043    -0.247 r  vga/U12/v_count[9]_i_3/O
                         net (fo=1, routed)           0.236    -0.011    vga/U12/v_count[9]_i_3_n_1
    SLICE_X23Y63         LUT5 (Prop_lut5_I3_O)        0.043     0.032 r  vga/U12/v_count[9]_i_1/O
                         net (fo=10, routed)          0.683     0.715    vga/U12/v_count__30
    SLICE_X14Y65         FDRE                                         r  vga/U12/v_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.501    38.595    vga/U12/CLK_OUT3
    SLICE_X14Y65         FDRE                                         r  vga/U12/v_count_reg[3]/C
                         clock pessimism             -0.599    37.997    
                         clock uncertainty           -0.081    37.915    
    SLICE_X14Y65         FDRE (Setup_fdre_C_CE)      -0.178    37.737    vga/U12/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.737    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                 37.022    

Slack (MET) :             37.072ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 0.532ns (19.172%)  route 2.243ns (80.828%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 38.593 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.955ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.639    -1.955    vga/U12/CLK_OUT3
    SLICE_X16Y63         FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y63         FDRE (Prop_fdre_C_Q)         0.259    -1.696 r  vga/U12/v_count_reg[4]/Q
                         net (fo=12, routed)          0.864    -0.832    vga/U12/PRow[4]
    SLICE_X16Y64         LUT6 (Prop_lut6_I1_O)        0.043    -0.789 r  vga/U12/G[3]_i_7/O
                         net (fo=6, routed)           0.265    -0.524    vga/U12/G[3]_i_7_n_1
    SLICE_X16Y65         LUT3 (Prop_lut3_I1_O)        0.043    -0.481 r  vga/U12/G[3]_i_5/O
                         net (fo=4, routed)           0.355    -0.126    vga/U12/G[3]_i_5_n_1
    SLICE_X17Y66         LUT4 (Prop_lut4_I3_O)        0.051    -0.075 r  vga/U12/G[3]_i_2/O
                         net (fo=99, routed)          0.371     0.295    vga/U12/v_count_reg[3]_0
    SLICE_X14Y67         LUT4 (Prop_lut4_I2_O)        0.136     0.431 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.388     0.820    vga/U12/B[1]_i_1_n_1
    SLICE_X15Y67         FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.499    38.593    vga/U12/CLK_OUT3
    SLICE_X15Y67         FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.599    37.995    
                         clock uncertainty           -0.081    37.913    
    SLICE_X15Y67         FDRE (Setup_fdre_C_D)       -0.022    37.891    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.891    
                         arrival time                          -0.820    
  -------------------------------------------------------------------
                         slack                                 37.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.107ns (53.113%)  route 0.094ns (46.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.722    -0.471    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDSE (Prop_fdse_C_Q)         0.107    -0.364 r  DISPLAY/P2S_SEG/buff_reg[55]/Q
                         net (fo=1, routed)           0.094    -0.269    DISPLAY/P2S_SEG/buff__0[55]
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.959    -0.499    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.460    
    SLICE_X2Y81          SRL16E (Hold_srl16e_CLK_D)
                                                      0.116    -0.344    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[39]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (49.016%)  route 0.095ns (50.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.724    -0.469    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y84          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDSE (Prop_fdse_C_Q)         0.091    -0.378 r  DISPLAY/P2S_SEG/buff_reg[39]/Q
                         net (fo=1, routed)           0.095    -0.283    DISPLAY/P2S_SEG/buff__0[39]
    SLICE_X2Y83          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.961    -0.497    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y83          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.458    
    SLICE_X2Y83          SRL16E (Hold_srl16e_CLK_D)
                                                      0.058    -0.400    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[47]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.722    -0.471    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDSE (Prop_fdse_C_Q)         0.107    -0.364 r  DISPLAY/P2S_SEG/buff_reg[47]/Q
                         net (fo=1, routed)           0.093    -0.270    DISPLAY/P2S_SEG/buff__0[47]
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.959    -0.499    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.460    
    SLICE_X2Y81          SRL16E (Hold_srl16e_CLK_D)
                                                      0.058    -0.402    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/data_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.128ns (62.798%)  route 0.076ns (37.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.721    -0.472    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y82          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.100    -0.372 r  DISPLAY/P2S_SEG/data_count_reg[3]/Q
                         net (fo=4, routed)           0.076    -0.296    DISPLAY/P2S_SEG/sel0[3]
    SLICE_X4Y82          LUT6 (Prop_lut6_I1_O)        0.028    -0.268 r  DISPLAY/P2S_SEG/data_count[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.268    DISPLAY/P2S_SEG/data_count[5]_i_2_n_1
    SLICE_X4Y82          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.959    -0.499    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y82          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/C
                         clock pessimism              0.039    -0.461    
    SLICE_X4Y82          FDRE (Hold_fdre_C_D)         0.060    -0.401    DISPLAY/P2S_SEG/data_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.118ns (46.288%)  route 0.137ns (53.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.722    -0.471    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDSE (Prop_fdse_C_Q)         0.118    -0.353 r  DISPLAY/P2S_SEG/buff_reg[7]/Q
                         net (fo=1, routed)           0.137    -0.216    DISPLAY/P2S_SEG/buff__0[7]
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.959    -0.499    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.460    
    SLICE_X2Y81          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.358    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.091ns (40.059%)  route 0.136ns (59.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.724    -0.469    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y84          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDSE (Prop_fdse_C_Q)         0.091    -0.378 r  DISPLAY/P2S_SEG/buff_reg[23]/Q
                         net (fo=1, routed)           0.136    -0.241    DISPLAY/P2S_SEG/buff__0[23]
    SLICE_X2Y83          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.961    -0.497    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y83          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.458    
    SLICE_X2Y83          SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -0.392    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/data_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.130ns (54.775%)  route 0.107ns (45.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.721    -0.472    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y82          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.100    -0.372 r  DISPLAY/P2S_SEG/data_count_reg[0]/Q
                         net (fo=6, routed)           0.107    -0.264    DISPLAY/P2S_SEG/sel0[0]
    SLICE_X5Y82          LUT5 (Prop_lut5_I1_O)        0.030    -0.234 r  DISPLAY/P2S_SEG/data_count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.234    DISPLAY/P2S_SEG/data_count[2]_i_1__0_n_1
    SLICE_X5Y82          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.959    -0.499    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y82          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/C
                         clock pessimism              0.039    -0.461    
    SLICE_X5Y82          FDRE (Hold_fdre_C_D)         0.075    -0.386    DISPLAY/P2S_SEG/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[54]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.296%)  route 0.122ns (48.704%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.722    -0.471    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y82          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.100    -0.371 r  DISPLAY/P2S_SEG/buff_reg[53]/Q
                         net (fo=1, routed)           0.122    -0.249    DISPLAY/P2S_SEG/buff__0[53]
    SLICE_X2Y82          LUT4 (Prop_lut4_I3_O)        0.028    -0.221 r  DISPLAY/P2S_SEG/buff[54]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    DISPLAY/P2S_SEG/buff[54]_i_1_n_1
    SLICE_X2Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.960    -0.498    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[54]/C
                         clock pessimism              0.039    -0.460    
    SLICE_X2Y82          FDSE (Hold_fdse_C_D)         0.087    -0.373    DISPLAY/P2S_SEG/buff_reg[54]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.868%)  route 0.129ns (50.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.717    -0.476    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X7Y78          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.100    -0.376 r  DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/Q
                         net (fo=24, routed)          0.129    -0.247    DISPLAY/P2S_LED/FSM_onehot_state_reg_n_1_[2]
    SLICE_X6Y77          LUT2 (Prop_lut2_I0_O)        0.028    -0.219 r  DISPLAY/P2S_LED/data_count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.219    DISPLAY/P2S_LED/data_count[0]_i_1__0_n_1
    SLICE_X6Y77          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.954    -0.504    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X6Y77          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[0]/C
                         clock pessimism              0.040    -0.465    
    SLICE_X6Y77          FDRE (Hold_fdre_C_D)         0.087    -0.378    DISPLAY/P2S_LED/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg_r_0/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r_1/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.213%)  route 0.094ns (50.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.723    -0.470    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y83          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.091    -0.379 r  DISPLAY/P2S_SEG/buff_reg_r_0/Q
                         net (fo=1, routed)           0.094    -0.285    DISPLAY/P2S_SEG/buff_reg_r_0_n_1
    SLICE_X3Y82          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.960    -0.498    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y82          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_1/C
                         clock pessimism              0.040    -0.459    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.011    -0.448    DISPLAY/P2S_SEG/buff_reg_r_1
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         40.000      38.592     BUFGCTRL_X0Y3    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X7Y78      DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X6Y78      DISPLAY/P2S_LED/data_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X3Y84      DISPLAY/P2S_SEG/buff_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[20]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X3Y84      DISPLAY/P2S_SEG/buff_reg[23]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y83      DISPLAY/P2S_SEG/buff_reg[28]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X3Y83      DISPLAY/P2S_SEG/buff_reg[29]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y83      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y83      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y83      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y83      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y83      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y83      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y83      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y83      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y83      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       41.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.281ns  (required time - arrival time)
  Source:                 core/register/register_reg[12][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        8.273ns  (logic 1.152ns (13.925%)  route 7.121ns (86.075%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.279ns = ( 100.279 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.045ns = ( 49.955 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.341    47.747    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.790 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    48.221    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.314 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.641    49.955    core/register/debug_clk
    SLICE_X20Y91         FDRE                                         r  core/register/register_reg[12][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y91         FDRE (Prop_fdre_C_Q)         0.263    50.218 r  core/register/register_reg[12][5]/Q
                         net (fo=3, routed)           0.571    50.789    core/register/register_reg[12]_11[5]
    SLICE_X18Y91         LUT6 (Prop_lut6_I5_O)        0.043    50.832 r  core/register/A_EX[5]_i_13/O
                         net (fo=1, routed)           0.000    50.832    core/register/A_EX[5]_i_13_n_1
    SLICE_X18Y91         MUXF7 (Prop_muxf7_I1_O)      0.103    50.935 r  core/register/A_EX_reg[5]_i_6/O
                         net (fo=1, routed)           0.552    51.487    core/register/A_EX_reg[5]_i_6_n_1
    SLICE_X20Y92         LUT6 (Prop_lut6_I3_O)        0.123    51.610 r  core/register/A_EX[5]_i_3/O
                         net (fo=2, routed)           1.028    52.638    core/hazard_unit/rs1_data_reg[5]
    SLICE_X42Y82         LUT4 (Prop_lut4_I0_O)        0.043    52.681 r  core/hazard_unit/A_EX[5]_i_2/O
                         net (fo=1, routed)           0.326    53.007    core/hazard_unit/A_EX[5]_i_2_n_1
    SLICE_X42Y81         LUT5 (Prop_lut5_I0_O)        0.043    53.050 r  core/hazard_unit/A_EX[5]_i_1/O
                         net (fo=6, routed)           0.567    53.617    core/hazard_unit/dout_reg[30][5]
    SLICE_X39Y84         LUT4 (Prop_lut4_I0_O)        0.043    53.660 r  core/hazard_unit/IR_ID[31]_i_61/O
                         net (fo=1, routed)           0.000    53.660    core/cmp_ID/IR_ID_reg[31]_i_34_0[2]
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    53.855 r  core/cmp_ID/IR_ID_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.855    core/cmp_ID/IR_ID_reg[31]_i_47_n_1
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.908 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.908    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.961 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.961    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    54.014 f  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.343    54.358    core/hazard_unit/i_/IR_ID[31]_i_4[0]
    SLICE_X36Y87         LUT6 (Prop_lut6_I2_O)        0.043    54.401 f  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.346    54.747    core/ctrl/IR_ID_reg[0]_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I1_O)        0.043    54.790 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          1.329    56.119    core/CMU/Branch_ctrl
    SLICE_X29Y80         LUT5 (Prop_lut5_I3_O)        0.051    56.170 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.058    58.228    core/reg_IF_ID/E[0]
    SLICE_X40Y92         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.703    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.786 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.493   100.279    core/reg_IF_ID/debug_clk
    SLICE_X40Y92         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[18]/C
                         clock pessimism             -0.382    99.897    
                         clock uncertainty           -0.095    99.802    
    SLICE_X40Y92         FDRE (Setup_fdre_C_CE)      -0.294    99.508    core/reg_IF_ID/PCurrent_ID_reg[18]
  -------------------------------------------------------------------
                         required time                         99.508    
                         arrival time                         -58.228    
  -------------------------------------------------------------------
                         slack                                 41.281    

Slack (MET) :             41.281ns  (required time - arrival time)
  Source:                 core/register/register_reg[12][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        8.273ns  (logic 1.152ns (13.925%)  route 7.121ns (86.075%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.279ns = ( 100.279 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.045ns = ( 49.955 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.341    47.747    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.790 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    48.221    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.314 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.641    49.955    core/register/debug_clk
    SLICE_X20Y91         FDRE                                         r  core/register/register_reg[12][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y91         FDRE (Prop_fdre_C_Q)         0.263    50.218 r  core/register/register_reg[12][5]/Q
                         net (fo=3, routed)           0.571    50.789    core/register/register_reg[12]_11[5]
    SLICE_X18Y91         LUT6 (Prop_lut6_I5_O)        0.043    50.832 r  core/register/A_EX[5]_i_13/O
                         net (fo=1, routed)           0.000    50.832    core/register/A_EX[5]_i_13_n_1
    SLICE_X18Y91         MUXF7 (Prop_muxf7_I1_O)      0.103    50.935 r  core/register/A_EX_reg[5]_i_6/O
                         net (fo=1, routed)           0.552    51.487    core/register/A_EX_reg[5]_i_6_n_1
    SLICE_X20Y92         LUT6 (Prop_lut6_I3_O)        0.123    51.610 r  core/register/A_EX[5]_i_3/O
                         net (fo=2, routed)           1.028    52.638    core/hazard_unit/rs1_data_reg[5]
    SLICE_X42Y82         LUT4 (Prop_lut4_I0_O)        0.043    52.681 r  core/hazard_unit/A_EX[5]_i_2/O
                         net (fo=1, routed)           0.326    53.007    core/hazard_unit/A_EX[5]_i_2_n_1
    SLICE_X42Y81         LUT5 (Prop_lut5_I0_O)        0.043    53.050 r  core/hazard_unit/A_EX[5]_i_1/O
                         net (fo=6, routed)           0.567    53.617    core/hazard_unit/dout_reg[30][5]
    SLICE_X39Y84         LUT4 (Prop_lut4_I0_O)        0.043    53.660 r  core/hazard_unit/IR_ID[31]_i_61/O
                         net (fo=1, routed)           0.000    53.660    core/cmp_ID/IR_ID_reg[31]_i_34_0[2]
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    53.855 r  core/cmp_ID/IR_ID_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.855    core/cmp_ID/IR_ID_reg[31]_i_47_n_1
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.908 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.908    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.961 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.961    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    54.014 f  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.343    54.358    core/hazard_unit/i_/IR_ID[31]_i_4[0]
    SLICE_X36Y87         LUT6 (Prop_lut6_I2_O)        0.043    54.401 f  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.346    54.747    core/ctrl/IR_ID_reg[0]_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I1_O)        0.043    54.790 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          1.329    56.119    core/CMU/Branch_ctrl
    SLICE_X29Y80         LUT5 (Prop_lut5_I3_O)        0.051    56.170 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.058    58.228    core/reg_IF_ID/E[0]
    SLICE_X40Y92         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.703    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.786 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.493   100.279    core/reg_IF_ID/debug_clk
    SLICE_X40Y92         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[27]/C
                         clock pessimism             -0.382    99.897    
                         clock uncertainty           -0.095    99.802    
    SLICE_X40Y92         FDRE (Setup_fdre_C_CE)      -0.294    99.508    core/reg_IF_ID/PCurrent_ID_reg[27]
  -------------------------------------------------------------------
                         required time                         99.508    
                         arrival time                         -58.228    
  -------------------------------------------------------------------
                         slack                                 41.281    

Slack (MET) :             41.476ns  (required time - arrival time)
  Source:                 core/register/register_reg[12][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        8.070ns  (logic 1.152ns (14.275%)  route 6.918ns (85.725%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.272ns = ( 100.272 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.045ns = ( 49.955 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.341    47.747    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.790 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    48.221    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.314 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.641    49.955    core/register/debug_clk
    SLICE_X20Y91         FDRE                                         r  core/register/register_reg[12][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y91         FDRE (Prop_fdre_C_Q)         0.263    50.218 r  core/register/register_reg[12][5]/Q
                         net (fo=3, routed)           0.571    50.789    core/register/register_reg[12]_11[5]
    SLICE_X18Y91         LUT6 (Prop_lut6_I5_O)        0.043    50.832 r  core/register/A_EX[5]_i_13/O
                         net (fo=1, routed)           0.000    50.832    core/register/A_EX[5]_i_13_n_1
    SLICE_X18Y91         MUXF7 (Prop_muxf7_I1_O)      0.103    50.935 r  core/register/A_EX_reg[5]_i_6/O
                         net (fo=1, routed)           0.552    51.487    core/register/A_EX_reg[5]_i_6_n_1
    SLICE_X20Y92         LUT6 (Prop_lut6_I3_O)        0.123    51.610 r  core/register/A_EX[5]_i_3/O
                         net (fo=2, routed)           1.028    52.638    core/hazard_unit/rs1_data_reg[5]
    SLICE_X42Y82         LUT4 (Prop_lut4_I0_O)        0.043    52.681 r  core/hazard_unit/A_EX[5]_i_2/O
                         net (fo=1, routed)           0.326    53.007    core/hazard_unit/A_EX[5]_i_2_n_1
    SLICE_X42Y81         LUT5 (Prop_lut5_I0_O)        0.043    53.050 r  core/hazard_unit/A_EX[5]_i_1/O
                         net (fo=6, routed)           0.567    53.617    core/hazard_unit/dout_reg[30][5]
    SLICE_X39Y84         LUT4 (Prop_lut4_I0_O)        0.043    53.660 r  core/hazard_unit/IR_ID[31]_i_61/O
                         net (fo=1, routed)           0.000    53.660    core/cmp_ID/IR_ID_reg[31]_i_34_0[2]
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    53.855 r  core/cmp_ID/IR_ID_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.855    core/cmp_ID/IR_ID_reg[31]_i_47_n_1
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.908 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.908    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.961 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.961    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    54.014 f  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.343    54.358    core/hazard_unit/i_/IR_ID[31]_i_4[0]
    SLICE_X36Y87         LUT6 (Prop_lut6_I2_O)        0.043    54.401 f  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.346    54.747    core/ctrl/IR_ID_reg[0]_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I1_O)        0.043    54.790 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          1.329    56.119    core/CMU/Branch_ctrl
    SLICE_X29Y80         LUT5 (Prop_lut5_I3_O)        0.051    56.170 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.855    58.025    core/reg_IF_ID/E[0]
    SLICE_X40Y82         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.703    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.786 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.486   100.272    core/reg_IF_ID/debug_clk
    SLICE_X40Y82         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[5]/C
                         clock pessimism             -0.382    99.890    
                         clock uncertainty           -0.095    99.795    
    SLICE_X40Y82         FDRE (Setup_fdre_C_CE)      -0.294    99.501    core/reg_IF_ID/PCurrent_ID_reg[5]
  -------------------------------------------------------------------
                         required time                         99.501    
                         arrival time                         -58.025    
  -------------------------------------------------------------------
                         slack                                 41.476    

Slack (MET) :             41.476ns  (required time - arrival time)
  Source:                 core/register/register_reg[12][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        8.070ns  (logic 1.152ns (14.275%)  route 6.918ns (85.725%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.272ns = ( 100.272 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.045ns = ( 49.955 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.341    47.747    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.790 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    48.221    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.314 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.641    49.955    core/register/debug_clk
    SLICE_X20Y91         FDRE                                         r  core/register/register_reg[12][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y91         FDRE (Prop_fdre_C_Q)         0.263    50.218 r  core/register/register_reg[12][5]/Q
                         net (fo=3, routed)           0.571    50.789    core/register/register_reg[12]_11[5]
    SLICE_X18Y91         LUT6 (Prop_lut6_I5_O)        0.043    50.832 r  core/register/A_EX[5]_i_13/O
                         net (fo=1, routed)           0.000    50.832    core/register/A_EX[5]_i_13_n_1
    SLICE_X18Y91         MUXF7 (Prop_muxf7_I1_O)      0.103    50.935 r  core/register/A_EX_reg[5]_i_6/O
                         net (fo=1, routed)           0.552    51.487    core/register/A_EX_reg[5]_i_6_n_1
    SLICE_X20Y92         LUT6 (Prop_lut6_I3_O)        0.123    51.610 r  core/register/A_EX[5]_i_3/O
                         net (fo=2, routed)           1.028    52.638    core/hazard_unit/rs1_data_reg[5]
    SLICE_X42Y82         LUT4 (Prop_lut4_I0_O)        0.043    52.681 r  core/hazard_unit/A_EX[5]_i_2/O
                         net (fo=1, routed)           0.326    53.007    core/hazard_unit/A_EX[5]_i_2_n_1
    SLICE_X42Y81         LUT5 (Prop_lut5_I0_O)        0.043    53.050 r  core/hazard_unit/A_EX[5]_i_1/O
                         net (fo=6, routed)           0.567    53.617    core/hazard_unit/dout_reg[30][5]
    SLICE_X39Y84         LUT4 (Prop_lut4_I0_O)        0.043    53.660 r  core/hazard_unit/IR_ID[31]_i_61/O
                         net (fo=1, routed)           0.000    53.660    core/cmp_ID/IR_ID_reg[31]_i_34_0[2]
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    53.855 r  core/cmp_ID/IR_ID_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.855    core/cmp_ID/IR_ID_reg[31]_i_47_n_1
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.908 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.908    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.961 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.961    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    54.014 f  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.343    54.358    core/hazard_unit/i_/IR_ID[31]_i_4[0]
    SLICE_X36Y87         LUT6 (Prop_lut6_I2_O)        0.043    54.401 f  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.346    54.747    core/ctrl/IR_ID_reg[0]_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I1_O)        0.043    54.790 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          1.329    56.119    core/CMU/Branch_ctrl
    SLICE_X29Y80         LUT5 (Prop_lut5_I3_O)        0.051    56.170 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.855    58.025    core/reg_IF_ID/E[0]
    SLICE_X40Y82         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.703    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.786 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.486   100.272    core/reg_IF_ID/debug_clk
    SLICE_X40Y82         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[6]/C
                         clock pessimism             -0.382    99.890    
                         clock uncertainty           -0.095    99.795    
    SLICE_X40Y82         FDRE (Setup_fdre_C_CE)      -0.294    99.501    core/reg_IF_ID/PCurrent_ID_reg[6]
  -------------------------------------------------------------------
                         required time                         99.501    
                         arrival time                         -58.025    
  -------------------------------------------------------------------
                         slack                                 41.476    

Slack (MET) :             41.476ns  (required time - arrival time)
  Source:                 core/register/register_reg[12][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        8.070ns  (logic 1.152ns (14.275%)  route 6.918ns (85.725%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.272ns = ( 100.272 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.045ns = ( 49.955 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.341    47.747    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.790 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    48.221    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.314 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.641    49.955    core/register/debug_clk
    SLICE_X20Y91         FDRE                                         r  core/register/register_reg[12][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y91         FDRE (Prop_fdre_C_Q)         0.263    50.218 r  core/register/register_reg[12][5]/Q
                         net (fo=3, routed)           0.571    50.789    core/register/register_reg[12]_11[5]
    SLICE_X18Y91         LUT6 (Prop_lut6_I5_O)        0.043    50.832 r  core/register/A_EX[5]_i_13/O
                         net (fo=1, routed)           0.000    50.832    core/register/A_EX[5]_i_13_n_1
    SLICE_X18Y91         MUXF7 (Prop_muxf7_I1_O)      0.103    50.935 r  core/register/A_EX_reg[5]_i_6/O
                         net (fo=1, routed)           0.552    51.487    core/register/A_EX_reg[5]_i_6_n_1
    SLICE_X20Y92         LUT6 (Prop_lut6_I3_O)        0.123    51.610 r  core/register/A_EX[5]_i_3/O
                         net (fo=2, routed)           1.028    52.638    core/hazard_unit/rs1_data_reg[5]
    SLICE_X42Y82         LUT4 (Prop_lut4_I0_O)        0.043    52.681 r  core/hazard_unit/A_EX[5]_i_2/O
                         net (fo=1, routed)           0.326    53.007    core/hazard_unit/A_EX[5]_i_2_n_1
    SLICE_X42Y81         LUT5 (Prop_lut5_I0_O)        0.043    53.050 r  core/hazard_unit/A_EX[5]_i_1/O
                         net (fo=6, routed)           0.567    53.617    core/hazard_unit/dout_reg[30][5]
    SLICE_X39Y84         LUT4 (Prop_lut4_I0_O)        0.043    53.660 r  core/hazard_unit/IR_ID[31]_i_61/O
                         net (fo=1, routed)           0.000    53.660    core/cmp_ID/IR_ID_reg[31]_i_34_0[2]
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    53.855 r  core/cmp_ID/IR_ID_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.855    core/cmp_ID/IR_ID_reg[31]_i_47_n_1
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.908 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.908    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.961 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.961    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    54.014 f  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.343    54.358    core/hazard_unit/i_/IR_ID[31]_i_4[0]
    SLICE_X36Y87         LUT6 (Prop_lut6_I2_O)        0.043    54.401 f  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.346    54.747    core/ctrl/IR_ID_reg[0]_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I1_O)        0.043    54.790 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          1.329    56.119    core/CMU/Branch_ctrl
    SLICE_X29Y80         LUT5 (Prop_lut5_I3_O)        0.051    56.170 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.855    58.025    core/reg_IF_ID/E[0]
    SLICE_X40Y82         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.703    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.786 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.486   100.272    core/reg_IF_ID/debug_clk
    SLICE_X40Y82         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[8]/C
                         clock pessimism             -0.382    99.890    
                         clock uncertainty           -0.095    99.795    
    SLICE_X40Y82         FDRE (Setup_fdre_C_CE)      -0.294    99.501    core/reg_IF_ID/PCurrent_ID_reg[8]
  -------------------------------------------------------------------
                         required time                         99.501    
                         arrival time                         -58.025    
  -------------------------------------------------------------------
                         slack                                 41.476    

Slack (MET) :             41.501ns  (required time - arrival time)
  Source:                 core/register/register_reg[12][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        8.052ns  (logic 1.152ns (14.307%)  route 6.900ns (85.693%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.279ns = ( 100.279 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.045ns = ( 49.955 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.341    47.747    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.790 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    48.221    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.314 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.641    49.955    core/register/debug_clk
    SLICE_X20Y91         FDRE                                         r  core/register/register_reg[12][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y91         FDRE (Prop_fdre_C_Q)         0.263    50.218 r  core/register/register_reg[12][5]/Q
                         net (fo=3, routed)           0.571    50.789    core/register/register_reg[12]_11[5]
    SLICE_X18Y91         LUT6 (Prop_lut6_I5_O)        0.043    50.832 r  core/register/A_EX[5]_i_13/O
                         net (fo=1, routed)           0.000    50.832    core/register/A_EX[5]_i_13_n_1
    SLICE_X18Y91         MUXF7 (Prop_muxf7_I1_O)      0.103    50.935 r  core/register/A_EX_reg[5]_i_6/O
                         net (fo=1, routed)           0.552    51.487    core/register/A_EX_reg[5]_i_6_n_1
    SLICE_X20Y92         LUT6 (Prop_lut6_I3_O)        0.123    51.610 r  core/register/A_EX[5]_i_3/O
                         net (fo=2, routed)           1.028    52.638    core/hazard_unit/rs1_data_reg[5]
    SLICE_X42Y82         LUT4 (Prop_lut4_I0_O)        0.043    52.681 r  core/hazard_unit/A_EX[5]_i_2/O
                         net (fo=1, routed)           0.326    53.007    core/hazard_unit/A_EX[5]_i_2_n_1
    SLICE_X42Y81         LUT5 (Prop_lut5_I0_O)        0.043    53.050 r  core/hazard_unit/A_EX[5]_i_1/O
                         net (fo=6, routed)           0.567    53.617    core/hazard_unit/dout_reg[30][5]
    SLICE_X39Y84         LUT4 (Prop_lut4_I0_O)        0.043    53.660 r  core/hazard_unit/IR_ID[31]_i_61/O
                         net (fo=1, routed)           0.000    53.660    core/cmp_ID/IR_ID_reg[31]_i_34_0[2]
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    53.855 r  core/cmp_ID/IR_ID_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.855    core/cmp_ID/IR_ID_reg[31]_i_47_n_1
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.908 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.908    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.961 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.961    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    54.014 f  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.343    54.358    core/hazard_unit/i_/IR_ID[31]_i_4[0]
    SLICE_X36Y87         LUT6 (Prop_lut6_I2_O)        0.043    54.401 f  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.346    54.747    core/ctrl/IR_ID_reg[0]_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I1_O)        0.043    54.790 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          1.329    56.119    core/CMU/Branch_ctrl
    SLICE_X29Y80         LUT5 (Prop_lut5_I3_O)        0.051    56.170 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.838    58.007    core/reg_IF_ID/E[0]
    SLICE_X41Y92         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.703    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.786 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.493   100.279    core/reg_IF_ID/debug_clk
    SLICE_X41Y92         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[28]/C
                         clock pessimism             -0.382    99.897    
                         clock uncertainty           -0.095    99.802    
    SLICE_X41Y92         FDRE (Setup_fdre_C_CE)      -0.294    99.508    core/reg_IF_ID/PCurrent_ID_reg[28]
  -------------------------------------------------------------------
                         required time                         99.508    
                         arrival time                         -58.007    
  -------------------------------------------------------------------
                         slack                                 41.501    

Slack (MET) :             41.776ns  (required time - arrival time)
  Source:                 core/register/register_reg[12][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.779ns  (logic 1.152ns (14.809%)  route 6.627ns (85.191%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.281ns = ( 100.281 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.045ns = ( 49.955 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.341    47.747    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.790 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    48.221    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.314 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.641    49.955    core/register/debug_clk
    SLICE_X20Y91         FDRE                                         r  core/register/register_reg[12][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y91         FDRE (Prop_fdre_C_Q)         0.263    50.218 r  core/register/register_reg[12][5]/Q
                         net (fo=3, routed)           0.571    50.789    core/register/register_reg[12]_11[5]
    SLICE_X18Y91         LUT6 (Prop_lut6_I5_O)        0.043    50.832 r  core/register/A_EX[5]_i_13/O
                         net (fo=1, routed)           0.000    50.832    core/register/A_EX[5]_i_13_n_1
    SLICE_X18Y91         MUXF7 (Prop_muxf7_I1_O)      0.103    50.935 r  core/register/A_EX_reg[5]_i_6/O
                         net (fo=1, routed)           0.552    51.487    core/register/A_EX_reg[5]_i_6_n_1
    SLICE_X20Y92         LUT6 (Prop_lut6_I3_O)        0.123    51.610 r  core/register/A_EX[5]_i_3/O
                         net (fo=2, routed)           1.028    52.638    core/hazard_unit/rs1_data_reg[5]
    SLICE_X42Y82         LUT4 (Prop_lut4_I0_O)        0.043    52.681 r  core/hazard_unit/A_EX[5]_i_2/O
                         net (fo=1, routed)           0.326    53.007    core/hazard_unit/A_EX[5]_i_2_n_1
    SLICE_X42Y81         LUT5 (Prop_lut5_I0_O)        0.043    53.050 r  core/hazard_unit/A_EX[5]_i_1/O
                         net (fo=6, routed)           0.567    53.617    core/hazard_unit/dout_reg[30][5]
    SLICE_X39Y84         LUT4 (Prop_lut4_I0_O)        0.043    53.660 r  core/hazard_unit/IR_ID[31]_i_61/O
                         net (fo=1, routed)           0.000    53.660    core/cmp_ID/IR_ID_reg[31]_i_34_0[2]
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    53.855 r  core/cmp_ID/IR_ID_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.855    core/cmp_ID/IR_ID_reg[31]_i_47_n_1
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.908 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.908    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.961 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.961    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    54.014 f  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.343    54.358    core/hazard_unit/i_/IR_ID[31]_i_4[0]
    SLICE_X36Y87         LUT6 (Prop_lut6_I2_O)        0.043    54.401 f  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.346    54.747    core/ctrl/IR_ID_reg[0]_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I1_O)        0.043    54.790 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          1.329    56.119    core/CMU/Branch_ctrl
    SLICE_X29Y80         LUT5 (Prop_lut5_I3_O)        0.051    56.170 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.564    57.734    core/reg_IF_ID/E[0]
    SLICE_X34Y88         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.703    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.786 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.495   100.281    core/reg_IF_ID/debug_clk
    SLICE_X34Y88         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[26]/C
                         clock pessimism             -0.382    99.899    
                         clock uncertainty           -0.095    99.804    
    SLICE_X34Y88         FDRE (Setup_fdre_C_CE)      -0.294    99.510    core/reg_IF_ID/PCurrent_ID_reg[26]
  -------------------------------------------------------------------
                         required time                         99.510    
                         arrival time                         -57.734    
  -------------------------------------------------------------------
                         slack                                 41.776    

Slack (MET) :             41.778ns  (required time - arrival time)
  Source:                 core/register/register_reg[12][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.777ns  (logic 1.152ns (14.812%)  route 6.626ns (85.188%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.281ns = ( 100.281 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.045ns = ( 49.955 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.341    47.747    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.790 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    48.221    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.314 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.641    49.955    core/register/debug_clk
    SLICE_X20Y91         FDRE                                         r  core/register/register_reg[12][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y91         FDRE (Prop_fdre_C_Q)         0.263    50.218 r  core/register/register_reg[12][5]/Q
                         net (fo=3, routed)           0.571    50.789    core/register/register_reg[12]_11[5]
    SLICE_X18Y91         LUT6 (Prop_lut6_I5_O)        0.043    50.832 r  core/register/A_EX[5]_i_13/O
                         net (fo=1, routed)           0.000    50.832    core/register/A_EX[5]_i_13_n_1
    SLICE_X18Y91         MUXF7 (Prop_muxf7_I1_O)      0.103    50.935 r  core/register/A_EX_reg[5]_i_6/O
                         net (fo=1, routed)           0.552    51.487    core/register/A_EX_reg[5]_i_6_n_1
    SLICE_X20Y92         LUT6 (Prop_lut6_I3_O)        0.123    51.610 r  core/register/A_EX[5]_i_3/O
                         net (fo=2, routed)           1.028    52.638    core/hazard_unit/rs1_data_reg[5]
    SLICE_X42Y82         LUT4 (Prop_lut4_I0_O)        0.043    52.681 r  core/hazard_unit/A_EX[5]_i_2/O
                         net (fo=1, routed)           0.326    53.007    core/hazard_unit/A_EX[5]_i_2_n_1
    SLICE_X42Y81         LUT5 (Prop_lut5_I0_O)        0.043    53.050 r  core/hazard_unit/A_EX[5]_i_1/O
                         net (fo=6, routed)           0.567    53.617    core/hazard_unit/dout_reg[30][5]
    SLICE_X39Y84         LUT4 (Prop_lut4_I0_O)        0.043    53.660 r  core/hazard_unit/IR_ID[31]_i_61/O
                         net (fo=1, routed)           0.000    53.660    core/cmp_ID/IR_ID_reg[31]_i_34_0[2]
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    53.855 r  core/cmp_ID/IR_ID_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.855    core/cmp_ID/IR_ID_reg[31]_i_47_n_1
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.908 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.908    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.961 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.961    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    54.014 f  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.343    54.358    core/hazard_unit/i_/IR_ID[31]_i_4[0]
    SLICE_X36Y87         LUT6 (Prop_lut6_I2_O)        0.043    54.401 f  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.346    54.747    core/ctrl/IR_ID_reg[0]_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I1_O)        0.043    54.790 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          1.329    56.119    core/CMU/Branch_ctrl
    SLICE_X29Y80         LUT5 (Prop_lut5_I3_O)        0.051    56.170 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.563    57.733    core/reg_IF_ID/E[0]
    SLICE_X37Y92         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.703    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.786 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.495   100.281    core/reg_IF_ID/debug_clk
    SLICE_X37Y92         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[25]/C
                         clock pessimism             -0.382    99.899    
                         clock uncertainty           -0.095    99.804    
    SLICE_X37Y92         FDRE (Setup_fdre_C_CE)      -0.294    99.510    core/reg_IF_ID/PCurrent_ID_reg[25]
  -------------------------------------------------------------------
                         required time                         99.510    
                         arrival time                         -57.732    
  -------------------------------------------------------------------
                         slack                                 41.778    

Slack (MET) :             41.785ns  (required time - arrival time)
  Source:                 core/register/register_reg[12][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.766ns  (logic 1.152ns (14.835%)  route 6.614ns (85.166%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.276ns = ( 100.276 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.045ns = ( 49.955 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.341    47.747    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.790 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    48.221    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.314 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.641    49.955    core/register/debug_clk
    SLICE_X20Y91         FDRE                                         r  core/register/register_reg[12][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y91         FDRE (Prop_fdre_C_Q)         0.263    50.218 r  core/register/register_reg[12][5]/Q
                         net (fo=3, routed)           0.571    50.789    core/register/register_reg[12]_11[5]
    SLICE_X18Y91         LUT6 (Prop_lut6_I5_O)        0.043    50.832 r  core/register/A_EX[5]_i_13/O
                         net (fo=1, routed)           0.000    50.832    core/register/A_EX[5]_i_13_n_1
    SLICE_X18Y91         MUXF7 (Prop_muxf7_I1_O)      0.103    50.935 r  core/register/A_EX_reg[5]_i_6/O
                         net (fo=1, routed)           0.552    51.487    core/register/A_EX_reg[5]_i_6_n_1
    SLICE_X20Y92         LUT6 (Prop_lut6_I3_O)        0.123    51.610 r  core/register/A_EX[5]_i_3/O
                         net (fo=2, routed)           1.028    52.638    core/hazard_unit/rs1_data_reg[5]
    SLICE_X42Y82         LUT4 (Prop_lut4_I0_O)        0.043    52.681 r  core/hazard_unit/A_EX[5]_i_2/O
                         net (fo=1, routed)           0.326    53.007    core/hazard_unit/A_EX[5]_i_2_n_1
    SLICE_X42Y81         LUT5 (Prop_lut5_I0_O)        0.043    53.050 r  core/hazard_unit/A_EX[5]_i_1/O
                         net (fo=6, routed)           0.567    53.617    core/hazard_unit/dout_reg[30][5]
    SLICE_X39Y84         LUT4 (Prop_lut4_I0_O)        0.043    53.660 r  core/hazard_unit/IR_ID[31]_i_61/O
                         net (fo=1, routed)           0.000    53.660    core/cmp_ID/IR_ID_reg[31]_i_34_0[2]
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    53.855 r  core/cmp_ID/IR_ID_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.855    core/cmp_ID/IR_ID_reg[31]_i_47_n_1
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.908 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.908    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.961 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.961    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    54.014 f  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.343    54.358    core/hazard_unit/i_/IR_ID[31]_i_4[0]
    SLICE_X36Y87         LUT6 (Prop_lut6_I2_O)        0.043    54.401 f  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.346    54.747    core/ctrl/IR_ID_reg[0]_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I1_O)        0.043    54.790 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          1.329    56.119    core/CMU/Branch_ctrl
    SLICE_X29Y80         LUT5 (Prop_lut5_I3_O)        0.051    56.170 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.551    57.721    core/reg_IF_ID/E[0]
    SLICE_X39Y88         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.703    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.786 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.490   100.276    core/reg_IF_ID/debug_clk
    SLICE_X39Y88         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[24]/C
                         clock pessimism             -0.382    99.894    
                         clock uncertainty           -0.095    99.799    
    SLICE_X39Y88         FDRE (Setup_fdre_C_CE)      -0.294    99.505    core/reg_IF_ID/PCurrent_ID_reg[24]
  -------------------------------------------------------------------
                         required time                         99.505    
                         arrival time                         -57.721    
  -------------------------------------------------------------------
                         slack                                 41.785    

Slack (MET) :             41.870ns  (required time - arrival time)
  Source:                 core/register/register_reg[12][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.688ns  (logic 1.152ns (14.985%)  route 6.536ns (85.015%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.283ns = ( 100.283 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.045ns = ( 49.955 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.341    47.747    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    47.790 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    48.221    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    48.314 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.641    49.955    core/register/debug_clk
    SLICE_X20Y91         FDRE                                         r  core/register/register_reg[12][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y91         FDRE (Prop_fdre_C_Q)         0.263    50.218 r  core/register/register_reg[12][5]/Q
                         net (fo=3, routed)           0.571    50.789    core/register/register_reg[12]_11[5]
    SLICE_X18Y91         LUT6 (Prop_lut6_I5_O)        0.043    50.832 r  core/register/A_EX[5]_i_13/O
                         net (fo=1, routed)           0.000    50.832    core/register/A_EX[5]_i_13_n_1
    SLICE_X18Y91         MUXF7 (Prop_muxf7_I1_O)      0.103    50.935 r  core/register/A_EX_reg[5]_i_6/O
                         net (fo=1, routed)           0.552    51.487    core/register/A_EX_reg[5]_i_6_n_1
    SLICE_X20Y92         LUT6 (Prop_lut6_I3_O)        0.123    51.610 r  core/register/A_EX[5]_i_3/O
                         net (fo=2, routed)           1.028    52.638    core/hazard_unit/rs1_data_reg[5]
    SLICE_X42Y82         LUT4 (Prop_lut4_I0_O)        0.043    52.681 r  core/hazard_unit/A_EX[5]_i_2/O
                         net (fo=1, routed)           0.326    53.007    core/hazard_unit/A_EX[5]_i_2_n_1
    SLICE_X42Y81         LUT5 (Prop_lut5_I0_O)        0.043    53.050 r  core/hazard_unit/A_EX[5]_i_1/O
                         net (fo=6, routed)           0.567    53.617    core/hazard_unit/dout_reg[30][5]
    SLICE_X39Y84         LUT4 (Prop_lut4_I0_O)        0.043    53.660 r  core/hazard_unit/IR_ID[31]_i_61/O
                         net (fo=1, routed)           0.000    53.660    core/cmp_ID/IR_ID_reg[31]_i_34_0[2]
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    53.855 r  core/cmp_ID/IR_ID_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.855    core/cmp_ID/IR_ID_reg[31]_i_47_n_1
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.908 r  core/cmp_ID/IR_ID_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.908    core/cmp_ID/IR_ID_reg[31]_i_34_n_1
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    53.961 r  core/cmp_ID/IR_ID_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.961    core/cmp_ID/IR_ID_reg[31]_i_20_n_1
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    54.014 f  core/cmp_ID/IR_ID_reg[31]_i_10/CO[3]
                         net (fo=3, routed)           0.343    54.358    core/hazard_unit/i_/IR_ID[31]_i_4[0]
    SLICE_X36Y87         LUT6 (Prop_lut6_I2_O)        0.043    54.401 f  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.346    54.747    core/ctrl/IR_ID_reg[0]_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I1_O)        0.043    54.790 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          1.329    56.119    core/CMU/Branch_ctrl
    SLICE_X29Y80         LUT5 (Prop_lut5_I3_O)        0.051    56.170 r  core/CMU/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.473    57.643    core/reg_IF_ID/E[0]
    SLICE_X35Y90         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.703    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.786 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.497   100.283    core/reg_IF_ID/debug_clk
    SLICE_X35Y90         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[21]/C
                         clock pessimism             -0.382    99.901    
                         clock uncertainty           -0.095    99.806    
    SLICE_X35Y90         FDRE (Setup_fdre_C_CE)      -0.294    99.512    core/reg_IF_ID/PCurrent_ID_reg[21]
  -------------------------------------------------------------------
                         required time                         99.512    
                         arrival time                         -57.643    
  -------------------------------------------------------------------
                         slack                                 41.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.654%)  route 0.106ns (51.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.343ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.367    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.341 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.684     0.343    core/reg_ID_EX/debug_clk
    SLICE_X41Y95         FDRE                                         r  core/reg_ID_EX/IR_EX_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.100     0.443 r  core/reg_ID_EX/IR_EX_reg[15]/Q
                         net (fo=2, routed)           0.106     0.548    core/reg_EXE_MEM/IR_MEM_reg[31]_0[10]
    SLICE_X36Y95         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.388    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.358 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.925     0.567    core/reg_EXE_MEM/debug_clk
    SLICE_X36Y95         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[15]/C
                         clock pessimism             -0.191     0.376    
    SLICE_X36Y95         FDRE (Hold_fdre_C_D)         0.040     0.416    core/reg_EXE_MEM/IR_MEM_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.098%)  route 0.108ns (51.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.563ns
    Source Clock Delay      (SCD):    0.343ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.367    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.341 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.684     0.343    core/reg_ID_EX/debug_clk
    SLICE_X41Y95         FDRE                                         r  core/reg_ID_EX/IR_EX_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.100     0.443 r  core/reg_ID_EX/IR_EX_reg[23]/Q
                         net (fo=2, routed)           0.108     0.551    core/reg_EXE_MEM/IR_MEM_reg[31]_0[18]
    SLICE_X42Y95         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.388    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.358 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.921     0.563    core/reg_EXE_MEM/debug_clk
    SLICE_X42Y95         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[23]/C
                         clock pessimism             -0.191     0.372    
    SLICE_X42Y95         FDRE (Hold_fdre_C_D)         0.032     0.404    core/reg_EXE_MEM/IR_MEM_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.404    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.702%)  route 0.101ns (50.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    0.342ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.367    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.341 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.683     0.342    core/reg_EXE_MEM/debug_clk
    SLICE_X28Y83         FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         FDRE (Prop_fdre_C_Q)         0.100     0.442 r  core/reg_EXE_MEM/PCurrent_MEM_reg[9]/Q
                         net (fo=2, routed)           0.101     0.543    core/reg_MEM_WB/D[9]
    SLICE_X29Y83         FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.388    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.358 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.922     0.564    core/reg_MEM_WB/debug_clk
    SLICE_X29Y83         FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[9]/C
                         clock pessimism             -0.211     0.353    
    SLICE_X29Y83         FDRE (Hold_fdre_C_D)         0.043     0.396    core/reg_MEM_WB/PCurrent_WB_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.396    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.882%)  route 0.100ns (50.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    0.338ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.367    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.341 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.679     0.338    core/reg_EXE_MEM/debug_clk
    SLICE_X35Y80         FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.100     0.438 r  core/reg_EXE_MEM/PCurrent_MEM_reg[0]/Q
                         net (fo=2, routed)           0.100     0.538    core/reg_MEM_WB/D[0]
    SLICE_X33Y80         FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.388    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.358 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.917     0.559    core/reg_MEM_WB/debug_clk
    SLICE_X33Y80         FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[0]/C
                         clock pessimism             -0.209     0.350    
    SLICE_X33Y80         FDRE (Hold_fdre_C_D)         0.041     0.391    core/reg_MEM_WB/PCurrent_WB_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.391    
                         arrival time                           0.538    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.563ns
    Source Clock Delay      (SCD):    0.341ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.367    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.341 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.682     0.341    core/reg_ID_EX/debug_clk
    SLICE_X43Y95         FDRE                                         r  core/reg_ID_EX/IR_EX_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.100     0.441 r  core/reg_ID_EX/IR_EX_reg[24]/Q
                         net (fo=2, routed)           0.101     0.542    core/reg_EXE_MEM/IR_MEM_reg[31]_0[19]
    SLICE_X43Y93         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.388    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.358 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.921     0.563    core/reg_EXE_MEM/debug_clk
    SLICE_X43Y93         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[24]/C
                         clock pessimism             -0.208     0.355    
    SLICE_X43Y93         FDRE (Hold_fdre_C_D)         0.040     0.395    core/reg_EXE_MEM/IR_MEM_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.395    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.243%)  route 0.103ns (50.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.558ns
    Source Clock Delay      (SCD):    0.338ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.367    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.341 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.679     0.338    core/reg_EXE_MEM/debug_clk
    SLICE_X32Y80         FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.100     0.438 r  core/reg_EXE_MEM/PCurrent_MEM_reg[4]/Q
                         net (fo=2, routed)           0.103     0.541    core/reg_MEM_WB/D[4]
    SLICE_X32Y79         FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.388    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.358 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.916     0.558    core/reg_MEM_WB/debug_clk
    SLICE_X32Y79         FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[4]/C
                         clock pessimism             -0.209     0.349    
    SLICE_X32Y79         FDRE (Hold_fdre_C_D)         0.043     0.392    core/reg_MEM_WB/PCurrent_WB_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.392    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.491%)  route 0.106ns (51.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.563ns
    Source Clock Delay      (SCD):    0.341ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.367    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.341 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.682     0.341    core/reg_ID_EX/debug_clk
    SLICE_X44Y93         FDRE                                         r  core/reg_ID_EX/IR_EX_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.100     0.441 r  core/reg_ID_EX/IR_EX_reg[28]/Q
                         net (fo=2, routed)           0.106     0.547    core/reg_EXE_MEM/IR_MEM_reg[31]_0[23]
    SLICE_X44Y94         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.388    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.358 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.921     0.563    core/reg_EXE_MEM/debug_clk
    SLICE_X44Y94         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[28]/C
                         clock pessimism             -0.208     0.355    
    SLICE_X44Y94         FDRE (Hold_fdre_C_D)         0.040     0.395    core/reg_EXE_MEM/IR_MEM_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.395    
                         arrival time                           0.547    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.370%)  route 0.107ns (51.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    0.338ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.367    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.341 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.679     0.338    core/reg_ID_EX/debug_clk
    SLICE_X34Y80         FDRE                                         r  core/reg_ID_EX/IR_EX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.100     0.438 r  core/reg_ID_EX/IR_EX_reg[0]/Q
                         net (fo=2, routed)           0.107     0.544    core/reg_EXE_MEM/IR_MEM_reg[31]_0[0]
    SLICE_X32Y80         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.388    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.358 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.917     0.559    core/reg_EXE_MEM/debug_clk
    SLICE_X32Y80         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[0]/C
                         clock pessimism             -0.209     0.350    
    SLICE_X32Y80         FDRE (Hold_fdre_C_D)         0.040     0.390    core/reg_EXE_MEM/IR_MEM_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.390    
                         arrival time                           0.544    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/u_b_h_w_EX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/u_b_h_w_MEM_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    0.331ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.367    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.341 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.672     0.331    core/reg_ID_EX/debug_clk
    SLICE_X45Y78         FDRE                                         r  core/reg_ID_EX/u_b_h_w_EX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.100     0.431 r  core/reg_ID_EX/u_b_h_w_EX_reg[2]/Q
                         net (fo=1, routed)           0.107     0.538    core/reg_EXE_MEM/u_b_h_w_MEM_reg[2]_1[2]
    SLICE_X45Y77         FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.388    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.358 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.908     0.550    core/reg_EXE_MEM/debug_clk
    SLICE_X45Y77         FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[2]/C
                         clock pessimism             -0.208     0.342    
    SLICE_X45Y77         FDRE (Hold_fdre_C_D)         0.041     0.383    core/reg_EXE_MEM/u_b_h_w_MEM_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.383    
                         arrival time                           0.538    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.011%)  route 0.100ns (49.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.565ns
    Source Clock Delay      (SCD):    0.343ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.367    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.341 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.684     0.343    core/reg_EXE_MEM/debug_clk
    SLICE_X41Y94         FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.100     0.443 r  core/reg_EXE_MEM/PCurrent_MEM_reg[20]/Q
                         net (fo=2, routed)           0.100     0.543    core/reg_MEM_WB/D[20]
    SLICE_X41Y94         FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.388    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.358 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.923     0.565    core/reg_MEM_WB/debug_clk
    SLICE_X41Y94         FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[20]/C
                         clock pessimism             -0.222     0.343    
    SLICE_X41Y94         FDRE (Hold_fdre_C_D)         0.043     0.386    core/reg_MEM_WB/PCurrent_WB_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.386    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         100.000     97.905     RAMB36_X2Y14     core/RAM/data_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         100.000     97.905     RAMB36_X1Y14     core/RAM/data_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         100.000     98.161     RAMB36_X2Y14     core/RAM/data_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         100.000     98.161     RAMB36_X1Y14     core/RAM/data_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         100.000     98.591     BUFGCTRL_X0Y5    CLK_GEN/clkout4_buf/I
Min Period        n/a     BUFG/I              n/a            1.409         100.000     98.591     BUFGCTRL_X0Y1    FSM_sequential_state_reg[2]_i_1/I
Min Period        n/a     BUFG/I              n/a            1.409         100.000     98.591     BUFGCTRL_X0Y0    n_0_29226_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X93Y49     core/CMU/CACHE/inner_data_reg[224][12]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X96Y82     core/CMU/CACHE/inner_data_reg[224][14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X42Y67     core/CMU/CACHE/inner_tag_reg_r2_0_63_21_22/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X42Y67     core/CMU/CACHE/inner_tag_reg_r2_0_63_21_22/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X42Y67     core/CMU/CACHE/inner_tag_reg_r2_0_63_21_22/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X42Y67     core/CMU/CACHE/inner_tag_reg_r2_0_63_21_22/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X42Y69     core/CMU/CACHE/inner_tag_reg_r2_0_63_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X42Y69     core/CMU/CACHE/inner_tag_reg_r2_0_63_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X42Y69     core/CMU/CACHE/inner_tag_reg_r2_0_63_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X42Y69     core/CMU/CACHE/inner_tag_reg_r2_0_63_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X42Y72     core/CMU/CACHE/inner_tag_reg_r2_0_63_9_11/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X42Y72     core/CMU/CACHE/inner_tag_reg_r2_0_63_9_11/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X46Y74     core/CMU/CACHE/inner_tag_reg_r2_0_63_18_20/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X46Y74     core/CMU/CACHE/inner_tag_reg_r2_0_63_18_20/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X46Y74     core/CMU/CACHE/inner_tag_reg_r2_0_63_18_20/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X46Y74     core/CMU/CACHE/inner_tag_reg_r2_0_63_18_20/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X46Y75     core/CMU/CACHE/inner_tag_reg_r1_0_63_18_20/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X46Y75     core/CMU/CACHE/inner_tag_reg_r1_0_63_18_20/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X46Y75     core/CMU/CACHE/inner_tag_reg_r1_0_63_18_20/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X46Y75     core/CMU/CACHE/inner_tag_reg_r1_0_63_18_20/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X38Y68     core/CMU/CACHE/inner_tag_reg_r1_0_63_21_22/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         50.000      49.232     SLICE_X38Y68     core/CMU/CACHE/inner_tag_reg_r1_0_63_21_22/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        9.083ns  (logic 2.119ns (23.330%)  route 6.964ns (76.670%))
  Logic Levels:           17  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.960ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.634    -1.960    vga/U12/CLK_OUT3
    SLICE_X23Y65         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y65         FDRE (Prop_fdre_C_Q)         0.223    -1.737 r  vga/U12/h_count_reg[3]/Q
                         net (fo=677, routed)         0.972    -0.765    vga/U12/Q[0]
    SLICE_X22Y64         LUT4 (Prop_lut4_I0_O)        0.051    -0.714 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.483    -0.231    vga/U12/h_count[8]_i_2_n_1
    SLICE_X20Y64         LUT5 (Prop_lut5_I2_O)        0.148    -0.083 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.375     0.291    vga/U12/col_addr__0[7]
    SLICE_X23Y66         LUT5 (Prop_lut5_I0_O)        0.144     0.435 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.313     0.748    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X23Y67         LUT4 (Prop_lut4_I1_O)        0.145     0.893 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.288     1.182    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X23Y69         LUT2 (Prop_lut2_I1_O)        0.136     1.318 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     1.318    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X23Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.513 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.513    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.624 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.336     1.959    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X24Y69         LUT6 (Prop_lut6_I0_O)        0.124     2.083 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.239     2.322    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X24Y69         LUT6 (Prop_lut6_I5_O)        0.043     2.365 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.367     2.732    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X24Y69         LUT6 (Prop_lut6_I0_O)        0.043     2.775 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         1.221     3.996    vga/data_buf_reg_0_3_30_31/ADDRA1
    SLICE_X38Y91         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.047     4.043 f  vga/data_buf_reg_0_3_30_31/RAMA/O
                         net (fo=1, routed)           0.630     4.673    vga/U12/number0[30]
    SLICE_X33Y88         LUT6 (Prop_lut6_I0_O)        0.134     4.807 f  vga/U12/ascii_code[6]_i_52/O
                         net (fo=1, routed)           0.000     4.807    vga/U12/ascii_code[6]_i_52_n_1
    SLICE_X33Y88         MUXF7 (Prop_muxf7_I0_O)      0.120     4.927 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.932     5.860    vga/U12/number__0[2]
    SLICE_X23Y71         LUT3 (Prop_lut3_I1_O)        0.133     5.993 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=5, routed)           0.258     6.250    vga/U12/num2str1
    SLICE_X23Y71         LUT5 (Prop_lut5_I4_O)        0.143     6.393 r  vga/U12/ascii_code[2]_i_4/O
                         net (fo=1, routed)           0.186     6.579    vga/U12/ascii_code[2]_i_4_n_1
    SLICE_X22Y70         LUT6 (Prop_lut6_I0_O)        0.136     6.715 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.364     7.080    vga/U12/ascii_code[2]_i_2_n_1
    SLICE_X22Y67         LUT5 (Prop_lut5_I0_O)        0.043     7.123 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     7.123    vga/U12_n_119
    SLICE_X22Y67         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.497     8.591    vga/CLK_OUT1
    SLICE_X22Y67         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.832     7.760    
                         clock uncertainty           -0.201     7.558    
    SLICE_X22Y67         FDRE (Setup_fdre_C_D)        0.065     7.623    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          7.623    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.997ns  (logic 2.020ns (22.452%)  route 6.977ns (77.548%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.960ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.634    -1.960    vga/U12/CLK_OUT3
    SLICE_X23Y65         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y65         FDRE (Prop_fdre_C_Q)         0.223    -1.737 r  vga/U12/h_count_reg[3]/Q
                         net (fo=677, routed)         0.972    -0.765    vga/U12/Q[0]
    SLICE_X22Y64         LUT4 (Prop_lut4_I0_O)        0.051    -0.714 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.483    -0.231    vga/U12/h_count[8]_i_2_n_1
    SLICE_X20Y64         LUT5 (Prop_lut5_I2_O)        0.148    -0.083 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.375     0.291    vga/U12/col_addr__0[7]
    SLICE_X23Y66         LUT5 (Prop_lut5_I0_O)        0.144     0.435 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.313     0.748    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X23Y67         LUT4 (Prop_lut4_I1_O)        0.145     0.893 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.288     1.182    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X23Y69         LUT2 (Prop_lut2_I1_O)        0.136     1.318 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     1.318    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X23Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.513 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.513    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.624 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.336     1.959    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X24Y69         LUT6 (Prop_lut6_I0_O)        0.124     2.083 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.239     2.322    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X24Y69         LUT6 (Prop_lut6_I5_O)        0.043     2.365 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.367     2.732    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X24Y69         LUT6 (Prop_lut6_I0_O)        0.043     2.775 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         1.221     3.996    vga/data_buf_reg_0_3_30_31/ADDRA1
    SLICE_X38Y91         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.047     4.043 f  vga/data_buf_reg_0_3_30_31/RAMA/O
                         net (fo=1, routed)           0.630     4.673    vga/U12/number0[30]
    SLICE_X33Y88         LUT6 (Prop_lut6_I0_O)        0.134     4.807 f  vga/U12/ascii_code[6]_i_52/O
                         net (fo=1, routed)           0.000     4.807    vga/U12/ascii_code[6]_i_52_n_1
    SLICE_X33Y88         MUXF7 (Prop_muxf7_I0_O)      0.120     4.927 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.932     5.860    vga/U12/number__0[2]
    SLICE_X23Y71         LUT3 (Prop_lut3_I1_O)        0.133     5.993 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=5, routed)           0.173     6.165    vga/U12/num2str1
    SLICE_X23Y71         LUT2 (Prop_lut2_I0_O)        0.137     6.302 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.313     6.616    vga/U12/ascii_code[5]_i_5_n_1
    SLICE_X22Y69         LUT5 (Prop_lut5_I0_O)        0.043     6.659 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.335     6.994    vga/U12/ascii_code[4]_i_2_n_1
    SLICE_X22Y67         LUT4 (Prop_lut4_I0_O)        0.043     7.037 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     7.037    vga/U12_n_117
    SLICE_X22Y67         FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.497     8.591    vga/CLK_OUT1
    SLICE_X22Y67         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.832     7.760    
                         clock uncertainty           -0.201     7.558    
    SLICE_X22Y67         FDRE (Setup_fdre_C_D)        0.066     7.624    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          7.624    
                         arrival time                          -7.037    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.980ns  (logic 2.020ns (22.495%)  route 6.960ns (77.505%))
  Logic Levels:           17  (CARRY4=2 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.960ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.634    -1.960    vga/U12/CLK_OUT3
    SLICE_X23Y65         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y65         FDRE (Prop_fdre_C_Q)         0.223    -1.737 r  vga/U12/h_count_reg[3]/Q
                         net (fo=677, routed)         0.972    -0.765    vga/U12/Q[0]
    SLICE_X22Y64         LUT4 (Prop_lut4_I0_O)        0.051    -0.714 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.483    -0.231    vga/U12/h_count[8]_i_2_n_1
    SLICE_X20Y64         LUT5 (Prop_lut5_I2_O)        0.148    -0.083 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.375     0.291    vga/U12/col_addr__0[7]
    SLICE_X23Y66         LUT5 (Prop_lut5_I0_O)        0.144     0.435 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.313     0.748    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X23Y67         LUT4 (Prop_lut4_I1_O)        0.145     0.893 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.288     1.182    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X23Y69         LUT2 (Prop_lut2_I1_O)        0.136     1.318 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     1.318    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X23Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.513 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.513    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.624 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.336     1.959    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X24Y69         LUT6 (Prop_lut6_I0_O)        0.124     2.083 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.239     2.322    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X24Y69         LUT6 (Prop_lut6_I5_O)        0.043     2.365 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.367     2.732    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X24Y69         LUT6 (Prop_lut6_I0_O)        0.043     2.775 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         1.221     3.996    vga/data_buf_reg_0_3_30_31/ADDRA1
    SLICE_X38Y91         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.047     4.043 f  vga/data_buf_reg_0_3_30_31/RAMA/O
                         net (fo=1, routed)           0.630     4.673    vga/U12/number0[30]
    SLICE_X33Y88         LUT6 (Prop_lut6_I0_O)        0.134     4.807 f  vga/U12/ascii_code[6]_i_52/O
                         net (fo=1, routed)           0.000     4.807    vga/U12/ascii_code[6]_i_52_n_1
    SLICE_X33Y88         MUXF7 (Prop_muxf7_I0_O)      0.120     4.927 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.932     5.860    vga/U12/number__0[2]
    SLICE_X23Y71         LUT3 (Prop_lut3_I1_O)        0.133     5.993 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=5, routed)           0.258     6.250    vga/U12/num2str1
    SLICE_X23Y71         LUT4 (Prop_lut4_I3_O)        0.137     6.387 r  vga/U12/ascii_code[1]_i_4/O
                         net (fo=1, routed)           0.191     6.578    vga/U12/ascii_code[1]_i_4_n_1
    SLICE_X22Y70         LUT6 (Prop_lut6_I0_O)        0.043     6.621 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.356     6.977    vga/U12/ascii_code[1]_i_2_n_1
    SLICE_X22Y67         LUT5 (Prop_lut5_I0_O)        0.043     7.020 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     7.020    vga/U12_n_120
    SLICE_X22Y67         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.497     8.591    vga/CLK_OUT1
    SLICE_X22Y67         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.832     7.760    
                         clock uncertainty           -0.201     7.558    
    SLICE_X22Y67         FDRE (Setup_fdre_C_D)        0.064     7.622    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          7.622    
                         arrival time                          -7.020    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.968ns  (logic 2.020ns (22.524%)  route 6.948ns (77.476%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.960ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.634    -1.960    vga/U12/CLK_OUT3
    SLICE_X23Y65         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y65         FDRE (Prop_fdre_C_Q)         0.223    -1.737 r  vga/U12/h_count_reg[3]/Q
                         net (fo=677, routed)         0.972    -0.765    vga/U12/Q[0]
    SLICE_X22Y64         LUT4 (Prop_lut4_I0_O)        0.051    -0.714 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.483    -0.231    vga/U12/h_count[8]_i_2_n_1
    SLICE_X20Y64         LUT5 (Prop_lut5_I2_O)        0.148    -0.083 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.375     0.291    vga/U12/col_addr__0[7]
    SLICE_X23Y66         LUT5 (Prop_lut5_I0_O)        0.144     0.435 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.313     0.748    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X23Y67         LUT4 (Prop_lut4_I1_O)        0.145     0.893 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.288     1.182    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X23Y69         LUT2 (Prop_lut2_I1_O)        0.136     1.318 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     1.318    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X23Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.513 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.513    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.624 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.336     1.959    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X24Y69         LUT6 (Prop_lut6_I0_O)        0.124     2.083 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.239     2.322    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X24Y69         LUT6 (Prop_lut6_I5_O)        0.043     2.365 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.367     2.732    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X24Y69         LUT6 (Prop_lut6_I0_O)        0.043     2.775 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         1.221     3.996    vga/data_buf_reg_0_3_30_31/ADDRA1
    SLICE_X38Y91         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.047     4.043 f  vga/data_buf_reg_0_3_30_31/RAMA/O
                         net (fo=1, routed)           0.630     4.673    vga/U12/number0[30]
    SLICE_X33Y88         LUT6 (Prop_lut6_I0_O)        0.134     4.807 f  vga/U12/ascii_code[6]_i_52/O
                         net (fo=1, routed)           0.000     4.807    vga/U12/ascii_code[6]_i_52_n_1
    SLICE_X33Y88         MUXF7 (Prop_muxf7_I0_O)      0.120     4.927 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.932     5.860    vga/U12/number__0[2]
    SLICE_X23Y71         LUT3 (Prop_lut3_I1_O)        0.133     5.993 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=5, routed)           0.173     6.165    vga/U12/num2str1
    SLICE_X23Y71         LUT2 (Prop_lut2_I0_O)        0.137     6.302 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.341     6.644    vga/U12/ascii_code[5]_i_5_n_1
    SLICE_X22Y68         LUT6 (Prop_lut6_I2_O)        0.043     6.687 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.279     6.965    vga/U12/ascii_code[5]_i_2_n_1
    SLICE_X22Y65         LUT4 (Prop_lut4_I0_O)        0.043     7.008 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     7.008    vga/U12_n_116
    SLICE_X22Y65         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.499     8.593    vga/CLK_OUT1
    SLICE_X22Y65         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.832     7.762    
                         clock uncertainty           -0.201     7.560    
    SLICE_X22Y65         FDRE (Setup_fdre_C_D)        0.065     7.625    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          7.625    
                         arrival time                          -7.008    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.913ns  (logic 1.977ns (22.182%)  route 6.936ns (77.818%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.960ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.634    -1.960    vga/U12/CLK_OUT3
    SLICE_X23Y65         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y65         FDRE (Prop_fdre_C_Q)         0.223    -1.737 r  vga/U12/h_count_reg[3]/Q
                         net (fo=677, routed)         0.972    -0.765    vga/U12/Q[0]
    SLICE_X22Y64         LUT4 (Prop_lut4_I0_O)        0.051    -0.714 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.483    -0.231    vga/U12/h_count[8]_i_2_n_1
    SLICE_X20Y64         LUT5 (Prop_lut5_I2_O)        0.148    -0.083 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.375     0.291    vga/U12/col_addr__0[7]
    SLICE_X23Y66         LUT5 (Prop_lut5_I0_O)        0.144     0.435 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.313     0.748    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X23Y67         LUT4 (Prop_lut4_I1_O)        0.145     0.893 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.288     1.182    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X23Y69         LUT2 (Prop_lut2_I1_O)        0.136     1.318 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     1.318    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X23Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.513 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.513    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.624 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.336     1.959    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X24Y69         LUT6 (Prop_lut6_I0_O)        0.124     2.083 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.239     2.322    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X24Y69         LUT6 (Prop_lut6_I5_O)        0.043     2.365 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.367     2.732    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X24Y69         LUT6 (Prop_lut6_I0_O)        0.043     2.775 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         1.221     3.996    vga/data_buf_reg_0_3_30_31/ADDRA1
    SLICE_X38Y91         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.047     4.043 r  vga/data_buf_reg_0_3_30_31/RAMA/O
                         net (fo=1, routed)           0.630     4.673    vga/U12/number0[30]
    SLICE_X33Y88         LUT6 (Prop_lut6_I0_O)        0.134     4.807 r  vga/U12/ascii_code[6]_i_52/O
                         net (fo=1, routed)           0.000     4.807    vga/U12/ascii_code[6]_i_52_n_1
    SLICE_X33Y88         MUXF7 (Prop_muxf7_I0_O)      0.120     4.927 r  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.932     5.860    vga/U12/number__0[2]
    SLICE_X23Y71         LUT3 (Prop_lut3_I1_O)        0.133     5.993 f  vga/U12/ascii_code[6]_i_17/O
                         net (fo=5, routed)           0.306     6.298    vga/U12/num2str1
    SLICE_X22Y71         LUT6 (Prop_lut6_I1_O)        0.137     6.435 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.474     6.910    vga/U12/ascii_code[6]_i_6_n_1
    SLICE_X22Y65         LUT6 (Prop_lut6_I0_O)        0.043     6.953 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     6.953    vga/U12_n_115
    SLICE_X22Y65         FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.499     8.593    vga/CLK_OUT1
    SLICE_X22Y65         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.832     7.762    
                         clock uncertainty           -0.201     7.560    
    SLICE_X22Y65         FDRE (Setup_fdre_C_D)        0.066     7.626    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          7.626    
                         arrival time                          -6.953    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.766ns  (logic 1.977ns (22.553%)  route 6.789ns (77.447%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.960ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.634    -1.960    vga/U12/CLK_OUT3
    SLICE_X23Y65         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y65         FDRE (Prop_fdre_C_Q)         0.223    -1.737 r  vga/U12/h_count_reg[3]/Q
                         net (fo=677, routed)         0.972    -0.765    vga/U12/Q[0]
    SLICE_X22Y64         LUT4 (Prop_lut4_I0_O)        0.051    -0.714 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.483    -0.231    vga/U12/h_count[8]_i_2_n_1
    SLICE_X20Y64         LUT5 (Prop_lut5_I2_O)        0.148    -0.083 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.375     0.291    vga/U12/col_addr__0[7]
    SLICE_X23Y66         LUT5 (Prop_lut5_I0_O)        0.144     0.435 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.313     0.748    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X23Y67         LUT4 (Prop_lut4_I1_O)        0.145     0.893 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.288     1.182    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X23Y69         LUT2 (Prop_lut2_I1_O)        0.136     1.318 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     1.318    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X23Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.513 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.513    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.624 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.336     1.959    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X24Y69         LUT6 (Prop_lut6_I0_O)        0.124     2.083 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.239     2.322    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X24Y69         LUT6 (Prop_lut6_I5_O)        0.043     2.365 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.367     2.732    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X24Y69         LUT6 (Prop_lut6_I0_O)        0.043     2.775 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         1.221     3.996    vga/data_buf_reg_0_3_30_31/ADDRA1
    SLICE_X38Y91         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.047     4.043 f  vga/data_buf_reg_0_3_30_31/RAMA/O
                         net (fo=1, routed)           0.630     4.673    vga/U12/number0[30]
    SLICE_X33Y88         LUT6 (Prop_lut6_I0_O)        0.134     4.807 f  vga/U12/ascii_code[6]_i_52/O
                         net (fo=1, routed)           0.000     4.807    vga/U12/ascii_code[6]_i_52_n_1
    SLICE_X33Y88         MUXF7 (Prop_muxf7_I0_O)      0.120     4.927 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.932     5.860    vga/U12/number__0[2]
    SLICE_X23Y71         LUT3 (Prop_lut3_I1_O)        0.133     5.993 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=5, routed)           0.302     6.294    vga/U12/num2str1
    SLICE_X22Y71         LUT6 (Prop_lut6_I0_O)        0.137     6.431 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.331     6.763    vga/U12/ascii_code[0]_inv_i_2_n_1
    SLICE_X22Y66         LUT5 (Prop_lut5_I0_O)        0.043     6.806 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     6.806    vga/U12_n_121
    SLICE_X22Y66         FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.498     8.592    vga/CLK_OUT1
    SLICE_X22Y66         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.832     7.761    
                         clock uncertainty           -0.201     7.559    
    SLICE_X22Y66         FDRE (Setup_fdre_C_D)        0.064     7.623    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.623    
                         arrival time                          -6.806    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 1.872ns (21.859%)  route 6.692ns (78.141%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT4=3 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.960ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.634    -1.960    vga/U12/CLK_OUT3
    SLICE_X23Y65         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y65         FDRE (Prop_fdre_C_Q)         0.223    -1.737 r  vga/U12/h_count_reg[3]/Q
                         net (fo=677, routed)         0.972    -0.765    vga/U12/Q[0]
    SLICE_X22Y64         LUT4 (Prop_lut4_I0_O)        0.051    -0.714 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.483    -0.231    vga/U12/h_count[8]_i_2_n_1
    SLICE_X20Y64         LUT5 (Prop_lut5_I2_O)        0.148    -0.083 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.375     0.291    vga/U12/col_addr__0[7]
    SLICE_X23Y66         LUT5 (Prop_lut5_I0_O)        0.144     0.435 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.313     0.748    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X23Y67         LUT4 (Prop_lut4_I1_O)        0.145     0.893 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.288     1.182    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X23Y69         LUT2 (Prop_lut2_I1_O)        0.136     1.318 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     1.318    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X23Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.513 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.513    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.624 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.336     1.959    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X24Y69         LUT6 (Prop_lut6_I0_O)        0.124     2.083 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.239     2.322    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X24Y69         LUT6 (Prop_lut6_I5_O)        0.043     2.365 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.367     2.732    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X24Y69         LUT6 (Prop_lut6_I0_O)        0.043     2.775 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         1.221     3.996    vga/data_buf_reg_0_3_30_31/ADDRA1
    SLICE_X38Y91         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.047     4.043 f  vga/data_buf_reg_0_3_30_31/RAMA/O
                         net (fo=1, routed)           0.630     4.673    vga/U12/number0[30]
    SLICE_X33Y88         LUT6 (Prop_lut6_I0_O)        0.134     4.807 f  vga/U12/ascii_code[6]_i_52/O
                         net (fo=1, routed)           0.000     4.807    vga/U12/ascii_code[6]_i_52_n_1
    SLICE_X33Y88         MUXF7 (Prop_muxf7_I0_O)      0.120     4.927 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.882     5.810    vga/U12/number__0[2]
    SLICE_X23Y71         LUT4 (Prop_lut4_I2_O)        0.122     5.932 r  vga/U12/ascii_code[3]_i_5/O
                         net (fo=1, routed)           0.246     6.178    vga/U12/ascii_code[3]_i_5_n_1
    SLICE_X22Y70         LUT6 (Prop_lut6_I0_O)        0.043     6.221 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.340     6.561    vga/U12/ascii_code[3]_i_2_n_1
    SLICE_X22Y67         LUT5 (Prop_lut5_I0_O)        0.043     6.604 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     6.604    vga/U12_n_118
    SLICE_X22Y67         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.497     8.591    vga/CLK_OUT1
    SLICE_X22Y67         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.832     7.760    
                         clock uncertainty           -0.201     7.558    
    SLICE_X22Y67         FDRE (Setup_fdre_C_D)        0.066     7.624    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          7.624    
                         arrival time                          -6.604    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             2.940ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.472ns  (logic 1.563ns (24.148%)  route 4.909ns (75.852%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.960ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.634    -1.960    vga/U12/CLK_OUT3
    SLICE_X23Y65         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y65         FDRE (Prop_fdre_C_Q)         0.223    -1.737 r  vga/U12/h_count_reg[3]/Q
                         net (fo=677, routed)         0.972    -0.765    vga/U12/Q[0]
    SLICE_X22Y64         LUT4 (Prop_lut4_I0_O)        0.051    -0.714 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.483    -0.231    vga/U12/h_count[8]_i_2_n_1
    SLICE_X20Y64         LUT5 (Prop_lut5_I2_O)        0.148    -0.083 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.375     0.291    vga/U12/col_addr__0[7]
    SLICE_X23Y66         LUT5 (Prop_lut5_I0_O)        0.144     0.435 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.313     0.748    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X23Y67         LUT4 (Prop_lut4_I1_O)        0.145     0.893 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.288     1.182    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X23Y69         LUT2 (Prop_lut2_I1_O)        0.136     1.318 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     1.318    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X23Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.513 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.513    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.624 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.336     1.959    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X24Y69         LUT6 (Prop_lut6_I0_O)        0.124     2.083 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.239     2.322    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X24Y69         LUT6 (Prop_lut6_I5_O)        0.043     2.365 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.367     2.732    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X24Y69         LUT6 (Prop_lut6_I0_O)        0.043     2.775 f  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         0.772     3.547    vga/U12/number[0]
    SLICE_X17Y72         LUT4 (Prop_lut4_I3_O)        0.055     3.602 r  vga/U12/strdata[5]_i_2/O
                         net (fo=2, routed)           0.445     4.047    vga/U12/strdata[5]_i_2_n_1
    SLICE_X18Y72         LUT3 (Prop_lut3_I0_O)        0.145     4.192 r  vga/U12/strdata[5]_i_1/O
                         net (fo=1, routed)           0.321     4.512    vga/U12_n_85
    SLICE_X20Y72         FDRE                                         r  vga/strdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.492     8.586    vga/CLK_OUT1
    SLICE_X20Y72         FDRE                                         r  vga/strdata_reg[5]/C
                         clock pessimism             -0.832     7.755    
                         clock uncertainty           -0.201     7.553    
    SLICE_X20Y72         FDRE (Setup_fdre_C_D)       -0.101     7.452    vga/strdata_reg[5]
  -------------------------------------------------------------------
                         required time                          7.452    
                         arrival time                          -4.512    
  -------------------------------------------------------------------
                         slack                                  2.940    

Slack (MET) :             2.969ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.322ns  (logic 0.724ns (11.452%)  route 5.598ns (88.548%))
  Logic Levels:           5  (LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.958ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.636    -1.958    vga/U12/CLK_OUT3
    SLICE_X21Y64         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y64         FDRE (Prop_fdre_C_Q)         0.204    -1.754 r  vga/U12/h_count_reg[4]/Q
                         net (fo=647, routed)         4.372     2.618    core/register/debug_addr[1]
    SLICE_X46Y101        LUT5 (Prop_lut5_I2_O)        0.126     2.744 r  core/register/data_buf_reg_0_3_30_31_i_47/O
                         net (fo=1, routed)           0.000     2.744    core/register/data_buf_reg_0_3_30_31_i_47_n_1
    SLICE_X46Y101        MUXF7 (Prop_muxf7_I0_O)      0.115     2.859 r  core/register/data_buf_reg_0_3_30_31_i_28/O
                         net (fo=1, routed)           0.000     2.859    core/register/data_buf_reg_0_3_30_31_i_28_n_1
    SLICE_X46Y101        MUXF8 (Prop_muxf8_I0_O)      0.046     2.905 r  core/register/data_buf_reg_0_3_30_31_i_10/O
                         net (fo=1, routed)           0.861     3.766    core/register_n_23
    SLICE_X40Y93         LUT6 (Prop_lut6_I2_O)        0.125     3.891 r  core/data_buf_reg_0_3_30_31_i_4/O
                         net (fo=1, routed)           0.000     3.891    vga/U12/debug_data[9]
    SLICE_X40Y93         MUXF7 (Prop_muxf7_I1_O)      0.108     3.999 r  vga/U12/data_buf_reg_0_3_30_31_i_1/O
                         net (fo=1, routed)           0.365     4.364    vga/data_buf_reg_0_3_30_31/DIA1
    SLICE_X38Y91         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.492     8.586    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X38Y91         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA_D1/CLK
                         clock pessimism             -0.832     7.755    
                         clock uncertainty           -0.201     7.553    
    SLICE_X38Y91         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.221     7.332    vga/data_buf_reg_0_3_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.332    
                         arrival time                          -4.364    
  -------------------------------------------------------------------
                         slack                                  2.969    

Slack (MET) :             3.006ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.412ns  (logic 1.552ns (24.206%)  route 4.860ns (75.794%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 8.587 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.960ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.634    -1.960    vga/U12/CLK_OUT3
    SLICE_X23Y65         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y65         FDRE (Prop_fdre_C_Q)         0.223    -1.737 r  vga/U12/h_count_reg[3]/Q
                         net (fo=677, routed)         0.972    -0.765    vga/U12/Q[0]
    SLICE_X22Y64         LUT4 (Prop_lut4_I0_O)        0.051    -0.714 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.483    -0.231    vga/U12/h_count[8]_i_2_n_1
    SLICE_X20Y64         LUT5 (Prop_lut5_I2_O)        0.148    -0.083 r  vga/U12/R[3]_i_14/O
                         net (fo=45, routed)          0.375     0.291    vga/U12/col_addr__0[7]
    SLICE_X23Y66         LUT5 (Prop_lut5_I0_O)        0.144     0.435 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=2, routed)           0.313     0.748    vga/U12/data_buf_reg_0_3_0_5_i_63_n_1
    SLICE_X23Y67         LUT4 (Prop_lut4_I1_O)        0.145     0.893 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=6, routed)           0.288     1.182    vga/U12/ascii_code[6]_i_70_n_1
    SLICE_X23Y69         LUT2 (Prop_lut2_I1_O)        0.136     1.318 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.000     1.318    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X23Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     1.513 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.513    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X23Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.624 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.336     1.959    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X24Y69         LUT6 (Prop_lut6_I0_O)        0.124     2.083 r  vga/U12/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.239     2.322    vga/U12/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X24Y69         LUT6 (Prop_lut6_I5_O)        0.043     2.365 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.368     2.734    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X24Y69         LUT6 (Prop_lut6_I0_O)        0.043     2.777 f  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=98, routed)          0.856     3.633    vga/U12/data_buf_reg_0_3_0_5_i_29_0
    SLICE_X16Y72         LUT5 (Prop_lut5_I0_O)        0.047     3.680 r  vga/U12/strdata[35]_i_2/O
                         net (fo=1, routed)           0.244     3.924    vga/U12/strdata[35]_i_2_n_1
    SLICE_X16Y72         LUT5 (Prop_lut5_I0_O)        0.142     4.066 r  vga/U12/strdata[35]_i_1/O
                         net (fo=1, routed)           0.386     4.451    vga/U12_n_93
    SLICE_X16Y72         FDRE                                         r  vga/strdata_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.493     8.587    vga/CLK_OUT1
    SLICE_X16Y72         FDRE                                         r  vga/strdata_reg[35]/C
                         clock pessimism             -0.832     7.756    
                         clock uncertainty           -0.201     7.554    
    SLICE_X16Y72         FDRE (Setup_fdre_C_D)       -0.097     7.457    vga/strdata_reg[35]
  -------------------------------------------------------------------
                         required time                          7.457    
                         arrival time                          -4.451    
  -------------------------------------------------------------------
                         slack                                  3.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.184ns (21.431%)  route 0.675ns (78.569%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.691    -0.502    vga/U12/CLK_OUT3
    SLICE_X15Y64         FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.091    -0.411 r  vga/U12/v_count_reg[6]/Q
                         net (fo=16, routed)          0.266    -0.145    vga/U12/PRow[6]
    SLICE_X16Y65         LUT6 (Prop_lut6_I2_O)        0.066    -0.079 r  vga/U12/G[3]_i_3/O
                         net (fo=83, routed)          0.409     0.330    vga/U12/G[3]_i_3_n_1
    SLICE_X16Y70         LUT4 (Prop_lut4_I2_O)        0.027     0.357 r  vga/U12/strdata[43]_i_1/O
                         net (fo=1, routed)           0.000     0.357    vga/U12_n_108
    SLICE_X16Y70         FDRE                                         r  vga/strdata_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.924    -0.534    vga/CLK_OUT1
    SLICE_X16Y70         FDRE                                         r  vga/strdata_reg[43]/C
                         clock pessimism              0.339    -0.196    
                         clock uncertainty            0.201     0.006    
    SLICE_X16Y70         FDRE (Hold_fdre_C_D)         0.096     0.102    vga/strdata_reg[43]
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.357    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.185ns (21.523%)  route 0.675ns (78.477%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.691    -0.502    vga/U12/CLK_OUT3
    SLICE_X15Y64         FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.091    -0.411 r  vga/U12/v_count_reg[6]/Q
                         net (fo=16, routed)          0.266    -0.145    vga/U12/PRow[6]
    SLICE_X16Y65         LUT6 (Prop_lut6_I2_O)        0.066    -0.079 r  vga/U12/G[3]_i_3/O
                         net (fo=83, routed)          0.409     0.330    vga/U12/G[3]_i_3_n_1
    SLICE_X16Y70         LUT4 (Prop_lut4_I2_O)        0.028     0.358 r  vga/U12/strdata[26]_i_1/O
                         net (fo=1, routed)           0.000     0.358    vga/U12_n_102
    SLICE_X16Y70         FDRE                                         r  vga/strdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.924    -0.534    vga/CLK_OUT1
    SLICE_X16Y70         FDRE                                         r  vga/strdata_reg[26]/C
                         clock pessimism              0.339    -0.196    
                         clock uncertainty            0.201     0.006    
    SLICE_X16Y70         FDRE (Hold_fdre_C_D)         0.087     0.093    vga/strdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.185ns (21.699%)  route 0.668ns (78.301%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.691    -0.502    vga/U12/CLK_OUT3
    SLICE_X15Y64         FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.091    -0.411 r  vga/U12/v_count_reg[6]/Q
                         net (fo=16, routed)          0.266    -0.145    vga/U12/PRow[6]
    SLICE_X16Y65         LUT6 (Prop_lut6_I2_O)        0.066    -0.079 r  vga/U12/G[3]_i_3/O
                         net (fo=83, routed)          0.402     0.323    vga/U12/G[3]_i_3_n_1
    SLICE_X17Y70         LUT5 (Prop_lut5_I2_O)        0.028     0.351 r  vga/U12/strdata[20]_i_1/O
                         net (fo=1, routed)           0.000     0.351    vga/U12_n_110
    SLICE_X17Y70         FDRE                                         r  vga/strdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.924    -0.534    vga/CLK_OUT1
    SLICE_X17Y70         FDRE                                         r  vga/strdata_reg[20]/C
                         clock pessimism              0.339    -0.196    
                         clock uncertainty            0.201     0.006    
    SLICE_X17Y70         FDRE (Hold_fdre_C_D)         0.060     0.066    vga/strdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.185ns (21.548%)  route 0.674ns (78.452%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.691    -0.502    vga/U12/CLK_OUT3
    SLICE_X15Y64         FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.091    -0.411 r  vga/U12/v_count_reg[6]/Q
                         net (fo=16, routed)          0.266    -0.145    vga/U12/PRow[6]
    SLICE_X16Y65         LUT6 (Prop_lut6_I2_O)        0.066    -0.079 r  vga/U12/G[3]_i_3/O
                         net (fo=83, routed)          0.408     0.329    vga/U12/G[3]_i_3_n_1
    SLICE_X17Y70         LUT5 (Prop_lut5_I3_O)        0.028     0.357 r  vga/U12/strdata[18]_i_1/O
                         net (fo=1, routed)           0.000     0.357    vga/U12_n_95
    SLICE_X17Y70         FDRE                                         r  vga/strdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.924    -0.534    vga/CLK_OUT1
    SLICE_X17Y70         FDRE                                         r  vga/strdata_reg[18]/C
                         clock pessimism              0.339    -0.196    
                         clock uncertainty            0.201     0.006    
    SLICE_X17Y70         FDRE (Hold_fdre_C_D)         0.061     0.067    vga/strdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.357    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.227ns (25.371%)  route 0.668ns (74.629%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.691    -0.502    vga/U12/CLK_OUT3
    SLICE_X14Y64         FDRE                                         r  vga/U12/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y64         FDRE (Prop_fdre_C_Q)         0.107    -0.395 r  vga/U12/v_count_reg[8]/Q
                         net (fo=12, routed)          0.217    -0.177    vga/U12/PRow[8]
    SLICE_X16Y64         LUT5 (Prop_lut5_I0_O)        0.064    -0.113 r  vga/U12/ascii_code[6]_i_10/O
                         net (fo=6, routed)           0.211     0.098    vga/U12/ascii_code[6]_i_10_n_1
    SLICE_X18Y65         LUT6 (Prop_lut6_I0_O)        0.028     0.126 f  vga/U12/ascii_code[6]_i_4/O
                         net (fo=9, routed)           0.239     0.365    vga/U12/ascii_code[6]_i_4_n_1
    SLICE_X22Y65         LUT6 (Prop_lut6_I4_O)        0.028     0.393 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     0.393    vga/U12_n_115
    SLICE_X22Y65         FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.927    -0.531    vga/CLK_OUT1
    SLICE_X22Y65         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism              0.339    -0.193    
                         clock uncertainty            0.201     0.009    
    SLICE_X22Y65         FDRE (Hold_fdre_C_D)         0.087     0.096    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.156ns (17.094%)  route 0.757ns (82.906%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.691    -0.502    vga/U12/CLK_OUT3
    SLICE_X15Y64         FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.100    -0.402 r  vga/U12/v_count_reg[1]/Q
                         net (fo=17, routed)          0.252    -0.150    vga/U12/PRow[1]
    SLICE_X15Y65         LUT5 (Prop_lut5_I2_O)        0.028    -0.122 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=394, routed)         0.505     0.383    vga/U12/v_count_reg[3]_3
    SLICE_X18Y70         LUT6 (Prop_lut6_I0_O)        0.028     0.411 r  vga/U12/strdata[11]_i_1/O
                         net (fo=1, routed)           0.000     0.411    vga/U12_n_17
    SLICE_X18Y70         FDRE                                         r  vga/strdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.924    -0.534    vga/CLK_OUT1
    SLICE_X18Y70         FDRE                                         r  vga/strdata_reg[11]/C
                         clock pessimism              0.339    -0.196    
                         clock uncertainty            0.201     0.006    
    SLICE_X18Y70         FDRE (Hold_fdre_C_D)         0.087     0.093    vga/strdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.156ns (17.094%)  route 0.757ns (82.906%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.691    -0.502    vga/U12/CLK_OUT3
    SLICE_X15Y64         FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.100    -0.402 r  vga/U12/v_count_reg[1]/Q
                         net (fo=17, routed)          0.252    -0.150    vga/U12/PRow[1]
    SLICE_X15Y65         LUT5 (Prop_lut5_I2_O)        0.028    -0.122 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=394, routed)         0.505     0.383    vga/U12/v_count_reg[3]_3
    SLICE_X18Y70         LUT6 (Prop_lut6_I4_O)        0.028     0.411 r  vga/U12/strdata[50]_i_1/O
                         net (fo=1, routed)           0.000     0.411    vga/U12_n_20
    SLICE_X18Y70         FDRE                                         r  vga/strdata_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.924    -0.534    vga/CLK_OUT1
    SLICE_X18Y70         FDRE                                         r  vga/strdata_reg[50]/C
                         clock pessimism              0.339    -0.196    
                         clock uncertainty            0.201     0.006    
    SLICE_X18Y70         FDRE (Hold_fdre_C_D)         0.087     0.093    vga/strdata_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.156ns (17.283%)  route 0.747ns (82.717%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.691    -0.502    vga/U12/CLK_OUT3
    SLICE_X15Y64         FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.100    -0.402 r  vga/U12/v_count_reg[1]/Q
                         net (fo=17, routed)          0.252    -0.150    vga/U12/PRow[1]
    SLICE_X15Y65         LUT5 (Prop_lut5_I2_O)        0.028    -0.122 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=394, routed)         0.495     0.373    vga/U12/v_count_reg[3]_3
    SLICE_X19Y70         LUT6 (Prop_lut6_I2_O)        0.028     0.401 r  vga/U12/strdata[9]_i_1/O
                         net (fo=1, routed)           0.000     0.401    vga/U12_n_107
    SLICE_X19Y70         FDRE                                         r  vga/strdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.924    -0.534    vga/CLK_OUT1
    SLICE_X19Y70         FDRE                                         r  vga/strdata_reg[9]/C
                         clock pessimism              0.339    -0.196    
                         clock uncertainty            0.201     0.006    
    SLICE_X19Y70         FDRE (Hold_fdre_C_D)         0.060     0.066    vga/strdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.187ns (20.050%)  route 0.746ns (79.950%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.691    -0.502    vga/U12/CLK_OUT3
    SLICE_X15Y64         FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.100    -0.402 r  vga/U12/v_count_reg[1]/Q
                         net (fo=17, routed)          0.252    -0.150    vga/U12/PRow[1]
    SLICE_X15Y65         LUT5 (Prop_lut5_I2_O)        0.028    -0.122 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=394, routed)         0.312     0.190    vga/U12/v_count_reg[3]_3
    SLICE_X21Y69         LUT6 (Prop_lut6_I2_O)        0.028     0.218 r  vga/U12/strdata[42]_i_2/O
                         net (fo=1, routed)           0.182     0.400    vga/U12/strdata[42]_i_2_n_1
    SLICE_X21Y69         LUT3 (Prop_lut3_I0_O)        0.031     0.431 r  vga/U12/strdata[42]_i_1/O
                         net (fo=1, routed)           0.000     0.431    vga/U12_n_106
    SLICE_X21Y69         FDRE                                         r  vga/strdata_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.924    -0.534    vga/CLK_OUT1
    SLICE_X21Y69         FDRE                                         r  vga/strdata_reg[42]/C
                         clock pessimism              0.339    -0.196    
                         clock uncertainty            0.201     0.006    
    SLICE_X21Y69         FDRE (Hold_fdre_C_D)         0.075     0.081    vga/strdata_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[34]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.156ns (16.172%)  route 0.809ns (83.828%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.691    -0.502    vga/U12/CLK_OUT3
    SLICE_X15Y64         FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.100    -0.402 r  vga/U12/v_count_reg[1]/Q
                         net (fo=17, routed)          0.252    -0.150    vga/U12/PRow[1]
    SLICE_X15Y65         LUT5 (Prop_lut5_I2_O)        0.028    -0.122 r  vga/U12/MEMBUF_reg_0_63_0_2_i_9/O
                         net (fo=394, routed)         0.557     0.435    vga/U12/v_count_reg[3]_3
    SLICE_X18Y70         LUT6 (Prop_lut6_I2_O)        0.028     0.463 r  vga/U12/strdata[34]_i_1/O
                         net (fo=1, routed)           0.000     0.463    vga/U12_n_111
    SLICE_X18Y70         FDSE                                         r  vga/strdata_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.924    -0.534    vga/CLK_OUT1
    SLICE_X18Y70         FDSE                                         r  vga/strdata_reg[34]/C
                         clock pessimism              0.339    -0.196    
                         clock uncertainty            0.201     0.006    
    SLICE_X18Y70         FDSE (Hold_fdse_C_D)         0.087     0.093    vga/strdata_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.463    
  -------------------------------------------------------------------
                         slack                                  0.370    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :           23  Failing Endpoints,  Worst Slack       -0.466ns,  Total Violation       -3.399ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.866ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.466ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.968ns  (logic 1.454ns (18.248%)  route 6.514ns (81.752%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT5=5 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.063ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.341    -2.253    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.210 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    -1.779    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.686 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.623    -0.063    core/reg_ID_EX/debug_clk
    SLICE_X49Y87         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.223     0.160 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.497     0.657    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X46Y88         LUT3 (Prop_lut3_I2_O)        0.043     0.700 r  core/mux_A_EXE/ALUO_MEM[27]_i_8/O
                         net (fo=14, routed)          0.587     1.287    core/reg_ID_EX/ALUA_EXE[25]
    SLICE_X51Y87         LUT5 (Prop_lut5_I0_O)        0.043     1.330 r  core/reg_ID_EX/ALUO_MEM[17]_i_15/O
                         net (fo=2, routed)           0.435     1.765    core/reg_ID_EX/ALUO_MEM[17]_i_15_n_1
    SLICE_X51Y83         LUT5 (Prop_lut5_I0_O)        0.043     1.808 r  core/reg_ID_EX/ALUO_MEM[13]_i_12/O
                         net (fo=2, routed)           0.457     2.265    core/reg_ID_EX/ALUO_MEM[13]_i_12_n_1
    SLICE_X47Y83         LUT5 (Prop_lut5_I4_O)        0.043     2.308 r  core/reg_ID_EX/ALUO_MEM[13]_i_9/O
                         net (fo=2, routed)           0.486     2.794    core/reg_ID_EX/ALUO_MEM[13]_i_9_n_1
    SLICE_X46Y82         LUT6 (Prop_lut6_I2_O)        0.043     2.837 r  core/reg_ID_EX/ALUO_MEM[12]_i_6/O
                         net (fo=1, routed)           0.358     3.195    core/reg_ID_EX/ALUO_MEM[12]_i_6_n_1
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.043     3.238 r  core/reg_ID_EX/ALUO_MEM[12]_i_4/O
                         net (fo=1, routed)           0.479     3.717    core/reg_ID_EX/ALUO_MEM[12]_i_4_n_1
    SLICE_X43Y83         LUT6 (Prop_lut6_I5_O)        0.043     3.760 r  core/reg_ID_EX/ALUO_MEM[12]_i_1/O
                         net (fo=3, routed)           0.330     4.090    core/hazard_unit/D[12]
    SLICE_X41Y83         LUT6 (Prop_lut6_I4_O)        0.043     4.133 r  core/hazard_unit/B_EX[12]_i_1/O
                         net (fo=4, routed)           0.548     4.680    core/hazard_unit/ALUO_MEM_reg[30][12]
    SLICE_X38Y86         LUT6 (Prop_lut6_I1_O)        0.043     4.723 r  core/hazard_unit/IR_ID[31]_i_33/O
                         net (fo=1, routed)           0.000     4.723    core/cmp_ID/IR_ID_reg[31]_i_9_0[0]
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.969 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.969    core/cmp_ID/IR_ID_reg[31]_i_16_n_1
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.079 f  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.263     5.342    core/hazard_unit/CO[0]
    SLICE_X36Y87         LUT6 (Prop_lut6_I3_O)        0.128     5.470 r  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.346     5.816    core/ctrl/IR_ID_reg[0]_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I1_O)        0.043     5.859 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.483     6.342    core/U1_3/Branch_ctrl
    SLICE_X30Y83         LUT6 (Prop_lut6_I1_O)        0.043     6.385 r  core/U1_3/data_buf_reg_0_3_6_11_i_81/O
                         net (fo=1, routed)           0.000     6.385    core/U1_3/data_buf_reg_0_3_6_11_i_81_n_1
    SLICE_X30Y83         MUXF7 (Prop_muxf7_I0_O)      0.107     6.492 r  core/U1_3/data_buf_reg_0_3_6_11_i_34/O
                         net (fo=1, routed)           0.553     7.045    core/U1_3/data_buf_reg_0_3_6_11_i_34_n_1
    SLICE_X33Y82         LUT6 (Prop_lut6_I5_O)        0.124     7.169 r  core/U1_3/data_buf_reg_0_3_6_11_i_10/O
                         net (fo=1, routed)           0.230     7.398    vga/U12/Test_signal[1]
    SLICE_X33Y82         LUT5 (Prop_lut5_I0_O)        0.043     7.441 r  vga/U12/data_buf_reg_0_3_6_11_i_2/O
                         net (fo=1, routed)           0.464     7.905    vga/data_buf_reg_0_3_6_11/DIA0
    SLICE_X38Y83         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.487     8.581    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X38Y83         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/CLK
                         clock pessimism             -0.832     7.750    
                         clock uncertainty           -0.215     7.535    
    SLICE_X38Y83         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.439    vga/data_buf_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -7.905    
  -------------------------------------------------------------------
                         slack                                 -0.466    

Slack (VIOLATED) :        -0.309ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.772ns  (logic 1.454ns (18.709%)  route 6.318ns (81.291%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT5=5 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.063ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.341    -2.253    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.210 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    -1.779    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.686 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.623    -0.063    core/reg_ID_EX/debug_clk
    SLICE_X49Y87         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.223     0.160 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.497     0.657    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X46Y88         LUT3 (Prop_lut3_I2_O)        0.043     0.700 r  core/mux_A_EXE/ALUO_MEM[27]_i_8/O
                         net (fo=14, routed)          0.587     1.287    core/reg_ID_EX/ALUA_EXE[25]
    SLICE_X51Y87         LUT5 (Prop_lut5_I0_O)        0.043     1.330 r  core/reg_ID_EX/ALUO_MEM[17]_i_15/O
                         net (fo=2, routed)           0.435     1.765    core/reg_ID_EX/ALUO_MEM[17]_i_15_n_1
    SLICE_X51Y83         LUT5 (Prop_lut5_I0_O)        0.043     1.808 r  core/reg_ID_EX/ALUO_MEM[13]_i_12/O
                         net (fo=2, routed)           0.457     2.265    core/reg_ID_EX/ALUO_MEM[13]_i_12_n_1
    SLICE_X47Y83         LUT5 (Prop_lut5_I4_O)        0.043     2.308 r  core/reg_ID_EX/ALUO_MEM[13]_i_9/O
                         net (fo=2, routed)           0.486     2.794    core/reg_ID_EX/ALUO_MEM[13]_i_9_n_1
    SLICE_X46Y82         LUT6 (Prop_lut6_I2_O)        0.043     2.837 r  core/reg_ID_EX/ALUO_MEM[12]_i_6/O
                         net (fo=1, routed)           0.358     3.195    core/reg_ID_EX/ALUO_MEM[12]_i_6_n_1
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.043     3.238 r  core/reg_ID_EX/ALUO_MEM[12]_i_4/O
                         net (fo=1, routed)           0.479     3.717    core/reg_ID_EX/ALUO_MEM[12]_i_4_n_1
    SLICE_X43Y83         LUT6 (Prop_lut6_I5_O)        0.043     3.760 r  core/reg_ID_EX/ALUO_MEM[12]_i_1/O
                         net (fo=3, routed)           0.330     4.090    core/hazard_unit/D[12]
    SLICE_X41Y83         LUT6 (Prop_lut6_I4_O)        0.043     4.133 r  core/hazard_unit/B_EX[12]_i_1/O
                         net (fo=4, routed)           0.548     4.680    core/hazard_unit/ALUO_MEM_reg[30][12]
    SLICE_X38Y86         LUT6 (Prop_lut6_I1_O)        0.043     4.723 r  core/hazard_unit/IR_ID[31]_i_33/O
                         net (fo=1, routed)           0.000     4.723    core/cmp_ID/IR_ID_reg[31]_i_9_0[0]
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.969 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.969    core/cmp_ID/IR_ID_reg[31]_i_16_n_1
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.079 f  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.263     5.342    core/hazard_unit/CO[0]
    SLICE_X36Y87         LUT6 (Prop_lut6_I3_O)        0.128     5.470 r  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.346     5.816    core/ctrl/IR_ID_reg[0]_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I1_O)        0.043     5.859 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.525     6.384    core/U1_3/Branch_ctrl
    SLICE_X31Y83         LUT6 (Prop_lut6_I1_O)        0.043     6.427 r  core/U1_3/data_buf_reg_0_3_6_11_i_94/O
                         net (fo=1, routed)           0.000     6.427    core/U1_3/data_buf_reg_0_3_6_11_i_94_n_1
    SLICE_X31Y83         MUXF7 (Prop_muxf7_I0_O)      0.107     6.534 r  core/U1_3/data_buf_reg_0_3_6_11_i_42/O
                         net (fo=1, routed)           0.348     6.882    core/U1_3/data_buf_reg_0_3_6_11_i_42_n_1
    SLICE_X29Y83         LUT6 (Prop_lut6_I5_O)        0.124     7.006 r  core/U1_3/data_buf_reg_0_3_6_11_i_13/O
                         net (fo=1, routed)           0.181     7.188    vga/U12/Test_signal[3]
    SLICE_X31Y83         LUT5 (Prop_lut5_I0_O)        0.043     7.231 r  vga/U12/data_buf_reg_0_3_6_11_i_3/O
                         net (fo=1, routed)           0.478     7.709    vga/data_buf_reg_0_3_6_11/DIB1
    SLICE_X38Y83         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.487     8.581    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X38Y83         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism             -0.832     7.750    
                         clock uncertainty           -0.215     7.535    
    SLICE_X38Y83         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     7.400    vga/data_buf_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.400    
                         arrival time                          -7.709    
  -------------------------------------------------------------------
                         slack                                 -0.309    

Slack (VIOLATED) :        -0.296ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.783ns  (logic 1.454ns (18.683%)  route 6.329ns (81.317%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT5=5 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.063ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.341    -2.253    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.210 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    -1.779    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.686 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.623    -0.063    core/reg_ID_EX/debug_clk
    SLICE_X49Y87         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.223     0.160 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.497     0.657    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X46Y88         LUT3 (Prop_lut3_I2_O)        0.043     0.700 r  core/mux_A_EXE/ALUO_MEM[27]_i_8/O
                         net (fo=14, routed)          0.587     1.287    core/reg_ID_EX/ALUA_EXE[25]
    SLICE_X51Y87         LUT5 (Prop_lut5_I0_O)        0.043     1.330 r  core/reg_ID_EX/ALUO_MEM[17]_i_15/O
                         net (fo=2, routed)           0.435     1.765    core/reg_ID_EX/ALUO_MEM[17]_i_15_n_1
    SLICE_X51Y83         LUT5 (Prop_lut5_I0_O)        0.043     1.808 r  core/reg_ID_EX/ALUO_MEM[13]_i_12/O
                         net (fo=2, routed)           0.457     2.265    core/reg_ID_EX/ALUO_MEM[13]_i_12_n_1
    SLICE_X47Y83         LUT5 (Prop_lut5_I4_O)        0.043     2.308 r  core/reg_ID_EX/ALUO_MEM[13]_i_9/O
                         net (fo=2, routed)           0.486     2.794    core/reg_ID_EX/ALUO_MEM[13]_i_9_n_1
    SLICE_X46Y82         LUT6 (Prop_lut6_I2_O)        0.043     2.837 r  core/reg_ID_EX/ALUO_MEM[12]_i_6/O
                         net (fo=1, routed)           0.358     3.195    core/reg_ID_EX/ALUO_MEM[12]_i_6_n_1
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.043     3.238 r  core/reg_ID_EX/ALUO_MEM[12]_i_4/O
                         net (fo=1, routed)           0.479     3.717    core/reg_ID_EX/ALUO_MEM[12]_i_4_n_1
    SLICE_X43Y83         LUT6 (Prop_lut6_I5_O)        0.043     3.760 r  core/reg_ID_EX/ALUO_MEM[12]_i_1/O
                         net (fo=3, routed)           0.330     4.090    core/hazard_unit/D[12]
    SLICE_X41Y83         LUT6 (Prop_lut6_I4_O)        0.043     4.133 r  core/hazard_unit/B_EX[12]_i_1/O
                         net (fo=4, routed)           0.548     4.680    core/hazard_unit/ALUO_MEM_reg[30][12]
    SLICE_X38Y86         LUT6 (Prop_lut6_I1_O)        0.043     4.723 r  core/hazard_unit/IR_ID[31]_i_33/O
                         net (fo=1, routed)           0.000     4.723    core/cmp_ID/IR_ID_reg[31]_i_9_0[0]
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.969 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.969    core/cmp_ID/IR_ID_reg[31]_i_16_n_1
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.079 f  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.263     5.342    core/hazard_unit/CO[0]
    SLICE_X36Y87         LUT6 (Prop_lut6_I3_O)        0.128     5.470 r  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.346     5.816    core/ctrl/IR_ID_reg[0]_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I1_O)        0.043     5.859 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.477     6.336    core/U1_3/Branch_ctrl
    SLICE_X32Y81         LUT6 (Prop_lut6_I1_O)        0.043     6.379 r  core/U1_3/data_buf_reg_0_3_6_11_i_130/O
                         net (fo=1, routed)           0.000     6.379    core/U1_3/data_buf_reg_0_3_6_11_i_130_n_1
    SLICE_X32Y81         MUXF7 (Prop_muxf7_I0_O)      0.107     6.486 r  core/U1_3/data_buf_reg_0_3_6_11_i_60/O
                         net (fo=1, routed)           0.414     6.900    core/U1_3/data_buf_reg_0_3_6_11_i_60_n_1
    SLICE_X34Y83         LUT6 (Prop_lut6_I5_O)        0.124     7.024 r  core/U1_3/data_buf_reg_0_3_6_11_i_20/O
                         net (fo=1, routed)           0.243     7.267    vga/U12/Test_signal[4]
    SLICE_X32Y83         LUT5 (Prop_lut5_I0_O)        0.043     7.310 r  vga/U12/data_buf_reg_0_3_6_11_i_6/O
                         net (fo=1, routed)           0.410     7.720    vga/data_buf_reg_0_3_6_11/DIC0
    SLICE_X38Y83         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.487     8.581    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X38Y83         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
                         clock pessimism             -0.832     7.750    
                         clock uncertainty           -0.215     7.535    
    SLICE_X38Y83         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     7.423    vga/data_buf_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          7.423    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                 -0.296    

Slack (VIOLATED) :        -0.280ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.663ns  (logic 1.562ns (20.384%)  route 6.101ns (79.616%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT5=4 LUT6=8 MUXF7=2)
  Clock Path Skew:        -2.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.063ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.341    -2.253    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.210 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    -1.779    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.686 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.623    -0.063    core/reg_ID_EX/debug_clk
    SLICE_X49Y87         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.223     0.160 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.497     0.657    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X46Y88         LUT3 (Prop_lut3_I2_O)        0.043     0.700 r  core/mux_A_EXE/ALUO_MEM[27]_i_8/O
                         net (fo=14, routed)          0.587     1.287    core/reg_ID_EX/ALUA_EXE[25]
    SLICE_X51Y87         LUT5 (Prop_lut5_I0_O)        0.043     1.330 r  core/reg_ID_EX/ALUO_MEM[17]_i_15/O
                         net (fo=2, routed)           0.435     1.765    core/reg_ID_EX/ALUO_MEM[17]_i_15_n_1
    SLICE_X51Y83         LUT5 (Prop_lut5_I0_O)        0.043     1.808 r  core/reg_ID_EX/ALUO_MEM[13]_i_12/O
                         net (fo=2, routed)           0.457     2.265    core/reg_ID_EX/ALUO_MEM[13]_i_12_n_1
    SLICE_X47Y83         LUT5 (Prop_lut5_I4_O)        0.043     2.308 r  core/reg_ID_EX/ALUO_MEM[13]_i_9/O
                         net (fo=2, routed)           0.486     2.794    core/reg_ID_EX/ALUO_MEM[13]_i_9_n_1
    SLICE_X46Y82         LUT6 (Prop_lut6_I2_O)        0.043     2.837 r  core/reg_ID_EX/ALUO_MEM[12]_i_6/O
                         net (fo=1, routed)           0.358     3.195    core/reg_ID_EX/ALUO_MEM[12]_i_6_n_1
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.043     3.238 r  core/reg_ID_EX/ALUO_MEM[12]_i_4/O
                         net (fo=1, routed)           0.479     3.717    core/reg_ID_EX/ALUO_MEM[12]_i_4_n_1
    SLICE_X43Y83         LUT6 (Prop_lut6_I5_O)        0.043     3.760 r  core/reg_ID_EX/ALUO_MEM[12]_i_1/O
                         net (fo=3, routed)           0.330     4.090    core/hazard_unit/D[12]
    SLICE_X41Y83         LUT6 (Prop_lut6_I4_O)        0.043     4.133 r  core/hazard_unit/B_EX[12]_i_1/O
                         net (fo=4, routed)           0.548     4.680    core/hazard_unit/ALUO_MEM_reg[30][12]
    SLICE_X38Y86         LUT6 (Prop_lut6_I1_O)        0.043     4.723 r  core/hazard_unit/IR_ID[31]_i_33/O
                         net (fo=1, routed)           0.000     4.723    core/cmp_ID/IR_ID_reg[31]_i_9_0[0]
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.969 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.969    core/cmp_ID/IR_ID_reg[31]_i_16_n_1
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.079 f  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.263     5.342    core/hazard_unit/CO[0]
    SLICE_X36Y87         LUT6 (Prop_lut6_I3_O)        0.128     5.470 r  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.346     5.816    core/ctrl/IR_ID_reg[0]_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I1_O)        0.043     5.859 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.378     6.237    core/U1_3/Branch_ctrl
    SLICE_X37Y81         LUT6 (Prop_lut6_I1_O)        0.043     6.280 r  core/U1_3/data_buf_reg_0_3_0_5_i_168/O
                         net (fo=1, routed)           0.000     6.280    core/U1_3/data_buf_reg_0_3_0_5_i_168_n_1
    SLICE_X37Y81         MUXF7 (Prop_muxf7_I0_O)      0.107     6.387 r  core/U1_3/data_buf_reg_0_3_0_5_i_95/O
                         net (fo=1, routed)           0.347     6.734    core/U1_3/data_buf_reg_0_3_0_5_i_95_n_1
    SLICE_X29Y81         LUT3 (Prop_lut3_I1_O)        0.124     6.858 r  core/U1_3/data_buf_reg_0_3_0_5_i_41/O
                         net (fo=1, routed)           0.101     6.958    core/U1_3_n_44
    SLICE_X29Y81         LUT6 (Prop_lut6_I1_O)        0.043     7.001 r  core/data_buf_reg_0_3_0_5_i_17/O
                         net (fo=1, routed)           0.000     7.001    vga/U12/debug_data[3]
    SLICE_X29Y81         MUXF7 (Prop_muxf7_I1_O)      0.108     7.109 r  vga/U12/data_buf_reg_0_3_0_5_i_4/O
                         net (fo=1, routed)           0.491     7.600    vga/data_buf_reg_0_3_0_5/DIB1
    SLICE_X38Y84         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.488     8.582    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X38Y84         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.832     7.751    
                         clock uncertainty           -0.215     7.536    
    SLICE_X38Y84         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.216     7.320    vga/data_buf_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                 -0.280    

Slack (VIOLATED) :        -0.244ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.701ns  (logic 1.454ns (18.882%)  route 6.247ns (81.118%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT5=5 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.063ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.341    -2.253    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.210 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    -1.779    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.686 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.623    -0.063    core/reg_ID_EX/debug_clk
    SLICE_X49Y87         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.223     0.160 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.497     0.657    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X46Y88         LUT3 (Prop_lut3_I2_O)        0.043     0.700 r  core/mux_A_EXE/ALUO_MEM[27]_i_8/O
                         net (fo=14, routed)          0.587     1.287    core/reg_ID_EX/ALUA_EXE[25]
    SLICE_X51Y87         LUT5 (Prop_lut5_I0_O)        0.043     1.330 r  core/reg_ID_EX/ALUO_MEM[17]_i_15/O
                         net (fo=2, routed)           0.435     1.765    core/reg_ID_EX/ALUO_MEM[17]_i_15_n_1
    SLICE_X51Y83         LUT5 (Prop_lut5_I0_O)        0.043     1.808 r  core/reg_ID_EX/ALUO_MEM[13]_i_12/O
                         net (fo=2, routed)           0.457     2.265    core/reg_ID_EX/ALUO_MEM[13]_i_12_n_1
    SLICE_X47Y83         LUT5 (Prop_lut5_I4_O)        0.043     2.308 r  core/reg_ID_EX/ALUO_MEM[13]_i_9/O
                         net (fo=2, routed)           0.486     2.794    core/reg_ID_EX/ALUO_MEM[13]_i_9_n_1
    SLICE_X46Y82         LUT6 (Prop_lut6_I2_O)        0.043     2.837 r  core/reg_ID_EX/ALUO_MEM[12]_i_6/O
                         net (fo=1, routed)           0.358     3.195    core/reg_ID_EX/ALUO_MEM[12]_i_6_n_1
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.043     3.238 r  core/reg_ID_EX/ALUO_MEM[12]_i_4/O
                         net (fo=1, routed)           0.479     3.717    core/reg_ID_EX/ALUO_MEM[12]_i_4_n_1
    SLICE_X43Y83         LUT6 (Prop_lut6_I5_O)        0.043     3.760 r  core/reg_ID_EX/ALUO_MEM[12]_i_1/O
                         net (fo=3, routed)           0.330     4.090    core/hazard_unit/D[12]
    SLICE_X41Y83         LUT6 (Prop_lut6_I4_O)        0.043     4.133 r  core/hazard_unit/B_EX[12]_i_1/O
                         net (fo=4, routed)           0.548     4.680    core/hazard_unit/ALUO_MEM_reg[30][12]
    SLICE_X38Y86         LUT6 (Prop_lut6_I1_O)        0.043     4.723 r  core/hazard_unit/IR_ID[31]_i_33/O
                         net (fo=1, routed)           0.000     4.723    core/cmp_ID/IR_ID_reg[31]_i_9_0[0]
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.969 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.969    core/cmp_ID/IR_ID_reg[31]_i_16_n_1
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.079 f  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.263     5.342    core/hazard_unit/CO[0]
    SLICE_X36Y87         LUT6 (Prop_lut6_I3_O)        0.128     5.470 r  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.346     5.816    core/ctrl/IR_ID_reg[0]_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I1_O)        0.043     5.859 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.392     6.251    core/U1_3/Branch_ctrl
    SLICE_X37Y91         LUT6 (Prop_lut6_I1_O)        0.043     6.294 r  core/U1_3/data_buf_reg_0_3_18_23_i_124/O
                         net (fo=1, routed)           0.000     6.294    core/U1_3/data_buf_reg_0_3_18_23_i_124_n_1
    SLICE_X37Y91         MUXF7 (Prop_muxf7_I0_O)      0.107     6.401 r  core/U1_3/data_buf_reg_0_3_18_23_i_55/O
                         net (fo=1, routed)           0.466     6.867    core/U1_3/data_buf_reg_0_3_18_23_i_55_n_1
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.991 r  core/U1_3/data_buf_reg_0_3_18_23_i_18/O
                         net (fo=1, routed)           0.236     7.227    vga/U12/Test_signal[13]
    SLICE_X37Y91         LUT5 (Prop_lut5_I0_O)        0.043     7.270 r  vga/U12/data_buf_reg_0_3_18_23_i_5/O
                         net (fo=1, routed)           0.368     7.638    vga/data_buf_reg_0_3_18_23/DIC1
    SLICE_X38Y90         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.492     8.586    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X38Y90         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/CLK
                         clock pessimism             -0.832     7.755    
                         clock uncertainty           -0.215     7.540    
    SLICE_X38Y90         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.393    vga/data_buf_reg_0_3_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.393    
                         arrival time                          -7.638    
  -------------------------------------------------------------------
                         slack                                 -0.244    

Slack (VIOLATED) :        -0.200ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.692ns  (logic 1.454ns (18.904%)  route 6.238ns (81.096%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT5=5 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 8.587 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.063ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.341    -2.253    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.210 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    -1.779    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.686 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.623    -0.063    core/reg_ID_EX/debug_clk
    SLICE_X49Y87         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.223     0.160 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.497     0.657    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X46Y88         LUT3 (Prop_lut3_I2_O)        0.043     0.700 r  core/mux_A_EXE/ALUO_MEM[27]_i_8/O
                         net (fo=14, routed)          0.587     1.287    core/reg_ID_EX/ALUA_EXE[25]
    SLICE_X51Y87         LUT5 (Prop_lut5_I0_O)        0.043     1.330 r  core/reg_ID_EX/ALUO_MEM[17]_i_15/O
                         net (fo=2, routed)           0.435     1.765    core/reg_ID_EX/ALUO_MEM[17]_i_15_n_1
    SLICE_X51Y83         LUT5 (Prop_lut5_I0_O)        0.043     1.808 r  core/reg_ID_EX/ALUO_MEM[13]_i_12/O
                         net (fo=2, routed)           0.457     2.265    core/reg_ID_EX/ALUO_MEM[13]_i_12_n_1
    SLICE_X47Y83         LUT5 (Prop_lut5_I4_O)        0.043     2.308 r  core/reg_ID_EX/ALUO_MEM[13]_i_9/O
                         net (fo=2, routed)           0.486     2.794    core/reg_ID_EX/ALUO_MEM[13]_i_9_n_1
    SLICE_X46Y82         LUT6 (Prop_lut6_I2_O)        0.043     2.837 r  core/reg_ID_EX/ALUO_MEM[12]_i_6/O
                         net (fo=1, routed)           0.358     3.195    core/reg_ID_EX/ALUO_MEM[12]_i_6_n_1
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.043     3.238 r  core/reg_ID_EX/ALUO_MEM[12]_i_4/O
                         net (fo=1, routed)           0.479     3.717    core/reg_ID_EX/ALUO_MEM[12]_i_4_n_1
    SLICE_X43Y83         LUT6 (Prop_lut6_I5_O)        0.043     3.760 r  core/reg_ID_EX/ALUO_MEM[12]_i_1/O
                         net (fo=3, routed)           0.330     4.090    core/hazard_unit/D[12]
    SLICE_X41Y83         LUT6 (Prop_lut6_I4_O)        0.043     4.133 r  core/hazard_unit/B_EX[12]_i_1/O
                         net (fo=4, routed)           0.548     4.680    core/hazard_unit/ALUO_MEM_reg[30][12]
    SLICE_X38Y86         LUT6 (Prop_lut6_I1_O)        0.043     4.723 r  core/hazard_unit/IR_ID[31]_i_33/O
                         net (fo=1, routed)           0.000     4.723    core/cmp_ID/IR_ID_reg[31]_i_9_0[0]
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.969 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.969    core/cmp_ID/IR_ID_reg[31]_i_16_n_1
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.079 f  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.263     5.342    core/hazard_unit/CO[0]
    SLICE_X36Y87         LUT6 (Prop_lut6_I3_O)        0.128     5.470 r  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.346     5.816    core/ctrl/IR_ID_reg[0]_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I1_O)        0.043     5.859 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.563     6.422    core/U1_3/Branch_ctrl
    SLICE_X39Y93         LUT6 (Prop_lut6_I1_O)        0.043     6.465 r  core/U1_3/data_buf_reg_0_3_24_29_i_147/O
                         net (fo=1, routed)           0.000     6.465    core/U1_3/data_buf_reg_0_3_24_29_i_147_n_1
    SLICE_X39Y93         MUXF7 (Prop_muxf7_I0_O)      0.107     6.572 r  core/U1_3/data_buf_reg_0_3_24_29_i_68/O
                         net (fo=1, routed)           0.377     6.949    core/U1_3/data_buf_reg_0_3_24_29_i_68_n_1
    SLICE_X39Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.073 r  core/U1_3/data_buf_reg_0_3_24_29_i_22/O
                         net (fo=1, routed)           0.236     7.308    vga/U12/Test_signal[18]
    SLICE_X39Y93         LUT5 (Prop_lut5_I0_O)        0.043     7.351 r  vga/U12/data_buf_reg_0_3_24_29_i_6/O
                         net (fo=1, routed)           0.277     7.629    vga/data_buf_reg_0_3_24_29/DIC0
    SLICE_X38Y92         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.493     8.587    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X38Y92         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/CLK
                         clock pessimism             -0.832     7.756    
                         clock uncertainty           -0.215     7.541    
    SLICE_X38Y92         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     7.429    vga/data_buf_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                          7.429    
                         arrival time                          -7.629    
  -------------------------------------------------------------------
                         slack                                 -0.200    

Slack (VIOLATED) :        -0.173ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.579ns  (logic 1.374ns (18.129%)  route 6.205ns (81.871%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -2.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.063ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.341    -2.253    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.210 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    -1.779    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.686 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.623    -0.063    core/reg_ID_EX/debug_clk
    SLICE_X49Y87         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.223     0.160 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.497     0.657    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X46Y88         LUT3 (Prop_lut3_I2_O)        0.043     0.700 r  core/mux_A_EXE/ALUO_MEM[27]_i_8/O
                         net (fo=14, routed)          0.587     1.287    core/reg_ID_EX/ALUA_EXE[25]
    SLICE_X51Y87         LUT5 (Prop_lut5_I0_O)        0.043     1.330 r  core/reg_ID_EX/ALUO_MEM[17]_i_15/O
                         net (fo=2, routed)           0.435     1.765    core/reg_ID_EX/ALUO_MEM[17]_i_15_n_1
    SLICE_X51Y83         LUT5 (Prop_lut5_I0_O)        0.043     1.808 r  core/reg_ID_EX/ALUO_MEM[13]_i_12/O
                         net (fo=2, routed)           0.457     2.265    core/reg_ID_EX/ALUO_MEM[13]_i_12_n_1
    SLICE_X47Y83         LUT5 (Prop_lut5_I4_O)        0.043     2.308 r  core/reg_ID_EX/ALUO_MEM[13]_i_9/O
                         net (fo=2, routed)           0.486     2.794    core/reg_ID_EX/ALUO_MEM[13]_i_9_n_1
    SLICE_X46Y82         LUT6 (Prop_lut6_I2_O)        0.043     2.837 r  core/reg_ID_EX/ALUO_MEM[12]_i_6/O
                         net (fo=1, routed)           0.358     3.195    core/reg_ID_EX/ALUO_MEM[12]_i_6_n_1
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.043     3.238 r  core/reg_ID_EX/ALUO_MEM[12]_i_4/O
                         net (fo=1, routed)           0.479     3.717    core/reg_ID_EX/ALUO_MEM[12]_i_4_n_1
    SLICE_X43Y83         LUT6 (Prop_lut6_I5_O)        0.043     3.760 r  core/reg_ID_EX/ALUO_MEM[12]_i_1/O
                         net (fo=3, routed)           0.330     4.090    core/hazard_unit/D[12]
    SLICE_X41Y83         LUT6 (Prop_lut6_I4_O)        0.043     4.133 r  core/hazard_unit/B_EX[12]_i_1/O
                         net (fo=4, routed)           0.548     4.680    core/hazard_unit/ALUO_MEM_reg[30][12]
    SLICE_X38Y86         LUT6 (Prop_lut6_I1_O)        0.043     4.723 r  core/hazard_unit/IR_ID[31]_i_33/O
                         net (fo=1, routed)           0.000     4.723    core/cmp_ID/IR_ID_reg[31]_i_9_0[0]
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.969 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.969    core/cmp_ID/IR_ID_reg[31]_i_16_n_1
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.079 r  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.263     5.342    core/hazard_unit/CO[0]
    SLICE_X36Y87         LUT6 (Prop_lut6_I3_O)        0.128     5.470 f  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.546     6.016    core/mux_IF/data_buf_reg_0_3_18_23_i_87_0
    SLICE_X33Y85         LUT6 (Prop_lut6_I3_O)        0.043     6.059 f  core/mux_IF/data_buf_reg_0_3_6_11_i_144/O
                         net (fo=1, routed)           0.232     6.291    core/U1_3/data_buf_reg_0_3_6_11_i_48_1
    SLICE_X33Y85         LUT6 (Prop_lut6_I1_O)        0.043     6.334 r  core/U1_3/data_buf_reg_0_3_6_11_i_111/O
                         net (fo=1, routed)           0.290     6.624    core/U1_3/data_buf_reg_0_3_6_11_i_111_n_1
    SLICE_X34Y82         LUT6 (Prop_lut6_I5_O)        0.043     6.667 r  core/U1_3/data_buf_reg_0_3_6_11_i_48/O
                         net (fo=1, routed)           0.326     6.992    core/U1_3_n_25
    SLICE_X34Y82         LUT6 (Prop_lut6_I1_O)        0.043     7.035 r  core/data_buf_reg_0_3_6_11_i_17/O
                         net (fo=1, routed)           0.000     7.035    vga/U12/debug_data[5]
    SLICE_X34Y82         MUXF7 (Prop_muxf7_I1_O)      0.108     7.143 r  vga/U12/data_buf_reg_0_3_6_11_i_4/O
                         net (fo=1, routed)           0.373     7.516    vga/data_buf_reg_0_3_6_11/DIB0
    SLICE_X38Y83         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.487     8.581    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X38Y83         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
                         clock pessimism             -0.832     7.750    
                         clock uncertainty           -0.215     7.535    
    SLICE_X38Y83         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.192     7.343    vga/data_buf_reg_0_3_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          7.343    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 -0.173    

Slack (VIOLATED) :        -0.173ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.580ns  (logic 1.562ns (20.608%)  route 6.018ns (79.392%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT5=4 LUT6=8 MUXF7=2)
  Clock Path Skew:        -2.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.063ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.341    -2.253    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.210 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    -1.779    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.686 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.623    -0.063    core/reg_ID_EX/debug_clk
    SLICE_X49Y87         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.223     0.160 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.497     0.657    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X46Y88         LUT3 (Prop_lut3_I2_O)        0.043     0.700 r  core/mux_A_EXE/ALUO_MEM[27]_i_8/O
                         net (fo=14, routed)          0.587     1.287    core/reg_ID_EX/ALUA_EXE[25]
    SLICE_X51Y87         LUT5 (Prop_lut5_I0_O)        0.043     1.330 r  core/reg_ID_EX/ALUO_MEM[17]_i_15/O
                         net (fo=2, routed)           0.435     1.765    core/reg_ID_EX/ALUO_MEM[17]_i_15_n_1
    SLICE_X51Y83         LUT5 (Prop_lut5_I0_O)        0.043     1.808 r  core/reg_ID_EX/ALUO_MEM[13]_i_12/O
                         net (fo=2, routed)           0.457     2.265    core/reg_ID_EX/ALUO_MEM[13]_i_12_n_1
    SLICE_X47Y83         LUT5 (Prop_lut5_I4_O)        0.043     2.308 r  core/reg_ID_EX/ALUO_MEM[13]_i_9/O
                         net (fo=2, routed)           0.486     2.794    core/reg_ID_EX/ALUO_MEM[13]_i_9_n_1
    SLICE_X46Y82         LUT6 (Prop_lut6_I2_O)        0.043     2.837 r  core/reg_ID_EX/ALUO_MEM[12]_i_6/O
                         net (fo=1, routed)           0.358     3.195    core/reg_ID_EX/ALUO_MEM[12]_i_6_n_1
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.043     3.238 r  core/reg_ID_EX/ALUO_MEM[12]_i_4/O
                         net (fo=1, routed)           0.479     3.717    core/reg_ID_EX/ALUO_MEM[12]_i_4_n_1
    SLICE_X43Y83         LUT6 (Prop_lut6_I5_O)        0.043     3.760 r  core/reg_ID_EX/ALUO_MEM[12]_i_1/O
                         net (fo=3, routed)           0.330     4.090    core/hazard_unit/D[12]
    SLICE_X41Y83         LUT6 (Prop_lut6_I4_O)        0.043     4.133 r  core/hazard_unit/B_EX[12]_i_1/O
                         net (fo=4, routed)           0.548     4.680    core/hazard_unit/ALUO_MEM_reg[30][12]
    SLICE_X38Y86         LUT6 (Prop_lut6_I1_O)        0.043     4.723 r  core/hazard_unit/IR_ID[31]_i_33/O
                         net (fo=1, routed)           0.000     4.723    core/cmp_ID/IR_ID_reg[31]_i_9_0[0]
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.969 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.969    core/cmp_ID/IR_ID_reg[31]_i_16_n_1
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.079 f  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.263     5.342    core/hazard_unit/CO[0]
    SLICE_X36Y87         LUT6 (Prop_lut6_I3_O)        0.128     5.470 r  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.346     5.816    core/ctrl/IR_ID_reg[0]_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I1_O)        0.043     5.859 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.395     6.254    core/U1_3/Branch_ctrl
    SLICE_X31Y82         LUT6 (Prop_lut6_I1_O)        0.043     6.297 r  core/U1_3/data_buf_reg_0_3_0_5_i_180/O
                         net (fo=1, routed)           0.000     6.297    core/U1_3/data_buf_reg_0_3_0_5_i_180_n_1
    SLICE_X31Y82         MUXF7 (Prop_muxf7_I0_O)      0.107     6.404 r  core/U1_3/data_buf_reg_0_3_0_5_i_105/O
                         net (fo=1, routed)           0.179     6.583    core/U1_3/data_buf_reg_0_3_0_5_i_105_n_1
    SLICE_X29Y82         LUT3 (Prop_lut3_I1_O)        0.124     6.707 r  core/U1_3/data_buf_reg_0_3_0_5_i_45/O
                         net (fo=1, routed)           0.184     6.891    core/U1_3_n_43
    SLICE_X30Y82         LUT6 (Prop_lut6_I1_O)        0.043     6.934 r  core/data_buf_reg_0_3_0_5_i_19/O
                         net (fo=1, routed)           0.000     6.934    vga/U12/debug_data[2]
    SLICE_X30Y82         MUXF7 (Prop_muxf7_I1_O)      0.108     7.042 r  vga/U12/data_buf_reg_0_3_0_5_i_5/O
                         net (fo=1, routed)           0.475     7.517    vga/data_buf_reg_0_3_0_5/DIB0
    SLICE_X38Y84         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.488     8.582    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X38Y84         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.832     7.751    
                         clock uncertainty           -0.215     7.536    
    SLICE_X38Y84         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.192     7.344    vga/data_buf_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          7.344    
                         arrival time                          -7.517    
  -------------------------------------------------------------------
                         slack                                 -0.173    

Slack (VIOLATED) :        -0.171ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.632ns  (logic 1.454ns (19.051%)  route 6.178ns (80.949%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT5=5 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.063ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.341    -2.253    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.210 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    -1.779    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.686 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.623    -0.063    core/reg_ID_EX/debug_clk
    SLICE_X49Y87         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.223     0.160 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.497     0.657    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X46Y88         LUT3 (Prop_lut3_I2_O)        0.043     0.700 r  core/mux_A_EXE/ALUO_MEM[27]_i_8/O
                         net (fo=14, routed)          0.587     1.287    core/reg_ID_EX/ALUA_EXE[25]
    SLICE_X51Y87         LUT5 (Prop_lut5_I0_O)        0.043     1.330 r  core/reg_ID_EX/ALUO_MEM[17]_i_15/O
                         net (fo=2, routed)           0.435     1.765    core/reg_ID_EX/ALUO_MEM[17]_i_15_n_1
    SLICE_X51Y83         LUT5 (Prop_lut5_I0_O)        0.043     1.808 r  core/reg_ID_EX/ALUO_MEM[13]_i_12/O
                         net (fo=2, routed)           0.457     2.265    core/reg_ID_EX/ALUO_MEM[13]_i_12_n_1
    SLICE_X47Y83         LUT5 (Prop_lut5_I4_O)        0.043     2.308 r  core/reg_ID_EX/ALUO_MEM[13]_i_9/O
                         net (fo=2, routed)           0.486     2.794    core/reg_ID_EX/ALUO_MEM[13]_i_9_n_1
    SLICE_X46Y82         LUT6 (Prop_lut6_I2_O)        0.043     2.837 r  core/reg_ID_EX/ALUO_MEM[12]_i_6/O
                         net (fo=1, routed)           0.358     3.195    core/reg_ID_EX/ALUO_MEM[12]_i_6_n_1
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.043     3.238 r  core/reg_ID_EX/ALUO_MEM[12]_i_4/O
                         net (fo=1, routed)           0.479     3.717    core/reg_ID_EX/ALUO_MEM[12]_i_4_n_1
    SLICE_X43Y83         LUT6 (Prop_lut6_I5_O)        0.043     3.760 r  core/reg_ID_EX/ALUO_MEM[12]_i_1/O
                         net (fo=3, routed)           0.330     4.090    core/hazard_unit/D[12]
    SLICE_X41Y83         LUT6 (Prop_lut6_I4_O)        0.043     4.133 r  core/hazard_unit/B_EX[12]_i_1/O
                         net (fo=4, routed)           0.548     4.680    core/hazard_unit/ALUO_MEM_reg[30][12]
    SLICE_X38Y86         LUT6 (Prop_lut6_I1_O)        0.043     4.723 r  core/hazard_unit/IR_ID[31]_i_33/O
                         net (fo=1, routed)           0.000     4.723    core/cmp_ID/IR_ID_reg[31]_i_9_0[0]
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.969 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.969    core/cmp_ID/IR_ID_reg[31]_i_16_n_1
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.079 f  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.263     5.342    core/hazard_unit/CO[0]
    SLICE_X36Y87         LUT6 (Prop_lut6_I3_O)        0.128     5.470 r  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.346     5.816    core/ctrl/IR_ID_reg[0]_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I1_O)        0.043     5.859 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.357     6.216    core/U1_3/Branch_ctrl
    SLICE_X32Y87         LUT6 (Prop_lut6_I1_O)        0.043     6.259 r  core/U1_3/data_buf_reg_0_3_12_17_i_67/O
                         net (fo=1, routed)           0.000     6.259    core/U1_3/data_buf_reg_0_3_12_17_i_67_n_1
    SLICE_X32Y87         MUXF7 (Prop_muxf7_I0_O)      0.107     6.366 r  core/U1_3/data_buf_reg_0_3_12_17_i_26/O
                         net (fo=1, routed)           0.471     6.837    core/U1_3/data_buf_reg_0_3_12_17_i_26_n_1
    SLICE_X32Y88         LUT6 (Prop_lut6_I5_O)        0.124     6.961 r  core/U1_3/data_buf_reg_0_3_12_17_i_7/O
                         net (fo=1, routed)           0.283     7.244    vga/U12/Test_signal[6]
    SLICE_X36Y88         LUT5 (Prop_lut5_I0_O)        0.043     7.287 r  vga/U12/data_buf_reg_0_3_12_17_i_1/O
                         net (fo=1, routed)           0.282     7.569    vga/data_buf_reg_0_3_12_17/DIA1
    SLICE_X38Y88         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.490     8.584    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X38Y88         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
                         clock pessimism             -0.832     7.753    
                         clock uncertainty           -0.215     7.538    
    SLICE_X38Y88         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.398    vga/data_buf_reg_0_3_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.398    
                         arrival time                          -7.569    
  -------------------------------------------------------------------
                         slack                                 -0.171    

Slack (VIOLATED) :        -0.156ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.563ns  (logic 1.579ns (20.879%)  route 5.984ns (79.121%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT5=4 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.063ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.341    -2.253    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.043    -2.210 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.431    -1.779    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.686 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.623    -0.063    core/reg_ID_EX/debug_clk
    SLICE_X49Y87         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.223     0.160 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.497     0.657    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X46Y88         LUT3 (Prop_lut3_I2_O)        0.043     0.700 r  core/mux_A_EXE/ALUO_MEM[27]_i_8/O
                         net (fo=14, routed)          0.587     1.287    core/reg_ID_EX/ALUA_EXE[25]
    SLICE_X51Y87         LUT5 (Prop_lut5_I0_O)        0.043     1.330 r  core/reg_ID_EX/ALUO_MEM[17]_i_15/O
                         net (fo=2, routed)           0.435     1.765    core/reg_ID_EX/ALUO_MEM[17]_i_15_n_1
    SLICE_X51Y83         LUT5 (Prop_lut5_I0_O)        0.043     1.808 r  core/reg_ID_EX/ALUO_MEM[13]_i_12/O
                         net (fo=2, routed)           0.457     2.265    core/reg_ID_EX/ALUO_MEM[13]_i_12_n_1
    SLICE_X47Y83         LUT5 (Prop_lut5_I4_O)        0.043     2.308 r  core/reg_ID_EX/ALUO_MEM[13]_i_9/O
                         net (fo=2, routed)           0.486     2.794    core/reg_ID_EX/ALUO_MEM[13]_i_9_n_1
    SLICE_X46Y82         LUT6 (Prop_lut6_I2_O)        0.043     2.837 r  core/reg_ID_EX/ALUO_MEM[12]_i_6/O
                         net (fo=1, routed)           0.358     3.195    core/reg_ID_EX/ALUO_MEM[12]_i_6_n_1
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.043     3.238 r  core/reg_ID_EX/ALUO_MEM[12]_i_4/O
                         net (fo=1, routed)           0.479     3.717    core/reg_ID_EX/ALUO_MEM[12]_i_4_n_1
    SLICE_X43Y83         LUT6 (Prop_lut6_I5_O)        0.043     3.760 r  core/reg_ID_EX/ALUO_MEM[12]_i_1/O
                         net (fo=3, routed)           0.330     4.090    core/hazard_unit/D[12]
    SLICE_X41Y83         LUT6 (Prop_lut6_I4_O)        0.043     4.133 r  core/hazard_unit/B_EX[12]_i_1/O
                         net (fo=4, routed)           0.548     4.680    core/hazard_unit/ALUO_MEM_reg[30][12]
    SLICE_X38Y86         LUT6 (Prop_lut6_I1_O)        0.043     4.723 r  core/hazard_unit/IR_ID[31]_i_33/O
                         net (fo=1, routed)           0.000     4.723    core/cmp_ID/IR_ID_reg[31]_i_9_0[0]
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.969 r  core/cmp_ID/IR_ID_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.969    core/cmp_ID/IR_ID_reg[31]_i_16_n_1
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.079 f  core/cmp_ID/IR_ID_reg[31]_i_9/CO[2]
                         net (fo=2, routed)           0.263     5.342    core/hazard_unit/CO[0]
    SLICE_X36Y87         LUT6 (Prop_lut6_I3_O)        0.128     5.470 r  core/hazard_unit/IR_ID[31]_i_6/O
                         net (fo=11, routed)          0.346     5.816    core/ctrl/IR_ID_reg[0]_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I1_O)        0.043     5.859 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=95, routed)          0.470     6.328    core/U1_3/Branch_ctrl
    SLICE_X36Y82         LUT6 (Prop_lut6_I1_O)        0.043     6.371 r  core/U1_3/data_buf_reg_0_3_0_5_i_193/O
                         net (fo=1, routed)           0.000     6.371    core/U1_3/data_buf_reg_0_3_0_5_i_193_n_1
    SLICE_X36Y82         MUXF7 (Prop_muxf7_I0_O)      0.120     6.491 r  core/U1_3/data_buf_reg_0_3_0_5_i_128/O
                         net (fo=1, routed)           0.000     6.491    core/U1_3/data_buf_reg_0_3_0_5_i_128_n_1
    SLICE_X36Y82         MUXF8 (Prop_muxf8_I0_O)      0.045     6.536 r  core/U1_3/data_buf_reg_0_3_0_5_i_57/O
                         net (fo=1, routed)           0.188     6.725    core/U1_3_n_3
    SLICE_X36Y83         LUT6 (Prop_lut6_I1_O)        0.126     6.851 r  core/data_buf_reg_0_3_0_5_i_24/O
                         net (fo=1, routed)           0.000     6.851    vga/U12/debug_data[4]
    SLICE_X36Y83         MUXF7 (Prop_muxf7_I1_O)      0.108     6.959 r  vga/U12/data_buf_reg_0_3_0_5_i_7/O
                         net (fo=1, routed)           0.541     7.500    vga/data_buf_reg_0_3_0_5/DIC0
    SLICE_X38Y84         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.488     8.582    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X38Y84         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.832     7.751    
                         clock uncertainty           -0.215     7.536    
    SLICE_X38Y84         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.193     7.343    vga/data_buf_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          7.343    
                         arrival time                          -7.500    
  -------------------------------------------------------------------
                         slack                                 -0.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.184ns (27.320%)  route 0.490ns (72.680%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    0.341ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.367    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.341 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.682     0.341    core/reg_EXE_MEM/debug_clk
    SLICE_X43Y93         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.100     0.441 r  core/reg_EXE_MEM/IR_MEM_reg[24]/Q
                         net (fo=2, routed)           0.122     0.562    core/U1_3/inst_MEM[20]
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.028     0.590 r  core/U1_3/data_buf_reg_0_3_24_29_i_33/O
                         net (fo=1, routed)           0.124     0.714    core/U1_3/data_buf_reg_0_3_24_29_i_33_n_1
    SLICE_X41Y93         LUT6 (Prop_lut6_I0_O)        0.028     0.742 r  core/U1_3/data_buf_reg_0_3_24_29_i_10/O
                         net (fo=1, routed)           0.109     0.851    vga/U12/Test_signal[14]
    SLICE_X40Y93         LUT5 (Prop_lut5_I0_O)        0.028     0.879 r  vga/U12/data_buf_reg_0_3_24_29_i_2/O
                         net (fo=1, routed)           0.135     1.014    vga/data_buf_reg_0_3_24_29/DIA0
    SLICE_X38Y92         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.922    -0.536    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X38Y92         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/CLK
                         clock pessimism              0.339    -0.198    
                         clock uncertainty            0.215     0.017    
    SLICE_X38Y92         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.148    vga/data_buf_reg_0_3_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.184ns (28.008%)  route 0.473ns (71.992%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    0.345ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.367    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.341 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.686     0.345    core/reg_EXE_MEM/debug_clk
    SLICE_X35Y91         FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.100     0.445 r  core/reg_EXE_MEM/PCurrent_MEM_reg[21]/Q
                         net (fo=2, routed)           0.063     0.508    core/U1_3/data_buf_reg_0_3_30_31_i_5_1[17]
    SLICE_X34Y91         LUT5 (Prop_lut5_I0_O)        0.028     0.536 r  core/U1_3/data_buf_reg_0_3_18_23_i_36/O
                         net (fo=1, routed)           0.151     0.687    core/U1_3/data_buf_reg_0_3_18_23_i_36_n_1
    SLICE_X33Y91         LUT6 (Prop_lut6_I0_O)        0.028     0.715 r  core/U1_3/data_buf_reg_0_3_18_23_i_12/O
                         net (fo=1, routed)           0.051     0.766    vga/U12/Test_signal[11]
    SLICE_X33Y91         LUT5 (Prop_lut5_I0_O)        0.028     0.794 r  vga/U12/data_buf_reg_0_3_18_23_i_3/O
                         net (fo=1, routed)           0.208     1.002    vga/data_buf_reg_0_3_18_23/DIB1
    SLICE_X38Y90         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.922    -0.536    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X38Y90         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
                         clock pessimism              0.339    -0.198    
                         clock uncertainty            0.215     0.017    
    SLICE_X38Y90         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     0.132    vga/data_buf_reg_0_3_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.184ns (26.755%)  route 0.504ns (73.245%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    0.341ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.367    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.341 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.682     0.341    core/reg_EXE_MEM/debug_clk
    SLICE_X45Y95         FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.100     0.441 r  core/reg_EXE_MEM/PCurrent_MEM_reg[28]/Q
                         net (fo=2, routed)           0.117     0.557    core/U1_3/data_buf_reg_0_3_30_31_i_5_1[24]
    SLICE_X44Y94         LUT6 (Prop_lut6_I0_O)        0.028     0.585 r  core/U1_3/data_buf_reg_0_3_24_29_i_65/O
                         net (fo=1, routed)           0.139     0.724    core/U1_3/data_buf_reg_0_3_24_29_i_65_n_1
    SLICE_X39Y93         LUT6 (Prop_lut6_I0_O)        0.028     0.752 r  core/U1_3/data_buf_reg_0_3_24_29_i_22/O
                         net (fo=1, routed)           0.115     0.867    vga/U12/Test_signal[18]
    SLICE_X39Y93         LUT5 (Prop_lut5_I0_O)        0.028     0.895 r  vga/U12/data_buf_reg_0_3_24_29_i_6/O
                         net (fo=1, routed)           0.133     1.028    vga/data_buf_reg_0_3_24_29/DIC0
    SLICE_X38Y92         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.922    -0.536    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X38Y92         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/CLK
                         clock pessimism              0.339    -0.198    
                         clock uncertainty            0.215     0.017    
    SLICE_X38Y92         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.146    vga/data_buf_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.184ns (26.624%)  route 0.507ns (73.376%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    0.341ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.367    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.341 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.682     0.341    core/reg_EXE_MEM/debug_clk
    SLICE_X43Y94         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.100     0.441 r  core/reg_EXE_MEM/IR_MEM_reg[30]/Q
                         net (fo=2, routed)           0.136     0.577    core/U1_3/inst_MEM[26]
    SLICE_X43Y94         LUT6 (Prop_lut6_I2_O)        0.028     0.605 r  core/U1_3/data_buf_reg_0_3_30_31_i_12/O
                         net (fo=1, routed)           0.135     0.739    core/U1_3/data_buf_reg_0_3_30_31_i_12_n_1
    SLICE_X40Y94         LUT6 (Prop_lut6_I0_O)        0.028     0.767 r  core/U1_3/data_buf_reg_0_3_30_31_i_5/O
                         net (fo=1, routed)           0.088     0.856    vga/U12/Test_signal[20]
    SLICE_X39Y94         LUT5 (Prop_lut5_I0_O)        0.028     0.884 r  vga/U12/data_buf_reg_0_3_30_31_i_2/O
                         net (fo=1, routed)           0.148     1.032    vga/data_buf_reg_0_3_30_31/DIA0
    SLICE_X38Y91         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.922    -0.536    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X38Y91         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/CLK
                         clock pessimism              0.339    -0.198    
                         clock uncertainty            0.215     0.017    
    SLICE_X38Y91         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.148    vga/data_buf_reg_0_3_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.184ns (26.447%)  route 0.512ns (73.553%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.542ns
    Source Clock Delay      (SCD):    0.342ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.367    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.341 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.683     0.342    core/reg_EXE_MEM/debug_clk
    SLICE_X31Y83         FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.100     0.442 r  core/reg_EXE_MEM/PCurrent_MEM_reg[6]/Q
                         net (fo=2, routed)           0.063     0.505    core/U1_3/data_buf_reg_0_3_30_31_i_5_1[2]
    SLICE_X30Y83         LUT6 (Prop_lut6_I0_O)        0.028     0.533 r  core/U1_3/data_buf_reg_0_3_6_11_i_31/O
                         net (fo=1, routed)           0.100     0.633    core/U1_3/data_buf_reg_0_3_6_11_i_31_n_1
    SLICE_X33Y82         LUT6 (Prop_lut6_I0_O)        0.028     0.661 r  core/U1_3/data_buf_reg_0_3_6_11_i_10/O
                         net (fo=1, routed)           0.117     0.778    vga/U12/Test_signal[1]
    SLICE_X33Y82         LUT5 (Prop_lut5_I0_O)        0.028     0.806 r  vga/U12/data_buf_reg_0_3_6_11_i_2/O
                         net (fo=1, routed)           0.232     1.037    vga/data_buf_reg_0_3_6_11/DIA0
    SLICE_X38Y83         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.916    -0.542    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X38Y83         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/CLK
                         clock pessimism              0.339    -0.204    
                         clock uncertainty            0.215     0.011    
    SLICE_X38Y83         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.142    vga/data_buf_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.904ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.202ns (28.427%)  route 0.509ns (71.573%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    0.343ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.367    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.341 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.684     0.343    core/reg_EXE_MEM/debug_clk
    SLICE_X38Y94         FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDRE (Prop_fdre_C_Q)         0.118     0.461 r  core/reg_EXE_MEM/PCurrent_MEM_reg[26]/Q
                         net (fo=2, routed)           0.135     0.596    core/U1_3/data_buf_reg_0_3_30_31_i_5_1[22]
    SLICE_X42Y94         LUT6 (Prop_lut6_I0_O)        0.028     0.624 r  core/U1_3/data_buf_reg_0_3_24_29_i_49/O
                         net (fo=1, routed)           0.164     0.788    core/U1_3/data_buf_reg_0_3_24_29_i_49_n_1
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.028     0.816 r  core/U1_3/data_buf_reg_0_3_24_29_i_16/O
                         net (fo=1, routed)           0.115     0.931    vga/U12/Test_signal[16]
    SLICE_X39Y92         LUT5 (Prop_lut5_I0_O)        0.028     0.959 r  vga/U12/data_buf_reg_0_3_24_29_i_4/O
                         net (fo=1, routed)           0.095     1.053    vga/data_buf_reg_0_3_24_29/DIB0
    SLICE_X38Y92         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.922    -0.536    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X38Y92         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
                         clock pessimism              0.339    -0.198    
                         clock uncertainty            0.215     0.017    
    SLICE_X38Y92         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.149    vga/data_buf_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -0.149    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.184ns (25.142%)  route 0.548ns (74.858%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.542ns
    Source Clock Delay      (SCD):    0.342ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.367    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.341 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.683     0.342    core/reg_EXE_MEM/debug_clk
    SLICE_X29Y83         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.100     0.442 r  core/reg_EXE_MEM/IR_MEM_reg[10]/Q
                         net (fo=6, routed)           0.116     0.558    core/U1_3/inst_MEM[6]
    SLICE_X31Y83         LUT6 (Prop_lut6_I2_O)        0.028     0.586 r  core/U1_3/data_buf_reg_0_3_6_11_i_57/O
                         net (fo=1, routed)           0.103     0.689    core/U1_3/data_buf_reg_0_3_6_11_i_57_n_1
    SLICE_X34Y83         LUT6 (Prop_lut6_I0_O)        0.028     0.717 r  core/U1_3/data_buf_reg_0_3_6_11_i_20/O
                         net (fo=1, routed)           0.123     0.840    vga/U12/Test_signal[4]
    SLICE_X32Y83         LUT5 (Prop_lut5_I0_O)        0.028     0.868 r  vga/U12/data_buf_reg_0_3_6_11_i_6/O
                         net (fo=1, routed)           0.206     1.073    vga/data_buf_reg_0_3_6_11/DIC0
    SLICE_X38Y83         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.916    -0.542    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X38Y83         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
                         clock pessimism              0.339    -0.204    
                         clock uncertainty            0.215     0.011    
    SLICE_X38Y83         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.140    vga/data_buf_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.184ns (25.648%)  route 0.533ns (74.352%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.542ns
    Source Clock Delay      (SCD):    0.343ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.367    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.341 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.684     0.343    core/reg_EXE_MEM/debug_clk
    SLICE_X28Y84         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.100     0.443 r  core/reg_EXE_MEM/IR_MEM_reg[7]/Q
                         net (fo=6, routed)           0.103     0.546    core/U1_3/inst_MEM[3]
    SLICE_X29Y84         LUT6 (Prop_lut6_I2_O)        0.028     0.574 r  core/U1_3/data_buf_reg_0_3_6_11_i_23/O
                         net (fo=1, routed)           0.146     0.720    core/U1_3/data_buf_reg_0_3_6_11_i_23_n_1
    SLICE_X33Y83         LUT6 (Prop_lut6_I0_O)        0.028     0.748 r  core/U1_3/data_buf_reg_0_3_6_11_i_7/O
                         net (fo=1, routed)           0.095     0.843    vga/U12/Test_signal[2]
    SLICE_X34Y83         LUT5 (Prop_lut5_I0_O)        0.028     0.871 r  vga/U12/data_buf_reg_0_3_6_11_i_1/O
                         net (fo=1, routed)           0.189     1.060    vga/data_buf_reg_0_3_6_11/DIA1
    SLICE_X38Y83         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.916    -0.542    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X38Y83         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/CLK
                         clock pessimism              0.339    -0.204    
                         clock uncertainty            0.215     0.011    
    SLICE_X38Y83         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.119    vga/data_buf_reg_0_3_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.202ns (26.686%)  route 0.555ns (73.314%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    0.341ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.367    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.341 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.682     0.341    core/reg_EXE_MEM/debug_clk
    SLICE_X42Y95         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.118     0.459 r  core/reg_EXE_MEM/IR_MEM_reg[22]/Q
                         net (fo=2, routed)           0.178     0.636    core/U1_3/inst_MEM[18]
    SLICE_X40Y95         LUT6 (Prop_lut6_I2_O)        0.028     0.664 r  core/U1_3/data_buf_reg_0_3_18_23_i_60/O
                         net (fo=1, routed)           0.164     0.829    core/U1_3/data_buf_reg_0_3_18_23_i_60_n_1
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.028     0.857 r  core/U1_3/data_buf_reg_0_3_18_23_i_21/O
                         net (fo=1, routed)           0.115     0.971    vga/U12/Test_signal[12]
    SLICE_X36Y90         LUT5 (Prop_lut5_I0_O)        0.028     0.999 r  vga/U12/data_buf_reg_0_3_18_23_i_6/O
                         net (fo=1, routed)           0.098     1.098    vga/data_buf_reg_0_3_18_23/DIC0
    SLICE_X38Y90         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.922    -0.536    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X38Y90         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
                         clock pessimism              0.339    -0.198    
                         clock uncertainty            0.215     0.017    
    SLICE_X38Y90         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.146    vga/data_buf_reg_0_3_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.202ns (27.141%)  route 0.542ns (72.859%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    0.341ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.605    -0.588    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.028    -0.560 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.192    -0.367    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.341 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.682     0.341    core/reg_EXE_MEM/debug_clk
    SLICE_X42Y95         FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.118     0.459 r  core/reg_EXE_MEM/PCurrent_MEM_reg[27]/Q
                         net (fo=2, routed)           0.103     0.562    core/U1_3/data_buf_reg_0_3_30_31_i_5_1[23]
    SLICE_X41Y95         LUT6 (Prop_lut6_I0_O)        0.028     0.590 r  core/U1_3/data_buf_reg_0_3_24_29_i_41/O
                         net (fo=1, routed)           0.164     0.754    core/U1_3/data_buf_reg_0_3_24_29_i_41_n_1
    SLICE_X37Y93         LUT6 (Prop_lut6_I0_O)        0.028     0.782 r  core/U1_3/data_buf_reg_0_3_24_29_i_13/O
                         net (fo=1, routed)           0.129     0.910    vga/U12/Test_signal[17]
    SLICE_X38Y93         LUT5 (Prop_lut5_I0_O)        0.028     0.938 r  vga/U12/data_buf_reg_0_3_24_29_i_3/O
                         net (fo=1, routed)           0.147     1.085    vga/data_buf_reg_0_3_24_29/DIB1
    SLICE_X38Y92         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.922    -0.536    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X38Y92         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/CLK
                         clock pessimism              0.339    -0.198    
                         clock uncertainty            0.215     0.017    
    SLICE_X38Y92         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     0.132    vga/data_buf_reg_0_3_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.953    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        6.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.329ns  (logic 1.851ns (55.596%)  route 1.478ns (44.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 38.593 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.934ns = ( 28.066 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.661    28.066    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.866 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.716    30.582    vga/U12/DO[0]
    SLICE_X15Y67         LUT4 (Prop_lut4_I1_O)        0.051    30.633 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.762    31.396    vga/U12/G[1]_i_1_n_1
    SLICE_X15Y67         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.499    38.593    vga/U12/CLK_OUT3
    SLICE_X15Y67         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.762    
                         clock uncertainty           -0.201    37.560    
    SLICE_X15Y67         FDRE (Setup_fdre_C_D)       -0.112    37.448    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.448    
                         arrival time                         -31.396    
  -------------------------------------------------------------------
                         slack                                  6.053    

Slack (MET) :             6.163ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.219ns  (logic 1.851ns (57.502%)  route 1.368ns (42.498%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 38.593 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.934ns = ( 28.066 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.661    28.066    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.866 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.716    30.582    vga/U12/DO[0]
    SLICE_X15Y67         LUT4 (Prop_lut4_I1_O)        0.051    30.633 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.652    31.285    vga/U12/G[1]_i_1_n_1
    SLICE_X15Y67         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.499    38.593    vga/U12/CLK_OUT3
    SLICE_X15Y67         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.832    37.762    
                         clock uncertainty           -0.201    37.560    
    SLICE_X15Y67         FDRE (Setup_fdre_C_D)       -0.112    37.448    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.448    
                         arrival time                         -31.285    
  -------------------------------------------------------------------
                         slack                                  6.163    

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.211ns  (logic 1.843ns (57.395%)  route 1.368ns (42.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 38.593 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.934ns = ( 28.066 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.661    28.066    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.866 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.716    30.582    vga/U12/DO[0]
    SLICE_X15Y67         LUT4 (Prop_lut4_I0_O)        0.043    30.625 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.652    31.277    vga/U12/B[3]_i_1_n_1
    SLICE_X15Y67         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.499    38.593    vga/U12/CLK_OUT3
    SLICE_X15Y67         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.832    37.762    
                         clock uncertainty           -0.201    37.560    
    SLICE_X15Y67         FDRE (Setup_fdre_C_D)       -0.031    37.529    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.529    
                         arrival time                         -31.277    
  -------------------------------------------------------------------
                         slack                                  6.252    

Slack (MET) :             6.452ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.947ns  (logic 1.851ns (62.816%)  route 1.096ns (37.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 38.593 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.934ns = ( 28.066 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.661    28.066    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.866 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.616    30.482    vga/U12/DO[0]
    SLICE_X14Y67         LUT5 (Prop_lut5_I3_O)        0.051    30.533 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.480    31.013    vga/U12/G[3]_i_1_n_1
    SLICE_X14Y67         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.499    38.593    vga/U12/CLK_OUT3
    SLICE_X14Y67         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.762    
                         clock uncertainty           -0.201    37.560    
    SLICE_X14Y67         FDRE (Setup_fdre_C_D)       -0.095    37.465    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.465    
                         arrival time                         -31.013    
  -------------------------------------------------------------------
                         slack                                  6.452    

Slack (MET) :             6.455ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.944ns  (logic 1.851ns (62.875%)  route 1.093ns (37.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 38.593 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.934ns = ( 28.066 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.661    28.066    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.866 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.616    30.482    vga/U12/DO[0]
    SLICE_X14Y67         LUT5 (Prop_lut5_I3_O)        0.051    30.533 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.477    31.010    vga/U12/G[3]_i_1_n_1
    SLICE_X14Y67         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.499    38.593    vga/U12/CLK_OUT3
    SLICE_X14Y67         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.832    37.762    
                         clock uncertainty           -0.201    37.560    
    SLICE_X14Y67         FDRE (Setup_fdre_C_D)       -0.095    37.465    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.465    
                         arrival time                         -31.010    
  -------------------------------------------------------------------
                         slack                                  6.455    

Slack (MET) :             6.611ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.773ns  (logic 1.847ns (66.601%)  route 0.926ns (33.399%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 38.593 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.934ns = ( 28.066 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.661    28.066    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.866 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.614    30.480    vga/U12/DO[0]
    SLICE_X14Y67         LUT2 (Prop_lut2_I1_O)        0.047    30.527 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.312    30.840    vga/U12/R[3]_i_1_n_1
    SLICE_X13Y67         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.499    38.593    vga/U12/CLK_OUT3
    SLICE_X13Y67         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.762    
                         clock uncertainty           -0.201    37.560    
    SLICE_X13Y67         FDRE (Setup_fdre_C_D)       -0.110    37.450    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.450    
                         arrival time                         -30.840    
  -------------------------------------------------------------------
                         slack                                  6.611    

Slack (MET) :             6.627ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.845ns  (logic 1.843ns (64.775%)  route 1.002ns (35.225%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 38.593 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.934ns = ( 28.066 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.661    28.066    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.866 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.614    30.480    vga/U12/DO[0]
    SLICE_X14Y67         LUT4 (Prop_lut4_I0_O)        0.043    30.523 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.388    30.912    vga/U12/B[1]_i_1_n_1
    SLICE_X15Y67         FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.499    38.593    vga/U12/CLK_OUT3
    SLICE_X15Y67         FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.832    37.762    
                         clock uncertainty           -0.201    37.560    
    SLICE_X15Y67         FDRE (Setup_fdre_C_D)       -0.022    37.538    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.538    
                         arrival time                         -30.912    
  -------------------------------------------------------------------
                         slack                                  6.627    

Slack (MET) :             6.638ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.746ns  (logic 1.847ns (67.256%)  route 0.899ns (32.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 38.593 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.934ns = ( 28.066 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.661    28.066    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.866 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.614    30.480    vga/U12/DO[0]
    SLICE_X14Y67         LUT2 (Prop_lut2_I1_O)        0.047    30.527 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.285    30.813    vga/U12/R[3]_i_1_n_1
    SLICE_X13Y67         FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.499    38.593    vga/U12/CLK_OUT3
    SLICE_X13Y67         FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.832    37.762    
                         clock uncertainty           -0.201    37.560    
    SLICE_X13Y67         FDRE (Setup_fdre_C_D)       -0.110    37.450    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.450    
                         arrival time                         -30.813    
  -------------------------------------------------------------------
                         slack                                  6.638    

Slack (MET) :             6.789ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.674ns  (logic 1.800ns (67.326%)  route 0.874ns (32.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 38.593 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.934ns = ( 28.066 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.661    28.066    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.866 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.874    30.740    vga/U12/DO[0]
    SLICE_X13Y67         FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.499    38.593    vga/U12/CLK_OUT3
    SLICE_X13Y67         FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.762    
                         clock uncertainty           -0.201    37.560    
    SLICE_X13Y67         FDRE (Setup_fdre_C_D)       -0.031    37.529    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.529    
                         arrival time                         -30.740    
  -------------------------------------------------------------------
                         slack                                  6.789    

Slack (MET) :             6.909ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.563ns  (logic 1.800ns (70.224%)  route 0.763ns (29.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 38.593 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.934ns = ( 28.066 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         1.661    28.066    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.866 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.763    30.630    vga/U12/DO[0]
    SLICE_X13Y67         FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.499    38.593    vga/U12/CLK_OUT3
    SLICE_X13Y67         FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism             -0.832    37.762    
                         clock uncertainty           -0.201    37.560    
    SLICE_X13Y67         FDRE (Setup_fdre_C_D)       -0.022    37.538    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                         37.538    
                         arrival time                         -30.630    
  -------------------------------------------------------------------
                         slack                                  6.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.146ns (18.879%)  route 0.627ns (81.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.689    -0.504    vga/CLK_OUT1
    SLICE_X18Y67         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y67         FDRE (Prop_fdre_C_Q)         0.118    -0.386 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.627     0.242    vga/U12/flag__0
    SLICE_X14Y67         LUT4 (Prop_lut4_I1_O)        0.028     0.270 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.000     0.270    vga/U12/B[1]_i_1_n_1
    SLICE_X14Y67         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.928    -0.530    vga/U12/CLK_OUT3
    SLICE_X14Y67         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.192    
                         clock uncertainty            0.201     0.010    
    SLICE_X14Y67         FDRE (Hold_fdre_C_D)         0.087     0.097    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.146ns (18.879%)  route 0.627ns (81.121%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.689    -0.504    vga/CLK_OUT1
    SLICE_X18Y67         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y67         FDRE (Prop_fdre_C_Q)         0.118    -0.386 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.627     0.242    vga/U12/flag__0
    SLICE_X14Y67         LUT5 (Prop_lut5_I1_O)        0.028     0.270 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.000     0.270    vga/U12/B[2]_i_1_n_1
    SLICE_X14Y67         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.928    -0.530    vga/U12/CLK_OUT3
    SLICE_X14Y67         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.339    -0.192    
                         clock uncertainty            0.201     0.010    
    SLICE_X14Y67         FDRE (Hold_fdre_C_D)         0.087     0.097    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.146ns (14.966%)  route 0.830ns (85.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.689    -0.504    vga/CLK_OUT1
    SLICE_X18Y67         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y67         FDRE (Prop_fdre_C_Q)         0.118    -0.386 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.627     0.242    vga/U12/flag__0
    SLICE_X14Y67         LUT4 (Prop_lut4_I1_O)        0.028     0.270 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.202     0.472    vga/U12/B[1]_i_1_n_1
    SLICE_X15Y67         FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.928    -0.530    vga/U12/CLK_OUT3
    SLICE_X15Y67         FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.339    -0.192    
                         clock uncertainty            0.201     0.010    
    SLICE_X15Y67         FDRE (Hold_fdre_C_D)         0.040     0.050    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.585ns (58.546%)  route 0.414ns (41.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.716    -0.477    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.108 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.414     0.522    vga/U12/DO[0]
    SLICE_X13Y67         FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.928    -0.530    vga/U12/CLK_OUT3
    SLICE_X13Y67         FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.339    -0.192    
                         clock uncertainty            0.201     0.010    
    SLICE_X13Y67         FDRE (Hold_fdre_C_D)         0.040     0.050    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.522    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.146ns (14.060%)  route 0.892ns (85.940%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.689    -0.504    vga/CLK_OUT1
    SLICE_X18Y67         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y67         FDRE (Prop_fdre_C_Q)         0.118    -0.386 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.555     0.170    vga/U12/flag__0
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.028     0.198 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.337     0.535    vga/U12/B[3]_i_1_n_1
    SLICE_X15Y67         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.928    -0.530    vga/U12/CLK_OUT3
    SLICE_X15Y67         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.339    -0.192    
                         clock uncertainty            0.201     0.010    
    SLICE_X15Y67         FDRE (Hold_fdre_C_D)         0.038     0.048    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.535    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.148ns (14.478%)  route 0.874ns (85.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.689    -0.504    vga/CLK_OUT1
    SLICE_X18Y67         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y67         FDRE (Prop_fdre_C_Q)         0.118    -0.386 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.627     0.242    vga/U12/flag__0
    SLICE_X14Y67         LUT5 (Prop_lut5_I0_O)        0.030     0.272 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.247     0.519    vga/U12/G[3]_i_1_n_1
    SLICE_X14Y67         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.928    -0.530    vga/U12/CLK_OUT3
    SLICE_X14Y67         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.339    -0.192    
                         clock uncertainty            0.201     0.010    
    SLICE_X14Y67         FDRE (Hold_fdre_C_D)        -0.003     0.007    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.519    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.148ns (14.467%)  route 0.875ns (85.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.689    -0.504    vga/CLK_OUT1
    SLICE_X18Y67         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y67         FDRE (Prop_fdre_C_Q)         0.118    -0.386 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.627     0.242    vga/U12/flag__0
    SLICE_X14Y67         LUT5 (Prop_lut5_I0_O)        0.030     0.272 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.248     0.519    vga/U12/G[3]_i_1_n_1
    SLICE_X14Y67         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.928    -0.530    vga/U12/CLK_OUT3
    SLICE_X14Y67         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.339    -0.192    
                         clock uncertainty            0.201     0.010    
    SLICE_X14Y67         FDRE (Hold_fdre_C_D)        -0.003     0.007    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.519    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.585ns (55.631%)  route 0.467ns (44.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.716    -0.477    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.108 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.467     0.575    vga/U12/DO[0]
    SLICE_X13Y67         FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.928    -0.530    vga/U12/CLK_OUT3
    SLICE_X13Y67         FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.192    
                         clock uncertainty            0.201     0.010    
    SLICE_X13Y67         FDRE (Hold_fdre_C_D)         0.038     0.048    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.575    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.148ns (14.144%)  route 0.898ns (85.856%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.689    -0.504    vga/CLK_OUT1
    SLICE_X18Y67         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y67         FDRE (Prop_fdre_C_Q)         0.118    -0.386 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.555     0.170    vga/U12/flag__0
    SLICE_X15Y67         LUT4 (Prop_lut4_I0_O)        0.030     0.200 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.343     0.543    vga/U12/G[1]_i_1_n_1
    SLICE_X15Y67         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.928    -0.530    vga/U12/CLK_OUT3
    SLICE_X15Y67         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.339    -0.192    
                         clock uncertainty            0.201     0.010    
    SLICE_X15Y67         FDRE (Hold_fdre_C_D)         0.000     0.010    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.148ns (13.470%)  route 0.951ns (86.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=193, routed)         0.689    -0.504    vga/CLK_OUT1
    SLICE_X18Y67         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y67         FDRE (Prop_fdre_C_Q)         0.118    -0.386 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.555     0.170    vga/U12/flag__0
    SLICE_X15Y67         LUT4 (Prop_lut4_I0_O)        0.030     0.200 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.395     0.595    vga/U12/G[1]_i_1_n_1
    SLICE_X15Y67         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.928    -0.530    vga/U12/CLK_OUT3
    SLICE_X15Y67         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.192    
                         clock uncertainty            0.201     0.010    
    SLICE_X15Y67         FDRE (Hold_fdre_C_D)         0.002     0.012    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.595    
  -------------------------------------------------------------------
                         slack                                  0.583    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       16.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.082ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.855ns  (logic 0.273ns (9.562%)  route 2.582ns (90.438%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 118.650 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.726ns = ( 98.274 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.868    98.274    clk_cpu
    SLICE_X5Y39          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.223    98.497 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.203   100.699    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y82          LUT5 (Prop_lut5_I0_O)        0.050   100.749 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.379   101.129    DISPLAY/P2S_SEG/buff[63]_i_1_n_1
    SLICE_X3Y84          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.556   118.650    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y84          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/C
                         clock pessimism             -0.832   117.819    
                         clock uncertainty           -0.215   117.604    
    SLICE_X3Y84          FDSE (Setup_fdse_C_S)       -0.393   117.211    DISPLAY/P2S_SEG/buff_reg[14]
  -------------------------------------------------------------------
                         required time                        117.211    
                         arrival time                        -101.129    
  -------------------------------------------------------------------
                         slack                                 16.082    

Slack (MET) :             16.082ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.855ns  (logic 0.273ns (9.562%)  route 2.582ns (90.438%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 118.650 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.726ns = ( 98.274 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.868    98.274    clk_cpu
    SLICE_X5Y39          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.223    98.497 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.203   100.699    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y82          LUT5 (Prop_lut5_I0_O)        0.050   100.749 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.379   101.129    DISPLAY/P2S_SEG/buff[63]_i_1_n_1
    SLICE_X3Y84          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.556   118.650    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y84          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/C
                         clock pessimism             -0.832   117.819    
                         clock uncertainty           -0.215   117.604    
    SLICE_X3Y84          FDSE (Setup_fdse_C_S)       -0.393   117.211    DISPLAY/P2S_SEG/buff_reg[15]
  -------------------------------------------------------------------
                         required time                        117.211    
                         arrival time                        -101.129    
  -------------------------------------------------------------------
                         slack                                 16.082    

Slack (MET) :             16.082ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.855ns  (logic 0.273ns (9.562%)  route 2.582ns (90.438%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 118.650 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.726ns = ( 98.274 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.868    98.274    clk_cpu
    SLICE_X5Y39          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.223    98.497 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.203   100.699    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y82          LUT5 (Prop_lut5_I0_O)        0.050   100.749 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.379   101.129    DISPLAY/P2S_SEG/buff[63]_i_1_n_1
    SLICE_X3Y84          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.556   118.650    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y84          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/C
                         clock pessimism             -0.832   117.819    
                         clock uncertainty           -0.215   117.604    
    SLICE_X3Y84          FDSE (Setup_fdse_C_S)       -0.393   117.211    DISPLAY/P2S_SEG/buff_reg[22]
  -------------------------------------------------------------------
                         required time                        117.211    
                         arrival time                        -101.129    
  -------------------------------------------------------------------
                         slack                                 16.082    

Slack (MET) :             16.082ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.855ns  (logic 0.273ns (9.562%)  route 2.582ns (90.438%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 118.650 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.726ns = ( 98.274 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.868    98.274    clk_cpu
    SLICE_X5Y39          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.223    98.497 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.203   100.699    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y82          LUT5 (Prop_lut5_I0_O)        0.050   100.749 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.379   101.129    DISPLAY/P2S_SEG/buff[63]_i_1_n_1
    SLICE_X3Y84          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.556   118.650    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y84          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
                         clock pessimism             -0.832   117.819    
                         clock uncertainty           -0.215   117.604    
    SLICE_X3Y84          FDSE (Setup_fdse_C_S)       -0.393   117.211    DISPLAY/P2S_SEG/buff_reg[23]
  -------------------------------------------------------------------
                         required time                        117.211    
                         arrival time                        -101.129    
  -------------------------------------------------------------------
                         slack                                 16.082    

Slack (MET) :             16.082ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[30]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.855ns  (logic 0.273ns (9.562%)  route 2.582ns (90.438%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 118.650 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.726ns = ( 98.274 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.868    98.274    clk_cpu
    SLICE_X5Y39          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.223    98.497 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.203   100.699    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y82          LUT5 (Prop_lut5_I0_O)        0.050   100.749 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.379   101.129    DISPLAY/P2S_SEG/buff[63]_i_1_n_1
    SLICE_X3Y84          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[30]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.556   118.650    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y84          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[30]/C
                         clock pessimism             -0.832   117.819    
                         clock uncertainty           -0.215   117.604    
    SLICE_X3Y84          FDSE (Setup_fdse_C_S)       -0.393   117.211    DISPLAY/P2S_SEG/buff_reg[30]
  -------------------------------------------------------------------
                         required time                        117.211    
                         arrival time                        -101.129    
  -------------------------------------------------------------------
                         slack                                 16.082    

Slack (MET) :             16.082ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[31]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.855ns  (logic 0.273ns (9.562%)  route 2.582ns (90.438%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 118.650 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.726ns = ( 98.274 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.868    98.274    clk_cpu
    SLICE_X5Y39          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.223    98.497 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.203   100.699    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y82          LUT5 (Prop_lut5_I0_O)        0.050   100.749 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.379   101.129    DISPLAY/P2S_SEG/buff[63]_i_1_n_1
    SLICE_X3Y84          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.556   118.650    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y84          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/C
                         clock pessimism             -0.832   117.819    
                         clock uncertainty           -0.215   117.604    
    SLICE_X3Y84          FDSE (Setup_fdse_C_S)       -0.393   117.211    DISPLAY/P2S_SEG/buff_reg[31]
  -------------------------------------------------------------------
                         required time                        117.211    
                         arrival time                        -101.129    
  -------------------------------------------------------------------
                         slack                                 16.082    

Slack (MET) :             16.082ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[38]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.855ns  (logic 0.273ns (9.562%)  route 2.582ns (90.438%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 118.650 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.726ns = ( 98.274 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.868    98.274    clk_cpu
    SLICE_X5Y39          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.223    98.497 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.203   100.699    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y82          LUT5 (Prop_lut5_I0_O)        0.050   100.749 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.379   101.129    DISPLAY/P2S_SEG/buff[63]_i_1_n_1
    SLICE_X3Y84          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[38]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.556   118.650    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y84          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[38]/C
                         clock pessimism             -0.832   117.819    
                         clock uncertainty           -0.215   117.604    
    SLICE_X3Y84          FDSE (Setup_fdse_C_S)       -0.393   117.211    DISPLAY/P2S_SEG/buff_reg[38]
  -------------------------------------------------------------------
                         required time                        117.211    
                         arrival time                        -101.129    
  -------------------------------------------------------------------
                         slack                                 16.082    

Slack (MET) :             16.082ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[39]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.855ns  (logic 0.273ns (9.562%)  route 2.582ns (90.438%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 118.650 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.726ns = ( 98.274 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.868    98.274    clk_cpu
    SLICE_X5Y39          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.223    98.497 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.203   100.699    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y82          LUT5 (Prop_lut5_I0_O)        0.050   100.749 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.379   101.129    DISPLAY/P2S_SEG/buff[63]_i_1_n_1
    SLICE_X3Y84          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.556   118.650    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y84          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
                         clock pessimism             -0.832   117.819    
                         clock uncertainty           -0.215   117.604    
    SLICE_X3Y84          FDSE (Setup_fdse_C_S)       -0.393   117.211    DISPLAY/P2S_SEG/buff_reg[39]
  -------------------------------------------------------------------
                         required time                        117.211    
                         arrival time                        -101.129    
  -------------------------------------------------------------------
                         slack                                 16.082    

Slack (MET) :             16.154ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.808ns  (logic 0.276ns (9.830%)  route 2.532ns (90.170%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 118.649 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.726ns = ( 98.274 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.868    98.274    clk_cpu
    SLICE_X5Y39          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.223    98.497 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.205   100.701    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.053   100.754 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.327   101.081    DISPLAY/P2S_SEG/buff
    SLICE_X2Y83          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.555   118.649    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y83          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism             -0.832   117.818    
                         clock uncertainty           -0.215   117.603    
    SLICE_X2Y83          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368   117.235    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                        117.235    
                         arrival time                        -101.081    
  -------------------------------------------------------------------
                         slack                                 16.154    

Slack (MET) :             16.154ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.808ns  (logic 0.276ns (9.830%)  route 2.532ns (90.170%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 118.649 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.726ns = ( 98.274 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.868    98.274    clk_cpu
    SLICE_X5Y39          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.223    98.497 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.205   100.701    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.053   100.754 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.327   101.081    DISPLAY/P2S_SEG/buff
    SLICE_X2Y83          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         1.555   118.649    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y83          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism             -0.832   117.818    
                         clock uncertainty           -0.215   117.603    
    SLICE_X2Y83          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368   117.235    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                        117.235    
                         arrival time                        -101.081    
  -------------------------------------------------------------------
                         slack                                 16.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.100ns (20.035%)  route 0.399ns (79.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.777    -0.416    clk_cpu
    SLICE_X5Y39          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.100    -0.316 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.399     0.084    DISPLAY/rst_all
    SLICE_X4Y71          FDRE                                         r  DISPLAY/clk_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.955    -0.503    DISPLAY/CLK_OUT3
    SLICE_X4Y71          FDRE                                         r  DISPLAY/clk_count_reg[0]/C
                         clock pessimism              0.339    -0.165    
                         clock uncertainty            0.215     0.050    
    SLICE_X4Y71          FDRE (Hold_fdre_C_R)        -0.014     0.036    DISPLAY/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.100ns (20.035%)  route 0.399ns (79.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.777    -0.416    clk_cpu
    SLICE_X5Y39          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.100    -0.316 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.399     0.084    DISPLAY/rst_all
    SLICE_X4Y71          FDRE                                         r  DISPLAY/clk_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.955    -0.503    DISPLAY/CLK_OUT3
    SLICE_X4Y71          FDRE                                         r  DISPLAY/clk_count_reg[1]/C
                         clock pessimism              0.339    -0.165    
                         clock uncertainty            0.215     0.050    
    SLICE_X4Y71          FDRE (Hold_fdre_C_R)        -0.014     0.036    DISPLAY/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.100ns (20.035%)  route 0.399ns (79.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.777    -0.416    clk_cpu
    SLICE_X5Y39          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.100    -0.316 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.399     0.084    DISPLAY/rst_all
    SLICE_X4Y71          FDRE                                         r  DISPLAY/clk_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.955    -0.503    DISPLAY/CLK_OUT3
    SLICE_X4Y71          FDRE                                         r  DISPLAY/clk_count_reg[2]/C
                         clock pessimism              0.339    -0.165    
                         clock uncertainty            0.215     0.050    
    SLICE_X4Y71          FDRE (Hold_fdre_C_R)        -0.014     0.036    DISPLAY/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.100ns (20.035%)  route 0.399ns (79.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.777    -0.416    clk_cpu
    SLICE_X5Y39          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.100    -0.316 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.399     0.084    DISPLAY/rst_all
    SLICE_X4Y71          FDRE                                         r  DISPLAY/clk_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.955    -0.503    DISPLAY/CLK_OUT3
    SLICE_X4Y71          FDRE                                         r  DISPLAY/clk_count_reg[3]/C
                         clock pessimism              0.339    -0.165    
                         clock uncertainty            0.215     0.050    
    SLICE_X4Y71          FDRE (Hold_fdre_C_R)        -0.014     0.036    DISPLAY/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.100ns (18.295%)  route 0.447ns (81.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.777    -0.416    clk_cpu
    SLICE_X5Y39          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.100    -0.316 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.447     0.131    DISPLAY/rst_all
    SLICE_X4Y72          FDRE                                         r  DISPLAY/clk_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.954    -0.504    DISPLAY/CLK_OUT3
    SLICE_X4Y72          FDRE                                         r  DISPLAY/clk_count_reg[4]/C
                         clock pessimism              0.339    -0.166    
                         clock uncertainty            0.215     0.049    
    SLICE_X4Y72          FDRE (Hold_fdre_C_R)        -0.014     0.035    DISPLAY/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.100ns (18.295%)  route 0.447ns (81.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.777    -0.416    clk_cpu
    SLICE_X5Y39          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.100    -0.316 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.447     0.131    DISPLAY/rst_all
    SLICE_X4Y72          FDRE                                         r  DISPLAY/clk_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.954    -0.504    DISPLAY/CLK_OUT3
    SLICE_X4Y72          FDRE                                         r  DISPLAY/clk_count_reg[5]/C
                         clock pessimism              0.339    -0.166    
                         clock uncertainty            0.215     0.049    
    SLICE_X4Y72          FDRE (Hold_fdre_C_R)        -0.014     0.035    DISPLAY/clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.100ns (18.295%)  route 0.447ns (81.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.777    -0.416    clk_cpu
    SLICE_X5Y39          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.100    -0.316 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.447     0.131    DISPLAY/rst_all
    SLICE_X4Y72          FDRE                                         r  DISPLAY/clk_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.954    -0.504    DISPLAY/CLK_OUT3
    SLICE_X4Y72          FDRE                                         r  DISPLAY/clk_count_reg[6]/C
                         clock pessimism              0.339    -0.166    
                         clock uncertainty            0.215     0.049    
    SLICE_X4Y72          FDRE (Hold_fdre_C_R)        -0.014     0.035    DISPLAY/clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.100ns (18.295%)  route 0.447ns (81.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.777    -0.416    clk_cpu
    SLICE_X5Y39          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.100    -0.316 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.447     0.131    DISPLAY/rst_all
    SLICE_X4Y72          FDRE                                         r  DISPLAY/clk_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.954    -0.504    DISPLAY/CLK_OUT3
    SLICE_X4Y72          FDRE                                         r  DISPLAY/clk_count_reg[7]/C
                         clock pessimism              0.339    -0.166    
                         clock uncertainty            0.215     0.049    
    SLICE_X4Y72          FDRE (Hold_fdre_C_R)        -0.014     0.035    DISPLAY/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.100ns (16.833%)  route 0.494ns (83.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.777    -0.416    clk_cpu
    SLICE_X5Y39          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.100    -0.316 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.494     0.178    DISPLAY/rst_all
    SLICE_X4Y73          FDRE                                         r  DISPLAY/clk_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.952    -0.506    DISPLAY/CLK_OUT3
    SLICE_X4Y73          FDRE                                         r  DISPLAY/clk_count_reg[10]/C
                         clock pessimism              0.339    -0.168    
                         clock uncertainty            0.215     0.047    
    SLICE_X4Y73          FDRE (Hold_fdre_C_R)        -0.014     0.033    DISPLAY/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.100ns (16.833%)  route 0.494ns (83.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.777    -0.416    clk_cpu
    SLICE_X5Y39          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.100    -0.316 r  rst_all_reg/Q
                         net (fo=1318, routed)        0.494     0.178    DISPLAY/rst_all
    SLICE_X4Y73          FDRE                                         r  DISPLAY/clk_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=159, routed)         0.952    -0.506    DISPLAY/CLK_OUT3
    SLICE_X4Y73          FDRE                                         r  DISPLAY/clk_count_reg[11]/C
                         clock pessimism              0.339    -0.168    
                         clock uncertainty            0.215     0.047    
    SLICE_X4Y73          FDRE (Hold_fdre_C_R)        -0.014     0.033    DISPLAY/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       95.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.252ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[2]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.752ns  (logic 0.223ns (3.877%)  route 5.529ns (96.123%))
  Logic Levels:           0  
  Clock Path Skew:        1.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.273ns = ( 100.273 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.726ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.868    -1.726    clk_cpu
    SLICE_X5Y39          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.223    -1.503 f  rst_all_reg/Q
                         net (fo=1318, routed)        5.529     4.025    core/REG_PC/rst_all
    SLICE_X36Y81         FDCE                                         f  core/REG_PC/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.703    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.786 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.487   100.273    core/REG_PC/debug_clk
    SLICE_X36Y81         FDCE                                         r  core/REG_PC/Q_reg[2]/C
                         clock pessimism             -0.689    99.584    
                         clock uncertainty           -0.095    99.489    
    SLICE_X36Y81         FDCE (Recov_fdce_C_CLR)     -0.212    99.277    core/REG_PC/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         99.277    
                         arrival time                          -4.025    
  -------------------------------------------------------------------
                         slack                                 95.252    

Slack (MET) :             95.252ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[3]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.752ns  (logic 0.223ns (3.877%)  route 5.529ns (96.123%))
  Logic Levels:           0  
  Clock Path Skew:        1.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.273ns = ( 100.273 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.726ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.868    -1.726    clk_cpu
    SLICE_X5Y39          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.223    -1.503 f  rst_all_reg/Q
                         net (fo=1318, routed)        5.529     4.025    core/REG_PC/rst_all
    SLICE_X36Y81         FDCE                                         f  core/REG_PC/Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.703    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.786 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.487   100.273    core/REG_PC/debug_clk
    SLICE_X36Y81         FDCE                                         r  core/REG_PC/Q_reg[3]/C
                         clock pessimism             -0.689    99.584    
                         clock uncertainty           -0.095    99.489    
    SLICE_X36Y81         FDCE (Recov_fdce_C_CLR)     -0.212    99.277    core/REG_PC/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         99.277    
                         arrival time                          -4.025    
  -------------------------------------------------------------------
                         slack                                 95.252    

Slack (MET) :             96.275ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[10]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 0.223ns (4.712%)  route 4.509ns (95.288%))
  Logic Levels:           0  
  Clock Path Skew:        1.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.277ns = ( 100.277 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.726ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.868    -1.726    clk_cpu
    SLICE_X5Y39          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.223    -1.503 f  rst_all_reg/Q
                         net (fo=1318, routed)        4.509     3.006    core/REG_PC/rst_all
    SLICE_X32Y82         FDCE                                         f  core/REG_PC/Q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.703    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.786 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.491   100.277    core/REG_PC/debug_clk
    SLICE_X32Y82         FDCE                                         r  core/REG_PC/Q_reg[10]/C
                         clock pessimism             -0.689    99.588    
                         clock uncertainty           -0.095    99.493    
    SLICE_X32Y82         FDCE (Recov_fdce_C_CLR)     -0.212    99.281    core/REG_PC/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         99.281    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                 96.275    

Slack (MET) :             96.275ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[11]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 0.223ns (4.712%)  route 4.509ns (95.288%))
  Logic Levels:           0  
  Clock Path Skew:        1.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.277ns = ( 100.277 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.726ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.868    -1.726    clk_cpu
    SLICE_X5Y39          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.223    -1.503 f  rst_all_reg/Q
                         net (fo=1318, routed)        4.509     3.006    core/REG_PC/rst_all
    SLICE_X32Y82         FDCE                                         f  core/REG_PC/Q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.703    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.786 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.491   100.277    core/REG_PC/debug_clk
    SLICE_X32Y82         FDCE                                         r  core/REG_PC/Q_reg[11]/C
                         clock pessimism             -0.689    99.588    
                         clock uncertainty           -0.095    99.493    
    SLICE_X32Y82         FDCE (Recov_fdce_C_CLR)     -0.212    99.281    core/REG_PC/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         99.281    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                 96.275    

Slack (MET) :             96.275ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[6]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 0.223ns (4.712%)  route 4.509ns (95.288%))
  Logic Levels:           0  
  Clock Path Skew:        1.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.277ns = ( 100.277 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.726ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.868    -1.726    clk_cpu
    SLICE_X5Y39          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.223    -1.503 f  rst_all_reg/Q
                         net (fo=1318, routed)        4.509     3.006    core/REG_PC/rst_all
    SLICE_X32Y82         FDCE                                         f  core/REG_PC/Q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.703    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.786 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.491   100.277    core/REG_PC/debug_clk
    SLICE_X32Y82         FDCE                                         r  core/REG_PC/Q_reg[6]/C
                         clock pessimism             -0.689    99.588    
                         clock uncertainty           -0.095    99.493    
    SLICE_X32Y82         FDCE (Recov_fdce_C_CLR)     -0.212    99.281    core/REG_PC/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         99.281    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                 96.275    

Slack (MET) :             96.275ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[7]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 0.223ns (4.712%)  route 4.509ns (95.288%))
  Logic Levels:           0  
  Clock Path Skew:        1.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.277ns = ( 100.277 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.726ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.868    -1.726    clk_cpu
    SLICE_X5Y39          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.223    -1.503 f  rst_all_reg/Q
                         net (fo=1318, routed)        4.509     3.006    core/REG_PC/rst_all
    SLICE_X32Y82         FDCE                                         f  core/REG_PC/Q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.703    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.786 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.491   100.277    core/REG_PC/debug_clk
    SLICE_X32Y82         FDCE                                         r  core/REG_PC/Q_reg[7]/C
                         clock pessimism             -0.689    99.588    
                         clock uncertainty           -0.095    99.493    
    SLICE_X32Y82         FDCE (Recov_fdce_C_CLR)     -0.212    99.281    core/REG_PC/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         99.281    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                 96.275    

Slack (MET) :             96.275ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[8]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 0.223ns (4.712%)  route 4.509ns (95.288%))
  Logic Levels:           0  
  Clock Path Skew:        1.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.277ns = ( 100.277 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.726ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.868    -1.726    clk_cpu
    SLICE_X5Y39          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.223    -1.503 f  rst_all_reg/Q
                         net (fo=1318, routed)        4.509     3.006    core/REG_PC/rst_all
    SLICE_X32Y82         FDCE                                         f  core/REG_PC/Q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.703    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.786 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.491   100.277    core/REG_PC/debug_clk
    SLICE_X32Y82         FDCE                                         r  core/REG_PC/Q_reg[8]/C
                         clock pessimism             -0.689    99.588    
                         clock uncertainty           -0.095    99.493    
    SLICE_X32Y82         FDCE (Recov_fdce_C_CLR)     -0.212    99.281    core/REG_PC/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         99.281    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                 96.275    

Slack (MET) :             96.275ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[9]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 0.223ns (4.712%)  route 4.509ns (95.288%))
  Logic Levels:           0  
  Clock Path Skew:        1.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.277ns = ( 100.277 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.726ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.868    -1.726    clk_cpu
    SLICE_X5Y39          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.223    -1.503 f  rst_all_reg/Q
                         net (fo=1318, routed)        4.509     3.006    core/REG_PC/rst_all
    SLICE_X32Y82         FDCE                                         f  core/REG_PC/Q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.703    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.786 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.491   100.277    core/REG_PC/debug_clk
    SLICE_X32Y82         FDCE                                         r  core/REG_PC/Q_reg[9]/C
                         clock pessimism             -0.689    99.588    
                         clock uncertainty           -0.095    99.493    
    SLICE_X32Y82         FDCE (Recov_fdce_C_CLR)     -0.212    99.281    core/REG_PC/Q_reg[9]
  -------------------------------------------------------------------
                         required time                         99.281    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                 96.275    

Slack (MET) :             96.299ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[18]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 0.223ns (4.735%)  route 4.487ns (95.265%))
  Logic Levels:           0  
  Clock Path Skew:        1.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.278ns = ( 100.278 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.726ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.868    -1.726    clk_cpu
    SLICE_X5Y39          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.223    -1.503 f  rst_all_reg/Q
                         net (fo=1318, routed)        4.487     2.983    core/REG_PC/rst_all
    SLICE_X37Y87         FDCE                                         f  core/REG_PC/Q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.703    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.786 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.492   100.278    core/REG_PC/debug_clk
    SLICE_X37Y87         FDCE                                         r  core/REG_PC/Q_reg[18]/C
                         clock pessimism             -0.689    99.589    
                         clock uncertainty           -0.095    99.494    
    SLICE_X37Y87         FDCE (Recov_fdce_C_CLR)     -0.212    99.282    core/REG_PC/Q_reg[18]
  -------------------------------------------------------------------
                         required time                         99.282    
                         arrival time                          -2.983    
  -------------------------------------------------------------------
                         slack                                 96.299    

Slack (MET) :             96.299ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[19]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 0.223ns (4.735%)  route 4.487ns (95.265%))
  Logic Levels:           0  
  Clock Path Skew:        1.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.278ns = ( 100.278 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.726ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.868    -1.726    clk_cpu
    SLICE_X5Y39          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.223    -1.503 f  rst_all_reg/Q
                         net (fo=1318, routed)        4.487     2.983    core/REG_PC/rst_all
    SLICE_X37Y87         FDCE                                         f  core/REG_PC/Q_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          1.194    98.288    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.036    98.324 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.378    98.703    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    98.786 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        1.492   100.278    core/REG_PC/debug_clk
    SLICE_X37Y87         FDCE                                         r  core/REG_PC/Q_reg[19]/C
                         clock pessimism             -0.689    99.589    
                         clock uncertainty           -0.095    99.494    
    SLICE_X37Y87         FDCE (Recov_fdce_C_CLR)     -0.212    99.282    core/REG_PC/Q_reg[19]
  -------------------------------------------------------------------
                         required time                         99.282    
                         arrival time                          -2.983    
  -------------------------------------------------------------------
                         slack                                 96.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[30]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.100ns (4.515%)  route 2.115ns (95.485%))
  Logic Levels:           0  
  Clock Path Skew:        1.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.566ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.777    -0.416    clk_cpu
    SLICE_X5Y39          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.100    -0.316 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.115     1.799    core/REG_PC/rst_all
    SLICE_X37Y90         FDCE                                         f  core/REG_PC/Q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.388    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.358 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.924     0.566    core/REG_PC/debug_clk
    SLICE_X37Y90         FDCE                                         r  core/REG_PC/Q_reg[30]/C
                         clock pessimism              0.266     0.832    
    SLICE_X37Y90         FDCE (Remov_fdce_C_CLR)     -0.069     0.763    core/REG_PC/Q_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[31]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.100ns (4.515%)  route 2.115ns (95.485%))
  Logic Levels:           0  
  Clock Path Skew:        1.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.566ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.777    -0.416    clk_cpu
    SLICE_X5Y39          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.100    -0.316 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.115     1.799    core/REG_PC/rst_all
    SLICE_X37Y90         FDCE                                         f  core/REG_PC/Q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.388    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.358 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.924     0.566    core/REG_PC/debug_clk
    SLICE_X37Y90         FDCE                                         r  core/REG_PC/Q_reg[31]/C
                         clock pessimism              0.266     0.832    
    SLICE_X37Y90         FDCE (Remov_fdce_C_CLR)     -0.069     0.763    core/REG_PC/Q_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.102ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[0]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.100ns (4.397%)  route 2.174ns (95.603%))
  Logic Levels:           0  
  Clock Path Skew:        1.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.777    -0.416    clk_cpu
    SLICE_X5Y39          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.100    -0.316 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.174     1.859    core/REG_PC/rst_all
    SLICE_X36Y83         FDCE                                         f  core/REG_PC/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.388    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.358 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.918     0.560    core/REG_PC/debug_clk
    SLICE_X36Y83         FDCE                                         r  core/REG_PC/Q_reg[0]/C
                         clock pessimism              0.266     0.826    
    SLICE_X36Y83         FDCE (Remov_fdce_C_CLR)     -0.069     0.757    core/REG_PC/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[1]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.100ns (4.397%)  route 2.174ns (95.603%))
  Logic Levels:           0  
  Clock Path Skew:        1.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.777    -0.416    clk_cpu
    SLICE_X5Y39          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.100    -0.316 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.174     1.859    core/REG_PC/rst_all
    SLICE_X36Y83         FDCE                                         f  core/REG_PC/Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.388    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.358 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.918     0.560    core/REG_PC/debug_clk
    SLICE_X36Y83         FDCE                                         r  core/REG_PC/Q_reg[1]/C
                         clock pessimism              0.266     0.826    
    SLICE_X36Y83         FDCE (Remov_fdce_C_CLR)     -0.069     0.757    core/REG_PC/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.165ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[24]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.100ns (4.268%)  route 2.243ns (95.732%))
  Logic Levels:           0  
  Clock Path Skew:        1.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.566ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.777    -0.416    clk_cpu
    SLICE_X5Y39          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.100    -0.316 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.243     1.928    core/REG_PC/rst_all
    SLICE_X36Y91         FDCE                                         f  core/REG_PC/Q_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.388    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.358 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.924     0.566    core/REG_PC/debug_clk
    SLICE_X36Y91         FDCE                                         r  core/REG_PC/Q_reg[24]/C
                         clock pessimism              0.266     0.832    
    SLICE_X36Y91         FDCE (Remov_fdce_C_CLR)     -0.069     0.763    core/REG_PC/Q_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.165ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[25]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.100ns (4.268%)  route 2.243ns (95.732%))
  Logic Levels:           0  
  Clock Path Skew:        1.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.566ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.777    -0.416    clk_cpu
    SLICE_X5Y39          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.100    -0.316 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.243     1.928    core/REG_PC/rst_all
    SLICE_X36Y91         FDCE                                         f  core/REG_PC/Q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.388    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.358 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.924     0.566    core/REG_PC/debug_clk
    SLICE_X36Y91         FDCE                                         r  core/REG_PC/Q_reg[25]/C
                         clock pessimism              0.266     0.832    
    SLICE_X36Y91         FDCE (Remov_fdce_C_CLR)     -0.069     0.763    core/REG_PC/Q_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.165ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[28]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.100ns (4.268%)  route 2.243ns (95.732%))
  Logic Levels:           0  
  Clock Path Skew:        1.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.566ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.777    -0.416    clk_cpu
    SLICE_X5Y39          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.100    -0.316 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.243     1.928    core/REG_PC/rst_all
    SLICE_X36Y91         FDCE                                         f  core/REG_PC/Q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.388    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.358 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.924     0.566    core/REG_PC/debug_clk
    SLICE_X36Y91         FDCE                                         r  core/REG_PC/Q_reg[28]/C
                         clock pessimism              0.266     0.832    
    SLICE_X36Y91         FDCE (Remov_fdce_C_CLR)     -0.069     0.763    core/REG_PC/Q_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.165ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[29]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.100ns (4.268%)  route 2.243ns (95.732%))
  Logic Levels:           0  
  Clock Path Skew:        1.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.566ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.777    -0.416    clk_cpu
    SLICE_X5Y39          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.100    -0.316 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.243     1.928    core/REG_PC/rst_all
    SLICE_X36Y91         FDCE                                         f  core/REG_PC/Q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.388    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.358 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.924     0.566    core/REG_PC/debug_clk
    SLICE_X36Y91         FDCE                                         r  core/REG_PC/Q_reg[29]/C
                         clock pessimism              0.266     0.832    
    SLICE_X36Y91         FDCE (Remov_fdce_C_CLR)     -0.069     0.763    core/REG_PC/Q_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.178ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[22]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.100ns (4.241%)  route 2.258ns (95.759%))
  Logic Levels:           0  
  Clock Path Skew:        1.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.568ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.777    -0.416    clk_cpu
    SLICE_X5Y39          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.100    -0.316 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.258     1.942    core/REG_PC/rst_all
    SLICE_X34Y90         FDCE                                         f  core/REG_PC/Q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.388    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.358 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.926     0.568    core/REG_PC/debug_clk
    SLICE_X34Y90         FDCE                                         r  core/REG_PC/Q_reg[22]/C
                         clock pessimism              0.266     0.834    
    SLICE_X34Y90         FDCE (Remov_fdce_C_CLR)     -0.069     0.765    core/REG_PC/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.178ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[23]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.100ns (4.241%)  route 2.258ns (95.759%))
  Logic Levels:           0  
  Clock Path Skew:        1.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.568ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.777    -0.416    clk_cpu
    SLICE_X5Y39          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.100    -0.316 f  rst_all_reg/Q
                         net (fo=1318, routed)        2.258     1.942    core/REG_PC/rst_all
    SLICE_X34Y90         FDCE                                         f  core/REG_PC/Q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=19, routed)          0.812    -0.646    BTN_SCAN/CLK_OUT4
    SLICE_X80Y196        LUT3 (Prop_lut3_I2_O)        0.035    -0.611 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.223    -0.388    BTN_SCAN_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -0.358 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1546, routed)        0.926     0.568    core/REG_PC/debug_clk
    SLICE_X34Y90         FDCE                                         r  core/REG_PC/Q_reg[23]/C
                         clock pessimism              0.266     0.834    
    SLICE_X34Y90         FDCE (Remov_fdce_C_CLR)     -0.069     0.765    core/REG_PC/Q_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  1.178    





