$date
    Aug 24, 2025  14:07:24
$end
$version
    TOOL:	xmsim	23.09-s001
$end
$timescale
    1 ns
$end

$scope module conversor_tb $end
$var reg       4 !    bcd_5311 [3:0] $end
$var wire      4 "    bcd_8421 [3:0] $end

$scope module DUT $end
$var wire      4 #    bcd_5311 [3:0] $end
$var reg       4 $    bcd_8421 [3:0] $end
$upscope $end

$upscope $end

$enddefinitions $end
$dumpvars
b0 !
b0 "
b0 #
b0 $
$end
#10
b1 !
b1 #
b1 $
b1 "
#20
b11 !
b11 #
b10 $
b10 "
#30
b100 !
b100 #
b11 $
b11 "
#40
b101 !
b101 #
b100 $
b100 "
#50
b111 !
b111 #
b101 $
b101 "
#60
b1001 !
b1001 #
b110 $
b110 "
#70
b1011 !
b1011 #
b111 $
b111 "
#80
b1100 !
b1100 #
b1000 $
b1000 "
#90
b1101 !
b1101 #
b1001 $
b1001 "
#100
