Time resolution is 1 ps
Stopped at time : 1005 ns : File "E:/FPGA_work/Artix_7/Happy_sim/top.srcs/sim_1/new/top_tb.v" Line 16
Stopped at time : 1005 ns : File "E:/FPGA_work/Artix_7/Happy_sim/top.srcs/sim_1/new/top_tb.v" Line 16
Stopped at time : 1005 ns : File "E:/FPGA_work/Artix_7/Happy_sim/top.srcs/sources_1/new/top.sv" Line 26
