#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55f0ba2e0900 .scope module, "accumulator" "accumulator" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 8 "count";
o0x7f90804c4018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f0ba2e3170_0 .net "clk", 0 0, o0x7f90804c4018;  0 drivers
v0x55f0ba30a0a0_0 .var "count", 7 0;
o0x7f90804c4078 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f0ba30a740_0 .net "rst", 0 0, o0x7f90804c4078;  0 drivers
E_0x55f0ba2de550 .event posedge, v0x55f0ba2e3170_0;
S_0x55f0ba2e0a90 .scope module, "top_test" "top_test" 3 3;
 .timescale -9 -12;
v0x55f0ba334dd0_0 .net "V", 7 0, v0x55f0ba3328a0_0;  1 drivers
v0x55f0ba334eb0_0 .net "axon", 0 0, v0x55f0ba2fec00_0;  1 drivers
v0x55f0ba334f70_0 .var "clk", 0 0;
v0x55f0ba335010_0 .var "expd", 0 0;
v0x55f0ba335100_0 .var "rst", 0 0;
v0x55f0ba3351f0_0 .var "set_vars", 0 0;
v0x55f0ba3352e0_0 .var "syn", 0 0;
v0x55f0ba335380_0 .var "t", 0 0;
v0x55f0ba335470_0 .var "w", 0 0;
S_0x55f0ba32ed00 .scope module, "uut" "top" 3 19, 4 1 0, S_0x55f0ba2e0a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "set_vars";
    .port_info 1 /INPUT 1 "syn";
    .port_info 2 /INPUT 1 "expd";
    .port_info 3 /INPUT 1 "w";
    .port_info 4 /INPUT 1 "t";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "rst";
    .port_info 7 /OUTPUT 1 "axon";
    .port_info 8 /OUTPUT 8 "V";
v0x55f0ba334330_0 .net "V", 7 0, v0x55f0ba3328a0_0;  alias, 1 drivers
v0x55f0ba334410_0 .net "axon", 0 0, v0x55f0ba2fec00_0;  alias, 1 drivers
v0x55f0ba3344b0_0 .net "clk", 0 0, v0x55f0ba334f70_0;  1 drivers
v0x55f0ba3345a0_0 .net "expd", 0 0, v0x55f0ba335010_0;  1 drivers
v0x55f0ba334640_0 .net "rst", 0 0, v0x55f0ba335100_0;  1 drivers
v0x55f0ba334780_0 .net "set_vars", 0 0, v0x55f0ba3351f0_0;  1 drivers
v0x55f0ba334820_0 .net "syn", 0 0, v0x55f0ba3352e0_0;  1 drivers
v0x55f0ba334910_0 .net "t", 0 0, v0x55f0ba335380_0;  1 drivers
v0x55f0ba3349b0_0 .net "tau", 7 0, v0x55f0ba333b80_0;  1 drivers
v0x55f0ba334ae0_0 .net "threshold", 7 0, v0x55f0ba333ce0_0;  1 drivers
v0x55f0ba334b80_0 .net "w", 0 0, v0x55f0ba335470_0;  1 drivers
v0x55f0ba334c20_0 .net "weight", 7 0, v0x55f0ba333fd0_0;  1 drivers
S_0x55f0ba32efc0 .scope module, "lif" "LIF" 4 7, 5 1 0, S_0x55f0ba32ed00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "syn";
    .port_info 1 /INPUT 8 "tau";
    .port_info 2 /INPUT 8 "weight";
    .port_info 3 /INPUT 8 "threshold";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 1 "axon";
    .port_info 7 /OUTPUT 8 "V";
v0x55f0ba3328a0_0 .var "V", 7 0;
v0x55f0ba332980_0 .net "axon", 0 0, v0x55f0ba2fec00_0;  alias, 1 drivers
v0x55f0ba332a70_0 .net "clk", 0 0, v0x55f0ba334f70_0;  alias, 1 drivers
v0x55f0ba332b40_0 .net "rst", 0 0, v0x55f0ba335100_0;  alias, 1 drivers
v0x55f0ba332be0_0 .net "syn", 0 0, v0x55f0ba3352e0_0;  alias, 1 drivers
v0x55f0ba332cd0_0 .net "syn_scaled", 7 0, L_0x55f0ba33cd10;  1 drivers
v0x55f0ba332da0_0 .net "tau", 7 0, v0x55f0ba333b80_0;  alias, 1 drivers
v0x55f0ba332e40_0 .net "threshold", 7 0, v0x55f0ba333ce0_0;  alias, 1 drivers
v0x55f0ba332f30_0 .var "voltageReg", 7 0;
v0x55f0ba333060_0 .net "voltage_prime", 7 0, v0x55f0ba332780_0;  1 drivers
v0x55f0ba333120_0 .net "weight", 7 0, v0x55f0ba333fd0_0;  alias, 1 drivers
E_0x55f0ba2dcb90 .event negedge, v0x55f0ba332a70_0;
E_0x55f0ba2c79f0 .event posedge, v0x55f0ba332a70_0;
S_0x55f0ba32f340 .scope module, "compare" "comparator" 5 16, 6 1 0, S_0x55f0ba32efc0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "V";
    .port_info 1 /INPUT 8 "threshold";
    .port_info 2 /OUTPUT 1 "axon";
v0x55f0ba2fe560_0 .net "V", 7 0, v0x55f0ba332f30_0;  1 drivers
v0x55f0ba2fec00_0 .var "axon", 0 0;
v0x55f0ba308880_0 .net "threshold", 7 0, v0x55f0ba333ce0_0;  alias, 1 drivers
E_0x55f0ba2c7a70 .event edge, v0x55f0ba2fe560_0, v0x55f0ba308880_0;
S_0x55f0ba32f710 .scope module, "scalar" "weigher" 5 15, 7 1 0, S_0x55f0ba32efc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "syn";
    .port_info 1 /INPUT 8 "weight";
    .port_info 2 /OUTPUT 8 "V";
L_0x55f0ba33d380 .functor AND 8, v0x55f0ba333fd0_0, L_0x55f0ba33d280, C4<11111111>, C4<11111111>;
v0x55f0ba331df0_0 .net "V", 7 0, L_0x55f0ba33cd10;  alias, 1 drivers
v0x55f0ba331ef0_0 .net *"_ivl_25", 7 0, L_0x55f0ba33d280;  1 drivers
L_0x7f908047b018 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x55f0ba331fd0_0 .net *"_ivl_28", 6 0, L_0x7f908047b018;  1 drivers
v0x55f0ba332090_0 .net *"_ivl_29", 7 0, L_0x55f0ba33d380;  1 drivers
v0x55f0ba332170_0 .net "and_o", 0 0, L_0x55f0ba33d3f0;  1 drivers
v0x55f0ba332280_0 .net "syn", 0 0, v0x55f0ba3352e0_0;  alias, 1 drivers
v0x55f0ba332340_0 .net "weight", 7 0, v0x55f0ba333fd0_0;  alias, 1 drivers
L_0x55f0ba33c360 .part v0x55f0ba333fd0_0, 0, 1;
L_0x55f0ba33c4b0 .part v0x55f0ba333fd0_0, 1, 1;
L_0x55f0ba33c5d0 .part v0x55f0ba333fd0_0, 2, 1;
L_0x55f0ba33c6c0 .part v0x55f0ba333fd0_0, 3, 1;
L_0x55f0ba33c8a0 .part v0x55f0ba333fd0_0, 4, 1;
L_0x55f0ba33c9e0 .part v0x55f0ba333fd0_0, 5, 1;
L_0x55f0ba33cb80 .part v0x55f0ba333fd0_0, 6, 1;
LS_0x55f0ba33cd10_0_0 .concat8 [ 1 1 1 1], L_0x55f0ba309f40, L_0x55f0ba30a5e0, L_0x55f0ba2fe400, L_0x55f0ba2feaa0;
LS_0x55f0ba33cd10_0_4 .concat8 [ 1 1 1 1], L_0x55f0ba33c940, L_0x55f0ba33cac0, L_0x55f0ba33cc20, L_0x55f0ba33d170;
L_0x55f0ba33cd10 .concat8 [ 4 4 0 0], LS_0x55f0ba33cd10_0_0, LS_0x55f0ba33cd10_0_4;
L_0x55f0ba33d0d0 .part v0x55f0ba333fd0_0, 7, 1;
L_0x55f0ba33d280 .concat [ 1 7 0 0], v0x55f0ba3352e0_0, L_0x7f908047b018;
L_0x55f0ba33d3f0 .part L_0x55f0ba33d380, 0, 1;
S_0x55f0ba32f940 .scope generate, "and_gate_gen[0]" "and_gate_gen[0]" 7 7, 7 7 0, S_0x55f0ba32f710;
 .timescale -9 -12;
P_0x55f0ba32fb60 .param/l "i" 0 7 7, +C4<00>;
L_0x55f0ba309f40 .functor AND 1, L_0x55f0ba33c360, L_0x55f0ba33d3f0, C4<1>, C4<1>;
v0x55f0ba313860_0 .net *"_ivl_0", 0 0, L_0x55f0ba33c360;  1 drivers
v0x55f0ba32fc80_0 .net *"_ivl_1", 0 0, L_0x55f0ba309f40;  1 drivers
S_0x55f0ba32fd60 .scope generate, "and_gate_gen[1]" "and_gate_gen[1]" 7 7, 7 7 0, S_0x55f0ba32f710;
 .timescale -9 -12;
P_0x55f0ba32ff80 .param/l "i" 0 7 7, +C4<01>;
L_0x55f0ba30a5e0 .functor AND 1, L_0x55f0ba33c4b0, L_0x55f0ba33d3f0, C4<1>, C4<1>;
v0x55f0ba330040_0 .net *"_ivl_0", 0 0, L_0x55f0ba33c4b0;  1 drivers
v0x55f0ba330120_0 .net *"_ivl_1", 0 0, L_0x55f0ba30a5e0;  1 drivers
S_0x55f0ba330200 .scope generate, "and_gate_gen[2]" "and_gate_gen[2]" 7 7, 7 7 0, S_0x55f0ba32f710;
 .timescale -9 -12;
P_0x55f0ba330400 .param/l "i" 0 7 7, +C4<010>;
L_0x55f0ba2fe400 .functor AND 1, L_0x55f0ba33c5d0, L_0x55f0ba33d3f0, C4<1>, C4<1>;
v0x55f0ba3304c0_0 .net *"_ivl_0", 0 0, L_0x55f0ba33c5d0;  1 drivers
v0x55f0ba3305a0_0 .net *"_ivl_1", 0 0, L_0x55f0ba2fe400;  1 drivers
S_0x55f0ba330680 .scope generate, "and_gate_gen[3]" "and_gate_gen[3]" 7 7, 7 7 0, S_0x55f0ba32f710;
 .timescale -9 -12;
P_0x55f0ba330880 .param/l "i" 0 7 7, +C4<011>;
L_0x55f0ba2feaa0 .functor AND 1, L_0x55f0ba33c6c0, L_0x55f0ba33d3f0, C4<1>, C4<1>;
v0x55f0ba330960_0 .net *"_ivl_0", 0 0, L_0x55f0ba33c6c0;  1 drivers
v0x55f0ba330a40_0 .net *"_ivl_1", 0 0, L_0x55f0ba2feaa0;  1 drivers
S_0x55f0ba330b20 .scope generate, "and_gate_gen[4]" "and_gate_gen[4]" 7 7, 7 7 0, S_0x55f0ba32f710;
 .timescale -9 -12;
P_0x55f0ba330d70 .param/l "i" 0 7 7, +C4<0100>;
L_0x55f0ba33c940 .functor AND 1, L_0x55f0ba33c8a0, L_0x55f0ba33d3f0, C4<1>, C4<1>;
v0x55f0ba330e50_0 .net *"_ivl_0", 0 0, L_0x55f0ba33c8a0;  1 drivers
v0x55f0ba330f30_0 .net *"_ivl_1", 0 0, L_0x55f0ba33c940;  1 drivers
S_0x55f0ba331010 .scope generate, "and_gate_gen[5]" "and_gate_gen[5]" 7 7, 7 7 0, S_0x55f0ba32f710;
 .timescale -9 -12;
P_0x55f0ba331210 .param/l "i" 0 7 7, +C4<0101>;
L_0x55f0ba33cac0 .functor AND 1, L_0x55f0ba33c9e0, L_0x55f0ba33d3f0, C4<1>, C4<1>;
v0x55f0ba3312f0_0 .net *"_ivl_0", 0 0, L_0x55f0ba33c9e0;  1 drivers
v0x55f0ba3313d0_0 .net *"_ivl_1", 0 0, L_0x55f0ba33cac0;  1 drivers
S_0x55f0ba3314b0 .scope generate, "and_gate_gen[6]" "and_gate_gen[6]" 7 7, 7 7 0, S_0x55f0ba32f710;
 .timescale -9 -12;
P_0x55f0ba3316b0 .param/l "i" 0 7 7, +C4<0110>;
L_0x55f0ba33cc20 .functor AND 1, L_0x55f0ba33cb80, L_0x55f0ba33d3f0, C4<1>, C4<1>;
v0x55f0ba331790_0 .net *"_ivl_0", 0 0, L_0x55f0ba33cb80;  1 drivers
v0x55f0ba331870_0 .net *"_ivl_1", 0 0, L_0x55f0ba33cc20;  1 drivers
S_0x55f0ba331950 .scope generate, "and_gate_gen[7]" "and_gate_gen[7]" 7 7, 7 7 0, S_0x55f0ba32f710;
 .timescale -9 -12;
P_0x55f0ba331b50 .param/l "i" 0 7 7, +C4<0111>;
L_0x55f0ba33d170 .functor AND 1, L_0x55f0ba33d0d0, L_0x55f0ba33d3f0, C4<1>, C4<1>;
v0x55f0ba331c30_0 .net *"_ivl_0", 0 0, L_0x55f0ba33d0d0;  1 drivers
v0x55f0ba331d10_0 .net *"_ivl_1", 0 0, L_0x55f0ba33d170;  1 drivers
S_0x55f0ba3324a0 .scope module, "subtractor" "subtractor" 5 17, 8 1 0, S_0x55f0ba32efc0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "V";
    .port_info 1 /OUTPUT 8 "V_prime";
v0x55f0ba3326a0_0 .net "V", 7 0, v0x55f0ba332f30_0;  alias, 1 drivers
v0x55f0ba332780_0 .var "V_prime", 7 0;
E_0x55f0ba313650 .event edge, v0x55f0ba2fe560_0;
S_0x55f0ba333320 .scope module, "sv" "set_vars" 4 6, 9 1 0, S_0x55f0ba32ed00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set_vars";
    .port_info 1 /INPUT 1 "expd";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /INPUT 1 "t";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 8 "tau";
    .port_info 7 /OUTPUT 8 "weight";
    .port_info 8 /OUTPUT 8 "threshold";
v0x55f0ba333660_0 .var "appender", 2 0;
v0x55f0ba333760_0 .net "clk", 0 0, v0x55f0ba334f70_0;  alias, 1 drivers
v0x55f0ba333850_0 .net "expd", 0 0, v0x55f0ba335010_0;  alias, 1 drivers
v0x55f0ba333920_0 .net "rst", 0 0, v0x55f0ba335100_0;  alias, 1 drivers
v0x55f0ba3339f0_0 .net "set_vars", 0 0, v0x55f0ba3351f0_0;  alias, 1 drivers
v0x55f0ba333ae0_0 .net "t", 0 0, v0x55f0ba335380_0;  alias, 1 drivers
v0x55f0ba333b80_0 .var "tau", 7 0;
v0x55f0ba333c20_0 .var "tauReg", 7 0;
v0x55f0ba333ce0_0 .var "threshold", 7 0;
v0x55f0ba333e30_0 .var "thresholdReg", 7 0;
v0x55f0ba333f10_0 .net "w", 0 0, v0x55f0ba335470_0;  alias, 1 drivers
v0x55f0ba333fd0_0 .var "weight", 7 0;
v0x55f0ba3340e0_0 .var "weightReg", 7 0;
E_0x55f0ba333600 .event negedge, v0x55f0ba3339f0_0;
S_0x55f0ba2e28e0 .scope module, "tt_um_Leaky_Integrate_Fire_nfjesifb" "tt_um_Leaky_Integrate_Fire_nfjesifb" 10 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "ui_in";
    .port_info 1 /OUTPUT 8 "uo_out";
    .port_info 2 /INPUT 8 "uio_in";
    .port_info 3 /OUTPUT 8 "uio_out";
    .port_info 4 /OUTPUT 8 "uio_oe";
    .port_info 5 /INPUT 1 "ena";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
P_0x55f0ba2ef960 .param/l "MAX_COUNT" 0 10 1, C4<100110001001011010000000>;
L_0x7f908047b060 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x55f0ba33b9a0_0 .net/2s *"_ivl_4", 6 0, L_0x7f908047b060;  1 drivers
o0x7f90804c55a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f0ba33baa0_0 .net "clk", 0 0, o0x7f90804c55a8;  0 drivers
o0x7f90804c5cc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f0ba33bb60_0 .net "ena", 0 0, o0x7f90804c5cc8;  0 drivers
v0x55f0ba33bc00_0 .net "rst", 0 0, L_0x55f0ba33d4e0;  1 drivers
o0x7f90804c5cf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f0ba33bca0_0 .net "rst_n", 0 0, o0x7f90804c5cf8;  0 drivers
o0x7f90804c5d28 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55f0ba33bd40_0 .net "ui_in", 7 0, o0x7f90804c5d28;  0 drivers
o0x7f90804c5d58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55f0ba33be20_0 .net "uio_in", 7 0, o0x7f90804c5d58;  0 drivers
L_0x7f908047b0a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55f0ba33bf00_0 .net "uio_oe", 7 0, L_0x7f908047b0a8;  1 drivers
v0x55f0ba33bfe0_0 .net "uio_out", 7 0, L_0x55f0ba33ef00;  1 drivers
v0x55f0ba33c150_0 .net "uo_out", 7 0, v0x55f0ba339530_0;  1 drivers
L_0x55f0ba33d4e0 .reduce/nor o0x7f90804c5cf8;
L_0x55f0ba33eab0 .part o0x7f90804c5d28, 0, 1;
L_0x55f0ba33eba0 .part o0x7f90804c5d28, 1, 1;
L_0x55f0ba33ec40 .part o0x7f90804c5d28, 2, 1;
L_0x55f0ba33ed30 .part o0x7f90804c5d28, 3, 1;
L_0x55f0ba33ee20 .part o0x7f90804c5d28, 4, 1;
L_0x55f0ba33ef00 .concat8 [ 1 7 0 0], v0x55f0ba336080_0, L_0x7f908047b060;
S_0x55f0ba3355a0 .scope module, "t" "top" 10 16, 4 1 0, S_0x55f0ba2e28e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "set_vars";
    .port_info 1 /INPUT 1 "syn";
    .port_info 2 /INPUT 1 "expd";
    .port_info 3 /INPUT 1 "w";
    .port_info 4 /INPUT 1 "t";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "rst";
    .port_info 7 /OUTPUT 1 "axon";
    .port_info 8 /OUTPUT 8 "V";
v0x55f0ba33af00_0 .net "V", 7 0, v0x55f0ba339530_0;  alias, 1 drivers
v0x55f0ba33afe0_0 .net "axon", 0 0, v0x55f0ba336080_0;  1 drivers
v0x55f0ba33b080_0 .net "clk", 0 0, o0x7f90804c55a8;  alias, 0 drivers
v0x55f0ba33b170_0 .net "expd", 0 0, L_0x55f0ba33ec40;  1 drivers
v0x55f0ba33b210_0 .net "rst", 0 0, L_0x55f0ba33d4e0;  alias, 1 drivers
v0x55f0ba33b350_0 .net "set_vars", 0 0, L_0x55f0ba33eab0;  1 drivers
v0x55f0ba33b3f0_0 .net "syn", 0 0, L_0x55f0ba33eba0;  1 drivers
v0x55f0ba33b4e0_0 .net "t", 0 0, L_0x55f0ba33ee20;  1 drivers
v0x55f0ba33b580_0 .net "tau", 7 0, v0x55f0ba33a750_0;  1 drivers
v0x55f0ba33b6b0_0 .net "threshold", 7 0, v0x55f0ba33a8b0_0;  1 drivers
v0x55f0ba33b750_0 .net "w", 0 0, L_0x55f0ba33ed30;  1 drivers
v0x55f0ba33b7f0_0 .net "weight", 7 0, v0x55f0ba33aba0_0;  1 drivers
S_0x55f0ba3358b0 .scope module, "lif" "LIF" 4 7, 5 1 0, S_0x55f0ba3355a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "syn";
    .port_info 1 /INPUT 8 "tau";
    .port_info 2 /INPUT 8 "weight";
    .port_info 3 /INPUT 8 "threshold";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 1 "axon";
    .port_info 7 /OUTPUT 8 "V";
v0x55f0ba339530_0 .var "V", 7 0;
v0x55f0ba339610_0 .net "axon", 0 0, v0x55f0ba336080_0;  alias, 1 drivers
v0x55f0ba3396d0_0 .net "clk", 0 0, o0x7f90804c55a8;  alias, 0 drivers
v0x55f0ba339770_0 .net "rst", 0 0, L_0x55f0ba33d4e0;  alias, 1 drivers
v0x55f0ba339810_0 .net "syn", 0 0, L_0x55f0ba33eba0;  alias, 1 drivers
v0x55f0ba339900_0 .net "syn_scaled", 7 0, L_0x55f0ba33e180;  1 drivers
v0x55f0ba3399a0_0 .net "tau", 7 0, v0x55f0ba33a750_0;  alias, 1 drivers
v0x55f0ba339a40_0 .net "threshold", 7 0, v0x55f0ba33a8b0_0;  alias, 1 drivers
v0x55f0ba339b00_0 .var "voltageReg", 7 0;
v0x55f0ba339c30_0 .net "voltage_prime", 7 0, v0x55f0ba339410_0;  1 drivers
v0x55f0ba339cf0_0 .net "weight", 7 0, v0x55f0ba33aba0_0;  alias, 1 drivers
E_0x55f0ba335bb0 .event negedge, v0x55f0ba3396d0_0;
E_0x55f0ba335c30 .event posedge, v0x55f0ba3396d0_0;
S_0x55f0ba335c90 .scope module, "compare" "comparator" 5 16, 6 1 0, S_0x55f0ba3358b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "V";
    .port_info 1 /INPUT 8 "threshold";
    .port_info 2 /OUTPUT 1 "axon";
v0x55f0ba335f80_0 .net "V", 7 0, v0x55f0ba339b00_0;  1 drivers
v0x55f0ba336080_0 .var "axon", 0 0;
v0x55f0ba336140_0 .net "threshold", 7 0, v0x55f0ba33a8b0_0;  alias, 1 drivers
E_0x55f0ba335f00 .event edge, v0x55f0ba335f80_0, v0x55f0ba336140_0;
S_0x55f0ba336280 .scope module, "scalar" "weigher" 5 15, 7 1 0, S_0x55f0ba3358b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "syn";
    .port_info 1 /INPUT 8 "weight";
    .port_info 2 /OUTPUT 8 "V";
L_0x55f0ba33e900 .functor AND 8, v0x55f0ba33aba0_0, L_0x55f0ba33e800, C4<11111111>, C4<11111111>;
v0x55f0ba338a00_0 .net "V", 7 0, L_0x55f0ba33e180;  alias, 1 drivers
v0x55f0ba338b00_0 .net *"_ivl_25", 7 0, L_0x55f0ba33e800;  1 drivers
L_0x7f908047b0f0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x55f0ba338be0_0 .net *"_ivl_28", 6 0, L_0x7f908047b0f0;  1 drivers
v0x55f0ba338ca0_0 .net *"_ivl_29", 7 0, L_0x55f0ba33e900;  1 drivers
v0x55f0ba338d80_0 .net "and_o", 0 0, L_0x55f0ba33e9c0;  1 drivers
v0x55f0ba338e90_0 .net "syn", 0 0, L_0x55f0ba33eba0;  alias, 1 drivers
v0x55f0ba338f50_0 .net "weight", 7 0, v0x55f0ba33aba0_0;  alias, 1 drivers
L_0x55f0ba33d580 .part v0x55f0ba33aba0_0, 0, 1;
L_0x55f0ba33d720 .part v0x55f0ba33aba0_0, 1, 1;
L_0x55f0ba33d880 .part v0x55f0ba33aba0_0, 2, 1;
L_0x55f0ba33d9e0 .part v0x55f0ba33aba0_0, 3, 1;
L_0x55f0ba33dc00 .part v0x55f0ba33aba0_0, 4, 1;
L_0x55f0ba33de50 .part v0x55f0ba33aba0_0, 5, 1;
L_0x55f0ba33dff0 .part v0x55f0ba33aba0_0, 6, 1;
LS_0x55f0ba33e180_0_0 .concat8 [ 1 1 1 1], L_0x55f0ba33d6b0, L_0x55f0ba33d7c0, L_0x55f0ba33d920, L_0x55f0ba33dab0;
LS_0x55f0ba33e180_0_4 .concat8 [ 1 1 1 1], L_0x55f0ba33ddb0, L_0x55f0ba33df30, L_0x55f0ba33e090, L_0x55f0ba33e5e0;
L_0x55f0ba33e180 .concat8 [ 4 4 0 0], LS_0x55f0ba33e180_0_0, LS_0x55f0ba33e180_0_4;
L_0x55f0ba33e540 .part v0x55f0ba33aba0_0, 7, 1;
L_0x55f0ba33e800 .concat [ 1 7 0 0], L_0x55f0ba33eba0, L_0x7f908047b0f0;
L_0x55f0ba33e9c0 .part L_0x55f0ba33e900, 0, 1;
S_0x55f0ba3364b0 .scope generate, "and_gate_gen[0]" "and_gate_gen[0]" 7 7, 7 7 0, S_0x55f0ba336280;
 .timescale -9 -12;
P_0x55f0ba3366d0 .param/l "i" 0 7 7, +C4<00>;
L_0x55f0ba33d6b0 .functor AND 1, L_0x55f0ba33d580, L_0x55f0ba33e9c0, C4<1>, C4<1>;
v0x55f0ba3367b0_0 .net *"_ivl_0", 0 0, L_0x55f0ba33d580;  1 drivers
v0x55f0ba336890_0 .net *"_ivl_1", 0 0, L_0x55f0ba33d6b0;  1 drivers
S_0x55f0ba336970 .scope generate, "and_gate_gen[1]" "and_gate_gen[1]" 7 7, 7 7 0, S_0x55f0ba336280;
 .timescale -9 -12;
P_0x55f0ba336b90 .param/l "i" 0 7 7, +C4<01>;
L_0x55f0ba33d7c0 .functor AND 1, L_0x55f0ba33d720, L_0x55f0ba33e9c0, C4<1>, C4<1>;
v0x55f0ba336c50_0 .net *"_ivl_0", 0 0, L_0x55f0ba33d720;  1 drivers
v0x55f0ba336d30_0 .net *"_ivl_1", 0 0, L_0x55f0ba33d7c0;  1 drivers
S_0x55f0ba336e10 .scope generate, "and_gate_gen[2]" "and_gate_gen[2]" 7 7, 7 7 0, S_0x55f0ba336280;
 .timescale -9 -12;
P_0x55f0ba337010 .param/l "i" 0 7 7, +C4<010>;
L_0x55f0ba33d920 .functor AND 1, L_0x55f0ba33d880, L_0x55f0ba33e9c0, C4<1>, C4<1>;
v0x55f0ba3370d0_0 .net *"_ivl_0", 0 0, L_0x55f0ba33d880;  1 drivers
v0x55f0ba3371b0_0 .net *"_ivl_1", 0 0, L_0x55f0ba33d920;  1 drivers
S_0x55f0ba337290 .scope generate, "and_gate_gen[3]" "and_gate_gen[3]" 7 7, 7 7 0, S_0x55f0ba336280;
 .timescale -9 -12;
P_0x55f0ba337490 .param/l "i" 0 7 7, +C4<011>;
L_0x55f0ba33dab0 .functor AND 1, L_0x55f0ba33d9e0, L_0x55f0ba33e9c0, C4<1>, C4<1>;
v0x55f0ba337570_0 .net *"_ivl_0", 0 0, L_0x55f0ba33d9e0;  1 drivers
v0x55f0ba337650_0 .net *"_ivl_1", 0 0, L_0x55f0ba33dab0;  1 drivers
S_0x55f0ba337730 .scope generate, "and_gate_gen[4]" "and_gate_gen[4]" 7 7, 7 7 0, S_0x55f0ba336280;
 .timescale -9 -12;
P_0x55f0ba337980 .param/l "i" 0 7 7, +C4<0100>;
L_0x55f0ba33ddb0 .functor AND 1, L_0x55f0ba33dc00, L_0x55f0ba33e9c0, C4<1>, C4<1>;
v0x55f0ba337a60_0 .net *"_ivl_0", 0 0, L_0x55f0ba33dc00;  1 drivers
v0x55f0ba337b40_0 .net *"_ivl_1", 0 0, L_0x55f0ba33ddb0;  1 drivers
S_0x55f0ba337c20 .scope generate, "and_gate_gen[5]" "and_gate_gen[5]" 7 7, 7 7 0, S_0x55f0ba336280;
 .timescale -9 -12;
P_0x55f0ba337e20 .param/l "i" 0 7 7, +C4<0101>;
L_0x55f0ba33df30 .functor AND 1, L_0x55f0ba33de50, L_0x55f0ba33e9c0, C4<1>, C4<1>;
v0x55f0ba337f00_0 .net *"_ivl_0", 0 0, L_0x55f0ba33de50;  1 drivers
v0x55f0ba337fe0_0 .net *"_ivl_1", 0 0, L_0x55f0ba33df30;  1 drivers
S_0x55f0ba3380c0 .scope generate, "and_gate_gen[6]" "and_gate_gen[6]" 7 7, 7 7 0, S_0x55f0ba336280;
 .timescale -9 -12;
P_0x55f0ba3382c0 .param/l "i" 0 7 7, +C4<0110>;
L_0x55f0ba33e090 .functor AND 1, L_0x55f0ba33dff0, L_0x55f0ba33e9c0, C4<1>, C4<1>;
v0x55f0ba3383a0_0 .net *"_ivl_0", 0 0, L_0x55f0ba33dff0;  1 drivers
v0x55f0ba338480_0 .net *"_ivl_1", 0 0, L_0x55f0ba33e090;  1 drivers
S_0x55f0ba338560 .scope generate, "and_gate_gen[7]" "and_gate_gen[7]" 7 7, 7 7 0, S_0x55f0ba336280;
 .timescale -9 -12;
P_0x55f0ba338760 .param/l "i" 0 7 7, +C4<0111>;
L_0x55f0ba33e5e0 .functor AND 1, L_0x55f0ba33e540, L_0x55f0ba33e9c0, C4<1>, C4<1>;
v0x55f0ba338840_0 .net *"_ivl_0", 0 0, L_0x55f0ba33e540;  1 drivers
v0x55f0ba338920_0 .net *"_ivl_1", 0 0, L_0x55f0ba33e5e0;  1 drivers
S_0x55f0ba3390b0 .scope module, "subtractor" "subtractor" 5 17, 8 1 0, S_0x55f0ba3358b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "V";
    .port_info 1 /OUTPUT 8 "V_prime";
v0x55f0ba339330_0 .net "V", 7 0, v0x55f0ba339b00_0;  alias, 1 drivers
v0x55f0ba339410_0 .var "V_prime", 7 0;
E_0x55f0ba3392d0 .event edge, v0x55f0ba335f80_0;
S_0x55f0ba339ef0 .scope module, "sv" "set_vars" 4 6, 9 1 0, S_0x55f0ba3355a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set_vars";
    .port_info 1 /INPUT 1 "expd";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /INPUT 1 "t";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 8 "tau";
    .port_info 7 /OUTPUT 8 "weight";
    .port_info 8 /OUTPUT 8 "threshold";
v0x55f0ba33a230_0 .var "appender", 2 0;
v0x55f0ba33a330_0 .net "clk", 0 0, o0x7f90804c55a8;  alias, 0 drivers
v0x55f0ba33a420_0 .net "expd", 0 0, L_0x55f0ba33ec40;  alias, 1 drivers
v0x55f0ba33a4f0_0 .net "rst", 0 0, L_0x55f0ba33d4e0;  alias, 1 drivers
v0x55f0ba33a5c0_0 .net "set_vars", 0 0, L_0x55f0ba33eab0;  alias, 1 drivers
v0x55f0ba33a6b0_0 .net "t", 0 0, L_0x55f0ba33ee20;  alias, 1 drivers
v0x55f0ba33a750_0 .var "tau", 7 0;
v0x55f0ba33a7f0_0 .var "tauReg", 7 0;
v0x55f0ba33a8b0_0 .var "threshold", 7 0;
v0x55f0ba33aa00_0 .var "thresholdReg", 7 0;
v0x55f0ba33aae0_0 .net "w", 0 0, L_0x55f0ba33ed30;  alias, 1 drivers
v0x55f0ba33aba0_0 .var "weight", 7 0;
v0x55f0ba33acb0_0 .var "weightReg", 7 0;
E_0x55f0ba33a1d0 .event negedge, v0x55f0ba33a5c0_0;
    .scope S_0x55f0ba2e0900;
T_0 ;
    %wait E_0x55f0ba2de550;
    %load/vec4 v0x55f0ba30a740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x55f0ba30a0a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55f0ba30a0a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f0ba30a0a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55f0ba333320;
T_1 ;
    %wait E_0x55f0ba333600;
    %load/vec4 v0x55f0ba333c20_0;
    %assign/vec4 v0x55f0ba333b80_0, 0;
    %load/vec4 v0x55f0ba3340e0_0;
    %assign/vec4 v0x55f0ba333fd0_0, 0;
    %load/vec4 v0x55f0ba333e30_0;
    %assign/vec4 v0x55f0ba333ce0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55f0ba333320;
T_2 ;
    %wait E_0x55f0ba2c79f0;
    %load/vec4 v0x55f0ba3339f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55f0ba333850_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x55f0ba333660_0;
    %assign/vec4/off/d v0x55f0ba333c20_0, 4, 5;
    %load/vec4 v0x55f0ba333f10_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x55f0ba333660_0;
    %assign/vec4/off/d v0x55f0ba3340e0_0, 4, 5;
    %load/vec4 v0x55f0ba333ae0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x55f0ba333660_0;
    %assign/vec4/off/d v0x55f0ba333e30_0, 4, 5;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f0ba333c20_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f0ba3340e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f0ba333e30_0, 0, 8;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55f0ba333320;
T_3 ;
    %wait E_0x55f0ba2dcb90;
    %load/vec4 v0x55f0ba3339f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55f0ba333660_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55f0ba333660_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f0ba333660_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55f0ba32f340;
T_4 ;
    %wait E_0x55f0ba2c7a70;
    %load/vec4 v0x55f0ba2fe560_0;
    %load/vec4 v0x55f0ba308880_0;
    %cmp/u;
    %jmp/0xz  T_4.0, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0ba2fec00_0, 0;
T_4.0 ;
    %load/vec4 v0x55f0ba308880_0;
    %load/vec4 v0x55f0ba2fe560_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0ba2fec00_0, 0;
T_4.2 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55f0ba3324a0;
T_5 ;
    %wait E_0x55f0ba313650;
    %load/vec4 v0x55f0ba3326a0_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x55f0ba3326a0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x55f0ba332780_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55f0ba3326a0_0;
    %assign/vec4 v0x55f0ba332780_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55f0ba32efc0;
T_6 ;
    %wait E_0x55f0ba2c79f0;
    %load/vec4 v0x55f0ba332b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f0ba332f30_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55f0ba332f30_0;
    %load/vec4 v0x55f0ba332cd0_0;
    %add;
    %store/vec4 v0x55f0ba332f30_0, 0, 8;
    %load/vec4 v0x55f0ba332f30_0;
    %store/vec4 v0x55f0ba3328a0_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55f0ba32efc0;
T_7 ;
    %wait E_0x55f0ba2dcb90;
    %load/vec4 v0x55f0ba333060_0;
    %assign/vec4 v0x55f0ba332f30_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55f0ba2e0a90;
T_8 ;
    %vpi_call 3 33 "$dumpfile", "top.vcd" {0 0 0};
    %vpi_call 3 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55f0ba2e0a90 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0ba3351f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0ba3352e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0ba335010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0ba335470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0ba335380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0ba334f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0ba335100_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0ba335100_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0ba335100_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0ba3351f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0ba335010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0ba335470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0ba335380_0, 0, 1;
    %delay 160000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0ba3351f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0ba3352e0_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0ba3352e0_0, 0, 1;
    %delay 200000, 0;
    %vpi_call 3 56 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x55f0ba2e0a90;
T_9 ;
    %delay 10000, 0;
    %load/vec4 v0x55f0ba334f70_0;
    %inv;
    %store/vec4 v0x55f0ba334f70_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55f0ba339ef0;
T_10 ;
    %wait E_0x55f0ba33a1d0;
    %load/vec4 v0x55f0ba33a7f0_0;
    %assign/vec4 v0x55f0ba33a750_0, 0;
    %load/vec4 v0x55f0ba33acb0_0;
    %assign/vec4 v0x55f0ba33aba0_0, 0;
    %load/vec4 v0x55f0ba33aa00_0;
    %assign/vec4 v0x55f0ba33a8b0_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55f0ba339ef0;
T_11 ;
    %wait E_0x55f0ba335c30;
    %load/vec4 v0x55f0ba33a5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x55f0ba33a420_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x55f0ba33a230_0;
    %assign/vec4/off/d v0x55f0ba33a7f0_0, 4, 5;
    %load/vec4 v0x55f0ba33aae0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x55f0ba33a230_0;
    %assign/vec4/off/d v0x55f0ba33acb0_0, 4, 5;
    %load/vec4 v0x55f0ba33a6b0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x55f0ba33a230_0;
    %assign/vec4/off/d v0x55f0ba33aa00_0, 4, 5;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f0ba33a7f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f0ba33acb0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f0ba33aa00_0, 0, 8;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55f0ba339ef0;
T_12 ;
    %wait E_0x55f0ba335bb0;
    %load/vec4 v0x55f0ba33a5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55f0ba33a230_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55f0ba33a230_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f0ba33a230_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55f0ba335c90;
T_13 ;
    %wait E_0x55f0ba335f00;
    %load/vec4 v0x55f0ba335f80_0;
    %load/vec4 v0x55f0ba336140_0;
    %cmp/u;
    %jmp/0xz  T_13.0, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f0ba336080_0, 0;
T_13.0 ;
    %load/vec4 v0x55f0ba336140_0;
    %load/vec4 v0x55f0ba335f80_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_13.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f0ba336080_0, 0;
T_13.2 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55f0ba3390b0;
T_14 ;
    %wait E_0x55f0ba3392d0;
    %load/vec4 v0x55f0ba339330_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x55f0ba339330_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x55f0ba339410_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55f0ba339330_0;
    %assign/vec4 v0x55f0ba339410_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55f0ba3358b0;
T_15 ;
    %wait E_0x55f0ba335c30;
    %load/vec4 v0x55f0ba339770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55f0ba339b00_0, 0, 8;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55f0ba339b00_0;
    %load/vec4 v0x55f0ba339900_0;
    %add;
    %store/vec4 v0x55f0ba339b00_0, 0, 8;
    %load/vec4 v0x55f0ba339b00_0;
    %store/vec4 v0x55f0ba339530_0, 0, 8;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55f0ba3358b0;
T_16 ;
    %wait E_0x55f0ba335bb0;
    %load/vec4 v0x55f0ba339c30_0;
    %assign/vec4 v0x55f0ba339b00_0, 0;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "accumulator.v";
    "test_top.v";
    "top.v";
    "LIF.v";
    "comparator.v";
    "weigher.v";
    "subtractor.v";
    "set_vars.v";
    "tt_um_Leaky_Integrate_Fire_nfjesifb.v";
