<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_G2_U_U_a1691b78</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_a1691b78'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_G2_U_U_a1691b78')">rsnoc_z_H_R_N_A_G2_U_U_a1691b78</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 40.12</td>
<td class="s6 cl rt"><a href="mod1084.html#Line" > 66.10</a></td>
<td class="s4 cl rt"><a href="mod1084.html#Cond" > 40.00</a></td>
<td class="s0 cl rt"><a href="mod1084.html#Toggle" >  0.54</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1084.html#Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1084.html#inst_tag_337695"  onclick="showContent('inst_tag_337695')">config_ss_tb.DUT.flexnoc.SCU_Multi_APB_main.GenericToSpecific</a></td>
<td class="s4 cl rt"> 40.12</td>
<td class="s6 cl rt"><a href="mod1084.html#Line" > 66.10</a></td>
<td class="s4 cl rt"><a href="mod1084.html#Cond" > 40.00</a></td>
<td class="s0 cl rt"><a href="mod1084.html#Toggle" >  0.54</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1084.html#Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_a1691b78'>
<hr>
<a name="inst_tag_337695"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_337695" >config_ss_tb.DUT.flexnoc.SCU_Multi_APB_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 40.12</td>
<td class="s6 cl rt"><a href="mod1084.html#Line" > 66.10</a></td>
<td class="s4 cl rt"><a href="mod1084.html#Cond" > 40.00</a></td>
<td class="s0 cl rt"><a href="mod1084.html#Toggle" >  0.54</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1084.html#Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.50</td>
<td class="s6 cl rt"> 67.48</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  2.87</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 57.14</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 50.49</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.98</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod379.html#inst_tag_138998" >SCU_Multi_APB_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1023.html#inst_tag_317507" id="tag_urg_inst_317507">FsmCurState</a></td>
<td class="s2 cl rt"> 23.45</td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.81</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod256.html#inst_tag_45751" id="tag_urg_inst_45751">ummd756d1</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod265.html#inst_tag_47721" id="tag_urg_inst_47721">ummd90eb2</a></td>
<td class="s2 cl rt"> 21.67</td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod265.html#inst_tag_47722" id="tag_urg_inst_47722">ummd90eb2_253</a></td>
<td class="s3 cl rt"> 38.33</td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod265.html#inst_tag_47723" id="tag_urg_inst_47723">ummd90eb2_268</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod6.html#inst_tag_198" id="tag_urg_inst_198">ummddfd43</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod907.html#inst_tag_298338" id="tag_urg_inst_298338">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_2.html#inst_tag_904" id="tag_urg_inst_904">ursrrrg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_2.html#inst_tag_903" id="tag_urg_inst_903">ursrrrg123</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_2.html#inst_tag_900" id="tag_urg_inst_900">ursrrrg204</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_2.html#inst_tag_905" id="tag_urg_inst_905">ursrrrg205</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_2.html#inst_tag_901" id="tag_urg_inst_901">ursrrrg207</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_2.html#inst_tag_906" id="tag_urg_inst_906">ursrrrg208</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_2.html#inst_tag_902" id="tag_urg_inst_902">ursrrrg210</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_2.html#inst_tag_907" id="tag_urg_inst_907">ursrrrg211</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod271.html#inst_tag_47944" id="tag_urg_inst_47944">us6abbdefa</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod271.html#inst_tag_47943" id="tag_urg_inst_47943">us6abbdefa_240</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod627.html#inst_tag_198930" id="tag_urg_inst_198930">uuc01c9ebcca</a></td>
<td class="s0 cl rt">  2.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod382.html#inst_tag_139966" id="tag_urg_inst_139966">uue705a8d5</a></td>
<td class="s0 cl rt">  0.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.37</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_a1691b78'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1084.html" >rsnoc_z_H_R_N_A_G2_U_U_a1691b78</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>59</td><td>39</td><td>66.10</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>18623</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>18628</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>18636</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>18689</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>18713</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>18722</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>18727</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>18735</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>18811</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>18816</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>18821</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>18849</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>18857</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>18865</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>18914</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
18622                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
18623      1/1          	,	.Clk_RstN( Sys_Clk_RstN )
18624      1/1          	,	.Clk_Tm( Sys_Clk_Tm )
18625      1/1          	,	.En( Rx_Vld &amp; Rx_Rdy )
18626      <font color = "red">0/1     ==>  	,	.O( NotLocked )</font>
                        MISSING_ELSE
18627                   	,	.Reset( Rx_Tail )
18628      1/1          	,	.Set( Rx_Head &amp; ~ RxLock )
18629      <font color = "red">0/1     ==>  	);</font>
18630      <font color = "red">0/1     ==>  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg42(</font>
18631      1/1          		.Clk( Sys_Clk )
18632      <font color = "red">0/1     ==>  	,	.Clk_ClkS( Sys_Clk_ClkS )</font>
18633                   	,	.Clk_En( Sys_Clk_En )
18634                   	,	.Clk_EnS( Sys_Clk_EnS )
18635                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
18636      1/1          	,	.Clk_RstN( Sys_Clk_RstN )
18637      1/1          	,	.Clk_Tm( Sys_Clk_Tm )
18638      1/1          	,	.En( Rx_Vld &amp; Rx_Rdy )
18639      <font color = "red">0/1     ==>  	,	.O( LckSeqUnsupported )</font>
                        MISSING_ELSE
18640                   	,	.Reset( Rx_Tail &amp; ( Rx_Head &amp; ~ RxLock | NotLocked ) )
18641                   	,	.Set( ( RxPreStrm | RxPreBlck | RxPreNullRd | RxPreRdCondWr ) &amp; Rx_Head )
18642                   	);
18643                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
18644                   		if ( ! Sys_Clk_RstN )
18645                   			RxNullRd &lt;= #1.0 ( 1'b0 );
18646                   		else if ( Rx_Head &amp; Rx_Vld &amp; Rx_Rdy )
18647                   			RxNullRd &lt;= #1.0 ( RxPreNullRd );
18648                   	assign uu_cc5c_caseSel = { Err &amp; ~ ( RxNullRd &amp; ~ RxErr ) , RxNullRd &amp; ~ RxErr } ;
18649                   	always @( uu_cc5c_caseSel ) begin
18650                   		case ( uu_cc5c_caseSel )
18651                   			2'b01   : u_cc5c = 2'b10 ;
18652                   			2'b10   : u_cc5c = 2'b01 ;
18653                   			2'b0    : u_cc5c = 2'b00 ;
18654                   			default : u_cc5c = 2'b00 ;
18655                   		endcase
18656                   	end
18657                   	assign Tx_Head = Rx_Head;
18658                   	assign Tx_Tail = Rx_Tail;
18659                   	assign Tx_Vld = Rx_Vld &amp; ~ MaskPre;
18660                   	assign ErrTypeRaw =
18661                   		{ Dbg_BURST_MAP_WRAP_CROSSING , Dbg_BURST_MAP_INCR_CROSSING , RxErr , LckSeqUnsupported , RxPreRdCondWr , RxPreNullRd , RxPreBlck , RxPreStrm };
18662                   	assign ErrType = u_dade;
18663                   	rsnoc_z_T_C_S_C_L_R_S_L_8 usl( .I( ErrTypeRaw ) , .O( u_fabc ) );
18664                   	rsnoc_z_T_C_S_C_L_R_E_z_8 ue( .I( u_fabc ) , .O( u_dade ) );
18665                   	assign u_939c = Rx_Data [107:38];
18666                   	assign u_1dd5_Status = u_939c [50:49];
18667                   	assign RxDbg_Status = u_1dd5_Status;
18668                   	assign u_1dd5_Addr = u_939c [41:11];
18669                   	assign RxDbg_Addr = u_1dd5_Addr;
18670                   	assign u_1dd5_Lock = u_939c [69];
18671                   	assign RxDbg_Lock = u_1dd5_Lock;
18672                   	assign u_1dd5_Echo = u_939c [2:0];
18673                   	assign RxDbg_Echo = u_1dd5_Echo;
18674                   	assign u_1dd5_Len1 = u_939c [48:42];
18675                   	assign RxDbg_Len1 = u_1dd5_Len1;
18676                   	assign u_1dd5_User = u_939c [10:3];
18677                   	assign RxDbg_User = u_1dd5_User;
18678                   	assign u_1dd5_Opc = u_939c [54:51];
18679                   	assign RxDbg_Opc = u_1dd5_Opc;
18680                   	assign u_1dd5_RouteId = u_939c [68:55];
18681                   	assign RxDbg_RouteId = u_1dd5_RouteId;
18682                   	assign u_d6b3 = Tx_Data [107:38];
18683                   	assign u_998_Status = u_d6b3 [50:49];
18684                   	assign TxDbg_Status = u_998_Status;
18685                   	assign u_998_Addr = u_d6b3 [41:11];
18686                   	assign TxDbg_Addr = u_998_Addr;
18687                   	assign u_998_Lock = u_d6b3 [69];
18688                   	assign TxDbg_Lock = u_998_Lock;
18689      1/1          	assign u_998_Echo = u_d6b3 [2:0];
18690      <font color = "red">0/1     ==>  	assign TxDbg_Echo = u_998_Echo;</font>
18691      <font color = "red">0/1     ==>  	assign u_998_Len1 = u_d6b3 [48:42];</font>
18692      1/1          	assign TxDbg_Len1 = u_998_Len1;
18693      <font color = "red">0/1     ==>  	assign u_998_User = u_d6b3 [10:3];</font>
18694                   	assign TxDbg_User = u_998_User;
18695                   	assign u_998_Opc = u_d6b3 [54:51];
18696                   	assign TxDbg_Opc = u_998_Opc;
18697                   	assign u_998_RouteId = u_d6b3 [68:55];
18698                   	assign TxDbg_RouteId = u_998_RouteId;
18699                   	assign Dbg_STATUS_ERR = RxErr;
18700                   	assign Dbg_PRENULLRD_NOTSUPPORTED = RxPreNullRd;
18701                   	assign Dbg_PREBLCK_NOTSUPPORTED = RxPreBlck;
18702                   	assign Dbg_LCKSEQ_NOTSUPPORTED = LckSeqUnsupported;
18703                   	assign Dbg_PRESTRM_NOTSUPPORTED = RxPreStrm;
18704                   	assign Dbg_PRERDCONDWR_NOTSUPPORTED = RxPreRdCondWr;
18705                   endmodule
18706                   
18707                   // synopsys translate_off
18708                   // synthesis translate_off
18709                   `timescale 1ps/1ps
18710                   module rsnoc_z_H_R_G_T2_S_U_31b7e78b (
18711                   	Clk
18712                   ,	Clk_ClkS
18713      1/1          ,	Clk_En
18714      <font color = "red">0/1     ==>  ,	Clk_EnS</font>
18715      <font color = "red">0/1     ==>  ,	Clk_RetRstN</font>
18716      <font color = "red">0/1     ==>  ,	Clk_RstN</font>
18717      1/1          ,	Clk_Tm
18718                   ,	Rx_Data
18719                   ,	Rx_Head
18720                   ,	Rx_Rdy
18721                   ,	Rx_Tail
18722      1/1          ,	Rx_Vld
18723      1/1          ,	RxAddrMask
18724      1/1          ,	RxApertureHit
18725      <font color = "red">0/1     ==>  ,	RxPathHit</font>
                        MISSING_ELSE
18726                   );
18727      1/1          	input         Clk           ;
18728      1/1          	input         Clk_ClkS      ;
18729      1/1          	input         Clk_En        ;
18730      <font color = "red">0/1     ==>  	input         Clk_EnS       ;</font>
                        MISSING_ELSE
18731                   	input         Clk_RetRstN   ;
18732                   	input         Clk_RstN      ;
18733                   	input         Clk_Tm        ;
18734                   	input [107:0] Rx_Data       ;
18735      1/1          	input         Rx_Head       ;
18736      1/1          	input         Rx_Rdy        ;
18737      1/1          	input         Rx_Tail       ;
18738      <font color = "red">0/1     ==>  	input         Rx_Vld        ;</font>
                        MISSING_ELSE
18739                   	input [29:0]  RxAddrMask    ;
18740                   	input         RxApertureHit ;
18741                   	input         RxPathHit     ;
18742                   	wire [30:0] u_1dd5_Addr    ;
18743                   	wire [2:0]  u_1dd5_Echo    ;
18744                   	wire [6:0]  u_1dd5_Len1    ;
18745                   	wire        u_1dd5_Lock    ;
18746                   	wire [3:0]  u_1dd5_Opc     ;
18747                   	wire [13:0] u_1dd5_RouteId ;
18748                   	wire [1:0]  u_1dd5_Status  ;
18749                   	wire [7:0]  u_1dd5_User    ;
18750                   	wire [1:0]  u_5389         ;
18751                   	wire [69:0] u_939c         ;
18752                   	wire [3:0]  u_a33a         ;
18753                   	wire [3:0]  u_b175         ;
18754                   	wire        RdXSeen        ;
18755                   	wire        RxAbort        ;
18756                   	wire [30:0] RxAddr         ;
18757                   	wire [28:0] RxAddrMaskT    ;
18758                   	wire [30:0] RxDbg_Addr     ;
18759                   	wire [2:0]  RxDbg_Echo     ;
18760                   	wire [6:0]  RxDbg_Len1     ;
18761                   	wire        RxDbg_Lock     ;
18762                   	wire [3:0]  RxDbg_Opc      ;
18763                   	wire [13:0] RxDbg_RouteId  ;
18764                   	wire [1:0]  RxDbg_Status   ;
18765                   	wire [7:0]  RxDbg_User     ;
18766                   	wire        RxErr          ;
18767                   	wire [6:0]  RxLen1         ;
18768                   	wire        RxLock         ;
18769                   	wire [3:0]  RxOpc          ;
18770                   	wire        RxPre          ;
18771                   	wire        RxPreAtomic    ;
18772                   	wire [1:0]  RxStatus       ;
18773                   	wire        RxUrg          ;
18774                   	wire        RxWrap         ;
18775                   	wire        SevErr_0       ;
18776                   	wire        SevErr_1       ;
18777                   	wire        SevErr_12      ;
18778                   	wire        SevErr_2       ;
18779                   	wire        SevErr_4       ;
18780                   	wire        SevErr_5       ;
18781                   	wire        SevErr_8       ;
18782                   	wire        SevErr_9       ;
18783                   	reg         dontStop       ;
18784                   	assign u_939c = Rx_Data [107:38];
18785                   	assign u_1dd5_Status = u_939c [50:49];
18786                   	assign RxDbg_Status = u_1dd5_Status;
18787                   	assign u_1dd5_Addr = u_939c [41:11];
18788                   	assign RxDbg_Addr = u_1dd5_Addr;
18789                   	assign u_1dd5_Lock = u_939c [69];
18790                   	assign RxDbg_Lock = u_1dd5_Lock;
18791                   	assign u_1dd5_Echo = u_939c [2:0];
18792                   	assign RxDbg_Echo = u_1dd5_Echo;
18793                   	assign u_1dd5_Len1 = u_939c [48:42];
18794                   	assign RxDbg_Len1 = u_1dd5_Len1;
18795                   	assign u_1dd5_User = u_939c [10:3];
18796                   	assign RxDbg_User = u_1dd5_User;
18797                   	assign u_1dd5_Opc = u_939c [54:51];
18798                   	assign RxDbg_Opc = u_1dd5_Opc;
18799                   	assign u_1dd5_RouteId = u_939c [68:55];
18800                   	assign RxDbg_RouteId = u_1dd5_RouteId;
18801                   	assign RxOpc = Rx_Data [92:89];
18802                   	assign RxUrg = RxOpc == 4'b1001;
18803                   	assign RxPre = RxOpc == 4'b1000;
18804                   	assign RxLock = Rx_Data [107];
18805                   	assign RxAbort = RxPre &amp; ~ RxLock;
18806                   	assign SevErr_0 = ~ RxPathHit &amp; ( RxUrg | RxAbort ) &amp; Rx_Vld &amp; Rx_Head;
18807                   	always @( posedge Clk )
18808                   		if ( Clk == 1'b1 )
18809                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_0 ) !== 1'b0 ) begin
18810                   				dontStop = 0;
18811      1/1          				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
18812      1/1          				if (!dontStop) begin
18813      1/1          					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Got an URG or ABORT, but path doesnt match.&quot; );
18814      <font color = "red">0/1     ==>  					$stop;</font>
                        MISSING_ELSE
18815                   				end
18816      1/1          			end
18817      1/1          	assign RxAddr = Rx_Data [79:49];
18818      1/1          	assign RxAddrMaskT = RxAddrMask [28:0];
18819      <font color = "red">0/1     ==>  	assign RxStatus = Rx_Data [88:87];</font>
                        MISSING_ELSE
18820                   	assign RxErr = RxStatus == 2'b01;
18821      1/1          	assign SevErr_5 =
18822      1/1          					RxApertureHit &amp; ( RxAddr [30:2] &amp; RxAddrMaskT ) != 29'b0 &amp; ~ ( RxErr | RxUrg | RxPre ) &amp; Rx_Vld
18823      1/1          		&amp;	Rx_Head;
18824      <font color = "red">0/1     ==>  	always @( posedge Clk )</font>
                        MISSING_ELSE
18825                   		if ( Clk == 1'b1 )
18826                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_5 ) !== 1'b0 ) begin
18827                   				dontStop = 0;
18828                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
18829                   				if (!dontStop) begin
18830                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - When Aperture match, Addr must follow the mask define by the table.&quot; );
18831                   					$stop;
18832                   				end
18833                   			end
18834                   	always @( posedge Clk )
18835                   		if ( Clk == 1'b1 )
18836                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
18837                   				dontStop = 0;
18838                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
18839                   				if (!dontStop) begin
18840                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Linked sequence not supported.&quot; );
18841                   					$stop;
18842                   				end
18843                   			end
18844                   	always @( posedge Clk )
18845                   		if ( Clk == 1'b1 )
18846                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
18847                   				dontStop = 0;
18848                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
18849      1/1          				if (!dontStop) begin
18850      1/1          					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Wrap not supported.&quot; );
18851      1/1          					$stop;
18852      <font color = "red">0/1     ==>  				end</font>
                        MISSING_ELSE
18853                   			end
18854                   	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
18855                   	assign u_5389 = RxAddr [1:0];
18856                   	assign SevErr_8 = RxWrap &amp; ~ ( u_5389 == 2'b0 ) &amp; ~ RxErr &amp; Rx_Vld &amp; Rx_Head;
18857      1/1          	always @( posedge Clk )
18858      1/1          		if ( Clk == 1'b1 )
18859      1/1          			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_8 ) !== 1'b0 ) begin
18860      <font color = "red">0/1     ==>  				dontStop = 0;</font>
                        MISSING_ELSE
18861                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
18862                   				if (!dontStop) begin
18863                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Wrap must be minWrapAlign.&quot; );
18864                   					$stop;
18865      1/1          				end
18866      1/1          			end
18867      1/1          	assign RxLen1 = Rx_Data [86:80];
18868      <font color = "red">0/1     ==>  	assign SevErr_9 = RxWrap &amp; ( | ( RxLen1 &amp; 7'b1000000 ) ) &amp; ~ RxErr &amp; Rx_Vld &amp; Rx_Head;</font>
                        MISSING_ELSE
18869                   	always @( posedge Clk )
18870                   		if ( Clk == 1'b1 )
18871                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_9 ) !== 1'b0 ) begin
18872                   				dontStop = 0;
18873                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
18874                   				if (!dontStop) begin
18875                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Wrap length exceeds maxWrap&quot; );
18876                   					$stop;
18877                   				end
18878                   			end
18879                   	always @( posedge Clk )
18880                   		if ( Clk == 1'b1 )
18881                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
18882                   				dontStop = 0;
18883                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
18884                   				if (!dontStop) begin
18885                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - CrossBoundary must be enforced for INCR.&quot; );
18886                   					$stop;
18887                   				end
18888                   			end
18889                   	always @( posedge Clk )
18890                   		if ( Clk == 1'b1 )
18891                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
18892                   				dontStop = 0;
18893                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
18894                   				if (!dontStop) begin
18895                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - CrossBoundary must be enforced for WRAP.&quot; );
18896                   					$stop;
18897                   				end
18898                   			end
18899                   	assign u_a33a = RxAddr [3:0];
18900                   	assign u_b175 = u_a33a;
18901                   	assign RxPreAtomic =
18902                   			RxPre &amp; RxLen1 == 7'b0 &amp; ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
18903                   	assign SevErr_12 = RxPreAtomic &amp; Rx_Vld &amp; Rx_Head;
18904                   	always @( posedge Clk )
18905                   		if ( Clk == 1'b1 )
18906                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_12 ) !== 1'b0 ) begin
18907                   				dontStop = 0;
18908                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
18909                   				if (!dontStop) begin
18910                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Atomic preamble not supported.&quot; );
18911                   					$stop;
18912                   				end
18913                   			end
18914      <font color = "grey">unreachable  </font>	assign SevErr_1 = ~ RxApertureHit &amp; ~ ( RxErr | RxUrg | RxAbort ) &amp; Rx_Vld &amp; Rx_Head;
18915      <font color = "grey">unreachable  </font>	always @( posedge Clk )
18916      <font color = "grey">unreachable  </font>		if ( Clk == 1'b1 )
18917      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_1 ) !== 1'b0 ) begin
                   <font color = "red">==>  MISSING_ELSE</font>
18918      <font color = "grey">unreachable  </font>				dontStop = 0;
18919      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
18920      <font color = "grey">unreachable  </font>				if (!dontStop) begin
18921                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Aperture does not match any key of the table.&quot; );
                   <font color = "red">==>  MISSING_ELSE</font>
18922                   					$stop;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1084.html" >rsnoc_z_H_R_N_A_G2_U_U_a1691b78</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>10</td><td>4</td><td>40.00</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>10</td><td>4</td><td>40.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       18539
 EXPRESSION (StartCnt ? GenLcl_Req_FlowId : u_f325)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       18561
 EXPRESSION (u_3a84 ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       18626
 EXPRESSION (Sm_IDLE ? NWord1 : ((Cnt - 5'b1)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       18737
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Vld : PRdy)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       18807
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Addr[31:2] : ((((~WrapMask) &amp; AddrW) | (WrapMask &amp; (AddrW + 30'b1)))))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1084.html" >rsnoc_z_H_R_N_A_G2_U_U_a1691b78</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">176</td>
<td class="rt">4</td>
<td class="rt">2.27  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2410</td>
<td class="rt">13</td>
<td class="rt">0.54  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1205</td>
<td class="rt">9</td>
<td class="rt">0.75  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1205</td>
<td class="rt">4</td>
<td class="rt">0.33  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">59</td>
<td class="rt">4</td>
<td class="rt">6.78  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">922</td>
<td class="rt">11</td>
<td class="rt">1.19  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">461</td>
<td class="rt">7</td>
<td class="rt">1.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">461</td>
<td class="rt">4</td>
<td class="rt">0.87  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">117</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1488</td>
<td class="rt">2</td>
<td class="rt">0.13  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">744</td>
<td class="rt">2</td>
<td class="rt">0.27  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">744</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Apb_0_PAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PEnable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PRData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_PReady</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_PSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PSlvErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_PWBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PWData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_PAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_PEnable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_PRData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_PReady</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_PSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_PSlvErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_PWBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_PWData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_PWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_PAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_PEnable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_PRData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_PReady</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_PSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_PSlvErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_PWBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_PWData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_PWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_FlowId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_FlowId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_FlowId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_FlowId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_14e</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_35_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_35_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3a84</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c15[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_825f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_884c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_89_IDLE_RD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_89_IDLE_WR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_89_RD_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_89_WR_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9d0d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a1a5[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b081</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b9a5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b9ec[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bdb6[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c602</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e7c7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f325[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AddrW[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AddrW1[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PEnable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PRData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PReady</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PSlvErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PWBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PWData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_1_PEnable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_1_PRData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_1_PReady</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_1_PSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_1_PSlvErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_2_PEnable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_2_PRData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_2_PReady</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_2_PSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_2_PSlvErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BeFull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BeNull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BeOk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cnt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntNull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenIsIncr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_FlowId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_FlowId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NWord1[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullBeRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PSelSet</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PSelSetV</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdData1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Read</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>SlvNum[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sm_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sm_RD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>SmPwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>SmPwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StartCnt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WDCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrBe1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrData1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WriteEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uRdData1_caseSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1084.html" >rsnoc_z_H_R_N_A_G2_U_U_a1691b78</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">52</td>
<td class="rt">28</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">18539</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">18561</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">18807</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">18623</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">18628</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">18636</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">18689</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">18713</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">18722</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">18727</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">18735</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">18811</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">18816</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">18821</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">18849</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">18857</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">18865</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18539      	wire [6:0]  TxDbg_Len1                   ;
           	                                          
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (StartCnt) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18561      	assign RxPreBlck = RxPre & ( | RxLen1 ) & u_f586 == 4'b1110;
           	                                                            
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_3a84) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18807      	always @( posedge Clk )
           	                       
18808      		if ( Clk == 1'b1 )
           		                  
18809      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_0 ) !== 1'b0 ) begin
           			                                                            
18810      				dontStop = 0;
           				             
18811      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18812      				if (!dontStop) begin
           				                    
18813      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Got an URG or ABORT, but path doesnt match." );
           					                                                                                                                                        
18814      					$stop;
           					      
18815      				end
           				   
18816      			end
           			   
18817      	assign RxAddr = Rx_Data [79:49];
           	                                
18818      	assign RxAddrMaskT = RxAddrMask [28:0];
           	                                       
18819      	assign RxStatus = Rx_Data [88:87];
           	                                  
18820      	assign RxErr = RxStatus == 2'b01;
           	                                 
18821      	assign SevErr_5 =
           	                 
18822      					RxApertureHit & ( RxAddr [30:2] & RxAddrMaskT ) != 29'b0 & ~ ( RxErr | RxUrg | RxPre ) & Rx_Vld
           					                                                                                               
18823      		&	Rx_Head;
           		 	        
18824      	always @( posedge Clk )
           	                       
18825      		if ( Clk == 1'b1 )
           		                  
18826      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_5 ) !== 1'b0 ) begin
           			                                                            
18827      				dontStop = 0;
           				             
18828      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18829      				if (!dontStop) begin
           				                    
18830      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - When Aperture match, Addr must follow the mask define by the table." );
           					                                                                                                                                                                
18831      					$stop;
           					      
18832      				end
           				   
18833      			end
           			   
18834      	always @( posedge Clk )
           	                       
18835      		if ( Clk == 1'b1 )
           		                  
18836      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
18837      				dontStop = 0;
           				             
18838      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18839      				if (!dontStop) begin
           				                    
18840      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Linked sequence not supported." );
           					                                                                                                                           
18841      					$stop;
           					      
18842      				end
           				   
18843      			end
           			   
18844      	always @( posedge Clk )
           	                       
18845      		if ( Clk == 1'b1 )
           		                  
18846      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
18847      				dontStop = 0;
           				             
18848      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18849      				if (!dontStop) begin
           				                    
18850      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap not supported." );
           					                                                                                                                
18851      					$stop;
           					      
18852      				end
           				   
18853      			end
           			   
18854      	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
           	                                                    
18855      	assign u_5389 = RxAddr [1:0];
           	                             
18856      	assign SevErr_8 = RxWrap & ~ ( u_5389 == 2'b0 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                             
18857      	always @( posedge Clk )
           	                       
18858      		if ( Clk == 1'b1 )
           		                  
18859      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_8 ) !== 1'b0 ) begin
           			                                                            
18860      				dontStop = 0;
           				             
18861      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18862      				if (!dontStop) begin
           				                    
18863      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap must be minWrapAlign." );
           					                                                                                                                       
18864      					$stop;
           					      
18865      				end
           				   
18866      			end
           			   
18867      	assign RxLen1 = Rx_Data [86:80];
           	                                
18868      	assign SevErr_9 = RxWrap & ( | ( RxLen1 & 7'b1000000 ) ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                                      
18869      	always @( posedge Clk )
           	                       
18870      		if ( Clk == 1'b1 )
           		                  
18871      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_9 ) !== 1'b0 ) begin
           			                                                            
18872      				dontStop = 0;
           				             
18873      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18874      				if (!dontStop) begin
           				                    
18875      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap length exceeds maxWrap" );
           					                                                                                                                        
18876      					$stop;
           					      
18877      				end
           				   
18878      			end
           			   
18879      	always @( posedge Clk )
           	                       
18880      		if ( Clk == 1'b1 )
           		                  
18881      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
18882      				dontStop = 0;
           				             
18883      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18884      				if (!dontStop) begin
           				                    
18885      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
18886      					$stop;
           					      
18887      				end
           				   
18888      			end
           			   
18889      	always @( posedge Clk )
           	                       
18890      		if ( Clk == 1'b1 )
           		                  
18891      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
18892      				dontStop = 0;
           				             
18893      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18894      				if (!dontStop) begin
           				                    
18895      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
18896      					$stop;
           					      
18897      				end
           				   
18898      			end
           			   
18899      	assign u_a33a = RxAddr [3:0];
           	                             
18900      	assign u_b175 = u_a33a;
           	                       
18901      	assign RxPreAtomic =
           	                    
18902      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
18903      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
18904      	always @( posedge Clk )
           	                       
18905      		if ( Clk == 1'b1 )
           		                  
18906      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
18907      				dontStop = 0;
           				             
18908      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18909      				if (!dontStop) begin
           				                    
18910      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
18911      					$stop;
           					      
18912      				end
           				   
18913      			end
           			   
18914      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
18915      	always @( posedge Clk )
           	                       
18916      		if ( Clk == 1'b1 )
           		                  
18917      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
18918      				dontStop = 0;
           				             
18919      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18920      				if (!dontStop) begin
           				                    
18921      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
18922      					$stop;
           					      
18923      				end
           				   
18924      			end
           			   
18925      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
18926      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
18927      			.Clk( Clk )
           			           
18928      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
18929      		,	.Clk_En( Clk_En )
           		 	                 
18930      		,	.Clk_EnS( Clk_EnS )
           		 	                   
18931      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
18932      		,	.Clk_RstN( Clk_RstN )
           		 	                     
18933      		,	.Clk_Tm( Clk_Tm )
           		 	                 
18934      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
18935      		,	.O( RdXSeen )
           		 	             
18936      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
18937      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
18938      		);
           		  
18939      	always @( posedge Clk )
           	                       
18940      		if ( Clk == 1'b1 )
           		                  
18941      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
18942      				dontStop = 0;
           				             
18943      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18944      				if (!dontStop) begin
           				                    
18945      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
18946      					$stop;
           					      
18947      				end
           				   
18948      			end
           			   
18949      	always @( posedge Clk )
           	                       
18950      		if ( Clk == 1'b1 )
           		                  
18951      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
18952      				dontStop = 0;
           				             
18953      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18954      				if (!dontStop) begin
           				                    
18955      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Len1 >= 2**socket.wLen1." );
           					                                                                                                                     
18956      					$stop;
           					      
18957      				end
           				   
18958      			end
           			   
18959      	assign SevErr_4 = RxApertureHit & ~ ( RxStatus == 2'b00 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                                       
18960      	always @( posedge Clk )
           	                       
18961      		if ( Clk == 1'b1 )
           		                  
18962      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_4 ) !== 1'b0 ) begin
           			                                                            
18963      				dontStop = 0;
           				             
18964      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18965      				if (!dontStop) begin
           				                    
18966      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - When Aperture match, status must be REQ/ERR." );
           					                                                                                                                                         
18967      					$stop;
           					      
18968      				end
           				   
18969      			end
           			   
18970      	endmodule
           	         
18971      	// synthesis translate_on
           	                         
18972      	// synopsys translate_on
           	                        
18973      
           
18974      `timescale 1ps/1ps
                             
18975      module rsnoc_z_H_R_G_T2_F_U_fbb8a4ab (
                                                 
18976      	AddrMask
           	        
18977      ,	CxtRd_AddLd0
            	            
18978      ,	CxtRd_Addr4Be
            	             
18979      ,	CxtRd_Echo
            	          
18980      ,	CxtRd_Head
            	          
18981      ,	CxtRd_Len1
            	          
18982      ,	CxtRd_OpcT
            	          
18983      ,	CxtRd_RouteIdZ
            	              
18984      ,	CxtWr_AddLd0
            	            
18985      ,	CxtWr_Addr4Be
            	             
18986      ,	CxtWr_Echo
            	          
18987      ,	CxtWr_Head
            	          
18988      ,	CxtWr_Len1
            	          
18989      ,	CxtWr_OpcT
            	          
18990      ,	CxtWr_RouteIdZ
            	              
18991      ,	Debug
            	     
18992      ,	Empty
            	     
18993      ,	PathFound
            	         
18994      ,	ReqRx_Data
            	          
18995      ,	ReqRx_Head
            	          
18996      ,	ReqRx_Rdy
            	         
18997      ,	ReqRx_Tail
            	          
18998      ,	ReqRx_Vld
            	         
18999      ,	ReqTx_Data
            	          
19000      ,	ReqTx_Head
            	          
19001      ,	ReqTx_Rdy
            	         
19002      ,	ReqTx_Tail
            	          
19003      ,	ReqTx_Vld
            	         
19004      ,	RspRx_Data
            	          
19005      ,	RspRx_Head
            	          
19006      ,	RspRx_Rdy
            	         
19007      ,	RspRx_Tail
            	          
19008      ,	RspRx_Vld
            	         
19009      ,	RspTx_Data
            	          
19010      ,	RspTx_Head
            	          
19011      ,	RspTx_Rdy
            	         
19012      ,	RspTx_Tail
            	          
19013      ,	RspTx_Vld
            	         
19014      ,	SubFound
            	        
19015      ,	Sys_Clk
            	       
19016      ,	Sys_Clk_ClkS
            	            
19017      ,	Sys_Clk_En
            	          
19018      ,	Sys_Clk_EnS
            	           
19019      ,	Sys_Clk_RetRstN
            	               
19020      ,	Sys_Clk_RstN
            	            
19021      ,	Sys_Clk_Tm
            	          
19022      ,	Sys_Pwr_Idle
            	            
19023      ,	Sys_Pwr_WakeUp
            	              
19024      ,	WrCxt
            	     
19025      );
             
19026      	input  [29:0]  AddrMask        ;
           	                                
19027      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
19028      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
19029      	input  [2:0]   CxtRd_Echo      ;
           	                                
19030      	input          CxtRd_Head      ;
           	                                
19031      	input  [6:0]   CxtRd_Len1      ;
           	                                
19032      	input  [3:0]   CxtRd_OpcT      ;
           	                                
19033      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
19034      	output [7:0]   CxtWr_AddLd0    ;
           	                                
19035      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
19036      	output [2:0]   CxtWr_Echo      ;
           	                                
19037      	output         CxtWr_Head      ;
           	                                
19038      	output [6:0]   CxtWr_Len1      ;
           	                                
19039      	output [3:0]   CxtWr_OpcT      ;
           	                                
19040      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
19041      	input          Debug           ;
           	                                
19042      	input          Empty           ;
           	                                
19043      	input          PathFound       ;
           	                                
19044      	input  [107:0] ReqRx_Data      ;
           	                                
19045      	input          ReqRx_Head      ;
           	                                
19046      	output         ReqRx_Rdy       ;
           	                                
19047      	input          ReqRx_Tail      ;
           	                                
19048      	input          ReqRx_Vld       ;
           	                                
19049      	output [107:0] ReqTx_Data      ;
           	                                
19050      	output         ReqTx_Head      ;
           	                                
19051      	input          ReqTx_Rdy       ;
           	                                
19052      	output         ReqTx_Tail      ;
           	                                
19053      	output         ReqTx_Vld       ;
           	                                
19054      	input  [107:0] RspRx_Data      ;
           	                                
19055      	input          RspRx_Head      ;
           	                                
19056      	output         RspRx_Rdy       ;
           	                                
19057      	input          RspRx_Tail      ;
           	                                
19058      	input          RspRx_Vld       ;
           	                                
19059      	output [107:0] RspTx_Data      ;
           	                                
19060      	output         RspTx_Head      ;
           	                                
19061      	input          RspTx_Rdy       ;
           	                                
19062      	output         RspTx_Tail      ;
           	                                
19063      	output         RspTx_Vld       ;
           	                                
19064      	input          SubFound        ;
           	                                
19065      	input          Sys_Clk         ;
           	                                
19066      	input          Sys_Clk_ClkS    ;
           	                                
19067      	input          Sys_Clk_En      ;
           	                                
19068      	input          Sys_Clk_EnS     ;
           	                                
19069      	input          Sys_Clk_RetRstN ;
           	                                
19070      	input          Sys_Clk_RstN    ;
           	                                
19071      	input          Sys_Clk_Tm      ;
           	                                
19072      	output         Sys_Pwr_Idle    ;
           	                                
19073      	output         Sys_Pwr_WakeUp  ;
           	                                
19074      	output         WrCxt           ;
           	                                
19075      	wire [3:0]   u_4c36              ;
           	                                  
19076      	wire         u_6_IDLE_WAIT       ;
           	                                  
19077      	wire         u_6_RSP_IDLE        ;
           	                                  
19078      	wire         u_6_WAIT_RSP        ;
           	                                  
19079      	wire [13:0]  u_7df2_3            ;
           	                                  
19080      	wire [1:0]   u_7df2_4            ;
           	                                  
19081      	wire [13:0]  u_8bb4_3            ;
           	                                  
19082      	wire [1:0]   u_8bb4_4            ;
           	                                  
19083      	wire         u_9d54              ;
           	                                  
19084      	wire [3:0]   u_ab1f              ;
           	                                  
19085      	wire [1:0]   u_b9ec              ;
           	                                  
19086      	wire [1:0]   u_bdb6              ;
           	                                  
19087      	wire [1:0]   u_cc76              ;
           	                                  
19088      	wire [1:0]   Arb_Gnt             ;
           	                                  
19089      	wire         Arb_Rdy             ;
           	                                  
19090      	wire [1:0]   Arb_Req             ;
           	                                  
19091      	wire         Arb_Vld             ;
           	                                  
19092      	wire [1:0]   CurState            ;
           	                                  
19093      	wire         CxtRdy              ;
           	                                  
19094      	wire         CxtVld              ;
           	                                  
19095      	wire         LoopBack            ;
           	                                  
19096      	wire         LoopPld             ;
           	                                  
19097      	wire [13:0]  NullRx_RouteId      ;
           	                                  
19098      	wire [1:0]   NullRx_Status       ;
           	                                  
19099      	wire [13:0]  NullTx_RouteId      ;
           	                                  
19100      	wire [1:0]   NullTx_Status       ;
           	                                  
19101      	wire         Pwr_BusErr_Idle     ;
           	                                  
19102      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
19103      	wire         Pwr_Cxt_Idle        ;
           	                                  
19104      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
19105      	wire         Req_HdrVld          ;
           	                                  
19106      	wire [107:0] ReqTx0_Data         ;
           	                                  
19107      	wire         ReqTx0_Head         ;
           	                                  
19108      	wire         ReqTx0_Rdy          ;
           	                                  
19109      	wire         ReqTx0_Tail         ;
           	                                  
19110      	wire         ReqTx0_Vld          ;
           	                                  
19111      	wire [107:0] Rsp_Data            ;
           	                                  
19112      	wire         Rsp_Rdy             ;
           	                                  
19113      	wire         Rsp_Vld             ;
           	                                  
19114      	wire [3:0]   RspBe               ;
           	                                  
19115      	wire [37:0]  RspDatum            ;
           	                                  
19116      	wire [69:0]  RspHdr              ;
           	                                  
19117      	wire         RspRdy              ;
           	                                  
19118      	wire [7:0]   RspUser             ;
           	                                  
19119      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
19120      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
19121      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
19122      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
19123      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
19124      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
19125      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
19126      	wire [107:0] RxErr_Data          ;
           	                                  
19127      	wire         RxErr_Head          ;
           	                                  
19128      	wire         RxErr_Rdy           ;
           	                                  
19129      	wire         RxErr_Tail          ;
           	                                  
19130      	wire         RxErr_Vld           ;
           	                                  
19131      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
19132      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
19133      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
19134      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
19135      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
19136      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
19137      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
19138      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
19139      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
19140      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
19141      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
19142      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
19143      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
19144      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
19145      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
19146      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
19147      	assign u_8bb4_4 = NullRx_Status;
           	                                
19148      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
19149      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
19150      		.Gnt( Arb_Gnt )
           		               
19151      	,	.Rdy( Arb_Rdy )
           	 	               
19152      	,	.Req( Arb_Req )
           	 	               
19153      	,	.ReqArbIn( 2'b0 )
           	 	                 
19154      	,	.Sys_Clk( Sys_Clk )
           	 	                   
19155      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
19156      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
19157      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
19158      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
19159      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
19160      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
19161      	,	.Sys_Pwr_Idle( )
           	 	                
19162      	,	.Sys_Pwr_WakeUp( )
           	 	                  
19163      	,	.Vld( Arb_Vld )
           	 	               
19164      	);
           	  
19165      	assign NullTx_RouteId = u_7df2_3;
           	                                 
19166      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
19167      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
19168      	assign NullTx_Status = u_7df2_4;
           	                                
19169      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
19170      	assign RspWord_Hdr_Len1 = { CxtRd_Len1 };
           	                                         
19171      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
19172      	assign RspUser = { 8'b0 };
           	                          
19173      	assign RspWord_Hdr_User = RspUser;
           	                                  
19174      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
19175      	assign RspHdr =
           	               
19176      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
19177      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
19178      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18623      	,	.Clk_RstN( Sys_Clk_RstN )
           	<font color = "green">-1-</font> 	                         
18624      	,	.Clk_Tm( Sys_Clk_Tm )
           <font color = "green">	==></font>
18625      	,	.En( Rx_Vld & Rx_Rdy )
           	<font color = "red">-2-</font> 	                      
18626      	,	.O( NotLocked )
           	 	               
18627      	,	.Reset( Rx_Tail )
           	 	                 
18628      	,	.Set( Rx_Head & ~ RxLock )
           	 	                          
18629      	);
           	  
18630      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg42(
           	                                          
18631      		.Clk( Sys_Clk )
           		               
18632      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
18633      	,	.Clk_En( Sys_Clk_En )
           	 	                     
18634      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
18635      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
18636      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
18637      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
18638      	,	.En( Rx_Vld & Rx_Rdy )
           	 	                      
18639      	,	.O( LckSeqUnsupported )
           	 	                       
18640      	,	.Reset( Rx_Tail & ( Rx_Head & ~ RxLock | NotLocked ) )
           	 	                                                      
18641      	,	.Set( ( RxPreStrm | RxPreBlck | RxPreNullRd | RxPreRdCondWr ) & Rx_Head )
           	 	                                                                         
18642      	);
           	  
18643      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
18644      		if ( ! Sys_Clk_RstN )
           		                     
18645      			RxNullRd <= #1.0 ( 1'b0 );
           			                          
18646      		else if ( Rx_Head & Rx_Vld & Rx_Rdy )
           		                                     
18647      			RxNullRd <= #1.0 ( RxPreNullRd );
           			                                 
18648      	assign uu_cc5c_caseSel = { Err & ~ ( RxNullRd & ~ RxErr ) , RxNullRd & ~ RxErr } ;
           	                                                                                  
18649      	always @( uu_cc5c_caseSel ) begin
           	                                 
18650      		case ( uu_cc5c_caseSel )
           		                        
18651      			2'b01   : u_cc5c = 2'b10 ;
           			                          
18652      			2'b10   : u_cc5c = 2'b01 ;
           			                          
18653      			2'b0    : u_cc5c = 2'b00 ;
           			                          
18654      			default : u_cc5c = 2'b00 ;
           			                          
18655      		endcase
           		       
18656      	end
           	   
18657      	assign Tx_Head = Rx_Head;
           	                         
18658      	assign Tx_Tail = Rx_Tail;
           	                         
18659      	assign Tx_Vld = Rx_Vld & ~ MaskPre;
           	                                   
18660      	assign ErrTypeRaw =
           	                   
18661      		{ Dbg_BURST_MAP_WRAP_CROSSING , Dbg_BURST_MAP_INCR_CROSSING , RxErr , LckSeqUnsupported , RxPreRdCondWr , RxPreNullRd , RxPreBlck , RxPreStrm };
           		                                                                                                                                                
18662      	assign ErrType = u_dade;
           	                        
18663      	rsnoc_z_T_C_S_C_L_R_S_L_8 usl( .I( ErrTypeRaw ) , .O( u_fabc ) );
           	                                                                 
18664      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue( .I( u_fabc ) , .O( u_dade ) );
           	                                                            
18665      	assign u_939c = Rx_Data [107:38];
           	                                 
18666      	assign u_1dd5_Status = u_939c [50:49];
           	                                      
18667      	assign RxDbg_Status = u_1dd5_Status;
           	                                    
18668      	assign u_1dd5_Addr = u_939c [41:11];
           	                                    
18669      	assign RxDbg_Addr = u_1dd5_Addr;
           	                                
18670      	assign u_1dd5_Lock = u_939c [69];
           	                                 
18671      	assign RxDbg_Lock = u_1dd5_Lock;
           	                                
18672      	assign u_1dd5_Echo = u_939c [2:0];
           	                                  
18673      	assign RxDbg_Echo = u_1dd5_Echo;
           	                                
18674      	assign u_1dd5_Len1 = u_939c [48:42];
           	                                    
18675      	assign RxDbg_Len1 = u_1dd5_Len1;
           	                                
18676      	assign u_1dd5_User = u_939c [10:3];
           	                                   
18677      	assign RxDbg_User = u_1dd5_User;
           	                                
18678      	assign u_1dd5_Opc = u_939c [54:51];
           	                                   
18679      	assign RxDbg_Opc = u_1dd5_Opc;
           	                              
18680      	assign u_1dd5_RouteId = u_939c [68:55];
           	                                       
18681      	assign RxDbg_RouteId = u_1dd5_RouteId;
           	                                      
18682      	assign u_d6b3 = Tx_Data [107:38];
           	                                 
18683      	assign u_998_Status = u_d6b3 [50:49];
           	                                     
18684      	assign TxDbg_Status = u_998_Status;
           	                                   
18685      	assign u_998_Addr = u_d6b3 [41:11];
           	                                   
18686      	assign TxDbg_Addr = u_998_Addr;
           	                               
18687      	assign u_998_Lock = u_d6b3 [69];
           	                                
18688      	assign TxDbg_Lock = u_998_Lock;
           	                               
18689      	assign u_998_Echo = u_d6b3 [2:0];
           	                                 
18690      	assign TxDbg_Echo = u_998_Echo;
           	                               
18691      	assign u_998_Len1 = u_d6b3 [48:42];
           	                                   
18692      	assign TxDbg_Len1 = u_998_Len1;
           	                               
18693      	assign u_998_User = u_d6b3 [10:3];
           	                                  
18694      	assign TxDbg_User = u_998_User;
           	                               
18695      	assign u_998_Opc = u_d6b3 [54:51];
           	                                  
18696      	assign TxDbg_Opc = u_998_Opc;
           	                             
18697      	assign u_998_RouteId = u_d6b3 [68:55];
           	                                      
18698      	assign TxDbg_RouteId = u_998_RouteId;
           	                                     
18699      	assign Dbg_STATUS_ERR = RxErr;
           	                              
18700      	assign Dbg_PRENULLRD_NOTSUPPORTED = RxPreNullRd;
           	                                                
18701      	assign Dbg_PREBLCK_NOTSUPPORTED = RxPreBlck;
           	                                            
18702      	assign Dbg_LCKSEQ_NOTSUPPORTED = LckSeqUnsupported;
           	                                                   
18703      	assign Dbg_PRESTRM_NOTSUPPORTED = RxPreStrm;
           	                                            
18704      	assign Dbg_PRERDCONDWR_NOTSUPPORTED = RxPreRdCondWr;
           	                                                    
18705      endmodule
                    
18706      
           
18707      // synopsys translate_off
                                    
18708      // synthesis translate_off
                                     
18709      `timescale 1ps/1ps
                             
18710      module rsnoc_z_H_R_G_T2_S_U_31b7e78b (
                                                 
18711      	Clk
           	   
18712      ,	Clk_ClkS
            	        
18713      ,	Clk_En
            	      
18714      ,	Clk_EnS
            	       
18715      ,	Clk_RetRstN
            	           
18716      ,	Clk_RstN
            	        
18717      ,	Clk_Tm
            	      
18718      ,	Rx_Data
            	       
18719      ,	Rx_Head
            	       
18720      ,	Rx_Rdy
            	      
18721      ,	Rx_Tail
            	       
18722      ,	Rx_Vld
            	      
18723      ,	RxAddrMask
            	          
18724      ,	RxApertureHit
            	             
18725      ,	RxPathHit
            	         
18726      );
             
18727      	input         Clk           ;
           	                             
18728      	input         Clk_ClkS      ;
           	                             
18729      	input         Clk_En        ;
           	                             
18730      	input         Clk_EnS       ;
           	                             
18731      	input         Clk_RetRstN   ;
           	                             
18732      	input         Clk_RstN      ;
           	                             
18733      	input         Clk_Tm        ;
           	                             
18734      	input [107:0] Rx_Data       ;
           	                             
18735      	input         Rx_Head       ;
           	                             
18736      	input         Rx_Rdy        ;
           	                             
18737      	input         Rx_Tail       ;
           	                             
18738      	input         Rx_Vld        ;
           	                             
18739      	input [29:0]  RxAddrMask    ;
           	                             
18740      	input         RxApertureHit ;
           	                             
18741      	input         RxPathHit     ;
           	                             
18742      	wire [30:0] u_1dd5_Addr    ;
           	                            
18743      	wire [2:0]  u_1dd5_Echo    ;
           	                            
18744      	wire [6:0]  u_1dd5_Len1    ;
           	                            
18745      	wire        u_1dd5_Lock    ;
           	                            
18746      	wire [3:0]  u_1dd5_Opc     ;
           	                            
18747      	wire [13:0] u_1dd5_RouteId ;
           	                            
18748      	wire [1:0]  u_1dd5_Status  ;
           	                            
18749      	wire [7:0]  u_1dd5_User    ;
           	                            
18750      	wire [1:0]  u_5389         ;
           	                            
18751      	wire [69:0] u_939c         ;
           	                            
18752      	wire [3:0]  u_a33a         ;
           	                            
18753      	wire [3:0]  u_b175         ;
           	                            
18754      	wire        RdXSeen        ;
           	                            
18755      	wire        RxAbort        ;
           	                            
18756      	wire [30:0] RxAddr         ;
           	                            
18757      	wire [28:0] RxAddrMaskT    ;
           	                            
18758      	wire [30:0] RxDbg_Addr     ;
           	                            
18759      	wire [2:0]  RxDbg_Echo     ;
           	                            
18760      	wire [6:0]  RxDbg_Len1     ;
           	                            
18761      	wire        RxDbg_Lock     ;
           	                            
18762      	wire [3:0]  RxDbg_Opc      ;
           	                            
18763      	wire [13:0] RxDbg_RouteId  ;
           	                            
18764      	wire [1:0]  RxDbg_Status   ;
           	                            
18765      	wire [7:0]  RxDbg_User     ;
           	                            
18766      	wire        RxErr          ;
           	                            
18767      	wire [6:0]  RxLen1         ;
           	                            
18768      	wire        RxLock         ;
           	                            
18769      	wire [3:0]  RxOpc          ;
           	                            
18770      	wire        RxPre          ;
           	                            
18771      	wire        RxPreAtomic    ;
           	                            
18772      	wire [1:0]  RxStatus       ;
           	                            
18773      	wire        RxUrg          ;
           	                            
18774      	wire        RxWrap         ;
           	                            
18775      	wire        SevErr_0       ;
           	                            
18776      	wire        SevErr_1       ;
           	                            
18777      	wire        SevErr_12      ;
           	                            
18778      	wire        SevErr_2       ;
           	                            
18779      	wire        SevErr_4       ;
           	                            
18780      	wire        SevErr_5       ;
           	                            
18781      	wire        SevErr_8       ;
           	                            
18782      	wire        SevErr_9       ;
           	                            
18783      	reg         dontStop       ;
           	                            
18784      	assign u_939c = Rx_Data [107:38];
           	                                 
18785      	assign u_1dd5_Status = u_939c [50:49];
           	                                      
18786      	assign RxDbg_Status = u_1dd5_Status;
           	                                    
18787      	assign u_1dd5_Addr = u_939c [41:11];
           	                                    
18788      	assign RxDbg_Addr = u_1dd5_Addr;
           	                                
18789      	assign u_1dd5_Lock = u_939c [69];
           	                                 
18790      	assign RxDbg_Lock = u_1dd5_Lock;
           	                                
18791      	assign u_1dd5_Echo = u_939c [2:0];
           	                                  
18792      	assign RxDbg_Echo = u_1dd5_Echo;
           	                                
18793      	assign u_1dd5_Len1 = u_939c [48:42];
           	                                    
18794      	assign RxDbg_Len1 = u_1dd5_Len1;
           	                                
18795      	assign u_1dd5_User = u_939c [10:3];
           	                                   
18796      	assign RxDbg_User = u_1dd5_User;
           	                                
18797      	assign u_1dd5_Opc = u_939c [54:51];
           	                                   
18798      	assign RxDbg_Opc = u_1dd5_Opc;
           	                              
18799      	assign u_1dd5_RouteId = u_939c [68:55];
           	                                       
18800      	assign RxDbg_RouteId = u_1dd5_RouteId;
           	                                      
18801      	assign RxOpc = Rx_Data [92:89];
           	                               
18802      	assign RxUrg = RxOpc == 4'b1001;
           	                                
18803      	assign RxPre = RxOpc == 4'b1000;
           	                                
18804      	assign RxLock = Rx_Data [107];
           	                              
18805      	assign RxAbort = RxPre & ~ RxLock;
           	                                  
18806      	assign SevErr_0 = ~ RxPathHit & ( RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                       
18807      	always @( posedge Clk )
           	                       
18808      		if ( Clk == 1'b1 )
           		                  
18809      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_0 ) !== 1'b0 ) begin
           			                                                            
18810      				dontStop = 0;
           				             
18811      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18812      				if (!dontStop) begin
           				                    
18813      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Got an URG or ABORT, but path doesnt match." );
           					                                                                                                                                        
18814      					$stop;
           					      
18815      				end
           				   
18816      			end
           			   
18817      	assign RxAddr = Rx_Data [79:49];
           	                                
18818      	assign RxAddrMaskT = RxAddrMask [28:0];
           	                                       
18819      	assign RxStatus = Rx_Data [88:87];
           	                                  
18820      	assign RxErr = RxStatus == 2'b01;
           	                                 
18821      	assign SevErr_5 =
           	                 
18822      					RxApertureHit & ( RxAddr [30:2] & RxAddrMaskT ) != 29'b0 & ~ ( RxErr | RxUrg | RxPre ) & Rx_Vld
           					                                                                                               
18823      		&	Rx_Head;
           		 	        
18824      	always @( posedge Clk )
           	                       
18825      		if ( Clk == 1'b1 )
           		                  
18826      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_5 ) !== 1'b0 ) begin
           			                                                            
18827      				dontStop = 0;
           				             
18828      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18829      				if (!dontStop) begin
           				                    
18830      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - When Aperture match, Addr must follow the mask define by the table." );
           					                                                                                                                                                                
18831      					$stop;
           					      
18832      				end
           				   
18833      			end
           			   
18834      	always @( posedge Clk )
           	                       
18835      		if ( Clk == 1'b1 )
           		                  
18836      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
18837      				dontStop = 0;
           				             
18838      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18839      				if (!dontStop) begin
           				                    
18840      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Linked sequence not supported." );
           					                                                                                                                           
18841      					$stop;
           					      
18842      				end
           				   
18843      			end
           			   
18844      	always @( posedge Clk )
           	                       
18845      		if ( Clk == 1'b1 )
           		                  
18846      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
18847      				dontStop = 0;
           				             
18848      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18849      				if (!dontStop) begin
           				                    
18850      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap not supported." );
           					                                                                                                                
18851      					$stop;
           					      
18852      				end
           				   
18853      			end
           			   
18854      	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
           	                                                    
18855      	assign u_5389 = RxAddr [1:0];
           	                             
18856      	assign SevErr_8 = RxWrap & ~ ( u_5389 == 2'b0 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                             
18857      	always @( posedge Clk )
           	                       
18858      		if ( Clk == 1'b1 )
           		                  
18859      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_8 ) !== 1'b0 ) begin
           			                                                            
18860      				dontStop = 0;
           				             
18861      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18862      				if (!dontStop) begin
           				                    
18863      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap must be minWrapAlign." );
           					                                                                                                                       
18864      					$stop;
           					      
18865      				end
           				   
18866      			end
           			   
18867      	assign RxLen1 = Rx_Data [86:80];
           	                                
18868      	assign SevErr_9 = RxWrap & ( | ( RxLen1 & 7'b1000000 ) ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                                      
18869      	always @( posedge Clk )
           	                       
18870      		if ( Clk == 1'b1 )
           		                  
18871      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_9 ) !== 1'b0 ) begin
           			                                                            
18872      				dontStop = 0;
           				             
18873      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18874      				if (!dontStop) begin
           				                    
18875      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap length exceeds maxWrap" );
           					                                                                                                                        
18876      					$stop;
           					      
18877      				end
           				   
18878      			end
           			   
18879      	always @( posedge Clk )
           	                       
18880      		if ( Clk == 1'b1 )
           		                  
18881      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
18882      				dontStop = 0;
           				             
18883      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18884      				if (!dontStop) begin
           				                    
18885      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
18886      					$stop;
           					      
18887      				end
           				   
18888      			end
           			   
18889      	always @( posedge Clk )
           	                       
18890      		if ( Clk == 1'b1 )
           		                  
18891      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
18892      				dontStop = 0;
           				             
18893      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18894      				if (!dontStop) begin
           				                    
18895      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
18896      					$stop;
           					      
18897      				end
           				   
18898      			end
           			   
18899      	assign u_a33a = RxAddr [3:0];
           	                             
18900      	assign u_b175 = u_a33a;
           	                       
18901      	assign RxPreAtomic =
           	                    
18902      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
18903      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
18904      	always @( posedge Clk )
           	                       
18905      		if ( Clk == 1'b1 )
           		                  
18906      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
18907      				dontStop = 0;
           				             
18908      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18909      				if (!dontStop) begin
           				                    
18910      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
18911      					$stop;
           					      
18912      				end
           				   
18913      			end
           			   
18914      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
18915      	always @( posedge Clk )
           	                       
18916      		if ( Clk == 1'b1 )
           		                  
18917      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
18918      				dontStop = 0;
           				             
18919      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18920      				if (!dontStop) begin
           				                    
18921      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
18922      					$stop;
           					      
18923      				end
           				   
18924      			end
           			   
18925      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
18926      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
18927      			.Clk( Clk )
           			           
18928      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
18929      		,	.Clk_En( Clk_En )
           		 	                 
18930      		,	.Clk_EnS( Clk_EnS )
           		 	                   
18931      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
18932      		,	.Clk_RstN( Clk_RstN )
           		 	                     
18933      		,	.Clk_Tm( Clk_Tm )
           		 	                 
18934      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
18935      		,	.O( RdXSeen )
           		 	             
18936      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
18937      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
18938      		);
           		  
18939      	always @( posedge Clk )
           	                       
18940      		if ( Clk == 1'b1 )
           		                  
18941      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
18942      				dontStop = 0;
           				             
18943      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18944      				if (!dontStop) begin
           				                    
18945      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
18946      					$stop;
           					      
18947      				end
           				   
18948      			end
           			   
18949      	always @( posedge Clk )
           	                       
18950      		if ( Clk == 1'b1 )
           		                  
18951      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
18952      				dontStop = 0;
           				             
18953      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18954      				if (!dontStop) begin
           				                    
18955      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Len1 >= 2**socket.wLen1." );
           					                                                                                                                     
18956      					$stop;
           					      
18957      				end
           				   
18958      			end
           			   
18959      	assign SevErr_4 = RxApertureHit & ~ ( RxStatus == 2'b00 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                                       
18960      	always @( posedge Clk )
           	                       
18961      		if ( Clk == 1'b1 )
           		                  
18962      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_4 ) !== 1'b0 ) begin
           			                                                            
18963      				dontStop = 0;
           				             
18964      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
18965      				if (!dontStop) begin
           				                    
18966      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - When Aperture match, status must be REQ/ERR." );
           					                                                                                                                                         
18967      					$stop;
           					      
18968      				end
           				   
18969      			end
           			   
18970      	endmodule
           	         
18971      	// synthesis translate_on
           	                         
18972      	// synopsys translate_on
           	                        
18973      
           
18974      `timescale 1ps/1ps
                             
18975      module rsnoc_z_H_R_G_T2_F_U_fbb8a4ab (
                                                 
18976      	AddrMask
           	        
18977      ,	CxtRd_AddLd0
            	            
18978      ,	CxtRd_Addr4Be
            	             
18979      ,	CxtRd_Echo
            	          
18980      ,	CxtRd_Head
            	          
18981      ,	CxtRd_Len1
            	          
18982      ,	CxtRd_OpcT
            	          
18983      ,	CxtRd_RouteIdZ
            	              
18984      ,	CxtWr_AddLd0
            	            
18985      ,	CxtWr_Addr4Be
            	             
18986      ,	CxtWr_Echo
            	          
18987      ,	CxtWr_Head
            	          
18988      ,	CxtWr_Len1
            	          
18989      ,	CxtWr_OpcT
            	          
18990      ,	CxtWr_RouteIdZ
            	              
18991      ,	Debug
            	     
18992      ,	Empty
            	     
18993      ,	PathFound
            	         
18994      ,	ReqRx_Data
            	          
18995      ,	ReqRx_Head
            	          
18996      ,	ReqRx_Rdy
            	         
18997      ,	ReqRx_Tail
            	          
18998      ,	ReqRx_Vld
            	         
18999      ,	ReqTx_Data
            	          
19000      ,	ReqTx_Head
            	          
19001      ,	ReqTx_Rdy
            	         
19002      ,	ReqTx_Tail
            	          
19003      ,	ReqTx_Vld
            	         
19004      ,	RspRx_Data
            	          
19005      ,	RspRx_Head
            	          
19006      ,	RspRx_Rdy
            	         
19007      ,	RspRx_Tail
            	          
19008      ,	RspRx_Vld
            	         
19009      ,	RspTx_Data
            	          
19010      ,	RspTx_Head
            	          
19011      ,	RspTx_Rdy
            	         
19012      ,	RspTx_Tail
            	          
19013      ,	RspTx_Vld
            	         
19014      ,	SubFound
            	        
19015      ,	Sys_Clk
            	       
19016      ,	Sys_Clk_ClkS
            	            
19017      ,	Sys_Clk_En
            	          
19018      ,	Sys_Clk_EnS
            	           
19019      ,	Sys_Clk_RetRstN
            	               
19020      ,	Sys_Clk_RstN
            	            
19021      ,	Sys_Clk_Tm
            	          
19022      ,	Sys_Pwr_Idle
            	            
19023      ,	Sys_Pwr_WakeUp
            	              
19024      ,	WrCxt
            	     
19025      );
             
19026      	input  [29:0]  AddrMask        ;
           	                                
19027      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
19028      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
19029      	input  [2:0]   CxtRd_Echo      ;
           	                                
19030      	input          CxtRd_Head      ;
           	                                
19031      	input  [6:0]   CxtRd_Len1      ;
           	                                
19032      	input  [3:0]   CxtRd_OpcT      ;
           	                                
19033      	input  [7:0]   CxtRd_RouteIdZ  ;
           	                                
19034      	output [7:0]   CxtWr_AddLd0    ;
           	                                
19035      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
19036      	output [2:0]   CxtWr_Echo      ;
           	                                
19037      	output         CxtWr_Head      ;
           	                                
19038      	output [6:0]   CxtWr_Len1      ;
           	                                
19039      	output [3:0]   CxtWr_OpcT      ;
           	                                
19040      	output [7:0]   CxtWr_RouteIdZ  ;
           	                                
19041      	input          Debug           ;
           	                                
19042      	input          Empty           ;
           	                                
19043      	input          PathFound       ;
           	                                
19044      	input  [107:0] ReqRx_Data      ;
           	                                
19045      	input          ReqRx_Head      ;
           	                                
19046      	output         ReqRx_Rdy       ;
           	                                
19047      	input          ReqRx_Tail      ;
           	                                
19048      	input          ReqRx_Vld       ;
           	                                
19049      	output [107:0] ReqTx_Data      ;
           	                                
19050      	output         ReqTx_Head      ;
           	                                
19051      	input          ReqTx_Rdy       ;
           	                                
19052      	output         ReqTx_Tail      ;
           	                                
19053      	output         ReqTx_Vld       ;
           	                                
19054      	input  [107:0] RspRx_Data      ;
           	                                
19055      	input          RspRx_Head      ;
           	                                
19056      	output         RspRx_Rdy       ;
           	                                
19057      	input          RspRx_Tail      ;
           	                                
19058      	input          RspRx_Vld       ;
           	                                
19059      	output [107:0] RspTx_Data      ;
           	                                
19060      	output         RspTx_Head      ;
           	                                
19061      	input          RspTx_Rdy       ;
           	                                
19062      	output         RspTx_Tail      ;
           	                                
19063      	output         RspTx_Vld       ;
           	                                
19064      	input          SubFound        ;
           	                                
19065      	input          Sys_Clk         ;
           	                                
19066      	input          Sys_Clk_ClkS    ;
           	                                
19067      	input          Sys_Clk_En      ;
           	                                
19068      	input          Sys_Clk_EnS     ;
           	                                
19069      	input          Sys_Clk_RetRstN ;
           	                                
19070      	input          Sys_Clk_RstN    ;
           	                                
19071      	input          Sys_Clk_Tm      ;
           	                                
19072      	output         Sys_Pwr_Idle    ;
           	                                
19073      	output         Sys_Pwr_WakeUp  ;
           	                                
19074      	output         WrCxt           ;
           	                                
19075      	wire [3:0]   u_4c36              ;
           	                                  
19076      	wire         u_6_IDLE_WAIT       ;
           	                                  
19077      	wire         u_6_RSP_IDLE        ;
           	                                  
19078      	wire         u_6_WAIT_RSP        ;
           	                                  
19079      	wire [13:0]  u_7df2_3            ;
           	                                  
19080      	wire [1:0]   u_7df2_4            ;
           	                                  
19081      	wire [13:0]  u_8bb4_3            ;
           	                                  
19082      	wire [1:0]   u_8bb4_4            ;
           	                                  
19083      	wire         u_9d54              ;
           	                                  
19084      	wire [3:0]   u_ab1f              ;
           	                                  
19085      	wire [1:0]   u_b9ec              ;
           	                                  
19086      	wire [1:0]   u_bdb6              ;
           	                                  
19087      	wire [1:0]   u_cc76              ;
           	                                  
19088      	wire [1:0]   Arb_Gnt             ;
           	                                  
19089      	wire         Arb_Rdy             ;
           	                                  
19090      	wire [1:0]   Arb_Req             ;
           	                                  
19091      	wire         Arb_Vld             ;
           	                                  
19092      	wire [1:0]   CurState            ;
           	                                  
19093      	wire         CxtRdy              ;
           	                                  
19094      	wire         CxtVld              ;
           	                                  
19095      	wire         LoopBack            ;
           	                                  
19096      	wire         LoopPld             ;
           	                                  
19097      	wire [13:0]  NullRx_RouteId      ;
           	                                  
19098      	wire [1:0]   NullRx_Status       ;
           	                                  
19099      	wire [13:0]  NullTx_RouteId      ;
           	                                  
19100      	wire [1:0]   NullTx_Status       ;
           	                                  
19101      	wire         Pwr_BusErr_Idle     ;
           	                                  
19102      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
19103      	wire         Pwr_Cxt_Idle        ;
           	                                  
19104      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
19105      	wire         Req_HdrVld          ;
           	                                  
19106      	wire [107:0] ReqTx0_Data         ;
           	                                  
19107      	wire         ReqTx0_Head         ;
           	                                  
19108      	wire         ReqTx0_Rdy          ;
           	                                  
19109      	wire         ReqTx0_Tail         ;
           	                                  
19110      	wire         ReqTx0_Vld          ;
           	                                  
19111      	wire [107:0] Rsp_Data            ;
           	                                  
19112      	wire         Rsp_Rdy             ;
           	                                  
19113      	wire         Rsp_Vld             ;
           	                                  
19114      	wire [3:0]   RspBe               ;
           	                                  
19115      	wire [37:0]  RspDatum            ;
           	                                  
19116      	wire [69:0]  RspHdr              ;
           	                                  
19117      	wire         RspRdy              ;
           	                                  
19118      	wire [7:0]   RspUser             ;
           	                                  
19119      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
19120      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
19121      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
19122      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
19123      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
19124      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
19125      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
19126      	wire [107:0] RxErr_Data          ;
           	                                  
19127      	wire         RxErr_Head          ;
           	                                  
19128      	wire         RxErr_Rdy           ;
           	                                  
19129      	wire         RxErr_Tail          ;
           	                                  
19130      	wire         RxErr_Vld           ;
           	                                  
19131      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
19132      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
19133      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
19134      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
19135      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
19136      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
19137      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
19138      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
19139      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
19140      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
19141      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
19142      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
19143      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
19144      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
19145      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
19146      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
19147      	assign u_8bb4_4 = NullRx_Status;
           	                                
19148      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
19149      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
19150      		.Gnt( Arb_Gnt )
           		               
19151      	,	.Rdy( Arb_Rdy )
           	 	               
19152      	,	.Req( Arb_Req )
           	 	               
19153      	,	.ReqArbIn( 2'b0 )
           	 	                 
19154      	,	.Sys_Clk( Sys_Clk )
           	 	                   
19155      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
19156      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
19157      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
19158      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
19159      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
19160      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
19161      	,	.Sys_Pwr_Idle( )
           	 	                
19162      	,	.Sys_Pwr_WakeUp( )
           	 	                  
19163      	,	.Vld( Arb_Vld )
           	 	               
19164      	);
           	  
19165      	assign NullTx_RouteId = u_7df2_3;
           	                                 
19166      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
19167      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
19168      	assign NullTx_Status = u_7df2_4;
           	                                
19169      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
19170      	assign RspWord_Hdr_Len1 = { CxtRd_Len1 };
           	                                         
19171      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
19172      	assign RspUser = { 8'b0 };
           	                          
19173      	assign RspWord_Hdr_User = RspUser;
           	                                  
19174      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
19175      	assign RspHdr =
           	               
19176      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
19177      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
19178      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-3-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18628      	,	.Set( Rx_Head & ~ RxLock )
           	<font color = "red">-1-</font> 	                          
18629      	);
           <font color = "red">	==></font>
18630      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg42(
           <font color = "red">	==></font>
18631      		.Clk( Sys_Clk )
           <font color = "green">		==></font>
18632      	,	.Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18636      	,	.Clk_RstN( Sys_Clk_RstN )
           	<font color = "green">-1-</font> 	                         
18637      	,	.Clk_Tm( Sys_Clk_Tm )
           <font color = "green">	==></font>
18638      	,	.En( Rx_Vld & Rx_Rdy )
           	<font color = "red">-2-</font> 	                      
18639      	,	.O( LckSeqUnsupported )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18689      	assign u_998_Echo = u_d6b3 [2:0];
           	<font color = "red">-1-</font>                                 
18690      	assign TxDbg_Echo = u_998_Echo;
           <font color = "red">	==></font>
18691      	assign u_998_Len1 = u_d6b3 [48:42];
           <font color = "red">	==></font>
18692      	assign TxDbg_Len1 = u_998_Len1;
           <font color = "green">	==></font>
18693      	assign u_998_User = u_d6b3 [10:3];
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18713      ,	Clk_En
           <font color = "red">-1-</font> 	      
18714      ,	Clk_EnS
           <font color = "red">==></font>
18715      ,	Clk_RetRstN
           <font color = "red">==></font>
18716      ,	Clk_RstN
           <font color = "red">==></font>
18717      ,	Clk_Tm
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18722      ,	Rx_Vld
           <font color = "green">-1-</font> 	      
18723      ,	RxAddrMask
           <font color = "green">==></font>
18724      ,	RxApertureHit
           <font color = "red">-2-</font> 	             
18725      ,	RxPathHit
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18727      	input         Clk           ;
           	<font color = "green">-1-</font>                             
18728      	input         Clk_ClkS      ;
           <font color = "green">	==></font>
18729      	input         Clk_En        ;
           	<font color = "red">-2-</font>                             
18730      	input         Clk_EnS       ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18735      	input         Rx_Head       ;
           	<font color = "green">-1-</font>                             
18736      	input         Rx_Rdy        ;
           <font color = "green">	==></font>
18737      	input         Rx_Tail       ;
           	<font color = "red">-2-</font>                             
18738      	input         Rx_Vld        ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18811      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				<font color = "green">-1-</font>  
18812      				if (!dontStop) begin
           <font color = "green">				==></font>
18813      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Got an URG or ABORT, but path doesnt match." );
           					<font color = "red">-2-</font>                                                                                                                                        
18814      					$stop;
           <font color = "red">					==></font>
           					MISSING_ELSE
           <font color = "green">					==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18816      			end
           			<font color = "green">-1-</font>   
18817      	assign RxAddr = Rx_Data [79:49];
           <font color = "green">	==></font>
18818      	assign RxAddrMaskT = RxAddrMask [28:0];
           	<font color = "red">-2-</font>                                       
18819      	assign RxStatus = Rx_Data [88:87];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18821      	assign SevErr_5 =
           	<font color = "green">-1-</font>                 
18822      					RxApertureHit & ( RxAddr [30:2] & RxAddrMaskT ) != 29'b0 & ~ ( RxErr | RxUrg | RxPre ) & Rx_Vld
           <font color = "green">					==></font>
18823      		&	Rx_Head;
           		<font color = "red">-2-</font> 	        
18824      	always @( posedge Clk )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18849      				if (!dontStop) begin
           				<font color = "green">-1-</font>  
18850      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap not supported." );
           <font color = "green">					==></font>
18851      					$stop;
           					<font color = "red">-2-</font>      
18852      				end
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18857      	always @( posedge Clk )
           	<font color = "green">-1-</font>                       
18858      		if ( Clk == 1'b1 )
           <font color = "green">		==></font>
18859      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_8 ) !== 1'b0 ) begin
           			<font color = "red">-2-</font>  
18860      				dontStop = 0;
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18865      				end
           				<font color = "green">-1-</font>   
18866      			end
           <font color = "green">			==></font>
18867      	assign RxLen1 = Rx_Data [86:80];
           	<font color = "red">-2-</font>                                
18868      	assign SevErr_9 = RxWrap & ( | ( RxLen1 & 7'b1000000 ) ) & ~ RxErr & Rx_Vld & Rx_Head;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_337695">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_G2_U_U_a1691b78">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
