#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jun  7 17:01:23 2022
# Process ID: 10488
# Current directory: D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2188 D:\Robot_Surveillance_V3\FPGA\projets\2020_2\project_DIJKSTRA\project_DIJKSTRA.xpr
# Log file: D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/vivado.log
# Journal file: D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.xpr
launch_simulation
open_wave_config D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/tb_dijkstra_comp_behav.wcfg
source tb_dijkstra.tcl
update_compile_order -fileset sources_1
run 15 us
relaunch_sim
run 15 us
run 15 us
run 15 us
restart
run 15 us
restart
run 15 us
update_module_reference {design_dijkstra_NEAREST_NODE_0_0 design_dijkstra_all_NEAREST_NODE_0_0}
relaunch_sim
run 15 us
run 15 us
restart
run 15 us
run 15 us
open_bd_design {D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/bd/design_dijkstra_all/design_dijkstra_all.bd}
startgroup
set_property -dict [list CONFIG.CONST_VAL {15}] [get_bd_cells xlconstant_2]
endgroup
save_wave_config {D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/tb_dijkstra_comp_behav.wcfg}
close_sim
save_bd_design
generate_target Simulation [get_files D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/bd/design_dijkstra_all/design_dijkstra_all.bd]
export_ip_user_files -of_objects [get_files D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/bd/design_dijkstra_all/design_dijkstra_all.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.srcs/sources_1/bd/design_dijkstra_all/design_dijkstra_all.bd] -directory D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.ip_user_files/sim_scripts -ip_user_files_dir D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.ip_user_files -ipstatic_source_dir D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.cache/compile_simlib/modelsim} {questa=D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.cache/compile_simlib/questa} {riviera=D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.cache/compile_simlib/riviera} {activehdl=D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/project_DIJKSTRA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/Robot_Surveillance_V3/FPGA/projets/2020_2/project_DIJKSTRA/tb_dijkstra_comp_behav.wcfg
source tb_dijkstra.tcl
