/*
Type: 3 - assert input
| Pin to assert: 0 - reset, 1 - IRQ, 2 - NMI
| | Cycles until pin is asserted
| | |  Cycles to hold pin.
| | |  |
*/
3_0_00_10_0000_0000
/*
Type: 5 - wait
| Cycles to wait
| |
*/
5_000f_0_0000_0000
/*
Type: 4 - bus operation
| Bus op: 1 - read, 0 - write
| | Address
| | |    Data
| | |    |
*/
4_1_fffc_80_00_0000
4_1_fffd_9b_00_0000
/*
Type: 0 - opcode imm, 1 - opcode read, 2 - opcode write
| Num cycles
| | Opcode
| | |  Opcode fetch address
| | |  |    Last access data bus
| | |  |    |  Last fetch address
| | |  |    |  |
*/
1_2_a2_9b80_ff_9b81     // Post reset setup
0_2_9a_9b82_00_9b83
1_2_a2_9b83_7d_9b84
0_2_ba_9b85_00_9b86
2_4_8e_9b86_ff_25ee
0_3_4c_9b89_00_9b8b
0_2_ea_0000_00_0001
0_2_ea_0001_00_0002
0_2_ea_0002_00_0003
1_2_a9_0003_03_0004
1_2_a9_0005_05_0006
1_3_a5_0007_07_00a9
0_2_ea_0009_00_000a
1_4_ad_000a_0a_8623
0_2_ea_000d_00_000e
1_2_a2_000e_04_000f
1_4_bd_0010_10_3785
0_2_ea_0013_00_0014
1_2_a2_0014_c1_0015
1_5_bd_0016_16_3842
1_5_bd_0019_19_00b1
1_2_a0_001c_17_001d
1_4_b9_001e_1e_3837
0_2_ea_0021_00_0022
1_4_b5_0022_22_0042
1_6_a1_0024_24_4822
0_2_ea_0026_00_0027
2_4_8d_0027_24_be71
1_4_ad_002a_24_be71
0_2_ea_002d_00_002e
1_5_b2_002e_2e_9537
1_5_b1_0030_30_954e
1_2_a0_0032_f8_0033
1_6_b1_0034_34_962f
0_2_ea_0036_00_0037
1_4_b6_0037_37_00f7
1_4_ae_0039_39_61a8
0_2_ea_003c_00_003d
0_3_4c_003d_00_003f
0_2_ea_0300_00_0301
0_2_18_0301_00_0302
0_3_90_0302_00_0304
0_2_38_0306_00_0307
0_3_b0_0307_00_0309
0_2_90_0302_00_0303
0_3_b0_0304_00_0306
0_2_ea_0309_00_030a
0_3_4c_030a_00_030c
1_2_a9_03c0_00_03c1
0_4_f0_03c2_00_0300     // Invalid address access (legacy 6502)
1_2_a2_0400_03_0401
0_4_d0_0402_00_04c2     // Invalid address access (legacy 6502)
0_2_f0_03c2_00_03c3
0_4_10_03c4_00_0304     // Invalid address access (legacy 6502)
1_2_a0_0404_80_0405
0_4_30_0406_00_04c4     // Invalid address access (legacy 6502)
0_2_10_03c4_00_03c5
0_2_ea_03c6_00_03c7
0_6_6c_03c7_00_b400     // Takes 6 cycles on the 65c02, 5 on the 6502
0_6_6c_0408_00_b3ff     // Takes 6 cycles on the 65c02, 5 on the 6502
0_2_38_0801_00_0802
2_6_0e_0802_aa_5ddb
0_3_90_0805_00_0807     // Legacy 6502
2_6_0e_0802_54_5ddb
0_2_90_0805_00_0806
2_6_1e_0807_a8_5ddb
2_6_1e_080a_50_5ddb
0_3_b0_080d_00_080f
2_6_1e_080a_a0_5ddb
0_2_b0_080d_00_080e
0_2_ea_080f_00_0810
2_5_06_0810_72_007d
0_2_30_0812_00_0813
2_6_16_0814_e4_007d
0_3_30_0816_00_0818
2_6_16_0814_c8_007d
0_3_30_0816_00_0818
2_6_16_0814_90_007d
0_3_30_0816_00_0818
2_6_16_0814_20_007d
0_2_30_0816_00_0817
0_3_d0_0818_00_081a
2_6_16_0814_40_007d
0_2_30_0816_00_0817
0_3_d0_0818_00_081a
2_6_16_0814_80_007d
0_3_30_0816_00_0818
2_6_16_0814_00_007d
0_2_30_0816_00_0817
0_2_d0_0818_00_0819
0_2_ea_081a_00_081b
1_3_a6_081b_25_0080 // LSL abs test
2_4_8e_081d_25_3303
2_6_4e_0820_12_3303
0_3_b0_0823_00_0825
2_6_4e_0820_09_3303
0_2_b0_0823_00_0824
0_3_d0_0825_00_0827
2_6_4e_0820_04_3303
0_3_b0_0823_00_0825
2_6_4e_0820_02_3303
0_2_b0_0823_00_0824
0_3_d0_0825_00_0827
2_6_4e_0820_01_3303
0_2_b0_0823_00_0824
0_3_d0_0825_00_0827
2_6_4e_0820_00_3303
0_3_b0_0823_00_0825
2_6_4e_0820_00_3303
0_2_b0_0823_00_0824
0_2_d0_0825_00_0826
0_2_ea_0827_00_0828
2_3_86_0828_25_0081 // STX tests
2_4_96_082a_25_0082
0_4_80_082c_00_08fe     // Legacy 6502
1_6_20_07fe_35_0800 // JSR tests
0_2_ea_35b3_00_35b4
1_2_a9_35b4_2d_35b5
2_4_8d_35b6_2d_01fe
0_6_60_35b9_00_082d
0_2_ea_082e_00_082f
f_0_00_0000_00_0000 // End marker

