__RTL simulation in Xilinx Vivado__
<img width="1621" height="876" alt="image" src="https://github.com/user-attachments/assets/8ffe5af6-6381-4490-9cab-d995450b82c0" />
