Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Wed Nov 12 16:40:42 2025
| Host              : DESKTOP-S4UD1KI running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : top_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Temperature Grade : C
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                                          Violations  
---------  ----------------  -----------------------------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                                   1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                                            1           
TIMING-54  Critical Warning  Scoped false path, clock group or max delay datapath only constraint between clocks  2           
TIMING-9   Warning           Unknown CDC Logic                                                                    1           
TIMING-46  Warning           Multicycle path with tied CE pins                                                    1           
CLKC-58    Advisory          PLLE4 with global clock driver has no LOC                                            1           
XDCB-6     Advisory          Timing constraint pointing to hierarchical pins                                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.235        0.000                      0               128647        0.009        0.000                      0               128535        0.147        0.000                       0                 46529  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                 ------------         ----------      --------------
clk_pl_0                                              {0.000 5.000}        10.000          100.000         
clk_pl_1                                              {0.000 1.852}        3.704           269.978         
top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1  {0.000 5.001}        10.001          99.990          
  clk_dsp_top_dpu_clk_wiz_0                           {0.000 0.909}        1.818           549.945         
    hier_dpu_clk_DPU_CLK                              {0.000 1.818}        3.637           274.973         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                                    5.381        0.000                      0                 2069        0.028        0.000                      0                 2069        3.500        0.000                       0                   970  
clk_pl_1                                                    0.724        0.000                      0                 5660        0.018        0.000                      0                 5660        0.352        0.000                       0                  2202  
top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1                                                                                                                                                    1.500        0.000                       0                     1  
  clk_dsp_top_dpu_clk_wiz_0                                 0.254        0.000                      0                20101        0.010        0.000                      0                20101        0.147        0.000                       0                  6121  
    hier_dpu_clk_DPU_CLK                                    0.235        0.000                      0                98691        0.009        0.000                      0                98691        1.056        0.000                       0                 37235  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
hier_dpu_clk_DPU_CLK       clk_pl_1                         2.897        0.000                      0                   52                                                                        
hier_dpu_clk_DPU_CLK       clk_dsp_top_dpu_clk_wiz_0        1.547        0.000                      0                  771        0.070        0.000                      0                  771  
clk_pl_1                   hier_dpu_clk_DPU_CLK             3.108        0.000                      0                   60                                                                        
clk_dsp_top_dpu_clk_wiz_0  hier_dpu_clk_DPU_CLK             0.831        0.000                      0                  608        0.036        0.000                      0                  608  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_pl_1              clk_pl_1                    2.162        0.000                      0                  327        0.157        0.000                      0                  327  
**async_default**     hier_dpu_clk_DPU_CLK  hier_dpu_clk_DPU_CLK        2.121        0.000                      0                  309        0.136        0.000                      0                  309  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                      clk_pl_0              
(none)                hier_dpu_clk_DPU_CLK  clk_pl_0              
(none)                                      clk_pl_1              
(none)                clk_pl_1              clk_pl_1              
(none)                hier_dpu_clk_DPU_CLK  clk_pl_1              
(none)                clk_pl_0              hier_dpu_clk_DPU_CLK  
(none)                clk_pl_1              hier_dpu_clk_DPU_CLK  
(none)                hier_dpu_clk_DPU_CLK  hier_dpu_clk_DPU_CLK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                      hier_dpu_clk_DPU_CLK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.381ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.381ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 0.449ns (10.402%)  route 3.868ns (89.598%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.875ns = ( 11.875 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.855ns (routing 0.760ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.659ns (routing 0.693ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.855     2.122    <hidden>
    SLICE_X0Y194         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     2.235 f  <hidden>
                         net (fo=21, routed)          0.850     3.085    <hidden>
    SLICE_X2Y190         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.189     3.274 r  <hidden>
                         net (fo=13, routed)          0.450     3.724    <hidden>
    SLICE_X2Y190         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.091     3.815 r  <hidden>
                         net (fo=3, routed)           0.334     4.149    <hidden>
    SLICE_X2Y190         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.056     4.205 r  <hidden>
                         net (fo=28, routed)          2.234     6.438    <hidden>
    SLICE_X3Y180         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.659    11.875    <hidden>
    SLICE_X3Y180         FDRE                                         r  <hidden>
                         clock pessimism              0.153    12.028    
                         clock uncertainty           -0.130    11.898    
    SLICE_X3Y180         FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.079    11.819    <hidden>
  -------------------------------------------------------------------
                         required time                         11.819    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                  5.381    

Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 0.518ns (12.399%)  route 3.660ns (87.601%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 11.857 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.855ns (routing 0.760ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.693ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.855     2.122    <hidden>
    SLICE_X0Y194         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     2.235 f  <hidden>
                         net (fo=21, routed)          0.850     3.085    <hidden>
    SLICE_X2Y190         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.189     3.274 r  <hidden>
                         net (fo=13, routed)          0.450     3.724    <hidden>
    SLICE_X2Y190         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.080     3.804 f  <hidden>
                         net (fo=7, routed)           0.176     3.979    <hidden>
    SLICE_X3Y189         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.136     4.115 r  <hidden>
                         net (fo=32, routed)          2.184     6.300    <hidden>
    SLICE_X8Y172         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.641    11.857    <hidden>
    SLICE_X8Y172         FDRE                                         r  <hidden>
                         clock pessimism              0.118    11.975    
                         clock uncertainty           -0.130    11.845    
    SLICE_X8Y172         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.081    11.764    <hidden>
  -------------------------------------------------------------------
                         required time                         11.764    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 0.518ns (12.399%)  route 3.660ns (87.601%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 11.857 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.855ns (routing 0.760ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.693ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.855     2.122    <hidden>
    SLICE_X0Y194         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     2.235 f  <hidden>
                         net (fo=21, routed)          0.850     3.085    <hidden>
    SLICE_X2Y190         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.189     3.274 r  <hidden>
                         net (fo=13, routed)          0.450     3.724    <hidden>
    SLICE_X2Y190         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.080     3.804 f  <hidden>
                         net (fo=7, routed)           0.176     3.979    <hidden>
    SLICE_X3Y189         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.136     4.115 r  <hidden>
                         net (fo=32, routed)          2.184     6.300    <hidden>
    SLICE_X8Y172         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.641    11.857    <hidden>
    SLICE_X8Y172         FDRE                                         r  <hidden>
                         clock pessimism              0.118    11.975    
                         clock uncertainty           -0.130    11.845    
    SLICE_X8Y172         FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.081    11.764    <hidden>
  -------------------------------------------------------------------
                         required time                         11.764    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 0.449ns (10.601%)  route 3.787ns (89.399%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 11.881 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.855ns (routing 0.760ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.665ns (routing 0.693ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.855     2.122    <hidden>
    SLICE_X0Y194         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     2.235 f  <hidden>
                         net (fo=21, routed)          0.850     3.085    <hidden>
    SLICE_X2Y190         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.189     3.274 r  <hidden>
                         net (fo=13, routed)          0.450     3.724    <hidden>
    SLICE_X2Y190         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.091     3.815 r  <hidden>
                         net (fo=3, routed)           0.334     4.149    <hidden>
    SLICE_X2Y190         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.056     4.205 r  <hidden>
                         net (fo=28, routed)          2.153     6.357    <hidden>
    SLICE_X4Y184         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.665    11.881    <hidden>
    SLICE_X4Y184         FDRE                                         r  <hidden>
                         clock pessimism              0.153    12.034    
                         clock uncertainty           -0.130    11.904    
    SLICE_X4Y184         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.081    11.823    <hidden>
  -------------------------------------------------------------------
                         required time                         11.823    
                         arrival time                          -6.357    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 0.518ns (12.721%)  route 3.554ns (87.279%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.820ns = ( 11.820 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.855ns (routing 0.760ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.693ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.855     2.122    <hidden>
    SLICE_X0Y194         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     2.235 f  <hidden>
                         net (fo=21, routed)          0.850     3.085    <hidden>
    SLICE_X2Y190         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.189     3.274 r  <hidden>
                         net (fo=13, routed)          0.450     3.724    <hidden>
    SLICE_X2Y190         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.080     3.804 f  <hidden>
                         net (fo=7, routed)           0.176     3.979    <hidden>
    SLICE_X3Y189         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.136     4.115 r  <hidden>
                         net (fo=32, routed)          2.079     6.194    <hidden>
    SLICE_X1Y169         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.604    11.820    <hidden>
    SLICE_X1Y169         FDRE                                         r  <hidden>
                         clock pessimism              0.118    11.938    
                         clock uncertainty           -0.130    11.808    
    SLICE_X1Y169         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.080    11.728    <hidden>
  -------------------------------------------------------------------
                         required time                         11.728    
                         arrival time                          -6.194    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.449ns (10.789%)  route 3.713ns (89.211%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.908ns = ( 11.908 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.855ns (routing 0.760ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.692ns (routing 0.693ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.855     2.122    <hidden>
    SLICE_X0Y194         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     2.235 f  <hidden>
                         net (fo=21, routed)          0.850     3.085    <hidden>
    SLICE_X2Y190         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.189     3.274 r  <hidden>
                         net (fo=13, routed)          0.450     3.724    <hidden>
    SLICE_X2Y190         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.091     3.815 r  <hidden>
                         net (fo=3, routed)           0.334     4.149    <hidden>
    SLICE_X2Y190         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.056     4.205 r  <hidden>
                         net (fo=28, routed)          2.079     6.283    <hidden>
    SLICE_X8Y182         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.692    11.908    <hidden>
    SLICE_X8Y182         FDRE                                         r  <hidden>
                         clock pessimism              0.153    12.061    
                         clock uncertainty           -0.130    11.931    
    SLICE_X8Y182         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.080    11.851    <hidden>
  -------------------------------------------------------------------
                         required time                         11.851    
                         arrival time                          -6.283    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.449ns (10.940%)  route 3.655ns (89.060%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.875ns = ( 11.875 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.855ns (routing 0.760ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.659ns (routing 0.693ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.855     2.122    <hidden>
    SLICE_X0Y194         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     2.235 f  <hidden>
                         net (fo=21, routed)          0.850     3.085    <hidden>
    SLICE_X2Y190         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.189     3.274 r  <hidden>
                         net (fo=13, routed)          0.450     3.724    <hidden>
    SLICE_X2Y190         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.091     3.815 r  <hidden>
                         net (fo=3, routed)           0.334     4.149    <hidden>
    SLICE_X2Y190         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.056     4.205 r  <hidden>
                         net (fo=28, routed)          2.021     6.226    <hidden>
    SLICE_X3Y183         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.659    11.875    <hidden>
    SLICE_X3Y183         FDRE                                         r  <hidden>
                         clock pessimism              0.153    12.028    
                         clock uncertainty           -0.130    11.898    
    SLICE_X3Y183         FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.079    11.819    <hidden>
  -------------------------------------------------------------------
                         required time                         11.819    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.922ns (21.816%)  route 3.304ns (78.184%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 11.881 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.855ns (routing 0.760ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.665ns (routing 0.693ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.855     2.122    <hidden>
    SLICE_X0Y193         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y193         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     2.238 r  <hidden>
                         net (fo=304, routed)         2.000     4.238    <hidden>
    SLICE_X3Y169         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.153     4.391 r  <hidden>
                         net (fo=1, routed)           0.361     4.752    <hidden>
    SLICE_X2Y179         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     4.978 r  <hidden>
                         net (fo=1, routed)           0.056     5.034    <hidden>
    SLICE_X2Y179         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.154     5.188 r  <hidden>
                         net (fo=1, routed)           0.302     5.490    <hidden>
    SLICE_X3Y179         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.137     5.627 r  <hidden>
                         net (fo=1, routed)           0.516     6.143    <hidden>
    SLICE_X3Y191         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.136     6.279 r  <hidden>
                         net (fo=1, routed)           0.069     6.348    <hidden>
    SLICE_X3Y191         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.665    11.881    <hidden>
    SLICE_X3Y191         FDRE                                         r  <hidden>
                         clock pessimism              0.153    12.034    
                         clock uncertainty           -0.130    11.905    
    SLICE_X3Y191         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044    11.949    <hidden>
  -------------------------------------------------------------------
                         required time                         11.949    
                         arrival time                          -6.348    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.626ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.449ns (11.001%)  route 3.632ns (88.999%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.887ns = ( 11.887 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.855ns (routing 0.760ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.671ns (routing 0.693ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.855     2.122    <hidden>
    SLICE_X0Y194         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     2.235 f  <hidden>
                         net (fo=21, routed)          0.850     3.085    <hidden>
    SLICE_X2Y190         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.189     3.274 r  <hidden>
                         net (fo=13, routed)          0.450     3.724    <hidden>
    SLICE_X2Y190         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.091     3.815 r  <hidden>
                         net (fo=3, routed)           0.334     4.149    <hidden>
    SLICE_X2Y190         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.056     4.205 r  <hidden>
                         net (fo=28, routed)          1.998     6.203    <hidden>
    SLICE_X4Y186         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.671    11.887    <hidden>
    SLICE_X4Y186         FDRE                                         r  <hidden>
                         clock pessimism              0.153    12.040    
                         clock uncertainty           -0.130    11.910    
    SLICE_X4Y186         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.081    11.829    <hidden>
  -------------------------------------------------------------------
                         required time                         11.829    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  5.626    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 0.449ns (11.084%)  route 3.602ns (88.916%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.906ns = ( 11.906 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.855ns (routing 0.760ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.693ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.855     2.122    <hidden>
    SLICE_X0Y194         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     2.235 f  <hidden>
                         net (fo=21, routed)          0.850     3.085    <hidden>
    SLICE_X2Y190         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.189     3.274 r  <hidden>
                         net (fo=13, routed)          0.450     3.724    <hidden>
    SLICE_X2Y190         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.091     3.815 r  <hidden>
                         net (fo=3, routed)           0.334     4.149    <hidden>
    SLICE_X2Y190         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.056     4.205 r  <hidden>
                         net (fo=28, routed)          1.968     6.173    <hidden>
    SLICE_X7Y182         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.690    11.906    <hidden>
    SLICE_X7Y182         FDRE                                         r  <hidden>
                         clock pessimism              0.153    12.059    
                         clock uncertainty           -0.130    11.929    
    SLICE_X7Y182         FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.079    11.850    <hidden>
  -------------------------------------------------------------------
                         required time                         11.850    
                         arrival time                          -6.173    
  -------------------------------------------------------------------
                         slack                                  5.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.219ns (67.529%)  route 0.105ns (32.471%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      1.640ns (routing 0.693ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.760ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.640     1.856    <hidden>
    SLICE_X6Y179         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y179         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     1.968 r  <hidden>
                         net (fo=3, routed)           0.089     2.058    <hidden>
    SLICE_X6Y179         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.063     2.121 r  <hidden>
                         net (fo=1, routed)           0.005     2.126    <hidden>
    SLICE_X6Y180         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.044     2.170 r  <hidden>
                         net (fo=1, routed)           0.011     2.181    <hidden>
    SLICE_X6Y180         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.903     2.170    <hidden>
    SLICE_X6Y180         FDRE                                         r  <hidden>
                         clock pessimism             -0.118     2.052    
    SLICE_X6Y180         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.101     2.153    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.222ns (65.622%)  route 0.116ns (34.378%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      1.641ns (routing 0.693ns, distribution 0.948ns)
  Clock Net Delay (Destination): 1.911ns (routing 0.760ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.641     1.857    <hidden>
    SLICE_X5Y179         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y179         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     1.969 r  <hidden>
                         net (fo=2, routed)           0.100     2.070    <hidden>
    SLICE_X5Y179         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.066     2.136 r  <hidden>
                         net (fo=1, routed)           0.005     2.141    <hidden>
    SLICE_X5Y180         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.044     2.185 r  <hidden>
                         net (fo=1, routed)           0.011     2.196    <hidden>
    SLICE_X5Y180         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.911     2.178    <hidden>
    SLICE_X5Y180         FDRE                                         r  <hidden>
                         clock pessimism             -0.118     2.060    
    SLICE_X5Y180         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.101     2.161    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.114ns (41.546%)  route 0.160ns (58.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.667ns (routing 0.693ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.760ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.667     1.883    <hidden>
    SLICE_X4Y194         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y194         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.114     1.997 r  <hidden>
                         net (fo=21, routed)          0.160     2.157    <hidden>
    SLICE_X5Y193         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.904     2.171    <hidden>
    SLICE_X5Y193         FDRE                                         r  <hidden>
                         clock pessimism             -0.153     2.018    
    SLICE_X5Y193         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     2.121    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.227ns (68.106%)  route 0.106ns (31.894%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      1.640ns (routing 0.693ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.760ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.640     1.856    <hidden>
    SLICE_X6Y179         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y179         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     1.968 r  <hidden>
                         net (fo=3, routed)           0.089     2.058    <hidden>
    SLICE_X6Y179         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.063     2.121 r  <hidden>
                         net (fo=1, routed)           0.005     2.126    <hidden>
    SLICE_X6Y180         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.052     2.178 r  <hidden>
                         net (fo=1, routed)           0.012     2.190    <hidden>
    SLICE_X6Y180         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.903     2.170    <hidden>
    SLICE_X6Y180         FDRE                                         r  <hidden>
                         clock pessimism             -0.118     2.052    
    SLICE_X6Y180         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.101     2.153    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.114ns (44.061%)  route 0.145ns (55.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.667ns (routing 0.693ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.889ns (routing 0.760ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.667     1.883    <hidden>
    SLICE_X4Y194         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y194         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.114     1.997 r  <hidden>
                         net (fo=21, routed)          0.145     2.142    <hidden>
    SLICE_X5Y194         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.889     2.156    <hidden>
    SLICE_X5Y194         FDRE                                         r  <hidden>
                         clock pessimism             -0.153     2.003    
    SLICE_X5Y194         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.101     2.104    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.111ns (41.288%)  route 0.158ns (58.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.667ns (routing 0.693ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.898ns (routing 0.760ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.667     1.883    <hidden>
    SLICE_X4Y194         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y194         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     1.994 r  <hidden>
                         net (fo=21, routed)          0.158     2.152    <hidden>
    SLICE_X6Y193         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.898     2.165    <hidden>
    SLICE_X6Y193         FDRE                                         r  <hidden>
                         clock pessimism             -0.153     2.012    
    SLICE_X6Y193         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.102     2.114    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.112ns (42.308%)  route 0.153ns (57.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.660ns (routing 0.693ns, distribution 0.967ns)
  Clock Net Delay (Destination): 1.885ns (routing 0.760ns, distribution 1.125ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.660     1.876    <hidden>
    SLICE_X4Y195         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y195         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     1.988 r  <hidden>
                         net (fo=21, routed)          0.153     2.141    <hidden>
    SLICE_X7Y195         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.885     2.152    <hidden>
    SLICE_X7Y195         FDRE                                         r  <hidden>
                         clock pessimism             -0.153     1.999    
    SLICE_X7Y195         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     2.102    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.111ns (39.665%)  route 0.169ns (60.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.667ns (routing 0.693ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.760ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.667     1.883    <hidden>
    SLICE_X4Y194         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y194         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     1.994 r  <hidden>
                         net (fo=21, routed)          0.169     2.163    <hidden>
    SLICE_X6Y193         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.904     2.171    <hidden>
    SLICE_X6Y193         FDRE                                         r  <hidden>
                         clock pessimism             -0.153     2.018    
    SLICE_X6Y193         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     2.119    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.230ns (66.225%)  route 0.117ns (33.775%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      1.641ns (routing 0.693ns, distribution 0.948ns)
  Clock Net Delay (Destination): 1.911ns (routing 0.760ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.641     1.857    <hidden>
    SLICE_X5Y179         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y179         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     1.969 r  <hidden>
                         net (fo=2, routed)           0.100     2.070    <hidden>
    SLICE_X5Y179         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.066     2.136 r  <hidden>
                         net (fo=1, routed)           0.005     2.141    <hidden>
    SLICE_X5Y180         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.052     2.193 r  <hidden>
                         net (fo=1, routed)           0.012     2.205    <hidden>
    SLICE_X5Y180         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.911     2.178    <hidden>
    SLICE_X5Y180         FDRE                                         r  <hidden>
                         clock pessimism             -0.118     2.060    
    SLICE_X5Y180         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.100     2.160    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.112ns (38.991%)  route 0.175ns (61.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.667ns (routing 0.693ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.905ns (routing 0.760ns, distribution 1.145ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.667     1.883    <hidden>
    SLICE_X4Y194         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y194         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     1.995 r  <hidden>
                         net (fo=17, routed)          0.175     2.170    <hidden>
    SLICE_X6Y192         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.905     2.172    <hidden>
    SLICE_X6Y192         FDRE                                         r  <hidden>
                         clock pessimism             -0.153     2.019    
    SLICE_X6Y192         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     2.121    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0      top_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP2ACLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         10.000      8.476      SLICE_X5Y205  top_i/rst_gen_reg/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     FDSE/C           n/a            0.550         10.000      9.450      SLICE_X1Y196  <hidden>
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X0Y197  <hidden>
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X0Y197  <hidden>
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X1Y197  <hidden>
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X1Y196  <hidden>
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X0Y197  <hidden>
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X0Y196  <hidden>
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X0Y196  <hidden>
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X5Y205  top_i/rst_gen_reg/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X5Y205  top_i/rst_gen_reg/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDSE/C           n/a            0.275         5.000       4.725      SLICE_X1Y196  <hidden>
Low Pulse Width   Fast    FDSE/C           n/a            0.275         5.000       4.725      SLICE_X1Y196  <hidden>
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X0Y197  <hidden>
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X0Y197  <hidden>
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X0Y197  <hidden>
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X0Y197  <hidden>
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X5Y205  top_i/rst_gen_reg/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X5Y205  top_i/rst_gen_reg/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDSE/C           n/a            0.275         5.000       4.725      SLICE_X1Y196  <hidden>
High Pulse Width  Fast    FDSE/C           n/a            0.275         5.000       4.725      SLICE_X1Y196  <hidden>
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X0Y197  <hidden>
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X0Y197  <hidden>
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X0Y197  <hidden>
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X0Y197  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        0.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.352ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (clk_pl_1 rise@3.704ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 0.308ns (10.960%)  route 2.502ns (89.039%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.369ns = ( 6.073 - 3.704 ) 
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.403ns (routing 1.045ns, distribution 1.358ns)
  Clock Net Delay (Destination): 2.153ns (routing 0.955ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.403     2.670    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X0Y167         FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.786 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=149, routed)         1.636     4.422    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_112_125/ADDRG1
    SLICE_X4Y155         RAMD32 (Prop_G5LUT_SLICEM_RADR1_O)
                                                      0.192     4.614 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_112_125/RAMG/O
                         net (fo=1, routed)           0.866     5.480    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_112_125_n_13
    SLICE_X6Y156         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.704     3.704 r  
    PS8_X0Y0             PS8                          0.000     3.704 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     3.885    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.920 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.153     6.073    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X6Y156         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[124]/C
                         clock pessimism              0.195     6.268    
                         clock uncertainty           -0.110     6.158    
    SLICE_X6Y156         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.046     6.204    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[124]
  -------------------------------------------------------------------
                         required time                          6.204    
                         arrival time                          -5.480    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (clk_pl_1 rise@3.704ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 0.306ns (11.618%)  route 2.328ns (88.382%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.382ns = ( 6.086 - 3.704 ) 
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.403ns (routing 1.045ns, distribution 1.358ns)
  Clock Net Delay (Destination): 2.166ns (routing 0.955ns, distribution 1.211ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.403     2.670    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X0Y167         FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.786 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=149, routed)         1.810     4.596    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_55/ADDRD1
    SLICE_X2Y150         RAMD32 (Prop_D5LUT_SLICEM_RADR1_O)
                                                      0.190     4.786 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_55/RAMD/O
                         net (fo=1, routed)           0.518     5.304    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_55_n_7
    SLICE_X2Y147         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.704     3.704 r  
    PS8_X0Y0             PS8                          0.000     3.704 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     3.885    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.920 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.166     6.086    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X2Y147         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[48]/C
                         clock pessimism              0.195     6.282    
                         clock uncertainty           -0.110     6.171    
    SLICE_X2Y147         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043     6.214    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[48]
  -------------------------------------------------------------------
                         required time                          6.214    
                         arrival time                          -5.304    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[136]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (clk_pl_1 rise@3.704ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.346ns (13.532%)  route 2.211ns (86.468%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 6.040 - 3.704 ) 
    Source Clock Delay      (SCD):    2.621ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.354ns (routing 1.045ns, distribution 1.309ns)
  Clock Net Delay (Destination): 2.120ns (routing 0.955ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.354     2.621    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X1Y43          FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     2.735 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=148, routed)         1.299     4.034    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_126_139/ADDRF0
    SLICE_X1Y59          RAMD32 (Prop_F5LUT_SLICEM_RADR0_O)
                                                      0.232     4.266 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_126_139/RAMF/O
                         net (fo=1, routed)           0.912     5.178    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_126_139_n_11
    SLICE_X0Y79          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[136]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.704     3.704 r  
    PS8_X0Y0             PS8                          0.000     3.704 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     3.885    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.920 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.120     6.040    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X0Y79          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[136]/C
                         clock pessimism              0.144     6.184    
                         clock uncertainty           -0.110     6.074    
    SLICE_X0Y79          FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044     6.118    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[136]
  -------------------------------------------------------------------
                         required time                          6.118    
                         arrival time                          -5.178    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (clk_pl_1 rise@3.704ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.306ns (11.857%)  route 2.275ns (88.143%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.369ns = ( 6.073 - 3.704 ) 
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.403ns (routing 1.045ns, distribution 1.358ns)
  Clock Net Delay (Destination): 2.153ns (routing 0.955ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.403     2.670    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X0Y167         FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.786 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=149, routed)         1.514     4.300    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_56_69/ADDRD1
    SLICE_X4Y149         RAMD32 (Prop_D5LUT_SLICEM_RADR1_O)
                                                      0.190     4.490 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_56_69/RAMD/O
                         net (fo=1, routed)           0.761     5.251    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_56_69_n_7
    SLICE_X1Y150         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.704     3.704 r  
    PS8_X0Y0             PS8                          0.000     3.704 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     3.885    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.920 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.153     6.073    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X1Y150         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[62]/C
                         clock pessimism              0.195     6.268    
                         clock uncertainty           -0.110     6.158    
    SLICE_X1Y150         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044     6.202    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[62]
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -5.251    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (clk_pl_1 rise@3.704ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.306ns (11.820%)  route 2.283ns (88.180%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.382ns = ( 6.086 - 3.704 ) 
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.403ns (routing 1.045ns, distribution 1.358ns)
  Clock Net Delay (Destination): 2.166ns (routing 0.955ns, distribution 1.211ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.403     2.670    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X0Y167         FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.786 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=149, routed)         1.816     4.602    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_28_41/ADDRD1
    SLICE_X2Y148         RAMD32 (Prop_D5LUT_SLICEM_RADR1_O)
                                                      0.190     4.792 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_28_41/RAMD/O
                         net (fo=1, routed)           0.467     5.259    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_28_41_n_7
    SLICE_X2Y147         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.704     3.704 r  
    PS8_X0Y0             PS8                          0.000     3.704 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     3.885    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.920 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.166     6.086    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X2Y147         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[34]/C
                         clock pessimism              0.195     6.282    
                         clock uncertainty           -0.110     6.171    
    SLICE_X2Y147         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044     6.215    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[34]
  -------------------------------------------------------------------
                         required time                          6.215    
                         arrival time                          -5.259    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (clk_pl_1 rise@3.704ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.340ns (13.592%)  route 2.161ns (86.408%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.339ns = ( 6.043 - 3.704 ) 
    Source Clock Delay      (SCD):    2.621ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.354ns (routing 1.045ns, distribution 1.309ns)
  Clock Net Delay (Destination): 2.123ns (routing 0.955ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.354     2.621    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X1Y43          FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     2.735 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=148, routed)         1.341     4.076    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_84_97/ADDRG0
    SLICE_X1Y61          RAMD32 (Prop_G6LUT_SLICEM_RADR0_O)
                                                      0.226     4.302 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_84_97/RAMG_D1/O
                         net (fo=1, routed)           0.820     5.122    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_84_97_n_12
    SLICE_X1Y81          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.704     3.704 r  
    PS8_X0Y0             PS8                          0.000     3.704 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     3.885    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.920 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.123     6.043    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X1Y81          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[97]/C
                         clock pessimism              0.144     6.187    
                         clock uncertainty           -0.110     6.077    
    SLICE_X1Y81          FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043     6.120    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[97]
  -------------------------------------------------------------------
                         required time                          6.120    
                         arrival time                          -5.122    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             1.002ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (clk_pl_1 rise@3.704ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.301ns (11.851%)  route 2.239ns (88.149%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.377ns = ( 6.081 - 3.704 ) 
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.403ns (routing 1.045ns, distribution 1.358ns)
  Clock Net Delay (Destination): 2.161ns (routing 0.955ns, distribution 1.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.403     2.670    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X0Y167         FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.786 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=149, routed)         1.810     4.596    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_55/ADDRD1
    SLICE_X2Y150         RAMD32 (Prop_D6LUT_SLICEM_RADR1_O)
                                                      0.185     4.781 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_55/RAMD_D1/O
                         net (fo=1, routed)           0.429     5.210    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_55_n_6
    SLICE_X1Y146         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.704     3.704 r  
    PS8_X0Y0             PS8                          0.000     3.704 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     3.885    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.920 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.161     6.081    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X1Y146         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[49]/C
                         clock pessimism              0.195     6.276    
                         clock uncertainty           -0.110     6.166    
    SLICE_X1Y146         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.046     6.212    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[49]
  -------------------------------------------------------------------
                         required time                          6.212    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (clk_pl_1 rise@3.704ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.308ns (12.224%)  route 2.212ns (87.776%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns = ( 6.080 - 3.704 ) 
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.403ns (routing 1.045ns, distribution 1.358ns)
  Clock Net Delay (Destination): 2.160ns (routing 0.955ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.403     2.670    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X0Y167         FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.786 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=149, routed)         1.629     4.415    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_56_69/ADDRG1
    SLICE_X4Y149         RAMD32 (Prop_G5LUT_SLICEM_RADR1_O)
                                                      0.192     4.607 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_56_69/RAMG/O
                         net (fo=1, routed)           0.583     5.190    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_56_69_n_13
    SLICE_X3Y147         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.704     3.704 r  
    PS8_X0Y0             PS8                          0.000     3.704 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     3.885    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.920 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.160     6.080    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X3Y147         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[68]/C
                         clock pessimism              0.195     6.276    
                         clock uncertainty           -0.110     6.165    
    SLICE_X3Y147         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.046     6.211    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[68]
  -------------------------------------------------------------------
                         required time                          6.211    
                         arrival time                          -5.190    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.043ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (clk_pl_1 rise@3.704ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.309ns (12.154%)  route 2.233ns (87.846%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 6.074 - 3.704 ) 
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.403ns (routing 1.045ns, distribution 1.358ns)
  Clock Net Delay (Destination): 2.154ns (routing 0.955ns, distribution 1.199ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.403     2.670    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X0Y167         FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.786 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=149, routed)         1.460     4.247    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_98_111/ADDRC1
    SLICE_X2Y155         RAMD32 (Prop_C5LUT_SLICEM_RADR1_O)
                                                      0.193     4.440 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_98_111/RAMC/O
                         net (fo=1, routed)           0.773     5.213    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_98_111_n_5
    SLICE_X0Y158         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.704     3.704 r  
    PS8_X0Y0             PS8                          0.000     3.704 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     3.885    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.920 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.154     6.074    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X0Y158         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[102]/C
                         clock pessimism              0.247     6.321    
                         clock uncertainty           -0.110     6.211    
    SLICE_X0Y158         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044     6.255    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[102]
  -------------------------------------------------------------------
                         required time                          6.255    
                         arrival time                          -5.213    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.049ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[145]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (clk_pl_1 rise@3.704ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.452ns  (logic 0.340ns (13.865%)  route 2.112ns (86.135%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.341ns = ( 6.045 - 3.704 ) 
    Source Clock Delay      (SCD):    2.621ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.354ns (routing 1.045ns, distribution 1.309ns)
  Clock Net Delay (Destination): 2.125ns (routing 0.955ns, distribution 1.170ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.354     2.621    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X1Y43          FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     2.735 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=148, routed)         1.272     4.007    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_140_145/ADDRC0
    SLICE_X1Y58          RAMD32 (Prop_G6LUT_SLICEM_RADR0_O)
                                                      0.226     4.233 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_140_145/RAMC_D1/O
                         net (fo=1, routed)           0.840     5.073    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_140_145_n_4
    SLICE_X1Y79          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[145]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.704     3.704 r  
    PS8_X0Y0             PS8                          0.000     3.704 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     3.885    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.920 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.125     6.045    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X1Y79          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[145]/C
                         clock pessimism              0.144     6.189    
                         clock uncertainty           -0.110     6.079    
    SLICE_X1Y79          FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043     6.122    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[145]
  -------------------------------------------------------------------
                         required time                          6.122    
                         arrival time                          -5.073    
  -------------------------------------------------------------------
                         slack                                  1.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.115ns (51.270%)  route 0.109ns (48.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.685ns
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      2.177ns (routing 0.955ns, distribution 1.222ns)
  Clock Net Delay (Destination): 2.418ns (routing 1.045ns, distribution 1.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.177     2.393    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X0Y186         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y186         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.508 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/Q
                         net (fo=5, routed)           0.109     2.618    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X1Y186         FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.418     2.685    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X1Y186         FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.188     2.497    
    SLICE_X1Y186         FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     2.599    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.599    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.114ns (46.261%)  route 0.132ns (53.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.388ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      2.172ns (routing 0.955ns, distribution 1.217ns)
  Clock Net Delay (Destination): 2.435ns (routing 1.045ns, distribution 1.390ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.172     2.388    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y203         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y203         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     2.502 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][3]/Q
                         net (fo=4, routed)           0.132     2.635    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[2][3]
    SLICE_X2Y203         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.435     2.702    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y203         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
                         clock pessimism             -0.188     2.514    
    SLICE_X2Y203         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.101     2.615    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.615    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.112ns (48.631%)  route 0.118ns (51.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.388ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      2.172ns (routing 0.955ns, distribution 1.217ns)
  Clock Net Delay (Destination): 2.360ns (routing 1.045ns, distribution 1.315ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.172     2.388    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X1Y120         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     2.500 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][3]/Q
                         net (fo=4, routed)           0.118     2.618    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[2][3]
    SLICE_X1Y118         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.360     2.627    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X1Y118         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
                         clock pessimism             -0.141     2.486    
    SLICE_X1Y118         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     2.587    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.587    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.649%)  route 0.160ns (49.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.671ns
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      2.124ns (routing 0.955ns, distribution 1.169ns)
  Clock Net Delay (Destination): 2.404ns (routing 1.045ns, distribution 1.359ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.124     2.340    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X1Y117         FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.113     2.453 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=58, routed)          0.112     2.565    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[0]
    SLICE_X1Y120         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     2.616 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[0]_i_1/O
                         net (fo=1, routed)           0.048     2.664    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/gray_enc[0]
    SLICE_X1Y120         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.404     2.671    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X1Y120         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                         clock pessimism             -0.141     2.530    
    SLICE_X1Y120         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.100     2.630    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.630    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.112ns (46.862%)  route 0.127ns (53.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    2.370ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      2.154ns (routing 0.955ns, distribution 1.199ns)
  Clock Net Delay (Destination): 2.398ns (routing 1.045ns, distribution 1.353ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.154     2.370    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X4Y157         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y157         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     2.482 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[114]/Q
                         net (fo=1, routed)           0.127     2.609    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_31
    SLICE_X2Y157         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.398     2.665    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X2Y157         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[114]/C
                         clock pessimism             -0.195     2.470    
    SLICE_X2Y157         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     2.571    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[114]
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.114ns (39.041%)  route 0.178ns (60.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.384ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      2.168ns (routing 0.955ns, distribution 1.213ns)
  Clock Net Delay (Destination): 2.413ns (routing 1.045ns, distribution 1.368ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.168     2.384    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X0Y179         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y179         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.114     2.498 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[40]/Q
                         net (fo=1, routed)           0.178     2.676    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_30
    SLICE_X0Y181         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.413     2.680    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X0Y181         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[40]/C
                         clock pessimism             -0.147     2.533    
    SLICE_X0Y181         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     2.634    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.111ns (45.306%)  route 0.134ns (54.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      2.120ns (routing 0.955ns, distribution 1.165ns)
  Clock Net Delay (Destination): 2.356ns (routing 1.045ns, distribution 1.311ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.120     2.336    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X2Y78          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     2.447 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[108]/Q
                         net (fo=1, routed)           0.134     2.581    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_37
    SLICE_X0Y78          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.356     2.623    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X0Y78          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[108]/C
                         clock pessimism             -0.192     2.431    
    SLICE_X0Y78          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     2.534    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[108]
  -------------------------------------------------------------------
                         required time                         -2.534    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.112ns (44.800%)  route 0.138ns (55.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      2.122ns (routing 0.955ns, distribution 1.167ns)
  Clock Net Delay (Destination): 2.359ns (routing 1.045ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.122     2.338    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X1Y75          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     2.450 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[84]/Q
                         net (fo=1, routed)           0.138     2.588    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_61
    SLICE_X0Y75          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.359     2.626    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X0Y75          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[84]/C
                         clock pessimism             -0.192     2.434    
    SLICE_X0Y75          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     2.536    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[84]
  -------------------------------------------------------------------
                         required time                         -2.536    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.112ns (65.497%)  route 0.059ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Net Delay (Source):      2.112ns (routing 0.955ns, distribution 1.157ns)
  Clock Net Delay (Destination): 2.346ns (routing 1.045ns, distribution 1.301ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.112     2.328    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X0Y97          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     2.440 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/Q
                         net (fo=1, routed)           0.059     2.499    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_46
    SLICE_X0Y97          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.346     2.613    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X0Y97          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/C
                         clock pessimism             -0.272     2.341    
    SLICE_X0Y97          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     2.444    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.444    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[135]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[135]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.112ns (65.497%)  route 0.059ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Net Delay (Source):      2.123ns (routing 0.955ns, distribution 1.168ns)
  Clock Net Delay (Destination): 2.359ns (routing 1.045ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.123     2.339    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X0Y75          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[135]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     2.451 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[135]/Q
                         net (fo=1, routed)           0.059     2.510    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_10
    SLICE_X0Y75          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[135]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.359     2.626    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X0Y75          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[135]/C
                         clock pessimism             -0.274     2.352    
    SLICE_X0Y75          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     2.455    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[135]
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 1.852 }
Period(ns):         3.704
Sources:            { top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     PS8/SAXIGP2RCLK  n/a            3.000         3.704       0.704      PS8_X0Y0     top_i/zynq_ultra_ps_e/U0/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK  n/a            3.000         3.704       0.704      PS8_X0Y0     top_i/zynq_ultra_ps_e/U0/PS8_i/SAXIGP2WCLK
Min Period        n/a     PS8/SAXIGP3RCLK  n/a            3.000         3.704       0.704      PS8_X0Y0     top_i/zynq_ultra_ps_e/U0/PS8_i/SAXIGP3RCLK
Min Period        n/a     PS8/SAXIGP3WCLK  n/a            3.000         3.704       0.704      PS8_X0Y0     top_i/zynq_ultra_ps_e/U0/PS8_i/SAXIGP3WCLK
Min Period        n/a     PS8/SAXIGP6RCLK  n/a            3.000         3.704       0.704      PS8_X0Y0     top_i/zynq_ultra_ps_e/U0/PS8_i/SAXIGP6RCLK
Min Period        n/a     PS8/SAXIGP6WCLK  n/a            3.000         3.704       0.704      PS8_X0Y0     top_i/zynq_ultra_ps_e/U0/PS8_i/SAXIGP6WCLK
Min Period        n/a     RAMD32/CLK       n/a            1.524         3.704       2.180      SLICE_X1Y86  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.524         3.704       2.180      SLICE_X1Y86  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.524         3.704       2.180      SLICE_X1Y86  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.524         3.704       2.180      SLICE_X1Y86  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK  n/a            1.500         1.852       0.352      PS8_X0Y0     top_i/zynq_ultra_ps_e/U0/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK  n/a            1.500         1.852       0.352      PS8_X0Y0     top_i/zynq_ultra_ps_e/U0/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK  n/a            1.500         1.852       0.352      PS8_X0Y0     top_i/zynq_ultra_ps_e/U0/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK  n/a            1.500         1.852       0.352      PS8_X0Y0     top_i/zynq_ultra_ps_e/U0/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/SAXIGP3RCLK  n/a            1.500         1.852       0.352      PS8_X0Y0     top_i/zynq_ultra_ps_e/U0/PS8_i/SAXIGP3RCLK
Low Pulse Width   Fast    PS8/SAXIGP3RCLK  n/a            1.500         1.852       0.352      PS8_X0Y0     top_i/zynq_ultra_ps_e/U0/PS8_i/SAXIGP3RCLK
Low Pulse Width   Slow    PS8/SAXIGP3WCLK  n/a            1.500         1.852       0.352      PS8_X0Y0     top_i/zynq_ultra_ps_e/U0/PS8_i/SAXIGP3WCLK
Low Pulse Width   Fast    PS8/SAXIGP3WCLK  n/a            1.500         1.852       0.352      PS8_X0Y0     top_i/zynq_ultra_ps_e/U0/PS8_i/SAXIGP3WCLK
Low Pulse Width   Slow    PS8/SAXIGP6RCLK  n/a            1.500         1.852       0.352      PS8_X0Y0     top_i/zynq_ultra_ps_e/U0/PS8_i/SAXIGP6RCLK
Low Pulse Width   Fast    PS8/SAXIGP6RCLK  n/a            1.500         1.852       0.352      PS8_X0Y0     top_i/zynq_ultra_ps_e/U0/PS8_i/SAXIGP6RCLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK  n/a            1.500         1.852       0.352      PS8_X0Y0     top_i/zynq_ultra_ps_e/U0/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK  n/a            1.500         1.852       0.352      PS8_X0Y0     top_i/zynq_ultra_ps_e/U0/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK  n/a            1.500         1.852       0.352      PS8_X0Y0     top_i/zynq_ultra_ps_e/U0/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK  n/a            1.500         1.852       0.352      PS8_X0Y0     top_i/zynq_ultra_ps_e/U0/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    PS8/SAXIGP3RCLK  n/a            1.500         1.852       0.352      PS8_X0Y0     top_i/zynq_ultra_ps_e/U0/PS8_i/SAXIGP3RCLK
High Pulse Width  Fast    PS8/SAXIGP3RCLK  n/a            1.500         1.852       0.352      PS8_X0Y0     top_i/zynq_ultra_ps_e/U0/PS8_i/SAXIGP3RCLK
High Pulse Width  Slow    PS8/SAXIGP3WCLK  n/a            1.500         1.852       0.352      PS8_X0Y0     top_i/zynq_ultra_ps_e/U0/PS8_i/SAXIGP3WCLK
High Pulse Width  Fast    PS8/SAXIGP3WCLK  n/a            1.500         1.852       0.352      PS8_X0Y0     top_i/zynq_ultra_ps_e/U0/PS8_i/SAXIGP3WCLK
High Pulse Width  Slow    PS8/SAXIGP6RCLK  n/a            1.500         1.852       0.352      PS8_X0Y0     top_i/zynq_ultra_ps_e/U0/PS8_i/SAXIGP6RCLK
High Pulse Width  Fast    PS8/SAXIGP6RCLK  n/a            1.500         1.852       0.352      PS8_X0Y0     top_i/zynq_ultra_ps_e/U0/PS8_i/SAXIGP6RCLK



---------------------------------------------------------------------------------------------------
From Clock:  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
  To Clock:  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.001 }
Period(ns):         10.001
Sources:            { top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PLLE4_ADV/CLKIN  n/a            1.071         10.001      8.930      PLL_X0Y7  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKIN
Max Period        n/a     PLLE4_ADV/CLKIN  n/a            14.286        10.001      4.285      PLL_X0Y7  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKIN
Low Pulse Width   Slow    PLLE4_ADV/CLKIN  n/a            3.500         5.001       1.500      PLL_X0Y7  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKIN
Low Pulse Width   Fast    PLLE4_ADV/CLKIN  n/a            3.500         5.001       1.500      PLL_X0Y7  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKIN
High Pulse Width  Slow    PLLE4_ADV/CLKIN  n/a            3.500         5.001       1.500      PLL_X0Y7  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKIN
High Pulse Width  Fast    PLLE4_ADV/CLKIN  n/a            3.500         5.001       1.500      PLL_X0Y7  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_dsp_top_dpu_clk_wiz_0
  To Clock:  clk_dsp_top_dpu_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CEP
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (clk_dsp_top_dpu_clk_wiz_0 rise@1.818ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.114ns (11.905%)  route 0.844ns (88.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 7.091 - 1.818 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    -0.061ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.761ns (routing 1.362ns, distribution 1.399ns)
  Clock Net Delay (Destination): 2.447ns (routing 1.251ns, distribution 1.196ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.761     5.367    <hidden>
    SLICE_X41Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.481 r  <hidden>
                         net (fo=17, routed)          0.844     6.324    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CEP
    DSP48E2_X11Y20       DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      1.818     1.818 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     1.818 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     3.487    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     4.102 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     4.435    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     4.644 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.447     7.091    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X11Y20       DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.061     7.031    
                         clock uncertainty           -0.057     6.973    
    DSP48E2_X11Y20       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_CEP)
                                                     -0.395     6.578    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          6.578    
                         arrival time                          -6.324    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (clk_dsp_top_dpu_clk_wiz_0 rise@1.818ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.115ns (8.922%)  route 1.174ns (91.078%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns = ( 7.066 - 1.818 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.845ns (routing 1.362ns, distribution 1.483ns)
  Clock Net Delay (Destination): 2.421ns (routing 1.251ns, distribution 1.170ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.845     5.451    <hidden>
    SLICE_X52Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     5.566 r  <hidden>
                         net (fo=2, routed)           1.174     6.740    <hidden>
    SLICE_X36Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      1.818     1.818 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     1.818 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     3.487    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     4.102 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     4.435    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     4.644 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.421     7.066    <hidden>
    SLICE_X36Y63         FDRE                                         r  <hidden>
                         clock pessimism             -0.054     7.012    
                         clock uncertainty           -0.057     6.954    
    SLICE_X36Y63         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044     6.998    <hidden>
  -------------------------------------------------------------------
                         required time                          6.998    
                         arrival time                          -6.740    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (clk_dsp_top_dpu_clk_wiz_0 rise@1.818ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.114ns (8.904%)  route 1.166ns (91.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 7.187 - 1.818 ) 
    Source Clock Delay      (SCD):    5.439ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.833ns (routing 1.362ns, distribution 1.471ns)
  Clock Net Delay (Destination): 2.542ns (routing 1.251ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.833     5.439    <hidden>
    SLICE_X50Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.553 r  <hidden>
                         net (fo=36, routed)          1.166     6.720    <hidden>
    SLICE_X48Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      1.818     1.818 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     1.818 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     3.487    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     4.102 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     4.435    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     4.644 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.542     7.187    <hidden>
    SLICE_X48Y73         FDRE                                         r  <hidden>
                         clock pessimism             -0.054     7.132    
                         clock uncertainty           -0.057     7.075    
    SLICE_X48Y73         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.078     6.997    <hidden>
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (clk_dsp_top_dpu_clk_wiz_0 rise@1.818ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.114ns (8.904%)  route 1.166ns (91.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 7.187 - 1.818 ) 
    Source Clock Delay      (SCD):    5.439ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.833ns (routing 1.362ns, distribution 1.471ns)
  Clock Net Delay (Destination): 2.542ns (routing 1.251ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.833     5.439    <hidden>
    SLICE_X50Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.553 r  <hidden>
                         net (fo=36, routed)          1.166     6.720    <hidden>
    SLICE_X48Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      1.818     1.818 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     1.818 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     3.487    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     4.102 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     4.435    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     4.644 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.542     7.187    <hidden>
    SLICE_X48Y73         FDRE                                         r  <hidden>
                         clock pessimism             -0.054     7.132    
                         clock uncertainty           -0.057     7.075    
    SLICE_X48Y73         FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.078     6.997    <hidden>
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (clk_dsp_top_dpu_clk_wiz_0 rise@1.818ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.114ns (8.904%)  route 1.166ns (91.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 7.187 - 1.818 ) 
    Source Clock Delay      (SCD):    5.439ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.833ns (routing 1.362ns, distribution 1.471ns)
  Clock Net Delay (Destination): 2.542ns (routing 1.251ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.833     5.439    <hidden>
    SLICE_X50Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.553 r  <hidden>
                         net (fo=36, routed)          1.166     6.720    <hidden>
    SLICE_X48Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      1.818     1.818 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     1.818 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     3.487    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     4.102 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     4.435    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     4.644 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.542     7.187    <hidden>
    SLICE_X48Y73         FDRE                                         r  <hidden>
                         clock pessimism             -0.054     7.132    
                         clock uncertainty           -0.057     7.075    
    SLICE_X48Y73         FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.078     6.997    <hidden>
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (clk_dsp_top_dpu_clk_wiz_0 rise@1.818ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.114ns (8.904%)  route 1.166ns (91.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 7.187 - 1.818 ) 
    Source Clock Delay      (SCD):    5.439ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.833ns (routing 1.362ns, distribution 1.471ns)
  Clock Net Delay (Destination): 2.542ns (routing 1.251ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.833     5.439    <hidden>
    SLICE_X50Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.553 r  <hidden>
                         net (fo=36, routed)          1.166     6.720    <hidden>
    SLICE_X48Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      1.818     1.818 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     1.818 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     3.487    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     4.102 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     4.435    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     4.644 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.542     7.187    <hidden>
    SLICE_X48Y73         FDRE                                         r  <hidden>
                         clock pessimism             -0.054     7.132    
                         clock uncertainty           -0.057     7.075    
    SLICE_X48Y73         FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.078     6.997    <hidden>
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CEP
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (clk_dsp_top_dpu_clk_wiz_0 rise@1.818ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.114ns (12.802%)  route 0.777ns (87.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.260ns = ( 7.078 - 1.818 ) 
    Source Clock Delay      (SCD):    5.394ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.788ns (routing 1.362ns, distribution 1.426ns)
  Clock Net Delay (Destination): 2.434ns (routing 1.251ns, distribution 1.183ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.788     5.394    <hidden>
    SLICE_X41Y112        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y112        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     5.508 r  <hidden>
                         net (fo=17, routed)          0.777     6.284    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CEP
    DSP48E2_X11Y41       DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      1.818     1.818 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     1.818 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     3.487    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     4.102 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     4.435    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     4.644 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.434     7.078    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X11Y41       DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.054     7.025    
                         clock uncertainty           -0.057     6.967    
    DSP48E2_X11Y41       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_CEP)
                                                     -0.395     6.572    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          6.572    
                         arrival time                          -6.284    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/DIN[0]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (clk_dsp_top_dpu_clk_wiz_0 rise@1.818ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.118ns (11.983%)  route 0.867ns (88.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.263ns = ( 7.081 - 1.818 ) 
    Source Clock Delay      (SCD):    5.265ns
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.659ns (routing 1.362ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.437ns (routing 1.251ns, distribution 1.186ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.659     5.265    <hidden>
    SLICE_X37Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     5.383 r  <hidden>
                         net (fo=2, routed)           0.867     6.250    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/D[0]
    DSP48E2_X9Y21        DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/DIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      1.818     1.818 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     1.818 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     3.487    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     4.102 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     4.435    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     4.644 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.437     7.081    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X9Y21        DSP_PREADD_DATA                              r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.064     7.018    
                         clock uncertainty           -0.057     6.960    
    DSP48E2_X9Y21        DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_DIN[0])
                                                     -0.421     6.539    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].Gen8x8.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.539    
                         arrival time                          -6.250    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (clk_dsp_top_dpu_clk_wiz_0 rise@1.818ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.116ns (9.487%)  route 1.107ns (90.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.245ns = ( 7.063 - 1.818 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.877ns (routing 1.362ns, distribution 1.515ns)
  Clock Net Delay (Destination): 2.419ns (routing 1.251ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.877     5.483    <hidden>
    SLICE_X50Y67         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     5.599 r  <hidden>
                         net (fo=2, routed)           1.107     6.705    <hidden>
    SLICE_X34Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      1.818     1.818 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     1.818 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     3.487    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     4.102 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     4.435    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     4.644 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.419     7.063    <hidden>
    SLICE_X34Y63         FDRE                                         r  <hidden>
                         clock pessimism             -0.054     7.010    
                         clock uncertainty           -0.057     6.952    
    SLICE_X34Y63         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.046     6.998    <hidden>
  -------------------------------------------------------------------
                         required time                          6.998    
                         arrival time                          -6.705    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.818ns  (clk_dsp_top_dpu_clk_wiz_0 rise@1.818ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.118ns (8.900%)  route 1.208ns (91.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.241ns = ( 7.060 - 1.818 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.765ns (routing 1.362ns, distribution 1.403ns)
  Clock Net Delay (Destination): 2.415ns (routing 1.251ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.765     5.371    <hidden>
    SLICE_X41Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     5.489 r  <hidden>
                         net (fo=12, routed)          1.208     6.697    <hidden>
    SLICE_X29Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      1.818     1.818 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     1.818 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     3.487    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     4.102 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     4.435    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     4.644 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.415     7.060    <hidden>
    SLICE_X29Y82         FDRE                                         r  <hidden>
                         clock pessimism             -0.054     7.006    
                         clock uncertainty           -0.057     6.948    
    SLICE_X29Y82         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043     6.991    <hidden>
  -------------------------------------------------------------------
                         required time                          6.991    
                         arrival time                          -6.697    
  -------------------------------------------------------------------
                         slack                                  0.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.114ns (52.294%)  route 0.104ns (47.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.446ns
    Source Clock Delay      (SCD):    5.394ns
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Net Delay (Source):      2.568ns (routing 1.251ns, distribution 1.317ns)
  Clock Net Delay (Destination): 2.840ns (routing 1.362ns, distribution 1.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.568     5.394    <hidden>
    SLICE_X49Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.114     5.508 r  <hidden>
                         net (fo=1, routed)           0.104     5.612    <hidden>
    SLICE_X50Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.840     5.446    <hidden>
    SLICE_X50Y77         FDRE                                         r  <hidden>
                         clock pessimism              0.055     5.501    
    SLICE_X50Y77         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.101     5.602    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.602    
                         arrival time                           5.612    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.114ns (37.316%)  route 0.191ns (62.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.375ns
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Net Delay (Source):      2.409ns (routing 1.251ns, distribution 1.158ns)
  Clock Net Delay (Destination): 2.769ns (routing 1.362ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.409     5.235    <hidden>
    SLICE_X39Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.114     5.349 r  <hidden>
                         net (fo=2, routed)           0.191     5.541    <hidden>
    SLICE_X41Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.769     5.375    <hidden>
    SLICE_X41Y105        FDRE                                         r  <hidden>
                         clock pessimism              0.054     5.428    
    SLICE_X41Y105        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     5.529    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.529    
                         arrival time                           5.541    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.114ns (43.678%)  route 0.147ns (56.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.411ns
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Net Delay (Source):      2.542ns (routing 1.251ns, distribution 1.291ns)
  Clock Net Delay (Destination): 2.805ns (routing 1.362ns, distribution 1.443ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.542     5.368    <hidden>
    SLICE_X47Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.114     5.482 r  <hidden>
                         net (fo=1, routed)           0.147     5.629    <hidden>
    SLICE_X47Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.805     5.411    <hidden>
    SLICE_X47Y55         FDRE                                         r  <hidden>
                         clock pessimism              0.106     5.517    
    SLICE_X47Y55         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     5.618    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.618    
                         arrival time                           5.629    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.113ns (38.123%)  route 0.183ns (61.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.365ns
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Net Delay (Source):      2.411ns (routing 1.251ns, distribution 1.160ns)
  Clock Net Delay (Destination): 2.759ns (routing 1.362ns, distribution 1.397ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.411     5.237    <hidden>
    SLICE_X40Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.113     5.350 r  <hidden>
                         net (fo=2, routed)           0.183     5.534    <hidden>
    SLICE_X42Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.759     5.365    <hidden>
    SLICE_X42Y88         FDRE                                         r  <hidden>
                         clock pessimism              0.054     5.419    
    SLICE_X42Y88         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     5.521    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.521    
                         arrival time                           5.534    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.112ns (57.436%)  route 0.083ns (42.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.489ns
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Net Delay (Source):      2.542ns (routing 1.251ns, distribution 1.291ns)
  Clock Net Delay (Destination): 2.883ns (routing 1.362ns, distribution 1.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.542     5.368    <hidden>
    SLICE_X46Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     5.480 r  <hidden>
                         net (fo=1, routed)           0.083     5.563    <hidden>
    SLICE_X45Y75         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.883     5.489    <hidden>
    SLICE_X45Y75         SRL16E                                       r  <hidden>
                         clock pessimism             -0.009     5.480    
    SLICE_X45Y75         SRL16E (Hold_A5LUT_SLICEM_CLK_D)
                                                      0.070     5.550    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.550    
                         arrival time                           5.563    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.112ns (34.837%)  route 0.209ns (65.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.390ns
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Net Delay (Source):      2.411ns (routing 1.251ns, distribution 1.160ns)
  Clock Net Delay (Destination): 2.784ns (routing 1.362ns, distribution 1.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.411     5.237    <hidden>
    SLICE_X40Y101        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     5.349 r  <hidden>
                         net (fo=2, routed)           0.209     5.559    <hidden>
    SLICE_X41Y102        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.784     5.390    <hidden>
    SLICE_X41Y102        FDRE                                         r  <hidden>
                         clock pessimism              0.054     5.443    
    SLICE_X41Y102        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.102     5.545    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.545    
                         arrival time                           5.559    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.113ns (39.649%)  route 0.172ns (60.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.311ns
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Net Delay (Source):      2.421ns (routing 1.251ns, distribution 1.170ns)
  Clock Net Delay (Destination): 2.705ns (routing 1.362ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.421     5.247    <hidden>
    SLICE_X29Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.113     5.360 r  <hidden>
                         net (fo=1, routed)           0.172     5.532    <hidden>
    SLICE_X30Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.705     5.311    <hidden>
    SLICE_X30Y57         FDRE                                         r  <hidden>
                         clock pessimism              0.106     5.417    
    SLICE_X30Y57         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.101     5.518    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.518    
                         arrival time                           5.532    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.112ns (56.853%)  route 0.085ns (43.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.489ns
    Source Clock Delay      (SCD):    5.368ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Net Delay (Source):      2.542ns (routing 1.251ns, distribution 1.291ns)
  Clock Net Delay (Destination): 2.883ns (routing 1.362ns, distribution 1.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.542     5.368    <hidden>
    SLICE_X46Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     5.480 r  <hidden>
                         net (fo=1, routed)           0.085     5.565    <hidden>
    SLICE_X45Y75         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.883     5.489    <hidden>
    SLICE_X45Y75         SRL16E                                       r  <hidden>
                         clock pessimism             -0.009     5.480    
    SLICE_X45Y75         SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.070     5.550    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.550    
                         arrival time                           5.565    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.115ns (41.237%)  route 0.164ns (58.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.343ns
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Net Delay (Source):      2.411ns (routing 1.251ns, distribution 1.160ns)
  Clock Net Delay (Destination): 2.737ns (routing 1.362ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.411     5.237    <hidden>
    SLICE_X40Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     5.352 r  <hidden>
                         net (fo=2, routed)           0.164     5.516    <hidden>
    SLICE_X41Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.737     5.343    <hidden>
    SLICE_X41Y87         FDRE                                         r  <hidden>
                         clock pessimism              0.054     5.397    
    SLICE_X41Y87         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     5.500    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.500    
                         arrival time                           5.516    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.113ns (51.131%)  route 0.108ns (48.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.419ns
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Net Delay (Source):      2.544ns (routing 1.251ns, distribution 1.293ns)
  Clock Net Delay (Destination): 2.813ns (routing 1.362ns, distribution 1.451ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.544     5.370    <hidden>
    SLICE_X47Y66         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     5.483 r  <hidden>
                         net (fo=1, routed)           0.108     5.591    <hidden>
    SLICE_X48Y66         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.813     5.419    <hidden>
    SLICE_X48Y66         FDRE                                         r  <hidden>
                         clock pessimism              0.054     5.474    
    SLICE_X48Y66         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.101     5.575    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.575    
                         arrival time                           5.591    
  -------------------------------------------------------------------
                         slack                                  0.017    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_dsp_top_dpu_clk_wiz_0
Waveform(ns):       { 0.000 0.909 }
Period(ns):         1.818
Sources:            { top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SRL16E/CLK  n/a            1.524         1.818       0.294      SLICE_X45Y102  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         1.818       0.294      SLICE_X45Y102  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         1.818       0.294      SLICE_X45Y102  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         1.818       0.294      SLICE_X45Y102  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         1.818       0.294      SLICE_X45Y102  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         1.818       0.294      SLICE_X45Y102  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         1.818       0.294      SLICE_X45Y102  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         1.818       0.294      SLICE_X45Y102  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         1.818       0.294      SLICE_X45Y96   <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         1.818       0.294      SLICE_X45Y96   <hidden>
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X45Y102  <hidden>
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X45Y102  <hidden>
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X45Y102  <hidden>
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X45Y102  <hidden>
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X45Y102  <hidden>
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X45Y102  <hidden>
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X45Y102  <hidden>
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X45Y102  <hidden>
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X45Y102  <hidden>
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X45Y102  <hidden>
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X45Y102  <hidden>
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X45Y102  <hidden>
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X45Y102  <hidden>
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X45Y102  <hidden>
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X45Y102  <hidden>
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X45Y102  <hidden>
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X45Y102  <hidden>
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X45Y102  <hidden>
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X45Y102  <hidden>
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         0.909       0.147      SLICE_X45Y102  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  hier_dpu_clk_DPU_CLK
  To Clock:  hier_dpu_clk_DPU_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/ALU_OUT[0]
                            (rising edge-triggered cell DSP_OUTPUT clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 1.360ns (39.741%)  route 2.062ns (60.259%))
  Logic Levels:           2  (DSP_ALU=1 LUT3=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.488ns = ( 9.124 - 3.637 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.715ns (routing 1.362ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.662ns (routing 1.251ns, distribution 1.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.715     5.321    <hidden>
    SLICE_X37Y164        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y164        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     5.439 r  <hidden>
                         net (fo=114, routed)         1.662     7.101    <hidden>
    SLICE_X53Y193        LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.194     7.295 r  <hidden>
                         net (fo=1, routed)           0.400     7.695    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/OPMODE[4]
    DSP48E2_X12Y76       DSP_ALU (Prop_DSP_ALU_DSP48E2_OPMODE[4]_ALU_OUT[0])
                                                      1.048     8.743 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     8.743    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X12Y76       DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/ALU_OUT[0]
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.662     9.124    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X12Y76       DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.103     9.021    
                         clock uncertainty           -0.057     8.964    
    DSP48E2_X12Y76       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[0])
                                                      0.014     8.978    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          8.978    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/ALU_OUT[10]
                            (rising edge-triggered cell DSP_OUTPUT clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 1.360ns (39.741%)  route 2.062ns (60.259%))
  Logic Levels:           2  (DSP_ALU=1 LUT3=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.488ns = ( 9.124 - 3.637 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.715ns (routing 1.362ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.662ns (routing 1.251ns, distribution 1.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.715     5.321    <hidden>
    SLICE_X37Y164        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y164        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     5.439 r  <hidden>
                         net (fo=114, routed)         1.662     7.101    <hidden>
    SLICE_X53Y193        LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.194     7.295 r  <hidden>
                         net (fo=1, routed)           0.400     7.695    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/OPMODE[4]
    DSP48E2_X12Y76       DSP_ALU (Prop_DSP_ALU_DSP48E2_OPMODE[4]_ALU_OUT[10])
                                                      1.048     8.743 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     8.743    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_ALU.ALU_OUT<10>
    DSP48E2_X12Y76       DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/ALU_OUT[10]
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.662     9.124    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X12Y76       DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.103     9.021    
                         clock uncertainty           -0.057     8.964    
    DSP48E2_X12Y76       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[10])
                                                      0.014     8.978    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          8.978    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/ALU_OUT[11]
                            (rising edge-triggered cell DSP_OUTPUT clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 1.360ns (39.741%)  route 2.062ns (60.259%))
  Logic Levels:           2  (DSP_ALU=1 LUT3=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.488ns = ( 9.124 - 3.637 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.715ns (routing 1.362ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.662ns (routing 1.251ns, distribution 1.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.715     5.321    <hidden>
    SLICE_X37Y164        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y164        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     5.439 r  <hidden>
                         net (fo=114, routed)         1.662     7.101    <hidden>
    SLICE_X53Y193        LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.194     7.295 r  <hidden>
                         net (fo=1, routed)           0.400     7.695    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/OPMODE[4]
    DSP48E2_X12Y76       DSP_ALU (Prop_DSP_ALU_DSP48E2_OPMODE[4]_ALU_OUT[11])
                                                      1.048     8.743 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     8.743    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_ALU.ALU_OUT<11>
    DSP48E2_X12Y76       DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/ALU_OUT[11]
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.662     9.124    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X12Y76       DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.103     9.021    
                         clock uncertainty           -0.057     8.964    
    DSP48E2_X12Y76       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[11])
                                                      0.014     8.978    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          8.978    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 1.360ns (39.741%)  route 2.062ns (60.259%))
  Logic Levels:           2  (DSP_ALU=1 LUT3=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.488ns = ( 9.124 - 3.637 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.715ns (routing 1.362ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.662ns (routing 1.251ns, distribution 1.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.715     5.321    <hidden>
    SLICE_X37Y164        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y164        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     5.439 r  <hidden>
                         net (fo=114, routed)         1.662     7.101    <hidden>
    SLICE_X53Y193        LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.194     7.295 r  <hidden>
                         net (fo=1, routed)           0.400     7.695    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/OPMODE[4]
    DSP48E2_X12Y76       DSP_ALU (Prop_DSP_ALU_DSP48E2_OPMODE[4]_ALU_OUT[12])
                                                      1.048     8.743 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     8.743    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_ALU.ALU_OUT<12>
    DSP48E2_X12Y76       DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.662     9.124    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X12Y76       DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.103     9.021    
                         clock uncertainty           -0.057     8.964    
    DSP48E2_X12Y76       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[12])
                                                      0.014     8.978    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          8.978    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 1.360ns (39.741%)  route 2.062ns (60.259%))
  Logic Levels:           2  (DSP_ALU=1 LUT3=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.488ns = ( 9.124 - 3.637 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.715ns (routing 1.362ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.662ns (routing 1.251ns, distribution 1.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.715     5.321    <hidden>
    SLICE_X37Y164        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y164        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     5.439 r  <hidden>
                         net (fo=114, routed)         1.662     7.101    <hidden>
    SLICE_X53Y193        LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.194     7.295 r  <hidden>
                         net (fo=1, routed)           0.400     7.695    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/OPMODE[4]
    DSP48E2_X12Y76       DSP_ALU (Prop_DSP_ALU_DSP48E2_OPMODE[4]_ALU_OUT[13])
                                                      1.048     8.743 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     8.743    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_ALU.ALU_OUT<13>
    DSP48E2_X12Y76       DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.662     9.124    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X12Y76       DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.103     9.021    
                         clock uncertainty           -0.057     8.964    
    DSP48E2_X12Y76       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[13])
                                                      0.014     8.978    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          8.978    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/ALU_OUT[14]
                            (rising edge-triggered cell DSP_OUTPUT clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 1.360ns (39.741%)  route 2.062ns (60.259%))
  Logic Levels:           2  (DSP_ALU=1 LUT3=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.488ns = ( 9.124 - 3.637 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.715ns (routing 1.362ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.662ns (routing 1.251ns, distribution 1.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.715     5.321    <hidden>
    SLICE_X37Y164        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y164        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     5.439 r  <hidden>
                         net (fo=114, routed)         1.662     7.101    <hidden>
    SLICE_X53Y193        LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.194     7.295 r  <hidden>
                         net (fo=1, routed)           0.400     7.695    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/OPMODE[4]
    DSP48E2_X12Y76       DSP_ALU (Prop_DSP_ALU_DSP48E2_OPMODE[4]_ALU_OUT[14])
                                                      1.048     8.743 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     8.743    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_ALU.ALU_OUT<14>
    DSP48E2_X12Y76       DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/ALU_OUT[14]
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.662     9.124    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X12Y76       DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.103     9.021    
                         clock uncertainty           -0.057     8.964    
    DSP48E2_X12Y76       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[14])
                                                      0.014     8.978    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          8.978    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/ALU_OUT[15]
                            (rising edge-triggered cell DSP_OUTPUT clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 1.360ns (39.741%)  route 2.062ns (60.259%))
  Logic Levels:           2  (DSP_ALU=1 LUT3=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.488ns = ( 9.124 - 3.637 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.715ns (routing 1.362ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.662ns (routing 1.251ns, distribution 1.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.715     5.321    <hidden>
    SLICE_X37Y164        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y164        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     5.439 r  <hidden>
                         net (fo=114, routed)         1.662     7.101    <hidden>
    SLICE_X53Y193        LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.194     7.295 r  <hidden>
                         net (fo=1, routed)           0.400     7.695    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/OPMODE[4]
    DSP48E2_X12Y76       DSP_ALU (Prop_DSP_ALU_DSP48E2_OPMODE[4]_ALU_OUT[15])
                                                      1.048     8.743 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     8.743    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_ALU.ALU_OUT<15>
    DSP48E2_X12Y76       DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/ALU_OUT[15]
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.662     9.124    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X12Y76       DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.103     9.021    
                         clock uncertainty           -0.057     8.964    
    DSP48E2_X12Y76       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[15])
                                                      0.014     8.978    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          8.978    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/ALU_OUT[16]
                            (rising edge-triggered cell DSP_OUTPUT clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 1.360ns (39.741%)  route 2.062ns (60.259%))
  Logic Levels:           2  (DSP_ALU=1 LUT3=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.488ns = ( 9.124 - 3.637 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.715ns (routing 1.362ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.662ns (routing 1.251ns, distribution 1.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.715     5.321    <hidden>
    SLICE_X37Y164        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y164        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     5.439 r  <hidden>
                         net (fo=114, routed)         1.662     7.101    <hidden>
    SLICE_X53Y193        LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.194     7.295 r  <hidden>
                         net (fo=1, routed)           0.400     7.695    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/OPMODE[4]
    DSP48E2_X12Y76       DSP_ALU (Prop_DSP_ALU_DSP48E2_OPMODE[4]_ALU_OUT[16])
                                                      1.048     8.743 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     8.743    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_ALU.ALU_OUT<16>
    DSP48E2_X12Y76       DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/ALU_OUT[16]
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.662     9.124    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X12Y76       DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.103     9.021    
                         clock uncertainty           -0.057     8.964    
    DSP48E2_X12Y76       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[16])
                                                      0.014     8.978    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          8.978    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/ALU_OUT[17]
                            (rising edge-triggered cell DSP_OUTPUT clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 1.360ns (39.741%)  route 2.062ns (60.259%))
  Logic Levels:           2  (DSP_ALU=1 LUT3=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.488ns = ( 9.124 - 3.637 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.715ns (routing 1.362ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.662ns (routing 1.251ns, distribution 1.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.715     5.321    <hidden>
    SLICE_X37Y164        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y164        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     5.439 r  <hidden>
                         net (fo=114, routed)         1.662     7.101    <hidden>
    SLICE_X53Y193        LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.194     7.295 r  <hidden>
                         net (fo=1, routed)           0.400     7.695    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/OPMODE[4]
    DSP48E2_X12Y76       DSP_ALU (Prop_DSP_ALU_DSP48E2_OPMODE[4]_ALU_OUT[17])
                                                      1.048     8.743 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     8.743    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_ALU.ALU_OUT<17>
    DSP48E2_X12Y76       DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/ALU_OUT[17]
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.662     9.124    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X12Y76       DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.103     9.021    
                         clock uncertainty           -0.057     8.964    
    DSP48E2_X12Y76       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[17])
                                                      0.014     8.978    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          8.978    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/ALU_OUT[18]
                            (rising edge-triggered cell DSP_OUTPUT clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 1.360ns (39.741%)  route 2.062ns (60.259%))
  Logic Levels:           2  (DSP_ALU=1 LUT3=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.488ns = ( 9.124 - 3.637 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.715ns (routing 1.362ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.662ns (routing 1.251ns, distribution 1.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.715     5.321    <hidden>
    SLICE_X37Y164        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y164        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     5.439 r  <hidden>
                         net (fo=114, routed)         1.662     7.101    <hidden>
    SLICE_X53Y193        LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.194     7.295 r  <hidden>
                         net (fo=1, routed)           0.400     7.695    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/OPMODE[4]
    DSP48E2_X12Y76       DSP_ALU (Prop_DSP_ALU_DSP48E2_OPMODE[4]_ALU_OUT[18])
                                                      1.048     8.743 r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     8.743    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_ALU.ALU_OUT<18>
    DSP48E2_X12Y76       DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/ALU_OUT[18]
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.662     9.124    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/CLK
    DSP48E2_X12Y76       DSP_OUTPUT                                   r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.103     9.021    
                         clock uncertainty           -0.057     8.964    
    DSP48E2_X12Y76       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[18])
                                                      0.014     8.978    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_pe_mult/DSP_1XCLK.gen_cp[4].gen_pp[3].Gen10x10.u_mult_dsp/u_dsp/GenDsp48E2.u_dsp48e2/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          8.978    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  0.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.111ns (38.574%)  route 0.177ns (61.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.559ns
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    -0.103ns
  Clock Net Delay (Source):      2.659ns (routing 1.251ns, distribution 1.408ns)
  Clock Net Delay (Destination): 2.953ns (routing 1.362ns, distribution 1.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.659     5.485    <hidden>
    SLICE_X13Y176        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y176        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     5.596 r  <hidden>
                         net (fo=2, routed)           0.177     5.773    <hidden>
    SLICE_X15Y180        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.953     5.559    <hidden>
    SLICE_X15Y180        FDRE                                         r  <hidden>
                         clock pessimism              0.103     5.662    
    SLICE_X15Y180        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     5.764    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.764    
                         arrival time                           5.773    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.112ns (51.141%)  route 0.107ns (48.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.293ns
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    -0.057ns
  Clock Net Delay (Source):      2.416ns (routing 1.251ns, distribution 1.165ns)
  Clock Net Delay (Destination): 2.687ns (routing 1.362ns, distribution 1.325ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.416     5.242    <hidden>
    SLICE_X36Y108        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     5.354 r  <hidden>
                         net (fo=1, routed)           0.107     5.461    <hidden>
    SLICE_X37Y108        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.687     5.293    <hidden>
    SLICE_X37Y108        FDRE                                         r  <hidden>
                         clock pessimism              0.057     5.350    
    SLICE_X37Y108        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.102     5.452    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.452    
                         arrival time                           5.461    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.112ns (35.331%)  route 0.205ns (64.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.452ns
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Net Delay (Source):      2.471ns (routing 1.251ns, distribution 1.220ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.362ns, distribution 1.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.471     5.297    <hidden>
    SLICE_X40Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y129        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     5.409 r  <hidden>
                         net (fo=1, routed)           0.205     5.614    <hidden>
    SLICE_X41Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.846     5.452    <hidden>
    SLICE_X41Y129        FDRE                                         r  <hidden>
                         clock pessimism              0.051     5.502    
    SLICE_X41Y129        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     5.604    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.604    
                         arrival time                           5.614    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.112ns (47.059%)  route 0.126ns (52.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.555ns
    Source Clock Delay      (SCD):    5.479ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Net Delay (Source):      2.653ns (routing 1.251ns, distribution 1.402ns)
  Clock Net Delay (Destination): 2.949ns (routing 1.362ns, distribution 1.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.653     5.479    <hidden>
    SLICE_X17Y130        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y130        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     5.591 r  <hidden>
                         net (fo=1, routed)           0.126     5.717    <hidden>
    SLICE_X16Y131        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.949     5.555    <hidden>
    SLICE_X16Y131        FDRE                                         r  <hidden>
                         clock pessimism              0.050     5.605    
    SLICE_X16Y131        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     5.708    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.708    
                         arrival time                           5.717    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/gen_bram_dram.ram_reg_0_63_112_118/RAMD/I
                            (rising edge-triggered cell RAMD64E clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.113ns (37.171%)  route 0.191ns (62.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.606ns
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Net Delay (Source):      2.638ns (routing 1.251ns, distribution 1.387ns)
  Clock Net Delay (Destination): 3.000ns (routing 1.362ns, distribution 1.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.638     5.464    <hidden>
    SLICE_X21Y137        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y137        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.113     5.577 r  <hidden>
                         net (fo=1, routed)           0.191     5.768    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/gen_bram_dram.ram_reg_0_63_112_118/DID
    SLICE_X18Y132        RAMD64E                                      r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/gen_bram_dram.ram_reg_0_63_112_118/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       3.000     5.606    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/gen_bram_dram.ram_reg_0_63_112_118/WCLK
    SLICE_X18Y132        RAMD64E                                      r  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/gen_bram_dram.ram_reg_0_63_112_118/RAMD/CLK
                         clock pessimism              0.050     5.656    
    SLICE_X18Y132        RAMD64E (Hold_D6LUT_SLICEM_CLK_I)
                                                      0.102     5.758    top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/gen_bram_dram.ram_reg_0_63_112_118/RAMD
  -------------------------------------------------------------------
                         required time                         -5.758    
                         arrival time                           5.768    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.115ns (47.325%)  route 0.128ns (52.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.466ns
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Net Delay (Source):      2.561ns (routing 1.251ns, distribution 1.310ns)
  Clock Net Delay (Destination): 2.860ns (routing 1.362ns, distribution 1.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.561     5.387    <hidden>
    SLICE_X46Y153        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y153        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.502 r  <hidden>
                         net (fo=1, routed)           0.128     5.630    <hidden>
    SLICE_X47Y153        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.860     5.466    <hidden>
    SLICE_X47Y153        FDRE                                         r  <hidden>
                         clock pessimism              0.051     5.517    
    SLICE_X47Y153        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     5.620    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.620    
                         arrival time                           5.630    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.112ns (35.220%)  route 0.206ns (64.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.454ns
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Net Delay (Source):      2.473ns (routing 1.251ns, distribution 1.222ns)
  Clock Net Delay (Destination): 2.848ns (routing 1.362ns, distribution 1.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.473     5.299    <hidden>
    SLICE_X40Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y122        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     5.411 r  <hidden>
                         net (fo=1, routed)           0.206     5.617    <hidden>
    SLICE_X41Y124        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.848     5.454    <hidden>
    SLICE_X41Y124        FDRE                                         r  <hidden>
                         clock pessimism              0.051     5.504    
    SLICE_X41Y124        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.102     5.606    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.606    
                         arrival time                           5.617    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.112ns (48.276%)  route 0.120ns (51.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.349ns
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    -0.054ns
  Clock Net Delay (Source):      2.457ns (routing 1.251ns, distribution 1.206ns)
  Clock Net Delay (Destination): 2.743ns (routing 1.362ns, distribution 1.381ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.457     5.283    <hidden>
    SLICE_X31Y146        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y146        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     5.395 r  <hidden>
                         net (fo=1, routed)           0.120     5.515    <hidden>
    SLICE_X32Y146        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.743     5.349    <hidden>
    SLICE_X32Y146        FDRE                                         r  <hidden>
                         clock pessimism              0.054     5.403    
    SLICE_X32Y146        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.102     5.505    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.505    
                         arrival time                           5.515    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.112ns (47.528%)  route 0.124ns (52.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.439ns
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Net Delay (Source):      2.541ns (routing 1.251ns, distribution 1.290ns)
  Clock Net Delay (Destination): 2.833ns (routing 1.362ns, distribution 1.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.541     5.367    <hidden>
    SLICE_X43Y166        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y166        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     5.479 r  <hidden>
                         net (fo=2, routed)           0.124     5.603    <hidden>
    SLICE_X41Y166        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.833     5.439    <hidden>
    SLICE_X41Y166        FDRE                                         r  <hidden>
                         clock pessimism              0.051     5.490    
    SLICE_X41Y166        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.102     5.592    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.592    
                         arrival time                           5.603    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.112ns (47.334%)  route 0.125ns (52.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.540ns
    Source Clock Delay      (SCD):    5.466ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Net Delay (Source):      2.640ns (routing 1.251ns, distribution 1.389ns)
  Clock Net Delay (Destination): 2.934ns (routing 1.362ns, distribution 1.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.640     5.466    <hidden>
    SLICE_X17Y174        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y174        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     5.578 r  <hidden>
                         net (fo=4, routed)           0.125     5.703    <hidden>
    SLICE_X18Y174        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.934     5.540    <hidden>
    SLICE_X18Y174        FDRE                                         r  <hidden>
                         clock pessimism              0.050     5.589    
    SLICE_X18Y174        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     5.691    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.691    
                         arrival time                           5.703    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hier_dpu_clk_DPU_CLK
Waveform(ns):       { 0.000 1.818 }
Period(ns):         3.637
Sources:            { top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         3.637       1.677      RAMB36_X0Y38   <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         3.637       1.677      RAMB36_X0Y39   <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         3.637       1.677      RAMB36_X0Y34   <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         3.637       1.677      RAMB36_X0Y37   <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         3.637       1.677      RAMB36_X0Y32   <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         3.637       1.677      RAMB36_X0Y33   <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         3.637       1.677      RAMB36_X2Y38   <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         3.637       1.677      RAMB36_X1Y39   <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         3.637       1.677      RAMB36_X1Y26   <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         3.637       1.677      RAMB36_X1Y27   <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         1.818       1.056      SLICE_X40Y138  <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         1.818       1.056      SLICE_X40Y138  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.762         1.818       1.056      SLICE_X43Y132  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.762         1.818       1.056      SLICE_X43Y132  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.762         1.818       1.056      SLICE_X43Y132  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.762         1.818       1.056      SLICE_X43Y132  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.762         1.818       1.056      SLICE_X43Y132  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.762         1.818       1.056      SLICE_X43Y132  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.762         1.818       1.056      SLICE_X43Y132  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.762         1.818       1.056      SLICE_X43Y132  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         1.818       1.056      SLICE_X40Y138  <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         1.818       1.056      SLICE_X40Y138  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            0.762         1.818       1.056      SLICE_X43Y132  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.762         1.818       1.056      SLICE_X43Y132  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.762         1.818       1.056      SLICE_X43Y132  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.762         1.818       1.056      SLICE_X43Y132  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.762         1.818       1.056      SLICE_X43Y132  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.762         1.818       1.056      SLICE_X43Y132  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.762         1.818       1.056      SLICE_X43Y132  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.762         1.818       1.056      SLICE_X43Y132  top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_reg_0_15_0_13/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hier_dpu_clk_DPU_CLK
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        2.897ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.897ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (MaxDelay Path 3.637ns)
  Data Path Delay:        0.786ns  (logic 0.115ns (14.631%)  route 0.671ns (85.369%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.637ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85                                       0.000     0.000 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X0Y85          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.671     0.786    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X0Y46          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.637     3.637    
    SLICE_X0Y46          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.046     3.683    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.683    
                         arrival time                          -0.786    
  -------------------------------------------------------------------
                         slack                                  2.897    

Slack (MET) :             2.907ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (MaxDelay Path 3.637ns)
  Data Path Delay:        0.776ns  (logic 0.114ns (14.691%)  route 0.662ns (85.309%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.637ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85                                       0.000     0.000 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X0Y85          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.662     0.776    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X0Y46          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.637     3.637    
    SLICE_X0Y46          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.046     3.683    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.683    
                         arrival time                          -0.776    
  -------------------------------------------------------------------
                         slack                                  2.907    

Slack (MET) :             2.908ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (MaxDelay Path 3.637ns)
  Data Path Delay:        0.774ns  (logic 0.113ns (14.599%)  route 0.661ns (85.401%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.637ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y189                                      0.000     0.000 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X2Y189         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.113 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.661     0.774    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X2Y189         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.637     3.637    
    SLICE_X2Y189         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.045     3.682    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.682    
                         arrival time                          -0.774    
  -------------------------------------------------------------------
                         slack                                  2.908    

Slack (MET) :             3.050ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (MaxDelay Path 3.637ns)
  Data Path Delay:        0.633ns  (logic 0.115ns (18.167%)  route 0.518ns (81.833%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.637ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y185                                      0.000     0.000 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X1Y185         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     0.115 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.518     0.633    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X0Y182         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.637     3.637    
    SLICE_X0Y182         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.046     3.683    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.683    
                         arrival time                          -0.633    
  -------------------------------------------------------------------
                         slack                                  3.050    

Slack (MET) :             3.087ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (MaxDelay Path 3.637ns)
  Data Path Delay:        0.596ns  (logic 0.116ns (19.463%)  route 0.480ns (80.537%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.637ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y177                                      0.000     0.000 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X9Y177         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.480     0.596    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X10Y182        FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.637     3.637    
    SLICE_X10Y182        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.046     3.683    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.683    
                         arrival time                          -0.596    
  -------------------------------------------------------------------
                         slack                                  3.087    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (MaxDelay Path 3.637ns)
  Data Path Delay:        0.594ns  (logic 0.117ns (19.697%)  route 0.477ns (80.303%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.637ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y165                                      0.000     0.000 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X0Y165         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.477     0.594    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X0Y165         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.637     3.637    
    SLICE_X0Y165         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.046     3.683    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.683    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.116ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (MaxDelay Path 3.637ns)
  Data Path Delay:        0.567ns  (logic 0.113ns (19.929%)  route 0.454ns (80.071%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.637ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y209                                      0.000     0.000 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X1Y209         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.113 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.454     0.567    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X0Y209         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.637     3.637    
    SLICE_X0Y209         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.046     3.683    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.683    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                  3.116    

Slack (MET) :             3.142ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (MaxDelay Path 3.637ns)
  Data Path Delay:        0.540ns  (logic 0.114ns (21.111%)  route 0.426ns (78.889%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.637ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y188                                      0.000     0.000 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X2Y188         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     0.114 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.426     0.540    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X2Y188         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.637     3.637    
    SLICE_X2Y188         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.045     3.682    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.682    
                         arrival time                          -0.540    
  -------------------------------------------------------------------
                         slack                                  3.142    

Slack (MET) :             3.145ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (MaxDelay Path 3.637ns)
  Data Path Delay:        0.537ns  (logic 0.113ns (21.043%)  route 0.424ns (78.957%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.637ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y138                                      0.000     0.000 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X1Y138         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.113 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.424     0.537    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X1Y138         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.637     3.637    
    SLICE_X1Y138         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.045     3.682    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.682    
                         arrival time                          -0.537    
  -------------------------------------------------------------------
                         slack                                  3.145    

Slack (MET) :             3.152ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (MaxDelay Path 3.637ns)
  Data Path Delay:        0.530ns  (logic 0.113ns (21.321%)  route 0.417ns (78.679%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.637ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64                                       0.000     0.000 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X1Y64          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.417     0.530    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X1Y52          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.637     3.637    
    SLICE_X1Y52          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.045     3.682    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.682    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  3.152    





---------------------------------------------------------------------------------------------------
From Clock:  hier_dpu_clk_DPU_CLK
  To Clock:  clk_dsp_top_dpu_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.547ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (clk_dsp_top_dpu_clk_wiz_0 rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        1.733ns  (logic 0.117ns (6.751%)  route 1.616ns (93.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.331ns = ( 7.149 - 1.818 ) 
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.789ns (routing 1.362ns, distribution 1.427ns)
  Clock Net Delay (Destination): 2.505ns (routing 1.251ns, distribution 1.254ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.789     5.395    <hidden>
    SLICE_X46Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     5.512 r  <hidden>
                         net (fo=1, routed)           1.616     7.128    <hidden>
    SLICE_X41Y111        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.505     8.968    <hidden>
    SLICE_X41Y111        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.687    
                         clock uncertainty           -0.057     8.629    
    SLICE_X41Y111        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.045     8.674    <hidden>
  -------------------------------------------------------------------
                         required time                          8.674    
                         arrival time                          -7.128    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (clk_dsp_top_dpu_clk_wiz_0 rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.313ns (20.797%)  route 1.192ns (79.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 7.188 - 1.818 ) 
    Source Clock Delay      (SCD):    5.650ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.044ns (routing 1.362ns, distribution 1.682ns)
  Clock Net Delay (Destination): 2.544ns (routing 1.251ns, distribution 1.293ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       3.044     5.650    <hidden>
    RAMB36_X1Y25         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[19])
                                                      0.313     5.963 r  <hidden>
                         net (fo=1, routed)           1.192     7.155    <hidden>
    SLICE_X48Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.544     9.007    <hidden>
    SLICE_X48Y118        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.726    
                         clock uncertainty           -0.057     8.668    
    SLICE_X48Y118        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044     8.712    <hidden>
  -------------------------------------------------------------------
                         required time                          8.712    
                         arrival time                          -7.155    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.568ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (clk_dsp_top_dpu_clk_wiz_0 rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.312ns (19.379%)  route 1.298ns (80.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.371ns = ( 7.189 - 1.818 ) 
    Source Clock Delay      (SCD):    5.535ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.929ns (routing 1.362ns, distribution 1.567ns)
  Clock Net Delay (Destination): 2.545ns (routing 1.251ns, distribution 1.294ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.929     5.535    <hidden>
    RAMB36_X1Y15         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[12])
                                                      0.312     5.847 r  <hidden>
                         net (fo=1, routed)           1.298     7.145    <hidden>
    SLICE_X46Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.545     9.008    <hidden>
    SLICE_X46Y75         FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.727    
                         clock uncertainty           -0.057     8.669    
    SLICE_X46Y75         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044     8.713    <hidden>
  -------------------------------------------------------------------
                         required time                          8.713    
                         arrival time                          -7.145    
  -------------------------------------------------------------------
                         slack                                  1.568    

Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (clk_dsp_top_dpu_clk_wiz_0 rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        1.552ns  (logic 0.313ns (20.168%)  route 1.239ns (79.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.363ns = ( 7.181 - 1.818 ) 
    Source Clock Delay      (SCD):    5.568ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.962ns (routing 1.362ns, distribution 1.600ns)
  Clock Net Delay (Destination): 2.537ns (routing 1.251ns, distribution 1.286ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.962     5.568    <hidden>
    RAMB36_X1Y23         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[19])
                                                      0.313     5.881 r  <hidden>
                         net (fo=1, routed)           1.239     7.120    <hidden>
    SLICE_X47Y115        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.537     9.000    <hidden>
    SLICE_X47Y115        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.719    
                         clock uncertainty           -0.057     8.661    
    SLICE_X47Y115        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.046     8.707    <hidden>
  -------------------------------------------------------------------
                         required time                          8.707    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.591ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (clk_dsp_top_dpu_clk_wiz_0 rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 0.314ns (20.271%)  route 1.235ns (79.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.349ns = ( 7.168 - 1.818 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.946ns (routing 1.362ns, distribution 1.584ns)
  Clock Net Delay (Destination): 2.523ns (routing 1.251ns, distribution 1.272ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.946     5.552    <hidden>
    RAMB36_X1Y19         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[10])
                                                      0.314     5.866 r  <hidden>
                         net (fo=1, routed)           1.235     7.101    <hidden>
    SLICE_X46Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.523     8.986    <hidden>
    SLICE_X46Y96         FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.705    
                         clock uncertainty           -0.057     8.647    
    SLICE_X46Y96         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.044     8.691    <hidden>
  -------------------------------------------------------------------
                         required time                          8.691    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  1.591    

Slack (MET) :             1.598ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (clk_dsp_top_dpu_clk_wiz_0 rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.312ns (19.797%)  route 1.264ns (80.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.371ns = ( 7.189 - 1.818 ) 
    Source Clock Delay      (SCD):    5.541ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.935ns (routing 1.362ns, distribution 1.573ns)
  Clock Net Delay (Destination): 2.545ns (routing 1.251ns, distribution 1.294ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.935     5.541    <hidden>
    RAMB36_X1Y13         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[12])
                                                      0.312     5.853 r  <hidden>
                         net (fo=1, routed)           1.264     7.117    <hidden>
    SLICE_X47Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.545     9.008    <hidden>
    SLICE_X47Y59         FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.727    
                         clock uncertainty           -0.057     8.669    
    SLICE_X47Y59         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.046     8.715    <hidden>
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                          -7.117    
  -------------------------------------------------------------------
                         slack                                  1.598    

Slack (MET) :             1.617ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (clk_dsp_top_dpu_clk_wiz_0 rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        1.548ns  (logic 0.317ns (20.478%)  route 1.231ns (79.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.374ns = ( 7.192 - 1.818 ) 
    Source Clock Delay      (SCD):    5.554ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.948ns (routing 1.362ns, distribution 1.586ns)
  Clock Net Delay (Destination): 2.548ns (routing 1.251ns, distribution 1.297ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.948     5.554    <hidden>
    RAMB36_X1Y17         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTPBDOUTP[2])
                                                      0.317     5.871 r  <hidden>
                         net (fo=1, routed)           1.231     7.102    <hidden>
    SLICE_X47Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.548     9.011    <hidden>
    SLICE_X47Y58         FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.730    
                         clock uncertainty           -0.057     8.672    
    SLICE_X47Y58         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.046     8.718    <hidden>
  -------------------------------------------------------------------
                         required time                          8.718    
                         arrival time                          -7.102    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (clk_dsp_top_dpu_clk_wiz_0 rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.114ns (6.746%)  route 1.576ns (93.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.342ns = ( 7.160 - 1.818 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.763ns (routing 1.362ns, distribution 1.401ns)
  Clock Net Delay (Destination): 2.516ns (routing 1.251ns, distribution 1.265ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.763     5.369    <hidden>
    SLICE_X44Y117        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.483 r  <hidden>
                         net (fo=1, routed)           1.576     7.059    <hidden>
    SLICE_X44Y117        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.516     8.979    <hidden>
    SLICE_X44Y117        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.698    
                         clock uncertainty           -0.057     8.640    
    SLICE_X44Y117        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044     8.684    <hidden>
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  1.625    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (clk_dsp_top_dpu_clk_wiz_0 rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.316ns (20.913%)  route 1.195ns (79.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.360ns = ( 7.179 - 1.818 ) 
    Source Clock Delay      (SCD):    5.554ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.948ns (routing 1.362ns, distribution 1.586ns)
  Clock Net Delay (Destination): 2.534ns (routing 1.251ns, distribution 1.283ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.948     5.554    <hidden>
    RAMB36_X1Y17         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[8])
                                                      0.316     5.870 r  <hidden>
                         net (fo=1, routed)           1.195     7.065    <hidden>
    SLICE_X45Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.534     8.997    <hidden>
    SLICE_X45Y80         FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.716    
                         clock uncertainty           -0.057     8.659    
    SLICE_X45Y80         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044     8.703    <hidden>
  -------------------------------------------------------------------
                         required time                          8.703    
                         arrival time                          -7.065    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.646ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (clk_dsp_top_dpu_clk_wiz_0 rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.115ns (6.991%)  route 1.530ns (93.009%))
  Logic Levels:           0  
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 7.218 - 1.818 ) 
    Source Clock Delay      (SCD):    5.454ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.848ns (routing 1.362ns, distribution 1.486ns)
  Clock Net Delay (Destination): 2.574ns (routing 1.251ns, distribution 1.323ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.848     5.454    <hidden>
    SLICE_X51Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y118        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     5.569 r  <hidden>
                         net (fo=1, routed)           1.530     7.099    <hidden>
    SLICE_X53Y113        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.574     9.037    <hidden>
    SLICE_X53Y113        FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.756    
                         clock uncertainty           -0.057     8.698    
    SLICE_X53Y113        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.046     8.744    <hidden>
  -------------------------------------------------------------------
                         required time                          8.744    
                         arrival time                          -7.099    
  -------------------------------------------------------------------
                         slack                                  1.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.250ns (52.521%)  route 0.226ns (47.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.311ns
    Source Clock Delay      (SCD):    5.287ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.461ns (routing 1.251ns, distribution 1.210ns)
  Clock Net Delay (Destination): 2.705ns (routing 1.362ns, distribution 1.343ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.461     5.287    <hidden>
    RAMB36_X0Y11         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      0.250     5.537 r  <hidden>
                         net (fo=1, routed)           0.226     5.763    <hidden>
    SLICE_X29Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.705     5.311    <hidden>
    SLICE_X29Y57         FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.592    
    SLICE_X29Y57         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.102     5.694    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.694    
                         arrival time                           5.763    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.112ns (22.811%)  route 0.379ns (77.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.431ns
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.569ns (routing 1.251ns, distribution 1.318ns)
  Clock Net Delay (Destination): 2.825ns (routing 1.362ns, distribution 1.463ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.569     5.395    <hidden>
    SLICE_X52Y113        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.112     5.507 r  <hidden>
                         net (fo=1, routed)           0.379     5.886    <hidden>
    SLICE_X52Y113        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.825     5.431    <hidden>
    SLICE_X52Y113        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.712    
    SLICE_X52Y113        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.101     5.813    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.813    
                         arrival time                           5.886    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.250ns (54.113%)  route 0.212ns (45.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.278ns
    Source Clock Delay      (SCD):    5.276ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.450ns (routing 1.251ns, distribution 1.199ns)
  Clock Net Delay (Destination): 2.672ns (routing 1.362ns, distribution 1.310ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.450     5.276    <hidden>
    RAMB36_X0Y15         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      0.250     5.526 r  <hidden>
                         net (fo=1, routed)           0.212     5.738    <hidden>
    SLICE_X30Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.672     5.278    <hidden>
    SLICE_X30Y76         FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.559    
    SLICE_X30Y76         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     5.662    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.662    
                         arrival time                           5.738    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.250ns (51.440%)  route 0.236ns (48.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.305ns
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.456ns (routing 1.251ns, distribution 1.205ns)
  Clock Net Delay (Destination): 2.699ns (routing 1.362ns, distribution 1.337ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.456     5.282    <hidden>
    RAMB36_X0Y21         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      0.250     5.532 r  <hidden>
                         net (fo=1, routed)           0.236     5.768    <hidden>
    SLICE_X29Y106        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.699     5.305    <hidden>
    SLICE_X29Y106        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.586    
    SLICE_X29Y106        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.102     5.688    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.688    
                         arrival time                           5.768    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.248ns (48.249%)  route 0.266ns (51.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.441ns
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.566ns (routing 1.251ns, distribution 1.315ns)
  Clock Net Delay (Destination): 2.835ns (routing 1.362ns, distribution 1.473ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.566     5.392    <hidden>
    RAMB36_X1Y15         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[24])
                                                      0.248     5.640 r  <hidden>
                         net (fo=1, routed)           0.266     5.906    <hidden>
    SLICE_X46Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.835     5.441    <hidden>
    SLICE_X46Y75         FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.722    
    SLICE_X46Y75         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     5.825    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.825    
                         arrival time                           5.906    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.114ns (23.602%)  route 0.369ns (76.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.365ns
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.521ns (routing 1.251ns, distribution 1.270ns)
  Clock Net Delay (Destination): 2.759ns (routing 1.362ns, distribution 1.397ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.521     5.347    <hidden>
    SLICE_X44Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y118        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.114     5.461 r  <hidden>
                         net (fo=1, routed)           0.369     5.830    <hidden>
    SLICE_X43Y106        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.759     5.365    <hidden>
    SLICE_X43Y106        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.646    
    SLICE_X43Y106        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.102     5.748    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.748    
                         arrival time                           5.830    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.249ns (50.920%)  route 0.240ns (49.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.416ns
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.566ns (routing 1.251ns, distribution 1.315ns)
  Clock Net Delay (Destination): 2.810ns (routing 1.362ns, distribution 1.448ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.566     5.392    <hidden>
    RAMB36_X1Y15         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTPBDOUTP[1])
                                                      0.249     5.641 r  <hidden>
                         net (fo=1, routed)           0.240     5.881    <hidden>
    SLICE_X47Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.810     5.416    <hidden>
    SLICE_X47Y60         FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.697    
    SLICE_X47Y60         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     5.798    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.798    
                         arrival time                           5.881    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.245ns (47.945%)  route 0.266ns (52.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.435ns
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.566ns (routing 1.251ns, distribution 1.315ns)
  Clock Net Delay (Destination): 2.829ns (routing 1.362ns, distribution 1.467ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.566     5.392    <hidden>
    RAMB36_X1Y15         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[28])
                                                      0.245     5.637 r  <hidden>
                         net (fo=1, routed)           0.266     5.903    <hidden>
    SLICE_X46Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.829     5.435    <hidden>
    SLICE_X46Y75         FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.716    
    SLICE_X46Y75         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.101     5.817    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.817    
                         arrival time                           5.903    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.251ns (51.860%)  route 0.233ns (48.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.406ns
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.566ns (routing 1.251ns, distribution 1.315ns)
  Clock Net Delay (Destination): 2.800ns (routing 1.362ns, distribution 1.438ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.566     5.392    <hidden>
    RAMB36_X1Y21         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[15])
                                                      0.251     5.643 r  <hidden>
                         net (fo=1, routed)           0.233     5.876    <hidden>
    SLICE_X46Y106        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.800     5.406    <hidden>
    SLICE_X46Y106        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.687    
    SLICE_X46Y106        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     5.789    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.789    
                         arrival time                           5.876    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Path Group:             clk_dsp_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.114ns (22.441%)  route 0.394ns (77.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.431ns
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.569ns (routing 1.251ns, distribution 1.318ns)
  Clock Net Delay (Destination): 2.825ns (routing 1.362ns, distribution 1.463ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.569     5.395    <hidden>
    SLICE_X52Y113        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.114     5.509 r  <hidden>
                         net (fo=1, routed)           0.394     5.903    <hidden>
    SLICE_X52Y113        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.825     5.431    <hidden>
    SLICE_X52Y113        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.712    
    SLICE_X52Y113        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.102     5.814    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.814    
                         arrival time                           5.903    
  -------------------------------------------------------------------
                         slack                                  0.089    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  hier_dpu_clk_DPU_CLK

Setup :            0  Failing Endpoints,  Worst Slack        3.108ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.108ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (MaxDelay Path 3.704ns)
  Data Path Delay:        0.642ns  (logic 0.114ns (17.757%)  route 0.528ns (82.243%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.704ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145                                      0.000     0.000 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X0Y145         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.528     0.642    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X3Y141         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.704     3.704    
    SLICE_X3Y141         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.046     3.750    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.750    
                         arrival time                          -0.642    
  -------------------------------------------------------------------
                         slack                                  3.108    

Slack (MET) :             3.109ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (MaxDelay Path 3.704ns)
  Data Path Delay:        0.640ns  (logic 0.113ns (17.656%)  route 0.527ns (82.344%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.704ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y198                                      0.000     0.000 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X3Y198         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.527     0.640    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X4Y197         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.704     3.704    
    SLICE_X4Y197         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.045     3.749    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.749    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  3.109    

Slack (MET) :             3.168ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (MaxDelay Path 3.704ns)
  Data Path Delay:        0.581ns  (logic 0.118ns (20.310%)  route 0.463ns (79.690%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.704ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158                                      0.000     0.000 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X1Y158         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.463     0.581    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X1Y158         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.704     3.704    
    SLICE_X1Y158         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.045     3.749    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.749    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  3.168    

Slack (MET) :             3.191ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (MaxDelay Path 3.704ns)
  Data Path Delay:        0.559ns  (logic 0.114ns (20.394%)  route 0.445ns (79.606%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.704ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145                                      0.000     0.000 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X0Y145         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.445     0.559    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X4Y146         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.704     3.704    
    SLICE_X4Y146         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.046     3.750    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.750    
                         arrival time                          -0.559    
  -------------------------------------------------------------------
                         slack                                  3.191    

Slack (MET) :             3.200ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (MaxDelay Path 3.704ns)
  Data Path Delay:        0.549ns  (logic 0.114ns (20.765%)  route 0.435ns (79.235%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.704ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y161                                      0.000     0.000 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X1Y161         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.435     0.549    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X1Y160         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.704     3.704    
    SLICE_X1Y160         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.045     3.749    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.749    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                  3.200    

Slack (MET) :             3.217ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (MaxDelay Path 3.704ns)
  Data Path Delay:        0.532ns  (logic 0.115ns (21.617%)  route 0.417ns (78.383%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.704ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y198                                      0.000     0.000 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X3Y198         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.417     0.532    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X4Y198         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.704     3.704    
    SLICE_X4Y198         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.045     3.749    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.749    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.238ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (MaxDelay Path 3.704ns)
  Data Path Delay:        0.512ns  (logic 0.116ns (22.656%)  route 0.396ns (77.344%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.704ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y208                                      0.000     0.000 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X1Y208         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.116 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.396     0.512    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X1Y208         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.704     3.704    
    SLICE_X1Y208         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.046     3.750    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.750    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  3.238    

Slack (MET) :             3.241ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (MaxDelay Path 3.704ns)
  Data Path Delay:        0.509ns  (logic 0.114ns (22.397%)  route 0.395ns (77.603%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.704ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y177                                      0.000     0.000 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X9Y177         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.395     0.509    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X10Y179        FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.704     3.704    
    SLICE_X10Y179        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.046     3.750    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.750    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  3.241    

Slack (MET) :             3.266ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (MaxDelay Path 3.704ns)
  Data Path Delay:        0.484ns  (logic 0.113ns (23.347%)  route 0.371ns (76.653%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.704ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y138                                      0.000     0.000 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X1Y138         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.371     0.484    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X1Y138         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.704     3.704    
    SLICE_X1Y138         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.046     3.750    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.750    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                  3.266    

Slack (MET) :             3.268ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (MaxDelay Path 3.704ns)
  Data Path Delay:        0.482ns  (logic 0.116ns (24.066%)  route 0.366ns (75.934%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.704ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y189                                      0.000     0.000 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X2Y189         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.116 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.366     0.482    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X2Y189         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.704     3.704    
    SLICE_X2Y189         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.046     3.750    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.750    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                  3.268    





---------------------------------------------------------------------------------------------------
From Clock:  clk_dsp_top_dpu_clk_wiz_0
  To Clock:  hier_dpu_clk_DPU_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.907ns (36.573%)  route 1.573ns (63.427%))
  Logic Levels:           5  (CARRY8=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.382ns = ( 9.019 - 3.637 ) 
    Source Clock Delay      (SCD):    5.413ns = ( 7.232 - 1.818 ) 
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.807ns (routing 1.362ns, distribution 1.445ns)
  Clock Net Delay (Destination): 2.556ns (routing 1.251ns, distribution 1.305ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.807     5.413    <hidden>
    SLICE_X48Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.527 r  <hidden>
                         net (fo=2, routed)           1.166     6.693    <hidden>
    SLICE_X49Y79         LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.137     6.830 r  <hidden>
                         net (fo=2, routed)           0.301     7.131    <hidden>
    SLICE_X49Y79         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.224     7.355 r  <hidden>
                         net (fo=1, routed)           0.013     7.368    <hidden>
    SLICE_X49Y79         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     7.629 r  <hidden>
                         net (fo=1, routed)           0.030     7.659    <hidden>
    SLICE_X49Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.724 r  <hidden>
                         net (fo=1, routed)           0.030     7.754    <hidden>
    SLICE_X49Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     7.860 r  <hidden>
                         net (fo=1, routed)           0.033     7.893    <hidden>
    SLICE_X49Y81         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.556     9.019    <hidden>
    SLICE_X49Y81         FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.738    
                         clock uncertainty           -0.057     8.680    
    SLICE_X49Y81         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.044     8.724    <hidden>
  -------------------------------------------------------------------
                         required time                          8.724    
                         arrival time                          -7.893    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 0.894ns (36.224%)  route 1.574ns (63.776%))
  Logic Levels:           5  (CARRY8=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.382ns = ( 9.019 - 3.637 ) 
    Source Clock Delay      (SCD):    5.413ns = ( 7.232 - 1.818 ) 
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.807ns (routing 1.362ns, distribution 1.445ns)
  Clock Net Delay (Destination): 2.556ns (routing 1.251ns, distribution 1.305ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.807     5.413    <hidden>
    SLICE_X48Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.527 r  <hidden>
                         net (fo=2, routed)           1.166     6.693    <hidden>
    SLICE_X49Y79         LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.137     6.830 r  <hidden>
                         net (fo=2, routed)           0.301     7.131    <hidden>
    SLICE_X49Y79         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.224     7.355 r  <hidden>
                         net (fo=1, routed)           0.013     7.368    <hidden>
    SLICE_X49Y79         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     7.629 r  <hidden>
                         net (fo=1, routed)           0.030     7.659    <hidden>
    SLICE_X49Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.724 r  <hidden>
                         net (fo=1, routed)           0.030     7.754    <hidden>
    SLICE_X49Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     7.847 r  <hidden>
                         net (fo=1, routed)           0.034     7.881    <hidden>
    SLICE_X49Y81         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.556     9.019    <hidden>
    SLICE_X49Y81         FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.738    
                         clock uncertainty           -0.057     8.680    
    SLICE_X49Y81         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044     8.724    <hidden>
  -------------------------------------------------------------------
                         required time                          8.724    
                         arrival time                          -7.881    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.879ns (35.863%)  route 1.572ns (64.137%))
  Logic Levels:           5  (CARRY8=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.382ns = ( 9.019 - 3.637 ) 
    Source Clock Delay      (SCD):    5.413ns = ( 7.232 - 1.818 ) 
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.807ns (routing 1.362ns, distribution 1.445ns)
  Clock Net Delay (Destination): 2.556ns (routing 1.251ns, distribution 1.305ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.807     5.413    <hidden>
    SLICE_X48Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.527 r  <hidden>
                         net (fo=2, routed)           1.166     6.693    <hidden>
    SLICE_X49Y79         LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.137     6.830 r  <hidden>
                         net (fo=2, routed)           0.301     7.131    <hidden>
    SLICE_X49Y79         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.224     7.355 r  <hidden>
                         net (fo=1, routed)           0.013     7.368    <hidden>
    SLICE_X49Y79         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     7.629 r  <hidden>
                         net (fo=1, routed)           0.030     7.659    <hidden>
    SLICE_X49Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.724 r  <hidden>
                         net (fo=1, routed)           0.030     7.754    <hidden>
    SLICE_X49Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.832 r  <hidden>
                         net (fo=1, routed)           0.032     7.864    <hidden>
    SLICE_X49Y81         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.556     9.019    <hidden>
    SLICE_X49Y81         FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.738    
                         clock uncertainty           -0.057     8.680    
    SLICE_X49Y81         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.044     8.724    <hidden>
  -------------------------------------------------------------------
                         required time                          8.724    
                         arrival time                          -7.864    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.870ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.907ns (37.005%)  route 1.544ns (62.995%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.392ns = ( 9.029 - 3.637 ) 
    Source Clock Delay      (SCD):    5.413ns = ( 7.232 - 1.818 ) 
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.807ns (routing 1.362ns, distribution 1.445ns)
  Clock Net Delay (Destination): 2.566ns (routing 1.251ns, distribution 1.315ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.807     5.413    <hidden>
    SLICE_X48Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.527 r  <hidden>
                         net (fo=2, routed)           1.166     6.693    <hidden>
    SLICE_X49Y79         LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.137     6.830 r  <hidden>
                         net (fo=2, routed)           0.301     7.131    <hidden>
    SLICE_X49Y79         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.224     7.355 r  <hidden>
                         net (fo=1, routed)           0.013     7.368    <hidden>
    SLICE_X49Y79         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     7.629 r  <hidden>
                         net (fo=1, routed)           0.030     7.659    <hidden>
    SLICE_X49Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     7.830 r  <hidden>
                         net (fo=1, routed)           0.034     7.864    <hidden>
    SLICE_X49Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.566     9.029    <hidden>
    SLICE_X49Y80         FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.748    
                         clock uncertainty           -0.057     8.690    
    SLICE_X49Y80         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044     8.734    <hidden>
  -------------------------------------------------------------------
                         required time                          8.734    
                         arrival time                          -7.864    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 0.897ns (36.762%)  route 1.543ns (63.238%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.392ns = ( 9.029 - 3.637 ) 
    Source Clock Delay      (SCD):    5.413ns = ( 7.232 - 1.818 ) 
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.807ns (routing 1.362ns, distribution 1.445ns)
  Clock Net Delay (Destination): 2.566ns (routing 1.251ns, distribution 1.315ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.807     5.413    <hidden>
    SLICE_X48Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.527 r  <hidden>
                         net (fo=2, routed)           1.166     6.693    <hidden>
    SLICE_X49Y79         LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.137     6.830 r  <hidden>
                         net (fo=2, routed)           0.301     7.131    <hidden>
    SLICE_X49Y79         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.224     7.355 r  <hidden>
                         net (fo=1, routed)           0.013     7.368    <hidden>
    SLICE_X49Y79         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     7.629 r  <hidden>
                         net (fo=1, routed)           0.030     7.659    <hidden>
    SLICE_X49Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     7.820 r  <hidden>
                         net (fo=1, routed)           0.033     7.853    <hidden>
    SLICE_X49Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.566     9.029    <hidden>
    SLICE_X49Y80         FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.748    
                         clock uncertainty           -0.057     8.690    
    SLICE_X49Y80         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044     8.734    <hidden>
  -------------------------------------------------------------------
                         required time                          8.734    
                         arrival time                          -7.853    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.893ns (36.643%)  route 1.544ns (63.357%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.392ns = ( 9.029 - 3.637 ) 
    Source Clock Delay      (SCD):    5.413ns = ( 7.232 - 1.818 ) 
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.807ns (routing 1.362ns, distribution 1.445ns)
  Clock Net Delay (Destination): 2.566ns (routing 1.251ns, distribution 1.315ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.807     5.413    <hidden>
    SLICE_X48Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.527 r  <hidden>
                         net (fo=2, routed)           1.166     6.693    <hidden>
    SLICE_X49Y79         LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.137     6.830 r  <hidden>
                         net (fo=2, routed)           0.301     7.131    <hidden>
    SLICE_X49Y79         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.224     7.355 r  <hidden>
                         net (fo=1, routed)           0.013     7.368    <hidden>
    SLICE_X49Y79         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     7.629 r  <hidden>
                         net (fo=1, routed)           0.030     7.659    <hidden>
    SLICE_X49Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157     7.816 r  <hidden>
                         net (fo=1, routed)           0.034     7.850    <hidden>
    SLICE_X49Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.566     9.029    <hidden>
    SLICE_X49Y80         FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.748    
                         clock uncertainty           -0.057     8.690    
    SLICE_X49Y80         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044     8.734    <hidden>
  -------------------------------------------------------------------
                         required time                          8.734    
                         arrival time                          -7.850    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.389ns  (logic 0.871ns (36.457%)  route 1.518ns (63.543%))
  Logic Levels:           5  (CARRY8=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 9.022 - 3.637 ) 
    Source Clock Delay      (SCD):    5.445ns = ( 7.264 - 1.818 ) 
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.839ns (routing 1.362ns, distribution 1.477ns)
  Clock Net Delay (Destination): 2.559ns (routing 1.251ns, distribution 1.308ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.839     5.445    <hidden>
    SLICE_X49Y66         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     5.559 r  <hidden>
                         net (fo=7, routed)           1.007     6.566    <hidden>
    SLICE_X51Y77         LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.137     6.703 r  <hidden>
                         net (fo=2, routed)           0.405     7.108    <hidden>
    SLICE_X51Y77         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.188     7.296 r  <hidden>
                         net (fo=1, routed)           0.013     7.309    <hidden>
    SLICE_X51Y77         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     7.570 r  <hidden>
                         net (fo=1, routed)           0.030     7.600    <hidden>
    SLICE_X51Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.665 r  <hidden>
                         net (fo=1, routed)           0.030     7.695    <hidden>
    SLICE_X51Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     7.801 r  <hidden>
                         net (fo=1, routed)           0.033     7.834    <hidden>
    SLICE_X51Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.559     9.022    <hidden>
    SLICE_X51Y79         FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.741    
                         clock uncertainty           -0.057     8.683    
    SLICE_X51Y79         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.044     8.727    <hidden>
  -------------------------------------------------------------------
                         required time                          8.727    
                         arrival time                          -7.834    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.377ns  (logic 0.858ns (36.094%)  route 1.519ns (63.906%))
  Logic Levels:           5  (CARRY8=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 9.022 - 3.637 ) 
    Source Clock Delay      (SCD):    5.445ns = ( 7.264 - 1.818 ) 
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.839ns (routing 1.362ns, distribution 1.477ns)
  Clock Net Delay (Destination): 2.559ns (routing 1.251ns, distribution 1.308ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.839     5.445    <hidden>
    SLICE_X49Y66         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     5.559 r  <hidden>
                         net (fo=7, routed)           1.007     6.566    <hidden>
    SLICE_X51Y77         LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.137     6.703 r  <hidden>
                         net (fo=2, routed)           0.405     7.108    <hidden>
    SLICE_X51Y77         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.188     7.296 r  <hidden>
                         net (fo=1, routed)           0.013     7.309    <hidden>
    SLICE_X51Y77         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     7.570 r  <hidden>
                         net (fo=1, routed)           0.030     7.600    <hidden>
    SLICE_X51Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.665 r  <hidden>
                         net (fo=1, routed)           0.030     7.695    <hidden>
    SLICE_X51Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     7.788 r  <hidden>
                         net (fo=1, routed)           0.034     7.822    <hidden>
    SLICE_X51Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.559     9.022    <hidden>
    SLICE_X51Y79         FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.741    
                         clock uncertainty           -0.057     8.683    
    SLICE_X51Y79         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044     8.727    <hidden>
  -------------------------------------------------------------------
                         required time                          8.727    
                         arrival time                          -7.822    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.922ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.843ns (35.719%)  route 1.517ns (64.281%))
  Logic Levels:           5  (CARRY8=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 9.022 - 3.637 ) 
    Source Clock Delay      (SCD):    5.445ns = ( 7.264 - 1.818 ) 
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.839ns (routing 1.362ns, distribution 1.477ns)
  Clock Net Delay (Destination): 2.559ns (routing 1.251ns, distribution 1.308ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.839     5.445    <hidden>
    SLICE_X49Y66         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     5.559 r  <hidden>
                         net (fo=7, routed)           1.007     6.566    <hidden>
    SLICE_X51Y77         LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.137     6.703 r  <hidden>
                         net (fo=2, routed)           0.405     7.108    <hidden>
    SLICE_X51Y77         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.188     7.296 r  <hidden>
                         net (fo=1, routed)           0.013     7.309    <hidden>
    SLICE_X51Y77         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     7.570 r  <hidden>
                         net (fo=1, routed)           0.030     7.600    <hidden>
    SLICE_X51Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.665 r  <hidden>
                         net (fo=1, routed)           0.030     7.695    <hidden>
    SLICE_X51Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.773 r  <hidden>
                         net (fo=1, routed)           0.032     7.805    <hidden>
    SLICE_X51Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.559     9.022    <hidden>
    SLICE_X51Y79         FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.741    
                         clock uncertainty           -0.057     8.683    
    SLICE_X51Y79         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.044     8.727    <hidden>
  -------------------------------------------------------------------
                         required time                          8.727    
                         arrival time                          -7.805    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.924ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.850ns (35.505%)  route 1.544ns (64.495%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.389ns = ( 9.026 - 3.637 ) 
    Source Clock Delay      (SCD):    5.413ns = ( 7.232 - 1.818 ) 
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.807ns (routing 1.362ns, distribution 1.445ns)
  Clock Net Delay (Destination): 2.563ns (routing 1.251ns, distribution 1.312ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.807     5.413    <hidden>
    SLICE_X48Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.527 r  <hidden>
                         net (fo=2, routed)           1.166     6.693    <hidden>
    SLICE_X49Y79         LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.137     6.830 r  <hidden>
                         net (fo=2, routed)           0.301     7.131    <hidden>
    SLICE_X49Y79         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.224     7.355 r  <hidden>
                         net (fo=1, routed)           0.013     7.368    <hidden>
    SLICE_X49Y79         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     7.629 r  <hidden>
                         net (fo=1, routed)           0.030     7.659    <hidden>
    SLICE_X49Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     7.773 r  <hidden>
                         net (fo=1, routed)           0.034     7.807    <hidden>
    SLICE_X49Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.563     9.026    <hidden>
    SLICE_X49Y80         FDRE                                         r  <hidden>
                         clock pessimism             -0.281     8.745    
                         clock uncertainty           -0.057     8.687    
    SLICE_X49Y80         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044     8.731    <hidden>
  -------------------------------------------------------------------
                         required time                          8.731    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                  0.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.275ns (59.847%)  route 0.185ns (40.153%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.282ns
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.413ns (routing 1.251ns, distribution 1.162ns)
  Clock Net Delay (Destination): 2.676ns (routing 1.362ns, distribution 1.314ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.413     5.239    <hidden>
    SLICE_X39Y111        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y111        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.114     5.353 r  <hidden>
                         net (fo=3, routed)           0.149     5.502    <hidden>
    SLICE_X40Y112        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.120     5.622 r  <hidden>
                         net (fo=1, routed)           0.024     5.646    <hidden>
    SLICE_X40Y112        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.041     5.687 r  <hidden>
                         net (fo=1, routed)           0.012     5.699    <hidden>
    SLICE_X40Y112        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.676     5.282    <hidden>
    SLICE_X40Y112        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.563    
    SLICE_X40Y112        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.100     5.663    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.663    
                         arrival time                           5.699    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.274ns (59.319%)  route 0.188ns (40.681%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.371ns
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.502ns (routing 1.251ns, distribution 1.251ns)
  Clock Net Delay (Destination): 2.765ns (routing 1.362ns, distribution 1.403ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.502     5.328    <hidden>
    SLICE_X42Y68         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     5.441 r  <hidden>
                         net (fo=3, routed)           0.152     5.593    <hidden>
    SLICE_X41Y65         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.120     5.713 r  <hidden>
                         net (fo=1, routed)           0.024     5.737    <hidden>
    SLICE_X41Y65         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.041     5.778 r  <hidden>
                         net (fo=1, routed)           0.012     5.790    <hidden>
    SLICE_X41Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.765     5.371    <hidden>
    SLICE_X41Y65         FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.652    
    SLICE_X41Y65         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.100     5.752    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.752    
                         arrival time                           5.790    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.203ns (43.191%)  route 0.267ns (56.808%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.438ns
    Source Clock Delay      (SCD):    5.394ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.568ns (routing 1.251ns, distribution 1.317ns)
  Clock Net Delay (Destination): 2.832ns (routing 1.362ns, distribution 1.470ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.568     5.394    <hidden>
    SLICE_X49Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.112     5.506 r  <hidden>
                         net (fo=1, routed)           0.244     5.750    <hidden>
    SLICE_X49Y73         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.052     5.802 r  <hidden>
                         net (fo=1, routed)           0.012     5.814    <hidden>
    SLICE_X49Y73         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.039     5.853 r  <hidden>
                         net (fo=1, routed)           0.011     5.864    <hidden>
    SLICE_X49Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.832     5.438    <hidden>
    SLICE_X49Y73         FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.719    
    SLICE_X49Y73         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.101     5.820    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.820    
                         arrival time                           5.864    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.293ns (61.748%)  route 0.182ns (38.252%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.282ns
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.413ns (routing 1.251ns, distribution 1.162ns)
  Clock Net Delay (Destination): 2.676ns (routing 1.362ns, distribution 1.314ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.413     5.239    <hidden>
    SLICE_X39Y111        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y111        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.114     5.353 r  <hidden>
                         net (fo=3, routed)           0.152     5.505    <hidden>
    SLICE_X40Y112        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.139     5.644 r  <hidden>
                         net (fo=1, routed)           0.018     5.662    <hidden>
    SLICE_X40Y112        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.040     5.702 r  <hidden>
                         net (fo=1, routed)           0.012     5.714    <hidden>
    SLICE_X40Y112        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.676     5.282    <hidden>
    SLICE_X40Y112        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.563    
    SLICE_X40Y112        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.101     5.664    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.664    
                         arrival time                           5.714    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.292ns (61.227%)  route 0.185ns (38.773%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.371ns
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.502ns (routing 1.251ns, distribution 1.251ns)
  Clock Net Delay (Destination): 2.765ns (routing 1.362ns, distribution 1.403ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.502     5.328    <hidden>
    SLICE_X42Y68         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     5.441 r  <hidden>
                         net (fo=3, routed)           0.155     5.596    <hidden>
    SLICE_X41Y65         LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.139     5.735 r  <hidden>
                         net (fo=1, routed)           0.018     5.753    <hidden>
    SLICE_X41Y65         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.040     5.793 r  <hidden>
                         net (fo=1, routed)           0.012     5.805    <hidden>
    SLICE_X41Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.765     5.371    <hidden>
    SLICE_X41Y65         FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.652    
    SLICE_X41Y65         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.101     5.753    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.753    
                         arrival time                           5.805    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.184ns (38.844%)  route 0.290ns (61.156%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.587ns (routing 1.251ns, distribution 1.336ns)
  Clock Net Delay (Destination): 2.844ns (routing 1.362ns, distribution 1.482ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.587     5.413    <hidden>
    SLICE_X52Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.112     5.525 r  <hidden>
                         net (fo=2, routed)           0.265     5.790    <hidden>
    SLICE_X51Y60         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.034     5.824 r  <hidden>
                         net (fo=1, routed)           0.013     5.837    <hidden>
    SLICE_X51Y60         CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.038     5.875 r  <hidden>
                         net (fo=1, routed)           0.012     5.887    <hidden>
    SLICE_X51Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.844     5.450    <hidden>
    SLICE_X51Y60         FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.731    
    SLICE_X51Y60         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     5.832    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.832    
                         arrival time                           5.887    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.241ns (62.386%)  route 0.145ns (37.614%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.282ns
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.510ns (routing 1.251ns, distribution 1.259ns)
  Clock Net Delay (Destination): 2.676ns (routing 1.362ns, distribution 1.314ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.510     5.336    <hidden>
    SLICE_X41Y110        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y110        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.114     5.450 r  <hidden>
                         net (fo=6, routed)           0.120     5.571    <hidden>
    SLICE_X40Y112        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.087     5.658 r  <hidden>
                         net (fo=1, routed)           0.014     5.672    <hidden>
    SLICE_X40Y112        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.040     5.712 r  <hidden>
                         net (fo=1, routed)           0.011     5.723    <hidden>
    SLICE_X40Y112        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.676     5.282    <hidden>
    SLICE_X40Y112        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.563    
    SLICE_X40Y112        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.101     5.664    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.664    
                         arrival time                           5.723    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.202ns (42.539%)  route 0.273ns (57.461%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.447ns
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.587ns (routing 1.251ns, distribution 1.336ns)
  Clock Net Delay (Destination): 2.841ns (routing 1.362ns, distribution 1.479ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.587     5.413    <hidden>
    SLICE_X53Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.114     5.527 r  <hidden>
                         net (fo=3, routed)           0.250     5.777    <hidden>
    SLICE_X52Y63         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.051     5.828 r  <hidden>
                         net (fo=1, routed)           0.011     5.839    <hidden>
    SLICE_X52Y63         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.037     5.876 r  <hidden>
                         net (fo=1, routed)           0.012     5.888    <hidden>
    SLICE_X52Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.841     5.447    <hidden>
    SLICE_X52Y63         FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.728    
    SLICE_X52Y63         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.101     5.829    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.829    
                         arrival time                           5.888    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.300ns (61.919%)  route 0.185ns (38.081%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.282ns
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.413ns (routing 1.251ns, distribution 1.162ns)
  Clock Net Delay (Destination): 2.676ns (routing 1.362ns, distribution 1.314ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.413     5.239    <hidden>
    SLICE_X39Y111        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y111        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.114     5.353 r  <hidden>
                         net (fo=3, routed)           0.149     5.502    <hidden>
    SLICE_X40Y112        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.120     5.622 r  <hidden>
                         net (fo=1, routed)           0.024     5.646    <hidden>
    SLICE_X40Y112        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[3])
                                                      0.066     5.712 r  <hidden>
                         net (fo=1, routed)           0.012     5.724    <hidden>
    SLICE_X40Y112        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.676     5.282    <hidden>
    SLICE_X40Y112        FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.563    
    SLICE_X40Y112        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.100     5.663    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.663    
                         arrival time                           5.724    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_dsp_top_dpu_clk_wiz_0  {rise@0.000ns fall@0.909ns period=1.818ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             hier_dpu_clk_DPU_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - clk_dsp_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.299ns (61.407%)  route 0.188ns (38.593%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.371ns
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      2.502ns (routing 1.251ns, distribution 1.251ns)
  Clock Net Delay (Destination): 2.765ns (routing 1.362ns, distribution 1.403ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dsp_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y14     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=6392, routed)        2.502     5.328    <hidden>
    SLICE_X42Y68         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     5.441 r  <hidden>
                         net (fo=3, routed)           0.152     5.593    <hidden>
    SLICE_X41Y65         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.120     5.713 r  <hidden>
                         net (fo=1, routed)           0.024     5.737    <hidden>
    SLICE_X41Y65         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[3])
                                                      0.066     5.803 r  <hidden>
                         net (fo=1, routed)           0.012     5.815    <hidden>
    SLICE_X41Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.765     5.371    <hidden>
    SLICE_X41Y65         FDRE                                         r  <hidden>
                         clock pessimism              0.281     5.652    
    SLICE_X41Y65         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.100     5.752    <hidden>
  -------------------------------------------------------------------
                         required time                         -5.752    
                         arrival time                           5.815    
  -------------------------------------------------------------------
                         slack                                  0.063    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        2.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.162ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.704ns  (clk_pl_1 rise@3.704ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.115ns (8.848%)  route 1.185ns (91.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.375ns = ( 6.079 - 3.704 ) 
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.389ns (routing 1.045ns, distribution 1.344ns)
  Clock Net Delay (Destination): 2.159ns (routing 0.955ns, distribution 1.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.389     2.656    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X0Y206         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y206         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.771 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          1.185     3.956    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X0Y208         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.704     3.704 r  
    PS8_X0Y0             PS8                          0.000     3.704 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     3.885    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.920 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.159     6.079    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X0Y208         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.242     6.321    
                         clock uncertainty           -0.110     6.211    
    SLICE_X0Y208         FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.093     6.118    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          6.118    
                         arrival time                          -3.956    
  -------------------------------------------------------------------
                         slack                                  2.162    

Slack (MET) :             2.162ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.704ns  (clk_pl_1 rise@3.704ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.115ns (8.848%)  route 1.185ns (91.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.375ns = ( 6.079 - 3.704 ) 
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.389ns (routing 1.045ns, distribution 1.344ns)
  Clock Net Delay (Destination): 2.159ns (routing 0.955ns, distribution 1.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.389     2.656    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X0Y206         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y206         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.771 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          1.185     3.956    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X0Y208         FDCE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.704     3.704 r  
    PS8_X0Y0             PS8                          0.000     3.704 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     3.885    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.920 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.159     6.079    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X0Y208         FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.242     6.321    
                         clock uncertainty           -0.110     6.211    
    SLICE_X0Y208         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093     6.118    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          6.118    
                         arrival time                          -3.956    
  -------------------------------------------------------------------
                         slack                                  2.162    

Slack (MET) :             2.162ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.704ns  (clk_pl_1 rise@3.704ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.115ns (8.848%)  route 1.185ns (91.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.375ns = ( 6.079 - 3.704 ) 
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.389ns (routing 1.045ns, distribution 1.344ns)
  Clock Net Delay (Destination): 2.159ns (routing 0.955ns, distribution 1.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.389     2.656    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X0Y206         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y206         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.771 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          1.185     3.956    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X0Y208         FDCE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.704     3.704 r  
    PS8_X0Y0             PS8                          0.000     3.704 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     3.885    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.920 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.159     6.079    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X0Y208         FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.242     6.321    
                         clock uncertainty           -0.110     6.211    
    SLICE_X0Y208         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.093     6.118    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          6.118    
                         arrival time                          -3.956    
  -------------------------------------------------------------------
                         slack                                  2.162    

Slack (MET) :             2.165ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.704ns  (clk_pl_1 rise@3.704ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.115ns (8.848%)  route 1.185ns (91.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.378ns = ( 6.082 - 3.704 ) 
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.389ns (routing 1.045ns, distribution 1.344ns)
  Clock Net Delay (Destination): 2.162ns (routing 0.955ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.389     2.656    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X0Y206         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y206         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.771 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          1.185     3.956    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X0Y208         FDCE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.704     3.704 r  
    PS8_X0Y0             PS8                          0.000     3.704 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     3.885    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.920 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.162     6.082    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X0Y208         FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.242     6.324    
                         clock uncertainty           -0.110     6.214    
    SLICE_X0Y208         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.093     6.121    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          6.121    
                         arrival time                          -3.956    
  -------------------------------------------------------------------
                         slack                                  2.165    

Slack (MET) :             2.165ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.704ns  (clk_pl_1 rise@3.704ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.115ns (8.848%)  route 1.185ns (91.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.378ns = ( 6.082 - 3.704 ) 
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.389ns (routing 1.045ns, distribution 1.344ns)
  Clock Net Delay (Destination): 2.162ns (routing 0.955ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.389     2.656    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X0Y206         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y206         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.771 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          1.185     3.956    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X0Y208         FDCE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.704     3.704 r  
    PS8_X0Y0             PS8                          0.000     3.704 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     3.885    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.920 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.162     6.082    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X0Y208         FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.242     6.324    
                         clock uncertainty           -0.110     6.214    
    SLICE_X0Y208         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.093     6.121    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          6.121    
                         arrival time                          -3.956    
  -------------------------------------------------------------------
                         slack                                  2.165    

Slack (MET) :             2.165ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.704ns  (clk_pl_1 rise@3.704ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.115ns (8.848%)  route 1.185ns (91.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.378ns = ( 6.082 - 3.704 ) 
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.389ns (routing 1.045ns, distribution 1.344ns)
  Clock Net Delay (Destination): 2.162ns (routing 0.955ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.389     2.656    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X0Y206         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y206         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.771 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          1.185     3.956    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X0Y208         FDCE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.704     3.704 r  
    PS8_X0Y0             PS8                          0.000     3.704 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     3.885    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.920 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.162     6.082    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X0Y208         FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.242     6.324    
                         clock uncertainty           -0.110     6.214    
    SLICE_X0Y208         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.093     6.121    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          6.121    
                         arrival time                          -3.956    
  -------------------------------------------------------------------
                         slack                                  2.165    

Slack (MET) :             2.165ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.704ns  (clk_pl_1 rise@3.704ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.115ns (8.848%)  route 1.185ns (91.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.378ns = ( 6.082 - 3.704 ) 
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.389ns (routing 1.045ns, distribution 1.344ns)
  Clock Net Delay (Destination): 2.162ns (routing 0.955ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.389     2.656    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X0Y206         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y206         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.771 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          1.185     3.956    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X0Y208         FDCE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.704     3.704 r  
    PS8_X0Y0             PS8                          0.000     3.704 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     3.885    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.920 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.162     6.082    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X0Y208         FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.242     6.324    
                         clock uncertainty           -0.110     6.214    
    SLICE_X0Y208         FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.093     6.121    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          6.121    
                         arrival time                          -3.956    
  -------------------------------------------------------------------
                         slack                                  2.165    

Slack (MET) :             2.165ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.704ns  (clk_pl_1 rise@3.704ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.115ns (8.848%)  route 1.185ns (91.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.378ns = ( 6.082 - 3.704 ) 
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.389ns (routing 1.045ns, distribution 1.344ns)
  Clock Net Delay (Destination): 2.162ns (routing 0.955ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.389     2.656    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X0Y206         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y206         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.771 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          1.185     3.956    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X0Y208         FDCE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.704     3.704 r  
    PS8_X0Y0             PS8                          0.000     3.704 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     3.885    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.920 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.162     6.082    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X0Y208         FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.242     6.324    
                         clock uncertainty           -0.110     6.214    
    SLICE_X0Y208         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.093     6.121    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          6.121    
                         arrival time                          -3.956    
  -------------------------------------------------------------------
                         slack                                  2.165    

Slack (MET) :             2.180ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.704ns  (clk_pl_1 rise@3.704ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.115ns (8.957%)  route 1.169ns (91.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.377ns = ( 6.081 - 3.704 ) 
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.389ns (routing 1.045ns, distribution 1.344ns)
  Clock Net Delay (Destination): 2.161ns (routing 0.955ns, distribution 1.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.389     2.656    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X0Y206         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y206         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.771 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          1.169     3.940    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X0Y209         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.704     3.704 r  
    PS8_X0Y0             PS8                          0.000     3.704 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     3.885    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.920 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.161     6.081    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X0Y209         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.242     6.323    
                         clock uncertainty           -0.110     6.213    
    SLICE_X0Y209         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.093     6.120    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          6.120    
                         arrival time                          -3.940    
  -------------------------------------------------------------------
                         slack                                  2.180    

Slack (MET) :             2.180ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.704ns  (clk_pl_1 rise@3.704ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.115ns (8.957%)  route 1.169ns (91.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.377ns = ( 6.081 - 3.704 ) 
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.389ns (routing 1.045ns, distribution 1.344ns)
  Clock Net Delay (Destination): 2.161ns (routing 0.955ns, distribution 1.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.389     2.656    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X0Y206         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y206         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.771 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          1.169     3.940    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X0Y209         FDCE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      3.704     3.704 r  
    PS8_X0Y0             PS8                          0.000     3.704 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     3.885    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.920 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.161     6.081    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X0Y209         FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.242     6.323    
                         clock uncertainty           -0.110     6.213    
    SLICE_X0Y209         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.093     6.120    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          6.120    
                         arrival time                          -3.940    
  -------------------------------------------------------------------
                         slack                                  2.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.084ns (45.837%)  route 0.099ns (54.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.329ns (routing 0.572ns, distribution 0.757ns)
  Clock Net Delay (Destination): 1.445ns (routing 0.623ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.329     1.480    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y183        FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y183        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.564 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.099     1.663    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X9Y183         FDCE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.445     1.632    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X9Y183         FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.108     1.524    
    SLICE_X9Y183         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     1.506    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.084ns (45.837%)  route 0.099ns (54.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.329ns (routing 0.572ns, distribution 0.757ns)
  Clock Net Delay (Destination): 1.445ns (routing 0.623ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.329     1.480    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y183        FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y183        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.564 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.099     1.663    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X9Y183         FDCE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.445     1.632    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X9Y183         FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.108     1.524    
    SLICE_X9Y183         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.018     1.506    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.084ns (45.837%)  route 0.099ns (54.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.329ns (routing 0.572ns, distribution 0.757ns)
  Clock Net Delay (Destination): 1.445ns (routing 0.623ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.329     1.480    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y183        FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y183        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.564 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.099     1.663    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X9Y183         FDCE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.445     1.632    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X9Y183         FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.108     1.524    
    SLICE_X9Y183         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.018     1.506    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.084ns (45.837%)  route 0.099ns (54.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.329ns (routing 0.572ns, distribution 0.757ns)
  Clock Net Delay (Destination): 1.445ns (routing 0.623ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.329     1.480    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y183        FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y183        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.564 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.099     1.663    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X9Y183         FDCE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.445     1.632    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X9Y183         FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.108     1.524    
    SLICE_X9Y183         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.018     1.506    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.084ns (45.837%)  route 0.099ns (54.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.329ns (routing 0.572ns, distribution 0.757ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.623ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.329     1.480    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y183        FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y183        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.564 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.099     1.663    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X9Y183         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.441     1.628    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X9Y183         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.108     1.520    
    SLICE_X9Y183         FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.018     1.502    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.084ns (45.837%)  route 0.099ns (54.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.329ns (routing 0.572ns, distribution 0.757ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.623ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.329     1.480    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y183        FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y183        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.564 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.099     1.663    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X9Y183         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.441     1.628    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X9Y183         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.108     1.520    
    SLICE_X9Y183         FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.018     1.502    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.084ns (45.837%)  route 0.099ns (54.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.329ns (routing 0.572ns, distribution 0.757ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.623ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.329     1.480    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y183        FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y183        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.564 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.099     1.663    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X9Y183         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.441     1.628    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X9Y183         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.108     1.520    
    SLICE_X9Y183         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.018     1.502    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.084ns (45.837%)  route 0.099ns (54.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.329ns (routing 0.572ns, distribution 0.757ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.623ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.329     1.480    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y183        FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y183        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.564 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.099     1.663    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X9Y183         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.441     1.628    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X9Y183         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.108     1.520    
    SLICE_X9Y183         FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.018     1.502    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.084ns (52.174%)  route 0.077ns (47.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      1.309ns (routing 0.572ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.623ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.309     1.460    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X1Y165         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y165         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.544 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.077     1.621    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X1Y165         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.436     1.623    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X1Y165         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.148     1.475    
    SLICE_X1Y165         FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.018     1.457    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.084ns (52.174%)  route 0.077ns (47.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      1.309ns (routing 0.572ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.623ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.309     1.460    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X1Y165         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y165         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.544 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.077     1.621    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X1Y165         FDCE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.436     1.623    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X1Y165         FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.148     1.475    
    SLICE_X1Y165         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.018     1.457    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.163    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  hier_dpu_clk_DPU_CLK
  To Clock:  hier_dpu_clk_DPU_CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.115ns (9.682%)  route 1.073ns (90.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 9.084 - 3.637 ) 
    Source Clock Delay      (SCD):    5.519ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.913ns (routing 1.362ns, distribution 1.551ns)
  Clock Net Delay (Destination): 2.621ns (routing 1.251ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.913     5.519    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X3Y40          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.634 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.073     6.706    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y92          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.621     9.084    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X2Y92          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.106     8.978    
                         clock uncertainty           -0.057     8.920    
    SLICE_X2Y92          FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.093     8.827    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                          -6.706    
  -------------------------------------------------------------------
                         slack                                  2.121    

Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.115ns (9.682%)  route 1.073ns (90.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 9.084 - 3.637 ) 
    Source Clock Delay      (SCD):    5.519ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.913ns (routing 1.362ns, distribution 1.551ns)
  Clock Net Delay (Destination): 2.621ns (routing 1.251ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.913     5.519    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X3Y40          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.634 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.073     6.706    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y92          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.621     9.084    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X2Y92          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.106     8.978    
                         clock uncertainty           -0.057     8.920    
    SLICE_X2Y92          FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.093     8.827    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                          -6.706    
  -------------------------------------------------------------------
                         slack                                  2.121    

Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.115ns (9.682%)  route 1.073ns (90.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 9.084 - 3.637 ) 
    Source Clock Delay      (SCD):    5.519ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.913ns (routing 1.362ns, distribution 1.551ns)
  Clock Net Delay (Destination): 2.621ns (routing 1.251ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.913     5.519    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X3Y40          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.634 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.073     6.706    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y92          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.621     9.084    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X2Y92          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.106     8.978    
                         clock uncertainty           -0.057     8.920    
    SLICE_X2Y92          FDPE (Recov_DFF2_SLICEM_C_PRE)
                                                     -0.093     8.827    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                          -6.706    
  -------------------------------------------------------------------
                         slack                                  2.121    

Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.115ns (9.682%)  route 1.073ns (90.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 9.084 - 3.637 ) 
    Source Clock Delay      (SCD):    5.519ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.913ns (routing 1.362ns, distribution 1.551ns)
  Clock Net Delay (Destination): 2.621ns (routing 1.251ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.913     5.519    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X3Y40          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.634 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.073     6.706    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y92          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.621     9.084    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X2Y92          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.106     8.978    
                         clock uncertainty           -0.057     8.920    
    SLICE_X2Y92          FDPE (Recov_BFF_SLICEM_C_PRE)
                                                     -0.093     8.827    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                          -6.706    
  -------------------------------------------------------------------
                         slack                                  2.121    

Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.115ns (9.706%)  route 1.070ns (90.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 9.084 - 3.637 ) 
    Source Clock Delay      (SCD):    5.519ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.913ns (routing 1.362ns, distribution 1.551ns)
  Clock Net Delay (Destination): 2.621ns (routing 1.251ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.913     5.519    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X3Y40          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.634 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.070     6.703    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y92          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.621     9.084    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X2Y92          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.106     8.978    
                         clock uncertainty           -0.057     8.920    
    SLICE_X2Y92          FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.093     8.827    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.115ns (9.706%)  route 1.070ns (90.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 9.084 - 3.637 ) 
    Source Clock Delay      (SCD):    5.519ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.913ns (routing 1.362ns, distribution 1.551ns)
  Clock Net Delay (Destination): 2.621ns (routing 1.251ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.913     5.519    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X3Y40          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.634 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.070     6.703    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y92          FDCE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.621     9.084    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X2Y92          FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.106     8.978    
                         clock uncertainty           -0.057     8.920    
    SLICE_X2Y92          FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.093     8.827    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.115ns (9.706%)  route 1.070ns (90.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 9.084 - 3.637 ) 
    Source Clock Delay      (SCD):    5.519ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.913ns (routing 1.362ns, distribution 1.551ns)
  Clock Net Delay (Destination): 2.621ns (routing 1.251ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.913     5.519    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X3Y40          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.634 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.070     6.703    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y92          FDCE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.621     9.084    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X2Y92          FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.106     8.978    
                         clock uncertainty           -0.057     8.920    
    SLICE_X2Y92          FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.093     8.827    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.115ns (9.706%)  route 1.070ns (90.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 9.084 - 3.637 ) 
    Source Clock Delay      (SCD):    5.519ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.913ns (routing 1.362ns, distribution 1.551ns)
  Clock Net Delay (Destination): 2.621ns (routing 1.251ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.913     5.519    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X3Y40          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.634 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.070     6.703    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y92          FDCE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.621     9.084    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X2Y92          FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.106     8.978    
                         clock uncertainty           -0.057     8.920    
    SLICE_X2Y92          FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.093     8.827    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.115ns (9.706%)  route 1.070ns (90.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 9.084 - 3.637 ) 
    Source Clock Delay      (SCD):    5.519ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.913ns (routing 1.362ns, distribution 1.551ns)
  Clock Net Delay (Destination): 2.621ns (routing 1.251ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.913     5.519    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X3Y40          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.634 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.070     6.703    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X2Y92          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.621     9.084    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/s_aclk
    SLICE_X2Y92          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.106     8.978    
                         clock uncertainty           -0.057     8.920    
    SLICE_X2Y92          FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.093     8.827    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.151ns  (required time - arrival time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.637ns  (hier_dpu_clk_DPU_CLK rise@3.637ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.115ns (10.082%)  route 1.026ns (89.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 9.067 - 3.637 ) 
    Source Clock Delay      (SCD):    5.519ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.913ns (routing 1.362ns, distribution 1.551ns)
  Clock Net Delay (Destination): 2.604ns (routing 1.251ns, distribution 1.353ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.913     5.519    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X3Y40          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     5.634 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.026     6.659    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X0Y91          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      3.637     3.637 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     3.637 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     5.306    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     5.921 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     6.254    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     6.463 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.604     9.067    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X0Y91          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.106     8.961    
                         clock uncertainty           -0.057     8.903    
    SLICE_X0Y91          FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.093     8.810    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.810    
                         arrival time                          -6.659    
  -------------------------------------------------------------------
                         slack                                  2.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.084ns (46.765%)  route 0.096ns (53.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.315ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.620ns (routing 0.746ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.812ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.620     3.253    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y201         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y201         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     3.337 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.096     3.432    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y201         FDCE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.769     3.315    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X3Y201         FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.001     3.314    
    SLICE_X3Y201         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     3.296    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.296    
                         arrival time                           3.432    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.084ns (46.765%)  route 0.096ns (53.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.315ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.620ns (routing 0.746ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.812ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.620     3.253    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y201         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y201         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     3.337 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.096     3.432    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y201         FDCE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.769     3.315    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X3Y201         FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.001     3.314    
    SLICE_X3Y201         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.018     3.296    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.296    
                         arrival time                           3.432    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.084ns (46.765%)  route 0.096ns (53.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.315ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.620ns (routing 0.746ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.812ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.620     3.253    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y201         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y201         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     3.337 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.096     3.432    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y201         FDCE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.769     3.315    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X3Y201         FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.001     3.314    
    SLICE_X3Y201         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.018     3.296    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.296    
                         arrival time                           3.432    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.084ns (46.765%)  route 0.096ns (53.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.315ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.620ns (routing 0.746ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.812ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.620     3.253    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y201         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y201         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     3.337 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.096     3.432    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y201         FDCE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.769     3.315    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X3Y201         FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.001     3.314    
    SLICE_X3Y201         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.018     3.296    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.296    
                         arrival time                           3.432    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.084ns (46.765%)  route 0.096ns (53.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.311ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.620ns (routing 0.746ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.812ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.620     3.253    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y201         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y201         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     3.337 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.096     3.432    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y201         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.765     3.311    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X3Y201         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.001     3.310    
    SLICE_X3Y201         FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.018     3.292    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -3.292    
                         arrival time                           3.432    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.084ns (46.765%)  route 0.096ns (53.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.311ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.620ns (routing 0.746ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.812ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.620     3.253    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y201         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y201         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     3.337 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.096     3.432    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y201         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.765     3.311    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X3Y201         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.001     3.310    
    SLICE_X3Y201         FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.018     3.292    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -3.292    
                         arrival time                           3.432    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.084ns (46.765%)  route 0.096ns (53.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.311ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.620ns (routing 0.746ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.812ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.620     3.253    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y201         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y201         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     3.337 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.096     3.432    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y201         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.765     3.311    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X3Y201         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.001     3.310    
    SLICE_X3Y201         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.018     3.292    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -3.292    
                         arrival time                           3.432    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.084ns (46.765%)  route 0.096ns (53.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.311ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.620ns (routing 0.746ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.812ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.620     3.253    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y201         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y201         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     3.337 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.096     3.432    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y201         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.765     3.311    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X3Y201         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.001     3.310    
    SLICE_X3Y201         FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.018     3.292    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -3.292    
                         arrival time                           3.432    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.084ns (46.765%)  route 0.096ns (53.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.311ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.620ns (routing 0.746ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.812ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.620     3.253    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y201         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y201         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     3.337 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.096     3.432    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y201         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.765     3.311    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X3Y201         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.001     3.310    
    SLICE_X3Y201         FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.018     3.292    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -3.292    
                         arrival time                           3.432    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hier_dpu_clk_DPU_CLK rise@0.000ns - hier_dpu_clk_DPU_CLK rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.084ns (47.831%)  route 0.092ns (52.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.296ns
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Net Delay (Source):      1.607ns (routing 0.746ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.812ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.607     3.240    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y142         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     3.324 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.092     3.415    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y142         FDCE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.750     3.296    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X3Y142         FDCE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.009     3.287    
    SLICE_X3Y142         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     3.269    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                           3.415    
  -------------------------------------------------------------------
                         slack                                  0.146    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/zynq_ultra_ps_e/U0/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.887ns  (logic 0.090ns (10.147%)  route 0.797ns (89.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.648ns (routing 0.693ns, distribution 0.955ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  top_i/zynq_ultra_ps_e/U0/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           0.770     0.770    top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X4Y207         LUT1 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.090     0.860 r  top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.027     0.887    top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X4Y207         FDRE                                         r  top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.648     1.864    top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X4Y207         FDRE                                         r  top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/zynq_ultra_ps_e/U0/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.024ns (6.857%)  route 0.326ns (93.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.097ns (routing 0.450ns, distribution 0.647ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  top_i/zynq_ultra_ps_e/U0/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           0.319     0.319    top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X4Y207         LUT1 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.024     0.343 r  top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.007     0.350    top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X4Y207         FDRE                                         r  top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.097     1.284    top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X4Y207         FDRE                                         r  top_i/rst_gen_reg/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  hier_dpu_clk_DPU_CLK
  To Clock:  clk_pl_0

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.492ns  (logic 0.979ns (39.278%)  route 1.513ns (60.722%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    5.549ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.943ns (routing 1.362ns, distribution 1.581ns)
  Clock Net Delay (Destination): 1.670ns (routing 0.693ns, distribution 0.977ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.943     5.549    <hidden>
    SLICE_X4Y175         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y175         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     5.662 r  <hidden>
                         net (fo=2, routed)           0.497     6.159    <hidden>
    SLICE_X6Y176         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.188     6.347 r  <hidden>
                         net (fo=1, routed)           0.014     6.361    <hidden>
    SLICE_X6Y176         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.088     6.449 r  <hidden>
                         net (fo=1, routed)           0.000     6.449    <hidden>
    SLICE_X6Y176         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.030     6.479 r  <hidden>
                         net (fo=1, routed)           0.177     6.656    <hidden>
    SLICE_X6Y178         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     6.841 r  <hidden>
                         net (fo=1, routed)           0.217     7.058    <hidden>
    SLICE_X8Y178         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.154     7.212 r  <hidden>
                         net (fo=1, routed)           0.541     7.753    <hidden>
    SLICE_X3Y192         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.221     7.974 r  <hidden>
                         net (fo=1, routed)           0.067     8.041    <hidden>
    SLICE_X3Y192         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.670     1.886    <hidden>
    SLICE_X3Y192         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.644ns  (logic 0.716ns (27.080%)  route 1.928ns (72.920%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -3.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.766ns (routing 1.362ns, distribution 1.404ns)
  Clock Net Delay (Destination): 1.691ns (routing 0.693ns, distribution 0.998ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.766     5.372    <hidden>
    SLICE_X26Y148        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y148        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     5.488 r  <hidden>
                         net (fo=1, routed)           1.369     6.857    <hidden>
    SLICE_X8Y182         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.226     7.083 f  <hidden>
                         net (fo=1, routed)           0.249     7.332    <hidden>
    SLICE_X8Y185         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.154     7.486 f  <hidden>
                         net (fo=1, routed)           0.214     7.700    <hidden>
    SLICE_X8Y187         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.220     7.920 r  <hidden>
                         net (fo=1, routed)           0.096     8.016    <hidden>
    SLICE_X8Y187         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.691     1.907    <hidden>
    SLICE_X8Y187         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.408ns  (logic 1.057ns (43.887%)  route 1.351ns (56.113%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    5.572ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.966ns (routing 1.362ns, distribution 1.604ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.693ns, distribution 0.976ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.966     5.572    <hidden>
    SLICE_X6Y173         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y173         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     5.686 r  <hidden>
                         net (fo=2, routed)           0.382     6.068    <hidden>
    SLICE_X4Y171         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.186     6.254 r  <hidden>
                         net (fo=1, routed)           0.021     6.275    <hidden>
    SLICE_X4Y171         MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.094     6.369 r  <hidden>
                         net (fo=1, routed)           0.000     6.369    <hidden>
    SLICE_X4Y171         MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.032     6.401 r  <hidden>
                         net (fo=1, routed)           0.311     6.712    <hidden>
    SLICE_X4Y178         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     6.900 r  <hidden>
                         net (fo=1, routed)           0.121     7.021    <hidden>
    SLICE_X3Y178         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.223     7.244 r  <hidden>
                         net (fo=1, routed)           0.421     7.665    <hidden>
    SLICE_X4Y191         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.220     7.885 r  <hidden>
                         net (fo=1, routed)           0.095     7.980    <hidden>
    SLICE_X4Y191         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.669     1.885    <hidden>
    SLICE_X4Y191         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.278ns  (logic 0.781ns (34.286%)  route 1.497ns (65.714%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    5.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.959ns (routing 1.362ns, distribution 1.597ns)
  Clock Net Delay (Destination): 1.680ns (routing 0.693ns, distribution 0.987ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.959     5.565    <hidden>
    SLICE_X3Y174         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y174         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     5.679 r  <hidden>
                         net (fo=2, routed)           0.410     6.089    <hidden>
    SLICE_X6Y170         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.221     6.310 r  <hidden>
                         net (fo=1, routed)           0.015     6.325    <hidden>
    SLICE_X6Y170         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.088     6.413 r  <hidden>
                         net (fo=1, routed)           0.000     6.413    <hidden>
    SLICE_X6Y170         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.031     6.444 r  <hidden>
                         net (fo=1, routed)           0.504     6.948    <hidden>
    SLICE_X8Y179         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.189     7.137 f  <hidden>
                         net (fo=1, routed)           0.501     7.638    <hidden>
    SLICE_X6Y187         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.138     7.776 r  <hidden>
                         net (fo=1, routed)           0.067     7.843    <hidden>
    SLICE_X6Y187         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.680     1.896    <hidden>
    SLICE_X6Y187         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.352ns  (logic 0.587ns (24.957%)  route 1.765ns (75.043%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -3.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.750ns (routing 1.362ns, distribution 1.388ns)
  Clock Net Delay (Destination): 1.671ns (routing 0.693ns, distribution 0.978ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.750     5.356    <hidden>
    SLICE_X26Y173        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y173        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     5.469 r  <hidden>
                         net (fo=1, routed)           1.101     6.570    <hidden>
    SLICE_X7Y182         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.056     6.626 r  <hidden>
                         net (fo=1, routed)           0.304     6.930    <hidden>
    SLICE_X5Y186         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.186     7.116 f  <hidden>
                         net (fo=1, routed)           0.312     7.428    <hidden>
    SLICE_X4Y187         LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.232     7.660 r  <hidden>
                         net (fo=1, routed)           0.048     7.708    <hidden>
    SLICE_X4Y187         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.671     1.887    <hidden>
    SLICE_X4Y187         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.143ns  (logic 0.700ns (32.662%)  route 1.443ns (67.338%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    5.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.955ns (routing 1.362ns, distribution 1.593ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.693ns, distribution 0.976ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.955     5.561    <hidden>
    SLICE_X9Y174         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y174         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     5.676 r  <hidden>
                         net (fo=3, routed)           0.459     6.135    <hidden>
    SLICE_X4Y170         LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     6.358 r  <hidden>
                         net (fo=1, routed)           0.017     6.375    <hidden>
    SLICE_X4Y170         MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.093     6.468 r  <hidden>
                         net (fo=1, routed)           0.000     6.468    <hidden>
    SLICE_X4Y170         MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.033     6.501 r  <hidden>
                         net (fo=1, routed)           0.361     6.862    <hidden>
    SLICE_X4Y178         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.154     7.016 f  <hidden>
                         net (fo=1, routed)           0.525     7.541    <hidden>
    SLICE_X4Y190         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     7.623 r  <hidden>
                         net (fo=1, routed)           0.081     7.704    <hidden>
    SLICE_X4Y190         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.669     1.885    <hidden>
    SLICE_X4Y190         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.262ns  (logic 0.671ns (29.664%)  route 1.591ns (70.336%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -3.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.748ns (routing 1.362ns, distribution 1.386ns)
  Clock Net Delay (Destination): 1.691ns (routing 0.693ns, distribution 0.998ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.748     5.354    <hidden>
    SLICE_X25Y180        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y180        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     5.468 r  <hidden>
                         net (fo=1, routed)           1.088     6.556    <hidden>
    SLICE_X8Y181         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.152     6.708 f  <hidden>
                         net (fo=1, routed)           0.180     6.888    <hidden>
    SLICE_X8Y185         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.185     7.073 f  <hidden>
                         net (fo=1, routed)           0.228     7.301    <hidden>
    SLICE_X8Y187         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.220     7.521 r  <hidden>
                         net (fo=1, routed)           0.095     7.616    <hidden>
    SLICE_X8Y187         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.691     1.907    <hidden>
    SLICE_X8Y187         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.985ns  (logic 0.728ns (36.667%)  route 1.257ns (63.333%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    5.572ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.966ns (routing 1.362ns, distribution 1.604ns)
  Clock Net Delay (Destination): 1.670ns (routing 0.693ns, distribution 0.977ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.966     5.572    <hidden>
    SLICE_X6Y174         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y174         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     5.685 r  <hidden>
                         net (fo=2, routed)           0.526     6.211    <hidden>
    SLICE_X4Y176         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.186     6.397 r  <hidden>
                         net (fo=1, routed)           0.021     6.418    <hidden>
    SLICE_X4Y176         MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.094     6.512 r  <hidden>
                         net (fo=1, routed)           0.000     6.512    <hidden>
    SLICE_X4Y176         MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.032     6.544 r  <hidden>
                         net (fo=1, routed)           0.226     6.770    <hidden>
    SLICE_X3Y178         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.137     6.907 r  <hidden>
                         net (fo=1, routed)           0.054     6.961    <hidden>
    SLICE_X3Y178         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     7.044 r  <hidden>
                         net (fo=1, routed)           0.363     7.407    <hidden>
    SLICE_X3Y192         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.083     7.490 r  <hidden>
                         net (fo=1, routed)           0.067     7.557    <hidden>
    SLICE_X3Y192         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.670     1.886    <hidden>
    SLICE_X3Y192         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.974ns  (logic 0.825ns (41.784%)  route 1.149ns (58.216%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.974ns (routing 1.362ns, distribution 1.612ns)
  Clock Net Delay (Destination): 1.671ns (routing 0.693ns, distribution 0.978ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.974     5.580    <hidden>
    SLICE_X5Y174         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     5.693 r  <hidden>
                         net (fo=2, routed)           0.395     6.088    <hidden>
    SLICE_X3Y176         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     6.313 r  <hidden>
                         net (fo=1, routed)           0.014     6.327    <hidden>
    SLICE_X3Y176         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.088     6.415 r  <hidden>
                         net (fo=1, routed)           0.000     6.415    <hidden>
    SLICE_X3Y176         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.030     6.445 r  <hidden>
                         net (fo=1, routed)           0.220     6.665    <hidden>
    SLICE_X2Y179         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.149     6.814 f  <hidden>
                         net (fo=1, routed)           0.425     7.239    <hidden>
    SLICE_X4Y187         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.220     7.459 r  <hidden>
                         net (fo=1, routed)           0.095     7.554    <hidden>
    SLICE_X4Y187         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.671     1.887    <hidden>
    SLICE_X4Y187         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.986ns  (logic 0.754ns (37.957%)  route 1.232ns (62.043%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.953ns (routing 1.362ns, distribution 1.591ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.693ns, distribution 0.976ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.953     5.559    <hidden>
    SLICE_X3Y173         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y173         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     5.673 r  <hidden>
                         net (fo=2, routed)           0.302     5.975    <hidden>
    SLICE_X5Y170         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     6.161 r  <hidden>
                         net (fo=1, routed)           0.029     6.190    <hidden>
    SLICE_X5Y170         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.098     6.288 r  <hidden>
                         net (fo=1, routed)           0.000     6.288    <hidden>
    SLICE_X5Y170         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.036     6.324 r  <hidden>
                         net (fo=1, routed)           0.391     6.715    <hidden>
    SLICE_X4Y178         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.186     6.901 f  <hidden>
                         net (fo=1, routed)           0.414     7.315    <hidden>
    SLICE_X4Y191         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.134     7.449 r  <hidden>
                         net (fo=1, routed)           0.096     7.545    <hidden>
    SLICE_X4Y191         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.669     1.885    <hidden>
    SLICE_X4Y191         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.421ns  (logic 0.272ns (64.608%)  route 0.149ns (35.392%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.609ns (routing 0.746ns, distribution 0.863ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.450ns, distribution 0.657ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.609     3.242    <hidden>
    SLICE_X3Y179         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y179         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.085     3.327 r  <hidden>
                         net (fo=1, routed)           0.053     3.380    <hidden>
    SLICE_X3Y180         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.020     3.400 r  <hidden>
                         net (fo=1, routed)           0.024     3.424    <hidden>
    SLICE_X3Y180         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.077     3.501 f  <hidden>
                         net (fo=1, routed)           0.054     3.555    <hidden>
    SLICE_X3Y182         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.090     3.645 r  <hidden>
                         net (fo=1, routed)           0.018     3.663    <hidden>
    SLICE_X3Y182         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.107     1.294    <hidden>
    SLICE_X3Y182         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.439ns  (logic 0.187ns (42.597%)  route 0.252ns (57.403%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.315ns
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.624ns (routing 0.746ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.450ns, distribution 0.678ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.624     3.257    <hidden>
    SLICE_X4Y197         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y197         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.340 r  <hidden>
                         net (fo=1, routed)           0.152     3.492    <hidden>
    SLICE_X5Y186         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     3.529 r  <hidden>
                         net (fo=1, routed)           0.073     3.602    <hidden>
    SLICE_X5Y192         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.067     3.669 r  <hidden>
                         net (fo=1, routed)           0.027     3.696    <hidden>
    SLICE_X5Y192         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.128     1.315    <hidden>
    SLICE_X5Y192         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.466ns  (logic 0.189ns (40.558%)  route 0.277ns (59.442%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.315ns
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.629ns (routing 0.746ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.450ns, distribution 0.678ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.629     3.262    <hidden>
    SLICE_X3Y188         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y188         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.346 r  <hidden>
                         net (fo=1, routed)           0.115     3.461    <hidden>
    SLICE_X5Y185         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.038     3.499 r  <hidden>
                         net (fo=1, routed)           0.133     3.632    <hidden>
    SLICE_X5Y192         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.067     3.699 r  <hidden>
                         net (fo=1, routed)           0.029     3.728    <hidden>
    SLICE_X5Y192         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.128     1.315    <hidden>
    SLICE_X5Y192         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.512ns  (logic 0.256ns (50.000%)  route 0.256ns (50.000%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.620ns (routing 0.746ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.450ns, distribution 0.668ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.620     3.253    <hidden>
    SLICE_X7Y181         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y181         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     3.337 r  <hidden>
                         net (fo=1, routed)           0.073     3.410    <hidden>
    SLICE_X7Y181         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.067     3.477 r  <hidden>
                         net (fo=1, routed)           0.081     3.558    <hidden>
    SLICE_X7Y187         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.038     3.596 f  <hidden>
                         net (fo=1, routed)           0.084     3.680    <hidden>
    SLICE_X6Y187         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.067     3.747 r  <hidden>
                         net (fo=1, routed)           0.018     3.765    <hidden>
    SLICE_X6Y187         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.118     1.305    <hidden>
    SLICE_X6Y187         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.535ns  (logic 0.246ns (45.981%)  route 0.289ns (54.019%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.313ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.620ns (routing 0.746ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.450ns, distribution 0.676ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.620     3.253    <hidden>
    SLICE_X7Y187         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y187         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     3.335 r  <hidden>
                         net (fo=1, routed)           0.025     3.360    <hidden>
    SLICE_X7Y187         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     3.397 r  <hidden>
                         net (fo=1, routed)           0.107     3.504    <hidden>
    SLICE_X8Y190         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.106     3.610 f  <hidden>
                         net (fo=1, routed)           0.138     3.748    <hidden>
    SLICE_X6Y192         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.021     3.769 r  <hidden>
                         net (fo=1, routed)           0.019     3.788    <hidden>
    SLICE_X6Y192         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.126     1.313    <hidden>
    SLICE_X6Y192         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.232ns (42.647%)  route 0.312ns (57.353%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.620ns (routing 0.746ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.450ns, distribution 0.657ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.620     3.253    <hidden>
    SLICE_X7Y180         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y180         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     3.336 r  <hidden>
                         net (fo=1, routed)           0.076     3.412    <hidden>
    SLICE_X7Y180         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     3.502 r  <hidden>
                         net (fo=1, routed)           0.027     3.529    <hidden>
    SLICE_X7Y180         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.038     3.567 f  <hidden>
                         net (fo=1, routed)           0.190     3.757    <hidden>
    SLICE_X3Y182         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.021     3.778 r  <hidden>
                         net (fo=1, routed)           0.019     3.797    <hidden>
    SLICE_X3Y182         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.107     1.294    <hidden>
    SLICE_X3Y182         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.557ns  (logic 0.232ns (41.641%)  route 0.325ns (58.359%))
  Logic Levels:           5  (LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.614ns (routing 0.746ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.450ns, distribution 0.660ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.614     3.247    <hidden>
    SLICE_X3Y173         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y173         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.331 r  <hidden>
                         net (fo=2, routed)           0.056     3.387    <hidden>
    SLICE_X3Y172         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.021     3.408 r  <hidden>
                         net (fo=1, routed)           0.009     3.417    <hidden>
    SLICE_X3Y172         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.011     3.428 r  <hidden>
                         net (fo=1, routed)           0.000     3.428    <hidden>
    SLICE_X3Y172         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.012     3.440 r  <hidden>
                         net (fo=1, routed)           0.161     3.601    <hidden>
    SLICE_X3Y183         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.068     3.669 r  <hidden>
                         net (fo=1, routed)           0.091     3.760    <hidden>
    SLICE_X3Y191         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.036     3.796 r  <hidden>
                         net (fo=1, routed)           0.008     3.804    <hidden>
    SLICE_X3Y191         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.110     1.297    <hidden>
    SLICE_X3Y191         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.239ns (41.846%)  route 0.332ns (58.154%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.608ns (routing 0.746ns, distribution 0.862ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.450ns, distribution 0.668ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.608     3.241    <hidden>
    SLICE_X7Y179         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y179         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.324 r  <hidden>
                         net (fo=2, routed)           0.051     3.375    <hidden>
    SLICE_X7Y180         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.021     3.396 r  <hidden>
                         net (fo=1, routed)           0.073     3.469    <hidden>
    SLICE_X8Y179         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.067     3.536 f  <hidden>
                         net (fo=1, routed)           0.191     3.727    <hidden>
    SLICE_X6Y187         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.068     3.795 r  <hidden>
                         net (fo=1, routed)           0.017     3.812    <hidden>
    SLICE_X6Y187         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.118     1.305    <hidden>
    SLICE_X6Y187         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.262ns (46.953%)  route 0.296ns (53.047%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.626ns (routing 0.746ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.450ns, distribution 0.672ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.626     3.259    <hidden>
    SLICE_X7Y183         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     3.343 r  <hidden>
                         net (fo=1, routed)           0.080     3.423    <hidden>
    SLICE_X7Y183         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     3.513 r  <hidden>
                         net (fo=1, routed)           0.051     3.564    <hidden>
    SLICE_X7Y185         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.067     3.631 r  <hidden>
                         net (fo=1, routed)           0.147     3.778    <hidden>
    SLICE_X6Y192         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.021     3.799 r  <hidden>
                         net (fo=1, routed)           0.018     3.817    <hidden>
    SLICE_X6Y192         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.122     1.309    <hidden>
    SLICE_X6Y192         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.257ns (44.300%)  route 0.323ns (55.700%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.302ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.609ns (routing 0.746ns, distribution 0.863ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.450ns, distribution 0.665ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.609     3.242    <hidden>
    SLICE_X7Y179         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y179         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     3.325 r  <hidden>
                         net (fo=2, routed)           0.088     3.413    <hidden>
    SLICE_X3Y179         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.022     3.435 r  <hidden>
                         net (fo=1, routed)           0.049     3.484    <hidden>
    SLICE_X3Y178         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.076     3.560 r  <hidden>
                         net (fo=1, routed)           0.024     3.584    <hidden>
    SLICE_X3Y178         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.038     3.622 r  <hidden>
                         net (fo=1, routed)           0.145     3.767    <hidden>
    SLICE_X3Y192         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.038     3.805 r  <hidden>
                         net (fo=1, routed)           0.017     3.822    <hidden>
    SLICE_X3Y192         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.115     1.302    <hidden>
    SLICE_X3Y192         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/zynq_ultra_ps_e/U0/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            top_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.229ns  (logic 0.084ns (6.835%)  route 1.145ns (93.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.161ns (routing 0.955ns, distribution 1.206ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  top_i/zynq_ultra_ps_e/U0/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           0.770     0.770    top_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X4Y207         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     0.854 r  top_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.375     1.229    top_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X4Y207         FDRE                                         r  top_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.161     2.377    top_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X4Y207         FDRE                                         r  top_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/zynq_ultra_ps_e/U0/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            top_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.474ns  (logic 0.038ns (8.017%)  route 0.436ns (91.983%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.431ns (routing 0.623ns, distribution 0.808ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  top_i/zynq_ultra_ps_e/U0/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           0.319     0.319    top_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X4Y207         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.038     0.357 r  top_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.117     0.474    top_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X4Y207         FDRE                                         r  top_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.431     1.618    top_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X4Y207         FDRE                                         r  top_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.923ns  (logic 0.194ns (6.637%)  route 2.729ns (93.363%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.390ns (routing 1.045ns, distribution 1.345ns)
  Clock Net Delay (Destination): 2.120ns (routing 0.955ns, distribution 1.165ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.390     2.657    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X4Y202         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.771 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.251     3.022    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.080     3.102 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.479     5.580    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y37          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.120     2.336    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y37          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.923ns  (logic 0.194ns (6.637%)  route 2.729ns (93.363%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.390ns (routing 1.045ns, distribution 1.345ns)
  Clock Net Delay (Destination): 2.120ns (routing 0.955ns, distribution 1.165ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.390     2.657    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X4Y202         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.771 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.251     3.022    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.080     3.102 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.479     5.580    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y37          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.120     2.336    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y37          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.906ns  (logic 0.194ns (6.675%)  route 2.712ns (93.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.390ns (routing 1.045ns, distribution 1.345ns)
  Clock Net Delay (Destination): 2.114ns (routing 0.955ns, distribution 1.159ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.390     2.657    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X4Y202         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.771 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.251     3.022    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.080     3.102 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.462     5.563    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X1Y37          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.114     2.330    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X1Y37          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.906ns  (logic 0.194ns (6.675%)  route 2.712ns (93.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.390ns (routing 1.045ns, distribution 1.345ns)
  Clock Net Delay (Destination): 2.114ns (routing 0.955ns, distribution 1.159ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.390     2.657    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X4Y202         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.771 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.251     3.022    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.080     3.102 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.462     5.563    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X1Y37          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.114     2.330    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X1Y37          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.722ns  (logic 0.194ns (7.128%)  route 2.528ns (92.872%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.390ns (routing 1.045ns, distribution 1.345ns)
  Clock Net Delay (Destination): 2.121ns (routing 0.955ns, distribution 1.166ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.390     2.657    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X4Y202         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.771 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.251     3.022    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.080     3.102 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.277     5.379    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y41          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.121     2.337    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y41          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.722ns  (logic 0.194ns (7.128%)  route 2.528ns (92.872%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.390ns (routing 1.045ns, distribution 1.345ns)
  Clock Net Delay (Destination): 2.121ns (routing 0.955ns, distribution 1.166ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.390     2.657    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X4Y202         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.771 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.251     3.022    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.080     3.102 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.277     5.379    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y41          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.121     2.337    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y41          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.115ns  (logic 0.194ns (9.174%)  route 1.921ns (90.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.390ns (routing 1.045ns, distribution 1.345ns)
  Clock Net Delay (Destination): 2.105ns (routing 0.955ns, distribution 1.150ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.390     2.657    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X4Y202         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.771 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.251     3.022    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.080     3.102 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.670     4.772    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X0Y99          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.105     2.321    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y99          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.115ns  (logic 0.194ns (9.174%)  route 1.921ns (90.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.390ns (routing 1.045ns, distribution 1.345ns)
  Clock Net Delay (Destination): 2.105ns (routing 0.955ns, distribution 1.150ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.390     2.657    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X4Y202         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.771 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.251     3.022    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.080     3.102 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.670     4.772    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X0Y99          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.105     2.321    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y99          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.857ns  (logic 0.207ns (11.145%)  route 1.650ns (88.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.390ns (routing 1.045ns, distribution 1.345ns)
  Clock Net Delay (Destination): 2.168ns (routing 0.955ns, distribution 1.213ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.390     2.657    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X4Y202         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.771 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.251     3.022    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.093     3.115 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.400     4.514    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X1Y140         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.168     2.384    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X1Y140         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.857ns  (logic 0.207ns (11.145%)  route 1.650ns (88.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.390ns (routing 1.045ns, distribution 1.345ns)
  Clock Net Delay (Destination): 2.168ns (routing 0.955ns, distribution 1.213ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.390     2.657    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X4Y202         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.771 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.251     3.022    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.093     3.115 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.400     4.514    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X1Y140         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.168     2.384    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X1Y140         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.104ns (30.098%)  route 0.242ns (69.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.318ns (routing 0.572ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.439ns (routing 0.623ns, distribution 0.816ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.318     1.469    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X4Y202         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.552 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.088     1.640    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.021     1.661 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.154     1.815    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X3Y195         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.439     1.626    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X3Y195         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.104ns (30.098%)  route 0.242ns (69.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.318ns (routing 0.572ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.439ns (routing 0.623ns, distribution 0.816ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.318     1.469    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X4Y202         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.552 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.088     1.640    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.021     1.661 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.154     1.815    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X3Y195         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.439     1.626    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X3Y195         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.104ns (29.646%)  route 0.247ns (70.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.318ns (routing 0.572ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.623ns, distribution 0.818ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.318     1.469    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X4Y202         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.552 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.088     1.640    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.021     1.661 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.159     1.820    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X4Y200         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.441     1.628    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X4Y200         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.104ns (29.646%)  route 0.247ns (70.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.318ns (routing 0.572ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.623ns, distribution 0.818ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.318     1.469    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X4Y202         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.552 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.088     1.640    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.021     1.661 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.159     1.820    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X4Y200         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.441     1.628    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X4Y200         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.104ns (28.290%)  route 0.264ns (71.710%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.318ns (routing 0.572ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.428ns (routing 0.623ns, distribution 0.805ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.318     1.469    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X4Y202         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.552 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.088     1.640    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.021     1.661 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.176     1.837    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X0Y201         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.428     1.615    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y201         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.104ns (28.290%)  route 0.264ns (71.710%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.318ns (routing 0.572ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.428ns (routing 0.623ns, distribution 0.805ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.318     1.469    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X4Y202         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.552 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.088     1.640    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.021     1.661 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.176     1.837    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X0Y201         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.428     1.615    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y201         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.104ns (27.706%)  route 0.271ns (72.294%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.318ns (routing 0.572ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.431ns (routing 0.623ns, distribution 0.808ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.318     1.469    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X4Y202         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.552 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.088     1.640    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.021     1.661 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.184     1.844    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y195         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.431     1.618    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y195         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.104ns (27.706%)  route 0.271ns (72.294%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.318ns (routing 0.572ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.431ns (routing 0.623ns, distribution 0.808ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.318     1.469    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X4Y202         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.552 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.088     1.640    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.021     1.661 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.184     1.844    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y195         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.431     1.618    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y195         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.109ns (28.628%)  route 0.272ns (71.372%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.318ns (routing 0.572ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.442ns (routing 0.623ns, distribution 0.819ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.318     1.469    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X4Y202         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.552 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.111     1.663    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.026     1.689 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.161     1.850    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X10Y197        FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.442     1.629    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y197        FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.109ns (28.628%)  route 0.272ns (71.372%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.318ns (routing 0.572ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.442ns (routing 0.623ns, distribution 0.819ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.318     1.469    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X4Y202         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.552 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.111     1.663    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.026     1.689 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.161     1.850    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X10Y197        FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.442     1.629    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y197        FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  hier_dpu_clk_DPU_CLK
  To Clock:  clk_pl_1

Max Delay           579 Endpoints
Min Delay           631 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.797ns  (logic 0.251ns (8.974%)  route 2.546ns (91.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.972ns (routing 1.362ns, distribution 1.610ns)
  Clock Net Delay (Destination): 2.120ns (routing 0.955ns, distribution 1.165ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.972     5.578    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X5Y198         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.694 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.067     5.761    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135     5.896 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.479     8.374    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y37          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.120     2.336    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y37          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.797ns  (logic 0.251ns (8.974%)  route 2.546ns (91.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.972ns (routing 1.362ns, distribution 1.610ns)
  Clock Net Delay (Destination): 2.120ns (routing 0.955ns, distribution 1.165ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.972     5.578    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X5Y198         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.694 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.067     5.761    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135     5.896 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.479     8.374    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y37          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.120     2.336    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y37          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.780ns  (logic 0.251ns (9.029%)  route 2.529ns (90.971%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.972ns (routing 1.362ns, distribution 1.610ns)
  Clock Net Delay (Destination): 2.114ns (routing 0.955ns, distribution 1.159ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.972     5.578    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X5Y198         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.694 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.067     5.761    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135     5.896 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.462     8.357    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X1Y37          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.114     2.330    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X1Y37          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.780ns  (logic 0.251ns (9.029%)  route 2.529ns (90.971%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.972ns (routing 1.362ns, distribution 1.610ns)
  Clock Net Delay (Destination): 2.114ns (routing 0.955ns, distribution 1.159ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.972     5.578    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X5Y198         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.694 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.067     5.761    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135     5.896 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.462     8.357    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X1Y37          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.114     2.330    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X1Y37          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.595ns  (logic 0.251ns (9.672%)  route 2.344ns (90.328%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.972ns (routing 1.362ns, distribution 1.610ns)
  Clock Net Delay (Destination): 2.121ns (routing 0.955ns, distribution 1.166ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.972     5.578    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X5Y198         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.694 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.067     5.761    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135     5.896 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.277     8.173    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y41          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.121     2.337    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y41          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.595ns  (logic 0.251ns (9.672%)  route 2.344ns (90.328%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.972ns (routing 1.362ns, distribution 1.610ns)
  Clock Net Delay (Destination): 2.121ns (routing 0.955ns, distribution 1.166ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.972     5.578    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X5Y198         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.694 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.067     5.761    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135     5.896 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.277     8.173    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y41          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.121     2.337    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y41          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.988ns  (logic 0.251ns (12.624%)  route 1.737ns (87.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.972ns (routing 1.362ns, distribution 1.610ns)
  Clock Net Delay (Destination): 2.105ns (routing 0.955ns, distribution 1.150ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.972     5.578    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X5Y198         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.694 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.067     5.761    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135     5.896 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.670     7.566    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X0Y99          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.105     2.321    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y99          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.988ns  (logic 0.251ns (12.624%)  route 1.737ns (87.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.972ns (routing 1.362ns, distribution 1.610ns)
  Clock Net Delay (Destination): 2.105ns (routing 0.955ns, distribution 1.150ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.972     5.578    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X5Y198         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.694 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.067     5.761    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135     5.896 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.670     7.566    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X0Y99          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.105     2.321    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X0Y99          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.719ns  (logic 0.252ns (14.659%)  route 1.467ns (85.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.972ns (routing 1.362ns, distribution 1.610ns)
  Clock Net Delay (Destination): 2.168ns (routing 0.955ns, distribution 1.213ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.972     5.578    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X5Y198         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.694 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.067     5.761    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     5.897 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.400     7.297    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X1Y140         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.168     2.384    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X1Y140         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.719ns  (logic 0.252ns (14.659%)  route 1.467ns (85.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.972ns (routing 1.362ns, distribution 1.610ns)
  Clock Net Delay (Destination): 2.168ns (routing 0.955ns, distribution 1.213ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.972     5.578    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X5Y198         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.694 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.067     5.761    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     5.897 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.400     7.297    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X1Y140         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.168     2.384    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X1Y140         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.144ns  (logic 0.086ns (59.722%)  route 0.058ns (40.278%))
  Logic Levels:           0  
  Clock Path Skew:        -1.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.569ns (routing 0.746ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.623ns, distribution 0.781ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.569     3.202    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y98          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     3.288 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.058     3.346    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X3Y99          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.404     1.591    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y99          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.146ns  (logic 0.084ns (57.534%)  route 0.062ns (42.466%))
  Logic Levels:           0  
  Clock Path Skew:        -1.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    3.218ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.585ns (routing 0.746ns, distribution 0.839ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.623ns, distribution 0.772ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.585     3.218    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y37          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     3.302 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.062     3.364    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X3Y37          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.395     1.582    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y37          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.159ns  (logic 0.086ns (54.088%)  route 0.073ns (45.912%))
  Logic Levels:           0  
  Clock Path Skew:        -1.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.574ns (routing 0.746ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.623ns, distribution 0.773ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.574     3.207    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X1Y119         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     3.293 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.073     3.366    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X1Y119         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.396     1.583    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X1Y119         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.150ns  (logic 0.082ns (54.667%)  route 0.068ns (45.333%))
  Logic Levels:           0  
  Clock Path Skew:        -1.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    3.216ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.583ns (routing 0.746ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.623ns, distribution 0.780ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.583     3.216    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X1Y42          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     3.298 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.068     3.366    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X0Y42          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.403     1.590    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X0Y42          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.084ns (50.602%)  route 0.082ns (49.398%))
  Logic Levels:           0  
  Clock Path Skew:        -1.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.569ns (routing 0.746ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.400ns (routing 0.623ns, distribution 0.777ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.569     3.202    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y98          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.286 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.082     3.368    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X3Y99          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.400     1.587    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y99          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.086ns (50.997%)  route 0.083ns (49.003%))
  Logic Levels:           0  
  Clock Path Skew:        -1.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.572ns (routing 0.746ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.623ns, distribution 0.781ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.572     3.205    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X4Y99          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     3.291 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.083     3.373    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X2Y99          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.404     1.591    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X2Y99          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.174ns  (logic 0.083ns (47.701%)  route 0.091ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        -1.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.572ns (routing 0.746ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.623ns, distribution 0.781ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.572     3.205    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X2Y100         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     3.288 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.091     3.379    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X2Y99          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.404     1.591    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y99          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.173ns  (logic 0.083ns (47.977%)  route 0.090ns (52.023%))
  Logic Levels:           0  
  Clock Path Skew:        -1.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.574ns (routing 0.746ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.623ns, distribution 0.780ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.574     3.207    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X1Y119         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.290 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.090     3.380    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X1Y118         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.403     1.590    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X1Y118         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.170ns  (logic 0.083ns (48.824%)  route 0.087ns (51.176%))
  Logic Levels:           0  
  Clock Path Skew:        -1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.579ns (routing 0.746ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.623ns, distribution 0.769ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.579     3.212    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X5Y36          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.295 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.087     3.382    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X5Y36          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.392     1.579    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y36          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.154ns  (logic 0.083ns (53.896%)  route 0.071ns (46.104%))
  Logic Levels:           0  
  Clock Path Skew:        -1.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.602ns (routing 0.746ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.623ns, distribution 0.813ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.602     3.235    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X1Y138         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y138         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     3.318 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.071     3.389    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X1Y139         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.436     1.623    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X1Y139         FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  hier_dpu_clk_DPU_CLK

Max Delay           210 Endpoints
Min Delay           210 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.641ns  (logic 0.836ns (31.658%)  route 1.805ns (68.342%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT6=2)
  Clock Path Skew:        3.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.908ns (routing 0.760ns, distribution 1.148ns)
  Clock Net Delay (Destination): 2.643ns (routing 1.251ns, distribution 1.392ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.908     2.175    <hidden>
    SLICE_X5Y190         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y190         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.290 r  <hidden>
                         net (fo=7, routed)           0.817     3.106    <hidden>
    SLICE_X7Y171         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.151     3.257 r  <hidden>
                         net (fo=1, routed)           0.032     3.289    <hidden>
    SLICE_X7Y171         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[3])
                                                      0.195     3.484 r  <hidden>
                         net (fo=1, routed)           0.729     4.213    <hidden>
    SLICE_X13Y145        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.223     4.436 r  <hidden>
                         net (fo=1, routed)           0.160     4.596    <hidden>
    SLICE_X14Y147        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152     4.748 r  <hidden>
                         net (fo=1, routed)           0.067     4.815    <hidden>
    SLICE_X14Y147        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.643     5.469    <hidden>
    SLICE_X14Y147        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.526ns  (logic 0.705ns (27.914%)  route 1.821ns (72.086%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        3.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.481ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.908ns (routing 0.760ns, distribution 1.148ns)
  Clock Net Delay (Destination): 2.655ns (routing 1.251ns, distribution 1.404ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.908     2.175    <hidden>
    SLICE_X5Y190         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y190         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.290 r  <hidden>
                         net (fo=7, routed)           0.660     2.950    <hidden>
    SLICE_X5Y169         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.138     3.088 r  <hidden>
                         net (fo=1, routed)           0.158     3.246    <hidden>
    SLICE_X7Y169         LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.186     3.432 r  <hidden>
                         net (fo=2, routed)           0.806     4.238    <hidden>
    SLICE_X13Y145        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.186     4.424 r  <hidden>
                         net (fo=1, routed)           0.100     4.524    <hidden>
    SLICE_X13Y145        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.080     4.604 r  <hidden>
                         net (fo=1, routed)           0.096     4.700    <hidden>
    SLICE_X13Y145        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.655     5.481    <hidden>
    SLICE_X13Y145        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.785ns  (logic 0.807ns (45.201%)  route 0.978ns (54.799%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT4=1)
  Clock Path Skew:        3.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.518ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.891ns (routing 0.760ns, distribution 1.131ns)
  Clock Net Delay (Destination): 2.692ns (routing 1.251ns, distribution 1.441ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.891     2.158    <hidden>
    SLICE_X5Y191         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y191         FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.272 r  <hidden>
                         net (fo=5, routed)           0.598     2.870    <hidden>
    SLICE_X8Y184         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     3.096 r  <hidden>
                         net (fo=1, routed)           0.017     3.113    <hidden>
    SLICE_X8Y184         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[4])
                                                      0.316     3.429 r  <hidden>
                         net (fo=1, routed)           0.267     3.696    <hidden>
    SLICE_X8Y181         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.151     3.847 r  <hidden>
                         net (fo=1, routed)           0.096     3.943    <hidden>
    SLICE_X8Y181         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.692     5.518    <hidden>
    SLICE_X8Y181         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.759ns  (logic 0.298ns (16.937%)  route 1.461ns (83.063%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.483ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.813ns (routing 0.760ns, distribution 1.053ns)
  Clock Net Delay (Destination): 2.657ns (routing 1.251ns, distribution 1.406ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.813     2.080    <hidden>
    SLICE_X7Y169         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y169         FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     2.192 r  <hidden>
                         net (fo=7, routed)           1.366     3.558    <hidden>
    SLICE_X12Y134        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     3.744 r  <hidden>
                         net (fo=1, routed)           0.095     3.839    <hidden>
    SLICE_X12Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.657     5.483    <hidden>
    SLICE_X12Y134        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.745ns  (logic 0.339ns (19.422%)  route 1.406ns (80.578%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.483ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.799ns (routing 0.760ns, distribution 1.039ns)
  Clock Net Delay (Destination): 2.657ns (routing 1.251ns, distribution 1.406ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.799     2.066    <hidden>
    SLICE_X0Y173         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y173         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     2.180 r  <hidden>
                         net (fo=6, routed)           1.325     3.505    <hidden>
    SLICE_X12Y134        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.225     3.730 r  <hidden>
                         net (fo=1, routed)           0.081     3.811    <hidden>
    SLICE_X12Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.657     5.483    <hidden>
    SLICE_X12Y134        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.697ns  (logic 0.297ns (17.497%)  route 1.400ns (82.503%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.483ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.813ns (routing 0.760ns, distribution 1.053ns)
  Clock Net Delay (Destination): 2.657ns (routing 1.251ns, distribution 1.406ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.813     2.080    <hidden>
    SLICE_X7Y169         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y169         FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     2.192 r  <hidden>
                         net (fo=7, routed)           1.304     3.496    <hidden>
    SLICE_X12Y134        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.185     3.681 r  <hidden>
                         net (fo=1, routed)           0.096     3.777    <hidden>
    SLICE_X12Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.657     5.483    <hidden>
    SLICE_X12Y134        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.688ns  (logic 0.341ns (20.198%)  route 1.347ns (79.802%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.483ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.813ns (routing 0.760ns, distribution 1.053ns)
  Clock Net Delay (Destination): 2.657ns (routing 1.251ns, distribution 1.406ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.813     2.080    <hidden>
    SLICE_X7Y169         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y169         FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.198 r  <hidden>
                         net (fo=8, routed)           1.320     3.518    <hidden>
    SLICE_X12Y134        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.223     3.741 r  <hidden>
                         net (fo=1, routed)           0.027     3.768    <hidden>
    SLICE_X12Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.657     5.483    <hidden>
    SLICE_X12Y134        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.621ns  (logic 0.250ns (15.420%)  route 1.371ns (84.580%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.483ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.813ns (routing 0.760ns, distribution 1.053ns)
  Clock Net Delay (Destination): 2.657ns (routing 1.251ns, distribution 1.406ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.813     2.080    <hidden>
    SLICE_X7Y169         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y169         FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     2.192 r  <hidden>
                         net (fo=7, routed)           1.291     3.483    <hidden>
    SLICE_X12Y134        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.138     3.621 r  <hidden>
                         net (fo=1, routed)           0.080     3.701    <hidden>
    SLICE_X12Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.657     5.483    <hidden>
    SLICE_X12Y134        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.633ns  (logic 0.251ns (15.366%)  route 1.382ns (84.634%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.483ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.799ns (routing 0.760ns, distribution 1.039ns)
  Clock Net Delay (Destination): 2.657ns (routing 1.251ns, distribution 1.406ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.799     2.066    <hidden>
    SLICE_X0Y173         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y173         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     2.180 r  <hidden>
                         net (fo=6, routed)           1.302     3.482    <hidden>
    SLICE_X12Y134        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.137     3.619 r  <hidden>
                         net (fo=1, routed)           0.080     3.699    <hidden>
    SLICE_X12Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.657     5.483    <hidden>
    SLICE_X12Y134        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.534ns  (logic 0.675ns (43.998%)  route 0.859ns (56.002%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT4=1)
  Clock Path Skew:        3.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.891ns (routing 0.760ns, distribution 1.131ns)
  Clock Net Delay (Destination): 2.681ns (routing 1.251ns, distribution 1.430ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         1.891     2.158    <hidden>
    SLICE_X5Y191         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y191         FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.272 r  <hidden>
                         net (fo=5, routed)           0.568     2.840    <hidden>
    SLICE_X6Y184         LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.188     3.028 r  <hidden>
                         net (fo=1, routed)           0.014     3.042    <hidden>
    SLICE_X6Y184         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[4])
                                                      0.313     3.355 r  <hidden>
                         net (fo=1, routed)           0.197     3.552    <hidden>
    SLICE_X7Y183         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.060     3.612 r  <hidden>
                         net (fo=1, routed)           0.080     3.692    <hidden>
    SLICE_X7Y183         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.681     5.507    <hidden>
    SLICE_X7Y183         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.159ns  (logic 0.115ns (72.493%)  route 0.044ns (27.507%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.301ns
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      0.985ns (routing 0.412ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.812ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         0.985     1.136    <hidden>
    SLICE_X3Y178         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y178         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     1.220 r  <hidden>
                         net (fo=5, routed)           0.028     1.247    <hidden>
    SLICE_X3Y177         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.020     1.267 r  <hidden>
                         net (fo=1, routed)           0.008     1.275    <hidden>
    SLICE_X3Y177         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.011     1.286 r  <hidden>
                         net (fo=1, routed)           0.008     1.294    <hidden>
    SLICE_X3Y177         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.755     3.301    <hidden>
    SLICE_X3Y177         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.176ns  (logic 0.120ns (68.185%)  route 0.056ns (31.815%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.303ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      0.978ns (routing 0.412ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.812ns, distribution 0.945ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         0.978     1.129    <hidden>
    SLICE_X2Y179         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y179         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     1.212 r  <hidden>
                         net (fo=2, routed)           0.027     1.239    <hidden>
    SLICE_X2Y179         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037     1.276 r  <hidden>
                         net (fo=1, routed)           0.029     1.305    <hidden>
    SLICE_X2Y179         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.757     3.303    <hidden>
    SLICE_X2Y179         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.186ns  (logic 0.117ns (63.027%)  route 0.069ns (36.973%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.291ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      0.975ns (routing 0.412ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.745ns (routing 0.812ns, distribution 0.933ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         0.975     1.126    <hidden>
    SLICE_X0Y170         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y170         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     1.211 r  <hidden>
                         net (fo=5, routed)           0.053     1.263    <hidden>
    SLICE_X0Y171         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.021     1.284 r  <hidden>
                         net (fo=1, routed)           0.008     1.292    <hidden>
    SLICE_X0Y171         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.011     1.303 r  <hidden>
                         net (fo=1, routed)           0.008     1.311    <hidden>
    SLICE_X0Y171         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.745     3.291    <hidden>
    SLICE_X0Y171         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.118ns (63.015%)  route 0.069ns (36.985%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.301ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      0.976ns (routing 0.412ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.812ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         0.976     1.127    <hidden>
    SLICE_X3Y175         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y175         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     1.213 r  <hidden>
                         net (fo=5, routed)           0.050     1.263    <hidden>
    SLICE_X2Y175         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.021     1.284 r  <hidden>
                         net (fo=1, routed)           0.011     1.295    <hidden>
    SLICE_X2Y175         MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.011     1.306 r  <hidden>
                         net (fo=1, routed)           0.008     1.314    <hidden>
    SLICE_X2Y175         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.755     3.301    <hidden>
    SLICE_X2Y175         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.118ns (62.059%)  route 0.072ns (37.941%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.291ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      0.975ns (routing 0.412ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.745ns (routing 0.812ns, distribution 0.933ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         0.975     1.126    <hidden>
    SLICE_X0Y170         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y170         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     1.211 r  <hidden>
                         net (fo=5, routed)           0.056     1.267    <hidden>
    SLICE_X0Y171         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.022     1.289 r  <hidden>
                         net (fo=1, routed)           0.008     1.297    <hidden>
    SLICE_X0Y171         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.011     1.308 r  <hidden>
                         net (fo=1, routed)           0.008     1.316    <hidden>
    SLICE_X0Y171         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.745     3.291    <hidden>
    SLICE_X0Y171         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.117ns (59.810%)  route 0.079ns (40.190%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.300ns
    Source Clock Delay      (SCD):    1.122ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      0.971ns (routing 0.412ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.754ns (routing 0.812ns, distribution 0.942ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         0.971     1.122    <hidden>
    SLICE_X0Y172         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y172         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.085     1.207 r  <hidden>
                         net (fo=5, routed)           0.060     1.267    <hidden>
    SLICE_X1Y172         LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.021     1.288 r  <hidden>
                         net (fo=1, routed)           0.011     1.299    <hidden>
    SLICE_X1Y172         MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.011     1.310 r  <hidden>
                         net (fo=1, routed)           0.008     1.318    <hidden>
    SLICE_X1Y172         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.754     3.300    <hidden>
    SLICE_X1Y172         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.116ns (61.010%)  route 0.074ns (38.990%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.304ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      0.977ns (routing 0.412ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.812ns, distribution 0.946ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         0.977     1.128    <hidden>
    SLICE_X3Y169         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y169         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.212 r  <hidden>
                         net (fo=5, routed)           0.057     1.269    <hidden>
    SLICE_X3Y168         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.021     1.290 r  <hidden>
                         net (fo=1, routed)           0.009     1.299    <hidden>
    SLICE_X3Y168         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.011     1.310 r  <hidden>
                         net (fo=1, routed)           0.008     1.318    <hidden>
    SLICE_X3Y168         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.758     3.304    <hidden>
    SLICE_X3Y168         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.189ns  (logic 0.132ns (69.979%)  route 0.057ns (30.021%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.296ns
    Source Clock Delay      (SCD):    1.132ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      0.981ns (routing 0.412ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.812ns, distribution 0.938ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         0.981     1.132    <hidden>
    SLICE_X7Y176         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y176         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     1.215 r  <hidden>
                         net (fo=5, routed)           0.031     1.246    <hidden>
    SLICE_X7Y176         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     1.283 r  <hidden>
                         net (fo=1, routed)           0.018     1.301    <hidden>
    SLICE_X7Y176         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.012     1.313 r  <hidden>
                         net (fo=1, routed)           0.008     1.321    <hidden>
    SLICE_X7Y176         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.750     3.296    <hidden>
    SLICE_X7Y176         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.195ns  (logic 0.116ns (59.598%)  route 0.079ns (40.402%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.303ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      0.976ns (routing 0.412ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.812ns, distribution 0.945ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         0.976     1.127    <hidden>
    SLICE_X1Y175         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y175         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.210 r  <hidden>
                         net (fo=5, routed)           0.053     1.262    <hidden>
    SLICE_X1Y176         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.021     1.283 r  <hidden>
                         net (fo=1, routed)           0.018     1.301    <hidden>
    SLICE_X1Y176         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.012     1.313 r  <hidden>
                         net (fo=1, routed)           0.008     1.321    <hidden>
    SLICE_X1Y176         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.757     3.303    <hidden>
    SLICE_X1Y176         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.191ns  (logic 0.116ns (60.647%)  route 0.075ns (39.353%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.301ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      0.980ns (routing 0.412ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.812ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y74        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=971, routed)         0.980     1.131    <hidden>
    SLICE_X4Y169         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y169         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     1.214 r  <hidden>
                         net (fo=5, routed)           0.053     1.267    <hidden>
    SLICE_X2Y169         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.021     1.288 r  <hidden>
                         net (fo=1, routed)           0.014     1.302    <hidden>
    SLICE_X2Y169         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.012     1.314 r  <hidden>
                         net (fo=1, routed)           0.008     1.322    <hidden>
    SLICE_X2Y169         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.755     3.301    <hidden>
    SLICE_X2Y169         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_1
  To Clock:  hier_dpu_clk_DPU_CLK

Max Delay           336 Endpoints
Min Delay           396 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.056ns  (logic 0.194ns (6.347%)  route 2.862ns (93.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.390ns (routing 1.045ns, distribution 1.345ns)
  Clock Net Delay (Destination): 2.624ns (routing 1.251ns, distribution 1.373ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.390     2.657    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X4Y202         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.771 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.251     3.022    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.080     3.102 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.612     5.713    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y38          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.624     5.450    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y38          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.056ns  (logic 0.194ns (6.347%)  route 2.862ns (93.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.390ns (routing 1.045ns, distribution 1.345ns)
  Clock Net Delay (Destination): 2.624ns (routing 1.251ns, distribution 1.373ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.390     2.657    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X4Y202         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.771 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.251     3.022    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.080     3.102 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.612     5.713    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y38          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.624     5.450    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y38          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.038ns  (logic 0.194ns (6.385%)  route 2.844ns (93.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.390ns (routing 1.045ns, distribution 1.345ns)
  Clock Net Delay (Destination): 2.620ns (routing 1.251ns, distribution 1.369ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.390     2.657    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X4Y202         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.771 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.251     3.022    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.080     3.102 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.594     5.695    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X3Y38          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.620     5.446    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X3Y38          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.038ns  (logic 0.194ns (6.385%)  route 2.844ns (93.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.390ns (routing 1.045ns, distribution 1.345ns)
  Clock Net Delay (Destination): 2.620ns (routing 1.251ns, distribution 1.369ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.390     2.657    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X4Y202         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.771 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.251     3.022    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.080     3.102 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.594     5.695    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X3Y38          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.620     5.446    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X3Y38          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.610ns  (logic 0.194ns (7.434%)  route 2.416ns (92.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.390ns (routing 1.045ns, distribution 1.345ns)
  Clock Net Delay (Destination): 2.638ns (routing 1.251ns, distribution 1.387ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.390     2.657    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X4Y202         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.771 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.251     3.022    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.080     3.102 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.165     5.267    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X3Y41          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.638     5.464    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X3Y41          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.610ns  (logic 0.194ns (7.434%)  route 2.416ns (92.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.390ns (routing 1.045ns, distribution 1.345ns)
  Clock Net Delay (Destination): 2.638ns (routing 1.251ns, distribution 1.387ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.390     2.657    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X4Y202         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.771 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.251     3.022    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.080     3.102 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.165     5.267    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X3Y41          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.638     5.464    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X3Y41          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.897ns  (logic 0.194ns (10.227%)  route 1.703ns (89.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.390ns (routing 1.045ns, distribution 1.345ns)
  Clock Net Delay (Destination): 2.617ns (routing 1.251ns, distribution 1.366ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.390     2.657    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X4Y202         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.771 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.251     3.022    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.080     3.102 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.452     4.554    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y100         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.617     5.443    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y100         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.897ns  (logic 0.194ns (10.227%)  route 1.703ns (89.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.390ns (routing 1.045ns, distribution 1.345ns)
  Clock Net Delay (Destination): 2.617ns (routing 1.251ns, distribution 1.366ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.390     2.657    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X4Y202         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.771 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.251     3.022    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.080     3.102 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.452     4.554    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y100         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.617     5.443    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y100         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.881ns  (logic 0.207ns (11.002%)  route 1.674ns (88.998%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.494ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.390ns (routing 1.045ns, distribution 1.345ns)
  Clock Net Delay (Destination): 2.668ns (routing 1.251ns, distribution 1.417ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.390     2.657    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X4Y202         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.771 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.251     3.022    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.093     3.115 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.424     4.538    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y142         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.668     5.494    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y142         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.881ns  (logic 0.207ns (11.002%)  route 1.674ns (88.998%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.494ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      2.390ns (routing 1.045ns, distribution 1.345ns)
  Clock Net Delay (Destination): 2.668ns (routing 1.251ns, distribution 1.417ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        2.390     2.657    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X4Y202         FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y202         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.771 r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.251     3.022    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.093     3.115 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.424     4.538    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y142         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.668     5.494    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y142         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.144ns  (logic 0.086ns (59.722%)  route 0.058ns (40.278%))
  Logic Levels:           0  
  Clock Path Skew:        1.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.279ns (routing 0.572ns, distribution 0.707ns)
  Clock Net Delay (Destination): 1.722ns (routing 0.812ns, distribution 0.910ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.279     1.430    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X5Y35          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     1.516 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.058     1.574    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X6Y35          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.722     3.268    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X6Y35          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.084ns (54.194%)  route 0.071ns (45.806%))
  Logic Levels:           0  
  Clock Path Skew:        1.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.273ns (routing 0.572ns, distribution 0.701ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.812ns, distribution 0.901ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.273     1.424    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y96          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.508 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.071     1.579    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X4Y96          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.713     3.259    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y96          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.148ns  (logic 0.086ns (58.108%)  route 0.062ns (41.892%))
  Logic Levels:           0  
  Clock Path Skew:        1.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.285ns (routing 0.572ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.722ns (routing 0.812ns, distribution 0.910ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.285     1.436    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X1Y42          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     1.522 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.062     1.584    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X1Y41          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.722     3.268    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y41          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.174ns  (logic 0.084ns (48.276%)  route 0.090ns (51.724%))
  Logic Levels:           0  
  Clock Path Skew:        1.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.256ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.261ns (routing 0.572ns, distribution 0.689ns)
  Clock Net Delay (Destination): 1.710ns (routing 0.812ns, distribution 0.898ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.261     1.412    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X0Y90          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.496 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.090     1.586    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X0Y89          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.710     3.256    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X0Y89          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.171ns  (logic 0.084ns (49.123%)  route 0.087ns (50.877%))
  Logic Levels:           0  
  Clock Path Skew:        1.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.249ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.266ns (routing 0.572ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.703ns (routing 0.812ns, distribution 0.891ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.266     1.417    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X0Y86          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     1.501 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.087     1.588    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X0Y86          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.703     3.249    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X0Y86          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.086ns (51.807%)  route 0.080ns (48.193%))
  Logic Levels:           0  
  Clock Path Skew:        1.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.248ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.273ns (routing 0.572ns, distribution 0.701ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.812ns, distribution 0.890ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.273     1.424    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y96          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     1.510 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.080     1.590    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X3Y95          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.702     3.248    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y95          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.086ns (55.387%)  route 0.069ns (44.613%))
  Logic Levels:           0  
  Clock Path Skew:        1.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.267ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.287ns (routing 0.572ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.812ns, distribution 0.909ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.287     1.438    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X1Y38          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     1.524 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.069     1.593    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X1Y39          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.721     3.267    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X1Y39          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.084ns (46.409%)  route 0.097ns (53.591%))
  Logic Levels:           0  
  Clock Path Skew:        1.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.248ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.264ns (routing 0.572ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.812ns, distribution 0.890ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.264     1.415    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X0Y88          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.499 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.097     1.596    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X0Y88          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.702     3.248    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X0Y88          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.083ns (49.701%)  route 0.084ns (50.299%))
  Logic Levels:           0  
  Clock Path Skew:        1.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.264ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.279ns (routing 0.572ns, distribution 0.707ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.812ns, distribution 0.906ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.279     1.430    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X5Y35          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     1.513 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.084     1.597    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X6Y35          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.718     3.264    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X6Y35          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1.852ns period=3.704ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.173ns  (logic 0.084ns (48.555%)  route 0.089ns (51.445%))
  Logic Levels:           0  
  Clock Path Skew:        1.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.257ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Source):      1.273ns (routing 0.572ns, distribution 0.701ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.812ns, distribution 0.899ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=2202, routed)        1.273     1.424    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y96          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     1.508 r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.089     1.597    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X4Y96          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.711     3.257    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y96          FDRE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  hier_dpu_clk_DPU_CLK
  To Clock:  hier_dpu_clk_DPU_CLK

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.930ns  (logic 0.251ns (8.567%)  route 2.679ns (91.433%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.972ns (routing 1.362ns, distribution 1.610ns)
  Clock Net Delay (Destination): 2.624ns (routing 1.251ns, distribution 1.373ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.972     5.578    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X5Y198         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.694 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.067     5.761    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135     5.896 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.612     8.508    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y38          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.624     5.450    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y38          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.930ns  (logic 0.251ns (8.567%)  route 2.679ns (91.433%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.972ns (routing 1.362ns, distribution 1.610ns)
  Clock Net Delay (Destination): 2.624ns (routing 1.251ns, distribution 1.373ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.972     5.578    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X5Y198         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.694 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.067     5.761    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135     5.896 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.612     8.508    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y38          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.624     5.450    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y38          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.912ns  (logic 0.251ns (8.620%)  route 2.661ns (91.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.972ns (routing 1.362ns, distribution 1.610ns)
  Clock Net Delay (Destination): 2.620ns (routing 1.251ns, distribution 1.369ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.972     5.578    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X5Y198         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.694 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.067     5.761    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135     5.896 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.594     8.490    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X3Y38          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.620     5.446    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X3Y38          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.912ns  (logic 0.251ns (8.620%)  route 2.661ns (91.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.972ns (routing 1.362ns, distribution 1.610ns)
  Clock Net Delay (Destination): 2.620ns (routing 1.251ns, distribution 1.369ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.972     5.578    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X5Y198         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.694 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.067     5.761    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135     5.896 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.594     8.490    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X3Y38          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.620     5.446    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X3Y38          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.483ns  (logic 0.251ns (10.108%)  route 2.232ns (89.892%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.972ns (routing 1.362ns, distribution 1.610ns)
  Clock Net Delay (Destination): 2.638ns (routing 1.251ns, distribution 1.387ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.972     5.578    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X5Y198         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.694 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.067     5.761    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135     5.896 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.165     8.061    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X3Y41          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.638     5.464    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X3Y41          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.483ns  (logic 0.251ns (10.108%)  route 2.232ns (89.892%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.972ns (routing 1.362ns, distribution 1.610ns)
  Clock Net Delay (Destination): 2.638ns (routing 1.251ns, distribution 1.387ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.972     5.578    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X5Y198         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.694 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.067     5.761    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135     5.896 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.165     8.061    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X3Y41          FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.638     5.464    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X3Y41          FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.771ns  (logic 0.251ns (14.176%)  route 1.520ns (85.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.972ns (routing 1.362ns, distribution 1.610ns)
  Clock Net Delay (Destination): 2.617ns (routing 1.251ns, distribution 1.366ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.972     5.578    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X5Y198         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.694 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.067     5.761    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135     5.896 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.452     7.348    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y100         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.617     5.443    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y100         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.771ns  (logic 0.251ns (14.176%)  route 1.520ns (85.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.972ns (routing 1.362ns, distribution 1.610ns)
  Clock Net Delay (Destination): 2.617ns (routing 1.251ns, distribution 1.366ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.972     5.578    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X5Y198         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.694 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.067     5.761    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135     5.896 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.452     7.348    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y100         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.617     5.443    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y100         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP0_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.743ns  (logic 0.252ns (14.457%)  route 1.491ns (85.543%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.494ns
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.972ns (routing 1.362ns, distribution 1.610ns)
  Clock Net Delay (Destination): 2.668ns (routing 1.251ns, distribution 1.417ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.972     5.578    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X5Y198         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.694 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.067     5.761    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     5.897 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.424     7.321    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y142         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.668     5.494    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y142         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.743ns  (logic 0.252ns (14.457%)  route 1.491ns (85.543%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.494ns
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.972ns (routing 1.362ns, distribution 1.610ns)
  Clock Net Delay (Destination): 2.668ns (routing 1.251ns, distribution 1.417ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.838     1.838    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     1.985 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.379     2.364    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242     2.606 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.972     5.578    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X5Y198         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     5.694 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.067     5.761    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     5.897 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.424     7.321    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y142         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.668     5.494    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y142         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.123ns (37.824%)  route 0.202ns (62.176%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.309ns
    Source Clock Delay      (SCD):    3.264ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.631ns (routing 0.746ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.812ns, distribution 0.951ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.631     3.264    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X5Y198         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.347 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.029     3.376    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.040     3.416 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.173     3.589    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X9Y196         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.763     3.309    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X9Y196         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.123ns (37.824%)  route 0.202ns (62.176%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.309ns
    Source Clock Delay      (SCD):    3.264ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.631ns (routing 0.746ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.812ns, distribution 0.951ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.631     3.264    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X5Y198         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.347 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.029     3.376    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.040     3.416 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.173     3.589    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X9Y196         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.763     3.309    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X9Y196         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.187ns (53.904%)  route 0.160ns (46.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.305ns
    Source Clock Delay      (SCD):    3.264ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.631ns (routing 0.746ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.812ns, distribution 0.947ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.631     3.264    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X5Y198         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.347 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.065     3.412    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.104     3.516 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.095     3.610    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y198         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.759     3.305    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y198         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.187ns (53.904%)  route 0.160ns (46.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.305ns
    Source Clock Delay      (SCD):    3.264ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.631ns (routing 0.746ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.812ns, distribution 0.947ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.631     3.264    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X5Y198         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.347 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.065     3.412    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.104     3.516 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.095     3.610    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y198         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.759     3.305    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y198         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.123ns (32.049%)  route 0.261ns (67.951%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.309ns
    Source Clock Delay      (SCD):    3.264ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.631ns (routing 0.746ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.812ns, distribution 0.951ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.631     3.264    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X5Y198         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.347 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.029     3.376    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.040     3.416 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.232     3.647    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X10Y184        FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.763     3.309    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X10Y184        FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.123ns (32.049%)  route 0.261ns (67.951%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.309ns
    Source Clock Delay      (SCD):    3.264ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.631ns (routing 0.746ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.812ns, distribution 0.951ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.631     3.264    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X5Y198         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.347 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.029     3.376    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.040     3.416 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.232     3.647    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X10Y184        FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.763     3.309    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X10Y184        FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_HP1_FPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.187ns (48.095%)  route 0.202ns (51.905%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.303ns
    Source Clock Delay      (SCD):    3.264ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.631ns (routing 0.746ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.812ns, distribution 0.945ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.631     3.264    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X5Y198         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.347 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.065     3.412    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.104     3.516 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.137     3.652    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y195         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.757     3.303    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y195         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.187ns (48.095%)  route 0.202ns (51.905%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.303ns
    Source Clock Delay      (SCD):    3.264ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.631ns (routing 0.746ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.812ns, distribution 0.945ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.631     3.264    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X5Y198         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.347 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.065     3.412    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.104     3.516 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.137     3.652    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y195         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.757     3.303    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y195         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.187ns (47.685%)  route 0.205ns (52.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.303ns
    Source Clock Delay      (SCD):    3.264ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.631ns (routing 0.746ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.812ns, distribution 0.945ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.631     3.264    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X5Y198         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.347 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.065     3.412    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.104     3.516 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.140     3.656    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y201         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.757     3.303    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y201         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Destination:            top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.187ns (47.685%)  route 0.205ns (52.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.303ns
    Source Clock Delay      (SCD):    3.264ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.631ns (routing 0.746ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.812ns, distribution 0.945ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         0.992     0.992    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.328     1.320 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.193     1.513    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     1.633 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.631     3.264    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/slowest_sync_clk
    SLICE_X5Y198         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.347 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.065     3.412    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/s_axi_aresetn
    SLICE_X5Y198         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.104     3.516 f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.140     3.656    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y201         FDPE                                         f  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.757     3.303    top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y201         FDPE                                         r  top_i/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  hier_dpu_clk_DPU_CLK

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/LOCKED
                            (internal pin)
  Destination:            top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.247ns  (logic 0.056ns (4.491%)  route 1.191ns (95.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Destination): 2.668ns (routing 1.251ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLL_X0Y7             PLLE4_ADV                    0.000     0.000 f  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/LOCKED
                         net (fo=1, routed)           1.096     1.096    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/dcm_locked
    SLICE_X7Y203         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.056     1.152 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.095     1.247    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/lpf_int0__0
    SLICE_X7Y203         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.669     1.669    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     2.284 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.333     2.617    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     2.826 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       2.668     5.494    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/slowest_sync_clk
    SLICE_X7Y203         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/LOCKED
                            (internal pin)
  Destination:            top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by hier_dpu_clk_DPU_CLK  {rise@0.000ns fall@1.818ns period=3.637ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.540ns  (logic 0.021ns (3.889%)  route 0.519ns (96.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.093ns
  Clock Net Delay (Destination): 1.756ns (routing 0.812ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLL_X0Y7             PLLE4_ADV                    0.000     0.000 f  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/LOCKED
                         net (fo=1, routed)           0.492     0.492    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/dcm_locked
    SLICE_X7Y203         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.021     0.513 r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.027     0.540    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/lpf_int0__0
    SLICE_X7Y203         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hier_dpu_clk_DPU_CLK rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y74        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=971, routed)         1.082     1.082    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.109     1.191 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/plle4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.219     1.410    top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp_top_dpu_clk_wiz_0
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136     1.546 r  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/BUFGCE_DIV_CLK2_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=37549, routed)       1.756     3.302    top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/slowest_sync_clk
    SLICE_X7Y203         FDRE                                         r  top_i/hier_dpu/hier_dpu_clk/rst_gen_clk/U0/EXT_LPF/lpf_int_reg/C





