<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="ftg256"><twDevName>xc6slx25</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3223 - Timing constraint PATH &quot;TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path&quot; TIG; ignored during timing analysis.</twWarn><twInfo anchorID="3">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="4">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="5">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="6">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PATHBLOCK" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TIG_microblaze_0_Reset_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X19Y33.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twUnconstPath anchorID="9" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.612</twTotDel><twSrc BELType="FF">microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i</twSrc><twDest BELType="FF">microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twDel>3.350</twDel><twSUTime>0.227</twSUTime><twTotPathDel>3.577</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i</twSrc><twDest BELType='FF'>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/microblaze_0_debug_Dbg_Update</twSrcClk><twPathDel><twSite>SLICE_X34Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>microblaze_proc/microblaze_0_debug_Debug_Rst</twComp><twBEL>microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y33.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.903</twDelInfo><twComp>microblaze_proc/microblaze_0_debug_Debug_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y33.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/int_op_1</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1</twBEL><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twBEL></twPathDel><twLogDel>0.674</twLogDel><twRouteDel>2.903</twRouteDel><twTotDel>3.577</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_TIG_microblaze_0_Reset_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X19Y33.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twUnconstPath anchorID="11" twDataPathType="twDataPathMinDelay" ><twTotDel>2.196</twTotDel><twSrc BELType="FF">microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i</twSrc><twDest BELType="FF">microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twDel>2.041</twDel><twSUTime>-0.155</twSUTime><twTotPathDel>2.196</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i</twSrc><twDest BELType='FF'>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/microblaze_0_debug_Dbg_Update</twSrcClk><twPathDel><twSite>SLICE_X34Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>microblaze_proc/microblaze_0_debug_Debug_Rst</twComp><twBEL>microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y33.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.807</twDelInfo><twComp>microblaze_proc/microblaze_0_debug_Debug_Rst</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y33.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/int_op_1</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1</twBEL><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twBEL></twPathDel><twLogDel>0.389</twLogDel><twRouteDel>1.807</twRouteDel><twTotDel>2.196</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="12" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TIG_microblaze_0_Interrupt_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="13" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi_ddr_reset_resync_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X25Y63.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twUnconstPath anchorID="15" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.464</twTotDel><twSrc BELType="PAD">in_clk</twSrc><twDest BELType="FF">microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twTotPathDel>3.464</twTotPathDel><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>in_clk</twSrc><twDest BELType='FF'>microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>N8.PAD</twSrcSite><twPathDel><twSite>N8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>in_clk</twComp><twBEL>in_clk</twBEL><twBEL>clock_module/clkin1_buf</twBEL><twBEL>ProtoComp311.IMUX.6</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.945</twDelInfo><twComp>clock_module/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>clock_module/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.841</twDelInfo><twComp>clock_module/pll_base_inst/PLL_ADV</twComp><twBEL>clock_module/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y14.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>clock_module/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y14.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clock_module/clkout1_buf</twComp><twBEL>clock_module/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>out_clk1</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT2</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twComp><twBEL>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>microblaze_proc/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twComp><twBEL>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y63.CLK</twSite><twDelType>net</twDelType><twFanCnt>2405</twFanCnt><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>microblaze_proc/clock_generator_0_CLKOUT2</twComp></twPathDel><twLogDel>-2.312</twLogDel><twRouteDel>5.776</twRouteDel><twTotDel>3.464</twTotDel></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X25Y63.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twUnconstPath anchorID="17" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.464</twTotDel><twSrc BELType="PAD">in_clk</twSrc><twDest BELType="FF">microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twTotPathDel>3.464</twTotPathDel><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>in_clk</twSrc><twDest BELType='FF'>microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>N8.PAD</twSrcSite><twPathDel><twSite>N8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>in_clk</twComp><twBEL>in_clk</twBEL><twBEL>clock_module/clkin1_buf</twBEL><twBEL>ProtoComp311.IMUX.6</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.945</twDelInfo><twComp>clock_module/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>clock_module/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.841</twDelInfo><twComp>clock_module/pll_base_inst/PLL_ADV</twComp><twBEL>clock_module/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y14.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>clock_module/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y14.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clock_module/clkout1_buf</twComp><twBEL>clock_module/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>out_clk1</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT2</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twComp><twBEL>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>microblaze_proc/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twComp><twBEL>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y63.CLK</twSite><twDelType>net</twDelType><twFanCnt>2405</twFanCnt><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>microblaze_proc/clock_generator_0_CLKOUT2</twComp></twPathDel><twLogDel>-2.312</twLogDel><twRouteDel>5.776</twRouteDel><twTotDel>3.464</twTotDel></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X25Y63.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="18"><twUnconstPath anchorID="19" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.464</twTotDel><twSrc BELType="PAD">in_clk</twSrc><twDest BELType="FF">microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twTotPathDel>3.464</twTotPathDel><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>in_clk</twSrc><twDest BELType='FF'>microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>N8.PAD</twSrcSite><twPathDel><twSite>N8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>in_clk</twComp><twBEL>in_clk</twBEL><twBEL>clock_module/clkin1_buf</twBEL><twBEL>ProtoComp311.IMUX.6</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.945</twDelInfo><twComp>clock_module/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>clock_module/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.841</twDelInfo><twComp>clock_module/pll_base_inst/PLL_ADV</twComp><twBEL>clock_module/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y14.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>clock_module/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y14.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clock_module/clkout1_buf</twComp><twBEL>clock_module/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>out_clk1</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT2</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twComp><twBEL>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>microblaze_proc/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twComp><twBEL>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y63.CLK</twSite><twDelType>net</twDelType><twFanCnt>2405</twFanCnt><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>microblaze_proc/clock_generator_0_CLKOUT2</twComp></twPathDel><twLogDel>-2.312</twLogDel><twRouteDel>5.776</twRouteDel><twTotDel>3.464</twTotDel></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="20" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi4lite_0_reset_resync_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X41Y50.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="21"><twUnconstPath anchorID="22" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.469</twTotDel><twSrc BELType="PAD">in_clk</twSrc><twDest BELType="FF">microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twTotPathDel>3.469</twTotPathDel><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>in_clk</twSrc><twDest BELType='FF'>microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>N8.PAD</twSrcSite><twPathDel><twSite>N8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>in_clk</twComp><twBEL>in_clk</twBEL><twBEL>clock_module/clkin1_buf</twBEL><twBEL>ProtoComp311.IMUX.6</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.945</twDelInfo><twComp>clock_module/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>clock_module/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.841</twDelInfo><twComp>clock_module/pll_base_inst/PLL_ADV</twComp><twBEL>clock_module/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y14.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>clock_module/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y14.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clock_module/clkout1_buf</twComp><twBEL>clock_module/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>out_clk1</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT2</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twComp><twBEL>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>microblaze_proc/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twComp><twBEL>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y50.CLK</twSite><twDelType>net</twDelType><twFanCnt>2405</twFanCnt><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>microblaze_proc/clock_generator_0_CLKOUT2</twComp></twPathDel><twLogDel>-2.312</twLogDel><twRouteDel>5.781</twRouteDel><twTotDel>3.469</twTotDel></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X41Y50.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="23"><twUnconstPath anchorID="24" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.469</twTotDel><twSrc BELType="PAD">in_clk</twSrc><twDest BELType="FF">microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twTotPathDel>3.469</twTotPathDel><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>in_clk</twSrc><twDest BELType='FF'>microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>N8.PAD</twSrcSite><twPathDel><twSite>N8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>in_clk</twComp><twBEL>in_clk</twBEL><twBEL>clock_module/clkin1_buf</twBEL><twBEL>ProtoComp311.IMUX.6</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.945</twDelInfo><twComp>clock_module/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>clock_module/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.841</twDelInfo><twComp>clock_module/pll_base_inst/PLL_ADV</twComp><twBEL>clock_module/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y14.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>clock_module/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y14.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clock_module/clkout1_buf</twComp><twBEL>clock_module/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>out_clk1</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT2</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twComp><twBEL>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>microblaze_proc/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twComp><twBEL>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y50.CLK</twSite><twDelType>net</twDelType><twFanCnt>2405</twFanCnt><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>microblaze_proc/clock_generator_0_CLKOUT2</twComp></twPathDel><twLogDel>-2.312</twLogDel><twRouteDel>5.781</twRouteDel><twTotDel>3.469</twTotDel></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X41Y50.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twUnconstPath anchorID="26" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.469</twTotDel><twSrc BELType="PAD">in_clk</twSrc><twDest BELType="FF">microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twTotPathDel>3.469</twTotPathDel><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>in_clk</twSrc><twDest BELType='FF'>microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>N8.PAD</twSrcSite><twPathDel><twSite>N8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>in_clk</twComp><twBEL>in_clk</twBEL><twBEL>clock_module/clkin1_buf</twBEL><twBEL>ProtoComp311.IMUX.6</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.945</twDelInfo><twComp>clock_module/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>clock_module/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.841</twDelInfo><twComp>clock_module/pll_base_inst/PLL_ADV</twComp><twBEL>clock_module/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y14.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>clock_module/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y14.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clock_module/clkout1_buf</twComp><twBEL>clock_module/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>out_clk1</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT2</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twComp><twBEL>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>microblaze_proc/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twComp><twBEL>microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y50.CLK</twSite><twDelType>net</twDelType><twFanCnt>2405</twFanCnt><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>microblaze_proc/clock_generator_0_CLKOUT2</twComp></twPathDel><twLogDel>-2.312</twLogDel><twRouteDel>5.781</twRouteDel><twTotDel>3.469</twTotDel></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="27" twConstType="PATHBLOCK" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_sync_axi_intc_0_path&quot; TIG;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (SLICE_X42Y42.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="28"><twUnconstPath anchorID="29" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.341</twTotDel><twSrc BELType="FF">microblaze_proc/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i</twSrc><twDest BELType="FF">microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twDest><twDel>3.006</twDel><twSUTime>0.211</twSUTime><twTotPathDel>3.217</twTotPathDel><twClkSkew dest = "1.633" src = "3.450">1.817</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.243" fPhaseErr="0.179" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.307</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_proc/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i</twSrc><twDest BELType='FF'>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X38Y39.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>microblaze_proc/axi4lite_0_M_ARESETN&lt;9&gt;</twComp><twBEL>microblaze_proc/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y36.C1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.243</twDelInfo><twComp>microblaze_proc/axi4lite_0_M_ARESETN&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6</twComp><twBEL>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y42.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.211</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twComp><twBEL>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twBEL></twPathDel><twLogDel>0.971</twLogDel><twRouteDel>2.246</twRouteDel><twTotDel>3.217</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/debug_module_Interrupt</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="30"><twUnconstPath anchorID="31" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.236</twTotDel><twSrc BELType="FF">microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6</twSrc><twDest BELType="FF">microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twDest><twDel>1.872</twDel><twSUTime>0.211</twSUTime><twTotPathDel>2.083</twTotPathDel><twClkSkew dest = "1.633" src = "3.479">1.846</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.243" fPhaseErr="0.179" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.307</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6</twSrc><twDest BELType='FF'>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X43Y36.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6</twComp><twBEL>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6</twComp><twBEL>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y42.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.211</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twComp><twBEL>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twBEL></twPathDel><twLogDel>0.915</twLogDel><twRouteDel>1.168</twRouteDel><twTotDel>2.083</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/debug_module_Interrupt</twDestClk><twPctLog>43.9</twPctLog><twPctRoute>56.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (SLICE_X42Y42.CLK), 4 paths
</twPathRptBanner><twPathRpt anchorID="32"><twUnconstPath anchorID="33" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.239</twTotDel><twSrc BELType="FF">microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I</twSrc><twDest BELType="FF">microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twDest><twTotPathDel>2.239</twTotPathDel><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I</twSrc><twDest BELType='FF'>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X43Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I</twComp><twBEL>microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y48.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>microblaze_proc/debug_module/debug_module/MDM_Core_I1/Use_UART.tx_Buffer_Empty_Pre</twComp><twBEL>microblaze_proc/debug_module/debug_module/MDM_Core_I1/Interrupt1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y42.CLK</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.711</twDelInfo><twComp>microblaze_proc/debug_module_Interrupt</twComp></twPathDel><twLogDel>0.595</twLogDel><twRouteDel>1.644</twRouteDel><twTotDel>2.239</twTotDel><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="34"><twUnconstPath anchorID="35" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.177</twTotDel><twSrc BELType="FF">microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I</twSrc><twDest BELType="FF">microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twDest><twTotPathDel>2.177</twTotPathDel><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I</twSrc><twDest BELType='FF'>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X40Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I</twComp><twBEL>microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y48.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>microblaze_proc/debug_module/debug_module/MDM_Core_I1/Use_UART.tx_Buffer_Empty_Pre</twComp><twBEL>microblaze_proc/debug_module/debug_module/MDM_Core_I1/Interrupt1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y42.CLK</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.711</twDelInfo><twComp>microblaze_proc/debug_module_Interrupt</twComp></twPathDel><twLogDel>0.612</twLogDel><twRouteDel>1.565</twRouteDel><twTotDel>2.177</twTotDel><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="36"><twUnconstPath anchorID="37" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.949</twTotDel><twSrc BELType="FF">microblaze_proc/debug_module/debug_module/MDM_Core_I1/Use_UART.TX_Buffer_Empty_FDRE</twSrc><twDest BELType="FF">microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twDest><twTotPathDel>1.949</twTotPathDel><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_proc/debug_module/debug_module/MDM_Core_I1/Use_UART.TX_Buffer_Empty_FDRE</twSrc><twDest BELType='FF'>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X42Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>microblaze_proc/debug_module/debug_module/MDM_Core_I1/Use_UART.tx_Buffer_Empty_Pre</twComp><twBEL>microblaze_proc/debug_module/debug_module/MDM_Core_I1/Use_UART.TX_Buffer_Empty_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y48.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>microblaze_proc/debug_module/debug_module/MDM_Core_I1/Use_UART.tx_Buffer_Empty_Pre</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>microblaze_proc/debug_module/debug_module/MDM_Core_I1/Use_UART.tx_Buffer_Empty_Pre</twComp><twBEL>microblaze_proc/debug_module/debug_module/MDM_Core_I1/Interrupt1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y42.CLK</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.711</twDelInfo><twComp>microblaze_proc/debug_module_Interrupt</twComp></twPathDel><twLogDel>0.651</twLogDel><twRouteDel>1.298</twRouteDel><twTotDel>1.949</twTotDel><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_sync_axi_intc_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (SLICE_X42Y42.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="38"><twUnconstPath anchorID="39" twDataPathType="twDataPathMinDelay" ><twTotDel>1.718</twTotDel><twSrc BELType="FF">microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6</twSrc><twDest BELType="FF">microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twDest><twDel>1.017</twDel><twSUTime>-0.085</twSUTime><twTotPathDel>1.102</twTotPathDel><twClkSkew dest = "1.372" src = "1.988">0.616</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6</twSrc><twDest BELType='FF'>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X43Y36.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6</twComp><twBEL>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y36.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.051</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6</twComp><twBEL>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y42.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twComp><twBEL>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twBEL></twPathDel><twLogDel>0.486</twLogDel><twRouteDel>0.616</twRouteDel><twTotDel>1.102</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/debug_module_Interrupt</twDestClk><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="40"><twUnconstPath anchorID="41" twDataPathType="twDataPathMinDelay" ><twTotDel>2.437</twTotDel><twSrc BELType="FF">microblaze_proc/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i</twSrc><twDest BELType="FF">microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twDest><twDel>1.765</twDel><twSUTime>-0.085</twSUTime><twTotPathDel>1.850</twTotPathDel><twClkSkew dest = "1.372" src = "1.959">0.587</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>microblaze_proc/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i</twSrc><twDest BELType='FF'>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X38Y39.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>microblaze_proc/axi4lite_0_M_ARESETN&lt;9&gt;</twComp><twBEL>microblaze_proc/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y36.C1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>microblaze_proc/axi4lite_0_M_ARESETN&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y36.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6</twComp><twBEL>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y42.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twComp><twBEL>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twBEL></twPathDel><twLogDel>0.522</twLogDel><twRouteDel>1.328</twRouteDel><twTotDel>1.850</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/debug_module_Interrupt</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="42" twConstType="PATHBLOCK" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_intr_sync_p1_axi_intc_0_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6 (SLICE_X45Y41.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twUnconstPath anchorID="44" twDataPathType="twDataPathMaxDelay" ><twTotDel>0.311</twTotDel><twSrc BELType="FF">microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twSrc><twDest BELType="FF">microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6</twDest><twDel>0.562</twDel><twSUTime>0.070</twSUTime><twTotPathDel>0.632</twTotPathDel><twClkSkew dest = "2.000" src = "1.372">-0.628</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.243" fPhaseErr="0.179" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.307</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twSrc><twDest BELType='FF'>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/debug_module_Interrupt</twSrcClk><twPathDel><twSite>SLICE_X42Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twComp><twBEL>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y41.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y41.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6</twComp><twBEL>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>0.314</twRouteDel><twTotDel>0.632</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>50.3</twPctLog><twPctRoute>49.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_intr_sync_p1_axi_intc_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6 (SLICE_X45Y41.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twUnconstPath anchorID="46" twDataPathType="twDataPathMinDelay" ><twTotDel>-0.853</twTotDel><twSrc BELType="FF">microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twSrc><twDest BELType="FF">microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6</twDest><twDel>0.957</twDel><twSUTime>-0.048</twSUTime><twTotPathDel>1.005</twTotPathDel><twClkSkew dest = "3.491" src = "1.633">-1.858</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twSrc><twDest BELType='FF'>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/debug_module_Interrupt</twSrcClk><twPathDel><twSite>SLICE_X42Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twComp><twBEL>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y41.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y41.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6</twComp><twBEL>microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6</twBEL></twPathDel><twLogDel>0.469</twLogDel><twRouteDel>0.536</twRouteDel><twTotDel>1.005</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>46.7</twPctLog><twPctRoute>53.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="47" twConstType="PATHBLOCK" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_MB_AXI_FP_axi_intc_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="48" twConstType="PATHBLOCK" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_AXI_MB_FP_axi_intc_0_path&quot; TIG;</twConstName><twItemCnt>965513</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>35308</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="599" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_fpu_i (SLICE_X15Y41.CE), 599 paths
</twPathRptBanner><twPathRpt anchorID="49"><twUnconstPath anchorID="50" twDataPathType="twDataPathMaxDelay" ><twTotDel>17.433</twTotDel><twSrc BELType="FF">microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay</twSrc><twDest BELType="FF">microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_fpu_i</twDest><twDel>17.112</twDel><twSUTime>0.295</twSUTime><twTotPathDel>17.407</twTotPathDel><twClkSkew dest = "0.554" src = "0.453">-0.101</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.243" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.127</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay</twSrc><twDest BELType='FF'>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_fpu_i</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X32Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X32Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.of_pc&lt;0&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y53.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.691</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_Take_Interrupt_hold</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Load_BTR11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.576</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Load_BTR1</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg&lt;22&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr_no_load_store_PWR_13_o_AND_662_o11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y57.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr_no_load_store_PWR_13_o_AND_662_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg&lt;22&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FSL_Stall1_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y40.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.358</twDelInfo><twComp>microblaze_proc/microblaze_0/N484</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y40.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl&lt;1&gt;</twBEL><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y41.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y51.D2</twSite><twDelType>net</twDelType><twFanCnt>269</twFanCnt><twDelInfo twEdge="twRising">5.048</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry&lt;10&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.264</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry&lt;10&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_fpu_i</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_fpu_i</twBEL></twPathDel><twLogDel>2.113</twLogDel><twRouteDel>15.294</twRouteDel><twTotDel>17.407</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="51"><twUnconstPath anchorID="52" twDataPathType="twDataPathMaxDelay" ><twTotDel>17.175</twTotDel><twSrc BELType="FF">microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i</twSrc><twDest BELType="FF">microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_fpu_i</twDest><twDel>16.847</twDel><twSUTime>0.295</twSUTime><twTotPathDel>17.142</twTotPathDel><twClkSkew dest = "0.554" src = "0.460">-0.094</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.243" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.127</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i</twSrc><twDest BELType='FF'>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_fpu_i</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X37Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X37Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y53.C6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.443</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_Take_Interrupt_hold</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Load_BTR11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.576</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Load_BTR1</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg&lt;22&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr_no_load_store_PWR_13_o_AND_662_o11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y57.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr_no_load_store_PWR_13_o_AND_662_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg&lt;22&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FSL_Stall1_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y40.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">3.358</twDelInfo><twComp>microblaze_proc/microblaze_0/N484</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y40.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl&lt;1&gt;</twBEL><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y41.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y51.D2</twSite><twDelType>net</twDelType><twFanCnt>269</twFanCnt><twDelInfo twEdge="twRising">5.048</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry&lt;10&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.264</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry&lt;10&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_fpu_i</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_fpu_i</twBEL></twPathDel><twLogDel>2.096</twLogDel><twRouteDel>15.046</twRouteDel><twTotDel>17.142</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="53"><twUnconstPath anchorID="54" twDataPathType="twDataPathMaxDelay" ><twTotDel>17.019</twTotDel><twSrc BELType="FF">microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr_3</twSrc><twDest BELType="FF">microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_fpu_i</twDest><twDel>16.653</twDel><twSUTime>0.295</twSUTime><twTotPathDel>16.948</twTotPathDel><twClkSkew dest = "0.375" src = "0.319">-0.056</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.243" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.127</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr_3</twSrc><twDest BELType='FF'>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_fpu_i</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X18Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X18Y37.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr&lt;3&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y38.A1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.155</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Sel_SPR_EDR</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/icache_idle_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y48.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.icache_idle</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl&lt;1&gt;11</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl&lt;1&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y40.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.096</twDelInfo><twComp>microblaze_proc/microblaze_0/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y40.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl&lt;1&gt;</twBEL><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y41.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y51.D2</twSite><twDelType>net</twDelType><twFanCnt>269</twFanCnt><twDelInfo twEdge="twRising">5.048</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry&lt;10&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.264</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry&lt;10&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_fpu_i</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_fpu_i</twBEL></twPathDel><twLogDel>2.001</twLogDel><twRouteDel>14.947</twRouteDel><twTotDel>16.948</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="320" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22 (RAMB16_X2Y36.WEB2), 320 paths
</twPathRptBanner><twPathRpt anchorID="55"><twUnconstPath anchorID="56" twDataPathType="twDataPathMaxDelay" ><twTotDel>17.065</twTotDel><twSrc BELType="FF">microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31</twSrc><twDest BELType="RAM">microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22</twDest><twDel>16.562</twDel><twSUTime>0.300</twSUTime><twTotPathDel>16.862</twTotPathDel><twClkSkew dest = "0.423" src = "0.499">0.076</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.243" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.127</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31</twSrc><twDest BELType='RAM'>microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X11Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X11Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2&lt;31&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y38.B3</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">2.495</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_Sel_SPR_SHR_I</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/Mxor_ex_unaligned_Addr_2LSb&lt;1&gt;_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y52.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.215</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_addr_low_bits&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Illegal_Opcode</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Mmux_mem_exception_kind_cmb41</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y52.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Mmux_mem_exception_kind_cmb41</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Illegal_Opcode</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_exception_without_valid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y38.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.899</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_exception_without_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Sel_SPR_SHR</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_databus_write_i11</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y38.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_databus_write_i1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_byte_selects&lt;0&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_databus_write_i2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y40.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>microblaze_proc/microblaze_0_dlmb_LMB_WriteStrobe</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_4.of_read_mem_write_op2_conflict_part1</twComp><twBEL>microblaze_proc/microblaze_0_d_bram_ctrl/microblaze_0_d_bram_ctrl/lmb_we&lt;2&gt;&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y36.WEB2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">6.376</twDelInfo><twComp>microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_WEN&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y36.CLKB</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22</twComp><twBEL>microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22</twBEL></twPathDel><twLogDel>2.022</twLogDel><twRouteDel>14.840</twRouteDel><twTotDel>16.862</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="57"><twUnconstPath anchorID="58" twDataPathType="twDataPathMaxDelay" ><twTotDel>16.764</twTotDel><twSrc BELType="FF">microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twSrc><twDest BELType="RAM">microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22</twDest><twDel>16.252</twDel><twSUTime>0.300</twSUTime><twTotPathDel>16.552</twTotPathDel><twClkSkew dest = "0.423" src = "0.508">0.085</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.243" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.127</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twSrc><twDest BELType='RAM'>microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X8Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X8Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1&lt;31&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">2.373</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_predecode&lt;2&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/Mxor_ex_unaligned_Addr_2LSb&lt;0&gt;_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y52.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.066</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_addr_low_bits&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Illegal_Opcode</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Mmux_mem_exception_kind_cmb41</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y52.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Mmux_mem_exception_kind_cmb41</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Illegal_Opcode</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_exception_without_valid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y38.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.899</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_exception_without_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Sel_SPR_SHR</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_databus_write_i11</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y38.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_databus_write_i1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_byte_selects&lt;0&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_databus_write_i2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y40.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>microblaze_proc/microblaze_0_dlmb_LMB_WriteStrobe</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_4.of_read_mem_write_op2_conflict_part1</twComp><twBEL>microblaze_proc/microblaze_0_d_bram_ctrl/microblaze_0_d_bram_ctrl/lmb_we&lt;2&gt;&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y36.WEB2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">6.376</twDelInfo><twComp>microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_WEN&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y36.CLKB</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22</twComp><twBEL>microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22</twBEL></twPathDel><twLogDel>1.983</twLogDel><twRouteDel>14.569</twRouteDel><twTotDel>16.552</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="59"><twUnconstPath anchorID="60" twDataPathType="twDataPathMaxDelay" ><twTotDel>16.616</twTotDel><twSrc BELType="FF">microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31</twSrc><twDest BELType="RAM">microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22</twDest><twDel>16.113</twDel><twSUTime>0.300</twSUTime><twTotPathDel>16.413</twTotPathDel><twClkSkew dest = "0.423" src = "0.499">0.076</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.243" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.127</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31</twSrc><twDest BELType='RAM'>microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X11Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X11Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2&lt;31&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.A3</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">2.251</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_predecode&lt;2&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/Mxor_ex_unaligned_Addr_2LSb&lt;0&gt;_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y52.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.066</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_addr_low_bits&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Illegal_Opcode</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Mmux_mem_exception_kind_cmb41</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y52.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Mmux_mem_exception_kind_cmb41</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Illegal_Opcode</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_exception_without_valid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y38.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.899</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_exception_without_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Sel_SPR_SHR</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_databus_write_i11</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y38.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_databus_write_i1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_byte_selects&lt;0&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_databus_write_i2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y40.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>microblaze_proc/microblaze_0_dlmb_LMB_WriteStrobe</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_4.of_read_mem_write_op2_conflict_part1</twComp><twBEL>microblaze_proc/microblaze_0_d_bram_ctrl/microblaze_0_d_bram_ctrl/lmb_we&lt;2&gt;&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y36.WEB2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">6.376</twDelInfo><twComp>microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_WEN&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y36.CLKB</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22</twComp><twBEL>microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22</twBEL></twPathDel><twLogDel>1.966</twLogDel><twRouteDel>14.447</twRouteDel><twTotDel>16.413</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="320" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22 (RAMB16_X2Y36.WEB3), 320 paths
</twPathRptBanner><twPathRpt anchorID="61"><twUnconstPath anchorID="62" twDataPathType="twDataPathMaxDelay" ><twTotDel>17.065</twTotDel><twSrc BELType="FF">microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31</twSrc><twDest BELType="RAM">microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22</twDest><twDel>16.562</twDel><twSUTime>0.300</twSUTime><twTotPathDel>16.862</twTotPathDel><twClkSkew dest = "0.423" src = "0.499">0.076</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.243" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.127</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31</twSrc><twDest BELType='RAM'>microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X11Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X11Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2&lt;31&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y38.B3</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">2.495</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_Sel_SPR_SHR_I</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/Mxor_ex_unaligned_Addr_2LSb&lt;1&gt;_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y52.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.215</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_addr_low_bits&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Illegal_Opcode</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Mmux_mem_exception_kind_cmb41</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y52.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Mmux_mem_exception_kind_cmb41</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Illegal_Opcode</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_exception_without_valid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y38.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.899</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_exception_without_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Sel_SPR_SHR</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_databus_write_i11</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y38.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_databus_write_i1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_byte_selects&lt;0&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_databus_write_i2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y40.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>microblaze_proc/microblaze_0_dlmb_LMB_WriteStrobe</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_4.of_read_mem_write_op2_conflict_part1</twComp><twBEL>microblaze_proc/microblaze_0_d_bram_ctrl/microblaze_0_d_bram_ctrl/lmb_we&lt;2&gt;&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y36.WEB3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">6.376</twDelInfo><twComp>microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_WEN&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y36.CLKB</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22</twComp><twBEL>microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22</twBEL></twPathDel><twLogDel>2.022</twLogDel><twRouteDel>14.840</twRouteDel><twTotDel>16.862</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="63"><twUnconstPath anchorID="64" twDataPathType="twDataPathMaxDelay" ><twTotDel>16.764</twTotDel><twSrc BELType="FF">microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twSrc><twDest BELType="RAM">microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22</twDest><twDel>16.252</twDel><twSUTime>0.300</twSUTime><twTotPathDel>16.552</twTotPathDel><twClkSkew dest = "0.423" src = "0.508">0.085</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.243" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.127</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twSrc><twDest BELType='RAM'>microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X8Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X8Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1&lt;31&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">2.373</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_predecode&lt;2&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/Mxor_ex_unaligned_Addr_2LSb&lt;0&gt;_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y52.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.066</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_addr_low_bits&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Illegal_Opcode</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Mmux_mem_exception_kind_cmb41</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y52.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Mmux_mem_exception_kind_cmb41</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Illegal_Opcode</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_exception_without_valid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y38.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.899</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_exception_without_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Sel_SPR_SHR</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_databus_write_i11</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y38.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_databus_write_i1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_byte_selects&lt;0&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_databus_write_i2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y40.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>microblaze_proc/microblaze_0_dlmb_LMB_WriteStrobe</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_4.of_read_mem_write_op2_conflict_part1</twComp><twBEL>microblaze_proc/microblaze_0_d_bram_ctrl/microblaze_0_d_bram_ctrl/lmb_we&lt;2&gt;&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y36.WEB3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">6.376</twDelInfo><twComp>microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_WEN&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y36.CLKB</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22</twComp><twBEL>microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22</twBEL></twPathDel><twLogDel>1.983</twLogDel><twRouteDel>14.569</twRouteDel><twTotDel>16.552</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="65"><twUnconstPath anchorID="66" twDataPathType="twDataPathMaxDelay" ><twTotDel>16.616</twTotDel><twSrc BELType="FF">microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31</twSrc><twDest BELType="RAM">microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22</twDest><twDel>16.113</twDel><twSUTime>0.300</twSUTime><twTotPathDel>16.413</twTotPathDel><twClkSkew dest = "0.423" src = "0.499">0.076</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.243" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.127</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31</twSrc><twDest BELType='RAM'>microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X11Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X11Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2&lt;31&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.A3</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising">2.251</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_predecode&lt;2&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/Mxor_ex_unaligned_Addr_2LSb&lt;0&gt;_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y52.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.066</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_addr_low_bits&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Illegal_Opcode</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Mmux_mem_exception_kind_cmb41</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y52.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Mmux_mem_exception_kind_cmb41</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Illegal_Opcode</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_exception_without_valid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y38.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.899</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_exception_without_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Sel_SPR_SHR</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_databus_write_i11</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y38.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_databus_write_i1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_byte_selects&lt;0&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_databus_write_i2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y40.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>microblaze_proc/microblaze_0_dlmb_LMB_WriteStrobe</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_4.of_read_mem_write_op2_conflict_part1</twComp><twBEL>microblaze_proc/microblaze_0_d_bram_ctrl/microblaze_0_d_bram_ctrl/lmb_we&lt;2&gt;&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y36.WEB3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">6.376</twDelInfo><twComp>microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_WEN&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y36.CLKB</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22</twComp><twBEL>microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22</twBEL></twPathDel><twLogDel>1.966</twLogDel><twRouteDel>14.447</twRouteDel><twTotDel>16.413</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_AXI_MB_FP_axi_intc_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_10 (SLICE_X10Y56.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twUnconstPath anchorID="68" twDataPathType="twDataPathMinDelay" ><twTotDel>0.410</twTotDel><twSrc BELType="FF">microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_9</twSrc><twDest BELType="FF">microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_10</twDest><twDel>0.215</twDel><twSUTime>-0.197</twSUTime><twTotPathDel>0.412</twTotPathDel><twClkSkew dest = "0.032" src = "0.030">-0.002</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_9</twSrc><twDest BELType='FF'>microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X11Y56.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>microblaze_proc/axi_ddr_S_ARADDR&lt;9&gt;</twComp><twBEL>microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y56.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.017</twDelInfo><twComp>microblaze_proc/axi_ddr_S_ARADDR&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y56.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>microblaze_proc/axi_ddr_M_ARADDR&lt;10&gt;</twComp><twBEL>microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/O&lt;10&gt;1</twBEL><twBEL>microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_10</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>0.017</twRouteDel><twTotDel>0.412</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>95.9</twPctLog><twPctRoute>4.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/tmp_fifo_7_44 (SLICE_X3Y14.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twUnconstPath anchorID="70" twDataPathType="twDataPathMinDelay" ><twTotDel>0.434</twTotDel><twSrc BELType="FF">microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/tmp_fifo_7_44</twSrc><twDest BELType="FF">microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/tmp_fifo_7_44</twDest><twDel>0.219</twDel><twSUTime>-0.215</twSUTime><twTotPathDel>0.434</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/tmp_fifo_7_44</twSrc><twDest BELType='FF'>microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/tmp_fifo_7_44</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X3Y14.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/tmp_fifo_7&lt;47&gt;</twComp><twBEL>microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/tmp_fifo_7_44</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y14.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.021</twDelInfo><twComp>microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/tmp_fifo_7&lt;44&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y14.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/tmp_fifo_7&lt;47&gt;</twComp><twBEL>microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/mux4411</twBEL><twBEL>microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/tmp_fifo_7_44</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.021</twRouteDel><twTotDel>0.434</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>95.2</twPctLog><twPctRoute>4.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/tmp_fifo_7_36 (SLICE_X3Y16.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twUnconstPath anchorID="72" twDataPathType="twDataPathMinDelay" ><twTotDel>0.434</twTotDel><twSrc BELType="FF">microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/tmp_fifo_7_36</twSrc><twDest BELType="FF">microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/tmp_fifo_7_36</twDest><twDel>0.219</twDel><twSUTime>-0.215</twSUTime><twTotPathDel>0.434</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/tmp_fifo_7_36</twSrc><twDest BELType='FF'>microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/tmp_fifo_7_36</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X3Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/tmp_fifo_7&lt;39&gt;</twComp><twBEL>microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/tmp_fifo_7_36</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y16.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.021</twDelInfo><twComp>microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/tmp_fifo_7&lt;36&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y16.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/tmp_fifo_7&lt;39&gt;</twComp><twBEL>microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/mux3611</twBEL><twBEL>microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/tmp_fifo_7_36</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.021</twRouteDel><twTotDel>0.434</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>95.2</twPctLog><twPctRoute>4.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="73" twConstType="PATHBLOCK" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="74" twConstType="PATHBLOCK" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0 (SLICE_X9Y53.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twUnconstPath anchorID="76" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.198</twTotDel><twSrc BELType="FF">microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType="FF">microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0</twDest><twDel>3.144</twDel><twSUTime>0.063</twSUTime><twTotPathDel>3.207</twTotPathDel><twClkSkew dest = "0.480" src = "0.344">-0.136</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.243" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.127</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType='FF'>microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X30Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET</twComp><twBEL>microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y53.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.697</twDelInfo><twComp>microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y53.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0</twComp><twBEL>microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>2.697</twRouteDel><twTotDel>3.207</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0 (SLICE_X9Y53.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twUnconstPath anchorID="78" twDataPathType="twDataPathMinDelay" ><twTotDel>1.840</twTotDel><twSrc BELType="FF">microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType="FF">microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0</twDest><twDel>1.942</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>2.001</twTotPathDel><twClkSkew dest = "0.263" src = "0.102">-0.161</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType='FF'>microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X30Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET</twComp><twBEL>microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y53.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.708</twDelInfo><twComp>microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y53.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0</twComp><twBEL>microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>1.708</twRouteDel><twTotDel>2.001</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="79" twConstType="PATHBLOCK" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TIG_microblaze_0_dlmb_POR_FF_I_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X22Y42.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twUnconstPath anchorID="81" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.621</twTotDel><twSrc BELType="FF">microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType="FF">microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twDest><twDel>3.139</twDel><twSUTime>0.390</twSUTime><twTotPathDel>3.529</twTotPathDel><twClkSkew dest = "0.471" src = "0.436">-0.035</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.243" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.127</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType='FF'>microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X30Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET</twComp><twBEL>microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.692</twDelInfo><twComp>microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y42.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>microblaze_proc/microblaze_0_dlmb_LMB_Rst</twComp><twBEL>microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twBEL></twPathDel><twLogDel>0.837</twLogDel><twRouteDel>2.692</twRouteDel><twTotDel>3.529</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_TIG_microblaze_0_dlmb_POR_FF_I_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X22Y42.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twUnconstPath anchorID="83" twDataPathType="twDataPathMinDelay" ><twTotDel>1.904</twTotDel><twSrc BELType="FF">microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType="FF">microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twDest><twDel>1.946</twDel><twSUTime>-0.025</twSUTime><twTotPathDel>1.971</twTotPathDel><twClkSkew dest = "0.195" src = "0.128">-0.067</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType='FF'>microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X30Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET</twComp><twBEL>microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.712</twDelInfo><twComp>microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y42.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.025</twDelInfo><twComp>microblaze_proc/microblaze_0_dlmb_LMB_Rst</twComp><twBEL>microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>1.712</twRouteDel><twTotDel>1.971</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="84" twConstType="PATHBLOCK" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TIG_microblaze_0_ilmb_POR_FF_I_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X30Y50.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twUnconstPath anchorID="86" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.638</twTotDel><twSrc BELType="FF">microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType="FF">microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I</twDest><twDel>1.105</twDel><twSUTime>0.404</twSUTime><twTotPathDel>1.509</twTotPathDel><twClkSkew dest = "0.155" src = "0.157">0.002</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.243" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.127</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType='FF'>microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X30Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET</twComp><twBEL>microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y50.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>microblaze_proc/microblaze_0_ilmb_LMB_Rst</twComp><twBEL>microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I</twBEL></twPathDel><twLogDel>0.851</twLogDel><twRouteDel>0.658</twRouteDel><twTotDel>1.509</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>56.4</twPctLog><twPctRoute>43.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_TIG_microblaze_0_ilmb_POR_FF_I_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X30Y50.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twUnconstPath anchorID="88" twDataPathType="twDataPathMinDelay" ><twTotDel>0.638</twTotDel><twSrc BELType="FF">microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType="FF">microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I</twDest><twDel>0.613</twDel><twSUTime>-0.034</twSUTime><twTotPathDel>0.647</twTotPathDel><twClkSkew dest = "0.044" src = "0.035">-0.009</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType='FF'>microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twSrcClk><twPathDel><twSite>SLICE_X30Y53.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET</twComp><twBEL>microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y50.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>microblaze_proc/microblaze_0_ilmb_LMB_Rst</twComp><twBEL>microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I</twBEL></twPathDel><twLogDel>0.268</twLogDel><twRouteDel>0.379</twRouteDel><twTotDel>0.647</twTotDel><twDestClk twEdge ="twRising">microblaze_proc/clock_generator_0_CLKOUT2</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twUnmetConstCnt anchorID="89">0</twUnmetConstCnt><twDataSheet anchorID="90" twNameLen="15"><twClk2SUList anchorID="91" twDestWidth="6"><twDest>in_clk</twDest><twClk2SU><twSrc>in_clk</twSrc><twRiseRise>17.433</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="92"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>965530</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>44710</twConnCnt></twConstCov><twStats anchorID="93"></twStats></twSum><twFoot><twTimestamp>Fri Mar 15 15:59:27 2024 </twTimestamp></twFoot><twClientInfo anchorID="94"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 330 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
