// Seed: 479918245
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 ();
  wire id_1;
  id_2 :
  assert property (@(posedge (1)) (1))
  else $display(id_2, id_1 - 1, 1);
  module_0(
      id_2, id_1, id_1, id_2, id_2, id_1, id_2
  );
endmodule
module module_0 (
    input wand id_0,
    output tri0 id_1,
    input wand id_2,
    input wor id_3,
    input supply0 id_4,
    input wand id_5,
    input tri1 id_6,
    input wor id_7,
    input wire id_8,
    input tri1 id_9,
    output tri1 id_10,
    input wor id_11,
    inout supply0 id_12,
    output supply0 id_13,
    output supply0 id_14,
    input wor id_15,
    output wire id_16,
    input tri1 id_17,
    input wand id_18,
    output uwire id_19,
    output wor id_20,
    output wor id_21,
    input supply0 id_22
    , id_35,
    output supply1 module_2,
    input supply0 id_24,
    input supply0 id_25,
    input wor id_26,
    input wand id_27,
    output wor id_28,
    input supply0 id_29,
    input wor id_30,
    input uwire id_31,
    input wand id_32,
    input tri id_33
);
  wire id_36;
  wire id_37;
  module_0(
      id_36, id_37, id_37, id_35, id_37, id_35, id_37
  );
endmodule
