#-----------------------------------------------------------
# Webtalk v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Sun Aug 23 12:10:24 2015
# Process ID: 96176
# Log file: E:/Thesis/Thesis-FPGA-project/SysGenRTL/webtalk.log
# Journal file: E:/Thesis/Thesis-FPGA-project/SysGenRTL\webtalk.jou
#-----------------------------------------------------------
source E:/Thesis/Thesis-FPGA-project/SysGenRTL/hdl_netlist/sysgensynthfse.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/Thesis/Thesis-FPGA-project/SysGenRTL/hdl_netlist/sysgensynthfse.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Sun Aug 23 12:10:29 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 269.770 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Sun Aug 23 12:10:29 2015...
