<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Map">
        <Message>
            <ID>1100523</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(18): Semantic error in &quot;FREQUENCY NET &quot;CLKOP&quot; 80.000000 MHz ;&quot;: </Dynamic>
            <Dynamic>CLKOP matches no clock nets in the design. </Dynamic>
            <Navigation>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf</Navigation>
            <Navigation>18</Navigation>
        </Message>
        <Message>
            <ID>1101121</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(19): Semantic error in &quot;INPUT_SETUP ALLPORTS 50.000000 ns HOLD 12.000000 ns CLKNET &quot;clk&quot; ;&quot;: </Dynamic>
            <Dynamic>&quot;clk&quot; matches no clknets in the design. </Dynamic>
            <Navigation>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf</Navigation>
            <Navigation>19</Navigation>
        </Message>
        <Message>
            <ID>1101121</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(20): Semantic error in &quot;INPUT_SETUP PORT &quot;reset&quot; 50.000000 ns CLKNET &quot;clk&quot; ;&quot;: </Dynamic>
            <Dynamic>reset matches no ports in the design. &quot;clk&quot; matches no clknets in the design. </Dynamic>
            <Navigation>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf</Navigation>
            <Navigation>20</Navigation>
        </Message>
        <Message>
            <ID>1100679</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(5): Semantic error in &quot;LOCATE COMP &quot;addr[0]&quot; SITE &quot;P16&quot; ;&quot;: </Dynamic>
            <Dynamic>addr[0]</Dynamic>
            <Navigation>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf</Navigation>
            <Navigation>5</Navigation>
        </Message>
        <Message>
            <ID>1100679</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(6): Semantic error in &quot;LOCATE COMP &quot;addr[1]&quot; SITE &quot;N15&quot; ;&quot;: </Dynamic>
            <Dynamic>addr[1]</Dynamic>
            <Navigation>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf</Navigation>
            <Navigation>6</Navigation>
        </Message>
        <Message>
            <ID>1100679</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(7): Semantic error in &quot;LOCATE COMP &quot;addr[2]&quot; SITE &quot;L13&quot; ;&quot;: </Dynamic>
            <Dynamic>addr[2]</Dynamic>
            <Navigation>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf</Navigation>
            <Navigation>7</Navigation>
        </Message>
        <Message>
            <ID>1100679</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(8): Semantic error in &quot;LOCATE COMP &quot;addr[3]&quot; SITE &quot;K11&quot; ;&quot;: </Dynamic>
            <Dynamic>addr[3]</Dynamic>
            <Navigation>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf</Navigation>
            <Navigation>8</Navigation>
        </Message>
        <Message>
            <ID>1100679</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(9): Semantic error in &quot;LOCATE COMP &quot;addr[4]&quot; SITE &quot;L12&quot; ;&quot;: </Dynamic>
            <Dynamic>addr[4]</Dynamic>
            <Navigation>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf</Navigation>
            <Navigation>9</Navigation>
        </Message>
        <Message>
            <ID>1100679</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(10): Semantic error in &quot;LOCATE COMP &quot;addr[5]&quot; SITE &quot;J11&quot; ;&quot;: </Dynamic>
            <Dynamic>addr[5]</Dynamic>
            <Navigation>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf</Navigation>
            <Navigation>10</Navigation>
        </Message>
        <Message>
            <ID>1100679</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(11): Semantic error in &quot;LOCATE COMP &quot;addr[6]&quot; SITE &quot;J13&quot; ;&quot;: </Dynamic>
            <Dynamic>addr[6]</Dynamic>
            <Navigation>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>1100679</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(12): Semantic error in &quot;LOCATE COMP &quot;addr[7]&quot; SITE &quot;H11&quot; ;&quot;: </Dynamic>
            <Dynamic>addr[7]</Dynamic>
            <Navigation>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf</Navigation>
            <Navigation>12</Navigation>
        </Message>
        <Message>
            <ID>1100644</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(13): Semantic error in &quot;IOBUF PORT &quot;reset&quot; IO_TYPE=LVCMOS33 ;&quot;: </Dynamic>
            <Dynamic>reset</Dynamic>
            <Navigation>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf</Navigation>
            <Navigation>13</Navigation>
        </Message>
        <Message>
            <ID>1100679</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(15): Semantic error in &quot;LOCATE COMP &quot;pc_opx[0]&quot; SITE &quot;N2&quot; ;&quot;: </Dynamic>
            <Dynamic>pc_opx[0]</Dynamic>
            <Navigation>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf</Navigation>
            <Navigation>15</Navigation>
        </Message>
        <Message>
            <ID>1100679</ID>
            <Severity>Warning</Severity>
            <Dynamic>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf(16): Semantic error in &quot;LOCATE COMP &quot;pc_opx[1]&quot; SITE &quot;P1&quot; ;&quot;: </Dynamic>
            <Dynamic>pc_opx[1]</Dynamic>
            <Navigation>C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf</Navigation>
            <Navigation>16</Navigation>
        </Message>
        <Message>
            <ID>51001032</ID>
            <Severity>Error</Severity>
        </Message>
        <Message>
            <ID>51001088</ID>
            <Severity>Info</Severity>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG730 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreTests.v&quot;:5:7:5:24|Top-level module processorCoreTests has no ports</Dynamic>
            <Navigation>CG730</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreTests.v</Navigation>
            <Navigation>5</Navigation>
            <Navigation>7</Navigation>
            <Navigation>5</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Top-level module processorCoreTests has no ports</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\aluB\source\alu.v&quot;:23:12:23:19|Removing wire w_result, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\aluB\source\alu.v</Navigation>
            <Navigation>23</Navigation>
            <Navigation>12</Navigation>
            <Navigation>23</Navigation>
            <Navigation>19</Navigation>
            <Navigation>Removing wire w_result, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\Duncan\git\ForthCPU\aluB\source\alu.v&quot;:32:3:32:6|Latch generated from always block for signal CARRY; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\aluB\source\alu.v</Navigation>
            <Navigation>32</Navigation>
            <Navigation>3</Navigation>
            <Navigation>32</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Latch generated from always block for signal CARRY; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\Duncan\git\ForthCPU\aluB\source\aluAMux.v&quot;:16:1:16:4|Latch generated from always block for signal ALUA_DATA[15:0]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\aluB\source\aluAMux.v</Navigation>
            <Navigation>16</Navigation>
            <Navigation>1</Navigation>
            <Navigation>16</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Latch generated from always block for signal ALUA_DATA[15:0]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL168 :&quot;C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v&quot;:30:8:30:21|Removing instance scuba_vhi_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Dynamic>
            <Navigation>CL168</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v</Navigation>
            <Navigation>30</Navigation>
            <Navigation>8</Navigation>
            <Navigation>30</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Removing instance scuba_vhi_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptStateMachine.v&quot;:21:4:21:10|Object EI_NEXT is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptStateMachine.v</Navigation>
            <Navigation>21</Navigation>
            <Navigation>4</Navigation>
            <Navigation>21</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Object EI_NEXT is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v&quot;:114:11:114:14|Removing wire ARGA, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v</Navigation>
            <Navigation>114</Navigation>
            <Navigation>11</Navigation>
            <Navigation>114</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Removing wire ARGA, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v&quot;:115:11:115:14|Removing wire ARGB, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v</Navigation>
            <Navigation>115</Navigation>
            <Navigation>11</Navigation>
            <Navigation>115</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Removing wire ARGB, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v&quot;:33:0:33:5|Pruning unused register EI. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v</Navigation>
            <Navigation>33</Navigation>
            <Navigation>0</Navigation>
            <Navigation>33</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register EI. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v&quot;:33:0:33:5|Pruning unused register DI. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v</Navigation>
            <Navigation>33</Navigation>
            <Navigation>0</Navigation>
            <Navigation>33</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register DI. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v&quot;:33:0:33:5|Pruning unused register RETI. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v</Navigation>
            <Navigation>33</Navigation>
            <Navigation>0</Navigation>
            <Navigation>33</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register RETI. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v&quot;:33:0:33:5|Pruning unused register HALT. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v</Navigation>
            <Navigation>33</Navigation>
            <Navigation>0</Navigation>
            <Navigation>33</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register HALT. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:20:8:20:15|Removing wire ABUS_OEN, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>20</Navigation>
            <Navigation>8</Navigation>
            <Navigation>20</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Removing wire ABUS_OEN, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:34:12:34:19|Removing wire ALUA_DIN, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>34</Navigation>
            <Navigation>12</Navigation>
            <Navigation>34</Navigation>
            <Navigation>19</Navigation>
            <Navigation>Removing wire ALUA_DIN, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:37:12:37:19|Removing wire ALUB_DIN, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>37</Navigation>
            <Navigation>12</Navigation>
            <Navigation>37</Navigation>
            <Navigation>19</Navigation>
            <Navigation>Removing wire ALUB_DIN, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:59:12:59:15|Removing wire PC_D, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>59</Navigation>
            <Navigation>12</Navigation>
            <Navigation>59</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Removing wire PC_D, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:60:13:60:22|Removing wire PC_LD_INT0, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>60</Navigation>
            <Navigation>13</Navigation>
            <Navigation>60</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Removing wire PC_LD_INT0, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:61:13:61:22|Removing wire PC_LD_INT1, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>61</Navigation>
            <Navigation>13</Navigation>
            <Navigation>61</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Removing wire PC_LD_INT1, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:85:12:85:24|Removing wire ALU_DATA_BUSX, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>85</Navigation>
            <Navigation>12</Navigation>
            <Navigation>85</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Removing wire ALU_DATA_BUSX, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:87:12:87:24|Removing wire ALU_REGA_DINX, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>87</Navigation>
            <Navigation>12</Navigation>
            <Navigation>87</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Removing wire ALU_REGA_DINX, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL318 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:20:8:20:15|*Output ABUS_OEN has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>20</Navigation>
            <Navigation>8</Navigation>
            <Navigation>20</Navigation>
            <Navigation>15</Navigation>
            <Navigation>*Output ABUS_OEN has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG294 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreTests.v&quot;:58:0:58:5|always block should contain at least one event control</Dynamic>
            <Navigation>CG294</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreTests.v</Navigation>
            <Navigation>58</Navigation>
            <Navigation>0</Navigation>
            <Navigation>58</Navigation>
            <Navigation>5</Navigation>
            <Navigation>always block should contain at least one event control</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG532 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreTests.v&quot;:62:0:62:6|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Dynamic>
            <Navigation>CG532</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreTests.v</Navigation>
            <Navigation>62</Navigation>
            <Navigation>0</Navigation>
            <Navigation>62</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG204 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreTests.v&quot;:62:0:62:6|Within an initial block, memory initialization statements of entire variable and nested loops are not recognized. Simulation mismatch may occur</Dynamic>
            <Navigation>CG204</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreTests.v</Navigation>
            <Navigation>62</Navigation>
            <Navigation>0</Navigation>
            <Navigation>62</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Within an initial block, memory initialization statements of entire variable and nested loops are not recognized. Simulation mismatch may occur</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreTests.v&quot;:22:5:22:6|Removing wire RD, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreTests.v</Navigation>
            <Navigation>22</Navigation>
            <Navigation>5</Navigation>
            <Navigation>22</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Removing wire RD, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreTests.v&quot;:23:5:23:6|Removing wire WR, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreTests.v</Navigation>
            <Navigation>23</Navigation>
            <Navigation>5</Navigation>
            <Navigation>23</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Removing wire WR, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL168 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreTests.v&quot;:29:5:29:16|Removing instance testInstance because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Dynamic>
            <Navigation>CL168</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreTests.v</Navigation>
            <Navigation>29</Navigation>
            <Navigation>5</Navigation>
            <Navigation>29</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing instance testInstance because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:59:12:59:15|*Input PC_D[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>59</Navigation>
            <Navigation>12</Navigation>
            <Navigation>59</Navigation>
            <Navigation>15</Navigation>
            <Navigation>*Input PC_D[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:85:12:85:24|*Input ALU_DATA_BUSX[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>85</Navigation>
            <Navigation>12</Navigation>
            <Navigation>85</Navigation>
            <Navigation>24</Navigation>
            <Navigation>*Input ALU_DATA_BUSX[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:87:12:87:24|*Input ALU_REGA_DINX[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>87</Navigation>
            <Navigation>12</Navigation>
            <Navigation>87</Navigation>
            <Navigation>24</Navigation>
            <Navigation>*Input ALU_REGA_DINX[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v&quot;:11:14:11:24|Input port bits 13 to 0 of INSTRUCTION[15:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v</Navigation>
            <Navigation>11</Navigation>
            <Navigation>14</Navigation>
            <Navigation>11</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Input port bits 13 to 0 of INSTRUCTION[15:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v&quot;:17:14:17:24|Input port bits 13 to 11 of INSTRUCTION[15:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v</Navigation>
            <Navigation>17</Navigation>
            <Navigation>14</Navigation>
            <Navigation>17</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Input port bits 13 to 11 of INSTRUCTION[15:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v&quot;:17:14:17:24|Input port bits 7 to 0 of INSTRUCTION[15:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v</Navigation>
            <Navigation>17</Navigation>
            <Navigation>14</Navigation>
            <Navigation>17</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Input port bits 7 to 0 of INSTRUCTION[15:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v&quot;:41:14:41:24|Input port bits 7 to 0 of INSTRUCTION[15:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v</Navigation>
            <Navigation>41</Navigation>
            <Navigation>14</Navigation>
            <Navigation>41</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Input port bits 7 to 0 of INSTRUCTION[15:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL177 :&quot;C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v&quot;:262:0:262:5|Sharing sequential element REGB_EN and merging REGA_EN. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v</Navigation>
            <Navigation>262</Navigation>
            <Navigation>0</Navigation>
            <Navigation>262</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Sharing sequential element REGB_EN and merging REGA_EN. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
    </Task>
</BaliMessageLog>