// Seed: 3936204568
module module_0 (
    input uwire id_0,
    output supply1 id_1,
    input tri1 id_2,
    output uwire id_3,
    input wire id_4,
    input tri0 id_5,
    input supply0 id_6,
    input tri1 id_7,
    input uwire id_8,
    input supply0 id_9,
    input tri0 id_10,
    output uwire id_11,
    output wor id_12,
    output wor id_13,
    input tri1 id_14,
    input tri1 id_15
);
  wire id_17;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    input tri1 id_2,
    output tri1 id_3,
    inout wire id_4,
    output tri1 id_5
);
  assign id_1 = 1;
  module_0(
      id_2, id_5, id_2, id_1, id_0, id_2, id_4, id_4, id_2, id_0, id_4, id_1, id_1, id_3, id_4, id_4
  );
endmodule
