# Risc-V - Pipelined - RV32I -
This project is developed from Single-cycle-process-risc-v-rv32I repository on my github.
The project designs RV32I with pipelined architecture.
The pipelined core is designed in 5 stages and the detailed block diagram is depicted in the below picture.
![block_diagram_pipeline](https://github.com/Stork1323/Risc-V-Pipelined-RV32I-/assets/136346435/0f57da06-0bdd-4ff5-bd24-3dea723c964f)
In my repository, there are some files written by my teacher, so please do not share these documents widely.
