Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: PlaySound.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "PlaySound.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "PlaySound"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : PlaySound
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\leversad\Documents\Courses\2015 Spring\ECE333\ECE333-Pong-LSW\ECE333-Pong-LSW\VGAControllerPhase2\ipcore_dir\Clock50MHz.v" into library work
Parsing module <Clock50MHz>.
Analyzing Verilog file "C:\Users\leversad\Documents\Courses\2015 Spring\ECE333\ECE333-Pong-LSW\ECE333-Pong-LSW\VGAControllerPhase2\WaveForm.v" into library work
Parsing module <Waveform>.
Analyzing Verilog file "C:\Users\leversad\Documents\Courses\2015 Spring\ECE333\ECE333-Pong-LSW\ECE333-Pong-LSW\VGAControllerPhase2\OneSecElapseTime.v" into library work
Parsing module <OneSecElapseTime>.
Analyzing Verilog file "C:\Users\leversad\Documents\Courses\2015 Spring\ECE333\ECE333-Pong-LSW\ECE333-Pong-LSW\VGAControllerPhase2\NoteMap.v" into library work
Parsing module <NoteMap>.
Analyzing Verilog file "C:\Users\leversad\Documents\Courses\2015 Spring\ECE333\ECE333-Pong-LSW\ECE333-Pong-LSW\VGAControllerPhase2\InputModule.v" into library work
Parsing module <InputModule>.
Analyzing Verilog file "C:\Users\leversad\Documents\Courses\2015 Spring\ECE333\ECE333-Pong-LSW\ECE333-Pong-LSW\VGAControllerPhase2\DelayLoop.v" into library work
Parsing module <DelayLoop>.
Analyzing Verilog file "C:\Users\leversad\Documents\Courses\2015 Spring\ECE333\ECE333-Pong-LSW\ECE333-Pong-LSW\VGAControllerPhase2\ThreeMusicNotes.v" into library work
Parsing module <ThreeMusicNotes>.
Analyzing Verilog file "C:\Users\leversad\Documents\Courses\2015 Spring\ECE333\ECE333-Pong-LSW\ECE333-Pong-LSW\VGAControllerPhase2\SheetReader.v" into library work
Parsing module <MusicSheetReader>.
Analyzing Verilog file "C:\Users\leversad\Documents\Courses\2015 Spring\ECE333\ECE333-Pong-LSW\ECE333-Pong-LSW\VGAControllerPhase2\PlayNote2.v" into library work
Parsing module <PlayNote2>.
Analyzing Verilog file "C:\Users\leversad\Documents\Courses\2015 Spring\ECE333\ECE333-Pong-LSW\ECE333-Pong-LSW\VGAControllerPhase2\MusicScore.v" into library work
Parsing module <MusicScore>.
Analyzing Verilog file "C:\Users\leversad\Documents\Courses\2015 Spring\ECE333\ECE333-Pong-LSW\ECE333-Pong-LSW\VGAControllerPhase2\debouncer.v" into library work
Parsing module <Debouncer>.
Analyzing Verilog file "C:\Users\leversad\Documents\Courses\2015 Spring\ECE333\ECE333-Pong-LSW\ECE333-Pong-LSW\VGAControllerPhase2\ClockedOneShot.v" into library work
Parsing module <ClockedOneShot>.
Analyzing Verilog file "C:\Users\leversad\Documents\Courses\2015 Spring\ECE333\ECE333-Pong-LSW\ECE333-Pong-LSW\VGAControllerPhase2\PlaySound.v" into library work
Parsing module <PlaySound>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <PlaySound>.

Elaborating module <Clock50MHz>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=1,CLKFX_MULTIPLY=4,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=10.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "C:\Users\leversad\Documents\Courses\2015 Spring\ECE333\ECE333-Pong-LSW\ECE333-Pong-LSW\VGAControllerPhase2\ipcore_dir\Clock50MHz.v" Line 125: Assignment to locked_int ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\leversad\Documents\Courses\2015 Spring\ECE333\ECE333-Pong-LSW\ECE333-Pong-LSW\VGAControllerPhase2\ipcore_dir\Clock50MHz.v" Line 126: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <Debouncer>.

Elaborating module <DelayLoop>.

Elaborating module <ClockedOneShot>.

Elaborating module <MusicSheetReader>.

Elaborating module <MusicScore>.

Elaborating module <PlayNote2>.

Elaborating module <OneSecElapseTime>.

Elaborating module <NoteMap>.

Elaborating module <ThreeMusicNotes>.

Elaborating module <InputModule>.

Elaborating module <Waveform>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <PlaySound>.
    Related source file is "C:\Users\leversad\Documents\Courses\2015 Spring\ECE333\ECE333-Pong-LSW\ECE333-Pong-LSW\VGAControllerPhase2\PlaySound.v".
        AddressBits = 5
        DataLength = 4
    Summary:
	no macro.
Unit <PlaySound> synthesized.

Synthesizing Unit <Clock50MHz>.
    Related source file is "C:\Users\leversad\Documents\Courses\2015 Spring\ECE333\ECE333-Pong-LSW\ECE333-Pong-LSW\VGAControllerPhase2\ipcore_dir\Clock50MHz.v".
    Summary:
	no macro.
Unit <Clock50MHz> synthesized.

Synthesizing Unit <Debouncer>.
    Related source file is "C:\Users\leversad\Documents\Courses\2015 Spring\ECE333\ECE333-Pong-LSW\ECE333-Pong-LSW\VGAControllerPhase2\debouncer.v".
        State0 = 0
        State1 = 1
        State2 = 2
        State3 = 3
    Found 2-bit register for signal <State>.
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | CLOCK (rising_edge)                            |
    | Reset              | Reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <Debouncer> synthesized.

Synthesizing Unit <DelayLoop>.
    Related source file is "C:\Users\leversad\Documents\Courses\2015 Spring\ECE333\ECE333-Pong-LSW\ECE333-Pong-LSW\VGAControllerPhase2\DelayLoop.v".
        Divider = 100000
        NumberOfBits = 27
    Found 27-bit register for signal <count>.
    Found 27-bit adder for signal <count[26]_GND_7_o_add_4_OUT> created at line 21.
    Found 27-bit comparator lessequal for signal <n0002> created at line 20
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <DelayLoop> synthesized.

Synthesizing Unit <ClockedOneShot>.
    Related source file is "C:\Users\leversad\Documents\Courses\2015 Spring\ECE333\ECE333-Pong-LSW\ECE333-Pong-LSW\VGAControllerPhase2\ClockedOneShot.v".
        State0 = 0
        State1 = 1
        State2 = 2
        State3 = 3
    Found 2-bit register for signal <State>.
    Found finite state machine <FSM_1> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Clock              | CLOCK (rising_edge)                            |
    | Reset              | Reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <ClockedOneShot> synthesized.

Synthesizing Unit <MusicSheetReader>.
    Related source file is "C:\Users\leversad\Documents\Courses\2015 Spring\ECE333\ECE333-Pong-LSW\ECE333-Pong-LSW\VGAControllerPhase2\SheetReader.v".
        DataLength = 4
        AddressBits = 5
    Found 1-bit register for signal <State>.
    Found 5-bit register for signal <CurrentAddress>.
    Found 5-bit adder for signal <CurrentAddress[4]_GND_9_o_add_7_OUT> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <MusicSheetReader> synthesized.

Synthesizing Unit <MusicScore>.
    Related source file is "C:\Users\leversad\Documents\Courses\2015 Spring\ECE333\ECE333-Pong-LSW\ECE333-Pong-LSW\VGAControllerPhase2\MusicScore.v".
        DataLength = 4
        AddressBits = 5
        MemorySize = 20
    Found 1-bit register for signal <Times<0><1>>.
    Found 1-bit register for signal <Keys<0><0>>.
    Found 1-bit register for signal <Keys<0><2>>.
    Found 1-bit register for signal <Keys<0><1>>.
    Found 1-bit register for signal <Keys<1><3>>.
    Found 1-bit register for signal <Keys<1><2>>.
    Found 1-bit register for signal <Keys<1><0>>.
    Found 1-bit register for signal <Times<0><3>>.
    Found 1-bit register for signal <Times<0><2>>.
    Found 1-bit register for signal <Times<0><0>>.
    Found 1-bit register for signal <Times<1><3>>.
    Found 1-bit register for signal <Times<1><2>>.
    Found 1-bit register for signal <Times<1><1>>.
    Found 1-bit register for signal <Keys<0><3>>.
    Found 4-bit register for signal <KeyOutput>.
    Found 4-bit register for signal <TimeOutput>.
    Found 1-bit register for signal <Keys<8><3>>.
    Found 1-bit register for signal <Keys<8><2>>.
    Found 1-bit register for signal <Keys<8><0>>.
    Found 1-bit register for signal <Keys<9><2>>.
    Found 1-bit register for signal <Keys<9><0>>.
    Found 1-bit register for signal <Keys<10><2>>.
    Found 1-bit register for signal <Keys<10><0>>.
    Found 1-bit register for signal <Keys<11><3>>.
    Found 1-bit register for signal <Keys<11><2>>.
    Found 1-bit register for signal <Keys<11><1>>.
    Found 1-bit register for signal <Keys<12><3>>.
    Found 1-bit register for signal <Keys<13><3>>.
    Found 1-bit register for signal <Keys<13><2>>.
    Found 1-bit register for signal <Keys<13><0>>.
    Found 1-bit register for signal <Keys<14><3>>.
    Found 1-bit register for signal <Keys<14><2>>.
    Found 1-bit register for signal <Keys<15><3>>.
    Found 1-bit register for signal <Keys<16><3>>.
    Found 1-bit register for signal <Keys<17><3>>.
    Found 1-bit register for signal <Keys<17><2>>.
    Found 1-bit register for signal <Keys<17><1>>.
    Found 1-bit register for signal <Keys<17><0>>.
    Found 1-bit register for signal <Keys<18><3>>.
    Found 1-bit register for signal <Keys<18><2>>.
    Found 1-bit register for signal <Keys<19><3>>.
    Found 1-bit register for signal <Keys<19><2>>.
    Found 1-bit register for signal <Keys<19><1>>.
    Found 1-bit register for signal <Keys<19><0>>.
    Found 1-bit register for signal <Times<8><2>>.
    Found 1-bit register for signal <Times<8><1>>.
    Found 1-bit register for signal <Times<8><0>>.
    Found 1-bit register for signal <Times<9><2>>.
    Found 1-bit register for signal <Times<10><3>>.
    Found 1-bit register for signal <Times<10><2>>.
    Found 1-bit register for signal <Times<10><1>>.
    Found 1-bit register for signal <Times<10><0>>.
    Found 1-bit register for signal <Times<11><3>>.
    Found 1-bit register for signal <Times<11><2>>.
    Found 1-bit register for signal <Times<11><0>>.
    Found 1-bit register for signal <Times<12><3>>.
    Found 1-bit register for signal <Times<12><2>>.
    Found 1-bit register for signal <Times<13><2>>.
    Found 1-bit register for signal <Times<13><0>>.
    Found 1-bit register for signal <Times<14><3>>.
    Found 1-bit register for signal <Times<14><1>>.
    Found 1-bit register for signal <Times<14><0>>.
    Found 1-bit register for signal <Times<15><2>>.
    Found 1-bit register for signal <Times<15><0>>.
    Found 1-bit register for signal <Times<16><3>>.
    Found 1-bit register for signal <Times<16><2>>.
    Found 1-bit register for signal <Times<16><0>>.
    Found 1-bit register for signal <Times<17><1>>.
    Found 1-bit register for signal <Times<18><3>>.
    Found 1-bit register for signal <Times<18><1>>.
    Found 1-bit register for signal <Times<18><0>>.
    Found 1-bit register for signal <Times<19><3>>.
    Found 1-bit register for signal <Times<19><0>>.
    Found 1-bit register for signal <Keys<1>_1>.
    Found 1-bit register for signal <Keys<2>_3>.
    Found 1-bit register for signal <Keys<2>_2>.
    Found 1-bit register for signal <Keys<2>_1>.
    Found 1-bit register for signal <Keys<2>_0>.
    Found 1-bit register for signal <Keys<3>_3>.
    Found 1-bit register for signal <Keys<3>_2>.
    Found 1-bit register for signal <Keys<3>_1>.
    Found 1-bit register for signal <Keys<3>_0>.
    Found 1-bit register for signal <Keys<4>_3>.
    Found 1-bit register for signal <Keys<4>_2>.
    Found 1-bit register for signal <Keys<4>_1>.
    Found 1-bit register for signal <Keys<4>_0>.
    Found 1-bit register for signal <Keys<5>_3>.
    Found 1-bit register for signal <Keys<5>_2>.
    Found 1-bit register for signal <Keys<5>_1>.
    Found 1-bit register for signal <Keys<5>_0>.
    Found 1-bit register for signal <Keys<6>_3>.
    Found 1-bit register for signal <Keys<6>_2>.
    Found 1-bit register for signal <Keys<6>_1>.
    Found 1-bit register for signal <Keys<6>_0>.
    Found 1-bit register for signal <Keys<7>_3>.
    Found 1-bit register for signal <Keys<7>_2>.
    Found 1-bit register for signal <Keys<7>_1>.
    Found 1-bit register for signal <Keys<7>_0>.
    Found 1-bit register for signal <Times<1>_0>.
    Found 1-bit register for signal <Times<2>_3>.
    Found 1-bit register for signal <Times<2>_2>.
    Found 1-bit register for signal <Times<2>_1>.
    Found 1-bit register for signal <Times<2>_0>.
    Found 1-bit register for signal <Times<3>_3>.
    Found 1-bit register for signal <Times<3>_2>.
    Found 1-bit register for signal <Times<3>_1>.
    Found 1-bit register for signal <Times<3>_0>.
    Found 1-bit register for signal <Times<4>_3>.
    Found 1-bit register for signal <Times<4>_2>.
    Found 1-bit register for signal <Times<4>_1>.
    Found 1-bit register for signal <Times<4>_0>.
    Found 1-bit register for signal <Times<5>_3>.
    Found 1-bit register for signal <Times<5>_2>.
    Found 1-bit register for signal <Times<5>_1>.
    Found 1-bit register for signal <Times<5>_0>.
    Found 1-bit register for signal <Times<6>_3>.
    Found 1-bit register for signal <Times<6>_2>.
    Found 1-bit register for signal <Times<6>_1>.
    Found 1-bit register for signal <Times<6>_0>.
    Found 1-bit register for signal <Times<7>_3>.
    Found 1-bit register for signal <Times<7>_2>.
    Found 1-bit register for signal <Times<7>_1>.
    Found 1-bit register for signal <Times<7>_0>.
    Found 4-bit 20-to-1 multiplexer for signal <KeyOutput[3]_Address[4]_mux_47_OUT> created at line 34.
    Found 4-bit 20-to-1 multiplexer for signal <TimeOutput[3]_Address[4]_mux_48_OUT> created at line 34.
    Summary:
	inferred 129 D-type flip-flop(s).
	inferred  50 Multiplexer(s).
Unit <MusicScore> synthesized.

Synthesizing Unit <PlayNote2>.
    Related source file is "C:\Users\leversad\Documents\Courses\2015 Spring\ECE333\ECE333-Pong-LSW\ECE333-Pong-LSW\VGAControllerPhase2\PlayNote2.v".
    Found 1-bit register for signal <State>.
    Found 4-bit register for signal <ElapseSeconds>.
    Found 4-bit adder for signal <ElapseSeconds[3]_GND_12_o_add_7_OUT> created at line 26.
    Found 4-bit comparator lessequal for signal <n0014> created at line 34
    Found 4-bit comparator equal for signal <Over> created at line 35
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <PlayNote2> synthesized.

Synthesizing Unit <OneSecElapseTime>.
    Related source file is "C:\Users\leversad\Documents\Courses\2015 Spring\ECE333\ECE333-Pong-LSW\ECE333-Pong-LSW\VGAControllerPhase2\OneSecElapseTime.v".
        NumberOfBitsForSecond = 26
        OneSecondElapseTime = 20000000
    Found 1-bit register for signal <State>.
    Found 26-bit register for signal <SecondsCounter>.
    Found 26-bit adder for signal <SecondsCounter[25]_GND_13_o_add_8_OUT> created at line 29.
    Found 26-bit comparator lessequal for signal <n0009> created at line 28
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <OneSecElapseTime> synthesized.

Synthesizing Unit <NoteMap>.
    Related source file is "C:\Users\leversad\Documents\Courses\2015 Spring\ECE333\ECE333-Pong-LSW\ECE333-Pong-LSW\VGAControllerPhase2\NoteMap.v".
        NoteC = 3'b001
        NoteD = 3'b010
        NoteE = 3'b100
    Summary:
	inferred   2 Multiplexer(s).
Unit <NoteMap> synthesized.

Synthesizing Unit <ThreeMusicNotes>.
    Related source file is "C:\Users\leversad\Documents\Courses\2015 Spring\ECE333\ECE333-Pong-LSW\ECE333-Pong-LSW\VGAControllerPhase2\ThreeMusicNotes.v".
        NumberOfBits = 20
    Summary:
	no macro.
Unit <ThreeMusicNotes> synthesized.

Synthesizing Unit <InputModule>.
    Related source file is "C:\Users\leversad\Documents\Courses\2015 Spring\ECE333\ECE333-Pong-LSW\ECE333-Pong-LSW\VGAControllerPhase2\InputModule.v".
        NumberOfBits = 20
        MiddleC = 95556
        MiddleD = 85133
        MiddleE = 75843
        OutRange = 20'b00000000000000000000
    Found 20-bit register for signal <NoteD>.
    Found 20-bit register for signal <NoteE>.
    Found 20-bit register for signal <NoteC>.
    Summary:
	inferred  60 D-type flip-flop(s).
Unit <InputModule> synthesized.

Synthesizing Unit <Waveform>.
    Related source file is "C:\Users\leversad\Documents\Courses\2015 Spring\ECE333\ECE333-Pong-LSW\ECE333-Pong-LSW\VGAControllerPhase2\WaveForm.v".
        NumberOfBits = 20
    Found 1-bit register for signal <Waveform>.
    Found 20-bit register for signal <WaveformCounter>.
    Found 20-bit adder for signal <WaveformCounter[19]_GND_17_o_add_4_OUT> created at line 21.
    Found 20-bit comparator greater for signal <n0002> created at line 19
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <Waveform> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 20-bit adder                                          : 3
 26-bit adder                                          : 1
 27-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 1
# Registers                                            : 130
 1-bit register                                        : 115
 20-bit register                                       : 6
 26-bit register                                       : 1
 27-bit register                                       : 1
 4-bit register                                        : 6
 5-bit register                                        : 1
# Comparators                                          : 7
 20-bit comparator greater                             : 3
 26-bit comparator lessequal                           : 1
 27-bit comparator lessequal                           : 1
 4-bit comparator equal                                : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 62
 1-bit 2-to-1 multiplexer                              : 51
 20-bit 2-to-1 multiplexer                             : 3
 26-bit 2-to-1 multiplexer                             : 1
 27-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 1
 4-bit 20-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <NoteC_2> in Unit <UnitInput> is equivalent to the following 7 FFs/Latches, which will be removed : <NoteC_6> <NoteC_8> <NoteC_10> <NoteC_12> <NoteC_13> <NoteC_14> <NoteC_16> 
INFO:Xst:2261 - The FF/Latch <NoteD_0> in Unit <UnitInput> is equivalent to the following 7 FFs/Latches, which will be removed : <NoteD_2> <NoteD_3> <NoteD_7> <NoteD_10> <NoteD_11> <NoteD_14> <NoteD_16> 
INFO:Xst:2261 - The FF/Latch <NoteE_0> in Unit <UnitInput> is equivalent to the following 5 FFs/Latches, which will be removed : <NoteE_1> <NoteE_6> <NoteE_11> <NoteE_13> <NoteE_16> 
INFO:Xst:2261 - The FF/Latch <NoteC_0> in Unit <UnitInput> is equivalent to the following 37 FFs/Latches, which will be removed : <NoteC_1> <NoteC_3> <NoteC_4> <NoteC_5> <NoteC_7> <NoteC_9> <NoteC_11> <NoteC_15> <NoteC_17> <NoteC_18> <NoteC_19> <NoteD_1> <NoteD_4> <NoteD_5> <NoteD_6> <NoteD_8> <NoteD_9> <NoteD_12> <NoteD_13> <NoteD_15> <NoteD_17> <NoteD_18> <NoteD_19> <NoteE_2> <NoteE_3> <NoteE_4> <NoteE_5> <NoteE_7> <NoteE_8> <NoteE_9> <NoteE_10> <NoteE_12> <NoteE_14> <NoteE_15> <NoteE_17> <NoteE_18> <NoteE_19> 
WARNING:Xst:1710 - FF/Latch <Times<17>_1> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Times<16>_2> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Times<16>_3> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Times<16>_0> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Times<15>_0> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Times<15>_2> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Times<14>_1> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Times<14>_3> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Times<14>_0> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Times<13>_0> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Times<13>_2> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Times<12>_3> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Times<11>_0> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Times<12>_2> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Times<11>_3> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Times<9>_2> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Times<11>_2> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Times<8>_1> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <NoteC_0> (without init value) has a constant value of 0 in block <UnitInput>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Keys_31> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Keys_21> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Keys_11> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Keys_01> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Keys_3> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Keys_2> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Keys_1> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Keys_0> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Times_3> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Times_2> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Times_1> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Times_0> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Times<19>_0> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Times<18>_0> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Times<18>_1> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Times<19>_3> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Times<18>_3> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Keys<9>_2> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Keys<8>_2> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Keys<8>_3> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Keys<8>_0> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Keys_0_3> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Times_1_1> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Times_1_3> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Times_0_0> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Times_1_2> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Times_0_2> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Times_0_3> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Keys_1_2> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Keys_1_3> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Keys_1_0> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Keys_0_1> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Keys_0_2> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Times_0_1> (without init value) has a constant value of 1 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Keys_0_0> (without init value) has a constant value of 1 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Times<8>_2> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Times<8>_0> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Keys<18>_2> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Keys<18>_3> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Keys<15>_3> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Keys<14>_2> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Keys<16>_3> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Keys<14>_3> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Keys<13>_0> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Keys<13>_3> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Keys<12>_3> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Keys<13>_2> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Keys<11>_1> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Keys<11>_2> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Keys<10>_0> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Keys<10>_2> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Keys<11>_3> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Keys<9>_0> (without init value) has a constant value of 0 in block <Sheet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <NoteE<19:17>> (without init value) have a constant value of 0 in block <InputModule>.
WARNING:Xst:2404 -  FFs/Latches <NoteD<19:17>> (without init value) have a constant value of 0 in block <InputModule>.
WARNING:Xst:2404 -  FFs/Latches <NoteC<19:17>> (without init value) have a constant value of 0 in block <InputModule>.

Synthesizing (advanced) Unit <DelayLoop>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <DelayLoop> synthesized (advanced).

Synthesizing (advanced) Unit <MusicSheetReader>.
The following registers are absorbed into counter <CurrentAddress>: 1 register on signal <CurrentAddress>.
Unit <MusicSheetReader> synthesized (advanced).

Synthesizing (advanced) Unit <OneSecElapseTime>.
The following registers are absorbed into counter <SecondsCounter>: 1 register on signal <SecondsCounter>.
Unit <OneSecElapseTime> synthesized (advanced).

Synthesizing (advanced) Unit <PlayNote2>.
The following registers are absorbed into counter <ElapseSeconds>: 1 register on signal <ElapseSeconds>.
Unit <PlayNote2> synthesized (advanced).

Synthesizing (advanced) Unit <Waveform>.
The following registers are absorbed into counter <WaveformCounter>: 1 register on signal <WaveformCounter>.
Unit <Waveform> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 7
 20-bit up counter                                     : 3
 26-bit up counter                                     : 1
 27-bit up counter                                     : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Registers                                            : 186
 Flip-Flops                                            : 186
# Comparators                                          : 7
 20-bit comparator greater                             : 3
 26-bit comparator lessequal                           : 1
 27-bit comparator lessequal                           : 1
 4-bit comparator equal                                : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 55
 1-bit 2-to-1 multiplexer                              : 51
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 20-to-1 multiplexer                             : 2
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <Times<16>_2> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Times<16>_3> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Times<16>_0> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Times<15>_0> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Times<15>_2> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Times<14>_1> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Times<14>_3> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Times<14>_0> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Times<13>_0> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Times<13>_2> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Times<12>_3> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Times<11>_0> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Times<12>_2> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Times<11>_3> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Times<9>_2> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Times<11>_2> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Times<8>_1> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Keys_31> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Keys_21> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Keys_11> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Keys_01> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Keys_3> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Keys_2> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Keys_1> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Keys_0> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Times_3> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Times_2> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Times_1> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Times_0> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Times<19>_0> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Times<18>_0> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Times<18>_1> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Times<19>_3> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Times<18>_3> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Times<17>_1> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Keys<9>_2> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Keys<8>_2> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Keys<8>_3> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Keys<8>_0> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Keys_0_3> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Times_1_1> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Times_1_3> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Times_0_0> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Times_1_2> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Times_0_2> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Times_0_3> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Keys_1_2> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Keys_1_3> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Keys_1_0> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Keys_0_1> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Keys_0_2> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Times_0_1> (without init value) has a constant value of 1 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Keys_0_0> (without init value) has a constant value of 1 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Times<8>_2> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Times<8>_0> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Keys<18>_2> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Keys<18>_3> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Keys<15>_3> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Keys<14>_2> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Keys<16>_3> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Keys<14>_3> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Keys<13>_0> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Keys<13>_3> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Keys<12>_3> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Keys<13>_2> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Keys<11>_1> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Keys<11>_2> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Keys<10>_0> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Keys<10>_2> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Keys<11>_3> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Keys<9>_0> (without init value) has a constant value of 0 in block <MusicScore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <NoteD_15> (without init value) has a constant value of 0 in block <InputModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NoteD_13> (without init value) has a constant value of 0 in block <InputModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NoteD_12> (without init value) has a constant value of 0 in block <InputModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NoteD_9> (without init value) has a constant value of 0 in block <InputModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NoteD_8> (without init value) has a constant value of 0 in block <InputModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NoteD_6> (without init value) has a constant value of 0 in block <InputModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NoteD_5> (without init value) has a constant value of 0 in block <InputModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NoteD_4> (without init value) has a constant value of 0 in block <InputModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NoteD_1> (without init value) has a constant value of 0 in block <InputModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NoteE_15> (without init value) has a constant value of 0 in block <InputModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NoteE_14> (without init value) has a constant value of 0 in block <InputModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NoteE_12> (without init value) has a constant value of 0 in block <InputModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NoteE_10> (without init value) has a constant value of 0 in block <InputModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NoteE_9> (without init value) has a constant value of 0 in block <InputModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NoteE_8> (without init value) has a constant value of 0 in block <InputModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NoteE_7> (without init value) has a constant value of 0 in block <InputModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NoteE_5> (without init value) has a constant value of 0 in block <InputModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NoteE_4> (without init value) has a constant value of 0 in block <InputModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NoteE_3> (without init value) has a constant value of 0 in block <InputModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NoteE_2> (without init value) has a constant value of 0 in block <InputModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NoteC_15> (without init value) has a constant value of 0 in block <InputModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NoteC_11> (without init value) has a constant value of 0 in block <InputModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NoteC_9> (without init value) has a constant value of 0 in block <InputModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NoteC_7> (without init value) has a constant value of 0 in block <InputModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NoteC_5> (without init value) has a constant value of 0 in block <InputModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NoteC_4> (without init value) has a constant value of 0 in block <InputModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NoteC_3> (without init value) has a constant value of 0 in block <InputModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NoteC_1> (without init value) has a constant value of 0 in block <InputModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NoteC_0> (without init value) has a constant value of 0 in block <InputModule>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <NoteC_2> in Unit <InputModule> is equivalent to the following 7 FFs/Latches, which will be removed : <NoteC_6> <NoteC_8> <NoteC_10> <NoteC_12> <NoteC_13> <NoteC_14> <NoteC_16> 
INFO:Xst:2261 - The FF/Latch <NoteD_0> in Unit <InputModule> is equivalent to the following 7 FFs/Latches, which will be removed : <NoteD_2> <NoteD_3> <NoteD_7> <NoteD_10> <NoteD_11> <NoteD_14> <NoteD_16> 
INFO:Xst:2261 - The FF/Latch <NoteE_0> in Unit <InputModule> is equivalent to the following 5 FFs/Latches, which will be removed : <NoteE_1> <NoteE_6> <NoteE_11> <NoteE_13> <NoteE_16> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <State[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <State[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 001
 01    | 010
 11    | 100
-------------------
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    Times<7>_1 in unit <MusicScore>
    Times<7>_2 in unit <MusicScore>
    Times<7>_0 in unit <MusicScore>
    Times<7>_3 in unit <MusicScore>
    Times<6>_0 in unit <MusicScore>
    Times<6>_2 in unit <MusicScore>
    Times<6>_3 in unit <MusicScore>
    Times<6>_1 in unit <MusicScore>
    Times<5>_0 in unit <MusicScore>
    Times<5>_1 in unit <MusicScore>
    Times<5>_3 in unit <MusicScore>
    Times<4>_0 in unit <MusicScore>
    Times<5>_2 in unit <MusicScore>
    Times<4>_1 in unit <MusicScore>
    Times<4>_2 in unit <MusicScore>
    Times<3>_0 in unit <MusicScore>
    Times<3>_1 in unit <MusicScore>
    Times<4>_3 in unit <MusicScore>
    Times<3>_2 in unit <MusicScore>
    Times<3>_3 in unit <MusicScore>
    Times<2>_1 in unit <MusicScore>
    Times<2>_2 in unit <MusicScore>
    Times<2>_0 in unit <MusicScore>
    Times<2>_3 in unit <MusicScore>
    Times<1>_0 in unit <MusicScore>
    Keys<7>_1 in unit <MusicScore>
    Keys<7>_2 in unit <MusicScore>
    Keys<7>_0 in unit <MusicScore>
    Keys<6>_0 in unit <MusicScore>
    Keys<6>_1 in unit <MusicScore>
    Keys<7>_3 in unit <MusicScore>
    Keys<6>_3 in unit <MusicScore>
    Keys<5>_0 in unit <MusicScore>
    Keys<6>_2 in unit <MusicScore>
    Keys<5>_1 in unit <MusicScore>
    Keys<5>_2 in unit <MusicScore>
    Keys<4>_0 in unit <MusicScore>
    Keys<4>_1 in unit <MusicScore>
    Keys<5>_3 in unit <MusicScore>
    Keys<4>_2 in unit <MusicScore>
    Keys<4>_3 in unit <MusicScore>
    Keys<3>_1 in unit <MusicScore>
    Keys<3>_2 in unit <MusicScore>
    Keys<3>_0 in unit <MusicScore>
    Keys<3>_3 in unit <MusicScore>
    Keys<2>_0 in unit <MusicScore>
    Keys<2>_2 in unit <MusicScore>
    Keys<2>_3 in unit <MusicScore>
    Keys<2>_1 in unit <MusicScore>
    Keys<1>_1 in unit <MusicScore>


Optimizing unit <PlaySound> ...

Optimizing unit <MusicScore> ...

Optimizing unit <MusicSheetReader> ...

Optimizing unit <PlayNote2> ...

Optimizing unit <OneSecElapseTime> ...

Optimizing unit <Waveform> ...
WARNING:Xst:1710 - FF/Latch <PlayDebounce/Timer/count_17> (without init value) has a constant value of 0 in block <PlaySound>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PlayDebounce/Timer/count_18> (without init value) has a constant value of 0 in block <PlaySound>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PlayDebounce/Timer/count_19> (without init value) has a constant value of 0 in block <PlaySound>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PlayDebounce/Timer/count_20> (without init value) has a constant value of 0 in block <PlaySound>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PlayDebounce/Timer/count_21> (without init value) has a constant value of 0 in block <PlaySound>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PlayDebounce/Timer/count_22> (without init value) has a constant value of 0 in block <PlaySound>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PlayDebounce/Timer/count_23> (without init value) has a constant value of 0 in block <PlaySound>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PlayDebounce/Timer/count_24> (without init value) has a constant value of 0 in block <PlaySound>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PlayDebounce/Timer/count_25> (without init value) has a constant value of 0 in block <PlaySound>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PlayDebounce/Timer/count_26> (without init value) has a constant value of 0 in block <PlaySound>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NoteUnit/NoteCWave/WaveformCounter_17> (without init value) has a constant value of 0 in block <PlaySound>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NoteUnit/NoteCWave/WaveformCounter_18> (without init value) has a constant value of 0 in block <PlaySound>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NoteUnit/NoteCWave/WaveformCounter_19> (without init value) has a constant value of 0 in block <PlaySound>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NoteUnit/NoteDWave/WaveformCounter_17> (without init value) has a constant value of 0 in block <PlaySound>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NoteUnit/NoteDWave/WaveformCounter_18> (without init value) has a constant value of 0 in block <PlaySound>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NoteUnit/NoteDWave/WaveformCounter_19> (without init value) has a constant value of 0 in block <PlaySound>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NoteUnit/NoteEWave/WaveformCounter_17> (without init value) has a constant value of 0 in block <PlaySound>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NoteUnit/NoteEWave/WaveformCounter_18> (without init value) has a constant value of 0 in block <PlaySound>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <NoteUnit/NoteEWave/WaveformCounter_19> (without init value) has a constant value of 0 in block <PlaySound>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PlayNoteUnit/Timer/SecondsCounter_25> (without init value) has a constant value of 0 in block <PlaySound>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Sheet/Times<1>_0> in Unit <PlaySound> is equivalent to the following FF/Latch, which will be removed : <Sheet/Keys<1>_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block PlaySound, actual ratio is 5.
FlipFlop NoteUnit/UnitInput/NoteC_2 has been replicated 1 time(s)
FlipFlop NoteUnit/UnitInput/NoteD_0 has been replicated 1 time(s)
FlipFlop NoteUnit/UnitInput/NoteE_0 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 224
 Flip-Flops                                            : 224

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : PlaySound.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 610
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 1
#      LUT2                        : 99
#      LUT3                        : 102
#      LUT4                        : 22
#      LUT5                        : 118
#      LUT6                        : 36
#      MUXCY                       : 134
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 93
# FlipFlops/Latches                : 273
#      FD                          : 2
#      FDC                         : 83
#      FDCE                        : 9
#      FDE                         : 8
#      FDP                         : 49
#      FDR                         : 21
#      FDRE                        : 51
#      FDS                         : 1
#      LDC                         : 49
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 5
#      IBUF                        : 3
#      IBUFG                       : 1
#      OBUF                        : 1
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             273  out of  18224     1%  
 Number of Slice LUTs:                  379  out of   9112     4%  
    Number used as Logic:               379  out of   9112     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    450
   Number with an unused Flip Flop:     177  out of    450    39%  
   Number with an unused LUT:            71  out of    450    15%  
   Number of fully used LUT-FF pairs:   202  out of    450    44%  
   Number of unique control sets:       157

IO Utilization: 
 Number of IOs:                           5
 Number of bonded IOBs:                   5  out of    232     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------+------------------------------+-------+
Clock Signal                                                                 | Clock buffer(FF name)        | Load  |
-----------------------------------------------------------------------------+------------------------------+-------+
Clock100MHz                                                                  | DCM_SP:CLK0                  | 224   |
Sheet/GND_10_o_Times[7][1]_AND_160_o(Sheet/GND_10_o_Times[7][1]_AND_160_o1:O)| NONE(*)(Sheet/Times<7>_1_LDC)| 1     |
Sheet/GND_10_o_Times[7][2]_AND_158_o(Sheet/GND_10_o_Times[7][2]_AND_158_o1:O)| NONE(*)(Sheet/Times<7>_2_LDC)| 1     |
Sheet/GND_10_o_Times[7][0]_AND_162_o(Sheet/GND_10_o_Times[7][0]_AND_162_o1:O)| NONE(*)(Sheet/Times<7>_0_LDC)| 1     |
Sheet/GND_10_o_Times[7][3]_AND_156_o(Sheet/GND_10_o_Times[7][3]_AND_156_o1:O)| NONE(*)(Sheet/Times<7>_3_LDC)| 1     |
Sheet/GND_10_o_Times[6][0]_AND_154_o(Sheet/GND_10_o_Times[6][0]_AND_154_o1:O)| NONE(*)(Sheet/Times<6>_0_LDC)| 1     |
Sheet/GND_10_o_Times[6][2]_AND_150_o(Sheet/GND_10_o_Times[6][2]_AND_150_o1:O)| NONE(*)(Sheet/Times<6>_2_LDC)| 1     |
Sheet/GND_10_o_Times[6][3]_AND_148_o(Sheet/GND_10_o_Times[6][3]_AND_148_o1:O)| NONE(*)(Sheet/Times<6>_3_LDC)| 1     |
Sheet/GND_10_o_Times[6][1]_AND_152_o(Sheet/GND_10_o_Times[6][1]_AND_152_o1:O)| NONE(*)(Sheet/Times<6>_1_LDC)| 1     |
Sheet/GND_10_o_Times[5][0]_AND_146_o(Sheet/GND_10_o_Times[5][0]_AND_146_o1:O)| NONE(*)(Sheet/Times<5>_0_LDC)| 1     |
Sheet/GND_10_o_Times[5][1]_AND_144_o(Sheet/GND_10_o_Times[5][1]_AND_144_o1:O)| NONE(*)(Sheet/Times<5>_1_LDC)| 1     |
Sheet/GND_10_o_Times[5][3]_AND_140_o(Sheet/GND_10_o_Times[5][3]_AND_140_o1:O)| NONE(*)(Sheet/Times<5>_3_LDC)| 1     |
Sheet/GND_10_o_Times[4][0]_AND_138_o(Sheet/GND_10_o_Times[4][0]_AND_138_o1:O)| NONE(*)(Sheet/Times<4>_0_LDC)| 1     |
Sheet/GND_10_o_Times[5][2]_AND_142_o(Sheet/GND_10_o_Times[5][2]_AND_142_o1:O)| NONE(*)(Sheet/Times<5>_2_LDC)| 1     |
Sheet/GND_10_o_Times[4][1]_AND_136_o(Sheet/GND_10_o_Times[4][1]_AND_136_o1:O)| NONE(*)(Sheet/Times<4>_1_LDC)| 1     |
Sheet/GND_10_o_Times[4][2]_AND_134_o(Sheet/GND_10_o_Times[4][2]_AND_134_o1:O)| NONE(*)(Sheet/Times<4>_2_LDC)| 1     |
Sheet/GND_10_o_Times[3][0]_AND_130_o(Sheet/GND_10_o_Times[3][0]_AND_130_o1:O)| NONE(*)(Sheet/Times<3>_0_LDC)| 1     |
Sheet/GND_10_o_Times[3][1]_AND_128_o(Sheet/GND_10_o_Times[3][1]_AND_128_o1:O)| NONE(*)(Sheet/Times<3>_1_LDC)| 1     |
Sheet/GND_10_o_Times[4][3]_AND_132_o(Sheet/GND_10_o_Times[4][3]_AND_132_o1:O)| NONE(*)(Sheet/Times<4>_3_LDC)| 1     |
Sheet/GND_10_o_Times[3][2]_AND_126_o(Sheet/GND_10_o_Times[3][2]_AND_126_o1:O)| NONE(*)(Sheet/Times<3>_2_LDC)| 1     |
Sheet/GND_10_o_Times[3][3]_AND_124_o(Sheet/GND_10_o_Times[3][3]_AND_124_o1:O)| NONE(*)(Sheet/Times<3>_3_LDC)| 1     |
Sheet/GND_10_o_Times[2][1]_AND_120_o(Sheet/GND_10_o_Times[2][1]_AND_120_o1:O)| NONE(*)(Sheet/Times<2>_1_LDC)| 1     |
Sheet/GND_10_o_Times[2][2]_AND_118_o(Sheet/GND_10_o_Times[2][2]_AND_118_o1:O)| NONE(*)(Sheet/Times<2>_2_LDC)| 1     |
Sheet/GND_10_o_Times[2][0]_AND_122_o(Sheet/GND_10_o_Times[2][0]_AND_122_o1:O)| NONE(*)(Sheet/Times<2>_0_LDC)| 1     |
Sheet/GND_10_o_Times[2][3]_AND_116_o(Sheet/GND_10_o_Times[2][3]_AND_116_o1:O)| NONE(*)(Sheet/Times<2>_3_LDC)| 1     |
Sheet/GND_10_o_GND_10_o_AND_64_o(Sheet/GND_10_o_GND_10_o_AND_64_o1:O)        | NONE(*)(Sheet/Times<1>_0_LDC)| 1     |
Sheet/GND_10_o_Keys[7][1]_AND_110_o(Sheet/GND_10_o_Keys[7][1]_AND_110_o1:O)  | NONE(*)(Sheet/Keys<7>_1_LDC) | 1     |
Sheet/GND_10_o_Keys[7][2]_AND_108_o(Sheet/GND_10_o_Keys[7][2]_AND_108_o1:O)  | NONE(*)(Sheet/Keys<7>_2_LDC) | 1     |
Sheet/GND_10_o_Keys[7][0]_AND_112_o(Sheet/GND_10_o_Keys[7][0]_AND_112_o1:O)  | NONE(*)(Sheet/Keys<7>_0_LDC) | 1     |
Sheet/GND_10_o_Keys[6][0]_AND_104_o(Sheet/GND_10_o_Keys[6][0]_AND_104_o1:O)  | NONE(*)(Sheet/Keys<6>_0_LDC) | 1     |
Sheet/GND_10_o_Keys[6][1]_AND_102_o(Sheet/GND_10_o_Keys[6][1]_AND_102_o1:O)  | NONE(*)(Sheet/Keys<6>_1_LDC) | 1     |
Sheet/GND_10_o_Keys[7][3]_AND_106_o(Sheet/GND_10_o_Keys[7][3]_AND_106_o1:O)  | NONE(*)(Sheet/Keys<7>_3_LDC) | 1     |
Sheet/GND_10_o_Keys[6][3]_AND_98_o(Sheet/GND_10_o_Keys[6][3]_AND_98_o1:O)    | NONE(*)(Sheet/Keys<6>_3_LDC) | 1     |
Sheet/GND_10_o_Keys[5][0]_AND_96_o(Sheet/GND_10_o_Keys[5][0]_AND_96_o1:O)    | NONE(*)(Sheet/Keys<5>_0_LDC) | 1     |
Sheet/GND_10_o_Keys[6][2]_AND_100_o(Sheet/GND_10_o_Keys[6][2]_AND_100_o1:O)  | NONE(*)(Sheet/Keys<6>_2_LDC) | 1     |
Sheet/GND_10_o_Keys[5][1]_AND_94_o(Sheet/GND_10_o_Keys[5][1]_AND_94_o1:O)    | NONE(*)(Sheet/Keys<5>_1_LDC) | 1     |
Sheet/GND_10_o_Keys[5][2]_AND_92_o(Sheet/GND_10_o_Keys[5][2]_AND_92_o1:O)    | NONE(*)(Sheet/Keys<5>_2_LDC) | 1     |
Sheet/GND_10_o_Keys[4][0]_AND_88_o(Sheet/GND_10_o_Keys[4][0]_AND_88_o1:O)    | NONE(*)(Sheet/Keys<4>_0_LDC) | 1     |
Sheet/GND_10_o_Keys[4][1]_AND_86_o(Sheet/GND_10_o_Keys[4][1]_AND_86_o1:O)    | NONE(*)(Sheet/Keys<4>_1_LDC) | 1     |
Sheet/GND_10_o_Keys[5][3]_AND_90_o(Sheet/GND_10_o_Keys[5][3]_AND_90_o1:O)    | NONE(*)(Sheet/Keys<5>_3_LDC) | 1     |
Sheet/GND_10_o_Keys[4][2]_AND_84_o(Sheet/GND_10_o_Keys[4][2]_AND_84_o1:O)    | NONE(*)(Sheet/Keys<4>_2_LDC) | 1     |
Sheet/GND_10_o_Keys[4][3]_AND_82_o(Sheet/GND_10_o_Keys[4][3]_AND_82_o1:O)    | NONE(*)(Sheet/Keys<4>_3_LDC) | 1     |
Sheet/GND_10_o_Keys[3][1]_AND_78_o(Sheet/GND_10_o_Keys[3][1]_AND_78_o1:O)    | NONE(*)(Sheet/Keys<3>_1_LDC) | 1     |
Sheet/GND_10_o_Keys[3][2]_AND_76_o(Sheet/GND_10_o_Keys[3][2]_AND_76_o1:O)    | NONE(*)(Sheet/Keys<3>_2_LDC) | 1     |
Sheet/GND_10_o_Keys[3][0]_AND_80_o(Sheet/GND_10_o_Keys[3][0]_AND_80_o1:O)    | NONE(*)(Sheet/Keys<3>_0_LDC) | 1     |
Sheet/GND_10_o_Keys[3][3]_AND_74_o(Sheet/GND_10_o_Keys[3][3]_AND_74_o1:O)    | NONE(*)(Sheet/Keys<3>_3_LDC) | 1     |
Sheet/GND_10_o_Keys[2][0]_AND_72_o(Sheet/GND_10_o_Keys[2][0]_AND_72_o1:O)    | NONE(*)(Sheet/Keys<2>_0_LDC) | 1     |
Sheet/GND_10_o_Keys[2][2]_AND_68_o(Sheet/GND_10_o_Keys[2][2]_AND_68_o1:O)    | NONE(*)(Sheet/Keys<2>_2_LDC) | 1     |
Sheet/GND_10_o_Keys[2][3]_AND_66_o(Sheet/GND_10_o_Keys[2][3]_AND_66_o1:O)    | NONE(*)(Sheet/Keys<2>_3_LDC) | 1     |
Sheet/GND_10_o_Keys[2][1]_AND_70_o(Sheet/GND_10_o_Keys[2][1]_AND_70_o1:O)    | NONE(*)(Sheet/Keys<2>_1_LDC) | 1     |
-----------------------------------------------------------------------------+------------------------------+-------+
(*) These 49 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.649ns (Maximum Frequency: 215.082MHz)
   Minimum input arrival time before clock: 4.869ns
   Maximum output required time after clock: 4.647ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock100MHz'
  Clock period: 4.649ns (frequency: 215.082MHz)
  Total number of paths / destination ports: 43752 / 397
-------------------------------------------------------------------------
Delay:               4.649ns (Levels of Logic = 3)
  Source:            PlayNoteUnit/Timer/SecondsCounter_5 (FF)
  Destination:       PlayNoteUnit/ElapseSeconds_3 (FF)
  Source Clock:      Clock100MHz rising
  Destination Clock: Clock100MHz rising

  Data Path: PlayNoteUnit/Timer/SecondsCounter_5 to PlayNoteUnit/ElapseSeconds_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   1.015  PlayNoteUnit/Timer/SecondsCounter_5 (PlayNoteUnit/Timer/SecondsCounter_5)
     LUT6:I0->O            1   0.203   0.827  PlayNoteUnit/Timer/_n0158<25>3 (PlayNoteUnit/Timer/_n0158<25>2)
     LUT5:I1->O            6   0.203   0.745  PlayNoteUnit/Timer/_n0158<25>5 (PlayNoteUnit/Timeout)
     LUT3:I2->O            4   0.205   0.683  PlayNoteUnit/_n0039_inv1 (PlayNoteUnit/_n0039_inv)
     FDCE:CE                   0.322          PlayNoteUnit/ElapseSeconds_0
    ----------------------------------------
    Total                      4.649ns (1.380ns logic, 3.269ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Times[7][1]_AND_160_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            Sheet/Times<7>_1_LDC (LATCH)
  Destination:       Sheet/Times<7>_1_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Times[7][1]_AND_160_o falling
  Destination Clock: Sheet/GND_10_o_Times[7][1]_AND_160_o falling

  Data Path: Sheet/Times<7>_1_LDC to Sheet/Times<7>_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  Sheet/Times<7>_1_LDC (Sheet/Times<7>_1_LDC)
     LUT5:I1->O            2   0.203   0.616  Sheet/GND_10_o_Times[7][1]_AND_161_o1 (Sheet/GND_10_o_Times[7][1]_AND_161_o)
     LDC:CLR                   0.430          Sheet/Times<7>_1_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Times[7][2]_AND_158_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            Sheet/Times<7>_2_LDC (LATCH)
  Destination:       Sheet/Times<7>_2_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Times[7][2]_AND_158_o falling
  Destination Clock: Sheet/GND_10_o_Times[7][2]_AND_158_o falling

  Data Path: Sheet/Times<7>_2_LDC to Sheet/Times<7>_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  Sheet/Times<7>_2_LDC (Sheet/Times<7>_2_LDC)
     LUT5:I1->O            2   0.203   0.616  Sheet/GND_10_o_Times[7][2]_AND_159_o1 (Sheet/GND_10_o_Times[7][2]_AND_159_o)
     LDC:CLR                   0.430          Sheet/Times<7>_2_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Times[7][0]_AND_162_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            Sheet/Times<7>_0_LDC (LATCH)
  Destination:       Sheet/Times<7>_0_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Times[7][0]_AND_162_o falling
  Destination Clock: Sheet/GND_10_o_Times[7][0]_AND_162_o falling

  Data Path: Sheet/Times<7>_0_LDC to Sheet/Times<7>_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  Sheet/Times<7>_0_LDC (Sheet/Times<7>_0_LDC)
     LUT5:I1->O            2   0.203   0.616  Sheet/GND_10_o_Times[7][0]_AND_163_o1 (Sheet/GND_10_o_Times[7][0]_AND_163_o)
     LDC:CLR                   0.430          Sheet/Times<7>_0_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Times[7][3]_AND_156_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            Sheet/Times<7>_3_LDC (LATCH)
  Destination:       Sheet/Times<7>_3_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Times[7][3]_AND_156_o falling
  Destination Clock: Sheet/GND_10_o_Times[7][3]_AND_156_o falling

  Data Path: Sheet/Times<7>_3_LDC to Sheet/Times<7>_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  Sheet/Times<7>_3_LDC (Sheet/Times<7>_3_LDC)
     LUT5:I1->O            2   0.203   0.616  Sheet/GND_10_o_Times[7][3]_AND_157_o1 (Sheet/GND_10_o_Times[7][3]_AND_157_o)
     LDC:CLR                   0.430          Sheet/Times<7>_3_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Times[6][0]_AND_154_o'
  Clock period: 2.629ns (frequency: 380.445MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.629ns (Levels of Logic = 1)
  Source:            Sheet/Times<6>_0_LDC (LATCH)
  Destination:       Sheet/Times<6>_0_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Times[6][0]_AND_154_o falling
  Destination Clock: Sheet/GND_10_o_Times[6][0]_AND_154_o falling

  Data Path: Sheet/Times<6>_0_LDC to Sheet/Times<6>_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Sheet/Times<6>_0_LDC (Sheet/Times<6>_0_LDC)
     LUT5:I2->O            2   0.205   0.616  Sheet/GND_10_o_Times[6][0]_AND_155_o1 (Sheet/GND_10_o_Times[6][0]_AND_155_o)
     LDC:CLR                   0.430          Sheet/Times<6>_0_LDC
    ----------------------------------------
    Total                      2.629ns (1.133ns logic, 1.496ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Times[6][2]_AND_150_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            Sheet/Times<6>_2_LDC (LATCH)
  Destination:       Sheet/Times<6>_2_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Times[6][2]_AND_150_o falling
  Destination Clock: Sheet/GND_10_o_Times[6][2]_AND_150_o falling

  Data Path: Sheet/Times<6>_2_LDC to Sheet/Times<6>_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  Sheet/Times<6>_2_LDC (Sheet/Times<6>_2_LDC)
     LUT5:I1->O            2   0.203   0.616  Sheet/GND_10_o_Times[6][2]_AND_151_o1 (Sheet/GND_10_o_Times[6][2]_AND_151_o)
     LDC:CLR                   0.430          Sheet/Times<6>_2_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Times[6][3]_AND_148_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            Sheet/Times<6>_3_LDC (LATCH)
  Destination:       Sheet/Times<6>_3_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Times[6][3]_AND_148_o falling
  Destination Clock: Sheet/GND_10_o_Times[6][3]_AND_148_o falling

  Data Path: Sheet/Times<6>_3_LDC to Sheet/Times<6>_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  Sheet/Times<6>_3_LDC (Sheet/Times<6>_3_LDC)
     LUT5:I1->O            2   0.203   0.616  Sheet/GND_10_o_Times[6][3]_AND_149_o1 (Sheet/GND_10_o_Times[6][3]_AND_149_o)
     LDC:CLR                   0.430          Sheet/Times<6>_3_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Times[6][1]_AND_152_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            Sheet/Times<6>_1_LDC (LATCH)
  Destination:       Sheet/Times<6>_1_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Times[6][1]_AND_152_o falling
  Destination Clock: Sheet/GND_10_o_Times[6][1]_AND_152_o falling

  Data Path: Sheet/Times<6>_1_LDC to Sheet/Times<6>_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  Sheet/Times<6>_1_LDC (Sheet/Times<6>_1_LDC)
     LUT5:I1->O            2   0.203   0.616  Sheet/GND_10_o_Times[6][1]_AND_153_o1 (Sheet/GND_10_o_Times[6][1]_AND_153_o)
     LDC:CLR                   0.430          Sheet/Times<6>_1_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Times[5][0]_AND_146_o'
  Clock period: 2.629ns (frequency: 380.445MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.629ns (Levels of Logic = 1)
  Source:            Sheet/Times<5>_0_LDC (LATCH)
  Destination:       Sheet/Times<5>_0_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Times[5][0]_AND_146_o falling
  Destination Clock: Sheet/GND_10_o_Times[5][0]_AND_146_o falling

  Data Path: Sheet/Times<5>_0_LDC to Sheet/Times<5>_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Sheet/Times<5>_0_LDC (Sheet/Times<5>_0_LDC)
     LUT5:I2->O            2   0.205   0.616  Sheet/GND_10_o_Times[5][0]_AND_147_o1 (Sheet/GND_10_o_Times[5][0]_AND_147_o)
     LDC:CLR                   0.430          Sheet/Times<5>_0_LDC
    ----------------------------------------
    Total                      2.629ns (1.133ns logic, 1.496ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Times[5][1]_AND_144_o'
  Clock period: 2.678ns (frequency: 373.441MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.678ns (Levels of Logic = 1)
  Source:            Sheet/Times<5>_1_LDC (LATCH)
  Destination:       Sheet/Times<5>_1_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Times[5][1]_AND_144_o falling
  Destination Clock: Sheet/GND_10_o_Times[5][1]_AND_144_o falling

  Data Path: Sheet/Times<5>_1_LDC to Sheet/Times<5>_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.931  Sheet/Times<5>_1_LDC (Sheet/Times<5>_1_LDC)
     LUT5:I1->O            2   0.203   0.616  Sheet/GND_10_o_Times[5][1]_AND_145_o1 (Sheet/GND_10_o_Times[5][1]_AND_145_o)
     LDC:CLR                   0.430          Sheet/Times<5>_1_LDC
    ----------------------------------------
    Total                      2.678ns (1.131ns logic, 1.547ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Times[5][3]_AND_140_o'
  Clock period: 2.678ns (frequency: 373.441MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.678ns (Levels of Logic = 1)
  Source:            Sheet/Times<5>_3_LDC (LATCH)
  Destination:       Sheet/Times<5>_3_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Times[5][3]_AND_140_o falling
  Destination Clock: Sheet/GND_10_o_Times[5][3]_AND_140_o falling

  Data Path: Sheet/Times<5>_3_LDC to Sheet/Times<5>_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.931  Sheet/Times<5>_3_LDC (Sheet/Times<5>_3_LDC)
     LUT5:I1->O            2   0.203   0.616  Sheet/GND_10_o_Times[5][3]_AND_141_o1 (Sheet/GND_10_o_Times[5][3]_AND_141_o)
     LDC:CLR                   0.430          Sheet/Times<5>_3_LDC
    ----------------------------------------
    Total                      2.678ns (1.131ns logic, 1.547ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Times[4][0]_AND_138_o'
  Clock period: 2.661ns (frequency: 375.827MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.661ns (Levels of Logic = 1)
  Source:            Sheet/Times<4>_0_LDC (LATCH)
  Destination:       Sheet/Times<4>_0_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Times[4][0]_AND_138_o falling
  Destination Clock: Sheet/GND_10_o_Times[4][0]_AND_138_o falling

  Data Path: Sheet/Times<4>_0_LDC to Sheet/Times<4>_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  Sheet/Times<4>_0_LDC (Sheet/Times<4>_0_LDC)
     LUT5:I2->O            2   0.205   0.616  Sheet/GND_10_o_Times[4][0]_AND_139_o1 (Sheet/GND_10_o_Times[4][0]_AND_139_o)
     LDC:CLR                   0.430          Sheet/Times<4>_0_LDC
    ----------------------------------------
    Total                      2.661ns (1.133ns logic, 1.528ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Times[5][2]_AND_142_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            Sheet/Times<5>_2_LDC (LATCH)
  Destination:       Sheet/Times<5>_2_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Times[5][2]_AND_142_o falling
  Destination Clock: Sheet/GND_10_o_Times[5][2]_AND_142_o falling

  Data Path: Sheet/Times<5>_2_LDC to Sheet/Times<5>_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  Sheet/Times<5>_2_LDC (Sheet/Times<5>_2_LDC)
     LUT5:I1->O            2   0.203   0.616  Sheet/GND_10_o_Times[5][2]_AND_143_o1 (Sheet/GND_10_o_Times[5][2]_AND_143_o)
     LDC:CLR                   0.430          Sheet/Times<5>_2_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Times[4][1]_AND_136_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            Sheet/Times<4>_1_LDC (LATCH)
  Destination:       Sheet/Times<4>_1_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Times[4][1]_AND_136_o falling
  Destination Clock: Sheet/GND_10_o_Times[4][1]_AND_136_o falling

  Data Path: Sheet/Times<4>_1_LDC to Sheet/Times<4>_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  Sheet/Times<4>_1_LDC (Sheet/Times<4>_1_LDC)
     LUT5:I1->O            2   0.203   0.616  Sheet/GND_10_o_Times[4][1]_AND_137_o1 (Sheet/GND_10_o_Times[4][1]_AND_137_o)
     LDC:CLR                   0.430          Sheet/Times<4>_1_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Times[4][2]_AND_134_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            Sheet/Times<4>_2_LDC (LATCH)
  Destination:       Sheet/Times<4>_2_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Times[4][2]_AND_134_o falling
  Destination Clock: Sheet/GND_10_o_Times[4][2]_AND_134_o falling

  Data Path: Sheet/Times<4>_2_LDC to Sheet/Times<4>_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  Sheet/Times<4>_2_LDC (Sheet/Times<4>_2_LDC)
     LUT5:I1->O            2   0.203   0.616  Sheet/GND_10_o_Times[4][2]_AND_135_o1 (Sheet/GND_10_o_Times[4][2]_AND_135_o)
     LDC:CLR                   0.430          Sheet/Times<4>_2_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Times[3][0]_AND_130_o'
  Clock period: 2.629ns (frequency: 380.445MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.629ns (Levels of Logic = 1)
  Source:            Sheet/Times<3>_0_LDC (LATCH)
  Destination:       Sheet/Times<3>_0_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Times[3][0]_AND_130_o falling
  Destination Clock: Sheet/GND_10_o_Times[3][0]_AND_130_o falling

  Data Path: Sheet/Times<3>_0_LDC to Sheet/Times<3>_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Sheet/Times<3>_0_LDC (Sheet/Times<3>_0_LDC)
     LUT5:I2->O            2   0.205   0.616  Sheet/GND_10_o_Times[3][0]_AND_131_o1 (Sheet/GND_10_o_Times[3][0]_AND_131_o)
     LDC:CLR                   0.430          Sheet/Times<3>_0_LDC
    ----------------------------------------
    Total                      2.629ns (1.133ns logic, 1.496ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Times[3][1]_AND_128_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            Sheet/Times<3>_1_LDC (LATCH)
  Destination:       Sheet/Times<3>_1_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Times[3][1]_AND_128_o falling
  Destination Clock: Sheet/GND_10_o_Times[3][1]_AND_128_o falling

  Data Path: Sheet/Times<3>_1_LDC to Sheet/Times<3>_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  Sheet/Times<3>_1_LDC (Sheet/Times<3>_1_LDC)
     LUT5:I1->O            2   0.203   0.616  Sheet/GND_10_o_Times[3][1]_AND_129_o1 (Sheet/GND_10_o_Times[3][1]_AND_129_o)
     LDC:CLR                   0.430          Sheet/Times<3>_1_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Times[4][3]_AND_132_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            Sheet/Times<4>_3_LDC (LATCH)
  Destination:       Sheet/Times<4>_3_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Times[4][3]_AND_132_o falling
  Destination Clock: Sheet/GND_10_o_Times[4][3]_AND_132_o falling

  Data Path: Sheet/Times<4>_3_LDC to Sheet/Times<4>_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  Sheet/Times<4>_3_LDC (Sheet/Times<4>_3_LDC)
     LUT5:I1->O            2   0.203   0.616  Sheet/GND_10_o_Times[4][3]_AND_133_o1 (Sheet/GND_10_o_Times[4][3]_AND_133_o)
     LDC:CLR                   0.430          Sheet/Times<4>_3_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Times[3][2]_AND_126_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            Sheet/Times<3>_2_LDC (LATCH)
  Destination:       Sheet/Times<3>_2_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Times[3][2]_AND_126_o falling
  Destination Clock: Sheet/GND_10_o_Times[3][2]_AND_126_o falling

  Data Path: Sheet/Times<3>_2_LDC to Sheet/Times<3>_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  Sheet/Times<3>_2_LDC (Sheet/Times<3>_2_LDC)
     LUT5:I1->O            2   0.203   0.616  Sheet/GND_10_o_Times[3][2]_AND_127_o1 (Sheet/GND_10_o_Times[3][2]_AND_127_o)
     LDC:CLR                   0.430          Sheet/Times<3>_2_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Times[3][3]_AND_124_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            Sheet/Times<3>_3_LDC (LATCH)
  Destination:       Sheet/Times<3>_3_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Times[3][3]_AND_124_o falling
  Destination Clock: Sheet/GND_10_o_Times[3][3]_AND_124_o falling

  Data Path: Sheet/Times<3>_3_LDC to Sheet/Times<3>_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  Sheet/Times<3>_3_LDC (Sheet/Times<3>_3_LDC)
     LUT5:I1->O            2   0.203   0.616  Sheet/GND_10_o_Times[3][3]_AND_125_o1 (Sheet/GND_10_o_Times[3][3]_AND_125_o)
     LDC:CLR                   0.430          Sheet/Times<3>_3_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Times[2][1]_AND_120_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            Sheet/Times<2>_1_LDC (LATCH)
  Destination:       Sheet/Times<2>_1_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Times[2][1]_AND_120_o falling
  Destination Clock: Sheet/GND_10_o_Times[2][1]_AND_120_o falling

  Data Path: Sheet/Times<2>_1_LDC to Sheet/Times<2>_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  Sheet/Times<2>_1_LDC (Sheet/Times<2>_1_LDC)
     LUT5:I1->O            2   0.203   0.616  Sheet/GND_10_o_Times[2][1]_AND_121_o1 (Sheet/GND_10_o_Times[2][1]_AND_121_o)
     LDC:CLR                   0.430          Sheet/Times<2>_1_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Times[2][2]_AND_118_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            Sheet/Times<2>_2_LDC (LATCH)
  Destination:       Sheet/Times<2>_2_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Times[2][2]_AND_118_o falling
  Destination Clock: Sheet/GND_10_o_Times[2][2]_AND_118_o falling

  Data Path: Sheet/Times<2>_2_LDC to Sheet/Times<2>_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  Sheet/Times<2>_2_LDC (Sheet/Times<2>_2_LDC)
     LUT5:I1->O            2   0.203   0.616  Sheet/GND_10_o_Times[2][2]_AND_119_o1 (Sheet/GND_10_o_Times[2][2]_AND_119_o)
     LDC:CLR                   0.430          Sheet/Times<2>_2_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Times[2][0]_AND_122_o'
  Clock period: 2.629ns (frequency: 380.445MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.629ns (Levels of Logic = 1)
  Source:            Sheet/Times<2>_0_LDC (LATCH)
  Destination:       Sheet/Times<2>_0_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Times[2][0]_AND_122_o falling
  Destination Clock: Sheet/GND_10_o_Times[2][0]_AND_122_o falling

  Data Path: Sheet/Times<2>_0_LDC to Sheet/Times<2>_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Sheet/Times<2>_0_LDC (Sheet/Times<2>_0_LDC)
     LUT5:I2->O            2   0.205   0.616  Sheet/GND_10_o_Times[2][0]_AND_123_o1 (Sheet/GND_10_o_Times[2][0]_AND_123_o)
     LDC:CLR                   0.430          Sheet/Times<2>_0_LDC
    ----------------------------------------
    Total                      2.629ns (1.133ns logic, 1.496ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Times[2][3]_AND_116_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            Sheet/Times<2>_3_LDC (LATCH)
  Destination:       Sheet/Times<2>_3_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Times[2][3]_AND_116_o falling
  Destination Clock: Sheet/GND_10_o_Times[2][3]_AND_116_o falling

  Data Path: Sheet/Times<2>_3_LDC to Sheet/Times<2>_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  Sheet/Times<2>_3_LDC (Sheet/Times<2>_3_LDC)
     LUT5:I1->O            2   0.203   0.616  Sheet/GND_10_o_Times[2][3]_AND_117_o1 (Sheet/GND_10_o_Times[2][3]_AND_117_o)
     LDC:CLR                   0.430          Sheet/Times<2>_3_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Keys[7][1]_AND_110_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            Sheet/Keys<7>_1_LDC (LATCH)
  Destination:       Sheet/Keys<7>_1_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Keys[7][1]_AND_110_o falling
  Destination Clock: Sheet/GND_10_o_Keys[7][1]_AND_110_o falling

  Data Path: Sheet/Keys<7>_1_LDC to Sheet/Keys<7>_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  Sheet/Keys<7>_1_LDC (Sheet/Keys<7>_1_LDC)
     LUT5:I1->O            2   0.203   0.616  Sheet/GND_10_o_Keys[7][1]_AND_111_o1 (Sheet/GND_10_o_Keys[7][1]_AND_111_o)
     LDC:CLR                   0.430          Sheet/Keys<7>_1_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Keys[7][2]_AND_108_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            Sheet/Keys<7>_2_LDC (LATCH)
  Destination:       Sheet/Keys<7>_2_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Keys[7][2]_AND_108_o falling
  Destination Clock: Sheet/GND_10_o_Keys[7][2]_AND_108_o falling

  Data Path: Sheet/Keys<7>_2_LDC to Sheet/Keys<7>_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  Sheet/Keys<7>_2_LDC (Sheet/Keys<7>_2_LDC)
     LUT5:I1->O            2   0.203   0.616  Sheet/GND_10_o_Keys[7][2]_AND_109_o1 (Sheet/GND_10_o_Keys[7][2]_AND_109_o)
     LDC:CLR                   0.430          Sheet/Keys<7>_2_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Keys[7][0]_AND_112_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            Sheet/Keys<7>_0_LDC (LATCH)
  Destination:       Sheet/Keys<7>_0_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Keys[7][0]_AND_112_o falling
  Destination Clock: Sheet/GND_10_o_Keys[7][0]_AND_112_o falling

  Data Path: Sheet/Keys<7>_0_LDC to Sheet/Keys<7>_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  Sheet/Keys<7>_0_LDC (Sheet/Keys<7>_0_LDC)
     LUT5:I1->O            2   0.203   0.616  Sheet/GND_10_o_Keys[7][0]_AND_113_o1 (Sheet/GND_10_o_Keys[7][0]_AND_113_o)
     LDC:CLR                   0.430          Sheet/Keys<7>_0_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Keys[6][0]_AND_104_o'
  Clock period: 2.661ns (frequency: 375.827MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.661ns (Levels of Logic = 1)
  Source:            Sheet/Keys<6>_0_LDC (LATCH)
  Destination:       Sheet/Keys<6>_0_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Keys[6][0]_AND_104_o falling
  Destination Clock: Sheet/GND_10_o_Keys[6][0]_AND_104_o falling

  Data Path: Sheet/Keys<6>_0_LDC to Sheet/Keys<6>_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  Sheet/Keys<6>_0_LDC (Sheet/Keys<6>_0_LDC)
     LUT5:I2->O            2   0.205   0.616  Sheet/GND_10_o_Keys[6][0]_AND_105_o1 (Sheet/GND_10_o_Keys[6][0]_AND_105_o)
     LDC:CLR                   0.430          Sheet/Keys<6>_0_LDC
    ----------------------------------------
    Total                      2.661ns (1.133ns logic, 1.528ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Keys[6][1]_AND_102_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            Sheet/Keys<6>_1_LDC (LATCH)
  Destination:       Sheet/Keys<6>_1_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Keys[6][1]_AND_102_o falling
  Destination Clock: Sheet/GND_10_o_Keys[6][1]_AND_102_o falling

  Data Path: Sheet/Keys<6>_1_LDC to Sheet/Keys<6>_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  Sheet/Keys<6>_1_LDC (Sheet/Keys<6>_1_LDC)
     LUT5:I1->O            2   0.203   0.616  Sheet/GND_10_o_Keys[6][1]_AND_103_o1 (Sheet/GND_10_o_Keys[6][1]_AND_103_o)
     LDC:CLR                   0.430          Sheet/Keys<6>_1_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Keys[7][3]_AND_106_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            Sheet/Keys<7>_3_LDC (LATCH)
  Destination:       Sheet/Keys<7>_3_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Keys[7][3]_AND_106_o falling
  Destination Clock: Sheet/GND_10_o_Keys[7][3]_AND_106_o falling

  Data Path: Sheet/Keys<7>_3_LDC to Sheet/Keys<7>_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  Sheet/Keys<7>_3_LDC (Sheet/Keys<7>_3_LDC)
     LUT5:I1->O            2   0.203   0.616  Sheet/GND_10_o_Keys[7][3]_AND_107_o1 (Sheet/GND_10_o_Keys[7][3]_AND_107_o)
     LDC:CLR                   0.430          Sheet/Keys<7>_3_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Keys[6][3]_AND_98_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            Sheet/Keys<6>_3_LDC (LATCH)
  Destination:       Sheet/Keys<6>_3_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Keys[6][3]_AND_98_o falling
  Destination Clock: Sheet/GND_10_o_Keys[6][3]_AND_98_o falling

  Data Path: Sheet/Keys<6>_3_LDC to Sheet/Keys<6>_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  Sheet/Keys<6>_3_LDC (Sheet/Keys<6>_3_LDC)
     LUT5:I1->O            2   0.203   0.616  Sheet/GND_10_o_Keys[6][3]_AND_99_o1 (Sheet/GND_10_o_Keys[6][3]_AND_99_o)
     LDC:CLR                   0.430          Sheet/Keys<6>_3_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Keys[5][0]_AND_96_o'
  Clock period: 2.629ns (frequency: 380.445MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.629ns (Levels of Logic = 1)
  Source:            Sheet/Keys<5>_0_LDC (LATCH)
  Destination:       Sheet/Keys<5>_0_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Keys[5][0]_AND_96_o falling
  Destination Clock: Sheet/GND_10_o_Keys[5][0]_AND_96_o falling

  Data Path: Sheet/Keys<5>_0_LDC to Sheet/Keys<5>_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Sheet/Keys<5>_0_LDC (Sheet/Keys<5>_0_LDC)
     LUT5:I2->O            2   0.205   0.616  Sheet/GND_10_o_Keys[5][0]_AND_97_o1 (Sheet/GND_10_o_Keys[5][0]_AND_97_o)
     LDC:CLR                   0.430          Sheet/Keys<5>_0_LDC
    ----------------------------------------
    Total                      2.629ns (1.133ns logic, 1.496ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Keys[6][2]_AND_100_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            Sheet/Keys<6>_2_LDC (LATCH)
  Destination:       Sheet/Keys<6>_2_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Keys[6][2]_AND_100_o falling
  Destination Clock: Sheet/GND_10_o_Keys[6][2]_AND_100_o falling

  Data Path: Sheet/Keys<6>_2_LDC to Sheet/Keys<6>_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  Sheet/Keys<6>_2_LDC (Sheet/Keys<6>_2_LDC)
     LUT5:I1->O            2   0.203   0.616  Sheet/GND_10_o_Keys[6][2]_AND_101_o1 (Sheet/GND_10_o_Keys[6][2]_AND_101_o)
     LDC:CLR                   0.430          Sheet/Keys<6>_2_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Keys[5][1]_AND_94_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            Sheet/Keys<5>_1_LDC (LATCH)
  Destination:       Sheet/Keys<5>_1_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Keys[5][1]_AND_94_o falling
  Destination Clock: Sheet/GND_10_o_Keys[5][1]_AND_94_o falling

  Data Path: Sheet/Keys<5>_1_LDC to Sheet/Keys<5>_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  Sheet/Keys<5>_1_LDC (Sheet/Keys<5>_1_LDC)
     LUT5:I1->O            2   0.203   0.616  Sheet/GND_10_o_Keys[5][1]_AND_95_o1 (Sheet/GND_10_o_Keys[5][1]_AND_95_o)
     LDC:CLR                   0.430          Sheet/Keys<5>_1_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Keys[5][2]_AND_92_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            Sheet/Keys<5>_2_LDC (LATCH)
  Destination:       Sheet/Keys<5>_2_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Keys[5][2]_AND_92_o falling
  Destination Clock: Sheet/GND_10_o_Keys[5][2]_AND_92_o falling

  Data Path: Sheet/Keys<5>_2_LDC to Sheet/Keys<5>_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  Sheet/Keys<5>_2_LDC (Sheet/Keys<5>_2_LDC)
     LUT5:I1->O            2   0.203   0.616  Sheet/GND_10_o_Keys[5][2]_AND_93_o1 (Sheet/GND_10_o_Keys[5][2]_AND_93_o)
     LDC:CLR                   0.430          Sheet/Keys<5>_2_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Keys[4][0]_AND_88_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            Sheet/Keys<4>_0_LDC (LATCH)
  Destination:       Sheet/Keys<4>_0_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Keys[4][0]_AND_88_o falling
  Destination Clock: Sheet/GND_10_o_Keys[4][0]_AND_88_o falling

  Data Path: Sheet/Keys<4>_0_LDC to Sheet/Keys<4>_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  Sheet/Keys<4>_0_LDC (Sheet/Keys<4>_0_LDC)
     LUT5:I1->O            2   0.203   0.616  Sheet/GND_10_o_Keys[4][0]_AND_89_o1 (Sheet/GND_10_o_Keys[4][0]_AND_89_o)
     LDC:CLR                   0.430          Sheet/Keys<4>_0_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Keys[4][1]_AND_86_o'
  Clock period: 2.629ns (frequency: 380.445MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.629ns (Levels of Logic = 1)
  Source:            Sheet/Keys<4>_1_LDC (LATCH)
  Destination:       Sheet/Keys<4>_1_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Keys[4][1]_AND_86_o falling
  Destination Clock: Sheet/GND_10_o_Keys[4][1]_AND_86_o falling

  Data Path: Sheet/Keys<4>_1_LDC to Sheet/Keys<4>_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Sheet/Keys<4>_1_LDC (Sheet/Keys<4>_1_LDC)
     LUT5:I2->O            2   0.205   0.616  Sheet/GND_10_o_Keys[4][1]_AND_87_o1 (Sheet/GND_10_o_Keys[4][1]_AND_87_o)
     LDC:CLR                   0.430          Sheet/Keys<4>_1_LDC
    ----------------------------------------
    Total                      2.629ns (1.133ns logic, 1.496ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Keys[5][3]_AND_90_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            Sheet/Keys<5>_3_LDC (LATCH)
  Destination:       Sheet/Keys<5>_3_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Keys[5][3]_AND_90_o falling
  Destination Clock: Sheet/GND_10_o_Keys[5][3]_AND_90_o falling

  Data Path: Sheet/Keys<5>_3_LDC to Sheet/Keys<5>_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  Sheet/Keys<5>_3_LDC (Sheet/Keys<5>_3_LDC)
     LUT5:I1->O            2   0.203   0.616  Sheet/GND_10_o_Keys[5][3]_AND_91_o1 (Sheet/GND_10_o_Keys[5][3]_AND_91_o)
     LDC:CLR                   0.430          Sheet/Keys<5>_3_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Keys[4][2]_AND_84_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            Sheet/Keys<4>_2_LDC (LATCH)
  Destination:       Sheet/Keys<4>_2_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Keys[4][2]_AND_84_o falling
  Destination Clock: Sheet/GND_10_o_Keys[4][2]_AND_84_o falling

  Data Path: Sheet/Keys<4>_2_LDC to Sheet/Keys<4>_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  Sheet/Keys<4>_2_LDC (Sheet/Keys<4>_2_LDC)
     LUT5:I1->O            2   0.203   0.616  Sheet/GND_10_o_Keys[4][2]_AND_85_o1 (Sheet/GND_10_o_Keys[4][2]_AND_85_o)
     LDC:CLR                   0.430          Sheet/Keys<4>_2_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Keys[4][3]_AND_82_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            Sheet/Keys<4>_3_LDC (LATCH)
  Destination:       Sheet/Keys<4>_3_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Keys[4][3]_AND_82_o falling
  Destination Clock: Sheet/GND_10_o_Keys[4][3]_AND_82_o falling

  Data Path: Sheet/Keys<4>_3_LDC to Sheet/Keys<4>_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  Sheet/Keys<4>_3_LDC (Sheet/Keys<4>_3_LDC)
     LUT5:I1->O            2   0.203   0.616  Sheet/GND_10_o_Keys[4][3]_AND_83_o1 (Sheet/GND_10_o_Keys[4][3]_AND_83_o)
     LDC:CLR                   0.430          Sheet/Keys<4>_3_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Keys[3][1]_AND_78_o'
  Clock period: 2.661ns (frequency: 375.827MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.661ns (Levels of Logic = 1)
  Source:            Sheet/Keys<3>_1_LDC (LATCH)
  Destination:       Sheet/Keys<3>_1_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Keys[3][1]_AND_78_o falling
  Destination Clock: Sheet/GND_10_o_Keys[3][1]_AND_78_o falling

  Data Path: Sheet/Keys<3>_1_LDC to Sheet/Keys<3>_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  Sheet/Keys<3>_1_LDC (Sheet/Keys<3>_1_LDC)
     LUT5:I2->O            2   0.205   0.616  Sheet/GND_10_o_Keys[3][1]_AND_79_o1 (Sheet/GND_10_o_Keys[3][1]_AND_79_o)
     LDC:CLR                   0.430          Sheet/Keys<3>_1_LDC
    ----------------------------------------
    Total                      2.661ns (1.133ns logic, 1.528ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Keys[3][2]_AND_76_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            Sheet/Keys<3>_2_LDC (LATCH)
  Destination:       Sheet/Keys<3>_2_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Keys[3][2]_AND_76_o falling
  Destination Clock: Sheet/GND_10_o_Keys[3][2]_AND_76_o falling

  Data Path: Sheet/Keys<3>_2_LDC to Sheet/Keys<3>_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  Sheet/Keys<3>_2_LDC (Sheet/Keys<3>_2_LDC)
     LUT5:I1->O            2   0.203   0.616  Sheet/GND_10_o_Keys[3][2]_AND_77_o1 (Sheet/GND_10_o_Keys[3][2]_AND_77_o)
     LDC:CLR                   0.430          Sheet/Keys<3>_2_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Keys[3][0]_AND_80_o'
  Clock period: 2.629ns (frequency: 380.445MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.629ns (Levels of Logic = 1)
  Source:            Sheet/Keys<3>_0_LDC (LATCH)
  Destination:       Sheet/Keys<3>_0_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Keys[3][0]_AND_80_o falling
  Destination Clock: Sheet/GND_10_o_Keys[3][0]_AND_80_o falling

  Data Path: Sheet/Keys<3>_0_LDC to Sheet/Keys<3>_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Sheet/Keys<3>_0_LDC (Sheet/Keys<3>_0_LDC)
     LUT5:I2->O            2   0.205   0.616  Sheet/GND_10_o_Keys[3][0]_AND_81_o1 (Sheet/GND_10_o_Keys[3][0]_AND_81_o)
     LDC:CLR                   0.430          Sheet/Keys<3>_0_LDC
    ----------------------------------------
    Total                      2.629ns (1.133ns logic, 1.496ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Keys[3][3]_AND_74_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            Sheet/Keys<3>_3_LDC (LATCH)
  Destination:       Sheet/Keys<3>_3_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Keys[3][3]_AND_74_o falling
  Destination Clock: Sheet/GND_10_o_Keys[3][3]_AND_74_o falling

  Data Path: Sheet/Keys<3>_3_LDC to Sheet/Keys<3>_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  Sheet/Keys<3>_3_LDC (Sheet/Keys<3>_3_LDC)
     LUT5:I1->O            2   0.203   0.616  Sheet/GND_10_o_Keys[3][3]_AND_75_o1 (Sheet/GND_10_o_Keys[3][3]_AND_75_o)
     LDC:CLR                   0.430          Sheet/Keys<3>_3_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Keys[2][0]_AND_72_o'
  Clock period: 2.629ns (frequency: 380.445MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.629ns (Levels of Logic = 1)
  Source:            Sheet/Keys<2>_0_LDC (LATCH)
  Destination:       Sheet/Keys<2>_0_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Keys[2][0]_AND_72_o falling
  Destination Clock: Sheet/GND_10_o_Keys[2][0]_AND_72_o falling

  Data Path: Sheet/Keys<2>_0_LDC to Sheet/Keys<2>_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Sheet/Keys<2>_0_LDC (Sheet/Keys<2>_0_LDC)
     LUT5:I2->O            2   0.205   0.616  Sheet/GND_10_o_Keys[2][0]_AND_73_o1 (Sheet/GND_10_o_Keys[2][0]_AND_73_o)
     LDC:CLR                   0.430          Sheet/Keys<2>_0_LDC
    ----------------------------------------
    Total                      2.629ns (1.133ns logic, 1.496ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Keys[2][2]_AND_68_o'
  Clock period: 2.678ns (frequency: 373.441MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.678ns (Levels of Logic = 1)
  Source:            Sheet/Keys<2>_2_LDC (LATCH)
  Destination:       Sheet/Keys<2>_2_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Keys[2][2]_AND_68_o falling
  Destination Clock: Sheet/GND_10_o_Keys[2][2]_AND_68_o falling

  Data Path: Sheet/Keys<2>_2_LDC to Sheet/Keys<2>_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.931  Sheet/Keys<2>_2_LDC (Sheet/Keys<2>_2_LDC)
     LUT5:I1->O            2   0.203   0.616  Sheet/GND_10_o_Keys[2][2]_AND_69_o1 (Sheet/GND_10_o_Keys[2][2]_AND_69_o)
     LDC:CLR                   0.430          Sheet/Keys<2>_2_LDC
    ----------------------------------------
    Total                      2.678ns (1.131ns logic, 1.547ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Keys[2][3]_AND_66_o'
  Clock period: 2.646ns (frequency: 378.000MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.646ns (Levels of Logic = 1)
  Source:            Sheet/Keys<2>_3_LDC (LATCH)
  Destination:       Sheet/Keys<2>_3_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Keys[2][3]_AND_66_o falling
  Destination Clock: Sheet/GND_10_o_Keys[2][3]_AND_66_o falling

  Data Path: Sheet/Keys<2>_3_LDC to Sheet/Keys<2>_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.898  Sheet/Keys<2>_3_LDC (Sheet/Keys<2>_3_LDC)
     LUT5:I1->O            2   0.203   0.616  Sheet/GND_10_o_Keys[2][3]_AND_67_o1 (Sheet/GND_10_o_Keys[2][3]_AND_67_o)
     LDC:CLR                   0.430          Sheet/Keys<2>_3_LDC
    ----------------------------------------
    Total                      2.646ns (1.131ns logic, 1.514ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sheet/GND_10_o_Keys[2][1]_AND_70_o'
  Clock period: 2.629ns (frequency: 380.445MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.629ns (Levels of Logic = 1)
  Source:            Sheet/Keys<2>_1_LDC (LATCH)
  Destination:       Sheet/Keys<2>_1_LDC (LATCH)
  Source Clock:      Sheet/GND_10_o_Keys[2][1]_AND_70_o falling
  Destination Clock: Sheet/GND_10_o_Keys[2][1]_AND_70_o falling

  Data Path: Sheet/Keys<2>_1_LDC to Sheet/Keys<2>_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  Sheet/Keys<2>_1_LDC (Sheet/Keys<2>_1_LDC)
     LUT5:I2->O            2   0.205   0.616  Sheet/GND_10_o_Keys[2][1]_AND_71_o1 (Sheet/GND_10_o_Keys[2][1]_AND_71_o)
     LDC:CLR                   0.430          Sheet/Keys<2>_1_LDC
    ----------------------------------------
    Total                      2.629ns (1.133ns logic, 1.496ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clock100MHz'
  Total number of paths / destination ports: 307 / 208
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Times<7>_1_C_1 (FF)
  Destination Clock: Clock100MHz rising

  Data Path: Reset to Sheet/Times<7>_1_C_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Times[7][0]_AND_163_o1 (Sheet/GND_10_o_Times[7][0]_AND_163_o)
     FDC:CLR                   0.430          Sheet/Times<7>_0_C_0
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Times[7][1]_AND_160_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Times<7>_1_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Times[7][1]_AND_160_o falling

  Data Path: Reset to Sheet/Times<7>_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Times[7][1]_AND_161_o1 (Sheet/GND_10_o_Times[7][1]_AND_161_o)
     LDC:CLR                   0.430          Sheet/Times<7>_1_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Times[7][2]_AND_158_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Times<7>_2_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Times[7][2]_AND_158_o falling

  Data Path: Reset to Sheet/Times<7>_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Times[7][2]_AND_159_o1 (Sheet/GND_10_o_Times[7][2]_AND_159_o)
     LDC:CLR                   0.430          Sheet/Times<7>_2_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Times[7][0]_AND_162_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Times<7>_0_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Times[7][0]_AND_162_o falling

  Data Path: Reset to Sheet/Times<7>_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Times[7][0]_AND_163_o1 (Sheet/GND_10_o_Times[7][0]_AND_163_o)
     LDC:CLR                   0.430          Sheet/Times<7>_0_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Times[7][3]_AND_156_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Times<7>_3_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Times[7][3]_AND_156_o falling

  Data Path: Reset to Sheet/Times<7>_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Times[7][3]_AND_157_o1 (Sheet/GND_10_o_Times[7][3]_AND_157_o)
     LDC:CLR                   0.430          Sheet/Times<7>_3_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Times[6][0]_AND_154_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Times<6>_0_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Times[6][0]_AND_154_o falling

  Data Path: Reset to Sheet/Times<6>_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Times[6][0]_AND_155_o1 (Sheet/GND_10_o_Times[6][0]_AND_155_o)
     LDC:CLR                   0.430          Sheet/Times<6>_0_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Times[6][2]_AND_150_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Times<6>_2_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Times[6][2]_AND_150_o falling

  Data Path: Reset to Sheet/Times<6>_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Times[6][2]_AND_151_o1 (Sheet/GND_10_o_Times[6][2]_AND_151_o)
     LDC:CLR                   0.430          Sheet/Times<6>_2_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Times[6][3]_AND_148_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Times<6>_3_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Times[6][3]_AND_148_o falling

  Data Path: Reset to Sheet/Times<6>_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Times[6][3]_AND_149_o1 (Sheet/GND_10_o_Times[6][3]_AND_149_o)
     LDC:CLR                   0.430          Sheet/Times<6>_3_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Times[6][1]_AND_152_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Times<6>_1_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Times[6][1]_AND_152_o falling

  Data Path: Reset to Sheet/Times<6>_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Times[6][1]_AND_153_o1 (Sheet/GND_10_o_Times[6][1]_AND_153_o)
     LDC:CLR                   0.430          Sheet/Times<6>_1_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Times[5][0]_AND_146_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Times<5>_0_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Times[5][0]_AND_146_o falling

  Data Path: Reset to Sheet/Times<5>_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Times[5][0]_AND_147_o1 (Sheet/GND_10_o_Times[5][0]_AND_147_o)
     LDC:CLR                   0.430          Sheet/Times<5>_0_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Times[5][1]_AND_144_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Times<5>_1_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Times[5][1]_AND_144_o falling

  Data Path: Reset to Sheet/Times<5>_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Times[5][1]_AND_145_o1 (Sheet/GND_10_o_Times[5][1]_AND_145_o)
     LDC:CLR                   0.430          Sheet/Times<5>_1_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Times[5][3]_AND_140_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Times<5>_3_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Times[5][3]_AND_140_o falling

  Data Path: Reset to Sheet/Times<5>_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Times[5][3]_AND_141_o1 (Sheet/GND_10_o_Times[5][3]_AND_141_o)
     LDC:CLR                   0.430          Sheet/Times<5>_3_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Times[4][0]_AND_138_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Times<4>_0_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Times[4][0]_AND_138_o falling

  Data Path: Reset to Sheet/Times<4>_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Times[4][0]_AND_139_o1 (Sheet/GND_10_o_Times[4][0]_AND_139_o)
     LDC:CLR                   0.430          Sheet/Times<4>_0_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Times[5][2]_AND_142_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Times<5>_2_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Times[5][2]_AND_142_o falling

  Data Path: Reset to Sheet/Times<5>_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Times[5][2]_AND_143_o1 (Sheet/GND_10_o_Times[5][2]_AND_143_o)
     LDC:CLR                   0.430          Sheet/Times<5>_2_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Times[4][1]_AND_136_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Times<4>_1_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Times[4][1]_AND_136_o falling

  Data Path: Reset to Sheet/Times<4>_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Times[4][1]_AND_137_o1 (Sheet/GND_10_o_Times[4][1]_AND_137_o)
     LDC:CLR                   0.430          Sheet/Times<4>_1_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Times[4][2]_AND_134_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Times<4>_2_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Times[4][2]_AND_134_o falling

  Data Path: Reset to Sheet/Times<4>_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Times[4][2]_AND_135_o1 (Sheet/GND_10_o_Times[4][2]_AND_135_o)
     LDC:CLR                   0.430          Sheet/Times<4>_2_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Times[3][0]_AND_130_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Times<3>_0_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Times[3][0]_AND_130_o falling

  Data Path: Reset to Sheet/Times<3>_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Times[3][0]_AND_131_o1 (Sheet/GND_10_o_Times[3][0]_AND_131_o)
     LDC:CLR                   0.430          Sheet/Times<3>_0_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Times[3][1]_AND_128_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Times<3>_1_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Times[3][1]_AND_128_o falling

  Data Path: Reset to Sheet/Times<3>_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Times[3][1]_AND_129_o1 (Sheet/GND_10_o_Times[3][1]_AND_129_o)
     LDC:CLR                   0.430          Sheet/Times<3>_1_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Times[4][3]_AND_132_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Times<4>_3_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Times[4][3]_AND_132_o falling

  Data Path: Reset to Sheet/Times<4>_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Times[4][3]_AND_133_o1 (Sheet/GND_10_o_Times[4][3]_AND_133_o)
     LDC:CLR                   0.430          Sheet/Times<4>_3_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Times[3][2]_AND_126_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Times<3>_2_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Times[3][2]_AND_126_o falling

  Data Path: Reset to Sheet/Times<3>_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Times[3][2]_AND_127_o1 (Sheet/GND_10_o_Times[3][2]_AND_127_o)
     LDC:CLR                   0.430          Sheet/Times<3>_2_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Times[3][3]_AND_124_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Times<3>_3_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Times[3][3]_AND_124_o falling

  Data Path: Reset to Sheet/Times<3>_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Times[3][3]_AND_125_o1 (Sheet/GND_10_o_Times[3][3]_AND_125_o)
     LDC:CLR                   0.430          Sheet/Times<3>_3_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Times[2][1]_AND_120_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Times<2>_1_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Times[2][1]_AND_120_o falling

  Data Path: Reset to Sheet/Times<2>_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Times[2][1]_AND_121_o1 (Sheet/GND_10_o_Times[2][1]_AND_121_o)
     LDC:CLR                   0.430          Sheet/Times<2>_1_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Times[2][2]_AND_118_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Times<2>_2_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Times[2][2]_AND_118_o falling

  Data Path: Reset to Sheet/Times<2>_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Times[2][2]_AND_119_o1 (Sheet/GND_10_o_Times[2][2]_AND_119_o)
     LDC:CLR                   0.430          Sheet/Times<2>_2_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Times[2][0]_AND_122_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Times<2>_0_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Times[2][0]_AND_122_o falling

  Data Path: Reset to Sheet/Times<2>_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Times[2][0]_AND_123_o1 (Sheet/GND_10_o_Times[2][0]_AND_123_o)
     LDC:CLR                   0.430          Sheet/Times<2>_0_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Times[2][3]_AND_116_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Times<2>_3_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Times[2][3]_AND_116_o falling

  Data Path: Reset to Sheet/Times<2>_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Times[2][3]_AND_117_o1 (Sheet/GND_10_o_Times[2][3]_AND_117_o)
     LDC:CLR                   0.430          Sheet/Times<2>_3_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_GND_10_o_AND_64_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.629ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Times<1>_0_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_GND_10_o_AND_64_o falling

  Data Path: Reset to Sheet/Times<1>_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.158  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            2   0.203   0.616  Sheet/GND_10_o_GND_10_o_AND_65_o1 (Sheet/GND_10_o_GND_10_o_AND_65_o)
     LDC:CLR                   0.430          Sheet/Times<1>_0_LDC
    ----------------------------------------
    Total                      4.629ns (1.855ns logic, 2.774ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Keys[7][1]_AND_110_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Keys<7>_1_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Keys[7][1]_AND_110_o falling

  Data Path: Reset to Sheet/Keys<7>_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Keys[7][1]_AND_111_o1 (Sheet/GND_10_o_Keys[7][1]_AND_111_o)
     LDC:CLR                   0.430          Sheet/Keys<7>_1_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Keys[7][2]_AND_108_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Keys<7>_2_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Keys[7][2]_AND_108_o falling

  Data Path: Reset to Sheet/Keys<7>_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Keys[7][2]_AND_109_o1 (Sheet/GND_10_o_Keys[7][2]_AND_109_o)
     LDC:CLR                   0.430          Sheet/Keys<7>_2_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Keys[7][0]_AND_112_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Keys<7>_0_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Keys[7][0]_AND_112_o falling

  Data Path: Reset to Sheet/Keys<7>_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Keys[7][0]_AND_113_o1 (Sheet/GND_10_o_Keys[7][0]_AND_113_o)
     LDC:CLR                   0.430          Sheet/Keys<7>_0_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Keys[6][0]_AND_104_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Keys<6>_0_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Keys[6][0]_AND_104_o falling

  Data Path: Reset to Sheet/Keys<6>_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Keys[6][0]_AND_105_o1 (Sheet/GND_10_o_Keys[6][0]_AND_105_o)
     LDC:CLR                   0.430          Sheet/Keys<6>_0_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Keys[6][1]_AND_102_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Keys<6>_1_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Keys[6][1]_AND_102_o falling

  Data Path: Reset to Sheet/Keys<6>_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Keys[6][1]_AND_103_o1 (Sheet/GND_10_o_Keys[6][1]_AND_103_o)
     LDC:CLR                   0.430          Sheet/Keys<6>_1_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Keys[7][3]_AND_106_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Keys<7>_3_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Keys[7][3]_AND_106_o falling

  Data Path: Reset to Sheet/Keys<7>_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Keys[7][3]_AND_107_o1 (Sheet/GND_10_o_Keys[7][3]_AND_107_o)
     LDC:CLR                   0.430          Sheet/Keys<7>_3_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Keys[6][3]_AND_98_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Keys<6>_3_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Keys[6][3]_AND_98_o falling

  Data Path: Reset to Sheet/Keys<6>_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Keys[6][3]_AND_99_o1 (Sheet/GND_10_o_Keys[6][3]_AND_99_o)
     LDC:CLR                   0.430          Sheet/Keys<6>_3_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Keys[5][0]_AND_96_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Keys<5>_0_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Keys[5][0]_AND_96_o falling

  Data Path: Reset to Sheet/Keys<5>_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Keys[5][0]_AND_97_o1 (Sheet/GND_10_o_Keys[5][0]_AND_97_o)
     LDC:CLR                   0.430          Sheet/Keys<5>_0_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Keys[6][2]_AND_100_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Keys<6>_2_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Keys[6][2]_AND_100_o falling

  Data Path: Reset to Sheet/Keys<6>_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Keys[6][2]_AND_101_o1 (Sheet/GND_10_o_Keys[6][2]_AND_101_o)
     LDC:CLR                   0.430          Sheet/Keys<6>_2_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Keys[5][1]_AND_94_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Keys<5>_1_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Keys[5][1]_AND_94_o falling

  Data Path: Reset to Sheet/Keys<5>_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Keys[5][1]_AND_95_o1 (Sheet/GND_10_o_Keys[5][1]_AND_95_o)
     LDC:CLR                   0.430          Sheet/Keys<5>_1_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Keys[5][2]_AND_92_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Keys<5>_2_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Keys[5][2]_AND_92_o falling

  Data Path: Reset to Sheet/Keys<5>_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Keys[5][2]_AND_93_o1 (Sheet/GND_10_o_Keys[5][2]_AND_93_o)
     LDC:CLR                   0.430          Sheet/Keys<5>_2_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Keys[4][0]_AND_88_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Keys<4>_0_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Keys[4][0]_AND_88_o falling

  Data Path: Reset to Sheet/Keys<4>_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Keys[4][0]_AND_89_o1 (Sheet/GND_10_o_Keys[4][0]_AND_89_o)
     LDC:CLR                   0.430          Sheet/Keys<4>_0_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Keys[4][1]_AND_86_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Keys<4>_1_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Keys[4][1]_AND_86_o falling

  Data Path: Reset to Sheet/Keys<4>_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Keys[4][1]_AND_87_o1 (Sheet/GND_10_o_Keys[4][1]_AND_87_o)
     LDC:CLR                   0.430          Sheet/Keys<4>_1_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Keys[5][3]_AND_90_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Keys<5>_3_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Keys[5][3]_AND_90_o falling

  Data Path: Reset to Sheet/Keys<5>_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Keys[5][3]_AND_91_o1 (Sheet/GND_10_o_Keys[5][3]_AND_91_o)
     LDC:CLR                   0.430          Sheet/Keys<5>_3_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Keys[4][2]_AND_84_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Keys<4>_2_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Keys[4][2]_AND_84_o falling

  Data Path: Reset to Sheet/Keys<4>_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Keys[4][2]_AND_85_o1 (Sheet/GND_10_o_Keys[4][2]_AND_85_o)
     LDC:CLR                   0.430          Sheet/Keys<4>_2_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Keys[4][3]_AND_82_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Keys<4>_3_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Keys[4][3]_AND_82_o falling

  Data Path: Reset to Sheet/Keys<4>_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Keys[4][3]_AND_83_o1 (Sheet/GND_10_o_Keys[4][3]_AND_83_o)
     LDC:CLR                   0.430          Sheet/Keys<4>_3_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Keys[3][1]_AND_78_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Keys<3>_1_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Keys[3][1]_AND_78_o falling

  Data Path: Reset to Sheet/Keys<3>_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Keys[3][1]_AND_79_o1 (Sheet/GND_10_o_Keys[3][1]_AND_79_o)
     LDC:CLR                   0.430          Sheet/Keys<3>_1_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Keys[3][2]_AND_76_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Keys<3>_2_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Keys[3][2]_AND_76_o falling

  Data Path: Reset to Sheet/Keys<3>_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Keys[3][2]_AND_77_o1 (Sheet/GND_10_o_Keys[3][2]_AND_77_o)
     LDC:CLR                   0.430          Sheet/Keys<3>_2_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Keys[3][0]_AND_80_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Keys<3>_0_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Keys[3][0]_AND_80_o falling

  Data Path: Reset to Sheet/Keys<3>_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Keys[3][0]_AND_81_o1 (Sheet/GND_10_o_Keys[3][0]_AND_81_o)
     LDC:CLR                   0.430          Sheet/Keys<3>_0_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Keys[3][3]_AND_74_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Keys<3>_3_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Keys[3][3]_AND_74_o falling

  Data Path: Reset to Sheet/Keys<3>_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Keys[3][3]_AND_75_o1 (Sheet/GND_10_o_Keys[3][3]_AND_75_o)
     LDC:CLR                   0.430          Sheet/Keys<3>_3_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Keys[2][0]_AND_72_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Keys<2>_0_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Keys[2][0]_AND_72_o falling

  Data Path: Reset to Sheet/Keys<2>_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Keys[2][0]_AND_73_o1 (Sheet/GND_10_o_Keys[2][0]_AND_73_o)
     LDC:CLR                   0.430          Sheet/Keys<2>_0_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Keys[2][2]_AND_68_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Keys<2>_2_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Keys[2][2]_AND_68_o falling

  Data Path: Reset to Sheet/Keys<2>_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Keys[2][2]_AND_69_o1 (Sheet/GND_10_o_Keys[2][2]_AND_69_o)
     LDC:CLR                   0.430          Sheet/Keys<2>_2_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Keys[2][3]_AND_66_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Keys<2>_3_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Keys[2][3]_AND_66_o falling

  Data Path: Reset to Sheet/Keys<2>_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Keys[2][3]_AND_67_o1 (Sheet/GND_10_o_Keys[2][3]_AND_67_o)
     LDC:CLR                   0.430          Sheet/Keys<2>_3_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sheet/GND_10_o_Keys[2][1]_AND_70_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Sheet/Keys<2>_1_LDC (LATCH)
  Destination Clock: Sheet/GND_10_o_Keys[2][1]_AND_70_o falling

  Data Path: Reset to Sheet/Keys<2>_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.398  Reset_IBUF (Reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  Sheet/GND_10_o_Keys[2][1]_AND_71_o1 (Sheet/GND_10_o_Keys[2][1]_AND_71_o)
     LDC:CLR                   0.430          Sheet/Keys<2>_1_LDC
    ----------------------------------------
    Total                      4.869ns (1.855ns logic, 3.014ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clock100MHz'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            NoteUnit/NoteDWave/Waveform (FF)
  Destination:       Speaker (PAD)
  Source Clock:      Clock100MHz rising

  Data Path: NoteUnit/NoteDWave/Waveform to Speaker
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.845  NoteUnit/NoteDWave/Waveform (NoteUnit/NoteDWave/Waveform)
     LUT3:I0->O            1   0.205   0.579  NoteUnit/Speaker1 (Speaker_OBUF)
     OBUF:I->O                 2.571          Speaker_OBUF (Speaker)
    ----------------------------------------
    Total                      4.647ns (3.223ns logic, 1.424ns route)
                                       (69.4% logic, 30.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clock100MHz
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Clock100MHz                         |    4.649|         |         |         |
Sheet/GND_10_o_GND_10_o_AND_64_o    |         |    3.616|         |         |
Sheet/GND_10_o_Keys[2][0]_AND_72_o  |         |    3.655|         |         |
Sheet/GND_10_o_Keys[2][1]_AND_70_o  |         |    3.672|         |         |
Sheet/GND_10_o_Keys[2][2]_AND_68_o  |         |    3.303|         |         |
Sheet/GND_10_o_Keys[2][3]_AND_66_o  |         |    3.781|         |         |
Sheet/GND_10_o_Keys[3][0]_AND_80_o  |         |    3.553|         |         |
Sheet/GND_10_o_Keys[3][1]_AND_78_o  |         |    3.443|         |         |
Sheet/GND_10_o_Keys[3][2]_AND_76_o  |         |    3.427|         |         |
Sheet/GND_10_o_Keys[3][3]_AND_74_o  |         |    3.553|         |         |
Sheet/GND_10_o_Keys[4][0]_AND_88_o  |         |    3.553|         |         |
Sheet/GND_10_o_Keys[4][1]_AND_86_o  |         |    2.769|         |         |
Sheet/GND_10_o_Keys[4][2]_AND_84_o  |         |    3.672|         |         |
Sheet/GND_10_o_Keys[4][3]_AND_82_o  |         |    3.427|         |         |
Sheet/GND_10_o_Keys[5][0]_AND_96_o  |         |    3.325|         |         |
Sheet/GND_10_o_Keys[5][1]_AND_94_o  |         |    3.684|         |         |
Sheet/GND_10_o_Keys[5][2]_AND_92_o  |         |    3.427|         |         |
Sheet/GND_10_o_Keys[5][3]_AND_90_o  |         |    3.672|         |         |
Sheet/GND_10_o_Keys[6][0]_AND_104_o |         |    2.678|         |         |
Sheet/GND_10_o_Keys[6][1]_AND_102_o |         |    3.655|         |         |
Sheet/GND_10_o_Keys[6][2]_AND_100_o |         |    4.110|         |         |
Sheet/GND_10_o_Keys[6][3]_AND_98_o  |         |    3.529|         |         |
Sheet/GND_10_o_Keys[7][0]_AND_112_o |         |    3.427|         |         |
Sheet/GND_10_o_Keys[7][1]_AND_110_o |         |    3.710|         |         |
Sheet/GND_10_o_Keys[7][2]_AND_108_o |         |    3.570|         |         |
Sheet/GND_10_o_Keys[7][3]_AND_106_o |         |    3.655|         |         |
Sheet/GND_10_o_Times[2][0]_AND_122_o|         |    3.325|         |         |
Sheet/GND_10_o_Times[2][1]_AND_120_o|         |    4.338|         |         |
Sheet/GND_10_o_Times[2][2]_AND_118_o|         |    3.465|         |         |
Sheet/GND_10_o_Times[2][3]_AND_116_o|         |    3.655|         |         |
Sheet/GND_10_o_Times[3][0]_AND_130_o|         |    3.570|         |         |
Sheet/GND_10_o_Times[3][1]_AND_128_o|         |    3.655|         |         |
Sheet/GND_10_o_Times[3][2]_AND_126_o|         |    3.693|         |         |
Sheet/GND_10_o_Times[3][3]_AND_124_o|         |    3.325|         |         |
Sheet/GND_10_o_Times[4][0]_AND_138_o|         |    2.843|         |         |
Sheet/GND_10_o_Times[4][1]_AND_136_o|         |    4.110|         |         |
Sheet/GND_10_o_Times[4][2]_AND_134_o|         |    2.774|         |         |
Sheet/GND_10_o_Times[4][3]_AND_132_o|         |    3.427|         |         |
Sheet/GND_10_o_Times[5][0]_AND_146_o|         |    3.427|         |         |
Sheet/GND_10_o_Times[5][1]_AND_144_o|         |    3.522|         |         |
Sheet/GND_10_o_Times[5][2]_AND_142_o|         |    2.671|         |         |
Sheet/GND_10_o_Times[5][3]_AND_140_o|         |    2.729|         |         |
Sheet/GND_10_o_Times[6][0]_AND_154_o|         |    3.427|         |         |
Sheet/GND_10_o_Times[6][1]_AND_152_o|         |    4.212|         |         |
Sheet/GND_10_o_Times[6][2]_AND_150_o|         |    2.926|         |         |
Sheet/GND_10_o_Times[6][3]_AND_148_o|         |    3.529|         |         |
Sheet/GND_10_o_Times[7][0]_AND_162_o|         |    3.553|         |         |
Sheet/GND_10_o_Times[7][1]_AND_160_o|         |    3.529|         |         |
Sheet/GND_10_o_Times[7][2]_AND_158_o|         |    3.567|         |         |
Sheet/GND_10_o_Times[7][3]_AND_156_o|         |    3.553|         |         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Keys[2][0]_AND_72_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
Clock100MHz                       |         |         |    2.452|         |
Sheet/GND_10_o_Keys[2][0]_AND_72_o|         |         |    2.629|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Keys[2][1]_AND_70_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
Clock100MHz                       |         |         |    2.452|         |
Sheet/GND_10_o_Keys[2][1]_AND_70_o|         |         |    2.629|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Keys[2][2]_AND_68_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
Clock100MHz                       |         |         |    2.610|         |
Sheet/GND_10_o_Keys[2][2]_AND_68_o|         |         |    2.678|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Keys[2][3]_AND_66_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
Clock100MHz                       |         |         |    2.578|         |
Sheet/GND_10_o_Keys[2][3]_AND_66_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Keys[3][0]_AND_80_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
Clock100MHz                       |         |         |    2.452|         |
Sheet/GND_10_o_Keys[3][0]_AND_80_o|         |         |    2.629|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Keys[3][1]_AND_78_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
Clock100MHz                       |         |         |    2.484|         |
Sheet/GND_10_o_Keys[3][1]_AND_78_o|         |         |    2.661|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Keys[3][2]_AND_76_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
Clock100MHz                       |         |         |    2.578|         |
Sheet/GND_10_o_Keys[3][2]_AND_76_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Keys[3][3]_AND_74_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
Clock100MHz                       |         |         |    2.578|         |
Sheet/GND_10_o_Keys[3][3]_AND_74_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Keys[4][0]_AND_88_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
Clock100MHz                       |         |         |    2.578|         |
Sheet/GND_10_o_Keys[4][0]_AND_88_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Keys[4][1]_AND_86_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
Clock100MHz                       |         |         |    2.452|         |
Sheet/GND_10_o_Keys[4][1]_AND_86_o|         |         |    2.629|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Keys[4][2]_AND_84_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
Clock100MHz                       |         |         |    2.578|         |
Sheet/GND_10_o_Keys[4][2]_AND_84_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Keys[4][3]_AND_82_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
Clock100MHz                       |         |         |    2.578|         |
Sheet/GND_10_o_Keys[4][3]_AND_82_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Keys[5][0]_AND_96_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
Clock100MHz                       |         |         |    2.452|         |
Sheet/GND_10_o_Keys[5][0]_AND_96_o|         |         |    2.629|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Keys[5][1]_AND_94_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
Clock100MHz                       |         |         |    2.578|         |
Sheet/GND_10_o_Keys[5][1]_AND_94_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Keys[5][2]_AND_92_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
Clock100MHz                       |         |         |    2.578|         |
Sheet/GND_10_o_Keys[5][2]_AND_92_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Keys[5][3]_AND_90_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
Clock100MHz                       |         |         |    2.578|         |
Sheet/GND_10_o_Keys[5][3]_AND_90_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Keys[6][0]_AND_104_o
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
Clock100MHz                        |         |         |    2.484|         |
Sheet/GND_10_o_Keys[6][0]_AND_104_o|         |         |    2.661|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Keys[6][1]_AND_102_o
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
Clock100MHz                        |         |         |    2.578|         |
Sheet/GND_10_o_Keys[6][1]_AND_102_o|         |         |    2.646|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Keys[6][2]_AND_100_o
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
Clock100MHz                        |         |         |    2.578|         |
Sheet/GND_10_o_Keys[6][2]_AND_100_o|         |         |    2.646|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Keys[6][3]_AND_98_o
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
Clock100MHz                       |         |         |    2.578|         |
Sheet/GND_10_o_Keys[6][3]_AND_98_o|         |         |    2.646|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Keys[7][0]_AND_112_o
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
Clock100MHz                        |         |         |    2.578|         |
Sheet/GND_10_o_Keys[7][0]_AND_112_o|         |         |    2.646|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Keys[7][1]_AND_110_o
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
Clock100MHz                        |         |         |    2.578|         |
Sheet/GND_10_o_Keys[7][1]_AND_110_o|         |         |    2.646|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Keys[7][2]_AND_108_o
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
Clock100MHz                        |         |         |    2.578|         |
Sheet/GND_10_o_Keys[7][2]_AND_108_o|         |         |    2.646|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Keys[7][3]_AND_106_o
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
Clock100MHz                        |         |         |    2.578|         |
Sheet/GND_10_o_Keys[7][3]_AND_106_o|         |         |    2.646|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Times[2][0]_AND_122_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Clock100MHz                         |         |         |    2.452|         |
Sheet/GND_10_o_Times[2][0]_AND_122_o|         |         |    2.629|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Times[2][1]_AND_120_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Clock100MHz                         |         |         |    2.578|         |
Sheet/GND_10_o_Times[2][1]_AND_120_o|         |         |    2.646|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Times[2][2]_AND_118_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Clock100MHz                         |         |         |    2.578|         |
Sheet/GND_10_o_Times[2][2]_AND_118_o|         |         |    2.646|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Times[2][3]_AND_116_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Clock100MHz                         |         |         |    2.578|         |
Sheet/GND_10_o_Times[2][3]_AND_116_o|         |         |    2.646|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Times[3][0]_AND_130_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Clock100MHz                         |         |         |    2.452|         |
Sheet/GND_10_o_Times[3][0]_AND_130_o|         |         |    2.629|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Times[3][1]_AND_128_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Clock100MHz                         |         |         |    2.578|         |
Sheet/GND_10_o_Times[3][1]_AND_128_o|         |         |    2.646|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Times[3][2]_AND_126_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Clock100MHz                         |         |         |    2.578|         |
Sheet/GND_10_o_Times[3][2]_AND_126_o|         |         |    2.646|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Times[3][3]_AND_124_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Clock100MHz                         |         |         |    2.578|         |
Sheet/GND_10_o_Times[3][3]_AND_124_o|         |         |    2.646|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Times[4][0]_AND_138_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Clock100MHz                         |         |         |    2.484|         |
Sheet/GND_10_o_Times[4][0]_AND_138_o|         |         |    2.661|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Times[4][1]_AND_136_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Clock100MHz                         |         |         |    2.578|         |
Sheet/GND_10_o_Times[4][1]_AND_136_o|         |         |    2.646|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Times[4][2]_AND_134_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Clock100MHz                         |         |         |    2.578|         |
Sheet/GND_10_o_Times[4][2]_AND_134_o|         |         |    2.646|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Times[4][3]_AND_132_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Clock100MHz                         |         |         |    2.578|         |
Sheet/GND_10_o_Times[4][3]_AND_132_o|         |         |    2.646|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Times[5][0]_AND_146_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Clock100MHz                         |         |         |    2.452|         |
Sheet/GND_10_o_Times[5][0]_AND_146_o|         |         |    2.629|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Times[5][1]_AND_144_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Clock100MHz                         |         |         |    2.610|         |
Sheet/GND_10_o_Times[5][1]_AND_144_o|         |         |    2.678|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Times[5][2]_AND_142_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Clock100MHz                         |         |         |    2.578|         |
Sheet/GND_10_o_Times[5][2]_AND_142_o|         |         |    2.646|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Times[5][3]_AND_140_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Clock100MHz                         |         |         |    2.610|         |
Sheet/GND_10_o_Times[5][3]_AND_140_o|         |         |    2.678|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Times[6][0]_AND_154_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Clock100MHz                         |         |         |    2.452|         |
Sheet/GND_10_o_Times[6][0]_AND_154_o|         |         |    2.629|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Times[6][1]_AND_152_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Clock100MHz                         |         |         |    2.578|         |
Sheet/GND_10_o_Times[6][1]_AND_152_o|         |         |    2.646|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Times[6][2]_AND_150_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Clock100MHz                         |         |         |    2.578|         |
Sheet/GND_10_o_Times[6][2]_AND_150_o|         |         |    2.646|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Times[6][3]_AND_148_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Clock100MHz                         |         |         |    2.578|         |
Sheet/GND_10_o_Times[6][3]_AND_148_o|         |         |    2.646|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Times[7][0]_AND_162_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Clock100MHz                         |         |         |    2.578|         |
Sheet/GND_10_o_Times[7][0]_AND_162_o|         |         |    2.646|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Times[7][1]_AND_160_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Clock100MHz                         |         |         |    2.578|         |
Sheet/GND_10_o_Times[7][1]_AND_160_o|         |         |    2.646|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Times[7][2]_AND_158_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Clock100MHz                         |         |         |    2.578|         |
Sheet/GND_10_o_Times[7][2]_AND_158_o|         |         |    2.646|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Sheet/GND_10_o_Times[7][3]_AND_156_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Clock100MHz                         |         |         |    2.578|         |
Sheet/GND_10_o_Times[7][3]_AND_156_o|         |         |    2.646|         |
------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 18.87 secs
 
--> 

Total memory usage is 265684 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  198 (   0 filtered)
Number of infos    :    9 (   0 filtered)

