| Reg Address | Reg Name | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Default value in hex
| - | :-: | :-: | :-: | :-: | :-: | :-: | :-: | :-: | :-: | :-:
| 0x00 | SRC_AD_REG    | - | - | - | - | SRC4AD | SRC3AD | SRC2AD | SRC1AD | 0x0F
| 0x01 | CH123_SRC_REG | - | - <td colspan=2, td align='center'>CH3SRC <td colspan=2, td align='center'>CH2SRC <td colspan=2, td align='center'>CH1SRC | 0x00
| 0x02 | CH456_SRC_REG | - | - <td colspan=2, td align='center'>CH6SRC <td colspan=2, td align='center'>CH5SRC <td colspan=2, td align='center'>CH4SRC | 0x00
| 0x03 | MUTE_REG      | - | - | CH6M | CH6M | CH6M | CH6M | CH6M | CH6M | 0x3F
| 0x04 | STANDBY_REG   | - | - | CH6STBY | CH5STBY | CH4STBY | CH3STBY | CH2STBY | CH1STBY | 0x00
| 0x05 | CH1_ATTEN_REG <td colspan=8, td align='center'>Ch1 Attenuation | 0x4F
| 0x06 | CH2_ATTEN_REG <td colspan=8, td align='center'>Ch2 Attenuation | 0x4F
| 0x07 | CH3_ATTEN_REG <td colspan=8, td align='center'>Ch3 Attenuation | 0x4F
| 0x08 | CH4_ATTEN_REG <td colspan=8, td align='center'>Ch4 Attenuation | 0x4F
| 0x09 | CH5_ATTEN_REG <td colspan=8, td align='center'>Ch5 Attenuation | 0x4F
| 0x0A | CH6_ATTEN_REG <td colspan=8, td align='center'>Ch6 Attenuation | 0x4F
