Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Apr 12 04:41:55 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (67)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (67)
--------------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.788        0.000                      0                  592        0.130        0.000                      0                  592        4.020        0.000                       0                   462  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.788        0.000                      0                  592        0.130        0.000                      0                  592        4.020        0.000                       0                   462  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.788ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.788ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.159ns  (logic 1.765ns (34.213%)  route 3.394ns (65.787%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/ap_clk
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=57, routed)          2.266     3.695    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X45Y67         LUT3 (Prop_lut3_I0_O)        0.124     3.819 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     3.819    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_i_5__1_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.369 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.369    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=2, routed)           0.000     4.483    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/p_2_out[0]
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.705 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__3/O[0]
                         net (fo=16, routed)          1.128     5.833    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/p_0_in
    SLICE_X43Y66         LUT4 (Prop_lut4_I2_O)        0.299     6.132 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp[5]_i_1/O
                         net (fo=1, routed)           0.000     6.132    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp[5]_i_1_n_0
    SLICE_X43Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/ap_clk
    SLICE_X43Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X43Y66         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -6.132    
  -------------------------------------------------------------------
                         slack                                  4.788    

Slack (MET) :             4.903ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/remd_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.044ns  (logic 2.433ns (48.232%)  route 2.611ns (51.768%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/ap_clk
    SLICE_X43Y60         FDRE                                         r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=133, routed)         1.679     3.108    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/r_stage_reg[0]_0
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.124     3.232 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry_i_7__1/O
                         net (fo=1, routed)           0.000     3.232    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry_i_7__1_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.782 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.782    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.896 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.896    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.010 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.010    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.124 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.124    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.238 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.238    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.352 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.352    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.466 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.466    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.779 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__6/O[3]
                         net (fo=16, routed)          0.932     5.711    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/p_0_in
    SLICE_X37Y63         LUT4 (Prop_lut4_I2_O)        0.306     6.017 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/remd_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     6.017    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/remd_tmp[6]_i_1_n_0
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/remd_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/ap_clk
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/remd_tmp_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X37Y63         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/remd_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -6.017    
  -------------------------------------------------------------------
                         slack                                  4.903    

Slack (MET) :             4.905ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/remd_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 2.433ns (48.270%)  route 2.607ns (51.730%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/ap_clk
    SLICE_X43Y60         FDRE                                         r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=133, routed)         1.679     3.108    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/r_stage_reg[0]_0
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.124     3.232 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry_i_7__1/O
                         net (fo=1, routed)           0.000     3.232    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry_i_7__1_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.782 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.782    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.896 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.896    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.010 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.010    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.124 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.124    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.238 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.238    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.352 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.352    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.466 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.466    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.779 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__6/O[3]
                         net (fo=16, routed)          0.928     5.707    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/p_0_in
    SLICE_X37Y63         LUT4 (Prop_lut4_I2_O)        0.306     6.013 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/remd_tmp[5]_i_1/O
                         net (fo=1, routed)           0.000     6.013    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/remd_tmp[5]_i_1_n_0
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/remd_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/ap_clk
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/remd_tmp_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X37Y63         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/remd_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -6.013    
  -------------------------------------------------------------------
                         slack                                  4.905    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.042ns  (logic 1.765ns (35.005%)  route 3.277ns (64.995%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/ap_clk
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=57, routed)          2.266     3.695    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X45Y67         LUT3 (Prop_lut3_I0_O)        0.124     3.819 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     3.819    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_i_5__1_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.369 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.369    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=2, routed)           0.000     4.483    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/p_2_out[0]
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.705 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__3/O[0]
                         net (fo=16, routed)          1.011     5.716    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/p_0_in
    SLICE_X46Y65         LUT5 (Prop_lut5_I3_O)        0.299     6.015 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     6.015    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp[0]_i_1_n_0
    SLICE_X46Y65         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/ap_clk
    SLICE_X46Y65         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X46Y65         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -6.015    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.765ns (35.123%)  route 3.260ns (64.877%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/ap_clk
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=57, routed)          2.266     3.695    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X45Y67         LUT3 (Prop_lut3_I0_O)        0.124     3.819 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     3.819    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_i_5__1_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.369 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.369    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=2, routed)           0.000     4.483    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/p_2_out[0]
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.705 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__3/O[0]
                         net (fo=16, routed)          0.994     5.699    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/p_0_in
    SLICE_X46Y65         LUT4 (Prop_lut4_I2_O)        0.299     5.998 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     5.998    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp[3]_i_1_n_0
    SLICE_X46Y65         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/ap_clk
    SLICE_X46Y65         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X46Y65         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -5.998    
  -------------------------------------------------------------------
                         slack                                  4.970    

Slack (MET) :             5.031ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/remd_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 2.433ns (49.490%)  route 2.483ns (50.511%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/ap_clk
    SLICE_X43Y60         FDRE                                         r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=133, routed)         1.679     3.108    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/r_stage_reg[0]_0
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.124     3.232 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry_i_7__1/O
                         net (fo=1, routed)           0.000     3.232    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry_i_7__1_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.782 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.782    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.896 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.896    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.010 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.010    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.124 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.124    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.238 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.238    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.352 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.352    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.466 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.466    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.779 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/cal_tmp_carry__6/O[3]
                         net (fo=16, routed)          0.804     5.583    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/p_0_in
    SLICE_X37Y63         LUT4 (Prop_lut4_I2_O)        0.306     5.889 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/remd_tmp[7]_i_1/O
                         net (fo=1, routed)           0.000     5.889    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/remd_tmp[7]_i_1_n_0
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/remd_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/ap_clk
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/remd_tmp_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X37Y63         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/remd_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -5.889    
  -------------------------------------------------------------------
                         slack                                  5.031    

Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 1.765ns (35.714%)  route 3.177ns (64.286%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/ap_clk
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=57, routed)          2.266     3.695    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X45Y67         LUT3 (Prop_lut3_I0_O)        0.124     3.819 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     3.819    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_i_5__1_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.369 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.369    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=2, routed)           0.000     4.483    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/p_2_out[0]
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.705 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__3/O[0]
                         net (fo=16, routed)          0.911     5.616    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/p_0_in
    SLICE_X46Y65         LUT4 (Prop_lut4_I2_O)        0.299     5.915 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     5.915    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp[1]_i_1_n_0
    SLICE_X46Y65         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/ap_clk
    SLICE_X46Y65         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X46Y65         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -5.915    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.058ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 1.765ns (35.735%)  route 3.174ns (64.265%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/ap_clk
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=57, routed)          2.266     3.695    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X45Y67         LUT3 (Prop_lut3_I0_O)        0.124     3.819 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     3.819    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_i_5__1_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.369 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.369    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=2, routed)           0.000     4.483    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/p_2_out[0]
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.705 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__3/O[0]
                         net (fo=16, routed)          0.908     5.613    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/p_0_in
    SLICE_X46Y65         LUT4 (Prop_lut4_I2_O)        0.299     5.912 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     5.912    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp[2]_i_1_n_0
    SLICE_X46Y65         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/ap_clk
    SLICE_X46Y65         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X46Y65         FDRE (Setup_fdre_C_D)        0.081    10.970    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                          -5.912    
  -------------------------------------------------------------------
                         slack                                  5.058    

Slack (MET) :             5.066ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 1.765ns (36.154%)  route 3.117ns (63.846%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/ap_clk
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=57, routed)          2.266     3.695    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X45Y67         LUT3 (Prop_lut3_I0_O)        0.124     3.819 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     3.819    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_i_5__1_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.369 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.369    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=2, routed)           0.000     4.483    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/p_2_out[0]
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.705 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__3/O[0]
                         net (fo=16, routed)          0.851     5.556    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/p_0_in
    SLICE_X43Y66         LUT4 (Prop_lut4_I2_O)        0.299     5.855 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp[7]_i_1/O
                         net (fo=1, routed)           0.000     5.855    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp[7]_i_1_n_0
    SLICE_X43Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/ap_clk
    SLICE_X43Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X43Y66         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -5.855    
  -------------------------------------------------------------------
                         slack                                  5.066    

Slack (MET) :             5.070ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 1.765ns (36.191%)  route 3.112ns (63.809%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/ap_clk
    SLICE_X41Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=57, routed)          2.266     3.695    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X45Y67         LUT3 (Prop_lut3_I0_O)        0.124     3.819 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     3.819    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_i_5__1_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.369 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.369    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=2, routed)           0.000     4.483    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/p_2_out[0]
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.705 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/cal_tmp_carry__3/O[0]
                         net (fo=16, routed)          0.846     5.551    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/p_0_in
    SLICE_X43Y66         LUT4 (Prop_lut4_I2_O)        0.299     5.850 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     5.850    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp[6]_i_1_n_0
    SLICE_X43Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/ap_clk
    SLICE_X43Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X43Y66         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/remd_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -5.850    
  -------------------------------------------------------------------
                         slack                                  5.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/srem_ln24_reg_217_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/dividend0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y65         FDRE                                         r  bd_0_i/hls_inst/inst/srem_ln24_reg_217_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  bd_0_i/hls_inst/inst/srem_ln24_reg_217_reg[14]/Q
                         net (fo=1, routed)           0.057     0.609    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/dividend0_reg[15]_0[14]
    SLICE_X40Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.654 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/dividend0[14]_i_1/O
                         net (fo=1, routed)           0.000     0.654    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/grp_fu_166_p0[14]
    SLICE_X40Y65         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/dividend0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.432     0.432    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/ap_clk
    SLICE_X40Y65         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/dividend0_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y65         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/dividend0_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_17s_17ns_3_21_seq_1_U2/fn1_sdiv_17s_17ns_3_21_seq_1_div_U/fn1_sdiv_17s_17ns_3_21_seq_1_div_u_0/dividend_tmp_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17s_17ns_3_21_seq_1_U2/fn1_sdiv_17s_17ns_3_21_seq_1_div_U/fn1_sdiv_17s_17ns_3_21_seq_1_div_u_0/dividend_tmp_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.410     0.410    bd_0_i/hls_inst/inst/sdiv_17s_17ns_3_21_seq_1_U2/fn1_sdiv_17s_17ns_3_21_seq_1_div_U/fn1_sdiv_17s_17ns_3_21_seq_1_div_u_0/ap_clk
    SLICE_X39Y57         FDSE                                         r  bd_0_i/hls_inst/inst/sdiv_17s_17ns_3_21_seq_1_U2/fn1_sdiv_17s_17ns_3_21_seq_1_div_U/fn1_sdiv_17s_17ns_3_21_seq_1_div_u_0/dividend_tmp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDSE (Prop_fdse_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sdiv_17s_17ns_3_21_seq_1_U2/fn1_sdiv_17s_17ns_3_21_seq_1_div_U/fn1_sdiv_17s_17ns_3_21_seq_1_div_u_0/dividend_tmp_reg[15]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/sdiv_17s_17ns_3_21_seq_1_U2/fn1_sdiv_17s_17ns_3_21_seq_1_div_U/fn1_sdiv_17s_17ns_3_21_seq_1_div_u_0/dividend_tmp_reg_n_0_[15]
    SLICE_X38Y57         LUT2 (Prop_lut2_I0_O)        0.045     0.683 r  bd_0_i/hls_inst/inst/sdiv_17s_17ns_3_21_seq_1_U2/fn1_sdiv_17s_17ns_3_21_seq_1_div_U/fn1_sdiv_17s_17ns_3_21_seq_1_div_u_0/dividend_tmp[16]_i_1/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/inst/sdiv_17s_17ns_3_21_seq_1_U2/fn1_sdiv_17s_17ns_3_21_seq_1_div_U/fn1_sdiv_17s_17ns_3_21_seq_1_div_u_0/dividend_tmp[16]_i_1_n_0
    SLICE_X38Y57         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17s_17ns_3_21_seq_1_U2/fn1_sdiv_17s_17ns_3_21_seq_1_div_U/fn1_sdiv_17s_17ns_3_21_seq_1_div_u_0/dividend_tmp_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.432     0.432    bd_0_i/hls_inst/inst/sdiv_17s_17ns_3_21_seq_1_U2/fn1_sdiv_17s_17ns_3_21_seq_1_div_U/fn1_sdiv_17s_17ns_3_21_seq_1_div_u_0/ap_clk
    SLICE_X38Y57         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17s_17ns_3_21_seq_1_U2/fn1_sdiv_17s_17ns_3_21_seq_1_div_U/fn1_sdiv_17s_17ns_3_21_seq_1_div_u_0/dividend_tmp_reg[16]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y57         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/sdiv_17s_17ns_3_21_seq_1_U2/fn1_sdiv_17s_17ns_3_21_seq_1_div_U/fn1_sdiv_17s_17ns_3_21_seq_1_div_u_0/dividend_tmp_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17s_17ns_3_21_seq_1_U2/fn1_sdiv_17s_17ns_3_21_seq_1_div_U/start0_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.730%)  route 0.103ns (42.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y60         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=3, routed)           0.103     0.654    bd_0_i/hls_inst/inst/sdiv_17s_17ns_3_21_seq_1_U2/fn1_sdiv_17s_17ns_3_21_seq_1_div_U/Q[0]
    SLICE_X46Y60         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17s_17ns_3_21_seq_1_U2/fn1_sdiv_17s_17ns_3_21_seq_1_div_U/start0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.432     0.432    bd_0_i/hls_inst/inst/sdiv_17s_17ns_3_21_seq_1_U2/fn1_sdiv_17s_17ns_3_21_seq_1_div_U/ap_clk
    SLICE_X46Y60         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17s_17ns_3_21_seq_1_U2/fn1_sdiv_17s_17ns_3_21_seq_1_div_U/start0_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y60         FDRE (Hold_fdre_C_D)         0.085     0.517    bd_0_i/hls_inst/inst/sdiv_17s_17ns_3_21_seq_1_U2/fn1_sdiv_17s_17ns_3_21_seq_1_div_U/start0_reg
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln24_reg_187_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/divisor0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y70         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln24_reg_187_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/add_ln24_reg_187_reg[26]/Q
                         net (fo=1, routed)           0.102     0.653    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/Q[25]
    SLICE_X38Y70         FDRE                                         r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/divisor0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.432     0.432    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/ap_clk
    SLICE_X38Y70         FDRE                                         r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/divisor0_reg[26]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y70         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/divisor0_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln24_reg_187_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/divisor0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y66         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln24_reg_187_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/add_ln24_reg_187_reg[10]/Q
                         net (fo=1, routed)           0.099     0.650    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/Q[9]
    SLICE_X39Y65         FDRE                                         r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/divisor0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.432     0.432    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/ap_clk
    SLICE_X39Y65         FDRE                                         r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/divisor0_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y65         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/divisor0_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln24_reg_187_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/divisor0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y66         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln24_reg_187_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/add_ln24_reg_187_reg[11]/Q
                         net (fo=1, routed)           0.101     0.652    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/Q[10]
    SLICE_X39Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/divisor0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.432     0.432    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/ap_clk
    SLICE_X39Y66         FDRE                                         r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/divisor0_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y66         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/divisor0_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln24_reg_187_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/divisor0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y65         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln24_reg_187_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/add_ln24_reg_187_reg[9]/Q
                         net (fo=1, routed)           0.101     0.652    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/Q[8]
    SLICE_X39Y65         FDRE                                         r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/divisor0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.432     0.432    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/ap_clk
    SLICE_X39Y65         FDRE                                         r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/divisor0_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y65         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/divisor0_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln24_reg_187_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/divisor0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y71         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln24_reg_187_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/add_ln24_reg_187_reg[30]/Q
                         net (fo=1, routed)           0.099     0.650    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/Q[29]
    SLICE_X38Y70         FDRE                                         r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/divisor0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.432     0.432    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/ap_clk
    SLICE_X38Y70         FDRE                                         r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/divisor0_reg[30]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y70         FDRE (Hold_fdre_C_D)         0.060     0.492    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/divisor0_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.492    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/divisor0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/divisor0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.410     0.410    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/ap_clk
    SLICE_X39Y65         FDRE                                         r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/divisor0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/divisor0_reg[10]/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/divisor0_reg[30]_0[9]
    SLICE_X39Y64         FDRE                                         r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/divisor0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.432     0.432    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/ap_clk
    SLICE_X39Y64         FDRE                                         r  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/divisor0_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y64         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/divisor0_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_17s_17ns_3_21_seq_1_U2/fn1_sdiv_17s_17ns_3_21_seq_1_div_U/fn1_sdiv_17s_17ns_3_21_seq_1_div_u_0/dividend_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_17s_17ns_3_21_seq_1_U2/fn1_sdiv_17s_17ns_3_21_seq_1_div_U/fn1_sdiv_17s_17ns_3_21_seq_1_div_u_0/dividend_tmp_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.410     0.410    bd_0_i/hls_inst/inst/sdiv_17s_17ns_3_21_seq_1_U2/fn1_sdiv_17s_17ns_3_21_seq_1_div_U/fn1_sdiv_17s_17ns_3_21_seq_1_div_u_0/ap_clk
    SLICE_X39Y61         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_17s_17ns_3_21_seq_1_U2/fn1_sdiv_17s_17ns_3_21_seq_1_div_U/fn1_sdiv_17s_17ns_3_21_seq_1_div_u_0/dividend_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sdiv_17s_17ns_3_21_seq_1_U2/fn1_sdiv_17s_17ns_3_21_seq_1_div_U/fn1_sdiv_17s_17ns_3_21_seq_1_div_u_0/dividend_tmp_reg[4]/Q
                         net (fo=1, routed)           0.112     0.663    bd_0_i/hls_inst/inst/sdiv_17s_17ns_3_21_seq_1_U2/fn1_sdiv_17s_17ns_3_21_seq_1_div_U/fn1_sdiv_17s_17ns_3_21_seq_1_div_u_0/dividend_tmp_reg_n_0_[4]
    SLICE_X39Y62         FDSE                                         r  bd_0_i/hls_inst/inst/sdiv_17s_17ns_3_21_seq_1_U2/fn1_sdiv_17s_17ns_3_21_seq_1_div_U/fn1_sdiv_17s_17ns_3_21_seq_1_div_u_0/dividend_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=461, unset)          0.432     0.432    bd_0_i/hls_inst/inst/sdiv_17s_17ns_3_21_seq_1_U2/fn1_sdiv_17s_17ns_3_21_seq_1_div_U/fn1_sdiv_17s_17ns_3_21_seq_1_div_u_0/ap_clk
    SLICE_X39Y62         FDSE                                         r  bd_0_i/hls_inst/inst/sdiv_17s_17ns_3_21_seq_1_U2/fn1_sdiv_17s_17ns_3_21_seq_1_div_U/fn1_sdiv_17s_17ns_3_21_seq_1_div_u_0/dividend_tmp_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y62         FDSE (Hold_fdse_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/sdiv_17s_17ns_3_21_seq_1_U2/fn1_sdiv_17s_17ns_3_21_seq_1_div_U/fn1_sdiv_17s_17ns_3_21_seq_1_div_u_0/dividend_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y68  bd_0_i/hls_inst/inst/add_ln24_reg_187_reg[21]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y69  bd_0_i/hls_inst/inst/add_ln24_reg_187_reg[22]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y69  bd_0_i/hls_inst/inst/add_ln24_reg_187_reg[23]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y69  bd_0_i/hls_inst/inst/add_ln24_reg_187_reg[24]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y69  bd_0_i/hls_inst/inst/add_ln24_reg_187_reg[25]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y70  bd_0_i/hls_inst/inst/add_ln24_reg_187_reg[26]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y70  bd_0_i/hls_inst/inst/add_ln24_reg_187_reg[27]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y70  bd_0_i/hls_inst/inst/add_ln24_reg_187_reg[28]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y70  bd_0_i/hls_inst/inst/add_ln24_reg_187_reg[29]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y64  bd_0_i/hls_inst/inst/add_ln24_reg_187_reg[2]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y68  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[14]_srl14___srem_17s_32ns_16_21_seq_1_U3_fn1_srem_17s_32ns_16_21_seq_1_div_U_fn1_srem_17s_32ns_16_21_seq_1_div_u_0_r_stage_reg_r_12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X50Y65  bd_0_i/hls_inst/inst/urem_8ns_11ns_3_12_seq_1_U1/fn1_urem_8ns_11ns_3_12_seq_1_div_U/fn1_urem_8ns_11ns_3_12_seq_1_div_u_0/r_stage_reg[6]_srl6___srem_17s_32ns_16_21_seq_1_U3_fn1_srem_17s_32ns_16_21_seq_1_div_U_fn1_srem_17s_32ns_16_21_seq_1_div_u_0_r_stage_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y68  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/r_stage_reg[15]_srl15___srem_17s_32ns_16_21_seq_1_U3_fn1_srem_17s_32ns_16_21_seq_1_div_U_fn1_srem_17s_32ns_16_21_seq_1_div_u_0_r_stage_reg_r_13/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y68  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[14]_srl14___srem_17s_32ns_16_21_seq_1_U3_fn1_srem_17s_32ns_16_21_seq_1_div_U_fn1_srem_17s_32ns_16_21_seq_1_div_u_0_r_stage_reg_r_12/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X50Y65  bd_0_i/hls_inst/inst/urem_8ns_11ns_3_12_seq_1_U1/fn1_urem_8ns_11ns_3_12_seq_1_div_U/fn1_urem_8ns_11ns_3_12_seq_1_div_u_0/r_stage_reg[6]_srl6___srem_17s_32ns_16_21_seq_1_U3_fn1_srem_17s_32ns_16_21_seq_1_div_U_fn1_srem_17s_32ns_16_21_seq_1_div_u_0_r_stage_reg_r_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y68  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/r_stage_reg[15]_srl15___srem_17s_32ns_16_21_seq_1_U3_fn1_srem_17s_32ns_16_21_seq_1_div_U_fn1_srem_17s_32ns_16_21_seq_1_div_u_0_r_stage_reg_r_13/CLK
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X37Y68  bd_0_i/hls_inst/inst/add_ln24_reg_187_reg[21]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X37Y69  bd_0_i/hls_inst/inst/add_ln24_reg_187_reg[22]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X37Y69  bd_0_i/hls_inst/inst/add_ln24_reg_187_reg[23]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X37Y69  bd_0_i/hls_inst/inst/add_ln24_reg_187_reg[24]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y68  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[14]_srl14___srem_17s_32ns_16_21_seq_1_U3_fn1_srem_17s_32ns_16_21_seq_1_div_U_fn1_srem_17s_32ns_16_21_seq_1_div_u_0_r_stage_reg_r_12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y68  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U4/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[14]_srl14___srem_17s_32ns_16_21_seq_1_U3_fn1_srem_17s_32ns_16_21_seq_1_div_U_fn1_srem_17s_32ns_16_21_seq_1_div_u_0_r_stage_reg_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X50Y65  bd_0_i/hls_inst/inst/urem_8ns_11ns_3_12_seq_1_U1/fn1_urem_8ns_11ns_3_12_seq_1_div_U/fn1_urem_8ns_11ns_3_12_seq_1_div_u_0/r_stage_reg[6]_srl6___srem_17s_32ns_16_21_seq_1_U3_fn1_srem_17s_32ns_16_21_seq_1_div_U_fn1_srem_17s_32ns_16_21_seq_1_div_u_0_r_stage_reg_r_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X50Y65  bd_0_i/hls_inst/inst/urem_8ns_11ns_3_12_seq_1_U1/fn1_urem_8ns_11ns_3_12_seq_1_div_U/fn1_urem_8ns_11ns_3_12_seq_1_div_u_0/r_stage_reg[6]_srl6___srem_17s_32ns_16_21_seq_1_U3_fn1_srem_17s_32ns_16_21_seq_1_div_U_fn1_srem_17s_32ns_16_21_seq_1_div_u_0_r_stage_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y68  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/r_stage_reg[15]_srl15___srem_17s_32ns_16_21_seq_1_U3_fn1_srem_17s_32ns_16_21_seq_1_div_U_fn1_srem_17s_32ns_16_21_seq_1_div_u_0_r_stage_reg_r_13/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y68  bd_0_i/hls_inst/inst/srem_17s_32ns_16_21_seq_1_U3/fn1_srem_17s_32ns_16_21_seq_1_div_U/fn1_srem_17s_32ns_16_21_seq_1_div_u_0/r_stage_reg[15]_srl15___srem_17s_32ns_16_21_seq_1_U3_fn1_srem_17s_32ns_16_21_seq_1_div_U_fn1_srem_17s_32ns_16_21_seq_1_div_u_0_r_stage_reg_r_13/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X37Y68  bd_0_i/hls_inst/inst/add_ln24_reg_187_reg[21]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X37Y68  bd_0_i/hls_inst/inst/add_ln24_reg_187_reg[21]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X37Y69  bd_0_i/hls_inst/inst/add_ln24_reg_187_reg[22]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X37Y69  bd_0_i/hls_inst/inst/add_ln24_reg_187_reg[22]/C



