Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 27 15:18:09 2020
| Host         : Zxrcoming running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Gyro_Demo_timing_summary_routed.rpt -pb Gyro_Demo_timing_summary_routed.pb -rpx Gyro_Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : Gyro_Demo
| Device       : 7s50-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 42 register/latch pins with no clock driven by root clock pin: I_qspi_clk (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Driver_Gyro0/Clk_Division0/Clk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Driver_Gyro0/Clk_Division1/Clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Driver_Gyro0/Current_State_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Driver_Gyro0/Current_State_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Driver_Gyro0/Flag_State_Init_reg/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/FSM_sequential_c_state_reg[0]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/FSM_sequential_c_state_reg[1]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/FSM_sequential_c_state_reg[2]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/FSM_sequential_c_state_reg[3]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[0]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[1]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[2]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[3]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[4]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[5]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[6]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[7]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[8]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 421 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 210 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.910        0.000                      0                  284        0.030        0.000                      0                  284        3.000        0.000                       0                   218  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_100MHz              {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          4.910        0.000                      0                  282        0.104        0.000                      0                  282        4.500        0.000                       0                   210  
  clk_out2_clk_wiz_0         98.085        0.000                      0                    2        0.265        0.000                      0                    2       49.500        0.000                       0                     4  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        4.911        0.000                      0                  282        0.104        0.000                      0                  282        4.500        0.000                       0                   210  
  clk_out2_clk_wiz_0_1       98.089        0.000                      0                    2        0.265        0.000                      0                    2       49.500        0.000                       0                     4  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          4.910        0.000                      0                  282        0.030        0.000                      0                  282  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         98.085        0.000                      0                    2        0.154        0.000                      0                    2  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        4.910        0.000                      0                  282        0.030        0.000                      0                  282  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       98.085        0.000                      0                    2        0.154        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.910ns  (required time - arrival time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Out_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 1.014ns (20.532%)  route 3.925ns (79.468%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.554    -0.948    Driver_IIC0/CLK
    SLICE_X38Y51         FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.518    -0.430 r  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=30, routed)          1.026     0.596    Driver_IIC0/c_state[3]
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.720 f  Driver_IIC0/IIC_Read_Data[7]_i_3/O
                         net (fo=4, routed)           0.963     1.683    Driver_IIC0/IIC_Read_Data[7]_i_3_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I0_O)        0.124     1.807 r  Driver_IIC0/iicrd_req_i_2/O
                         net (fo=3, routed)           0.955     2.762    Driver_IIC0/iicrd_req_i_2_n_0
    SLICE_X44Y49         LUT5 (Prop_lut5_I1_O)        0.124     2.886 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=1, routed)           0.981     3.867    Driver_IIC0/SDA_Out_i_5_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.124     3.991 r  Driver_IIC0/SDA_Out_i_2/O
                         net (fo=1, routed)           0.000     3.991    Driver_IIC0/SDA_Out
    SLICE_X41Y49         FDPE                                         r  Driver_IIC0/SDA_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398    11.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.924    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.015 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.448     8.463    Driver_IIC0/CLK
    SLICE_X41Y49         FDPE                                         r  Driver_IIC0/SDA_Out_reg/C
                         clock pessimism              0.484     8.947    
                         clock uncertainty           -0.074     8.872    
    SLICE_X41Y49         FDPE (Setup_fdpe_C_D)        0.029     8.901    Driver_IIC0/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                          8.901    
                         arrival time                          -3.991    
  -------------------------------------------------------------------
                         slack                                  4.910    

Slack (MET) :             4.959ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Out_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 1.182ns (25.389%)  route 3.474ns (74.611%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.554    -0.948    Driver_IIC0/CLK
    SLICE_X36Y51         FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.492 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=8, routed)           0.901     0.409    Driver_IIC0/scl_cnt[7]
    SLICE_X37Y51         LUT4 (Prop_lut4_I2_O)        0.124     0.533 f  Driver_IIC0/Gyro_IIC_SCL_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.826     1.359    Driver_IIC0/Gyro_IIC_SCL_OBUF_inst_i_2_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.483 f  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=3, routed)           0.810     2.293    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I2_O)        0.152     2.445 r  Driver_IIC0/SDA_Out_i_4/O
                         net (fo=1, routed)           0.597     3.042    Driver_IIC0/SDA_Out_i_4_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.326     3.368 r  Driver_IIC0/SDA_Out_i_1/O
                         net (fo=1, routed)           0.340     3.708    Driver_IIC0/SDA_Out_i_1_n_0
    SLICE_X41Y49         FDPE                                         r  Driver_IIC0/SDA_Out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398    11.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.924    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.015 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.448     8.463    Driver_IIC0/CLK
    SLICE_X41Y49         FDPE                                         r  Driver_IIC0/SDA_Out_reg/C
                         clock pessimism              0.484     8.947    
                         clock uncertainty           -0.074     8.872    
    SLICE_X41Y49         FDPE (Setup_fdpe_C_CE)      -0.205     8.667    Driver_IIC0/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                  4.959    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 1.014ns (21.673%)  route 3.665ns (78.327%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.554    -0.948    Driver_IIC0/CLK
    SLICE_X38Y51         FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.518    -0.430 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=30, routed)          1.026     0.596    Driver_IIC0/c_state[3]
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.720 r  Driver_IIC0/IIC_Read_Data[7]_i_3/O
                         net (fo=4, routed)           1.121     1.841    Driver_IIC0/IIC_Read_Data[7]_i_3_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.124     1.965 r  Driver_IIC0/bcnt[2]_i_5/O
                         net (fo=1, routed)           0.762     2.727    Driver_IIC0/bcnt[2]_i_5_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I1_O)        0.124     2.851 r  Driver_IIC0/bcnt[2]_i_3/O
                         net (fo=3, routed)           0.756     3.607    Driver_IIC0/bcnt[2]_i_3_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124     3.731 r  Driver_IIC0/bcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     3.731    Driver_IIC0/bcnt[0]_i_1_n_0
    SLICE_X45Y50         FDCE                                         r  Driver_IIC0/bcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398    11.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.924    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.015 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.439     8.453    Driver_IIC0/CLK
    SLICE_X45Y50         FDCE                                         r  Driver_IIC0/bcnt_reg[0]/C
                         clock pessimism              0.562     9.015    
                         clock uncertainty           -0.074     8.941    
    SLICE_X45Y50         FDCE (Setup_fdce_C_D)        0.029     8.970    Driver_IIC0/bcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.970    
                         arrival time                          -3.731    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.243ns  (required time - arrival time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 1.014ns (21.682%)  route 3.663ns (78.318%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.554    -0.948    Driver_IIC0/CLK
    SLICE_X38Y51         FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.518    -0.430 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=30, routed)          1.026     0.596    Driver_IIC0/c_state[3]
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.720 r  Driver_IIC0/IIC_Read_Data[7]_i_3/O
                         net (fo=4, routed)           1.121     1.841    Driver_IIC0/IIC_Read_Data[7]_i_3_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.124     1.965 r  Driver_IIC0/bcnt[2]_i_5/O
                         net (fo=1, routed)           0.762     2.727    Driver_IIC0/bcnt[2]_i_5_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I1_O)        0.124     2.851 r  Driver_IIC0/bcnt[2]_i_3/O
                         net (fo=3, routed)           0.754     3.605    Driver_IIC0/bcnt[2]_i_3_n_0
    SLICE_X45Y50         LUT4 (Prop_lut4_I2_O)        0.124     3.729 r  Driver_IIC0/bcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.729    Driver_IIC0/bcnt[1]_i_1_n_0
    SLICE_X45Y50         FDCE                                         r  Driver_IIC0/bcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398    11.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.924    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.015 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.439     8.453    Driver_IIC0/CLK
    SLICE_X45Y50         FDCE                                         r  Driver_IIC0/bcnt_reg[1]/C
                         clock pessimism              0.562     9.015    
                         clock uncertainty           -0.074     8.941    
    SLICE_X45Y50         FDCE (Setup_fdce_C_D)        0.031     8.972    Driver_IIC0/bcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.972    
                         arrival time                          -3.729    
  -------------------------------------------------------------------
                         slack                                  5.243    

Slack (MET) :             5.261ns  (required time - arrival time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.703ns  (logic 1.040ns (22.115%)  route 3.663ns (77.885%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.554    -0.948    Driver_IIC0/CLK
    SLICE_X38Y51         FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.518    -0.430 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=30, routed)          1.026     0.596    Driver_IIC0/c_state[3]
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.720 r  Driver_IIC0/IIC_Read_Data[7]_i_3/O
                         net (fo=4, routed)           1.121     1.841    Driver_IIC0/IIC_Read_Data[7]_i_3_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.124     1.965 r  Driver_IIC0/bcnt[2]_i_5/O
                         net (fo=1, routed)           0.762     2.727    Driver_IIC0/bcnt[2]_i_5_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I1_O)        0.124     2.851 r  Driver_IIC0/bcnt[2]_i_3/O
                         net (fo=3, routed)           0.754     3.605    Driver_IIC0/bcnt[2]_i_3_n_0
    SLICE_X45Y50         LUT5 (Prop_lut5_I3_O)        0.150     3.755 r  Driver_IIC0/bcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.755    Driver_IIC0/bcnt[2]_i_1_n_0
    SLICE_X45Y50         FDCE                                         r  Driver_IIC0/bcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398    11.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.924    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.015 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.439     8.453    Driver_IIC0/CLK
    SLICE_X45Y50         FDCE                                         r  Driver_IIC0/bcnt_reg[2]/C
                         clock pessimism              0.562     9.015    
                         clock uncertainty           -0.074     8.941    
    SLICE_X45Y50         FDCE (Setup_fdce_C_D)        0.075     9.016    Driver_IIC0/bcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                          -3.755    
  -------------------------------------------------------------------
                         slack                                  5.261    

Slack (MET) :             5.262ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.704ns (17.931%)  route 3.222ns (82.069%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.566    -0.935    u_Gyro2ram/CLK
    SLICE_X41Y43         FDRE                                         r  u_Gyro2ram/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  u_Gyro2ram/addr_reg[1]/Q
                         net (fo=37, routed)          1.778     1.299    u_Gyro2ram/Q[1]
    SLICE_X49Y45         LUT4 (Prop_lut4_I3_O)        0.124     1.423 r  u_Gyro2ram/u_blk_mem_gen_0_i_33/O
                         net (fo=1, routed)           0.804     2.226    u_Gyro2ram/u_blk_mem_gen_0_i_33_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.124     2.350 r  u_Gyro2ram/u_blk_mem_gen_0_i_7/O
                         net (fo=1, routed)           0.641     2.991    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[1]
    RAMB18_X1Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398    11.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.924    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.015 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.486     8.500    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.564     9.064    
                         clock uncertainty           -0.074     8.990    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                     -0.737     8.253    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          8.253    
                         arrival time                          -2.991    
  -------------------------------------------------------------------
                         slack                                  5.262    

Slack (MET) :             5.289ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/IIC_Read_Data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.952ns (22.005%)  route 3.374ns (77.995%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.554    -0.948    Driver_IIC0/CLK
    SLICE_X36Y51         FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.492 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=8, routed)           0.901     0.409    Driver_IIC0/scl_cnt[7]
    SLICE_X37Y51         LUT4 (Prop_lut4_I2_O)        0.124     0.533 f  Driver_IIC0/Gyro_IIC_SCL_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.826     1.359    Driver_IIC0/Gyro_IIC_SCL_OBUF_inst_i_2_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.483 f  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=3, routed)           0.460     1.943    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.067 r  Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           0.668     2.735    Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X45Y46         LUT4 (Prop_lut4_I3_O)        0.124     2.859 r  Driver_IIC0/IIC_Read_Data[4]_i_1/O
                         net (fo=1, routed)           0.519     3.378    Driver_IIC0/IIC_Read_Data[4]_i_1_n_0
    SLICE_X45Y46         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398    11.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.924    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.015 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.448     8.463    Driver_IIC0/CLK
    SLICE_X45Y46         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[4]/C
                         clock pessimism              0.484     8.947    
                         clock uncertainty           -0.074     8.872    
    SLICE_X45Y46         FDRE (Setup_fdre_C_CE)      -0.205     8.667    Driver_IIC0/IIC_Read_Data_reg[4]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -3.378    
  -------------------------------------------------------------------
                         slack                                  5.289    

Slack (MET) :             5.338ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/IIC_Read_Data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 0.952ns (22.263%)  route 3.324ns (77.737%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.554    -0.948    Driver_IIC0/CLK
    SLICE_X36Y51         FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.492 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=8, routed)           0.901     0.409    Driver_IIC0/scl_cnt[7]
    SLICE_X37Y51         LUT4 (Prop_lut4_I2_O)        0.124     0.533 f  Driver_IIC0/Gyro_IIC_SCL_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.826     1.359    Driver_IIC0/Gyro_IIC_SCL_OBUF_inst_i_2_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.483 f  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=3, routed)           0.460     1.943    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.067 r  Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           0.513     2.580    Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I3_O)        0.124     2.704 r  Driver_IIC0/IIC_Read_Data[5]_i_1/O
                         net (fo=1, routed)           0.625     3.328    Driver_IIC0/IIC_Read_Data[5]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398    11.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.924    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.015 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.447     8.462    Driver_IIC0/CLK
    SLICE_X41Y46         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[5]/C
                         clock pessimism              0.484     8.946    
                         clock uncertainty           -0.074     8.871    
    SLICE_X41Y46         FDRE (Setup_fdre_C_CE)      -0.205     8.666    Driver_IIC0/IIC_Read_Data_reg[5]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                          -3.328    
  -------------------------------------------------------------------
                         slack                                  5.338    

Slack (MET) :             5.387ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/IIC_Read_Data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 0.952ns (22.517%)  route 3.276ns (77.483%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.554    -0.948    Driver_IIC0/CLK
    SLICE_X36Y51         FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.492 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=8, routed)           0.901     0.409    Driver_IIC0/scl_cnt[7]
    SLICE_X37Y51         LUT4 (Prop_lut4_I2_O)        0.124     0.533 f  Driver_IIC0/Gyro_IIC_SCL_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.826     1.359    Driver_IIC0/Gyro_IIC_SCL_OBUF_inst_i_2_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.483 f  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=3, routed)           0.460     1.943    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.067 r  Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           0.474     2.540    Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X41Y47         LUT4 (Prop_lut4_I3_O)        0.124     2.664 r  Driver_IIC0/IIC_Read_Data[1]_i_1/O
                         net (fo=1, routed)           0.616     3.280    Driver_IIC0/IIC_Read_Data[1]_i_1_n_0
    SLICE_X41Y47         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398    11.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.924    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.015 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.448     8.463    Driver_IIC0/CLK
    SLICE_X41Y47         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[1]/C
                         clock pessimism              0.484     8.947    
                         clock uncertainty           -0.074     8.872    
    SLICE_X41Y47         FDRE (Setup_fdre_C_CE)      -0.205     8.667    Driver_IIC0/IIC_Read_Data_reg[1]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -3.280    
  -------------------------------------------------------------------
                         slack                                  5.387    

Slack (MET) :             5.399ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/IIC_Read_Data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 0.952ns (22.579%)  route 3.264ns (77.421%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.554    -0.948    Driver_IIC0/CLK
    SLICE_X36Y51         FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.492 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=8, routed)           0.901     0.409    Driver_IIC0/scl_cnt[7]
    SLICE_X37Y51         LUT4 (Prop_lut4_I2_O)        0.124     0.533 f  Driver_IIC0/Gyro_IIC_SCL_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.826     1.359    Driver_IIC0/Gyro_IIC_SCL_OBUF_inst_i_2_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.483 f  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=3, routed)           0.460     1.943    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.067 r  Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           0.676     2.742    Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X44Y46         LUT4 (Prop_lut4_I3_O)        0.124     2.866 r  Driver_IIC0/IIC_Read_Data[3]_i_1/O
                         net (fo=1, routed)           0.402     3.269    Driver_IIC0/IIC_Read_Data[3]_i_1_n_0
    SLICE_X44Y46         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398    11.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.924    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.015 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.448     8.463    Driver_IIC0/CLK
    SLICE_X44Y46         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[3]/C
                         clock pessimism              0.484     8.947    
                         clock uncertainty           -0.074     8.872    
    SLICE_X44Y46         FDRE (Setup_fdre_C_CE)      -0.205     8.667    Driver_IIC0/IIC_Read_Data_reg[3]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                  5.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division1/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division1/Count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.381%)  route 0.122ns (25.619%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.607    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X43Y49         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Driver_Gyro0/Clk_Division1/Count_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.345    Driver_Gyro0/Clk_Division1/Count_reg[14]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.185 r  Driver_Gyro0/Clk_Division1/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.184    Driver_Gyro0/Clk_Division1/Count_reg[12]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.130 r  Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.130    Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1_n_7
    SLICE_X43Y50         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.848    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X43Y50         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[16]/C
                         clock pessimism              0.508    -0.339    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.234    Driver_Gyro0/Clk_Division1/Count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division0/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division0/Count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.607    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X40Y49         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Driver_Gyro0/Clk_Division0/Count_reg[18]/Q
                         net (fo=2, routed)           0.133    -0.334    Driver_Gyro0/Clk_Division0/Count_reg[18]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.174 r  Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.173    Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.119 r  Driver_Gyro0/Clk_Division0/Count_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.119    Driver_Gyro0/Clk_Division0/Count_reg[20]_i_1__0_n_7
    SLICE_X40Y50         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.848    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X40Y50         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[20]/C
                         clock pessimism              0.508    -0.339    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105    -0.234    Driver_Gyro0/Clk_Division0/Count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division1/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division1/Count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.958%)  route 0.122ns (25.042%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.607    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X43Y49         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Driver_Gyro0/Clk_Division1/Count_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.345    Driver_Gyro0/Clk_Division1/Count_reg[14]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.185 r  Driver_Gyro0/Clk_Division1/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.184    Driver_Gyro0/Clk_Division1/Count_reg[12]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.119 r  Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.119    Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1_n_5
    SLICE_X43Y50         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.848    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X43Y50         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[18]/C
                         clock pessimism              0.508    -0.339    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.234    Driver_Gyro0/Clk_Division1/Count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division0/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division0/Count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.607    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X40Y49         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Driver_Gyro0/Clk_Division0/Count_reg[18]/Q
                         net (fo=2, routed)           0.133    -0.334    Driver_Gyro0/Clk_Division0/Count_reg[18]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.174 r  Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.173    Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.108 r  Driver_Gyro0/Clk_Division0/Count_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.108    Driver_Gyro0/Clk_Division0/Count_reg[20]_i_1__0_n_5
    SLICE_X40Y50         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.848    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X40Y50         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[22]/C
                         clock pessimism              0.508    -0.339    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105    -0.234    Driver_Gyro0/Clk_Division0/Count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division1/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division1/Count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.178%)  route 0.122ns (23.822%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.607    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X43Y49         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Driver_Gyro0/Clk_Division1/Count_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.345    Driver_Gyro0/Clk_Division1/Count_reg[14]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.185 r  Driver_Gyro0/Clk_Division1/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.184    Driver_Gyro0/Clk_Division1/Count_reg[12]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.094 r  Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.094    Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1_n_6
    SLICE_X43Y50         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.848    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X43Y50         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[17]/C
                         clock pessimism              0.508    -0.339    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.234    Driver_Gyro0/Clk_Division1/Count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division1/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division1/Count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.178%)  route 0.122ns (23.822%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.607    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X43Y49         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Driver_Gyro0/Clk_Division1/Count_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.345    Driver_Gyro0/Clk_Division1/Count_reg[14]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.185 r  Driver_Gyro0/Clk_Division1/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.184    Driver_Gyro0/Clk_Division1/Count_reg[12]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.094 r  Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.094    Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1_n_4
    SLICE_X43Y50         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.848    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X43Y50         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[19]/C
                         clock pessimism              0.508    -0.339    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.234    Driver_Gyro0/Clk_Division1/Count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division1/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division1/Count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.317%)  route 0.122ns (23.683%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.607    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X43Y49         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Driver_Gyro0/Clk_Division1/Count_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.345    Driver_Gyro0/Clk_Division1/Count_reg[14]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.185 r  Driver_Gyro0/Clk_Division1/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.184    Driver_Gyro0/Clk_Division1/Count_reg[12]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.145 r  Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.145    Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.091 r  Driver_Gyro0/Clk_Division1/Count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.091    Driver_Gyro0/Clk_Division1/Count_reg[20]_i_1_n_7
    SLICE_X43Y51         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.848    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X43Y51         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[20]/C
                         clock pessimism              0.508    -0.339    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.105    -0.234    Driver_Gyro0/Clk_Division1/Count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division0/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division0/Count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.607    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X40Y49         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Driver_Gyro0/Clk_Division0/Count_reg[18]/Q
                         net (fo=2, routed)           0.133    -0.334    Driver_Gyro0/Clk_Division0/Count_reg[18]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.174 r  Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.173    Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.083 r  Driver_Gyro0/Clk_Division0/Count_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.083    Driver_Gyro0/Clk_Division0/Count_reg[20]_i_1__0_n_6
    SLICE_X40Y50         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.848    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X40Y50         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[21]/C
                         clock pessimism              0.508    -0.339    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105    -0.234    Driver_Gyro0/Clk_Division0/Count_reg[21]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division0/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division0/Count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.607    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X40Y49         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Driver_Gyro0/Clk_Division0/Count_reg[18]/Q
                         net (fo=2, routed)           0.133    -0.334    Driver_Gyro0/Clk_Division0/Count_reg[18]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.174 r  Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.173    Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.083 r  Driver_Gyro0/Clk_Division0/Count_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.083    Driver_Gyro0/Clk_Division0/Count_reg[20]_i_1__0_n_4
    SLICE_X40Y50         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.848    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X40Y50         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[23]/C
                         clock pessimism              0.508    -0.339    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105    -0.234    Driver_Gyro0/Clk_Division0/Count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division0/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division0/Count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.607    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X40Y49         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Driver_Gyro0/Clk_Division0/Count_reg[18]/Q
                         net (fo=2, routed)           0.133    -0.334    Driver_Gyro0/Clk_Division0/Count_reg[18]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.174 r  Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.173    Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.134 r  Driver_Gyro0/Clk_Division0/Count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.134    Driver_Gyro0/Clk_Division0/Count_reg[20]_i_1__0_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.080 r  Driver_Gyro0/Clk_Division0/Count_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.080    Driver_Gyro0/Clk_Division0/Count_reg[24]_i_1__0_n_7
    SLICE_X40Y51         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.848    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X40Y51         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[24]/C
                         clock pessimism              0.508    -0.339    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105    -0.234    Driver_Gyro0/Clk_Division0/Count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_10/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y57     Driver_Gyro0/Clk_Division0/Clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y45     Driver_Gyro0/Clk_Division0/Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y51     Driver_Gyro0/Clk_Division0/Count_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y51     Driver_Gyro0/Clk_Division0/Count_reg[26]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y51     Driver_Gyro0/Clk_Division0/Count_reg[27]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y52     Driver_Gyro0/Clk_Division0/Count_reg[28]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y52     Driver_Gyro0/Clk_Division0/Count_reg[29]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y45     Driver_Gyro0/Clk_Division0/Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y45     Driver_Gyro0/Clk_Division0/Count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y45     Driver_Gyro0/Clk_Division0/Count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y46     Driver_Gyro0/Clk_Division0/Count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y49     Driver_Gyro0/Clk_Division1/Count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y49     Driver_Gyro0/Clk_Division1/Count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y49     Driver_Gyro0/Clk_Division1/Count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y49     Driver_Gyro0/Clk_Division1/Count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y46     Driver_Gyro0/Clk_Division1/Count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y46     Driver_Gyro0/Clk_Division1/Count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y57     Driver_Gyro0/Clk_Division0/Clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y57     Driver_Gyro0/Clk_Division0/Clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y42     u_Gyro2ram/mem_reg[11][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     u_Gyro2ram/mem_reg[12][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     u_Gyro2ram/mem_reg[12][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y42     u_Gyro2ram/mem_reg[12][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y45     u_Gyro2ram/mem_reg[4][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y45     u_Gyro2ram/mem_reg[4][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     u_Gyro2ram/mem_reg[4][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     u_Gyro2ram/mem_reg[4][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       98.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.085ns  (required time - arrival time)
  Source:                 Driver_Gyro0/Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.642ns (35.493%)  route 1.167ns (64.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 98.464 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.568    -0.933    Driver_Gyro0/clk_out2
    SLICE_X46Y48         FDRE                                         r  Driver_Gyro0/Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Driver_Gyro0/Current_State_reg[0]/Q
                         net (fo=34, routed)          1.167     0.751    Driver_Gyro0/Current_State_reg_n_0_[0]
    SLICE_X45Y47         LUT4 (Prop_lut4_I1_O)        0.124     0.875 r  Driver_Gyro0/Current_State[1]_i_1/O
                         net (fo=1, routed)           0.000     0.875    Driver_Gyro0/Current_State[1]_i_1_n_0
    SLICE_X45Y47         FDRE                                         r  Driver_Gyro0/Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398   101.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.924    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    97.015 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.449    98.464    Driver_Gyro0/clk_out2
    SLICE_X45Y47         FDRE                                         r  Driver_Gyro0/Current_State_reg[1]/C
                         clock pessimism              0.578    99.042    
                         clock uncertainty           -0.111    98.931    
    SLICE_X45Y47         FDRE (Setup_fdre_C_D)        0.029    98.960    Driver_Gyro0/Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                         98.960    
                         arrival time                          -0.875    
  -------------------------------------------------------------------
                         slack                                 98.085    

Slack (MET) :             98.733ns  (required time - arrival time)
  Source:                 Driver_Gyro0/Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.666ns (53.367%)  route 0.582ns (46.633%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 98.464 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.568    -0.933    Driver_Gyro0/clk_out2
    SLICE_X46Y48         FDRE                                         r  Driver_Gyro0/Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Driver_Gyro0/Current_State_reg[0]/Q
                         net (fo=34, routed)          0.582     0.167    Driver_Gyro0/Current_State_reg_n_0_[0]
    SLICE_X46Y48         LUT5 (Prop_lut5_I0_O)        0.148     0.315 r  Driver_Gyro0/Current_State[0]_i_1/O
                         net (fo=1, routed)           0.000     0.315    Driver_Gyro0/Current_State[0]_i_1_n_0
    SLICE_X46Y48         FDRE                                         r  Driver_Gyro0/Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398   101.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.924    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    97.015 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.449    98.464    Driver_Gyro0/clk_out2
    SLICE_X46Y48         FDRE                                         r  Driver_Gyro0/Current_State_reg[0]/C
                         clock pessimism              0.603    99.067    
                         clock uncertainty           -0.111    98.956    
    SLICE_X46Y48         FDRE (Setup_fdre_C_D)        0.092    99.048    Driver_Gyro0/Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                         99.048    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                 98.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.189ns (45.654%)  route 0.225ns (54.346%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.565    -0.606    Driver_Gyro0/clk_out2
    SLICE_X45Y47         FDRE                                         r  Driver_Gyro0/Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  Driver_Gyro0/Current_State_reg[1]/Q
                         net (fo=38, routed)          0.225    -0.240    Driver_Gyro0/p_2_out1
    SLICE_X46Y48         LUT5 (Prop_lut5_I1_O)        0.048    -0.192 r  Driver_Gyro0/Current_State[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    Driver_Gyro0/Current_State[0]_i_1_n_0
    SLICE_X46Y48         FDRE                                         r  Driver_Gyro0/Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.835    -0.845    Driver_Gyro0/clk_out2
    SLICE_X46Y48         FDRE                                         r  Driver_Gyro0/Current_State_reg[0]/C
                         clock pessimism              0.254    -0.590    
    SLICE_X46Y48         FDRE (Hold_fdre_C_D)         0.133    -0.457    Driver_Gyro0/Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.591%)  route 0.205ns (52.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.565    -0.606    Driver_Gyro0/clk_out2
    SLICE_X45Y47         FDRE                                         r  Driver_Gyro0/Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  Driver_Gyro0/Current_State_reg[1]/Q
                         net (fo=38, routed)          0.205    -0.260    Driver_Gyro0/p_2_out1
    SLICE_X45Y47         LUT4 (Prop_lut4_I2_O)        0.045    -0.215 r  Driver_Gyro0/Current_State[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    Driver_Gyro0/Current_State[1]_i_1_n_0
    SLICE_X45Y47         FDRE                                         r  Driver_Gyro0/Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.835    -0.845    Driver_Gyro0/clk_out2
    SLICE_X45Y47         FDRE                                         r  Driver_Gyro0/Current_State_reg[1]/C
                         clock pessimism              0.238    -0.606    
    SLICE_X45Y47         FDRE (Hold_fdre_C_D)         0.091    -0.515    Driver_Gyro0/Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y3    clk_10/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y48     Driver_Gyro0/Current_State_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y47     Driver_Gyro0/Current_State_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X46Y48     Driver_Gyro0/Current_State_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y47     Driver_Gyro0/Current_State_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X46Y48     Driver_Gyro0/Current_State_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y47     Driver_Gyro0/Current_State_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X46Y48     Driver_Gyro0/Current_State_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y47     Driver_Gyro0/Current_State_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X46Y48     Driver_Gyro0/Current_State_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y47     Driver_Gyro0/Current_State_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.911ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.911ns  (required time - arrival time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Out_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 1.014ns (20.532%)  route 3.925ns (79.468%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.554    -0.948    Driver_IIC0/CLK
    SLICE_X38Y51         FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.518    -0.430 r  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=30, routed)          1.026     0.596    Driver_IIC0/c_state[3]
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.720 f  Driver_IIC0/IIC_Read_Data[7]_i_3/O
                         net (fo=4, routed)           0.963     1.683    Driver_IIC0/IIC_Read_Data[7]_i_3_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I0_O)        0.124     1.807 r  Driver_IIC0/iicrd_req_i_2/O
                         net (fo=3, routed)           0.955     2.762    Driver_IIC0/iicrd_req_i_2_n_0
    SLICE_X44Y49         LUT5 (Prop_lut5_I1_O)        0.124     2.886 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=1, routed)           0.981     3.867    Driver_IIC0/SDA_Out_i_5_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.124     3.991 r  Driver_IIC0/SDA_Out_i_2/O
                         net (fo=1, routed)           0.000     3.991    Driver_IIC0/SDA_Out
    SLICE_X41Y49         FDPE                                         r  Driver_IIC0/SDA_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398    11.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.924    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.015 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.448     8.463    Driver_IIC0/CLK
    SLICE_X41Y49         FDPE                                         r  Driver_IIC0/SDA_Out_reg/C
                         clock pessimism              0.484     8.947    
                         clock uncertainty           -0.074     8.873    
    SLICE_X41Y49         FDPE (Setup_fdpe_C_D)        0.029     8.902    Driver_IIC0/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                          8.902    
                         arrival time                          -3.991    
  -------------------------------------------------------------------
                         slack                                  4.911    

Slack (MET) :             4.960ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Out_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 1.182ns (25.389%)  route 3.474ns (74.611%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.554    -0.948    Driver_IIC0/CLK
    SLICE_X36Y51         FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.492 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=8, routed)           0.901     0.409    Driver_IIC0/scl_cnt[7]
    SLICE_X37Y51         LUT4 (Prop_lut4_I2_O)        0.124     0.533 f  Driver_IIC0/Gyro_IIC_SCL_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.826     1.359    Driver_IIC0/Gyro_IIC_SCL_OBUF_inst_i_2_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.483 f  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=3, routed)           0.810     2.293    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I2_O)        0.152     2.445 r  Driver_IIC0/SDA_Out_i_4/O
                         net (fo=1, routed)           0.597     3.042    Driver_IIC0/SDA_Out_i_4_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.326     3.368 r  Driver_IIC0/SDA_Out_i_1/O
                         net (fo=1, routed)           0.340     3.708    Driver_IIC0/SDA_Out_i_1_n_0
    SLICE_X41Y49         FDPE                                         r  Driver_IIC0/SDA_Out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398    11.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.924    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.015 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.448     8.463    Driver_IIC0/CLK
    SLICE_X41Y49         FDPE                                         r  Driver_IIC0/SDA_Out_reg/C
                         clock pessimism              0.484     8.947    
                         clock uncertainty           -0.074     8.873    
    SLICE_X41Y49         FDPE (Setup_fdpe_C_CE)      -0.205     8.668    Driver_IIC0/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                  4.960    

Slack (MET) :             5.240ns  (required time - arrival time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 1.014ns (21.673%)  route 3.665ns (78.327%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.554    -0.948    Driver_IIC0/CLK
    SLICE_X38Y51         FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.518    -0.430 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=30, routed)          1.026     0.596    Driver_IIC0/c_state[3]
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.720 r  Driver_IIC0/IIC_Read_Data[7]_i_3/O
                         net (fo=4, routed)           1.121     1.841    Driver_IIC0/IIC_Read_Data[7]_i_3_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.124     1.965 r  Driver_IIC0/bcnt[2]_i_5/O
                         net (fo=1, routed)           0.762     2.727    Driver_IIC0/bcnt[2]_i_5_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I1_O)        0.124     2.851 r  Driver_IIC0/bcnt[2]_i_3/O
                         net (fo=3, routed)           0.756     3.607    Driver_IIC0/bcnt[2]_i_3_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124     3.731 r  Driver_IIC0/bcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     3.731    Driver_IIC0/bcnt[0]_i_1_n_0
    SLICE_X45Y50         FDCE                                         r  Driver_IIC0/bcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398    11.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.924    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.015 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.439     8.453    Driver_IIC0/CLK
    SLICE_X45Y50         FDCE                                         r  Driver_IIC0/bcnt_reg[0]/C
                         clock pessimism              0.562     9.015    
                         clock uncertainty           -0.074     8.942    
    SLICE_X45Y50         FDCE (Setup_fdce_C_D)        0.029     8.971    Driver_IIC0/bcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.971    
                         arrival time                          -3.731    
  -------------------------------------------------------------------
                         slack                                  5.240    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 1.014ns (21.682%)  route 3.663ns (78.318%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.554    -0.948    Driver_IIC0/CLK
    SLICE_X38Y51         FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.518    -0.430 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=30, routed)          1.026     0.596    Driver_IIC0/c_state[3]
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.720 r  Driver_IIC0/IIC_Read_Data[7]_i_3/O
                         net (fo=4, routed)           1.121     1.841    Driver_IIC0/IIC_Read_Data[7]_i_3_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.124     1.965 r  Driver_IIC0/bcnt[2]_i_5/O
                         net (fo=1, routed)           0.762     2.727    Driver_IIC0/bcnt[2]_i_5_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I1_O)        0.124     2.851 r  Driver_IIC0/bcnt[2]_i_3/O
                         net (fo=3, routed)           0.754     3.605    Driver_IIC0/bcnt[2]_i_3_n_0
    SLICE_X45Y50         LUT4 (Prop_lut4_I2_O)        0.124     3.729 r  Driver_IIC0/bcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.729    Driver_IIC0/bcnt[1]_i_1_n_0
    SLICE_X45Y50         FDCE                                         r  Driver_IIC0/bcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398    11.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.924    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.015 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.439     8.453    Driver_IIC0/CLK
    SLICE_X45Y50         FDCE                                         r  Driver_IIC0/bcnt_reg[1]/C
                         clock pessimism              0.562     9.015    
                         clock uncertainty           -0.074     8.942    
    SLICE_X45Y50         FDCE (Setup_fdce_C_D)        0.031     8.973    Driver_IIC0/bcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.973    
                         arrival time                          -3.729    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.262ns  (required time - arrival time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.703ns  (logic 1.040ns (22.115%)  route 3.663ns (77.885%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.554    -0.948    Driver_IIC0/CLK
    SLICE_X38Y51         FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.518    -0.430 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=30, routed)          1.026     0.596    Driver_IIC0/c_state[3]
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.720 r  Driver_IIC0/IIC_Read_Data[7]_i_3/O
                         net (fo=4, routed)           1.121     1.841    Driver_IIC0/IIC_Read_Data[7]_i_3_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.124     1.965 r  Driver_IIC0/bcnt[2]_i_5/O
                         net (fo=1, routed)           0.762     2.727    Driver_IIC0/bcnt[2]_i_5_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I1_O)        0.124     2.851 r  Driver_IIC0/bcnt[2]_i_3/O
                         net (fo=3, routed)           0.754     3.605    Driver_IIC0/bcnt[2]_i_3_n_0
    SLICE_X45Y50         LUT5 (Prop_lut5_I3_O)        0.150     3.755 r  Driver_IIC0/bcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.755    Driver_IIC0/bcnt[2]_i_1_n_0
    SLICE_X45Y50         FDCE                                         r  Driver_IIC0/bcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398    11.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.924    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.015 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.439     8.453    Driver_IIC0/CLK
    SLICE_X45Y50         FDCE                                         r  Driver_IIC0/bcnt_reg[2]/C
                         clock pessimism              0.562     9.015    
                         clock uncertainty           -0.074     8.942    
    SLICE_X45Y50         FDCE (Setup_fdce_C_D)        0.075     9.017    Driver_IIC0/bcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.017    
                         arrival time                          -3.755    
  -------------------------------------------------------------------
                         slack                                  5.262    

Slack (MET) :             5.263ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.704ns (17.931%)  route 3.222ns (82.069%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.566    -0.935    u_Gyro2ram/CLK
    SLICE_X41Y43         FDRE                                         r  u_Gyro2ram/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  u_Gyro2ram/addr_reg[1]/Q
                         net (fo=37, routed)          1.778     1.299    u_Gyro2ram/Q[1]
    SLICE_X49Y45         LUT4 (Prop_lut4_I3_O)        0.124     1.423 r  u_Gyro2ram/u_blk_mem_gen_0_i_33/O
                         net (fo=1, routed)           0.804     2.226    u_Gyro2ram/u_blk_mem_gen_0_i_33_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.124     2.350 r  u_Gyro2ram/u_blk_mem_gen_0_i_7/O
                         net (fo=1, routed)           0.641     2.991    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[1]
    RAMB18_X1Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398    11.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.924    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.015 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.486     8.500    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.564     9.064    
                         clock uncertainty           -0.074     8.990    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                     -0.737     8.253    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          8.253    
                         arrival time                          -2.991    
  -------------------------------------------------------------------
                         slack                                  5.263    

Slack (MET) :             5.290ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/IIC_Read_Data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.952ns (22.005%)  route 3.374ns (77.995%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.554    -0.948    Driver_IIC0/CLK
    SLICE_X36Y51         FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.492 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=8, routed)           0.901     0.409    Driver_IIC0/scl_cnt[7]
    SLICE_X37Y51         LUT4 (Prop_lut4_I2_O)        0.124     0.533 f  Driver_IIC0/Gyro_IIC_SCL_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.826     1.359    Driver_IIC0/Gyro_IIC_SCL_OBUF_inst_i_2_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.483 f  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=3, routed)           0.460     1.943    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.067 r  Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           0.668     2.735    Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X45Y46         LUT4 (Prop_lut4_I3_O)        0.124     2.859 r  Driver_IIC0/IIC_Read_Data[4]_i_1/O
                         net (fo=1, routed)           0.519     3.378    Driver_IIC0/IIC_Read_Data[4]_i_1_n_0
    SLICE_X45Y46         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398    11.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.924    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.015 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.448     8.463    Driver_IIC0/CLK
    SLICE_X45Y46         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[4]/C
                         clock pessimism              0.484     8.947    
                         clock uncertainty           -0.074     8.873    
    SLICE_X45Y46         FDRE (Setup_fdre_C_CE)      -0.205     8.668    Driver_IIC0/IIC_Read_Data_reg[4]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -3.378    
  -------------------------------------------------------------------
                         slack                                  5.290    

Slack (MET) :             5.339ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/IIC_Read_Data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 0.952ns (22.263%)  route 3.324ns (77.737%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.554    -0.948    Driver_IIC0/CLK
    SLICE_X36Y51         FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.492 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=8, routed)           0.901     0.409    Driver_IIC0/scl_cnt[7]
    SLICE_X37Y51         LUT4 (Prop_lut4_I2_O)        0.124     0.533 f  Driver_IIC0/Gyro_IIC_SCL_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.826     1.359    Driver_IIC0/Gyro_IIC_SCL_OBUF_inst_i_2_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.483 f  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=3, routed)           0.460     1.943    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.067 r  Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           0.513     2.580    Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I3_O)        0.124     2.704 r  Driver_IIC0/IIC_Read_Data[5]_i_1/O
                         net (fo=1, routed)           0.625     3.328    Driver_IIC0/IIC_Read_Data[5]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398    11.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.924    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.015 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.447     8.462    Driver_IIC0/CLK
    SLICE_X41Y46         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[5]/C
                         clock pessimism              0.484     8.946    
                         clock uncertainty           -0.074     8.872    
    SLICE_X41Y46         FDRE (Setup_fdre_C_CE)      -0.205     8.667    Driver_IIC0/IIC_Read_Data_reg[5]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -3.328    
  -------------------------------------------------------------------
                         slack                                  5.339    

Slack (MET) :             5.388ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/IIC_Read_Data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 0.952ns (22.517%)  route 3.276ns (77.483%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.554    -0.948    Driver_IIC0/CLK
    SLICE_X36Y51         FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.492 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=8, routed)           0.901     0.409    Driver_IIC0/scl_cnt[7]
    SLICE_X37Y51         LUT4 (Prop_lut4_I2_O)        0.124     0.533 f  Driver_IIC0/Gyro_IIC_SCL_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.826     1.359    Driver_IIC0/Gyro_IIC_SCL_OBUF_inst_i_2_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.483 f  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=3, routed)           0.460     1.943    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.067 r  Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           0.474     2.540    Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X41Y47         LUT4 (Prop_lut4_I3_O)        0.124     2.664 r  Driver_IIC0/IIC_Read_Data[1]_i_1/O
                         net (fo=1, routed)           0.616     3.280    Driver_IIC0/IIC_Read_Data[1]_i_1_n_0
    SLICE_X41Y47         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398    11.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.924    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.015 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.448     8.463    Driver_IIC0/CLK
    SLICE_X41Y47         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[1]/C
                         clock pessimism              0.484     8.947    
                         clock uncertainty           -0.074     8.873    
    SLICE_X41Y47         FDRE (Setup_fdre_C_CE)      -0.205     8.668    Driver_IIC0/IIC_Read_Data_reg[1]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -3.280    
  -------------------------------------------------------------------
                         slack                                  5.388    

Slack (MET) :             5.399ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/IIC_Read_Data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 0.952ns (22.579%)  route 3.264ns (77.421%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.554    -0.948    Driver_IIC0/CLK
    SLICE_X36Y51         FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.492 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=8, routed)           0.901     0.409    Driver_IIC0/scl_cnt[7]
    SLICE_X37Y51         LUT4 (Prop_lut4_I2_O)        0.124     0.533 f  Driver_IIC0/Gyro_IIC_SCL_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.826     1.359    Driver_IIC0/Gyro_IIC_SCL_OBUF_inst_i_2_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.483 f  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=3, routed)           0.460     1.943    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.067 r  Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           0.676     2.742    Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X44Y46         LUT4 (Prop_lut4_I3_O)        0.124     2.866 r  Driver_IIC0/IIC_Read_Data[3]_i_1/O
                         net (fo=1, routed)           0.402     3.269    Driver_IIC0/IIC_Read_Data[3]_i_1_n_0
    SLICE_X44Y46         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398    11.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.924    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.015 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.448     8.463    Driver_IIC0/CLK
    SLICE_X44Y46         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[3]/C
                         clock pessimism              0.484     8.947    
                         clock uncertainty           -0.074     8.873    
    SLICE_X44Y46         FDRE (Setup_fdre_C_CE)      -0.205     8.668    Driver_IIC0/IIC_Read_Data_reg[3]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                  5.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division1/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division1/Count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.381%)  route 0.122ns (25.619%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.607    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X43Y49         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Driver_Gyro0/Clk_Division1/Count_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.345    Driver_Gyro0/Clk_Division1/Count_reg[14]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.185 r  Driver_Gyro0/Clk_Division1/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.184    Driver_Gyro0/Clk_Division1/Count_reg[12]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.130 r  Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.130    Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1_n_7
    SLICE_X43Y50         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.848    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X43Y50         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[16]/C
                         clock pessimism              0.508    -0.339    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.234    Driver_Gyro0/Clk_Division1/Count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division0/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division0/Count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.607    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X40Y49         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Driver_Gyro0/Clk_Division0/Count_reg[18]/Q
                         net (fo=2, routed)           0.133    -0.334    Driver_Gyro0/Clk_Division0/Count_reg[18]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.174 r  Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.173    Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.119 r  Driver_Gyro0/Clk_Division0/Count_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.119    Driver_Gyro0/Clk_Division0/Count_reg[20]_i_1__0_n_7
    SLICE_X40Y50         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.848    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X40Y50         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[20]/C
                         clock pessimism              0.508    -0.339    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105    -0.234    Driver_Gyro0/Clk_Division0/Count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division1/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division1/Count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.958%)  route 0.122ns (25.042%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.607    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X43Y49         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Driver_Gyro0/Clk_Division1/Count_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.345    Driver_Gyro0/Clk_Division1/Count_reg[14]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.185 r  Driver_Gyro0/Clk_Division1/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.184    Driver_Gyro0/Clk_Division1/Count_reg[12]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.119 r  Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.119    Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1_n_5
    SLICE_X43Y50         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.848    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X43Y50         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[18]/C
                         clock pessimism              0.508    -0.339    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.234    Driver_Gyro0/Clk_Division1/Count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division0/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division0/Count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.607    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X40Y49         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Driver_Gyro0/Clk_Division0/Count_reg[18]/Q
                         net (fo=2, routed)           0.133    -0.334    Driver_Gyro0/Clk_Division0/Count_reg[18]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.174 r  Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.173    Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.108 r  Driver_Gyro0/Clk_Division0/Count_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.108    Driver_Gyro0/Clk_Division0/Count_reg[20]_i_1__0_n_5
    SLICE_X40Y50         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.848    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X40Y50         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[22]/C
                         clock pessimism              0.508    -0.339    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105    -0.234    Driver_Gyro0/Clk_Division0/Count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division1/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division1/Count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.178%)  route 0.122ns (23.822%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.607    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X43Y49         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Driver_Gyro0/Clk_Division1/Count_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.345    Driver_Gyro0/Clk_Division1/Count_reg[14]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.185 r  Driver_Gyro0/Clk_Division1/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.184    Driver_Gyro0/Clk_Division1/Count_reg[12]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.094 r  Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.094    Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1_n_6
    SLICE_X43Y50         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.848    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X43Y50         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[17]/C
                         clock pessimism              0.508    -0.339    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.234    Driver_Gyro0/Clk_Division1/Count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division1/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division1/Count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.178%)  route 0.122ns (23.822%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.607    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X43Y49         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Driver_Gyro0/Clk_Division1/Count_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.345    Driver_Gyro0/Clk_Division1/Count_reg[14]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.185 r  Driver_Gyro0/Clk_Division1/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.184    Driver_Gyro0/Clk_Division1/Count_reg[12]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.094 r  Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.094    Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1_n_4
    SLICE_X43Y50         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.848    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X43Y50         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[19]/C
                         clock pessimism              0.508    -0.339    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.234    Driver_Gyro0/Clk_Division1/Count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division1/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division1/Count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.317%)  route 0.122ns (23.683%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.607    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X43Y49         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Driver_Gyro0/Clk_Division1/Count_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.345    Driver_Gyro0/Clk_Division1/Count_reg[14]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.185 r  Driver_Gyro0/Clk_Division1/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.184    Driver_Gyro0/Clk_Division1/Count_reg[12]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.145 r  Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.145    Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.091 r  Driver_Gyro0/Clk_Division1/Count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.091    Driver_Gyro0/Clk_Division1/Count_reg[20]_i_1_n_7
    SLICE_X43Y51         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.848    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X43Y51         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[20]/C
                         clock pessimism              0.508    -0.339    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.105    -0.234    Driver_Gyro0/Clk_Division1/Count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division0/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division0/Count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.607    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X40Y49         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Driver_Gyro0/Clk_Division0/Count_reg[18]/Q
                         net (fo=2, routed)           0.133    -0.334    Driver_Gyro0/Clk_Division0/Count_reg[18]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.174 r  Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.173    Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.083 r  Driver_Gyro0/Clk_Division0/Count_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.083    Driver_Gyro0/Clk_Division0/Count_reg[20]_i_1__0_n_6
    SLICE_X40Y50         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.848    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X40Y50         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[21]/C
                         clock pessimism              0.508    -0.339    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105    -0.234    Driver_Gyro0/Clk_Division0/Count_reg[21]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division0/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division0/Count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.607    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X40Y49         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Driver_Gyro0/Clk_Division0/Count_reg[18]/Q
                         net (fo=2, routed)           0.133    -0.334    Driver_Gyro0/Clk_Division0/Count_reg[18]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.174 r  Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.173    Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.083 r  Driver_Gyro0/Clk_Division0/Count_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.083    Driver_Gyro0/Clk_Division0/Count_reg[20]_i_1__0_n_4
    SLICE_X40Y50         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.848    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X40Y50         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[23]/C
                         clock pessimism              0.508    -0.339    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105    -0.234    Driver_Gyro0/Clk_Division0/Count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division0/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division0/Count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.607    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X40Y49         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Driver_Gyro0/Clk_Division0/Count_reg[18]/Q
                         net (fo=2, routed)           0.133    -0.334    Driver_Gyro0/Clk_Division0/Count_reg[18]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.174 r  Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.173    Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.134 r  Driver_Gyro0/Clk_Division0/Count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.134    Driver_Gyro0/Clk_Division0/Count_reg[20]_i_1__0_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.080 r  Driver_Gyro0/Clk_Division0/Count_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.080    Driver_Gyro0/Clk_Division0/Count_reg[24]_i_1__0_n_7
    SLICE_X40Y51         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.848    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X40Y51         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[24]/C
                         clock pessimism              0.508    -0.339    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105    -0.234    Driver_Gyro0/Clk_Division0/Count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16     u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_10/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y57     Driver_Gyro0/Clk_Division0/Clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y45     Driver_Gyro0/Clk_Division0/Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y51     Driver_Gyro0/Clk_Division0/Count_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y51     Driver_Gyro0/Clk_Division0/Count_reg[26]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y51     Driver_Gyro0/Clk_Division0/Count_reg[27]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y52     Driver_Gyro0/Clk_Division0/Count_reg[28]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y52     Driver_Gyro0/Clk_Division0/Count_reg[29]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y45     Driver_Gyro0/Clk_Division0/Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y45     Driver_Gyro0/Clk_Division0/Count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y45     Driver_Gyro0/Clk_Division0/Count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y46     Driver_Gyro0/Clk_Division0/Count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y49     Driver_Gyro0/Clk_Division1/Count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y49     Driver_Gyro0/Clk_Division1/Count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y49     Driver_Gyro0/Clk_Division1/Count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y49     Driver_Gyro0/Clk_Division1/Count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y46     Driver_Gyro0/Clk_Division1/Count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y46     Driver_Gyro0/Clk_Division1/Count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y57     Driver_Gyro0/Clk_Division0/Clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y57     Driver_Gyro0/Clk_Division0/Clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y42     u_Gyro2ram/mem_reg[11][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     u_Gyro2ram/mem_reg[12][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     u_Gyro2ram/mem_reg[12][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y42     u_Gyro2ram/mem_reg[12][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y45     u_Gyro2ram/mem_reg[4][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y45     u_Gyro2ram/mem_reg[4][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     u_Gyro2ram/mem_reg[4][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     u_Gyro2ram/mem_reg[4][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       98.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.089ns  (required time - arrival time)
  Source:                 Driver_Gyro0/Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.642ns (35.493%)  route 1.167ns (64.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 98.464 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.568    -0.933    Driver_Gyro0/clk_out2
    SLICE_X46Y48         FDRE                                         r  Driver_Gyro0/Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Driver_Gyro0/Current_State_reg[0]/Q
                         net (fo=34, routed)          1.167     0.751    Driver_Gyro0/Current_State_reg_n_0_[0]
    SLICE_X45Y47         LUT4 (Prop_lut4_I1_O)        0.124     0.875 r  Driver_Gyro0/Current_State[1]_i_1/O
                         net (fo=1, routed)           0.000     0.875    Driver_Gyro0/Current_State[1]_i_1_n_0
    SLICE_X45Y47         FDRE                                         r  Driver_Gyro0/Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398   101.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.924    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    97.015 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.449    98.464    Driver_Gyro0/clk_out2
    SLICE_X45Y47         FDRE                                         r  Driver_Gyro0/Current_State_reg[1]/C
                         clock pessimism              0.578    99.042    
                         clock uncertainty           -0.106    98.936    
    SLICE_X45Y47         FDRE (Setup_fdre_C_D)        0.029    98.965    Driver_Gyro0/Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                         98.965    
                         arrival time                          -0.875    
  -------------------------------------------------------------------
                         slack                                 98.089    

Slack (MET) :             98.738ns  (required time - arrival time)
  Source:                 Driver_Gyro0/Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.666ns (53.367%)  route 0.582ns (46.633%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 98.464 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.568    -0.933    Driver_Gyro0/clk_out2
    SLICE_X46Y48         FDRE                                         r  Driver_Gyro0/Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Driver_Gyro0/Current_State_reg[0]/Q
                         net (fo=34, routed)          0.582     0.167    Driver_Gyro0/Current_State_reg_n_0_[0]
    SLICE_X46Y48         LUT5 (Prop_lut5_I0_O)        0.148     0.315 r  Driver_Gyro0/Current_State[0]_i_1/O
                         net (fo=1, routed)           0.000     0.315    Driver_Gyro0/Current_State[0]_i_1_n_0
    SLICE_X46Y48         FDRE                                         r  Driver_Gyro0/Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398   101.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.924    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    97.015 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.449    98.464    Driver_Gyro0/clk_out2
    SLICE_X46Y48         FDRE                                         r  Driver_Gyro0/Current_State_reg[0]/C
                         clock pessimism              0.603    99.067    
                         clock uncertainty           -0.106    98.961    
    SLICE_X46Y48         FDRE (Setup_fdre_C_D)        0.092    99.053    Driver_Gyro0/Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                         99.053    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                 98.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.189ns (45.654%)  route 0.225ns (54.346%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.565    -0.606    Driver_Gyro0/clk_out2
    SLICE_X45Y47         FDRE                                         r  Driver_Gyro0/Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  Driver_Gyro0/Current_State_reg[1]/Q
                         net (fo=38, routed)          0.225    -0.240    Driver_Gyro0/p_2_out1
    SLICE_X46Y48         LUT5 (Prop_lut5_I1_O)        0.048    -0.192 r  Driver_Gyro0/Current_State[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    Driver_Gyro0/Current_State[0]_i_1_n_0
    SLICE_X46Y48         FDRE                                         r  Driver_Gyro0/Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.835    -0.845    Driver_Gyro0/clk_out2
    SLICE_X46Y48         FDRE                                         r  Driver_Gyro0/Current_State_reg[0]/C
                         clock pessimism              0.254    -0.590    
    SLICE_X46Y48         FDRE (Hold_fdre_C_D)         0.133    -0.457    Driver_Gyro0/Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.591%)  route 0.205ns (52.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.565    -0.606    Driver_Gyro0/clk_out2
    SLICE_X45Y47         FDRE                                         r  Driver_Gyro0/Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  Driver_Gyro0/Current_State_reg[1]/Q
                         net (fo=38, routed)          0.205    -0.260    Driver_Gyro0/p_2_out1
    SLICE_X45Y47         LUT4 (Prop_lut4_I2_O)        0.045    -0.215 r  Driver_Gyro0/Current_State[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    Driver_Gyro0/Current_State[1]_i_1_n_0
    SLICE_X45Y47         FDRE                                         r  Driver_Gyro0/Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.835    -0.845    Driver_Gyro0/clk_out2
    SLICE_X45Y47         FDRE                                         r  Driver_Gyro0/Current_State_reg[1]/C
                         clock pessimism              0.238    -0.606    
    SLICE_X45Y47         FDRE (Hold_fdre_C_D)         0.091    -0.515    Driver_Gyro0/Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y3    clk_10/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y48     Driver_Gyro0/Current_State_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y47     Driver_Gyro0/Current_State_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X46Y48     Driver_Gyro0/Current_State_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y47     Driver_Gyro0/Current_State_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X46Y48     Driver_Gyro0/Current_State_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y47     Driver_Gyro0/Current_State_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X46Y48     Driver_Gyro0/Current_State_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y47     Driver_Gyro0/Current_State_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X46Y48     Driver_Gyro0/Current_State_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y47     Driver_Gyro0/Current_State_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.910ns  (required time - arrival time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Out_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 1.014ns (20.532%)  route 3.925ns (79.468%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.554    -0.948    Driver_IIC0/CLK
    SLICE_X38Y51         FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.518    -0.430 r  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=30, routed)          1.026     0.596    Driver_IIC0/c_state[3]
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.720 f  Driver_IIC0/IIC_Read_Data[7]_i_3/O
                         net (fo=4, routed)           0.963     1.683    Driver_IIC0/IIC_Read_Data[7]_i_3_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I0_O)        0.124     1.807 r  Driver_IIC0/iicrd_req_i_2/O
                         net (fo=3, routed)           0.955     2.762    Driver_IIC0/iicrd_req_i_2_n_0
    SLICE_X44Y49         LUT5 (Prop_lut5_I1_O)        0.124     2.886 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=1, routed)           0.981     3.867    Driver_IIC0/SDA_Out_i_5_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.124     3.991 r  Driver_IIC0/SDA_Out_i_2/O
                         net (fo=1, routed)           0.000     3.991    Driver_IIC0/SDA_Out
    SLICE_X41Y49         FDPE                                         r  Driver_IIC0/SDA_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398    11.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.924    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.015 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.448     8.463    Driver_IIC0/CLK
    SLICE_X41Y49         FDPE                                         r  Driver_IIC0/SDA_Out_reg/C
                         clock pessimism              0.484     8.947    
                         clock uncertainty           -0.074     8.872    
    SLICE_X41Y49         FDPE (Setup_fdpe_C_D)        0.029     8.901    Driver_IIC0/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                          8.901    
                         arrival time                          -3.991    
  -------------------------------------------------------------------
                         slack                                  4.910    

Slack (MET) :             4.959ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Out_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 1.182ns (25.389%)  route 3.474ns (74.611%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.554    -0.948    Driver_IIC0/CLK
    SLICE_X36Y51         FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.492 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=8, routed)           0.901     0.409    Driver_IIC0/scl_cnt[7]
    SLICE_X37Y51         LUT4 (Prop_lut4_I2_O)        0.124     0.533 f  Driver_IIC0/Gyro_IIC_SCL_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.826     1.359    Driver_IIC0/Gyro_IIC_SCL_OBUF_inst_i_2_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.483 f  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=3, routed)           0.810     2.293    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I2_O)        0.152     2.445 r  Driver_IIC0/SDA_Out_i_4/O
                         net (fo=1, routed)           0.597     3.042    Driver_IIC0/SDA_Out_i_4_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.326     3.368 r  Driver_IIC0/SDA_Out_i_1/O
                         net (fo=1, routed)           0.340     3.708    Driver_IIC0/SDA_Out_i_1_n_0
    SLICE_X41Y49         FDPE                                         r  Driver_IIC0/SDA_Out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398    11.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.924    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.015 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.448     8.463    Driver_IIC0/CLK
    SLICE_X41Y49         FDPE                                         r  Driver_IIC0/SDA_Out_reg/C
                         clock pessimism              0.484     8.947    
                         clock uncertainty           -0.074     8.872    
    SLICE_X41Y49         FDPE (Setup_fdpe_C_CE)      -0.205     8.667    Driver_IIC0/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                  4.959    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 1.014ns (21.673%)  route 3.665ns (78.327%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.554    -0.948    Driver_IIC0/CLK
    SLICE_X38Y51         FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.518    -0.430 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=30, routed)          1.026     0.596    Driver_IIC0/c_state[3]
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.720 r  Driver_IIC0/IIC_Read_Data[7]_i_3/O
                         net (fo=4, routed)           1.121     1.841    Driver_IIC0/IIC_Read_Data[7]_i_3_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.124     1.965 r  Driver_IIC0/bcnt[2]_i_5/O
                         net (fo=1, routed)           0.762     2.727    Driver_IIC0/bcnt[2]_i_5_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I1_O)        0.124     2.851 r  Driver_IIC0/bcnt[2]_i_3/O
                         net (fo=3, routed)           0.756     3.607    Driver_IIC0/bcnt[2]_i_3_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124     3.731 r  Driver_IIC0/bcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     3.731    Driver_IIC0/bcnt[0]_i_1_n_0
    SLICE_X45Y50         FDCE                                         r  Driver_IIC0/bcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398    11.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.924    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.015 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.439     8.453    Driver_IIC0/CLK
    SLICE_X45Y50         FDCE                                         r  Driver_IIC0/bcnt_reg[0]/C
                         clock pessimism              0.562     9.015    
                         clock uncertainty           -0.074     8.941    
    SLICE_X45Y50         FDCE (Setup_fdce_C_D)        0.029     8.970    Driver_IIC0/bcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.970    
                         arrival time                          -3.731    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.243ns  (required time - arrival time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 1.014ns (21.682%)  route 3.663ns (78.318%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.554    -0.948    Driver_IIC0/CLK
    SLICE_X38Y51         FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.518    -0.430 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=30, routed)          1.026     0.596    Driver_IIC0/c_state[3]
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.720 r  Driver_IIC0/IIC_Read_Data[7]_i_3/O
                         net (fo=4, routed)           1.121     1.841    Driver_IIC0/IIC_Read_Data[7]_i_3_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.124     1.965 r  Driver_IIC0/bcnt[2]_i_5/O
                         net (fo=1, routed)           0.762     2.727    Driver_IIC0/bcnt[2]_i_5_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I1_O)        0.124     2.851 r  Driver_IIC0/bcnt[2]_i_3/O
                         net (fo=3, routed)           0.754     3.605    Driver_IIC0/bcnt[2]_i_3_n_0
    SLICE_X45Y50         LUT4 (Prop_lut4_I2_O)        0.124     3.729 r  Driver_IIC0/bcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.729    Driver_IIC0/bcnt[1]_i_1_n_0
    SLICE_X45Y50         FDCE                                         r  Driver_IIC0/bcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398    11.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.924    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.015 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.439     8.453    Driver_IIC0/CLK
    SLICE_X45Y50         FDCE                                         r  Driver_IIC0/bcnt_reg[1]/C
                         clock pessimism              0.562     9.015    
                         clock uncertainty           -0.074     8.941    
    SLICE_X45Y50         FDCE (Setup_fdce_C_D)        0.031     8.972    Driver_IIC0/bcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.972    
                         arrival time                          -3.729    
  -------------------------------------------------------------------
                         slack                                  5.243    

Slack (MET) :             5.261ns  (required time - arrival time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.703ns  (logic 1.040ns (22.115%)  route 3.663ns (77.885%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.554    -0.948    Driver_IIC0/CLK
    SLICE_X38Y51         FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.518    -0.430 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=30, routed)          1.026     0.596    Driver_IIC0/c_state[3]
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.720 r  Driver_IIC0/IIC_Read_Data[7]_i_3/O
                         net (fo=4, routed)           1.121     1.841    Driver_IIC0/IIC_Read_Data[7]_i_3_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.124     1.965 r  Driver_IIC0/bcnt[2]_i_5/O
                         net (fo=1, routed)           0.762     2.727    Driver_IIC0/bcnt[2]_i_5_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I1_O)        0.124     2.851 r  Driver_IIC0/bcnt[2]_i_3/O
                         net (fo=3, routed)           0.754     3.605    Driver_IIC0/bcnt[2]_i_3_n_0
    SLICE_X45Y50         LUT5 (Prop_lut5_I3_O)        0.150     3.755 r  Driver_IIC0/bcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.755    Driver_IIC0/bcnt[2]_i_1_n_0
    SLICE_X45Y50         FDCE                                         r  Driver_IIC0/bcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398    11.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.924    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.015 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.439     8.453    Driver_IIC0/CLK
    SLICE_X45Y50         FDCE                                         r  Driver_IIC0/bcnt_reg[2]/C
                         clock pessimism              0.562     9.015    
                         clock uncertainty           -0.074     8.941    
    SLICE_X45Y50         FDCE (Setup_fdce_C_D)        0.075     9.016    Driver_IIC0/bcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                          -3.755    
  -------------------------------------------------------------------
                         slack                                  5.261    

Slack (MET) :             5.262ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.704ns (17.931%)  route 3.222ns (82.069%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.566    -0.935    u_Gyro2ram/CLK
    SLICE_X41Y43         FDRE                                         r  u_Gyro2ram/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  u_Gyro2ram/addr_reg[1]/Q
                         net (fo=37, routed)          1.778     1.299    u_Gyro2ram/Q[1]
    SLICE_X49Y45         LUT4 (Prop_lut4_I3_O)        0.124     1.423 r  u_Gyro2ram/u_blk_mem_gen_0_i_33/O
                         net (fo=1, routed)           0.804     2.226    u_Gyro2ram/u_blk_mem_gen_0_i_33_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.124     2.350 r  u_Gyro2ram/u_blk_mem_gen_0_i_7/O
                         net (fo=1, routed)           0.641     2.991    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[1]
    RAMB18_X1Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398    11.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.924    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.015 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.486     8.500    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.564     9.064    
                         clock uncertainty           -0.074     8.990    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                     -0.737     8.253    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          8.253    
                         arrival time                          -2.991    
  -------------------------------------------------------------------
                         slack                                  5.262    

Slack (MET) :             5.289ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/IIC_Read_Data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.952ns (22.005%)  route 3.374ns (77.995%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.554    -0.948    Driver_IIC0/CLK
    SLICE_X36Y51         FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.492 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=8, routed)           0.901     0.409    Driver_IIC0/scl_cnt[7]
    SLICE_X37Y51         LUT4 (Prop_lut4_I2_O)        0.124     0.533 f  Driver_IIC0/Gyro_IIC_SCL_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.826     1.359    Driver_IIC0/Gyro_IIC_SCL_OBUF_inst_i_2_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.483 f  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=3, routed)           0.460     1.943    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.067 r  Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           0.668     2.735    Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X45Y46         LUT4 (Prop_lut4_I3_O)        0.124     2.859 r  Driver_IIC0/IIC_Read_Data[4]_i_1/O
                         net (fo=1, routed)           0.519     3.378    Driver_IIC0/IIC_Read_Data[4]_i_1_n_0
    SLICE_X45Y46         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398    11.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.924    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.015 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.448     8.463    Driver_IIC0/CLK
    SLICE_X45Y46         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[4]/C
                         clock pessimism              0.484     8.947    
                         clock uncertainty           -0.074     8.872    
    SLICE_X45Y46         FDRE (Setup_fdre_C_CE)      -0.205     8.667    Driver_IIC0/IIC_Read_Data_reg[4]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -3.378    
  -------------------------------------------------------------------
                         slack                                  5.289    

Slack (MET) :             5.338ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/IIC_Read_Data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 0.952ns (22.263%)  route 3.324ns (77.737%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.554    -0.948    Driver_IIC0/CLK
    SLICE_X36Y51         FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.492 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=8, routed)           0.901     0.409    Driver_IIC0/scl_cnt[7]
    SLICE_X37Y51         LUT4 (Prop_lut4_I2_O)        0.124     0.533 f  Driver_IIC0/Gyro_IIC_SCL_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.826     1.359    Driver_IIC0/Gyro_IIC_SCL_OBUF_inst_i_2_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.483 f  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=3, routed)           0.460     1.943    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.067 r  Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           0.513     2.580    Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I3_O)        0.124     2.704 r  Driver_IIC0/IIC_Read_Data[5]_i_1/O
                         net (fo=1, routed)           0.625     3.328    Driver_IIC0/IIC_Read_Data[5]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398    11.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.924    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.015 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.447     8.462    Driver_IIC0/CLK
    SLICE_X41Y46         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[5]/C
                         clock pessimism              0.484     8.946    
                         clock uncertainty           -0.074     8.871    
    SLICE_X41Y46         FDRE (Setup_fdre_C_CE)      -0.205     8.666    Driver_IIC0/IIC_Read_Data_reg[5]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                          -3.328    
  -------------------------------------------------------------------
                         slack                                  5.338    

Slack (MET) :             5.387ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/IIC_Read_Data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 0.952ns (22.517%)  route 3.276ns (77.483%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.554    -0.948    Driver_IIC0/CLK
    SLICE_X36Y51         FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.492 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=8, routed)           0.901     0.409    Driver_IIC0/scl_cnt[7]
    SLICE_X37Y51         LUT4 (Prop_lut4_I2_O)        0.124     0.533 f  Driver_IIC0/Gyro_IIC_SCL_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.826     1.359    Driver_IIC0/Gyro_IIC_SCL_OBUF_inst_i_2_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.483 f  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=3, routed)           0.460     1.943    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.067 r  Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           0.474     2.540    Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X41Y47         LUT4 (Prop_lut4_I3_O)        0.124     2.664 r  Driver_IIC0/IIC_Read_Data[1]_i_1/O
                         net (fo=1, routed)           0.616     3.280    Driver_IIC0/IIC_Read_Data[1]_i_1_n_0
    SLICE_X41Y47         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398    11.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.924    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.015 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.448     8.463    Driver_IIC0/CLK
    SLICE_X41Y47         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[1]/C
                         clock pessimism              0.484     8.947    
                         clock uncertainty           -0.074     8.872    
    SLICE_X41Y47         FDRE (Setup_fdre_C_CE)      -0.205     8.667    Driver_IIC0/IIC_Read_Data_reg[1]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -3.280    
  -------------------------------------------------------------------
                         slack                                  5.387    

Slack (MET) :             5.399ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/IIC_Read_Data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 0.952ns (22.579%)  route 3.264ns (77.421%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.554    -0.948    Driver_IIC0/CLK
    SLICE_X36Y51         FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.492 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=8, routed)           0.901     0.409    Driver_IIC0/scl_cnt[7]
    SLICE_X37Y51         LUT4 (Prop_lut4_I2_O)        0.124     0.533 f  Driver_IIC0/Gyro_IIC_SCL_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.826     1.359    Driver_IIC0/Gyro_IIC_SCL_OBUF_inst_i_2_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.483 f  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=3, routed)           0.460     1.943    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.067 r  Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           0.676     2.742    Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X44Y46         LUT4 (Prop_lut4_I3_O)        0.124     2.866 r  Driver_IIC0/IIC_Read_Data[3]_i_1/O
                         net (fo=1, routed)           0.402     3.269    Driver_IIC0/IIC_Read_Data[3]_i_1_n_0
    SLICE_X44Y46         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398    11.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.924    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.015 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.448     8.463    Driver_IIC0/CLK
    SLICE_X44Y46         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[3]/C
                         clock pessimism              0.484     8.947    
                         clock uncertainty           -0.074     8.872    
    SLICE_X44Y46         FDRE (Setup_fdre_C_CE)      -0.205     8.667    Driver_IIC0/IIC_Read_Data_reg[3]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                  5.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division1/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division1/Count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.381%)  route 0.122ns (25.619%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.607    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X43Y49         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Driver_Gyro0/Clk_Division1/Count_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.345    Driver_Gyro0/Clk_Division1/Count_reg[14]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.185 r  Driver_Gyro0/Clk_Division1/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.184    Driver_Gyro0/Clk_Division1/Count_reg[12]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.130 r  Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.130    Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1_n_7
    SLICE_X43Y50         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.848    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X43Y50         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[16]/C
                         clock pessimism              0.508    -0.339    
                         clock uncertainty            0.074    -0.265    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.160    Driver_Gyro0/Clk_Division1/Count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division0/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division0/Count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.607    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X40Y49         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Driver_Gyro0/Clk_Division0/Count_reg[18]/Q
                         net (fo=2, routed)           0.133    -0.334    Driver_Gyro0/Clk_Division0/Count_reg[18]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.174 r  Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.173    Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.119 r  Driver_Gyro0/Clk_Division0/Count_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.119    Driver_Gyro0/Clk_Division0/Count_reg[20]_i_1__0_n_7
    SLICE_X40Y50         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.848    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X40Y50         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[20]/C
                         clock pessimism              0.508    -0.339    
                         clock uncertainty            0.074    -0.265    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105    -0.160    Driver_Gyro0/Clk_Division0/Count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division1/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division1/Count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.958%)  route 0.122ns (25.042%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.607    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X43Y49         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Driver_Gyro0/Clk_Division1/Count_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.345    Driver_Gyro0/Clk_Division1/Count_reg[14]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.185 r  Driver_Gyro0/Clk_Division1/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.184    Driver_Gyro0/Clk_Division1/Count_reg[12]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.119 r  Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.119    Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1_n_5
    SLICE_X43Y50         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.848    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X43Y50         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[18]/C
                         clock pessimism              0.508    -0.339    
                         clock uncertainty            0.074    -0.265    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.160    Driver_Gyro0/Clk_Division1/Count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division0/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division0/Count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.607    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X40Y49         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Driver_Gyro0/Clk_Division0/Count_reg[18]/Q
                         net (fo=2, routed)           0.133    -0.334    Driver_Gyro0/Clk_Division0/Count_reg[18]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.174 r  Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.173    Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.108 r  Driver_Gyro0/Clk_Division0/Count_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.108    Driver_Gyro0/Clk_Division0/Count_reg[20]_i_1__0_n_5
    SLICE_X40Y50         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.848    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X40Y50         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[22]/C
                         clock pessimism              0.508    -0.339    
                         clock uncertainty            0.074    -0.265    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105    -0.160    Driver_Gyro0/Clk_Division0/Count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division1/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division1/Count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.178%)  route 0.122ns (23.822%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.607    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X43Y49         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Driver_Gyro0/Clk_Division1/Count_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.345    Driver_Gyro0/Clk_Division1/Count_reg[14]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.185 r  Driver_Gyro0/Clk_Division1/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.184    Driver_Gyro0/Clk_Division1/Count_reg[12]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.094 r  Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.094    Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1_n_6
    SLICE_X43Y50         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.848    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X43Y50         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[17]/C
                         clock pessimism              0.508    -0.339    
                         clock uncertainty            0.074    -0.265    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.160    Driver_Gyro0/Clk_Division1/Count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division1/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division1/Count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.178%)  route 0.122ns (23.822%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.607    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X43Y49         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Driver_Gyro0/Clk_Division1/Count_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.345    Driver_Gyro0/Clk_Division1/Count_reg[14]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.185 r  Driver_Gyro0/Clk_Division1/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.184    Driver_Gyro0/Clk_Division1/Count_reg[12]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.094 r  Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.094    Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1_n_4
    SLICE_X43Y50         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.848    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X43Y50         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[19]/C
                         clock pessimism              0.508    -0.339    
                         clock uncertainty            0.074    -0.265    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.160    Driver_Gyro0/Clk_Division1/Count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division1/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division1/Count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.317%)  route 0.122ns (23.683%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.607    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X43Y49         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Driver_Gyro0/Clk_Division1/Count_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.345    Driver_Gyro0/Clk_Division1/Count_reg[14]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.185 r  Driver_Gyro0/Clk_Division1/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.184    Driver_Gyro0/Clk_Division1/Count_reg[12]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.145 r  Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.145    Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.091 r  Driver_Gyro0/Clk_Division1/Count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.091    Driver_Gyro0/Clk_Division1/Count_reg[20]_i_1_n_7
    SLICE_X43Y51         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.848    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X43Y51         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[20]/C
                         clock pessimism              0.508    -0.339    
                         clock uncertainty            0.074    -0.265    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.105    -0.160    Driver_Gyro0/Clk_Division1/Count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division0/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division0/Count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.607    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X40Y49         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Driver_Gyro0/Clk_Division0/Count_reg[18]/Q
                         net (fo=2, routed)           0.133    -0.334    Driver_Gyro0/Clk_Division0/Count_reg[18]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.174 r  Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.173    Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.083 r  Driver_Gyro0/Clk_Division0/Count_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.083    Driver_Gyro0/Clk_Division0/Count_reg[20]_i_1__0_n_6
    SLICE_X40Y50         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.848    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X40Y50         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[21]/C
                         clock pessimism              0.508    -0.339    
                         clock uncertainty            0.074    -0.265    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105    -0.160    Driver_Gyro0/Clk_Division0/Count_reg[21]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division0/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division0/Count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.607    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X40Y49         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Driver_Gyro0/Clk_Division0/Count_reg[18]/Q
                         net (fo=2, routed)           0.133    -0.334    Driver_Gyro0/Clk_Division0/Count_reg[18]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.174 r  Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.173    Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.083 r  Driver_Gyro0/Clk_Division0/Count_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.083    Driver_Gyro0/Clk_Division0/Count_reg[20]_i_1__0_n_4
    SLICE_X40Y50         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.848    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X40Y50         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[23]/C
                         clock pessimism              0.508    -0.339    
                         clock uncertainty            0.074    -0.265    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105    -0.160    Driver_Gyro0/Clk_Division0/Count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division0/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division0/Count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.607    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X40Y49         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Driver_Gyro0/Clk_Division0/Count_reg[18]/Q
                         net (fo=2, routed)           0.133    -0.334    Driver_Gyro0/Clk_Division0/Count_reg[18]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.174 r  Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.173    Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.134 r  Driver_Gyro0/Clk_Division0/Count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.134    Driver_Gyro0/Clk_Division0/Count_reg[20]_i_1__0_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.080 r  Driver_Gyro0/Clk_Division0/Count_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.080    Driver_Gyro0/Clk_Division0/Count_reg[24]_i_1__0_n_7
    SLICE_X40Y51         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.848    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X40Y51         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[24]/C
                         clock pessimism              0.508    -0.339    
                         clock uncertainty            0.074    -0.265    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105    -0.160    Driver_Gyro0/Clk_Division0/Count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.080    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       98.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.085ns  (required time - arrival time)
  Source:                 Driver_Gyro0/Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.642ns (35.493%)  route 1.167ns (64.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 98.464 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.568    -0.933    Driver_Gyro0/clk_out2
    SLICE_X46Y48         FDRE                                         r  Driver_Gyro0/Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Driver_Gyro0/Current_State_reg[0]/Q
                         net (fo=34, routed)          1.167     0.751    Driver_Gyro0/Current_State_reg_n_0_[0]
    SLICE_X45Y47         LUT4 (Prop_lut4_I1_O)        0.124     0.875 r  Driver_Gyro0/Current_State[1]_i_1/O
                         net (fo=1, routed)           0.000     0.875    Driver_Gyro0/Current_State[1]_i_1_n_0
    SLICE_X45Y47         FDRE                                         r  Driver_Gyro0/Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398   101.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.924    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    97.015 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.449    98.464    Driver_Gyro0/clk_out2
    SLICE_X45Y47         FDRE                                         r  Driver_Gyro0/Current_State_reg[1]/C
                         clock pessimism              0.578    99.042    
                         clock uncertainty           -0.111    98.931    
    SLICE_X45Y47         FDRE (Setup_fdre_C_D)        0.029    98.960    Driver_Gyro0/Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                         98.960    
                         arrival time                          -0.875    
  -------------------------------------------------------------------
                         slack                                 98.085    

Slack (MET) :             98.733ns  (required time - arrival time)
  Source:                 Driver_Gyro0/Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.666ns (53.367%)  route 0.582ns (46.633%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 98.464 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.568    -0.933    Driver_Gyro0/clk_out2
    SLICE_X46Y48         FDRE                                         r  Driver_Gyro0/Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Driver_Gyro0/Current_State_reg[0]/Q
                         net (fo=34, routed)          0.582     0.167    Driver_Gyro0/Current_State_reg_n_0_[0]
    SLICE_X46Y48         LUT5 (Prop_lut5_I0_O)        0.148     0.315 r  Driver_Gyro0/Current_State[0]_i_1/O
                         net (fo=1, routed)           0.000     0.315    Driver_Gyro0/Current_State[0]_i_1_n_0
    SLICE_X46Y48         FDRE                                         r  Driver_Gyro0/Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398   101.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.924    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    97.015 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.449    98.464    Driver_Gyro0/clk_out2
    SLICE_X46Y48         FDRE                                         r  Driver_Gyro0/Current_State_reg[0]/C
                         clock pessimism              0.603    99.067    
                         clock uncertainty           -0.111    98.956    
    SLICE_X46Y48         FDRE (Setup_fdre_C_D)        0.092    99.048    Driver_Gyro0/Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                         99.048    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                 98.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.189ns (45.654%)  route 0.225ns (54.346%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.565    -0.606    Driver_Gyro0/clk_out2
    SLICE_X45Y47         FDRE                                         r  Driver_Gyro0/Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  Driver_Gyro0/Current_State_reg[1]/Q
                         net (fo=38, routed)          0.225    -0.240    Driver_Gyro0/p_2_out1
    SLICE_X46Y48         LUT5 (Prop_lut5_I1_O)        0.048    -0.192 r  Driver_Gyro0/Current_State[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    Driver_Gyro0/Current_State[0]_i_1_n_0
    SLICE_X46Y48         FDRE                                         r  Driver_Gyro0/Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.835    -0.845    Driver_Gyro0/clk_out2
    SLICE_X46Y48         FDRE                                         r  Driver_Gyro0/Current_State_reg[0]/C
                         clock pessimism              0.254    -0.590    
                         clock uncertainty            0.111    -0.480    
    SLICE_X46Y48         FDRE (Hold_fdre_C_D)         0.133    -0.347    Driver_Gyro0/Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.591%)  route 0.205ns (52.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.565    -0.606    Driver_Gyro0/clk_out2
    SLICE_X45Y47         FDRE                                         r  Driver_Gyro0/Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  Driver_Gyro0/Current_State_reg[1]/Q
                         net (fo=38, routed)          0.205    -0.260    Driver_Gyro0/p_2_out1
    SLICE_X45Y47         LUT4 (Prop_lut4_I2_O)        0.045    -0.215 r  Driver_Gyro0/Current_State[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    Driver_Gyro0/Current_State[1]_i_1_n_0
    SLICE_X45Y47         FDRE                                         r  Driver_Gyro0/Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.835    -0.845    Driver_Gyro0/clk_out2
    SLICE_X45Y47         FDRE                                         r  Driver_Gyro0/Current_State_reg[1]/C
                         clock pessimism              0.238    -0.606    
                         clock uncertainty            0.111    -0.496    
    SLICE_X45Y47         FDRE (Hold_fdre_C_D)         0.091    -0.405    Driver_Gyro0/Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.189    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.910ns  (required time - arrival time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Out_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 1.014ns (20.532%)  route 3.925ns (79.468%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.554    -0.948    Driver_IIC0/CLK
    SLICE_X38Y51         FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.518    -0.430 r  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=30, routed)          1.026     0.596    Driver_IIC0/c_state[3]
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.720 f  Driver_IIC0/IIC_Read_Data[7]_i_3/O
                         net (fo=4, routed)           0.963     1.683    Driver_IIC0/IIC_Read_Data[7]_i_3_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I0_O)        0.124     1.807 r  Driver_IIC0/iicrd_req_i_2/O
                         net (fo=3, routed)           0.955     2.762    Driver_IIC0/iicrd_req_i_2_n_0
    SLICE_X44Y49         LUT5 (Prop_lut5_I1_O)        0.124     2.886 r  Driver_IIC0/SDA_Out_i_5/O
                         net (fo=1, routed)           0.981     3.867    Driver_IIC0/SDA_Out_i_5_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.124     3.991 r  Driver_IIC0/SDA_Out_i_2/O
                         net (fo=1, routed)           0.000     3.991    Driver_IIC0/SDA_Out
    SLICE_X41Y49         FDPE                                         r  Driver_IIC0/SDA_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398    11.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.924    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.015 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.448     8.463    Driver_IIC0/CLK
    SLICE_X41Y49         FDPE                                         r  Driver_IIC0/SDA_Out_reg/C
                         clock pessimism              0.484     8.947    
                         clock uncertainty           -0.074     8.872    
    SLICE_X41Y49         FDPE (Setup_fdpe_C_D)        0.029     8.901    Driver_IIC0/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                          8.901    
                         arrival time                          -3.991    
  -------------------------------------------------------------------
                         slack                                  4.910    

Slack (MET) :             4.959ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/SDA_Out_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 1.182ns (25.389%)  route 3.474ns (74.611%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.554    -0.948    Driver_IIC0/CLK
    SLICE_X36Y51         FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.492 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=8, routed)           0.901     0.409    Driver_IIC0/scl_cnt[7]
    SLICE_X37Y51         LUT4 (Prop_lut4_I2_O)        0.124     0.533 f  Driver_IIC0/Gyro_IIC_SCL_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.826     1.359    Driver_IIC0/Gyro_IIC_SCL_OBUF_inst_i_2_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.483 f  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=3, routed)           0.810     2.293    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I2_O)        0.152     2.445 r  Driver_IIC0/SDA_Out_i_4/O
                         net (fo=1, routed)           0.597     3.042    Driver_IIC0/SDA_Out_i_4_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.326     3.368 r  Driver_IIC0/SDA_Out_i_1/O
                         net (fo=1, routed)           0.340     3.708    Driver_IIC0/SDA_Out_i_1_n_0
    SLICE_X41Y49         FDPE                                         r  Driver_IIC0/SDA_Out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398    11.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.924    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.015 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.448     8.463    Driver_IIC0/CLK
    SLICE_X41Y49         FDPE                                         r  Driver_IIC0/SDA_Out_reg/C
                         clock pessimism              0.484     8.947    
                         clock uncertainty           -0.074     8.872    
    SLICE_X41Y49         FDPE (Setup_fdpe_C_CE)      -0.205     8.667    Driver_IIC0/SDA_Out_reg
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                  4.959    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 1.014ns (21.673%)  route 3.665ns (78.327%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.554    -0.948    Driver_IIC0/CLK
    SLICE_X38Y51         FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.518    -0.430 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=30, routed)          1.026     0.596    Driver_IIC0/c_state[3]
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.720 r  Driver_IIC0/IIC_Read_Data[7]_i_3/O
                         net (fo=4, routed)           1.121     1.841    Driver_IIC0/IIC_Read_Data[7]_i_3_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.124     1.965 r  Driver_IIC0/bcnt[2]_i_5/O
                         net (fo=1, routed)           0.762     2.727    Driver_IIC0/bcnt[2]_i_5_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I1_O)        0.124     2.851 r  Driver_IIC0/bcnt[2]_i_3/O
                         net (fo=3, routed)           0.756     3.607    Driver_IIC0/bcnt[2]_i_3_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124     3.731 r  Driver_IIC0/bcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     3.731    Driver_IIC0/bcnt[0]_i_1_n_0
    SLICE_X45Y50         FDCE                                         r  Driver_IIC0/bcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398    11.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.924    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.015 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.439     8.453    Driver_IIC0/CLK
    SLICE_X45Y50         FDCE                                         r  Driver_IIC0/bcnt_reg[0]/C
                         clock pessimism              0.562     9.015    
                         clock uncertainty           -0.074     8.941    
    SLICE_X45Y50         FDCE (Setup_fdce_C_D)        0.029     8.970    Driver_IIC0/bcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.970    
                         arrival time                          -3.731    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.243ns  (required time - arrival time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 1.014ns (21.682%)  route 3.663ns (78.318%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.554    -0.948    Driver_IIC0/CLK
    SLICE_X38Y51         FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.518    -0.430 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=30, routed)          1.026     0.596    Driver_IIC0/c_state[3]
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.720 r  Driver_IIC0/IIC_Read_Data[7]_i_3/O
                         net (fo=4, routed)           1.121     1.841    Driver_IIC0/IIC_Read_Data[7]_i_3_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.124     1.965 r  Driver_IIC0/bcnt[2]_i_5/O
                         net (fo=1, routed)           0.762     2.727    Driver_IIC0/bcnt[2]_i_5_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I1_O)        0.124     2.851 r  Driver_IIC0/bcnt[2]_i_3/O
                         net (fo=3, routed)           0.754     3.605    Driver_IIC0/bcnt[2]_i_3_n_0
    SLICE_X45Y50         LUT4 (Prop_lut4_I2_O)        0.124     3.729 r  Driver_IIC0/bcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.729    Driver_IIC0/bcnt[1]_i_1_n_0
    SLICE_X45Y50         FDCE                                         r  Driver_IIC0/bcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398    11.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.924    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.015 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.439     8.453    Driver_IIC0/CLK
    SLICE_X45Y50         FDCE                                         r  Driver_IIC0/bcnt_reg[1]/C
                         clock pessimism              0.562     9.015    
                         clock uncertainty           -0.074     8.941    
    SLICE_X45Y50         FDCE (Setup_fdce_C_D)        0.031     8.972    Driver_IIC0/bcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.972    
                         arrival time                          -3.729    
  -------------------------------------------------------------------
                         slack                                  5.243    

Slack (MET) :             5.261ns  (required time - arrival time)
  Source:                 Driver_IIC0/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/bcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.703ns  (logic 1.040ns (22.115%)  route 3.663ns (77.885%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.554    -0.948    Driver_IIC0/CLK
    SLICE_X38Y51         FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.518    -0.430 f  Driver_IIC0/FSM_sequential_c_state_reg[3]/Q
                         net (fo=30, routed)          1.026     0.596    Driver_IIC0/c_state[3]
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.124     0.720 r  Driver_IIC0/IIC_Read_Data[7]_i_3/O
                         net (fo=4, routed)           1.121     1.841    Driver_IIC0/IIC_Read_Data[7]_i_3_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.124     1.965 r  Driver_IIC0/bcnt[2]_i_5/O
                         net (fo=1, routed)           0.762     2.727    Driver_IIC0/bcnt[2]_i_5_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I1_O)        0.124     2.851 r  Driver_IIC0/bcnt[2]_i_3/O
                         net (fo=3, routed)           0.754     3.605    Driver_IIC0/bcnt[2]_i_3_n_0
    SLICE_X45Y50         LUT5 (Prop_lut5_I3_O)        0.150     3.755 r  Driver_IIC0/bcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.755    Driver_IIC0/bcnt[2]_i_1_n_0
    SLICE_X45Y50         FDCE                                         r  Driver_IIC0/bcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398    11.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.924    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.015 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.439     8.453    Driver_IIC0/CLK
    SLICE_X45Y50         FDCE                                         r  Driver_IIC0/bcnt_reg[2]/C
                         clock pessimism              0.562     9.015    
                         clock uncertainty           -0.074     8.941    
    SLICE_X45Y50         FDCE (Setup_fdce_C_D)        0.075     9.016    Driver_IIC0/bcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                          -3.755    
  -------------------------------------------------------------------
                         slack                                  5.261    

Slack (MET) :             5.262ns  (required time - arrival time)
  Source:                 u_Gyro2ram/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.704ns (17.931%)  route 3.222ns (82.069%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.566    -0.935    u_Gyro2ram/CLK
    SLICE_X41Y43         FDRE                                         r  u_Gyro2ram/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  u_Gyro2ram/addr_reg[1]/Q
                         net (fo=37, routed)          1.778     1.299    u_Gyro2ram/Q[1]
    SLICE_X49Y45         LUT4 (Prop_lut4_I3_O)        0.124     1.423 r  u_Gyro2ram/u_blk_mem_gen_0_i_33/O
                         net (fo=1, routed)           0.804     2.226    u_Gyro2ram/u_blk_mem_gen_0_i_33_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.124     2.350 r  u_Gyro2ram/u_blk_mem_gen_0_i_7/O
                         net (fo=1, routed)           0.641     2.991    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[1]
    RAMB18_X1Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398    11.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.924    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.015 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.486     8.500    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y16         RAMB18E1                                     r  u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.564     9.064    
                         clock uncertainty           -0.074     8.990    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                     -0.737     8.253    u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          8.253    
                         arrival time                          -2.991    
  -------------------------------------------------------------------
                         slack                                  5.262    

Slack (MET) :             5.289ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/IIC_Read_Data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.952ns (22.005%)  route 3.374ns (77.995%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.554    -0.948    Driver_IIC0/CLK
    SLICE_X36Y51         FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.492 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=8, routed)           0.901     0.409    Driver_IIC0/scl_cnt[7]
    SLICE_X37Y51         LUT4 (Prop_lut4_I2_O)        0.124     0.533 f  Driver_IIC0/Gyro_IIC_SCL_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.826     1.359    Driver_IIC0/Gyro_IIC_SCL_OBUF_inst_i_2_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.483 f  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=3, routed)           0.460     1.943    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.067 r  Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           0.668     2.735    Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X45Y46         LUT4 (Prop_lut4_I3_O)        0.124     2.859 r  Driver_IIC0/IIC_Read_Data[4]_i_1/O
                         net (fo=1, routed)           0.519     3.378    Driver_IIC0/IIC_Read_Data[4]_i_1_n_0
    SLICE_X45Y46         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398    11.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.924    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.015 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.448     8.463    Driver_IIC0/CLK
    SLICE_X45Y46         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[4]/C
                         clock pessimism              0.484     8.947    
                         clock uncertainty           -0.074     8.872    
    SLICE_X45Y46         FDRE (Setup_fdre_C_CE)      -0.205     8.667    Driver_IIC0/IIC_Read_Data_reg[4]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -3.378    
  -------------------------------------------------------------------
                         slack                                  5.289    

Slack (MET) :             5.338ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/IIC_Read_Data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 0.952ns (22.263%)  route 3.324ns (77.737%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.554    -0.948    Driver_IIC0/CLK
    SLICE_X36Y51         FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.492 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=8, routed)           0.901     0.409    Driver_IIC0/scl_cnt[7]
    SLICE_X37Y51         LUT4 (Prop_lut4_I2_O)        0.124     0.533 f  Driver_IIC0/Gyro_IIC_SCL_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.826     1.359    Driver_IIC0/Gyro_IIC_SCL_OBUF_inst_i_2_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.483 f  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=3, routed)           0.460     1.943    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.067 r  Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           0.513     2.580    Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I3_O)        0.124     2.704 r  Driver_IIC0/IIC_Read_Data[5]_i_1/O
                         net (fo=1, routed)           0.625     3.328    Driver_IIC0/IIC_Read_Data[5]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398    11.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.924    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.015 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.447     8.462    Driver_IIC0/CLK
    SLICE_X41Y46         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[5]/C
                         clock pessimism              0.484     8.946    
                         clock uncertainty           -0.074     8.871    
    SLICE_X41Y46         FDRE (Setup_fdre_C_CE)      -0.205     8.666    Driver_IIC0/IIC_Read_Data_reg[5]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                          -3.328    
  -------------------------------------------------------------------
                         slack                                  5.338    

Slack (MET) :             5.387ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/IIC_Read_Data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 0.952ns (22.517%)  route 3.276ns (77.483%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.554    -0.948    Driver_IIC0/CLK
    SLICE_X36Y51         FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.492 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=8, routed)           0.901     0.409    Driver_IIC0/scl_cnt[7]
    SLICE_X37Y51         LUT4 (Prop_lut4_I2_O)        0.124     0.533 f  Driver_IIC0/Gyro_IIC_SCL_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.826     1.359    Driver_IIC0/Gyro_IIC_SCL_OBUF_inst_i_2_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.483 f  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=3, routed)           0.460     1.943    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.067 r  Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           0.474     2.540    Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X41Y47         LUT4 (Prop_lut4_I3_O)        0.124     2.664 r  Driver_IIC0/IIC_Read_Data[1]_i_1/O
                         net (fo=1, routed)           0.616     3.280    Driver_IIC0/IIC_Read_Data[1]_i_1_n_0
    SLICE_X41Y47         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398    11.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.924    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.015 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.448     8.463    Driver_IIC0/CLK
    SLICE_X41Y47         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[1]/C
                         clock pessimism              0.484     8.947    
                         clock uncertainty           -0.074     8.872    
    SLICE_X41Y47         FDRE (Setup_fdre_C_CE)      -0.205     8.667    Driver_IIC0/IIC_Read_Data_reg[1]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -3.280    
  -------------------------------------------------------------------
                         slack                                  5.387    

Slack (MET) :             5.399ns  (required time - arrival time)
  Source:                 Driver_IIC0/scl_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/IIC_Read_Data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 0.952ns (22.579%)  route 3.264ns (77.421%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.554    -0.948    Driver_IIC0/CLK
    SLICE_X36Y51         FDCE                                         r  Driver_IIC0/scl_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.456    -0.492 r  Driver_IIC0/scl_cnt_reg[7]/Q
                         net (fo=8, routed)           0.901     0.409    Driver_IIC0/scl_cnt[7]
    SLICE_X37Y51         LUT4 (Prop_lut4_I2_O)        0.124     0.533 f  Driver_IIC0/Gyro_IIC_SCL_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.826     1.359    Driver_IIC0/Gyro_IIC_SCL_OBUF_inst_i_2_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I5_O)        0.124     1.483 f  Driver_IIC0/FSM_sequential_c_state[0]_i_4/O
                         net (fo=3, routed)           0.460     1.943    Driver_IIC0/FSM_sequential_c_state[0]_i_4_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.067 r  Driver_IIC0/IIC_Read_Data[7]_i_2/O
                         net (fo=8, routed)           0.676     2.742    Driver_IIC0/IIC_Read_Data[7]_i_2_n_0
    SLICE_X44Y46         LUT4 (Prop_lut4_I3_O)        0.124     2.866 r  Driver_IIC0/IIC_Read_Data[3]_i_1/O
                         net (fo=1, routed)           0.402     3.269    Driver_IIC0/IIC_Read_Data[3]_i_1_n_0
    SLICE_X44Y46         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398    11.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.924    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.015 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.448     8.463    Driver_IIC0/CLK
    SLICE_X44Y46         FDRE                                         r  Driver_IIC0/IIC_Read_Data_reg[3]/C
                         clock pessimism              0.484     8.947    
                         clock uncertainty           -0.074     8.872    
    SLICE_X44Y46         FDRE (Setup_fdre_C_CE)      -0.205     8.667    Driver_IIC0/IIC_Read_Data_reg[3]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                  5.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division1/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division1/Count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.381%)  route 0.122ns (25.619%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.607    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X43Y49         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Driver_Gyro0/Clk_Division1/Count_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.345    Driver_Gyro0/Clk_Division1/Count_reg[14]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.185 r  Driver_Gyro0/Clk_Division1/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.184    Driver_Gyro0/Clk_Division1/Count_reg[12]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.130 r  Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.130    Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1_n_7
    SLICE_X43Y50         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.848    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X43Y50         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[16]/C
                         clock pessimism              0.508    -0.339    
                         clock uncertainty            0.074    -0.265    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.160    Driver_Gyro0/Clk_Division1/Count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division0/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division0/Count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.607    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X40Y49         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Driver_Gyro0/Clk_Division0/Count_reg[18]/Q
                         net (fo=2, routed)           0.133    -0.334    Driver_Gyro0/Clk_Division0/Count_reg[18]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.174 r  Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.173    Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.119 r  Driver_Gyro0/Clk_Division0/Count_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.119    Driver_Gyro0/Clk_Division0/Count_reg[20]_i_1__0_n_7
    SLICE_X40Y50         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.848    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X40Y50         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[20]/C
                         clock pessimism              0.508    -0.339    
                         clock uncertainty            0.074    -0.265    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105    -0.160    Driver_Gyro0/Clk_Division0/Count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division1/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division1/Count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.958%)  route 0.122ns (25.042%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.607    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X43Y49         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Driver_Gyro0/Clk_Division1/Count_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.345    Driver_Gyro0/Clk_Division1/Count_reg[14]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.185 r  Driver_Gyro0/Clk_Division1/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.184    Driver_Gyro0/Clk_Division1/Count_reg[12]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.119 r  Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.119    Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1_n_5
    SLICE_X43Y50         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.848    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X43Y50         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[18]/C
                         clock pessimism              0.508    -0.339    
                         clock uncertainty            0.074    -0.265    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.160    Driver_Gyro0/Clk_Division1/Count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division0/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division0/Count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.607    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X40Y49         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Driver_Gyro0/Clk_Division0/Count_reg[18]/Q
                         net (fo=2, routed)           0.133    -0.334    Driver_Gyro0/Clk_Division0/Count_reg[18]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.174 r  Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.173    Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.108 r  Driver_Gyro0/Clk_Division0/Count_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.108    Driver_Gyro0/Clk_Division0/Count_reg[20]_i_1__0_n_5
    SLICE_X40Y50         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.848    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X40Y50         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[22]/C
                         clock pessimism              0.508    -0.339    
                         clock uncertainty            0.074    -0.265    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105    -0.160    Driver_Gyro0/Clk_Division0/Count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division1/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division1/Count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.178%)  route 0.122ns (23.822%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.607    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X43Y49         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Driver_Gyro0/Clk_Division1/Count_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.345    Driver_Gyro0/Clk_Division1/Count_reg[14]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.185 r  Driver_Gyro0/Clk_Division1/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.184    Driver_Gyro0/Clk_Division1/Count_reg[12]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.094 r  Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.094    Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1_n_6
    SLICE_X43Y50         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.848    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X43Y50         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[17]/C
                         clock pessimism              0.508    -0.339    
                         clock uncertainty            0.074    -0.265    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.160    Driver_Gyro0/Clk_Division1/Count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division1/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division1/Count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.178%)  route 0.122ns (23.822%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.607    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X43Y49         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Driver_Gyro0/Clk_Division1/Count_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.345    Driver_Gyro0/Clk_Division1/Count_reg[14]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.185 r  Driver_Gyro0/Clk_Division1/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.184    Driver_Gyro0/Clk_Division1/Count_reg[12]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.094 r  Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.094    Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1_n_4
    SLICE_X43Y50         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.848    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X43Y50         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[19]/C
                         clock pessimism              0.508    -0.339    
                         clock uncertainty            0.074    -0.265    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.160    Driver_Gyro0/Clk_Division1/Count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division1/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division1/Count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.317%)  route 0.122ns (23.683%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.607    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X43Y49         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Driver_Gyro0/Clk_Division1/Count_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.345    Driver_Gyro0/Clk_Division1/Count_reg[14]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.185 r  Driver_Gyro0/Clk_Division1/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.184    Driver_Gyro0/Clk_Division1/Count_reg[12]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.145 r  Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.145    Driver_Gyro0/Clk_Division1/Count_reg[16]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.091 r  Driver_Gyro0/Clk_Division1/Count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.091    Driver_Gyro0/Clk_Division1/Count_reg[20]_i_1_n_7
    SLICE_X43Y51         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.848    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X43Y51         FDRE                                         r  Driver_Gyro0/Clk_Division1/Count_reg[20]/C
                         clock pessimism              0.508    -0.339    
                         clock uncertainty            0.074    -0.265    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.105    -0.160    Driver_Gyro0/Clk_Division1/Count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division0/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division0/Count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.607    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X40Y49         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Driver_Gyro0/Clk_Division0/Count_reg[18]/Q
                         net (fo=2, routed)           0.133    -0.334    Driver_Gyro0/Clk_Division0/Count_reg[18]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.174 r  Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.173    Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.083 r  Driver_Gyro0/Clk_Division0/Count_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.083    Driver_Gyro0/Clk_Division0/Count_reg[20]_i_1__0_n_6
    SLICE_X40Y50         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.848    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X40Y50         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[21]/C
                         clock pessimism              0.508    -0.339    
                         clock uncertainty            0.074    -0.265    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105    -0.160    Driver_Gyro0/Clk_Division0/Count_reg[21]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division0/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division0/Count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.607    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X40Y49         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Driver_Gyro0/Clk_Division0/Count_reg[18]/Q
                         net (fo=2, routed)           0.133    -0.334    Driver_Gyro0/Clk_Division0/Count_reg[18]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.174 r  Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.173    Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.083 r  Driver_Gyro0/Clk_Division0/Count_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.083    Driver_Gyro0/Clk_Division0/Count_reg[20]_i_1__0_n_4
    SLICE_X40Y50         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.848    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X40Y50         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[23]/C
                         clock pessimism              0.508    -0.339    
                         clock uncertainty            0.074    -0.265    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105    -0.160    Driver_Gyro0/Clk_Division0/Count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division0/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division0/Count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.564    -0.607    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X40Y49         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  Driver_Gyro0/Clk_Division0/Count_reg[18]/Q
                         net (fo=2, routed)           0.133    -0.334    Driver_Gyro0/Clk_Division0/Count_reg[18]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.174 r  Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.173    Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.134 r  Driver_Gyro0/Clk_Division0/Count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.134    Driver_Gyro0/Clk_Division0/Count_reg[20]_i_1__0_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.080 r  Driver_Gyro0/Clk_Division0/Count_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.080    Driver_Gyro0/Clk_Division0/Count_reg[24]_i_1__0_n_7
    SLICE_X40Y51         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.832    -0.848    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X40Y51         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[24]/C
                         clock pessimism              0.508    -0.339    
                         clock uncertainty            0.074    -0.265    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105    -0.160    Driver_Gyro0/Clk_Division0/Count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.080    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       98.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.085ns  (required time - arrival time)
  Source:                 Driver_Gyro0/Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.642ns (35.493%)  route 1.167ns (64.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 98.464 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.568    -0.933    Driver_Gyro0/clk_out2
    SLICE_X46Y48         FDRE                                         r  Driver_Gyro0/Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Driver_Gyro0/Current_State_reg[0]/Q
                         net (fo=34, routed)          1.167     0.751    Driver_Gyro0/Current_State_reg_n_0_[0]
    SLICE_X45Y47         LUT4 (Prop_lut4_I1_O)        0.124     0.875 r  Driver_Gyro0/Current_State[1]_i_1/O
                         net (fo=1, routed)           0.000     0.875    Driver_Gyro0/Current_State[1]_i_1_n_0
    SLICE_X45Y47         FDRE                                         r  Driver_Gyro0/Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398   101.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.924    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    97.015 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.449    98.464    Driver_Gyro0/clk_out2
    SLICE_X45Y47         FDRE                                         r  Driver_Gyro0/Current_State_reg[1]/C
                         clock pessimism              0.578    99.042    
                         clock uncertainty           -0.111    98.931    
    SLICE_X45Y47         FDRE (Setup_fdre_C_D)        0.029    98.960    Driver_Gyro0/Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                         98.960    
                         arrival time                          -0.875    
  -------------------------------------------------------------------
                         slack                                 98.085    

Slack (MET) :             98.733ns  (required time - arrival time)
  Source:                 Driver_Gyro0/Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.666ns (53.367%)  route 0.582ns (46.633%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 98.464 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.259 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.598    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.502 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.568    -0.933    Driver_Gyro0/clk_out2
    SLICE_X46Y48         FDRE                                         r  Driver_Gyro0/Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.415 r  Driver_Gyro0/Current_State_reg[0]/Q
                         net (fo=34, routed)          0.582     0.167    Driver_Gyro0/Current_State_reg_n_0_[0]
    SLICE_X46Y48         LUT5 (Prop_lut5_I0_O)        0.148     0.315 r  Driver_Gyro0/Current_State[0]_i_1/O
                         net (fo=1, routed)           0.000     0.315    Driver_Gyro0/Current_State[0]_i_1_n_0
    SLICE_X46Y48         FDRE                                         r  Driver_Gyro0/Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.398   101.398 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.560    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    95.343 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    96.924    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    97.015 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           1.449    98.464    Driver_Gyro0/clk_out2
    SLICE_X46Y48         FDRE                                         r  Driver_Gyro0/Current_State_reg[0]/C
                         clock pessimism              0.603    99.067    
                         clock uncertainty           -0.111    98.956    
    SLICE_X46Y48         FDRE (Setup_fdre_C_D)        0.092    99.048    Driver_Gyro0/Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                         99.048    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                 98.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.189ns (45.654%)  route 0.225ns (54.346%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.565    -0.606    Driver_Gyro0/clk_out2
    SLICE_X45Y47         FDRE                                         r  Driver_Gyro0/Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  Driver_Gyro0/Current_State_reg[1]/Q
                         net (fo=38, routed)          0.225    -0.240    Driver_Gyro0/p_2_out1
    SLICE_X46Y48         LUT5 (Prop_lut5_I1_O)        0.048    -0.192 r  Driver_Gyro0/Current_State[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    Driver_Gyro0/Current_State[0]_i_1_n_0
    SLICE_X46Y48         FDRE                                         r  Driver_Gyro0/Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.835    -0.845    Driver_Gyro0/clk_out2
    SLICE_X46Y48         FDRE                                         r  Driver_Gyro0/Current_State_reg[0]/C
                         clock pessimism              0.254    -0.590    
                         clock uncertainty            0.111    -0.480    
    SLICE_X46Y48         FDRE (Hold_fdre_C_D)         0.133    -0.347    Driver_Gyro0/Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.591%)  route 0.205ns (52.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.683 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.197    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.171 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.565    -0.606    Driver_Gyro0/clk_out2
    SLICE_X45Y47         FDRE                                         r  Driver_Gyro0/Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  Driver_Gyro0/Current_State_reg[1]/Q
                         net (fo=38, routed)          0.205    -0.260    Driver_Gyro0/p_2_out1
    SLICE_X45Y47         LUT4 (Prop_lut4_I2_O)        0.045    -0.215 r  Driver_Gyro0/Current_State[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    Driver_Gyro0/Current_State[1]_i_1_n_0
    SLICE_X45Y47         FDRE                                         r  Driver_Gyro0/Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.904    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.238 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.708    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.679 r  clk_10/inst/clkout2_buf/O
                         net (fo=2, routed)           0.835    -0.845    Driver_Gyro0/clk_out2
    SLICE_X45Y47         FDRE                                         r  Driver_Gyro0/Current_State_reg[1]/C
                         clock pessimism              0.238    -0.606    
                         clock uncertainty            0.111    -0.496    
    SLICE_X45Y47         FDRE (Hold_fdre_C_D)         0.091    -0.405    Driver_Gyro0/Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.189    





