//=====================================================================================================================
//All Rights Reserved.
//*** This file is auto generated by ISequenceSpec (http://www.agnisys.com) . Please do not edit this file. ***
//Created by        :
//Generated by      : Admin
//Generated from    : C:\Users\Admin\Documents\GitHub\git_test\Allegro_test\case1\case1.idsng
//IDesignSpec rev   : idsbatch v4.16.26.2
//=====================================================================================================================

class uvm_seq_name_seq extends uvm_reg_sequence#(uvm_sequence#(uvm_reg_item));
    `uvm_object_utils(uvm_seq_name_seq)

    uvm_status_e status;

    chip_name_block rm ;

    function new(string name = "uvm_seq_name_seq") ;
        super.new(name);
        this.init();
    endfunction

    int arg1;
    int arg2;

    function init(int arg1=10, int arg2=11);
        this.arg1 = arg1;
        this.arg2 = arg2;
    endfunction

    const int const1 = 12 ;
    const int const2 = 15 ;
    int var1 = 5 ;
    int var2 = 6 ;

    task body;

        if(!$cast(rm, model)) begin
            `uvm_error("RegModel : chip_name_block","cannot cast an object of type uvm_reg_sequence to rm");
        end

        if (rm == null)  begin
            `uvm_error("chip_name_block", "No register model specified to run sequence on, you should specify regmodel by using property 'uvm.regmodel' in the sequence")
            return;
        end

        rm.block1.reg1.fld.write(status, const1, .parent(this));

        rm.block2.reggroup1.reg1.fld.write(status, const2, .parent(this));
        #2500;

        rm.block1.reggroup1.reg1.fld.write(status, 'h16, .parent(this));

    endtask: body
endclass: uvm_seq_name_seq
