-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity axi_stream_to_vga is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    selftest : IN STD_LOGIC;
    inStream_V_V_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    inStream_V_V_TVALID : IN STD_LOGIC;
    inStream_V_V_TREADY : OUT STD_LOGIC;
    R_V : OUT STD_LOGIC_VECTOR (3 downto 0);
    G_V : OUT STD_LOGIC_VECTOR (3 downto 0);
    B_V : OUT STD_LOGIC_VECTOR (3 downto 0);
    V_SYNC_V : OUT STD_LOGIC_VECTOR (0 downto 0);
    H_SYNC_V : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of axi_stream_to_vga is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "axi_stream_to_vga,hls_ip_2018_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xczu9eg-ffvb1156-2-i,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.823250,HLS_SYN_LAT=420002,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=84,HLS_SYN_LUT=527}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv21_3 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000011";
    constant ap_const_lv21_2 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000010";
    constant ap_const_lv21_1 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    constant ap_const_lv21_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv10_22 : STD_LOGIC_VECTOR (9 downto 0) := "0000100010";
    constant ap_const_lv10_203 : STD_LOGIC_VECTOR (9 downto 0) := "1000000011";
    constant ap_const_lv19_668A0 : STD_LOGIC_VECTOR (18 downto 0) := "1100110100010100000";
    constant ap_const_lv19_1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    constant ap_const_lv10_320 : STD_LOGIC_VECTOR (9 downto 0) := "1100100000";
    constant ap_const_lv10_3DE : STD_LOGIC_VECTOR (9 downto 0) := "1111011110";
    constant ap_const_lv10_3DD : STD_LOGIC_VECTOR (9 downto 0) := "1111011101";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv11_770 : STD_LOGIC_VECTOR (10 downto 0) := "11101110000";
    constant ap_const_lv10_5F : STD_LOGIC_VECTOR (9 downto 0) := "0001011111";
    constant ap_const_lv10_8F : STD_LOGIC_VECTOR (9 downto 0) := "0010001111";
    constant ap_const_lv10_310 : STD_LOGIC_VECTOR (9 downto 0) := "1100010000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal color_blinking_V : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal inStream_V_V_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond_flatten_fu_304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond2_fu_444_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal selftest_read_read_fu_134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_561 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_reg_192 : STD_LOGIC_VECTOR (18 downto 0);
    signal y_reg_203 : STD_LOGIC_VECTOR (9 downto 0);
    signal x_reg_214 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_read_assign_fu_252_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal op2_V_read_assign_reg_556 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_i_fu_264_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_i_reg_565 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_predicate_op71_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal indvar_flatten_next_fu_310_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal y_mid2_fu_401_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_cond2_reg_584 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_1_fu_510_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal R_temp_V_read_assign_fu_122 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_i_fu_500_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal G_temp_V_read_assign_fu_126 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_temp_V_read_assign_fu_130 : STD_LOGIC_VECTOR (3 downto 0);
    signal not_mid2_fu_366_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal V_SYNC_V_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal not_1_fu_419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal H_SYNC_V_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal R_V_preg : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal G_V_preg : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal B_V_preg : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal tmp_4_fu_270_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_2_fu_286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_coordinate_V_mid2_s_fu_330_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_s_fu_344_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_5_fu_350_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp1_fu_360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_mid1_fu_375_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_mid1_fu_381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp2_mid1_fu_387_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp2_fu_298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_mid2_fu_322_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_5_cast_fu_409_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_6_fu_426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp2_mid2_fu_393_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_fu_438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_coordinate_V_mid2_fu_338_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_s_fu_413_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_9_fu_488_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_fu_496_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_8_fu_480_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_179 : BOOLEAN;


begin




    B_V_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                B_V_preg <= ap_const_lv4_0;
            else
                if ((ap_const_boolean_1 = ap_condition_179)) then
                    if ((or_cond2_reg_584 = ap_const_lv1_1)) then 
                        B_V_preg <= B_temp_V_read_assign_fu_130;
                    elsif ((or_cond2_reg_584 = ap_const_lv1_0)) then 
                        B_V_preg <= ap_const_lv4_0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    G_V_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                G_V_preg <= ap_const_lv4_0;
            else
                if ((ap_const_boolean_1 = ap_condition_179)) then
                    if ((or_cond2_reg_584 = ap_const_lv1_1)) then 
                        G_V_preg <= G_temp_V_read_assign_fu_126;
                    elsif ((or_cond2_reg_584 = ap_const_lv1_0)) then 
                        G_V_preg <= ap_const_lv4_0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    H_SYNC_V_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                H_SYNC_V_preg <= ap_const_lv1_0;
            else
                if ((((or_cond2_fu_444_p2 = ap_const_lv1_1) and (exitcond_flatten_fu_304_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)) or ((or_cond2_fu_444_p2 = ap_const_lv1_0) and (exitcond_flatten_fu_304_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)))) then 
                    H_SYNC_V_preg <= not_1_fu_419_p2;
                end if; 
            end if;
        end if;
    end process;


    R_V_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                R_V_preg <= ap_const_lv4_0;
            else
                if ((ap_const_boolean_1 = ap_condition_179)) then
                    if ((or_cond2_reg_584 = ap_const_lv1_1)) then 
                        R_V_preg <= R_temp_V_read_assign_fu_122;
                    elsif ((or_cond2_reg_584 = ap_const_lv1_0)) then 
                        R_V_preg <= ap_const_lv4_0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    V_SYNC_V_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                V_SYNC_V_preg <= ap_const_lv1_0;
            else
                if ((((or_cond2_fu_444_p2 = ap_const_lv1_1) and (exitcond_flatten_fu_304_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)) or ((or_cond2_fu_444_p2 = ap_const_lv1_0) and (exitcond_flatten_fu_304_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)))) then 
                    V_SYNC_V_preg <= not_mid2_fu_366_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    color_blinking_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                color_blinking_V <= ap_const_lv4_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    color_blinking_V <= op2_V_read_assign_fu_252_p2;
                end if; 
            end if;
        end if;
    end process;


    B_temp_V_read_assign_fu_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (selftest_read_read_fu_134_p2 = ap_const_lv1_1) and (or_cond2_fu_444_p2 = ap_const_lv1_1) and (exitcond_flatten_fu_304_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_2_i_fu_500_p4 = ap_const_lv21_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (selftest_read_read_fu_134_p2 = ap_const_lv1_1) and (or_cond2_fu_444_p2 = ap_const_lv1_1) and (exitcond_flatten_fu_304_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_2_i_fu_500_p4 = ap_const_lv21_2)))) then 
                B_temp_V_read_assign_fu_130 <= tmp_6_i_reg_565;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op71_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                B_temp_V_read_assign_fu_130 <= inStream_V_V_TDATA(7 downto 4);
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (selftest_read_read_fu_134_p2 = ap_const_lv1_1) and (or_cond2_fu_444_p2 = ap_const_lv1_1) and (exitcond_flatten_fu_304_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_2_i_fu_500_p4 = ap_const_lv21_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (selftest_read_read_fu_134_p2 = ap_const_lv1_1) and (or_cond2_fu_444_p2 = ap_const_lv1_1) and (exitcond_flatten_fu_304_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_2_i_fu_500_p4 = ap_const_lv21_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond2_fu_444_p2 = ap_const_lv1_1) and (tmp_reg_561 = ap_const_lv1_0) and (selftest_read_read_fu_134_p2 = ap_const_lv1_0) and (exitcond_flatten_fu_304_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                B_temp_V_read_assign_fu_130 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    G_temp_V_read_assign_fu_126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op71_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                G_temp_V_read_assign_fu_126 <= inStream_V_V_TDATA(7 downto 4);
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (selftest_read_read_fu_134_p2 = ap_const_lv1_1) and (or_cond2_fu_444_p2 = ap_const_lv1_1) and (exitcond_flatten_fu_304_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_2_i_fu_500_p4 = ap_const_lv21_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (selftest_read_read_fu_134_p2 = ap_const_lv1_1) and (or_cond2_fu_444_p2 = ap_const_lv1_1) and (exitcond_flatten_fu_304_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_2_i_fu_500_p4 = ap_const_lv21_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (selftest_read_read_fu_134_p2 = ap_const_lv1_1) and (or_cond2_fu_444_p2 = ap_const_lv1_1) and (exitcond_flatten_fu_304_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_2_i_fu_500_p4 = ap_const_lv21_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (selftest_read_read_fu_134_p2 = ap_const_lv1_1) and (or_cond2_fu_444_p2 = ap_const_lv1_1) and (exitcond_flatten_fu_304_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_2_i_fu_500_p4 = ap_const_lv21_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond2_fu_444_p2 = ap_const_lv1_1) and (tmp_reg_561 = ap_const_lv1_0) and (selftest_read_read_fu_134_p2 = ap_const_lv1_0) and (exitcond_flatten_fu_304_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                G_temp_V_read_assign_fu_126 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    R_temp_V_read_assign_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (selftest_read_read_fu_134_p2 = ap_const_lv1_1) and (or_cond2_fu_444_p2 = ap_const_lv1_1) and (exitcond_flatten_fu_304_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_2_i_fu_500_p4 = ap_const_lv21_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (selftest_read_read_fu_134_p2 = ap_const_lv1_1) and (or_cond2_fu_444_p2 = ap_const_lv1_1) and (exitcond_flatten_fu_304_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_2_i_fu_500_p4 = ap_const_lv21_2)))) then 
                R_temp_V_read_assign_fu_122 <= ap_const_lv4_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (selftest_read_read_fu_134_p2 = ap_const_lv1_1) and (or_cond2_fu_444_p2 = ap_const_lv1_1) and (exitcond_flatten_fu_304_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_2_i_fu_500_p4 = ap_const_lv21_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (selftest_read_read_fu_134_p2 = ap_const_lv1_1) and (or_cond2_fu_444_p2 = ap_const_lv1_1) and (exitcond_flatten_fu_304_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_2_i_fu_500_p4 = ap_const_lv21_3)))) then 
                R_temp_V_read_assign_fu_122 <= op2_V_read_assign_reg_556;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op71_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                R_temp_V_read_assign_fu_122 <= inStream_V_V_TDATA(7 downto 4);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond2_fu_444_p2 = ap_const_lv1_1) and (tmp_reg_561 = ap_const_lv1_0) and (selftest_read_read_fu_134_p2 = ap_const_lv1_0) and (exitcond_flatten_fu_304_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                R_temp_V_read_assign_fu_122 <= ap_const_lv4_F;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_fu_304_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                indvar_flatten_reg_192 <= indvar_flatten_next_fu_310_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvar_flatten_reg_192 <= ap_const_lv19_0;
            end if; 
        end if;
    end process;

    x_reg_214_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_fu_304_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                x_reg_214 <= x_1_fu_510_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                x_reg_214 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    y_reg_203_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_fu_304_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                y_reg_203 <= y_mid2_fu_401_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                y_reg_203 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                op2_V_read_assign_reg_556 <= op2_V_read_assign_fu_252_p2;
                tmp_6_i_reg_565 <= tmp_6_i_fu_264_p2;
                tmp_reg_561 <= (0=>inStream_V_V_TVALID, others=>'-');
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_fu_304_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                or_cond2_reg_584 <= or_cond2_fu_444_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter0, exitcond_flatten_fu_304_p2, ap_block_pp0_stage0_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((exitcond_flatten_fu_304_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((exitcond_flatten_fu_304_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;

    B_V_assign_proc : process(or_cond2_reg_584, B_temp_V_read_assign_fu_130, B_V_preg, ap_condition_179)
    begin
        if ((ap_const_boolean_1 = ap_condition_179)) then
            if ((or_cond2_reg_584 = ap_const_lv1_1)) then 
                B_V <= B_temp_V_read_assign_fu_130;
            elsif ((or_cond2_reg_584 = ap_const_lv1_0)) then 
                B_V <= ap_const_lv4_0;
            else 
                B_V <= B_V_preg;
            end if;
        else 
            B_V <= B_V_preg;
        end if; 
    end process;


    G_V_assign_proc : process(or_cond2_reg_584, G_temp_V_read_assign_fu_126, G_V_preg, ap_condition_179)
    begin
        if ((ap_const_boolean_1 = ap_condition_179)) then
            if ((or_cond2_reg_584 = ap_const_lv1_1)) then 
                G_V <= G_temp_V_read_assign_fu_126;
            elsif ((or_cond2_reg_584 = ap_const_lv1_0)) then 
                G_V <= ap_const_lv4_0;
            else 
                G_V <= G_V_preg;
            end if;
        else 
            G_V <= G_V_preg;
        end if; 
    end process;


    H_SYNC_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, exitcond_flatten_fu_304_p2, or_cond2_fu_444_p2, ap_block_pp0_stage0_01001, not_1_fu_419_p2, H_SYNC_V_preg)
    begin
        if ((((or_cond2_fu_444_p2 = ap_const_lv1_1) and (exitcond_flatten_fu_304_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)) or ((or_cond2_fu_444_p2 = ap_const_lv1_0) and (exitcond_flatten_fu_304_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)))) then 
            H_SYNC_V <= not_1_fu_419_p2;
        else 
            H_SYNC_V <= H_SYNC_V_preg;
        end if; 
    end process;


    R_V_assign_proc : process(or_cond2_reg_584, R_temp_V_read_assign_fu_122, R_V_preg, ap_condition_179)
    begin
        if ((ap_const_boolean_1 = ap_condition_179)) then
            if ((or_cond2_reg_584 = ap_const_lv1_1)) then 
                R_V <= R_temp_V_read_assign_fu_122;
            elsif ((or_cond2_reg_584 = ap_const_lv1_0)) then 
                R_V <= ap_const_lv4_0;
            else 
                R_V <= R_V_preg;
            end if;
        else 
            R_V <= R_V_preg;
        end if; 
    end process;


    V_SYNC_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, exitcond_flatten_fu_304_p2, or_cond2_fu_444_p2, not_mid2_fu_366_p3, V_SYNC_V_preg, ap_block_pp0_stage0_01001)
    begin
        if ((((or_cond2_fu_444_p2 = ap_const_lv1_1) and (exitcond_flatten_fu_304_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)) or ((or_cond2_fu_444_p2 = ap_const_lv1_0) and (exitcond_flatten_fu_304_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)))) then 
            V_SYNC_V <= not_mid2_fu_366_p3;
        else 
            V_SYNC_V <= V_SYNC_V_preg;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state4 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(inStream_V_V_TVALID, ap_enable_reg_pp0_iter0, ap_predicate_op71_read_state2)
    begin
                ap_block_pp0_stage0_01001 <= ((inStream_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op71_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(inStream_V_V_TVALID, ap_enable_reg_pp0_iter0, ap_predicate_op71_read_state2)
    begin
                ap_block_pp0_stage0_11001 <= ((inStream_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op71_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(inStream_V_V_TVALID, ap_enable_reg_pp0_iter0, ap_predicate_op71_read_state2)
    begin
                ap_block_pp0_stage0_subdone <= ((inStream_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op71_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_state2_pp0_stage0_iter0_assign_proc : process(inStream_V_V_TVALID, ap_predicate_op71_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter0 <= ((inStream_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op71_read_state2 = ap_const_boolean_1));
    end process;

        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_179_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
                ap_condition_179 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(exitcond_flatten_fu_304_p2)
    begin
        if ((exitcond_flatten_fu_304_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op71_read_state2_assign_proc : process(exitcond_flatten_fu_304_p2, or_cond2_fu_444_p2, selftest_read_read_fu_134_p2, tmp_reg_561)
    begin
                ap_predicate_op71_read_state2 <= ((tmp_reg_561 = ap_const_lv1_1) and (or_cond2_fu_444_p2 = ap_const_lv1_1) and (selftest_read_read_fu_134_p2 = ap_const_lv1_0) and (exitcond_flatten_fu_304_p2 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    exitcond_flatten_fu_304_p2 <= "1" when (indvar_flatten_reg_192 = ap_const_lv19_668A0) else "0";
    icmp1_fu_360_p2 <= "0" when (tmp_5_fu_350_p4 = ap_const_lv9_0) else "1";
    icmp_fu_280_p2 <= "0" when (tmp_4_fu_270_p4 = ap_const_lv9_0) else "1";

    inStream_V_V_TDATA_blk_n_assign_proc : process(inStream_V_V_TVALID, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, exitcond_flatten_fu_304_p2, or_cond2_fu_444_p2, selftest_read_read_fu_134_p2, tmp_reg_561)
    begin
        if (((tmp_reg_561 = ap_const_lv1_1) and (or_cond2_fu_444_p2 = ap_const_lv1_1) and (selftest_read_read_fu_134_p2 = ap_const_lv1_0) and (exitcond_flatten_fu_304_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            inStream_V_V_TDATA_blk_n <= inStream_V_V_TVALID;
        else 
            inStream_V_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    inStream_V_V_TREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_predicate_op71_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op71_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            inStream_V_V_TREADY <= ap_const_logic_1;
        else 
            inStream_V_V_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    indvar_flatten_next_fu_310_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_192) + unsigned(ap_const_lv19_1));
    not_1_fu_419_p2 <= "1" when (unsigned(x_mid2_fu_322_p3) > unsigned(ap_const_lv10_5F)) else "0";
    not_mid2_fu_366_p3 <= 
        icmp1_fu_360_p2 when (tmp_s_fu_316_p2(0) = '1') else 
        icmp_fu_280_p2;
    op2_V_read_assign_fu_252_p2 <= std_logic_vector(unsigned(color_blinking_V) + unsigned(ap_const_lv4_1));
    or_cond2_fu_444_p2 <= (tmp2_mid2_fu_393_p3 and tmp1_fu_438_p2);
    p_Val2_s_fu_413_p2 <= std_logic_vector(unsigned(tmp_5_cast_fu_409_p1) + unsigned(ap_const_lv11_770));
    selftest_read_read_fu_134_p2 <= (0=>selftest, others=>'-');
    tmp1_fu_438_p2 <= (tmp_7_fu_432_p2 and tmp_6_fu_426_p2);
    tmp2_fu_298_p2 <= (tmp_3_fu_292_p2 and tmp_2_fu_286_p2);
    tmp2_mid1_fu_387_p2 <= (tmp_3_mid1_fu_381_p2 and tmp_2_mid1_fu_375_p2);
    tmp2_mid2_fu_393_p3 <= 
        tmp2_mid1_fu_387_p2 when (tmp_s_fu_316_p2(0) = '1') else 
        tmp2_fu_298_p2;
    tmp_1_i_fu_496_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_488_p3),19));
    tmp_2_fu_286_p2 <= "1" when (unsigned(y_reg_203) > unsigned(ap_const_lv10_22)) else "0";
    tmp_2_i_fu_500_p4 <= ((ap_const_lv1_0 & tmp_1_i_fu_496_p1) & tmp_8_fu_480_p3);
    tmp_2_mid1_fu_375_p2 <= "1" when (unsigned(y_s_fu_344_p2) > unsigned(ap_const_lv10_22)) else "0";
    tmp_3_fu_292_p2 <= "1" when (unsigned(y_reg_203) < unsigned(ap_const_lv10_203)) else "0";
    tmp_3_mid1_fu_381_p2 <= "1" when (unsigned(y_s_fu_344_p2) < unsigned(ap_const_lv10_203)) else "0";
    tmp_4_fu_270_p4 <= y_reg_203(9 downto 1);
    tmp_5_cast_fu_409_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_mid2_fu_322_p3),11));
    tmp_5_fu_350_p4 <= y_s_fu_344_p2(9 downto 1);
    tmp_6_fu_426_p2 <= "1" when (unsigned(x_mid2_fu_322_p3) > unsigned(ap_const_lv10_8F)) else "0";
    tmp_6_i_fu_264_p2 <= std_logic_vector(signed(ap_const_lv4_E) - signed(color_blinking_V));
    tmp_7_fu_432_p2 <= "1" when (unsigned(x_mid2_fu_322_p3) < unsigned(ap_const_lv10_310)) else "0";
    tmp_8_fu_480_p3 <= y_coordinate_V_mid2_fu_338_p2(5 downto 5);
    tmp_9_fu_488_p3 <= p_Val2_s_fu_413_p2(5 downto 5);
    tmp_s_fu_316_p2 <= "1" when (x_reg_214 = ap_const_lv10_320) else "0";
    x_1_fu_510_p2 <= std_logic_vector(unsigned(x_mid2_fu_322_p3) + unsigned(ap_const_lv10_1));
    x_mid2_fu_322_p3 <= 
        ap_const_lv10_0 when (tmp_s_fu_316_p2(0) = '1') else 
        x_reg_214;
    y_coordinate_V_mid2_fu_338_p2 <= std_logic_vector(unsigned(y_reg_203) + unsigned(y_coordinate_V_mid2_s_fu_330_p3));
    y_coordinate_V_mid2_s_fu_330_p3 <= 
        ap_const_lv10_3DE when (tmp_s_fu_316_p2(0) = '1') else 
        ap_const_lv10_3DD;
    y_mid2_fu_401_p3 <= 
        y_s_fu_344_p2 when (tmp_s_fu_316_p2(0) = '1') else 
        y_reg_203;
    y_s_fu_344_p2 <= std_logic_vector(unsigned(y_reg_203) + unsigned(ap_const_lv10_1));
end behav;
