// Seed: 1259797619
module module_0 #(
    parameter id_10 = 32'd12,
    parameter id_12 = 32'd79,
    parameter id_4  = 32'd77
) (
    input tri id_0,
    input supply1 id_1,
    input tri1 id_2
);
  logic _id_4 = -1;
  wire id_5, id_6, id_7, id_8, id_9, _id_10;
  always @("" != id_10 or posedge -1) assert (-1);
  localparam id_11 = 1;
  integer _id_12, id_13;
  assign id_9 = 1 !=? -1'b0;
  assign module_1.id_7 = 0;
  logic [-1  +  id_12 : id_4] id_14;
  wire id_15, id_16;
  logic [id_10 : -1] id_17;
  ;
  wire id_18;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output logic id_2,
    input uwire id_3,
    input tri0 id_4,
    input wand id_5,
    input tri1 id_6,
    output logic id_7,
    output tri1 id_8,
    input tri0 id_9,
    output logic id_10,
    input supply1 id_11,
    input supply0 id_12,
    output uwire id_13
);
  id_15 :
  assert property (@(posedge -1 - 1) 1)
  else begin : LABEL_0
    if (1) id_10 = (-1);
    else begin : LABEL_1
      id_7 <= id_15;
      id_2 = -1 & id_12;
    end
  end
  module_0 modCall_1 (
      id_0,
      id_11,
      id_4
  );
endmodule
