Design,Signal,Logic,Static_Power,DynamicPower,Total_Power,DatapathDelay,F7_Muxes,LUT_as_Mem,LUT_as_Logic,Slice_LUTs,Slice_LUTs_distributed,LUT2,LUT3,LUT4,LUT5
top_CLA8.v,0.167,0.065,0.088,4.807,4.895,9.882,0,0,13,13,1,2,3,3,6
top_CLA16.v,0.5,0.194,0.156,10.89,11.046,12.463,0,0,35,35,6,4,8,5,22
top_CLA32.v,1.749,0.505,0.485,22.729,23.213 (Junction temp exceeded!),18.806,0,0,96,96,26,9,14,15,59
top_array_multiplier.v,0.146,0.089,0.083,4.014,4.098,10.635,0,0,18,18,5,2,4,0,11
top_mealy_0011.v,0.138,0.109,0.072,0.815,0.887,4.924,0,0,15,15,0,3,5,2,6
top_Moore_0011.v,0.13,0.115,0.072,0.687,0.759,5.748,0,0,15,15,0,1,8,2,6
top_priority_encoder.v,1.749,0.505,0.485,22.729,23.213 (Junction temp exceeded!),18.806,0,0,96,96,26,9,14,15,59
top_RCA_8_bit.v,0.0,0.0,0.0,0.0,0,0.0,0,0,0,0,0,0,0,0,0
