<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="ContainerTopic" />
<meta name="DC.Title" content="Initializing Registers and Memories" />
<meta name="abstract" content="For Verilog designs, you can initialize registers and memories with specific values or randomly generated values." />
<meta name="description" content="For Verilog designs, you can initialize registers and memories with specific values or randomly generated values." />
<meta name="DC.subject" content="registers, initial value, memories, initial value" />
<meta name="keywords" content="registers, initial value, memories, initial value" />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id288d85aa-03c5-407b-a0b8-1693bf90444e" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Initializing Registers and Memories</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Initializing Registers and Memories" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="id288d85aa-03c5-407b-a0b8-1693bf90444e">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Initializing Registers and Memories</h1>
<div class="body MGCBody"><div class="abstract ContainerAbstract"><span class="shortdesc">For
Verilog designs, you can initialize registers and memories with
specific values or randomly generated values. </span>
</div>
<p class="p">The vlog, vopt, and
vsim commands control initialization of registers and memories with the
following arguments:</p>
<ul class="ul"><li class="li" id="id288d85aa-03c5-407b-a0b8-1693bf90444e__id5816196f-170c-4d3d-9583-ffa421f8e618"><p class="p">Registers: vlog +initreg, vopt
+initreg, and vsim +initreg</p>
</li>
<li class="li" id="id288d85aa-03c5-407b-a0b8-1693bf90444e__id7c188064-43b1-42d3-9b58-5af4e8fb1438"><p class="p">Memories: vlog +initmem, vopt +initmem,
and vsim +initmem</p>
</li>
</ul>
<p class="p">You can generate a
report of the initial values generated for registers and memories
with +initmem and +initreg.</p>
<p class="p">You can use the +initregNBA and +noinitregNBA arguments to control
whether +initreg settings applied to registers of sequential UDPs
are blocking or non-blocking. This can be useful in cases where
continuous assignments overwrite register initialization. The default +initreg
behavior is non-blocking, or +initregNBA.</p>
</div>
<div class="related-links TopicTOC levels:1">
<ul class="ullinks">
<li class="link ulchildlink"><strong><a href="../topics/Concept_InitializationConcepts_idc20edaa8.html" title="When initializing registers and memories, it is important to understand the concepts of random stability and sequential UDPs.">Initialization Concepts</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/TaskTop_InitializingSpecificValuesEnabledDuringCompilation_idd87d2e0f.html" title="You can enable initialization with specific values to occur during compilation.">Initializing with Specific Values — Enabled During Compilation</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/TaskTop_InitializingSpecificValuesEnabledDuringOptimization_id7484a421.html" title="You can enable initialization with specific values to occur during optimization.">Initializing with Specific Values — Enabled During Optimization</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/TaskTop_InitializingRandomValuesEnabledDuringCompilation_id88af2d0b.html" title="You can enable initialization with random values to occur during compilation.">Initializing with Random Values — Enabled During Compilation</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/TaskTop_InitializingRandomValuesEnabledDuringOptimization_id18a75a22.html" title="You can enable initialization with random values to occur during optimization.">Initializing with Random Values — Enabled During Optimization</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_RecordingInitializationValues_idbff53811.html" title="You can save a report of the seed values generated by the +initmem and +initreg arguments by specifying the ‑initreport &lt;filename&gt; argument on the vsim command line. ">Recording Initialization Values</a></strong></li>
</ul>

<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_BasicVerilogUsage_id4f48a931.html" title="Basic Verilog usage include the steps of compiling, optimizing, loading, and simulating.">Basic Verilog Usage</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "Initializing Registers and Memories"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Contain_InitializingRegistersMemories_id288d85aa.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>