tst r0, r1 
movne r0, r1 
andcc r0, r2, r3 
sub r3, r2, #2 
add r0, r0, r3, lsl #12 
