//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_Reshape_StridedSlice_split_6690973594250510723_kernel0

.visible .entry Fused_Reshape_StridedSlice_split_6690973594250510723_kernel0(
	.param .u64 Fused_Reshape_StridedSlice_split_6690973594250510723_kernel0_param_0,
	.param .u64 Fused_Reshape_StridedSlice_split_6690973594250510723_kernel0_param_1
)
{
	.reg .f32 	%f<3>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd1, [Fused_Reshape_StridedSlice_split_6690973594250510723_kernel0_param_0];
	ld.param.u64 	%rd2, [Fused_Reshape_StridedSlice_split_6690973594250510723_kernel0_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.y;
	mov.u32 	%r2, %ctaid.x;
	mul.lo.s32 	%r3, %r2, 561;
	mov.u32 	%r4, %tid.y;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r6, %r1, 223278, %r3;
	mad.lo.s32 	%r7, %r4, 11, %r6;
	add.s32 	%r8, %r7, %r5;
	mul.wide.s32 	%rd5, %r8, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.nc.f32 	%f1, [%rd6];
	add.s64 	%rd7, %rd3, %rd5;
	st.global.f32 	[%rd7], %f1;
	ld.global.nc.f32 	%f2, [%rd6+446556];
	st.global.f32 	[%rd7+446556], %f2;
	ret;
}


