Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1aed0c1f92ec49f6ad2e20f610fc2ca7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_RISCV_tb_behav xil_defaultlib.TOP_RISCV_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.txt_util
Compiling package ieee.math_real
Compiling package xil_defaultlib.alu_ops_pkg
Compiling architecture behavioral of entity xil_defaultlib.BRAM [bram_default]
Compiling architecture behavioral of entity xil_defaultlib.register_bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.immediate [immediate_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.data_path [data_path_default]
Compiling architecture behavioral of entity xil_defaultlib.ctrl_decoder [ctrl_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_decoder [alu_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.control_path [control_path_default]
Compiling architecture structural of entity xil_defaultlib.TOP_RISCV [top_riscv_default]
Compiling architecture behavioral of entity xil_defaultlib.top_riscv_tb
Built simulation snapshot TOP_RISCV_tb_behav
