

================================================================
== Vivado HLS Report for 'up_sampling2d_fix16'
================================================================
* Date:           Tue Dec 31 16:01:01 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.69|     6.380|        3.08|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  3143|  25095|  3143|  25095|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+-------+----------+-----------+-----------+--------------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |     Trip     |          |
        | Loop Name|  min |  max  |  Latency |  achieved |   target  |     Count    | Pipelined|
        +----------+------+-------+----------+-----------+-----------+--------------+----------+
        |- Loop 1  |  3140|  25092|         7|          2|          1| 1568 ~ 12544 |    yes   |
        +----------+------+-------+----------+-----------+-----------+--------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 2, D = 7, States = { 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 10 7 
7 --> 8 
8 --> 9 
9 --> 3 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.49>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%output_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_width)" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 11 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%output_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_height)" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 12 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = trunc i6 %output_width_read to i5" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 13 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_9 = trunc i6 %output_height_read to i5" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 14 'trunc' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i5 %empty_9 to i10" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 15 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln6_1 = zext i5 %empty to i10" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 16 'zext' 'zext_ln6_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.49ns)   --->   "%mul_ln6 = mul i10 %zext_ln6_1, %zext_ln6" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 17 'mul' 'mul_ln6' <Predicate = true> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%output_depth_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_depth)" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 18 'read' 'output_depth_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%input_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %input_width)" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 19 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%input_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %input_height)" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 20 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i5 %input_height_read to i8" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 21 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i6 %output_height_read to i9" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 22 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln18_3_cast = zext i6 %output_width_read to i14" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 23 'zext' 'zext_ln18_3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty_10 = trunc i6 %output_depth_read to i5" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 24 'trunc' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty_11 = zext i5 %input_width_read to i12" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 25 'zext' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln6_2 = zext i5 %empty_10 to i15" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 26 'zext' 'zext_ln6_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln6_3 = zext i10 %mul_ln6 to i15" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 27 'zext' 'zext_ln6_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln6_1 = mul i15 %zext_ln6_3, %zext_ln6_2" [../layers_c/up_sampling2d.cpp:6]   --->   Operation 28 'mul' 'mul_ln6_1' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 29 [1/1] (1.36ns)   --->   "%icmp_ln16 = icmp eq i5 %empty, 0" [../layers_c/up_sampling2d.cpp:16]   --->   Operation 29 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/up_sampling2d.cpp:14]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.49>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten31 = phi i15 [ 0, %0 ], [ %add_ln14, %hls_label_0 ]" [../layers_c/up_sampling2d.cpp:14]   --->   Operation 31 'phi' 'indvar_flatten31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%out_d_0 = phi i5 [ 0, %0 ], [ %select_ln14, %hls_label_0 ]" [../layers_c/up_sampling2d.cpp:14]   --->   Operation 32 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %select_ln15_1, %hls_label_0 ]" [../layers_c/up_sampling2d.cpp:15]   --->   Operation 33 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i5 %out_d_0 to i8" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 34 'zext' 'zext_ln18_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (3.49ns)   --->   "%mul_ln18 = mul i8 %zext_ln18_3, %zext_ln18" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 35 'mul' 'mul_ln18' <Predicate = true> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (2.31ns)   --->   "%icmp_ln14 = icmp eq i15 %indvar_flatten31, %mul_ln6_1" [../layers_c/up_sampling2d.cpp:14]   --->   Operation 36 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.78ns)   --->   "%out_d = add i5 %out_d_0, 1" [../layers_c/up_sampling2d.cpp:14]   --->   Operation 37 'add' 'out_d' <Predicate = (!icmp_ln14)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.77ns)   --->   "%icmp_ln15 = icmp eq i10 %indvar_flatten, %mul_ln6" [../layers_c/up_sampling2d.cpp:15]   --->   Operation 38 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln14)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.78>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ 0, %0 ], [ %select_ln15, %hls_label_0 ]" [../layers_c/up_sampling2d.cpp:15]   --->   Operation 39 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%lshr_ln = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %out_h_0, i32 1, i32 4)" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 40 'partselect' 'lshr_ln' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.94ns)   --->   "%add_ln14 = add i15 %indvar_flatten31, 1" [../layers_c/up_sampling2d.cpp:14]   --->   Operation 41 'add' 'add_ln14' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (1.21ns)   --->   "%select_ln18 = select i1 %icmp_ln15, i5 0, i5 %out_h_0" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 42 'select' 'select_ln18' <Predicate = (!icmp_ln14)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln18_9 = zext i5 %out_d to i9" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 43 'zext' 'zext_ln18_9' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln18_10 = zext i5 %out_d to i8" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 44 'zext' 'zext_ln18_10' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (3.49ns)   --->   "%mul_ln18_2 = mul i8 %zext_ln18_10, %zext_ln18" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 45 'mul' 'mul_ln18_2' <Predicate = (!icmp_ln14)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (3.78ns)   --->   "%mul_ln18_3 = mul i9 %zext_ln18_9, %zext_ln18_1" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 46 'mul' 'mul_ln18_3' <Predicate = (!icmp_ln14)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (1.21ns)   --->   "%select_ln14 = select i1 %icmp_ln15, i5 %out_d, i5 %out_d_0" [../layers_c/up_sampling2d.cpp:14]   --->   Operation 47 'select' 'select_ln14' <Predicate = (!icmp_ln14)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (1.78ns)   --->   "%out_h = add i5 %select_ln18, 1" [../layers_c/up_sampling2d.cpp:15]   --->   Operation 48 'add' 'out_h' <Predicate = (!icmp_ln14)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (1.73ns)   --->   "%add_ln15_1 = add i10 %indvar_flatten, 1" [../layers_c/up_sampling2d.cpp:15]   --->   Operation 49 'add' 'add_ln15_1' <Predicate = (!icmp_ln14 & !icmp_ln15)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.68ns)   --->   "%select_ln15_1 = select i1 %icmp_ln15, i10 1, i10 %add_ln15_1" [../layers_c/up_sampling2d.cpp:15]   --->   Operation 50 'select' 'select_ln15_1' <Predicate = (!icmp_ln14)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.78>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ 0, %0 ], [ %out_w, %hls_label_0 ]"   --->   Operation 51 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i5 %out_d_0 to i9" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 52 'zext' 'zext_ln18_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (3.78ns)   --->   "%mul_ln18_1 = mul i9 %zext_ln18_2, %zext_ln18_1" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 53 'mul' 'mul_ln18_1' <Predicate = true> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i4 %lshr_ln to i8" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 54 'zext' 'zext_ln18_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.91ns)   --->   "%tmp = add i8 %mul_ln18, %zext_ln18_4" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 55 'add' 'tmp' <Predicate = (!icmp_ln15)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%select_ln18_1 = select i1 %icmp_ln15, i8 %mul_ln18_2, i8 %mul_ln18" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 56 'select' 'select_ln18_1' <Predicate = (!icmp_ln14)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln18_7)   --->   "%select_ln18_3 = select i1 %icmp_ln15, i8 %mul_ln18_2, i8 %tmp" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 57 'select' 'select_ln18_3' <Predicate = (!icmp_ln14)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (1.36ns)   --->   "%icmp_ln16_1 = icmp eq i5 %out_w_0, %empty" [../layers_c/up_sampling2d.cpp:16]   --->   Operation 58 'icmp' 'icmp_ln16_1' <Predicate = (!icmp_ln14 & !icmp_ln15)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.99ns)   --->   "%select_ln18_5 = select i1 %icmp_ln15, i1 %icmp_ln16, i1 %icmp_ln16_1" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 59 'select' 'select_ln18_5' <Predicate = (!icmp_ln14)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%lshr_ln18_mid1 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %out_h, i32 1, i32 4)" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 60 'partselect' 'lshr_ln18_mid1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1)   --->   "%zext_ln18_11 = zext i4 %lshr_ln18_mid1 to i8" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 61 'zext' 'zext_ln18_11' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.91ns) (out node of the LUT)   --->   "%tmp_mid1 = add i8 %select_ln18_1, %zext_ln18_11" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 62 'add' 'tmp_mid1' <Predicate = (!icmp_ln14)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln18_7 = select i1 %select_ln18_5, i8 %tmp_mid1, i8 %select_ln18_3" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 63 'select' 'select_ln18_7' <Predicate = (!icmp_ln14)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (1.21ns)   --->   "%select_ln15 = select i1 %select_ln18_5, i5 %out_h, i5 %select_ln18" [../layers_c/up_sampling2d.cpp:15]   --->   Operation 64 'select' 'select_ln15' <Predicate = (!icmp_ln14)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.38>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln18_6_cast = zext i5 %out_h_0 to i9" [../layers_c/up_sampling2d.cpp:15]   --->   Operation 65 'zext' 'zext_ln18_6_cast' <Predicate = (!icmp_ln15 & !select_ln18_5)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (1.82ns)   --->   "%tmp2 = add i9 %mul_ln18_1, %zext_ln18_6_cast" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 66 'add' 'tmp2' <Predicate = (!icmp_ln15 & !select_ln18_5)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %1, label %hls_label_0" [../layers_c/up_sampling2d.cpp:14]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node tmp2_mid1)   --->   "%select_ln18_2 = select i1 %icmp_ln15, i9 %mul_ln18_3, i9 %mul_ln18_1" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 68 'select' 'select_ln18_2' <Predicate = (!icmp_ln14 & select_ln18_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln18_8)   --->   "%select_ln18_4 = select i1 %icmp_ln15, i9 %mul_ln18_3, i9 %tmp2" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 69 'select' 'select_ln18_4' <Predicate = (!icmp_ln14 & !select_ln18_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln18_6)   --->   "%or_ln18 = or i1 %select_ln18_5, %icmp_ln15" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 70 'or' 'or_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln18_6 = select i1 %or_ln18, i5 0, i5 %out_w_0" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 71 'select' 'select_ln18_6' <Predicate = (!icmp_ln14)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node tmp2_mid1)   --->   "%zext_ln18_6_cast_mid = zext i5 %out_h to i9" [../layers_c/up_sampling2d.cpp:15]   --->   Operation 72 'zext' 'zext_ln18_6_cast_mid' <Predicate = (!icmp_ln14 & select_ln18_5)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln18_12 = zext i8 %select_ln18_7 to i12" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 73 'zext' 'zext_ln18_12' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (3.36ns) (grouped into DSP with root node add_ln18)   --->   "%mul_ln18_4 = mul i12 %zext_ln18_12, %empty_11" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 74 'mul' 'mul_ln18_4' <Predicate = (!icmp_ln14)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 75 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp2_mid1 = add i9 %select_ln18_2, %zext_ln18_6_cast_mid" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 75 'add' 'tmp2_mid1' <Predicate = (!icmp_ln14 & select_ln18_5)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln18_8 = select i1 %select_ln18_5, i9 %tmp2_mid1, i9 %select_ln18_4" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 76 'select' 'select_ln18_8' <Predicate = (!icmp_ln14)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%lshr_ln18_1 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %select_ln18_6, i32 1, i32 4)" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 77 'partselect' 'lshr_ln18_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln18_5 = zext i4 %lshr_ln18_1 to i12" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 78 'zext' 'zext_ln18_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln18 = add i12 %zext_ln18_5, %mul_ln18_4" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 79 'add' 'add_ln18' <Predicate = (!icmp_ln14)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 80 [1/1] (1.78ns)   --->   "%out_w = add i5 %select_ln18_6, 1" [../layers_c/up_sampling2d.cpp:16]   --->   Operation 80 'add' 'out_w' <Predicate = (!icmp_ln14)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln18_13 = zext i9 %select_ln18_8 to i14" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 81 'zext' 'zext_ln18_13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (3.36ns) (grouped into DSP with root node add_ln18_1)   --->   "%mul_ln18_5 = mul i14 %zext_ln18_13, %zext_ln18_3_cast" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 82 'mul' 'mul_ln18_5' <Predicate = (!icmp_ln14)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln18_6 = zext i12 %add_ln18 to i64" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 83 'zext' 'zext_ln18_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln18_6" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 84 'getelementptr' 'input_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 85 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 85 'load' 'input_load' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln18_7 = zext i5 %select_ln18_6 to i14" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 86 'zext' 'zext_ln18_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln18_1 = add i14 %zext_ln18_7, %mul_ln18_5" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 87 'add' 'add_ln18_1' <Predicate = (!icmp_ln14)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 88 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 88 'load' 'input_load' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1568, i64 12544, i64 0)"   --->   Operation 89 'speclooptripcount' 'empty_12' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [../layers_c/up_sampling2d.cpp:16]   --->   Operation 90 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../layers_c/up_sampling2d.cpp:17]   --->   Operation 91 'specpipeline' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln18_8 = zext i14 %add_ln18_1 to i64" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 92 'zext' 'zext_ln18_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln18_8" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 93 'getelementptr' 'output_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (3.25ns)   --->   "store i16 %input_load, i16* %output_addr, align 2" [../layers_c/up_sampling2d.cpp:18]   --->   Operation 94 'store' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_1)" [../layers_c/up_sampling2d.cpp:20]   --->   Operation 95 'specregionend' 'empty_13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/up_sampling2d.cpp:16]   --->   Operation 96 'br' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 97 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_depth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_width_read    (read             ) [ 00100000000]
output_height_read   (read             ) [ 00100000000]
empty                (trunc            ) [ 00111111110]
empty_9              (trunc            ) [ 00000000000]
zext_ln6             (zext             ) [ 00000000000]
zext_ln6_1           (zext             ) [ 00000000000]
mul_ln6              (mul              ) [ 00111111110]
output_depth_read    (read             ) [ 00000000000]
input_width_read     (read             ) [ 00000000000]
input_height_read    (read             ) [ 00000000000]
zext_ln18            (zext             ) [ 00011111110]
zext_ln18_1          (zext             ) [ 00011111110]
zext_ln18_3_cast     (zext             ) [ 00011111110]
empty_10             (trunc            ) [ 00000000000]
empty_11             (zext             ) [ 00011111110]
zext_ln6_2           (zext             ) [ 00000000000]
zext_ln6_3           (zext             ) [ 00000000000]
mul_ln6_1            (mul              ) [ 00011111110]
icmp_ln16            (icmp             ) [ 00011111110]
br_ln14              (br               ) [ 00111111110]
indvar_flatten31     (phi              ) [ 00011000000]
out_d_0              (phi              ) [ 00011100000]
indvar_flatten       (phi              ) [ 00011000000]
zext_ln18_3          (zext             ) [ 00000000000]
mul_ln18             (mul              ) [ 00011100000]
icmp_ln14            (icmp             ) [ 00011111110]
out_d                (add              ) [ 00001000000]
icmp_ln15            (icmp             ) [ 00011110000]
out_h_0              (phi              ) [ 00011010000]
lshr_ln              (partselect       ) [ 00010100000]
add_ln14             (add              ) [ 00111111110]
select_ln18          (select           ) [ 00010100000]
zext_ln18_9          (zext             ) [ 00000000000]
zext_ln18_10         (zext             ) [ 00000000000]
mul_ln18_2           (mul              ) [ 00010100000]
mul_ln18_3           (mul              ) [ 00011110000]
select_ln14          (select           ) [ 00111111110]
out_h                (add              ) [ 00011110000]
add_ln15_1           (add              ) [ 00000000000]
select_ln15_1        (select           ) [ 00111111110]
out_w_0              (phi              ) [ 00011110000]
zext_ln18_2          (zext             ) [ 00000000000]
mul_ln18_1           (mul              ) [ 00001010000]
zext_ln18_4          (zext             ) [ 00000000000]
tmp                  (add              ) [ 00000000000]
select_ln18_1        (select           ) [ 00000000000]
select_ln18_3        (select           ) [ 00000000000]
icmp_ln16_1          (icmp             ) [ 00000000000]
select_ln18_5        (select           ) [ 00001010000]
lshr_ln18_mid1       (partselect       ) [ 00000000000]
zext_ln18_11         (zext             ) [ 00000000000]
tmp_mid1             (add              ) [ 00000000000]
select_ln18_7        (select           ) [ 00001010000]
select_ln15          (select           ) [ 00111011110]
zext_ln18_6_cast     (zext             ) [ 00000000000]
tmp2                 (add              ) [ 00000000000]
br_ln14              (br               ) [ 00000000000]
select_ln18_2        (select           ) [ 00000000000]
select_ln18_4        (select           ) [ 00000000000]
or_ln18              (or               ) [ 00000000000]
select_ln18_6        (select           ) [ 00010001000]
zext_ln18_6_cast_mid (zext             ) [ 00000000000]
zext_ln18_12         (zext             ) [ 00000000000]
mul_ln18_4           (mul              ) [ 00000000000]
tmp2_mid1            (add              ) [ 00000000000]
select_ln18_8        (select           ) [ 00010001000]
lshr_ln18_1          (partselect       ) [ 00000000000]
zext_ln18_5          (zext             ) [ 00000000000]
add_ln18             (add              ) [ 00010001000]
out_w                (add              ) [ 00111101110]
zext_ln18_13         (zext             ) [ 00000000000]
mul_ln18_5           (mul              ) [ 00000000000]
zext_ln18_6          (zext             ) [ 00000000000]
input_addr           (getelementptr    ) [ 00001000100]
zext_ln18_7          (zext             ) [ 00000000000]
add_ln18_1           (add              ) [ 00011000110]
input_load           (load             ) [ 00010000010]
empty_12             (speclooptripcount) [ 00000000000]
tmp_1                (specregionbegin  ) [ 00000000000]
specpipeline_ln17    (specpipeline     ) [ 00000000000]
zext_ln18_8          (zext             ) [ 00000000000]
output_addr          (getelementptr    ) [ 00000000000]
store_ln18           (store            ) [ 00000000000]
empty_13             (specregionend    ) [ 00000000000]
br_ln16              (br               ) [ 00111111110]
ret_ln0              (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_depth">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_depth"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_width">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="output_width_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="6" slack="0"/>
<pin id="60" dir="0" index="1" bw="6" slack="0"/>
<pin id="61" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="output_height_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="6" slack="0"/>
<pin id="66" dir="0" index="1" bw="6" slack="0"/>
<pin id="67" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="output_depth_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="6" slack="0"/>
<pin id="72" dir="0" index="1" bw="6" slack="0"/>
<pin id="73" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_depth_read/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="input_width_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="5" slack="0"/>
<pin id="78" dir="0" index="1" bw="5" slack="0"/>
<pin id="79" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="input_height_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="5" slack="0"/>
<pin id="84" dir="0" index="1" bw="5" slack="0"/>
<pin id="85" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="input_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="12" slack="0"/>
<pin id="92" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/7 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="14" slack="0"/>
<pin id="97" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/7 "/>
</bind>
</comp>

<comp id="101" class="1004" name="output_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="16" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="14" slack="0"/>
<pin id="105" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/9 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln18_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="14" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="1"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/9 "/>
</bind>
</comp>

<comp id="114" class="1005" name="indvar_flatten31_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="15" slack="1"/>
<pin id="116" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten31 (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="indvar_flatten31_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="15" slack="1"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten31/3 "/>
</bind>
</comp>

<comp id="126" class="1005" name="out_d_0_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="1"/>
<pin id="128" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="out_d_0_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="5" slack="1"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/3 "/>
</bind>
</comp>

<comp id="138" class="1005" name="indvar_flatten_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="10" slack="1"/>
<pin id="140" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="indvar_flatten_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="10" slack="1"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="150" class="1005" name="out_h_0_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="2"/>
<pin id="152" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="out_h_0_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="2"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="5" slack="1"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/4 "/>
</bind>
</comp>

<comp id="162" class="1005" name="out_w_0_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="5" slack="1"/>
<pin id="164" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="out_w_0_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="3"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="5" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="empty_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="6" slack="0"/>
<pin id="176" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="empty_9_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="6" slack="0"/>
<pin id="180" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_9/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln6_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln6_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="0"/>
<pin id="188" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6_1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="mul_ln6_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="5" slack="0"/>
<pin id="192" dir="0" index="1" bw="5" slack="0"/>
<pin id="193" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln6/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln18_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="5" slack="0"/>
<pin id="198" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln18_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="1"/>
<pin id="202" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="zext_ln18_3_cast_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="1"/>
<pin id="205" dir="1" index="1" bw="14" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_3_cast/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="empty_10_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="6" slack="0"/>
<pin id="208" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_10/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="empty_11_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="0"/>
<pin id="212" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_11/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln6_2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="5" slack="0"/>
<pin id="216" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6_2/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln6_3_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="10" slack="1"/>
<pin id="220" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6_3/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="icmp_ln16_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="1"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln18_3_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="0"/>
<pin id="228" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_3/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="mul_ln18_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="0"/>
<pin id="232" dir="0" index="1" bw="5" slack="1"/>
<pin id="233" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln18/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="icmp_ln14_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="15" slack="0"/>
<pin id="237" dir="0" index="1" bw="15" slack="1"/>
<pin id="238" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="out_d_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="5" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln15_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="10" slack="0"/>
<pin id="248" dir="0" index="1" bw="10" slack="2"/>
<pin id="249" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="lshr_ln_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="0" index="1" bw="5" slack="0"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="0" index="3" bw="4" slack="0"/>
<pin id="256" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln14_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="15" slack="1"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="select_ln18_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="5" slack="0"/>
<pin id="271" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln18_9_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="1"/>
<pin id="276" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_9/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln18_10_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="5" slack="1"/>
<pin id="279" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_10/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="mul_ln18_2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="5" slack="0"/>
<pin id="282" dir="0" index="1" bw="5" slack="2"/>
<pin id="283" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln18_2/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="mul_ln18_3_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="0"/>
<pin id="287" dir="0" index="1" bw="6" slack="2"/>
<pin id="288" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln18_3/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="select_ln14_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="0" index="1" bw="5" slack="1"/>
<pin id="293" dir="0" index="2" bw="5" slack="1"/>
<pin id="294" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="out_h_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="5" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln15_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="1"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_1/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="select_ln15_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="10" slack="0"/>
<pin id="312" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_1/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln18_2_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="5" slack="2"/>
<pin id="317" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_2/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="mul_ln18_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="0"/>
<pin id="321" dir="0" index="1" bw="6" slack="3"/>
<pin id="322" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln18_1/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln18_4_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="4" slack="1"/>
<pin id="326" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_4/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="2"/>
<pin id="329" dir="0" index="1" bw="4" slack="0"/>
<pin id="330" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="select_ln18_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="2"/>
<pin id="334" dir="0" index="1" bw="8" slack="1"/>
<pin id="335" dir="0" index="2" bw="8" slack="2"/>
<pin id="336" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_1/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="select_ln18_3_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="2"/>
<pin id="339" dir="0" index="1" bw="8" slack="1"/>
<pin id="340" dir="0" index="2" bw="8" slack="0"/>
<pin id="341" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_3/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln16_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="5" slack="0"/>
<pin id="345" dir="0" index="1" bw="5" slack="4"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16_1/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="select_ln18_5_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="2"/>
<pin id="350" dir="0" index="1" bw="1" slack="3"/>
<pin id="351" dir="0" index="2" bw="1" slack="0"/>
<pin id="352" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_5/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="lshr_ln18_mid1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="0" index="1" bw="5" slack="1"/>
<pin id="357" dir="0" index="2" bw="1" slack="0"/>
<pin id="358" dir="0" index="3" bw="4" slack="0"/>
<pin id="359" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln18_mid1/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln18_11_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="0"/>
<pin id="365" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_11/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_mid1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="0" index="1" bw="4" slack="0"/>
<pin id="370" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_mid1/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="select_ln18_7_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="8" slack="0"/>
<pin id="376" dir="0" index="2" bw="8" slack="0"/>
<pin id="377" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_7/5 "/>
</bind>
</comp>

<comp id="381" class="1004" name="select_ln15_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="5" slack="1"/>
<pin id="384" dir="0" index="2" bw="5" slack="1"/>
<pin id="385" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln18_6_cast_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="5" slack="2"/>
<pin id="389" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_6_cast/6 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp2_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="9" slack="1"/>
<pin id="393" dir="0" index="1" bw="5" slack="0"/>
<pin id="394" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="select_ln18_2_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="3"/>
<pin id="398" dir="0" index="1" bw="9" slack="2"/>
<pin id="399" dir="0" index="2" bw="9" slack="1"/>
<pin id="400" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_2/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="select_ln18_4_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="3"/>
<pin id="403" dir="0" index="1" bw="9" slack="2"/>
<pin id="404" dir="0" index="2" bw="9" slack="0"/>
<pin id="405" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_4/6 "/>
</bind>
</comp>

<comp id="407" class="1004" name="or_ln18_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="1"/>
<pin id="409" dir="0" index="1" bw="1" slack="3"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18/6 "/>
</bind>
</comp>

<comp id="411" class="1004" name="select_ln18_6_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="0" index="2" bw="5" slack="1"/>
<pin id="415" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_6/6 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln18_6_cast_mid_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="5" slack="2"/>
<pin id="421" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_6_cast_mid/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln18_12_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="1"/>
<pin id="424" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_12/6 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp2_mid1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="9" slack="0"/>
<pin id="427" dir="0" index="1" bw="5" slack="0"/>
<pin id="428" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2_mid1/6 "/>
</bind>
</comp>

<comp id="431" class="1004" name="select_ln18_8_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="1"/>
<pin id="433" dir="0" index="1" bw="9" slack="0"/>
<pin id="434" dir="0" index="2" bw="9" slack="0"/>
<pin id="435" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_8/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="lshr_ln18_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="4" slack="0"/>
<pin id="440" dir="0" index="1" bw="5" slack="0"/>
<pin id="441" dir="0" index="2" bw="1" slack="0"/>
<pin id="442" dir="0" index="3" bw="4" slack="0"/>
<pin id="443" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln18_1/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln18_5_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="4" slack="0"/>
<pin id="450" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_5/6 "/>
</bind>
</comp>

<comp id="452" class="1004" name="out_w_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="5" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/6 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln18_13_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="9" slack="1"/>
<pin id="460" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_13/7 "/>
</bind>
</comp>

<comp id="461" class="1004" name="zext_ln18_6_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="12" slack="1"/>
<pin id="463" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_6/7 "/>
</bind>
</comp>

<comp id="465" class="1004" name="zext_ln18_7_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="5" slack="1"/>
<pin id="467" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_7/7 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln18_8_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="14" slack="2"/>
<pin id="470" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_8/9 "/>
</bind>
</comp>

<comp id="472" class="1007" name="mul_ln6_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="10" slack="0"/>
<pin id="474" dir="0" index="1" bw="5" slack="0"/>
<pin id="475" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln6_1/2 "/>
</bind>
</comp>

<comp id="478" class="1007" name="grp_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="0"/>
<pin id="480" dir="0" index="1" bw="5" slack="4"/>
<pin id="481" dir="0" index="2" bw="4" slack="0"/>
<pin id="482" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln18_4/6 add_ln18/6 "/>
</bind>
</comp>

<comp id="485" class="1007" name="grp_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="9" slack="0"/>
<pin id="487" dir="0" index="1" bw="6" slack="5"/>
<pin id="488" dir="0" index="2" bw="5" slack="0"/>
<pin id="489" dir="1" index="3" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln18_5/7 add_ln18_1/7 "/>
</bind>
</comp>

<comp id="492" class="1005" name="output_width_read_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="6" slack="1"/>
<pin id="494" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="output_width_read "/>
</bind>
</comp>

<comp id="497" class="1005" name="output_height_read_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="6" slack="1"/>
<pin id="499" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="output_height_read "/>
</bind>
</comp>

<comp id="502" class="1005" name="empty_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="5" slack="1"/>
<pin id="504" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="508" class="1005" name="mul_ln6_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="10" slack="1"/>
<pin id="510" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln6 "/>
</bind>
</comp>

<comp id="514" class="1005" name="zext_ln18_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="1"/>
<pin id="516" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="520" class="1005" name="zext_ln18_1_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="9" slack="2"/>
<pin id="522" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln18_1 "/>
</bind>
</comp>

<comp id="526" class="1005" name="zext_ln18_3_cast_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="14" slack="5"/>
<pin id="528" dir="1" index="1" bw="14" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln18_3_cast "/>
</bind>
</comp>

<comp id="531" class="1005" name="empty_11_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="12" slack="4"/>
<pin id="533" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="empty_11 "/>
</bind>
</comp>

<comp id="536" class="1005" name="mul_ln6_1_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="15" slack="1"/>
<pin id="538" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln6_1 "/>
</bind>
</comp>

<comp id="541" class="1005" name="icmp_ln16_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="3"/>
<pin id="543" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="546" class="1005" name="mul_ln18_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="2"/>
<pin id="548" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln18 "/>
</bind>
</comp>

<comp id="552" class="1005" name="icmp_ln14_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="1"/>
<pin id="554" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="556" class="1005" name="out_d_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="5" slack="1"/>
<pin id="558" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="563" class="1005" name="icmp_ln15_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="1"/>
<pin id="565" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="576" class="1005" name="lshr_ln_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="4" slack="1"/>
<pin id="578" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="581" class="1005" name="add_ln14_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="15" slack="1"/>
<pin id="583" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln14 "/>
</bind>
</comp>

<comp id="586" class="1005" name="select_ln18_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="5" slack="1"/>
<pin id="588" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln18 "/>
</bind>
</comp>

<comp id="591" class="1005" name="mul_ln18_2_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="8" slack="1"/>
<pin id="593" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln18_2 "/>
</bind>
</comp>

<comp id="597" class="1005" name="mul_ln18_3_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="9" slack="2"/>
<pin id="599" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln18_3 "/>
</bind>
</comp>

<comp id="603" class="1005" name="select_ln14_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="5" slack="1"/>
<pin id="605" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln14 "/>
</bind>
</comp>

<comp id="608" class="1005" name="out_h_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="5" slack="1"/>
<pin id="610" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="615" class="1005" name="select_ln15_1_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="10" slack="1"/>
<pin id="617" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln15_1 "/>
</bind>
</comp>

<comp id="620" class="1005" name="mul_ln18_1_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="9" slack="1"/>
<pin id="622" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln18_1 "/>
</bind>
</comp>

<comp id="626" class="1005" name="select_ln18_5_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="1"/>
<pin id="628" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln18_5 "/>
</bind>
</comp>

<comp id="632" class="1005" name="select_ln18_7_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="1"/>
<pin id="634" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln18_7 "/>
</bind>
</comp>

<comp id="637" class="1005" name="select_ln15_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="5" slack="1"/>
<pin id="639" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln15 "/>
</bind>
</comp>

<comp id="642" class="1005" name="select_ln18_6_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="5" slack="1"/>
<pin id="644" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln18_6 "/>
</bind>
</comp>

<comp id="647" class="1005" name="select_ln18_8_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="9" slack="1"/>
<pin id="649" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln18_8 "/>
</bind>
</comp>

<comp id="652" class="1005" name="add_ln18_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="12" slack="1"/>
<pin id="654" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln18 "/>
</bind>
</comp>

<comp id="657" class="1005" name="out_w_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="5" slack="1"/>
<pin id="659" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="662" class="1005" name="input_addr_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="14" slack="1"/>
<pin id="664" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="667" class="1005" name="add_ln18_1_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="14" slack="2"/>
<pin id="669" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="add_ln18_1 "/>
</bind>
</comp>

<comp id="672" class="1005" name="input_load_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="16" slack="1"/>
<pin id="674" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="36" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="118" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="130" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="142" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="154" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="166" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="177"><net_src comp="58" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="64" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="174" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="182" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="82" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="209"><net_src comp="70" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="76" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="206" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="18" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="229"><net_src comp="130" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="118" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="130" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="24" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="142" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="257"><net_src comp="26" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="154" pin="4"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="28" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="260"><net_src comp="30" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="265"><net_src comp="114" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="32" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="272"><net_src comp="18" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="273"><net_src comp="154" pin="4"/><net_sink comp="267" pin=2"/></net>

<net id="284"><net_src comp="277" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="274" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="126" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="300"><net_src comp="267" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="24" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="138" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="34" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="34" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="314"><net_src comp="302" pin="2"/><net_sink comp="308" pin=2"/></net>

<net id="318"><net_src comp="126" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="315" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="331"><net_src comp="324" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="342"><net_src comp="327" pin="2"/><net_sink comp="337" pin=2"/></net>

<net id="347"><net_src comp="166" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="353"><net_src comp="343" pin="2"/><net_sink comp="348" pin=2"/></net>

<net id="360"><net_src comp="26" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="28" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="362"><net_src comp="30" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="366"><net_src comp="354" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="332" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="363" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="378"><net_src comp="348" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="367" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="337" pin="3"/><net_sink comp="373" pin=2"/></net>

<net id="386"><net_src comp="348" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="150" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="387" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="406"><net_src comp="391" pin="2"/><net_sink comp="401" pin=2"/></net>

<net id="416"><net_src comp="407" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="18" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="162" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="429"><net_src comp="396" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="419" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="436"><net_src comp="425" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="437"><net_src comp="401" pin="3"/><net_sink comp="431" pin=2"/></net>

<net id="444"><net_src comp="26" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="411" pin="3"/><net_sink comp="438" pin=1"/></net>

<net id="446"><net_src comp="28" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="447"><net_src comp="30" pin="0"/><net_sink comp="438" pin=3"/></net>

<net id="451"><net_src comp="438" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="411" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="24" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="464"><net_src comp="461" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="471"><net_src comp="468" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="476"><net_src comp="218" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="214" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="483"><net_src comp="422" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="448" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="490"><net_src comp="458" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="465" pin="1"/><net_sink comp="485" pin=2"/></net>

<net id="495"><net_src comp="58" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="500"><net_src comp="64" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="505"><net_src comp="174" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="511"><net_src comp="190" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="517"><net_src comp="196" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="523"><net_src comp="200" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="529"><net_src comp="203" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="534"><net_src comp="210" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="539"><net_src comp="472" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="544"><net_src comp="221" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="549"><net_src comp="230" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="555"><net_src comp="235" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="240" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="561"><net_src comp="556" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="562"><net_src comp="556" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="566"><net_src comp="246" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="568"><net_src comp="563" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="569"><net_src comp="563" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="570"><net_src comp="563" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="571"><net_src comp="563" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="572"><net_src comp="563" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="573"><net_src comp="563" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="574"><net_src comp="563" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="575"><net_src comp="563" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="579"><net_src comp="251" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="584"><net_src comp="261" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="589"><net_src comp="267" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="594"><net_src comp="280" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="596"><net_src comp="591" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="600"><net_src comp="285" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="602"><net_src comp="597" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="606"><net_src comp="290" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="611"><net_src comp="296" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="614"><net_src comp="608" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="618"><net_src comp="308" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="623"><net_src comp="319" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="625"><net_src comp="620" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="629"><net_src comp="348" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="631"><net_src comp="626" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="635"><net_src comp="373" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="640"><net_src comp="381" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="645"><net_src comp="411" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="650"><net_src comp="431" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="655"><net_src comp="478" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="660"><net_src comp="452" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="665"><net_src comp="88" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="670"><net_src comp="485" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="675"><net_src comp="95" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="108" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {9 }
 - Input state : 
	Port: up_sampling2d_fix16 : input_height | {2 }
	Port: up_sampling2d_fix16 : input_width | {2 }
	Port: up_sampling2d_fix16 : input_r | {7 8 }
	Port: up_sampling2d_fix16 : output_depth | {2 }
	Port: up_sampling2d_fix16 : output_height | {1 }
	Port: up_sampling2d_fix16 : output_width | {1 }
  - Chain level:
	State 1
		zext_ln6 : 1
		zext_ln6_1 : 1
		mul_ln6 : 2
	State 2
		zext_ln6_2 : 1
		mul_ln6_1 : 2
	State 3
		zext_ln18_3 : 1
		mul_ln18 : 2
		icmp_ln14 : 1
		out_d : 1
		icmp_ln15 : 1
	State 4
		lshr_ln : 1
		select_ln18 : 1
		mul_ln18_2 : 1
		mul_ln18_3 : 1
		out_h : 2
		select_ln15_1 : 1
	State 5
		mul_ln18_1 : 1
		tmp : 1
		select_ln18_3 : 2
		icmp_ln16_1 : 1
		select_ln18_5 : 2
		zext_ln18_11 : 1
		tmp_mid1 : 2
		select_ln18_7 : 3
		select_ln15 : 3
	State 6
		tmp2 : 1
		select_ln18_4 : 2
		mul_ln18_4 : 1
		tmp2_mid1 : 1
		select_ln18_8 : 3
		lshr_ln18_1 : 1
		zext_ln18_5 : 2
		add_ln18 : 3
		out_w : 1
	State 7
		mul_ln18_5 : 1
		input_addr : 1
		input_load : 2
		add_ln18_1 : 2
	State 8
	State 9
		output_addr : 1
		store_ln18 : 2
		empty_13 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |          out_d_fu_240         |    0    |    0    |    15   |
|          |        add_ln14_fu_261        |    0    |    0    |    21   |
|          |          out_h_fu_296         |    0    |    0    |    15   |
|          |       add_ln15_1_fu_302       |    0    |    0    |    14   |
|    add   |           tmp_fu_327          |    0    |    0    |    15   |
|          |        tmp_mid1_fu_367        |    0    |    0    |    15   |
|          |          tmp2_fu_391          |    0    |    0    |    15   |
|          |        tmp2_mid1_fu_425       |    0    |    0    |    15   |
|          |          out_w_fu_452         |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|          |         mul_ln6_fu_190        |    0    |    0    |    17   |
|          |        mul_ln18_fu_230        |    0    |    0    |    17   |
|    mul   |       mul_ln18_2_fu_280       |    0    |    0    |    17   |
|          |       mul_ln18_3_fu_285       |    0    |    0    |    26   |
|          |       mul_ln18_1_fu_319       |    0    |    0    |    26   |
|          |        mul_ln6_1_fu_472       |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       select_ln18_fu_267      |    0    |    0    |    5    |
|          |       select_ln14_fu_290      |    0    |    0    |    5    |
|          |      select_ln15_1_fu_308     |    0    |    0    |    10   |
|          |      select_ln18_1_fu_332     |    0    |    0    |    8    |
|          |      select_ln18_3_fu_337     |    0    |    0    |    8    |
|  select  |      select_ln18_5_fu_348     |    0    |    0    |    2    |
|          |      select_ln18_7_fu_373     |    0    |    0    |    8    |
|          |       select_ln15_fu_381      |    0    |    0    |    5    |
|          |      select_ln18_2_fu_396     |    0    |    0    |    9    |
|          |      select_ln18_4_fu_401     |    0    |    0    |    9    |
|          |      select_ln18_6_fu_411     |    0    |    0    |    5    |
|          |      select_ln18_8_fu_431     |    0    |    0    |    9    |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln16_fu_221       |    0    |    0    |    11   |
|   icmp   |        icmp_ln14_fu_235       |    0    |    0    |    13   |
|          |        icmp_ln15_fu_246       |    0    |    0    |    13   |
|          |       icmp_ln16_1_fu_343      |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|
|    or    |         or_ln18_fu_407        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|  muladd  |           grp_fu_478          |    1    |    0    |    0    |
|          |           grp_fu_485          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_58 |    0    |    0    |    0    |
|          | output_height_read_read_fu_64 |    0    |    0    |    0    |
|   read   |  output_depth_read_read_fu_70 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_76  |    0    |    0    |    0    |
|          |  input_height_read_read_fu_82 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          empty_fu_174         |    0    |    0    |    0    |
|   trunc  |         empty_9_fu_178        |    0    |    0    |    0    |
|          |        empty_10_fu_206        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln6_fu_182        |    0    |    0    |    0    |
|          |       zext_ln6_1_fu_186       |    0    |    0    |    0    |
|          |        zext_ln18_fu_196       |    0    |    0    |    0    |
|          |       zext_ln18_1_fu_200      |    0    |    0    |    0    |
|          |    zext_ln18_3_cast_fu_203    |    0    |    0    |    0    |
|          |        empty_11_fu_210        |    0    |    0    |    0    |
|          |       zext_ln6_2_fu_214       |    0    |    0    |    0    |
|          |       zext_ln6_3_fu_218       |    0    |    0    |    0    |
|          |       zext_ln18_3_fu_226      |    0    |    0    |    0    |
|          |       zext_ln18_9_fu_274      |    0    |    0    |    0    |
|   zext   |      zext_ln18_10_fu_277      |    0    |    0    |    0    |
|          |       zext_ln18_2_fu_315      |    0    |    0    |    0    |
|          |       zext_ln18_4_fu_324      |    0    |    0    |    0    |
|          |      zext_ln18_11_fu_363      |    0    |    0    |    0    |
|          |    zext_ln18_6_cast_fu_387    |    0    |    0    |    0    |
|          |  zext_ln18_6_cast_mid_fu_419  |    0    |    0    |    0    |
|          |      zext_ln18_12_fu_422      |    0    |    0    |    0    |
|          |       zext_ln18_5_fu_448      |    0    |    0    |    0    |
|          |      zext_ln18_13_fu_458      |    0    |    0    |    0    |
|          |       zext_ln18_6_fu_461      |    0    |    0    |    0    |
|          |       zext_ln18_7_fu_465      |    0    |    0    |    0    |
|          |       zext_ln18_8_fu_468      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         lshr_ln_fu_251        |    0    |    0    |    0    |
|partselect|     lshr_ln18_mid1_fu_354     |    0    |    0    |    0    |
|          |       lshr_ln18_1_fu_438      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    3    |    0    |   376   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln14_reg_581     |   15   |
|    add_ln18_1_reg_667    |   14   |
|     add_ln18_reg_652     |   12   |
|     empty_11_reg_531     |   12   |
|       empty_reg_502      |    5   |
|     icmp_ln14_reg_552    |    1   |
|     icmp_ln15_reg_563    |    1   |
|     icmp_ln16_reg_541    |    1   |
| indvar_flatten31_reg_114 |   15   |
|  indvar_flatten_reg_138  |   10   |
|    input_addr_reg_662    |   14   |
|    input_load_reg_672    |   16   |
|      lshr_ln_reg_576     |    4   |
|    mul_ln18_1_reg_620    |    9   |
|    mul_ln18_2_reg_591    |    8   |
|    mul_ln18_3_reg_597    |    9   |
|     mul_ln18_reg_546     |    8   |
|     mul_ln6_1_reg_536    |   15   |
|      mul_ln6_reg_508     |   10   |
|      out_d_0_reg_126     |    5   |
|       out_d_reg_556      |    5   |
|      out_h_0_reg_150     |    5   |
|       out_h_reg_608      |    5   |
|      out_w_0_reg_162     |    5   |
|       out_w_reg_657      |    5   |
|output_height_read_reg_497|    6   |
| output_width_read_reg_492|    6   |
|    select_ln14_reg_603   |    5   |
|   select_ln15_1_reg_615  |   10   |
|    select_ln15_reg_637   |    5   |
|   select_ln18_5_reg_626  |    1   |
|   select_ln18_6_reg_642  |    5   |
|   select_ln18_7_reg_632  |    8   |
|   select_ln18_8_reg_647  |    9   |
|    select_ln18_reg_586   |    5   |
|    zext_ln18_1_reg_520   |    9   |
| zext_ln18_3_cast_reg_526 |   14   |
|     zext_ln18_reg_514    |    8   |
+--------------------------+--------+
|           Total          |   300  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_95     |  p0  |   2  |  14  |   28   ||    9    |
| indvar_flatten31_reg_114 |  p0  |   2  |  15  |   30   ||    9    |
|      out_d_0_reg_126     |  p0  |   2  |   5  |   10   ||    9    |
|  indvar_flatten_reg_138  |  p0  |   2  |  10  |   20   ||    9    |
|      out_h_0_reg_150     |  p0  |   2  |   5  |   10   ||    9    |
|      out_w_0_reg_162     |  p0  |   2  |   5  |   10   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   108  ||  10.614 ||    54   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   376  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   54   |
|  Register |    -   |    -   |   300  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   10   |   300  |   430  |
+-----------+--------+--------+--------+--------+
