;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP <121, 103
	SUB @0, @72
	ADD #10, <0
	ADD #10, <0
	ADD #10, <0
	SUB -7, <-20
	DJN <271, 0
	ADD #10, <0
	SLT #10, <0
	SUB @121, 106
	SUB @0, @2
	SUB #12, @10
	DJN -1, @-25
	MOV @-127, 100
	SPL <121, 103
	JMZ -207, @-126
	ADD #10, <0
	JMP <121, 103
	JMP <121, 103
	ADD 270, 60
	ADD #10, <0
	SPL <121, 103
	SPL <121, 103
	ADD #10, <0
	MOV 20, @12
	MOV 20, @12
	MOV 20, @12
	DAT <270, #1
	ADD 270, 60
	SUB @121, 106
	ADD 270, 60
	ADD 270, 60
	ADD 270, 60
	JMZ <271, 0
	SLT @0, @2
	SUB 201, 120
	CMP 201, 120
	ADD 270, 61
	SUB 126, 106
	SUB 126, 106
	MOV -1, <-20
	CMP -207, <-126
	CMP -207, <-126
	MOV -1, <-20
	CMP -207, <-126
	MOV -1, <-20
	CMP -207, <-126
