module top_module(
    output one
);

    // Drive the output 'one' to always be logic high (1)
    assign one = 1'b1;

endmodule
