verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ipshared/30ef" --include "../../../../MIPI_loopback_2-5g.srcs/sources_1/bd/mipi_block_top/ipshared/2a2f/hdl/src/verilog" --include "../../../../MIPI_loopback_2-5g.srcs/sources_1/bd/mipi_block_top/ipshared/30ef" --include "../../../../MIPI_loopback_2-5g.srcs/sources_1/bd/mipi_block_top/ipshared/ec67/hdl" --include "../../../../MIPI_loopback_2-5g.srcs/sources_1/bd/mipi_block_top/ipshared/116e/hdl" --include "../../../../MIPI_loopback_2-5g.srcs/sources_1/bd/mipi_block_top/ipshared/8713/hdl" --include "../../../../MIPI_loopback_2-5g.srcs/sources_1/bd/mipi_block_top/ipshared/1b7e/hdl/verilog" --include "../../../../MIPI_loopback_2-5g.srcs/sources_1/bd/mipi_block_top/ipshared/122e/hdl/verilog" --include "../../../../MIPI_loopback_2-5g.srcs/sources_1/bd/mipi_block_top/ipshared/476c/hdl/src/verilog" --include "../../../../MIPI_loopback_2-5g.srcs/sources_1/bd/mipi_block_top/ipshared/f0b6/hdl/verilog" --include "../../../../MIPI_loopback_2-5g.srcs/sources_1/bd/mipi_block_top/ipshared/66be/hdl/verilog" --include "../../../../MIPI_loopback_2-5g.srcs/sources_1/bd/mipi_block_top/ipshared/c420/hdl" --include "../../../../MIPI_loopback_2-5g.srcs/sources_1/bd/mipi_block_top/ipshared/affe/hdl/verilog" --include "../../../../MIPI_loopback_2-5g.srcs/sources_1/bd/mipi_block_top/ipshared/20d0/hdl/verilog" \
"../../../bd/mipi_block_top/ip/mipi_block_top_clk_wiz_0_0/mipi_block_top_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_clk_wiz_0_0/mipi_block_top_clk_wiz_0_0.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_tx_subsyst_0_0/bd_0/ip/ip_0/bd_7e2a_mipi_csi2_tx_ctrl_0_0_core.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_tx_subsyst_0_0/bd_0/ip/ip_0/bd_7e2a_mipi_csi2_tx_ctrl_0_0.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_tx_subsyst_0_0/bd_0/ip/ip_1/ip_0/bd_7e2a_mipi_dphy_0_0_clock_module_tx_clk_wiz.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_tx_subsyst_0_0/bd_0/ip/ip_1/ip_0/bd_7e2a_mipi_dphy_0_0_clock_module_tx.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_tx_subsyst_0_0/bd_0/ip/ip_1/ip_1/hdl/bd_7e2a_mipi_dphy_0_0_hssio_tx67_mipi_iobuf_tx.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_tx_subsyst_0_0/bd_0/ip/ip_1/ip_1/bd_7e2a_mipi_dphy_0_0_hssio_tx67_hssio_wiz_top.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_tx_subsyst_0_0/bd_0/ip/ip_1/ip_1/bd_7e2a_mipi_dphy_0_0_hssio_tx67_high_speed_selectio_wiz_v3_6_5.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_tx_subsyst_0_0/bd_0/ip/ip_1/ip_1/sim/bd_7e2a_mipi_dphy_0_0_hssio_tx67.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_tx_subsyst_0_0/bd_0/ip/ip_1/bd_7e2a_mipi_dphy_0_0/support/bd_7e2a_mipi_dphy_0_0_support.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_tx_subsyst_0_0/bd_0/ip/ip_1/bd_7e2a_mipi_dphy_0_0/support/bd_7e2a_mipi_dphy_0_0_clock_module.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_tx_subsyst_0_0/bd_0/ip/ip_1/bd_7e2a_mipi_dphy_0_0_c1.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_tx_subsyst_0_0/bd_0/ip/ip_1/bd_7e2a_mipi_dphy_0_0_core.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_tx_subsyst_0_0/bd_0/ip/ip_1/bd_7e2a_mipi_dphy_0_0.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_tx_subsyst_0_0/bd_0/ip/ip_2/sim/bd_7e2a_axi_crossbar_0_0.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_tx_subsyst_0_0/bd_0/sim/bd_7e2a.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_tx_subsyst_0_0/sim/mipi_block_top_mipi_csi2_tx_subsyst_0_0.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_0/sim/bd_782c_xbar_0.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/sim/bd_782c_rx_0.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_4/ip_0/bd_782c_phy_0_clock_module_rx_clk_wiz.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_4/ip_0/bd_782c_phy_0_clock_module_rx.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_4/ip_1/hdl/bd_782c_phy_0_hssio_rx_mipi_iobuf_rx.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_4/ip_1/bd_782c_phy_0_hssio_rx_hssio_wiz_top.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_4/ip_1/bd_782c_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_5.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_4/ip_1/sim/bd_782c_phy_0_hssio_rx.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_4/bd_782c_phy_0/support/bd_782c_phy_0_support.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_4/bd_782c_phy_0/support/bd_782c_phy_0_clock_module.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_4/bd_782c_phy_0_c1.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_4/bd_782c_phy_0_core.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_4/bd_782c_phy_0.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_5/ip_0/sim/bd_782c_vfb_0_0_axis_converter.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_5/ip_1/sim/bd_782c_vfb_0_0_axisswitch.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_5/ip_2/sim/bd_782c_vfb_0_0_sli.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_5/ip_3/sim/bd_782c_vfb_0_0_slo.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_5/bd_782c_vfb_0_0/src/verilog/bd_782c_vfb_0_0_fifo.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_5/bd_782c_vfb_0_0/src/verilog/bd_782c_vfb_0_0_axis_ycomp_dconverter.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_5/bd_782c_vfb_0_0/src/verilog/bd_782c_vfb_0_0_fifo_ycomp.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_5/bd_782c_vfb_0_0/src/verilog/bd_782c_vfb_0_0_YUV420_DT_Demux.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_5/bd_782c_vfb_0_0/src/verilog/bd_782c_vfb_0_0_YUV420_DT_Mux.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_5/bd_782c_vfb_0_0/src/verilog/bd_782c_vfb_0_0_YUV420_vc4_mux.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_5/bd_782c_vfb_0_0/src/verilog/bd_782c_vfb_0_0_YUV420_vc4_demux.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_5/bd_782c_vfb_0_0/src/verilog/bd_782c_vfb_0_0_YUV420_vc16_mux.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_5/bd_782c_vfb_0_0/src/verilog/bd_782c_vfb_0_0_YUV420_vc16_demux.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_5/bd_782c_vfb_0_0/src/verilog/bd_782c_vfb_0_0_fifo_yuv.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_5/bd_782c_vfb_0_0/src/verilog/bd_782c_vfb_0_0_fifo_sb.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_5/bd_782c_vfb_0_0/src/verilog/bd_782c_vfb_0_0_axis_dconverter.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_5/bd_782c_vfb_0_0_core.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_5/bd_782c_vfb_0_0.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/sim/bd_782c.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/sim/mipi_block_top_mipi_csi2_rx_subsyst_0_0.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_jtag_axi_0_0/sim/mipi_block_top_jtag_axi_0_0.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_axi_traffic_gen_0_0/sim/mipi_block_top_axi_traffic_gen_0_0.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_b9b5_one_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ipshared/30ef" --include "../../../../MIPI_loopback_2-5g.srcs/sources_1/bd/mipi_block_top/ipshared/2a2f/hdl/src/verilog" --include "../../../../MIPI_loopback_2-5g.srcs/sources_1/bd/mipi_block_top/ipshared/30ef" --include "../../../../MIPI_loopback_2-5g.srcs/sources_1/bd/mipi_block_top/ipshared/ec67/hdl" --include "../../../../MIPI_loopback_2-5g.srcs/sources_1/bd/mipi_block_top/ipshared/116e/hdl" --include "../../../../MIPI_loopback_2-5g.srcs/sources_1/bd/mipi_block_top/ipshared/8713/hdl" --include "../../../../MIPI_loopback_2-5g.srcs/sources_1/bd/mipi_block_top/ipshared/1b7e/hdl/verilog" --include "../../../../MIPI_loopback_2-5g.srcs/sources_1/bd/mipi_block_top/ipshared/122e/hdl/verilog" --include "../../../../MIPI_loopback_2-5g.srcs/sources_1/bd/mipi_block_top/ipshared/476c/hdl/src/verilog" --include "../../../../MIPI_loopback_2-5g.srcs/sources_1/bd/mipi_block_top/ipshared/f0b6/hdl/verilog" --include "../../../../MIPI_loopback_2-5g.srcs/sources_1/bd/mipi_block_top/ipshared/66be/hdl/verilog" --include "../../../../MIPI_loopback_2-5g.srcs/sources_1/bd/mipi_block_top/ipshared/c420/hdl" --include "../../../../MIPI_loopback_2-5g.srcs/sources_1/bd/mipi_block_top/ipshared/affe/hdl/verilog" --include "../../../../MIPI_loopback_2-5g.srcs/sources_1/bd/mipi_block_top/ipshared/20d0/hdl/verilog" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_b9b5_arinsw_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_b9b5_rinsw_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_b9b5_awinsw_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_b9b5_winsw_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_b9b5_binsw_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_b9b5_aroutsw_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_b9b5_routsw_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_b9b5_awoutsw_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_b9b5_woutsw_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_b9b5_boutsw_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_b9b5_arni_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_b9b5_rni_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_b9b5_awni_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_b9b5_wni_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_b9b5_bni_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_b9b5_s00mmu_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_b9b5_s00tr_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_b9b5_s00sic_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_b9b5_s00a2s_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_b9b5_sarn_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_b9b5_srn_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_b9b5_sawn_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_b9b5_swn_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_b9b5_sbn_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_b9b5_s01mmu_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_b9b5_s01tr_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_b9b5_s01sic_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_b9b5_s01a2s_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_b9b5_sawn_1.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_b9b5_swn_1.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_b9b5_sbn_1.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_b9b5_m00s2a_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_b9b5_m00arn_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_b9b5_m00rn_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_b9b5_m00awn_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_b9b5_m00wn_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_b9b5_m00bn_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_b9b5_m00e_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_40/sim/bd_b9b5_m01s2a_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_41/sim/bd_b9b5_m01arn_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_42/sim/bd_b9b5_m01rn_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_43/sim/bd_b9b5_m01awn_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_44/sim/bd_b9b5_m01wn_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_45/sim/bd_b9b5_m01bn_0.sv" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_46/sim/bd_b9b5_m01e_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ipshared/30ef" --include "../../../../MIPI_loopback_2-5g.srcs/sources_1/bd/mipi_block_top/ipshared/2a2f/hdl/src/verilog" --include "../../../../MIPI_loopback_2-5g.srcs/sources_1/bd/mipi_block_top/ipshared/30ef" --include "../../../../MIPI_loopback_2-5g.srcs/sources_1/bd/mipi_block_top/ipshared/ec67/hdl" --include "../../../../MIPI_loopback_2-5g.srcs/sources_1/bd/mipi_block_top/ipshared/116e/hdl" --include "../../../../MIPI_loopback_2-5g.srcs/sources_1/bd/mipi_block_top/ipshared/8713/hdl" --include "../../../../MIPI_loopback_2-5g.srcs/sources_1/bd/mipi_block_top/ipshared/1b7e/hdl/verilog" --include "../../../../MIPI_loopback_2-5g.srcs/sources_1/bd/mipi_block_top/ipshared/122e/hdl/verilog" --include "../../../../MIPI_loopback_2-5g.srcs/sources_1/bd/mipi_block_top/ipshared/476c/hdl/src/verilog" --include "../../../../MIPI_loopback_2-5g.srcs/sources_1/bd/mipi_block_top/ipshared/f0b6/hdl/verilog" --include "../../../../MIPI_loopback_2-5g.srcs/sources_1/bd/mipi_block_top/ipshared/66be/hdl/verilog" --include "../../../../MIPI_loopback_2-5g.srcs/sources_1/bd/mipi_block_top/ipshared/c420/hdl" --include "../../../../MIPI_loopback_2-5g.srcs/sources_1/bd/mipi_block_top/ipshared/affe/hdl/verilog" --include "../../../../MIPI_loopback_2-5g.srcs/sources_1/bd/mipi_block_top/ipshared/20d0/hdl/verilog" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/sim/bd_b9b5.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/sim/mipi_block_top_smartconnect_0_0.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_vio_0_1/sim/mipi_block_top_vio_0_1.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_system_ila_0_1/bd_0/ip/ip_0/sim/bd_f513_ila_lib_0.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_system_ila_0_1/bd_0/sim/bd_f513.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_system_ila_0_1/sim/mipi_block_top_system_ila_0_1.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_oddr_0_0/sim/mipi_block_top_oddr_0_0.v" \
"../../../bd/mipi_block_top/ip/mipi_block_top_mipi_top_0_0/sim/mipi_block_top_mipi_top_0_0.v" \
"../../../bd/mipi_block_top/sim/mipi_block_top.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
