

================================================================
== Vivado HLS Report for 'ht_compare'
================================================================
* Date:           Tue Nov 13 22:51:53 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        memcachedPipeline_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     4.672|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     462|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     717|
|Register         |        -|      -|     840|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     840|    1179|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |tmp_176_i_fu_940_p2                 |     +    |      0|  0|  15|           8|           6|
    |tmp_179_i_fu_1028_p2                |     +    |      0|  0|  15|           6|           8|
    |ap_condition_169                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_374                    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op117_write_state2     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op120_write_state2     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op142_write_state2     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op19_read_state1       |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op38_read_state1       |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op53_read_state1       |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op95_write_state2      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op97_write_state2      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op9_read_state1        |    and   |      0|  0|   2|           1|           1|
    |statusOutput_bin_mat_10_fu_1477_p2  |    and   |      0|  0|   2|           1|           1|
    |statusOutput_bin_mat_12_fu_1304_p2  |    and   |      0|  0|   2|           1|           1|
    |statusOutput_bin_mat_14_fu_1321_p2  |    and   |      0|  0|   2|           1|           1|
    |statusOutput_bin_mat_15_fu_1338_p2  |    and   |      0|  0|   2|           1|           1|
    |statusOutput_bin_mat_17_fu_1355_p2  |    and   |      0|  0|   2|           1|           1|
    |statusOutput_bin_mat_32_fu_1405_p2  |    and   |      0|  0|   2|           1|           1|
    |statusOutput_bin_mat_4_fu_1429_p2   |    and   |      0|  0|   2|           1|           1|
    |statusOutput_bin_mat_6_fu_1453_p2   |    and   |      0|  0|   2|           1|           1|
    |grp_fu_900_p2                       |   icmp   |      0|  0|  11|           8|           5|
    |tmp_177_i_fu_960_p2                 |   icmp   |      0|  0|  11|           8|           1|
    |tmp_180_i_fu_1048_p2                |   icmp   |      0|  0|  11|           8|           1|
    |tmp_263_1_i_fu_1080_p2              |   icmp   |      0|  0|  11|           8|           1|
    |tmp_263_2_i_fu_1102_p2              |   icmp   |      0|  0|  11|           8|           1|
    |tmp_263_3_i_fu_1124_p2              |   icmp   |      0|  0|  11|           8|           1|
    |tmp_263_i_fu_1058_p2                |   icmp   |      0|  0|  11|           8|           1|
    |tmp_266_1_i_fu_1086_p2              |   icmp   |      0|  0|  11|           8|           8|
    |tmp_266_2_i_fu_1108_p2              |   icmp   |      0|  0|  11|           8|           8|
    |tmp_266_3_i_fu_1130_p2              |   icmp   |      0|  0|  11|           8|           8|
    |tmp_266_i_fu_1064_p2                |   icmp   |      0|  0|  11|           8|           8|
    |tmp_271_1_i_fu_990_p2               |   icmp   |      0|  0|  50|         128|         128|
    |tmp_271_2_i_fu_1006_p2              |   icmp   |      0|  0|  50|         128|         128|
    |tmp_271_3_i_fu_1022_p2              |   icmp   |      0|  0|  50|         128|         128|
    |tmp_271_i_fu_974_p2                 |   icmp   |      0|  0|  50|         128|         128|
    |tmp_i_fu_1182_p2                    |   icmp   |      0|  0|  11|           8|           4|
    |ap_block_state1_pp0_stage0_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1    |    or    |      0|  0|   2|           1|           1|
    |statusOutput_bin_fre_10_fu_1331_p2  |    or    |      0|  0|   2|           1|           1|
    |statusOutput_bin_fre_26_fu_1394_p2  |    or    |      0|  0|   2|           1|           1|
    |statusOutput_bin_fre_4_fu_1418_p2   |    or    |      0|  0|   2|           1|           1|
    |statusOutput_bin_fre_5_fu_1442_p2   |    or    |      0|  0|   2|           1|           1|
    |statusOutput_bin_fre_6_fu_1466_p2   |    or    |      0|  0|   2|           1|           1|
    |statusOutput_bin_fre_7_fu_1297_p2   |    or    |      0|  0|   2|           1|           1|
    |statusOutput_bin_mat_11_fu_1483_p2  |    or    |      0|  0|   2|           1|           1|
    |statusOutput_bin_mat_13_fu_1314_p2  |    or    |      0|  0|   2|           1|           1|
    |statusOutput_bin_mat_16_fu_1348_p2  |    or    |      0|  0|   2|           1|           1|
    |statusOutput_bin_mat_33_fu_1411_p2  |    or    |      0|  0|   2|           1|           1|
    |statusOutput_bin_mat_5_fu_1435_p2   |    or    |      0|  0|   2|           1|           1|
    |statusOutput_bin_mat_7_fu_1459_p2   |    or    |      0|  0|   2|           1|           1|
    |storemerge14_i_fu_1188_p3           |  select  |      0|  0|   2|           1|           2|
    |storemerge15_i_fu_1034_p3           |  select  |      0|  0|   8|           1|           8|
    |storemerge_i_fu_946_p3              |  select  |      0|  0|   8|           1|           8|
    |not_tmp_263_1_i_fu_1424_p2          |    xor   |      0|  0|   2|           1|           2|
    |not_tmp_263_2_i_fu_1448_p2          |    xor   |      0|  0|   2|           1|           2|
    |not_tmp_263_3_i_fu_1472_p2          |    xor   |      0|  0|   2|           1|           2|
    |not_tmp_263_i_fu_1400_p2            |    xor   |      0|  0|   2|           1|           2|
    |not_tmp_271_1_i_fu_1309_p2          |    xor   |      0|  0|   2|           1|           2|
    |not_tmp_271_2_i_fu_1326_p2          |    xor   |      0|  0|   2|           1|           2|
    |not_tmp_271_3_i_fu_1343_p2          |    xor   |      0|  0|   2|           1|           2|
    |not_tmp_271_i_fu_1292_p2            |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 462|         666|         640|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------+----+-----------+-----+-----------+
    |                         Name                         | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_iter1_fsm                                       |  15|          3|    2|          6|
    |ap_done                                               |   9|          2|    1|          2|
    |ap_phi_mux_statusOutput_bin_fre_11_phi_fu_396_p18     |  15|          3|    1|          3|
    |ap_phi_mux_statusOutput_bin_fre_12_phi_fu_428_p18     |  15|          3|    1|          3|
    |ap_phi_mux_statusOutput_bin_fre_13_phi_fu_523_p18     |  15|          3|    1|          3|
    |ap_phi_mux_statusOutput_bin_fre_14_phi_fu_555_p18     |  15|          3|    1|          3|
    |ap_phi_mux_statusOutput_bin_fre_15_phi_fu_650_p18     |  15|          3|    1|          3|
    |ap_phi_mux_statusOutput_bin_fre_16_phi_fu_682_p18     |  15|          3|    1|          3|
    |ap_phi_mux_statusOutput_bin_fre_17_phi_fu_777_p18     |  15|          3|    1|          3|
    |ap_phi_mux_statusOutput_bin_fre_18_phi_fu_809_p18     |  15|          3|    1|          3|
    |ap_phi_mux_statusOutput_bin_fre_23_phi_fu_330_p4      |   9|          2|    1|          2|
    |ap_phi_mux_statusOutput_bin_fre_24_phi_fu_352_p4      |   9|          2|    1|          2|
    |ap_phi_mux_statusOutput_bin_fre_25_phi_fu_374_p4      |   9|          2|    1|          2|
    |ap_phi_mux_statusOutput_bin_fre_8_phi_fu_296_p4       |   9|          2|    1|          2|
    |ap_phi_mux_statusOutput_bin_fre_9_phi_fu_308_p4       |   9|          2|    1|          2|
    |ap_phi_mux_statusOutput_bin_mat_18_phi_fu_460_p18     |  21|          4|    1|          4|
    |ap_phi_mux_statusOutput_bin_mat_19_phi_fu_491_p18     |  15|          3|    1|          3|
    |ap_phi_mux_statusOutput_bin_mat_20_phi_fu_587_p18     |  21|          4|    1|          4|
    |ap_phi_mux_statusOutput_bin_mat_21_phi_fu_618_p18     |  15|          3|    1|          3|
    |ap_phi_mux_statusOutput_bin_mat_22_phi_fu_714_p18     |  21|          4|    1|          4|
    |ap_phi_mux_statusOutput_bin_mat_23_phi_fu_745_p18     |  15|          3|    1|          3|
    |ap_phi_mux_statusOutput_bin_mat_24_phi_fu_841_p18     |  21|          4|    1|          4|
    |ap_phi_mux_statusOutput_bin_mat_25_phi_fu_872_p18     |  15|          3|    1|          3|
    |ap_phi_mux_statusOutput_bin_mat_30_phi_fu_363_p4      |   9|          2|    1|          2|
    |ap_phi_mux_statusOutput_bin_mat_31_phi_fu_385_p4      |   9|          2|    1|          2|
    |ap_phi_mux_statusOutput_bin_mat_8_phi_fu_319_p4       |   9|          2|    1|          2|
    |ap_phi_mux_statusOutput_bin_mat_9_phi_fu_341_p4       |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_fre_11_reg_392  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_fre_12_reg_424  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_fre_13_reg_519  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_fre_14_reg_551  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_fre_15_reg_646  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_fre_16_reg_678  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_fre_17_reg_773  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_fre_18_reg_805  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_fre_23_reg_326  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_fre_24_reg_348  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_fre_25_reg_370  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_fre_8_reg_292   |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_fre_9_reg_304   |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_mat_18_reg_456  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_mat_19_reg_487  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_mat_20_reg_583  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_mat_21_reg_614  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_mat_22_reg_710  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_mat_23_reg_741  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_mat_24_reg_837  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_mat_25_reg_868  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_mat_30_reg_359  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_mat_31_reg_381  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_mat_8_reg_315   |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_mat_9_reg_337   |   9|          2|    1|          2|
    |cmpState                                              |  15|          3|    2|          6|
    |cmp_keyLength                                         |  15|          3|    8|         24|
    |comp2memWrKey_V_blk_n                                 |   9|          2|    1|          2|
    |comp2memWrMd_V_blk_n                                  |   9|          2|    1|          2|
    |comp2memWrMd_V_din                                    |  15|          3|   64|        192|
    |comp2memWrMemData_V_s_blk_n                           |   9|          2|    1|          2|
    |comp2memWrStatus_V_b_blk_n                            |   9|          2|    1|          2|
    |comp2memWrStatus_V_b_din                              |  15|          3|    8|         24|
    |memRd2compMd_V_blk_n                                  |   9|          2|    1|          2|
    |memRd2comp_V_blk_n                                    |   9|          2|    1|          2|
    |memRdData_V_V_TDATA_blk_n                             |   9|          2|    1|          2|
    +------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                 | 717|        151|  142|        388|
    +------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+-----+----+-----+-----------+
    |                         Name                         |  FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_iter0_fsm                                       |    1|   0|    1|          0|
    |ap_CS_iter1_fsm                                       |    2|   0|    2|          0|
    |ap_done_reg                                           |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_fre_11_reg_392  |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_fre_12_reg_424  |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_fre_13_reg_519  |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_fre_14_reg_551  |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_fre_15_reg_646  |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_fre_16_reg_678  |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_fre_17_reg_773  |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_fre_18_reg_805  |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_fre_23_reg_326  |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_fre_24_reg_348  |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_fre_25_reg_370  |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_fre_8_reg_292   |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_fre_9_reg_304   |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_mat_18_reg_456  |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_mat_19_reg_487  |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_mat_20_reg_583  |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_mat_21_reg_614  |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_mat_22_reg_710  |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_mat_23_reg_741  |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_mat_24_reg_837  |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_mat_25_reg_868  |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_mat_30_reg_359  |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_mat_31_reg_381  |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_mat_8_reg_315   |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_statusOutput_bin_mat_9_reg_337   |    1|   0|    1|          0|
    |cmpState                                              |    2|   0|    2|          0|
    |cmpState_load_reg_1562                                |    2|   0|    2|          0|
    |cmp_inDataMd_keyLeng                                  |    8|   0|    8|          0|
    |cmp_inDataMd_metadat                                  |   32|   0|   32|          0|
    |cmp_inDataMd_operati                                  |    8|   0|    8|          0|
    |cmp_inDataMd_valueLe                                  |   16|   0|   16|          0|
    |cmp_keyLength                                         |    8|   0|    8|          0|
    |guard_variable_for_h                                  |    1|   0|    1|          0|
    |guard_variable_for_h_1_reg_1558                       |    1|   0|    1|          0|
    |reg_911                                               |  130|   0|  130|          0|
    |reg_916                                               |  512|   0|  512|          0|
    |statusOutput_bin_fre                                  |    1|   0|    1|          0|
    |statusOutput_bin_fre_1                                |    1|   0|    1|          0|
    |statusOutput_bin_fre_2                                |    1|   0|    1|          0|
    |statusOutput_bin_fre_3                                |    1|   0|    1|          0|
    |statusOutput_bin_mat                                  |    1|   0|    1|          0|
    |statusOutput_bin_mat_1                                |    1|   0|    1|          0|
    |statusOutput_bin_mat_2                                |    1|   0|    1|          0|
    |statusOutput_bin_mat_3                                |    1|   0|    1|          0|
    |tmp_177_i_reg_1570                                    |    1|   0|    1|          0|
    |tmp_180_i_reg_1606                                    |    1|   0|    1|          0|
    |tmp_263_1_i_reg_1626                                  |    1|   0|    1|          0|
    |tmp_263_2_i_reg_1638                                  |    1|   0|    1|          0|
    |tmp_263_3_i_reg_1650                                  |    1|   0|    1|          0|
    |tmp_263_i_reg_1614                                    |    1|   0|    1|          0|
    |tmp_266_1_i_reg_1633                                  |    1|   0|    1|          0|
    |tmp_266_2_i_reg_1645                                  |    1|   0|    1|          0|
    |tmp_266_3_i_reg_1657                                  |    1|   0|    1|          0|
    |tmp_266_i_reg_1621                                    |    1|   0|    1|          0|
    |tmp_271_1_i_reg_1588                                  |    1|   0|    1|          0|
    |tmp_271_2_i_reg_1594                                  |    1|   0|    1|          0|
    |tmp_271_3_i_reg_1600                                  |    1|   0|    1|          0|
    |tmp_271_i_reg_1582                                    |    1|   0|    1|          0|
    |tmp_416_reg_1610                                      |    1|   0|    1|          0|
    |tmp_417_reg_1574                                      |    1|   0|    1|          0|
    |tmp_418_reg_1566                                      |    1|   0|    1|          0|
    |tmp_419_reg_1666                                      |    8|   0|    8|          0|
    |tmp_421_reg_1578                                      |    1|   0|    1|          0|
    |tmp_keyLength_V_load_reg_1676                         |    8|   0|    8|          0|
    |tmp_metadata_V_load_s_reg_1671                        |   32|   0|   32|          0|
    |tmp_reg_1662                                          |    1|   0|    1|          0|
    |tmp_valueLength_V_lo_reg_1681                         |   16|   0|   16|          0|
    +------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                 |  840|   0|  840|          0|
    +------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |       ht_compare      | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |       ht_compare      | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |       ht_compare      | return value |
|ap_done                       | out |    1| ap_ctrl_hs |       ht_compare      | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs |       ht_compare      | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |       ht_compare      | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |       ht_compare      | return value |
|memRd2comp_V_dout             |  in |  130|   ap_fifo  |      memRd2comp_V     |    pointer   |
|memRd2comp_V_empty_n          |  in |    1|   ap_fifo  |      memRd2comp_V     |    pointer   |
|memRd2comp_V_read             | out |    1|   ap_fifo  |      memRd2comp_V     |    pointer   |
|memRdData_V_V_TVALID          |  in |    1|    axis    |     memRdData_V_V     |    pointer   |
|memRdData_V_V_TDATA           |  in |  512|    axis    |     memRdData_V_V     |    pointer   |
|memRdData_V_V_TREADY          | out |    1|    axis    |     memRdData_V_V     |    pointer   |
|memRd2compMd_V_dout           |  in |   64|   ap_fifo  |     memRd2compMd_V    |    pointer   |
|memRd2compMd_V_empty_n        |  in |    1|   ap_fifo  |     memRd2compMd_V    |    pointer   |
|memRd2compMd_V_read           | out |    1|   ap_fifo  |     memRd2compMd_V    |    pointer   |
|comp2memWrKey_V_din           | out |  130|   ap_fifo  |    comp2memWrKey_V    |    pointer   |
|comp2memWrKey_V_full_n        |  in |    1|   ap_fifo  |    comp2memWrKey_V    |    pointer   |
|comp2memWrKey_V_write         | out |    1|   ap_fifo  |    comp2memWrKey_V    |    pointer   |
|comp2memWrMd_V_din            | out |   64|   ap_fifo  |     comp2memWrMd_V    |    pointer   |
|comp2memWrMd_V_full_n         |  in |    1|   ap_fifo  |     comp2memWrMd_V    |    pointer   |
|comp2memWrMd_V_write          | out |    1|   ap_fifo  |     comp2memWrMd_V    |    pointer   |
|comp2memWrStatus_V_b_din      | out |    8|   ap_fifo  |  comp2memWrStatus_V_b |    pointer   |
|comp2memWrStatus_V_b_full_n   |  in |    1|   ap_fifo  |  comp2memWrStatus_V_b |    pointer   |
|comp2memWrStatus_V_b_write    | out |    1|   ap_fifo  |  comp2memWrStatus_V_b |    pointer   |
|comp2memWrMemData_V_s_din     | out |  512|   ap_fifo  | comp2memWrMemData_V_s |    pointer   |
|comp2memWrMemData_V_s_full_n  |  in |    1|   ap_fifo  | comp2memWrMemData_V_s |    pointer   |
|comp2memWrMemData_V_s_write   | out |    1|   ap_fifo  | comp2memWrMemData_V_s |    pointer   |
+------------------------------+-----+-----+------------+-----------------------+--------------+

