Vivado Simulator 2014.3
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2014.3.1/bin/unwrapped/win64.o/xelab.exe -wto e150c84ef88a4b2ab1b286e42a810ff4 --debug typical --relax -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.fifo [\fifo(8,16)\]
Compiling architecture behavioral of entity xil_defaultlib.fifo [\fifo(4,16)\]
Compiling architecture behavioral of entity xil_defaultlib.if_out [\if_out(8,16)\]
Compiling architecture behavioral of entity xil_defaultlib.if_in [\if_in(8,16)\]
Compiling architecture behavioral of entity xil_defaultlib.serializer [\serializer(8)\]
Compiling architecture behavioral of entity xil_defaultlib.deserializer [\deserializer(8)\]
Compiling architecture behavioral of entity xil_defaultlib.timer [\timer(1,2)\]
Compiling architecture behavioral of entity xil_defaultlib.jtag_if [\jtag_if(8,16,1,2)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_top_behav
