// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_10 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_302_p2;
reg   [0:0] icmp_ln86_reg_1296;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1296_pp0_iter1_reg;
wire   [0:0] icmp_ln86_283_fu_308_p2;
reg   [0:0] icmp_ln86_283_reg_1302;
reg   [0:0] icmp_ln86_283_reg_1302_pp0_iter1_reg;
wire   [0:0] icmp_ln86_284_fu_314_p2;
reg   [0:0] icmp_ln86_284_reg_1310;
wire   [0:0] icmp_ln86_285_fu_320_p2;
reg   [0:0] icmp_ln86_285_reg_1316;
reg   [0:0] icmp_ln86_285_reg_1316_pp0_iter1_reg;
wire   [0:0] icmp_ln86_286_fu_326_p2;
reg   [0:0] icmp_ln86_286_reg_1322;
reg   [0:0] icmp_ln86_286_reg_1322_pp0_iter1_reg;
reg   [0:0] icmp_ln86_286_reg_1322_pp0_iter2_reg;
wire   [0:0] icmp_ln86_287_fu_332_p2;
reg   [0:0] icmp_ln86_287_reg_1328;
wire   [0:0] icmp_ln86_288_fu_338_p2;
reg   [0:0] icmp_ln86_288_reg_1335;
reg   [0:0] icmp_ln86_288_reg_1335_pp0_iter1_reg;
reg   [0:0] icmp_ln86_288_reg_1335_pp0_iter2_reg;
reg   [0:0] icmp_ln86_288_reg_1335_pp0_iter3_reg;
reg   [0:0] icmp_ln86_288_reg_1335_pp0_iter4_reg;
wire   [0:0] icmp_ln86_289_fu_344_p2;
reg   [0:0] icmp_ln86_289_reg_1341;
reg   [0:0] icmp_ln86_289_reg_1341_pp0_iter1_reg;
wire   [0:0] icmp_ln86_290_fu_350_p2;
reg   [0:0] icmp_ln86_290_reg_1347;
reg   [0:0] icmp_ln86_290_reg_1347_pp0_iter1_reg;
reg   [0:0] icmp_ln86_290_reg_1347_pp0_iter2_reg;
wire   [0:0] icmp_ln86_291_fu_356_p2;
reg   [0:0] icmp_ln86_291_reg_1353;
reg   [0:0] icmp_ln86_291_reg_1353_pp0_iter1_reg;
reg   [0:0] icmp_ln86_291_reg_1353_pp0_iter2_reg;
reg   [0:0] icmp_ln86_291_reg_1353_pp0_iter3_reg;
wire   [0:0] icmp_ln86_292_fu_362_p2;
reg   [0:0] icmp_ln86_292_reg_1359;
reg   [0:0] icmp_ln86_292_reg_1359_pp0_iter1_reg;
reg   [0:0] icmp_ln86_292_reg_1359_pp0_iter2_reg;
reg   [0:0] icmp_ln86_292_reg_1359_pp0_iter3_reg;
wire   [0:0] icmp_ln86_293_fu_368_p2;
reg   [0:0] icmp_ln86_293_reg_1365;
reg   [0:0] icmp_ln86_293_reg_1365_pp0_iter1_reg;
reg   [0:0] icmp_ln86_293_reg_1365_pp0_iter2_reg;
reg   [0:0] icmp_ln86_293_reg_1365_pp0_iter3_reg;
reg   [0:0] icmp_ln86_293_reg_1365_pp0_iter4_reg;
wire   [0:0] icmp_ln86_294_fu_374_p2;
reg   [0:0] icmp_ln86_294_reg_1371;
wire   [0:0] icmp_ln86_295_fu_380_p2;
reg   [0:0] icmp_ln86_295_reg_1378;
reg   [0:0] icmp_ln86_295_reg_1378_pp0_iter1_reg;
reg   [0:0] icmp_ln86_295_reg_1378_pp0_iter2_reg;
reg   [0:0] icmp_ln86_295_reg_1378_pp0_iter3_reg;
reg   [0:0] icmp_ln86_295_reg_1378_pp0_iter4_reg;
reg   [0:0] icmp_ln86_295_reg_1378_pp0_iter5_reg;
wire   [0:0] icmp_ln86_296_fu_386_p2;
reg   [0:0] icmp_ln86_296_reg_1384;
reg   [0:0] icmp_ln86_296_reg_1384_pp0_iter1_reg;
reg   [0:0] icmp_ln86_296_reg_1384_pp0_iter2_reg;
reg   [0:0] icmp_ln86_296_reg_1384_pp0_iter3_reg;
reg   [0:0] icmp_ln86_296_reg_1384_pp0_iter4_reg;
reg   [0:0] icmp_ln86_296_reg_1384_pp0_iter5_reg;
reg   [0:0] icmp_ln86_296_reg_1384_pp0_iter6_reg;
wire   [0:0] icmp_ln86_297_fu_392_p2;
reg   [0:0] icmp_ln86_297_reg_1390;
reg   [0:0] icmp_ln86_297_reg_1390_pp0_iter1_reg;
wire   [0:0] icmp_ln86_298_fu_398_p2;
reg   [0:0] icmp_ln86_298_reg_1395;
reg   [0:0] icmp_ln86_298_reg_1395_pp0_iter1_reg;
wire   [0:0] icmp_ln86_299_fu_404_p2;
reg   [0:0] icmp_ln86_299_reg_1400;
reg   [0:0] icmp_ln86_299_reg_1400_pp0_iter1_reg;
reg   [0:0] icmp_ln86_299_reg_1400_pp0_iter2_reg;
wire   [0:0] icmp_ln86_300_fu_410_p2;
reg   [0:0] icmp_ln86_300_reg_1405;
reg   [0:0] icmp_ln86_300_reg_1405_pp0_iter1_reg;
reg   [0:0] icmp_ln86_300_reg_1405_pp0_iter2_reg;
wire   [0:0] icmp_ln86_301_fu_416_p2;
reg   [0:0] icmp_ln86_301_reg_1410;
reg   [0:0] icmp_ln86_301_reg_1410_pp0_iter1_reg;
reg   [0:0] icmp_ln86_301_reg_1410_pp0_iter2_reg;
wire   [0:0] icmp_ln86_302_fu_422_p2;
reg   [0:0] icmp_ln86_302_reg_1415;
reg   [0:0] icmp_ln86_302_reg_1415_pp0_iter1_reg;
reg   [0:0] icmp_ln86_302_reg_1415_pp0_iter2_reg;
reg   [0:0] icmp_ln86_302_reg_1415_pp0_iter3_reg;
wire   [0:0] icmp_ln86_303_fu_428_p2;
reg   [0:0] icmp_ln86_303_reg_1420;
reg   [0:0] icmp_ln86_303_reg_1420_pp0_iter1_reg;
reg   [0:0] icmp_ln86_303_reg_1420_pp0_iter2_reg;
reg   [0:0] icmp_ln86_303_reg_1420_pp0_iter3_reg;
wire   [0:0] icmp_ln86_304_fu_434_p2;
reg   [0:0] icmp_ln86_304_reg_1425;
reg   [0:0] icmp_ln86_304_reg_1425_pp0_iter1_reg;
reg   [0:0] icmp_ln86_304_reg_1425_pp0_iter2_reg;
reg   [0:0] icmp_ln86_304_reg_1425_pp0_iter3_reg;
wire   [0:0] icmp_ln86_305_fu_440_p2;
reg   [0:0] icmp_ln86_305_reg_1430;
reg   [0:0] icmp_ln86_305_reg_1430_pp0_iter1_reg;
reg   [0:0] icmp_ln86_305_reg_1430_pp0_iter2_reg;
reg   [0:0] icmp_ln86_305_reg_1430_pp0_iter3_reg;
reg   [0:0] icmp_ln86_305_reg_1430_pp0_iter4_reg;
wire   [0:0] icmp_ln86_306_fu_446_p2;
reg   [0:0] icmp_ln86_306_reg_1435;
reg   [0:0] icmp_ln86_306_reg_1435_pp0_iter1_reg;
reg   [0:0] icmp_ln86_306_reg_1435_pp0_iter2_reg;
reg   [0:0] icmp_ln86_306_reg_1435_pp0_iter3_reg;
reg   [0:0] icmp_ln86_306_reg_1435_pp0_iter4_reg;
wire   [0:0] icmp_ln86_307_fu_452_p2;
reg   [0:0] icmp_ln86_307_reg_1440;
reg   [0:0] icmp_ln86_307_reg_1440_pp0_iter1_reg;
reg   [0:0] icmp_ln86_307_reg_1440_pp0_iter2_reg;
reg   [0:0] icmp_ln86_307_reg_1440_pp0_iter3_reg;
reg   [0:0] icmp_ln86_307_reg_1440_pp0_iter4_reg;
wire   [0:0] icmp_ln86_308_fu_458_p2;
reg   [0:0] icmp_ln86_308_reg_1445;
reg   [0:0] icmp_ln86_308_reg_1445_pp0_iter1_reg;
reg   [0:0] icmp_ln86_308_reg_1445_pp0_iter2_reg;
reg   [0:0] icmp_ln86_308_reg_1445_pp0_iter3_reg;
reg   [0:0] icmp_ln86_308_reg_1445_pp0_iter4_reg;
reg   [0:0] icmp_ln86_308_reg_1445_pp0_iter5_reg;
wire   [0:0] icmp_ln86_309_fu_464_p2;
reg   [0:0] icmp_ln86_309_reg_1450;
reg   [0:0] icmp_ln86_309_reg_1450_pp0_iter1_reg;
reg   [0:0] icmp_ln86_309_reg_1450_pp0_iter2_reg;
reg   [0:0] icmp_ln86_309_reg_1450_pp0_iter3_reg;
reg   [0:0] icmp_ln86_309_reg_1450_pp0_iter4_reg;
reg   [0:0] icmp_ln86_309_reg_1450_pp0_iter5_reg;
wire   [0:0] icmp_ln86_310_fu_470_p2;
reg   [0:0] icmp_ln86_310_reg_1455;
reg   [0:0] icmp_ln86_310_reg_1455_pp0_iter1_reg;
reg   [0:0] icmp_ln86_310_reg_1455_pp0_iter2_reg;
reg   [0:0] icmp_ln86_310_reg_1455_pp0_iter3_reg;
reg   [0:0] icmp_ln86_310_reg_1455_pp0_iter4_reg;
reg   [0:0] icmp_ln86_310_reg_1455_pp0_iter5_reg;
wire   [0:0] icmp_ln86_311_fu_476_p2;
reg   [0:0] icmp_ln86_311_reg_1460;
reg   [0:0] icmp_ln86_311_reg_1460_pp0_iter1_reg;
reg   [0:0] icmp_ln86_311_reg_1460_pp0_iter2_reg;
reg   [0:0] icmp_ln86_311_reg_1460_pp0_iter3_reg;
reg   [0:0] icmp_ln86_311_reg_1460_pp0_iter4_reg;
reg   [0:0] icmp_ln86_311_reg_1460_pp0_iter5_reg;
reg   [0:0] icmp_ln86_311_reg_1460_pp0_iter6_reg;
wire   [0:0] xor_ln104_fu_482_p2;
reg   [0:0] xor_ln104_reg_1465;
wire   [0:0] and_ln104_61_fu_497_p2;
reg   [0:0] and_ln104_61_reg_1471;
reg   [0:0] and_ln104_61_reg_1471_pp0_iter2_reg;
reg   [0:0] and_ln104_61_reg_1471_pp0_iter3_reg;
reg   [0:0] and_ln104_61_reg_1471_pp0_iter4_reg;
reg   [0:0] and_ln104_61_reg_1471_pp0_iter5_reg;
reg   [0:0] and_ln104_61_reg_1471_pp0_iter6_reg;
reg   [0:0] and_ln104_61_reg_1471_pp0_iter7_reg;
wire   [0:0] and_ln102_272_fu_502_p2;
reg   [0:0] and_ln102_272_reg_1478;
wire   [0:0] and_ln102_274_fu_506_p2;
reg   [0:0] and_ln102_274_reg_1484;
reg   [0:0] and_ln102_274_reg_1484_pp0_iter2_reg;
reg   [0:0] and_ln102_274_reg_1484_pp0_iter3_reg;
reg   [0:0] and_ln102_274_reg_1484_pp0_iter4_reg;
wire   [0:0] and_ln102_276_fu_522_p2;
reg   [0:0] and_ln102_276_reg_1491;
wire   [0:0] and_ln102_281_fu_527_p2;
reg   [0:0] and_ln102_281_reg_1497;
reg   [0:0] and_ln102_281_reg_1497_pp0_iter2_reg;
reg   [0:0] and_ln102_281_reg_1497_pp0_iter3_reg;
reg   [0:0] and_ln102_281_reg_1497_pp0_iter4_reg;
wire   [0:0] and_ln104_66_fu_537_p2;
reg   [0:0] and_ln104_66_reg_1503;
wire   [0:0] or_ln117_297_fu_553_p2;
reg   [0:0] or_ln117_297_reg_1511;
wire   [0:0] and_ln104_fu_563_p2;
reg   [0:0] and_ln104_reg_1516;
wire   [0:0] and_ln104_62_fu_573_p2;
reg   [0:0] and_ln104_62_reg_1522;
wire   [0:0] and_ln102_273_fu_578_p2;
reg   [0:0] and_ln102_273_reg_1527;
reg   [0:0] and_ln102_273_reg_1527_pp0_iter3_reg;
wire   [0:0] and_ln102_277_fu_588_p2;
reg   [0:0] and_ln102_277_reg_1534;
wire   [0:0] or_ln117_268_fu_645_p2;
reg   [0:0] or_ln117_268_reg_1539;
wire   [2:0] select_ln117_275_fu_657_p3;
reg   [2:0] select_ln117_275_reg_1544;
wire   [0:0] or_ln117_270_fu_665_p2;
reg   [0:0] or_ln117_270_reg_1549;
wire   [0:0] or_ln117_272_fu_671_p2;
reg   [0:0] or_ln117_272_reg_1555;
wire   [0:0] and_ln104_63_fu_680_p2;
reg   [0:0] and_ln104_63_reg_1564;
wire   [0:0] and_ln102_279_fu_694_p2;
reg   [0:0] and_ln102_279_reg_1569;
wire   [0:0] or_ln117_274_fu_766_p2;
reg   [0:0] or_ln117_274_reg_1575;
wire   [3:0] select_ln117_281_fu_779_p3;
reg   [3:0] select_ln117_281_reg_1580;
wire   [0:0] or_ln117_276_fu_787_p2;
reg   [0:0] or_ln117_276_reg_1585;
wire   [0:0] or_ln117_280_fu_791_p2;
reg   [0:0] or_ln117_280_reg_1592;
reg   [0:0] or_ln117_280_reg_1592_pp0_iter4_reg;
wire   [0:0] and_ln102_280_fu_805_p2;
reg   [0:0] and_ln102_280_reg_1600;
wire   [4:0] select_ln117_287_fu_895_p3;
reg   [4:0] select_ln117_287_reg_1605;
wire   [0:0] or_ln117_282_fu_902_p2;
reg   [0:0] or_ln117_282_reg_1610;
wire   [0:0] and_ln102_275_fu_907_p2;
reg   [0:0] and_ln102_275_reg_1616;
wire   [0:0] and_ln104_65_fu_916_p2;
reg   [0:0] and_ln104_65_reg_1622;
reg   [0:0] and_ln104_65_reg_1622_pp0_iter6_reg;
wire   [0:0] and_ln102_282_fu_926_p2;
reg   [0:0] and_ln102_282_reg_1628;
wire   [0:0] or_ln117_286_fu_999_p2;
reg   [0:0] or_ln117_286_reg_1633;
reg   [0:0] or_ln117_286_reg_1633_pp0_iter6_reg;
reg   [0:0] or_ln117_286_reg_1633_pp0_iter7_reg;
wire   [4:0] select_ln117_293_fu_1012_p3;
reg   [4:0] select_ln117_293_reg_1640;
wire   [0:0] or_ln117_288_fu_1020_p2;
reg   [0:0] or_ln117_288_reg_1645;
wire   [0:0] or_ln117_292_fu_1104_p2;
reg   [0:0] or_ln117_292_reg_1651;
wire   [4:0] select_ln117_299_fu_1118_p3;
reg   [4:0] select_ln117_299_reg_1656;
wire   [11:0] tmp_fu_1153_p65;
reg   [11:0] tmp_reg_1661;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_139_fu_492_p2;
wire   [0:0] and_ln102_fu_488_p2;
wire   [0:0] xor_ln104_142_fu_511_p2;
wire   [0:0] and_ln104_64_fu_516_p2;
wire   [0:0] xor_ln104_149_fu_532_p2;
wire   [0:0] or_ln117_295_fu_543_p2;
wire   [0:0] or_ln117_296_fu_548_p2;
wire   [0:0] xor_ln104_138_fu_558_p2;
wire   [0:0] xor_ln104_140_fu_568_p2;
wire   [0:0] xor_ln104_144_fu_583_p2;
wire   [0:0] and_ln102_299_fu_597_p2;
wire   [0:0] and_ln102_284_fu_593_p2;
wire   [0:0] or_ln117_fu_607_p2;
wire   [1:0] zext_ln117_fu_612_p1;
wire   [0:0] or_ln117_266_fu_615_p2;
wire   [0:0] and_ln102_285_fu_602_p2;
wire   [1:0] select_ln117_fu_619_p3;
wire   [1:0] select_ln117_273_fu_633_p3;
wire   [0:0] or_ln117_267_fu_627_p2;
wire   [2:0] zext_ln117_31_fu_641_p1;
wire   [2:0] select_ln117_274_fu_649_p3;
wire   [0:0] xor_ln104_141_fu_675_p2;
wire   [0:0] xor_ln104_145_fu_685_p2;
wire   [0:0] and_ln102_300_fu_703_p2;
wire   [0:0] and_ln102_278_fu_690_p2;
wire   [0:0] and_ln102_286_fu_699_p2;
wire   [0:0] or_ln117_269_fu_718_p2;
wire   [0:0] and_ln102_287_fu_708_p2;
wire   [2:0] select_ln117_276_fu_723_p3;
wire   [2:0] select_ln117_277_fu_735_p3;
wire   [0:0] or_ln117_271_fu_730_p2;
wire   [3:0] zext_ln117_32_fu_742_p1;
wire   [0:0] and_ln102_288_fu_713_p2;
wire   [3:0] select_ln117_278_fu_746_p3;
wire   [0:0] or_ln117_273_fu_754_p2;
wire   [3:0] select_ln117_279_fu_759_p3;
wire   [3:0] select_ln117_280_fu_771_p3;
wire   [0:0] xor_ln104_146_fu_795_p2;
wire   [0:0] and_ln102_301_fu_809_p2;
wire   [0:0] xor_ln104_147_fu_800_p2;
wire   [0:0] and_ln102_302_fu_823_p2;
wire   [0:0] and_ln102_289_fu_814_p2;
wire   [0:0] or_ln117_275_fu_833_p2;
wire   [0:0] and_ln102_290_fu_819_p2;
wire   [3:0] select_ln117_282_fu_838_p3;
wire   [0:0] or_ln117_277_fu_845_p2;
wire   [3:0] select_ln117_283_fu_850_p3;
wire   [0:0] or_ln117_278_fu_857_p2;
wire   [0:0] and_ln102_291_fu_828_p2;
wire   [3:0] select_ln117_284_fu_861_p3;
wire   [3:0] select_ln117_285_fu_875_p3;
wire   [0:0] or_ln117_279_fu_869_p2;
wire   [4:0] zext_ln117_33_fu_883_p1;
wire   [4:0] select_ln117_286_fu_887_p3;
wire   [0:0] xor_ln104_143_fu_911_p2;
wire   [0:0] xor_ln104_148_fu_921_p2;
wire   [0:0] and_ln102_303_fu_935_p2;
wire   [0:0] and_ln102_292_fu_931_p2;
wire   [0:0] or_ln117_281_fu_949_p2;
wire   [0:0] and_ln102_293_fu_940_p2;
wire   [4:0] select_ln117_288_fu_954_p3;
wire   [0:0] or_ln117_283_fu_961_p2;
wire   [4:0] select_ln117_289_fu_966_p3;
wire   [0:0] or_ln117_284_fu_973_p2;
wire   [0:0] and_ln102_294_fu_945_p2;
wire   [4:0] select_ln117_290_fu_977_p3;
wire   [0:0] or_ln117_285_fu_985_p2;
wire   [4:0] select_ln117_291_fu_991_p3;
wire   [4:0] select_ln117_292_fu_1004_p3;
wire   [0:0] xor_ln104_150_fu_1026_p2;
wire   [0:0] and_ln102_304_fu_1039_p2;
wire   [0:0] and_ln102_283_fu_1031_p2;
wire   [0:0] and_ln102_295_fu_1035_p2;
wire   [0:0] or_ln117_287_fu_1054_p2;
wire   [0:0] and_ln102_296_fu_1044_p2;
wire   [4:0] select_ln117_294_fu_1059_p3;
wire   [0:0] or_ln117_289_fu_1066_p2;
wire   [4:0] select_ln117_295_fu_1071_p3;
wire   [0:0] or_ln117_290_fu_1078_p2;
wire   [0:0] and_ln102_297_fu_1049_p2;
wire   [4:0] select_ln117_296_fu_1082_p3;
wire   [0:0] or_ln117_291_fu_1090_p2;
wire   [4:0] select_ln117_297_fu_1096_p3;
wire   [4:0] select_ln117_298_fu_1110_p3;
wire   [0:0] xor_ln104_151_fu_1126_p2;
wire   [0:0] and_ln102_305_fu_1131_p2;
wire   [0:0] and_ln102_298_fu_1136_p2;
wire   [0:0] or_ln117_293_fu_1141_p2;
wire   [11:0] tmp_fu_1153_p63;
wire   [4:0] tmp_fu_1153_p64;
wire   [0:0] or_ln117_294_fu_1285_p2;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
wire   [4:0] tmp_fu_1153_p1;
wire   [4:0] tmp_fu_1153_p3;
wire   [4:0] tmp_fu_1153_p5;
wire   [4:0] tmp_fu_1153_p7;
wire   [4:0] tmp_fu_1153_p9;
wire   [4:0] tmp_fu_1153_p11;
wire   [4:0] tmp_fu_1153_p13;
wire   [4:0] tmp_fu_1153_p15;
wire   [4:0] tmp_fu_1153_p17;
wire   [4:0] tmp_fu_1153_p19;
wire   [4:0] tmp_fu_1153_p21;
wire   [4:0] tmp_fu_1153_p23;
wire   [4:0] tmp_fu_1153_p25;
wire   [4:0] tmp_fu_1153_p27;
wire   [4:0] tmp_fu_1153_p29;
wire   [4:0] tmp_fu_1153_p31;
wire  signed [4:0] tmp_fu_1153_p33;
wire  signed [4:0] tmp_fu_1153_p35;
wire  signed [4:0] tmp_fu_1153_p37;
wire  signed [4:0] tmp_fu_1153_p39;
wire  signed [4:0] tmp_fu_1153_p41;
wire  signed [4:0] tmp_fu_1153_p43;
wire  signed [4:0] tmp_fu_1153_p45;
wire  signed [4:0] tmp_fu_1153_p47;
wire  signed [4:0] tmp_fu_1153_p49;
wire  signed [4:0] tmp_fu_1153_p51;
wire  signed [4:0] tmp_fu_1153_p53;
wire  signed [4:0] tmp_fu_1153_p55;
wire  signed [4:0] tmp_fu_1153_p57;
wire  signed [4:0] tmp_fu_1153_p59;
wire  signed [4:0] tmp_fu_1153_p61;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_63_5_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_63_5_12_1_1_U140(
    .din0(12'd707),
    .din1(12'd64),
    .din2(12'd3938),
    .din3(12'd3772),
    .din4(12'd201),
    .din5(12'd3986),
    .din6(12'd3812),
    .din7(12'd3740),
    .din8(12'd4058),
    .din9(12'd295),
    .din10(12'd15),
    .din11(12'd3478),
    .din12(12'd3996),
    .din13(12'd544),
    .din14(12'd338),
    .din15(12'd299),
    .din16(12'd3689),
    .din17(12'd481),
    .din18(12'd1131),
    .din19(12'd219),
    .din20(12'd3552),
    .din21(12'd4075),
    .din22(12'd3542),
    .din23(12'd279),
    .din24(12'd3564),
    .din25(12'd3359),
    .din26(12'd3660),
    .din27(12'd3482),
    .din28(12'd3549),
    .din29(12'd3571),
    .din30(12'd3617),
    .def(tmp_fu_1153_p63),
    .sel(tmp_fu_1153_p64),
    .dout(tmp_fu_1153_p65)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_272_reg_1478 <= and_ln102_272_fu_502_p2;
        and_ln102_273_reg_1527 <= and_ln102_273_fu_578_p2;
        and_ln102_273_reg_1527_pp0_iter3_reg <= and_ln102_273_reg_1527;
        and_ln102_274_reg_1484 <= and_ln102_274_fu_506_p2;
        and_ln102_274_reg_1484_pp0_iter2_reg <= and_ln102_274_reg_1484;
        and_ln102_274_reg_1484_pp0_iter3_reg <= and_ln102_274_reg_1484_pp0_iter2_reg;
        and_ln102_274_reg_1484_pp0_iter4_reg <= and_ln102_274_reg_1484_pp0_iter3_reg;
        and_ln102_275_reg_1616 <= and_ln102_275_fu_907_p2;
        and_ln102_276_reg_1491 <= and_ln102_276_fu_522_p2;
        and_ln102_277_reg_1534 <= and_ln102_277_fu_588_p2;
        and_ln102_279_reg_1569 <= and_ln102_279_fu_694_p2;
        and_ln102_280_reg_1600 <= and_ln102_280_fu_805_p2;
        and_ln102_281_reg_1497 <= and_ln102_281_fu_527_p2;
        and_ln102_281_reg_1497_pp0_iter2_reg <= and_ln102_281_reg_1497;
        and_ln102_281_reg_1497_pp0_iter3_reg <= and_ln102_281_reg_1497_pp0_iter2_reg;
        and_ln102_281_reg_1497_pp0_iter4_reg <= and_ln102_281_reg_1497_pp0_iter3_reg;
        and_ln102_282_reg_1628 <= and_ln102_282_fu_926_p2;
        and_ln104_61_reg_1471 <= and_ln104_61_fu_497_p2;
        and_ln104_61_reg_1471_pp0_iter2_reg <= and_ln104_61_reg_1471;
        and_ln104_61_reg_1471_pp0_iter3_reg <= and_ln104_61_reg_1471_pp0_iter2_reg;
        and_ln104_61_reg_1471_pp0_iter4_reg <= and_ln104_61_reg_1471_pp0_iter3_reg;
        and_ln104_61_reg_1471_pp0_iter5_reg <= and_ln104_61_reg_1471_pp0_iter4_reg;
        and_ln104_61_reg_1471_pp0_iter6_reg <= and_ln104_61_reg_1471_pp0_iter5_reg;
        and_ln104_61_reg_1471_pp0_iter7_reg <= and_ln104_61_reg_1471_pp0_iter6_reg;
        and_ln104_62_reg_1522 <= and_ln104_62_fu_573_p2;
        and_ln104_63_reg_1564 <= and_ln104_63_fu_680_p2;
        and_ln104_65_reg_1622 <= and_ln104_65_fu_916_p2;
        and_ln104_65_reg_1622_pp0_iter6_reg <= and_ln104_65_reg_1622;
        and_ln104_66_reg_1503 <= and_ln104_66_fu_537_p2;
        and_ln104_reg_1516 <= and_ln104_fu_563_p2;
        icmp_ln86_283_reg_1302 <= icmp_ln86_283_fu_308_p2;
        icmp_ln86_283_reg_1302_pp0_iter1_reg <= icmp_ln86_283_reg_1302;
        icmp_ln86_284_reg_1310 <= icmp_ln86_284_fu_314_p2;
        icmp_ln86_285_reg_1316 <= icmp_ln86_285_fu_320_p2;
        icmp_ln86_285_reg_1316_pp0_iter1_reg <= icmp_ln86_285_reg_1316;
        icmp_ln86_286_reg_1322 <= icmp_ln86_286_fu_326_p2;
        icmp_ln86_286_reg_1322_pp0_iter1_reg <= icmp_ln86_286_reg_1322;
        icmp_ln86_286_reg_1322_pp0_iter2_reg <= icmp_ln86_286_reg_1322_pp0_iter1_reg;
        icmp_ln86_287_reg_1328 <= icmp_ln86_287_fu_332_p2;
        icmp_ln86_288_reg_1335 <= icmp_ln86_288_fu_338_p2;
        icmp_ln86_288_reg_1335_pp0_iter1_reg <= icmp_ln86_288_reg_1335;
        icmp_ln86_288_reg_1335_pp0_iter2_reg <= icmp_ln86_288_reg_1335_pp0_iter1_reg;
        icmp_ln86_288_reg_1335_pp0_iter3_reg <= icmp_ln86_288_reg_1335_pp0_iter2_reg;
        icmp_ln86_288_reg_1335_pp0_iter4_reg <= icmp_ln86_288_reg_1335_pp0_iter3_reg;
        icmp_ln86_289_reg_1341 <= icmp_ln86_289_fu_344_p2;
        icmp_ln86_289_reg_1341_pp0_iter1_reg <= icmp_ln86_289_reg_1341;
        icmp_ln86_290_reg_1347 <= icmp_ln86_290_fu_350_p2;
        icmp_ln86_290_reg_1347_pp0_iter1_reg <= icmp_ln86_290_reg_1347;
        icmp_ln86_290_reg_1347_pp0_iter2_reg <= icmp_ln86_290_reg_1347_pp0_iter1_reg;
        icmp_ln86_291_reg_1353 <= icmp_ln86_291_fu_356_p2;
        icmp_ln86_291_reg_1353_pp0_iter1_reg <= icmp_ln86_291_reg_1353;
        icmp_ln86_291_reg_1353_pp0_iter2_reg <= icmp_ln86_291_reg_1353_pp0_iter1_reg;
        icmp_ln86_291_reg_1353_pp0_iter3_reg <= icmp_ln86_291_reg_1353_pp0_iter2_reg;
        icmp_ln86_292_reg_1359 <= icmp_ln86_292_fu_362_p2;
        icmp_ln86_292_reg_1359_pp0_iter1_reg <= icmp_ln86_292_reg_1359;
        icmp_ln86_292_reg_1359_pp0_iter2_reg <= icmp_ln86_292_reg_1359_pp0_iter1_reg;
        icmp_ln86_292_reg_1359_pp0_iter3_reg <= icmp_ln86_292_reg_1359_pp0_iter2_reg;
        icmp_ln86_293_reg_1365 <= icmp_ln86_293_fu_368_p2;
        icmp_ln86_293_reg_1365_pp0_iter1_reg <= icmp_ln86_293_reg_1365;
        icmp_ln86_293_reg_1365_pp0_iter2_reg <= icmp_ln86_293_reg_1365_pp0_iter1_reg;
        icmp_ln86_293_reg_1365_pp0_iter3_reg <= icmp_ln86_293_reg_1365_pp0_iter2_reg;
        icmp_ln86_293_reg_1365_pp0_iter4_reg <= icmp_ln86_293_reg_1365_pp0_iter3_reg;
        icmp_ln86_294_reg_1371 <= icmp_ln86_294_fu_374_p2;
        icmp_ln86_295_reg_1378 <= icmp_ln86_295_fu_380_p2;
        icmp_ln86_295_reg_1378_pp0_iter1_reg <= icmp_ln86_295_reg_1378;
        icmp_ln86_295_reg_1378_pp0_iter2_reg <= icmp_ln86_295_reg_1378_pp0_iter1_reg;
        icmp_ln86_295_reg_1378_pp0_iter3_reg <= icmp_ln86_295_reg_1378_pp0_iter2_reg;
        icmp_ln86_295_reg_1378_pp0_iter4_reg <= icmp_ln86_295_reg_1378_pp0_iter3_reg;
        icmp_ln86_295_reg_1378_pp0_iter5_reg <= icmp_ln86_295_reg_1378_pp0_iter4_reg;
        icmp_ln86_296_reg_1384 <= icmp_ln86_296_fu_386_p2;
        icmp_ln86_296_reg_1384_pp0_iter1_reg <= icmp_ln86_296_reg_1384;
        icmp_ln86_296_reg_1384_pp0_iter2_reg <= icmp_ln86_296_reg_1384_pp0_iter1_reg;
        icmp_ln86_296_reg_1384_pp0_iter3_reg <= icmp_ln86_296_reg_1384_pp0_iter2_reg;
        icmp_ln86_296_reg_1384_pp0_iter4_reg <= icmp_ln86_296_reg_1384_pp0_iter3_reg;
        icmp_ln86_296_reg_1384_pp0_iter5_reg <= icmp_ln86_296_reg_1384_pp0_iter4_reg;
        icmp_ln86_296_reg_1384_pp0_iter6_reg <= icmp_ln86_296_reg_1384_pp0_iter5_reg;
        icmp_ln86_297_reg_1390 <= icmp_ln86_297_fu_392_p2;
        icmp_ln86_297_reg_1390_pp0_iter1_reg <= icmp_ln86_297_reg_1390;
        icmp_ln86_298_reg_1395 <= icmp_ln86_298_fu_398_p2;
        icmp_ln86_298_reg_1395_pp0_iter1_reg <= icmp_ln86_298_reg_1395;
        icmp_ln86_299_reg_1400 <= icmp_ln86_299_fu_404_p2;
        icmp_ln86_299_reg_1400_pp0_iter1_reg <= icmp_ln86_299_reg_1400;
        icmp_ln86_299_reg_1400_pp0_iter2_reg <= icmp_ln86_299_reg_1400_pp0_iter1_reg;
        icmp_ln86_300_reg_1405 <= icmp_ln86_300_fu_410_p2;
        icmp_ln86_300_reg_1405_pp0_iter1_reg <= icmp_ln86_300_reg_1405;
        icmp_ln86_300_reg_1405_pp0_iter2_reg <= icmp_ln86_300_reg_1405_pp0_iter1_reg;
        icmp_ln86_301_reg_1410 <= icmp_ln86_301_fu_416_p2;
        icmp_ln86_301_reg_1410_pp0_iter1_reg <= icmp_ln86_301_reg_1410;
        icmp_ln86_301_reg_1410_pp0_iter2_reg <= icmp_ln86_301_reg_1410_pp0_iter1_reg;
        icmp_ln86_302_reg_1415 <= icmp_ln86_302_fu_422_p2;
        icmp_ln86_302_reg_1415_pp0_iter1_reg <= icmp_ln86_302_reg_1415;
        icmp_ln86_302_reg_1415_pp0_iter2_reg <= icmp_ln86_302_reg_1415_pp0_iter1_reg;
        icmp_ln86_302_reg_1415_pp0_iter3_reg <= icmp_ln86_302_reg_1415_pp0_iter2_reg;
        icmp_ln86_303_reg_1420 <= icmp_ln86_303_fu_428_p2;
        icmp_ln86_303_reg_1420_pp0_iter1_reg <= icmp_ln86_303_reg_1420;
        icmp_ln86_303_reg_1420_pp0_iter2_reg <= icmp_ln86_303_reg_1420_pp0_iter1_reg;
        icmp_ln86_303_reg_1420_pp0_iter3_reg <= icmp_ln86_303_reg_1420_pp0_iter2_reg;
        icmp_ln86_304_reg_1425 <= icmp_ln86_304_fu_434_p2;
        icmp_ln86_304_reg_1425_pp0_iter1_reg <= icmp_ln86_304_reg_1425;
        icmp_ln86_304_reg_1425_pp0_iter2_reg <= icmp_ln86_304_reg_1425_pp0_iter1_reg;
        icmp_ln86_304_reg_1425_pp0_iter3_reg <= icmp_ln86_304_reg_1425_pp0_iter2_reg;
        icmp_ln86_305_reg_1430 <= icmp_ln86_305_fu_440_p2;
        icmp_ln86_305_reg_1430_pp0_iter1_reg <= icmp_ln86_305_reg_1430;
        icmp_ln86_305_reg_1430_pp0_iter2_reg <= icmp_ln86_305_reg_1430_pp0_iter1_reg;
        icmp_ln86_305_reg_1430_pp0_iter3_reg <= icmp_ln86_305_reg_1430_pp0_iter2_reg;
        icmp_ln86_305_reg_1430_pp0_iter4_reg <= icmp_ln86_305_reg_1430_pp0_iter3_reg;
        icmp_ln86_306_reg_1435 <= icmp_ln86_306_fu_446_p2;
        icmp_ln86_306_reg_1435_pp0_iter1_reg <= icmp_ln86_306_reg_1435;
        icmp_ln86_306_reg_1435_pp0_iter2_reg <= icmp_ln86_306_reg_1435_pp0_iter1_reg;
        icmp_ln86_306_reg_1435_pp0_iter3_reg <= icmp_ln86_306_reg_1435_pp0_iter2_reg;
        icmp_ln86_306_reg_1435_pp0_iter4_reg <= icmp_ln86_306_reg_1435_pp0_iter3_reg;
        icmp_ln86_307_reg_1440 <= icmp_ln86_307_fu_452_p2;
        icmp_ln86_307_reg_1440_pp0_iter1_reg <= icmp_ln86_307_reg_1440;
        icmp_ln86_307_reg_1440_pp0_iter2_reg <= icmp_ln86_307_reg_1440_pp0_iter1_reg;
        icmp_ln86_307_reg_1440_pp0_iter3_reg <= icmp_ln86_307_reg_1440_pp0_iter2_reg;
        icmp_ln86_307_reg_1440_pp0_iter4_reg <= icmp_ln86_307_reg_1440_pp0_iter3_reg;
        icmp_ln86_308_reg_1445 <= icmp_ln86_308_fu_458_p2;
        icmp_ln86_308_reg_1445_pp0_iter1_reg <= icmp_ln86_308_reg_1445;
        icmp_ln86_308_reg_1445_pp0_iter2_reg <= icmp_ln86_308_reg_1445_pp0_iter1_reg;
        icmp_ln86_308_reg_1445_pp0_iter3_reg <= icmp_ln86_308_reg_1445_pp0_iter2_reg;
        icmp_ln86_308_reg_1445_pp0_iter4_reg <= icmp_ln86_308_reg_1445_pp0_iter3_reg;
        icmp_ln86_308_reg_1445_pp0_iter5_reg <= icmp_ln86_308_reg_1445_pp0_iter4_reg;
        icmp_ln86_309_reg_1450 <= icmp_ln86_309_fu_464_p2;
        icmp_ln86_309_reg_1450_pp0_iter1_reg <= icmp_ln86_309_reg_1450;
        icmp_ln86_309_reg_1450_pp0_iter2_reg <= icmp_ln86_309_reg_1450_pp0_iter1_reg;
        icmp_ln86_309_reg_1450_pp0_iter3_reg <= icmp_ln86_309_reg_1450_pp0_iter2_reg;
        icmp_ln86_309_reg_1450_pp0_iter4_reg <= icmp_ln86_309_reg_1450_pp0_iter3_reg;
        icmp_ln86_309_reg_1450_pp0_iter5_reg <= icmp_ln86_309_reg_1450_pp0_iter4_reg;
        icmp_ln86_310_reg_1455 <= icmp_ln86_310_fu_470_p2;
        icmp_ln86_310_reg_1455_pp0_iter1_reg <= icmp_ln86_310_reg_1455;
        icmp_ln86_310_reg_1455_pp0_iter2_reg <= icmp_ln86_310_reg_1455_pp0_iter1_reg;
        icmp_ln86_310_reg_1455_pp0_iter3_reg <= icmp_ln86_310_reg_1455_pp0_iter2_reg;
        icmp_ln86_310_reg_1455_pp0_iter4_reg <= icmp_ln86_310_reg_1455_pp0_iter3_reg;
        icmp_ln86_310_reg_1455_pp0_iter5_reg <= icmp_ln86_310_reg_1455_pp0_iter4_reg;
        icmp_ln86_311_reg_1460 <= icmp_ln86_311_fu_476_p2;
        icmp_ln86_311_reg_1460_pp0_iter1_reg <= icmp_ln86_311_reg_1460;
        icmp_ln86_311_reg_1460_pp0_iter2_reg <= icmp_ln86_311_reg_1460_pp0_iter1_reg;
        icmp_ln86_311_reg_1460_pp0_iter3_reg <= icmp_ln86_311_reg_1460_pp0_iter2_reg;
        icmp_ln86_311_reg_1460_pp0_iter4_reg <= icmp_ln86_311_reg_1460_pp0_iter3_reg;
        icmp_ln86_311_reg_1460_pp0_iter5_reg <= icmp_ln86_311_reg_1460_pp0_iter4_reg;
        icmp_ln86_311_reg_1460_pp0_iter6_reg <= icmp_ln86_311_reg_1460_pp0_iter5_reg;
        icmp_ln86_reg_1296 <= icmp_ln86_fu_302_p2;
        icmp_ln86_reg_1296_pp0_iter1_reg <= icmp_ln86_reg_1296;
        or_ln117_268_reg_1539 <= or_ln117_268_fu_645_p2;
        or_ln117_270_reg_1549 <= or_ln117_270_fu_665_p2;
        or_ln117_272_reg_1555 <= or_ln117_272_fu_671_p2;
        or_ln117_274_reg_1575 <= or_ln117_274_fu_766_p2;
        or_ln117_276_reg_1585 <= or_ln117_276_fu_787_p2;
        or_ln117_280_reg_1592 <= or_ln117_280_fu_791_p2;
        or_ln117_280_reg_1592_pp0_iter4_reg <= or_ln117_280_reg_1592;
        or_ln117_282_reg_1610 <= or_ln117_282_fu_902_p2;
        or_ln117_286_reg_1633 <= or_ln117_286_fu_999_p2;
        or_ln117_286_reg_1633_pp0_iter6_reg <= or_ln117_286_reg_1633;
        or_ln117_286_reg_1633_pp0_iter7_reg <= or_ln117_286_reg_1633_pp0_iter6_reg;
        or_ln117_288_reg_1645 <= or_ln117_288_fu_1020_p2;
        or_ln117_292_reg_1651 <= or_ln117_292_fu_1104_p2;
        or_ln117_297_reg_1511 <= or_ln117_297_fu_553_p2;
        select_ln117_275_reg_1544 <= select_ln117_275_fu_657_p3;
        select_ln117_281_reg_1580 <= select_ln117_281_fu_779_p3;
        select_ln117_287_reg_1605 <= select_ln117_287_fu_895_p3;
        select_ln117_293_reg_1640 <= select_ln117_293_fu_1012_p3;
        select_ln117_299_reg_1656 <= select_ln117_299_fu_1118_p3;
        tmp_reg_1661 <= tmp_fu_1153_p65;
        xor_ln104_reg_1465 <= xor_ln104_fu_482_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign and_ln102_272_fu_502_p2 = (icmp_ln86_285_reg_1316 & icmp_ln86_283_reg_1302);

assign and_ln102_273_fu_578_p2 = (icmp_ln86_286_reg_1322_pp0_iter1_reg & and_ln104_fu_563_p2);

assign and_ln102_274_fu_506_p2 = (icmp_ln86_287_reg_1328 & and_ln102_fu_488_p2);

assign and_ln102_275_fu_907_p2 = (icmp_ln86_288_reg_1335_pp0_iter4_reg & and_ln104_61_reg_1471_pp0_iter4_reg);

assign and_ln102_276_fu_522_p2 = (icmp_ln86_289_reg_1341 & and_ln102_272_fu_502_p2);

assign and_ln102_277_fu_588_p2 = (icmp_ln86_290_reg_1347_pp0_iter1_reg & and_ln104_62_fu_573_p2);

assign and_ln102_278_fu_690_p2 = (icmp_ln86_291_reg_1353_pp0_iter2_reg & and_ln102_273_reg_1527);

assign and_ln102_279_fu_694_p2 = (icmp_ln86_292_reg_1359_pp0_iter2_reg & and_ln104_63_fu_680_p2);

assign and_ln102_280_fu_805_p2 = (icmp_ln86_293_reg_1365_pp0_iter3_reg & and_ln102_274_reg_1484_pp0_iter3_reg);

assign and_ln102_281_fu_527_p2 = (icmp_ln86_294_reg_1371 & and_ln104_64_fu_516_p2);

assign and_ln102_282_fu_926_p2 = (icmp_ln86_295_reg_1378_pp0_iter4_reg & and_ln102_275_fu_907_p2);

assign and_ln102_283_fu_1031_p2 = (icmp_ln86_296_reg_1384_pp0_iter5_reg & and_ln104_65_reg_1622);

assign and_ln102_284_fu_593_p2 = (icmp_ln86_297_reg_1390_pp0_iter1_reg & and_ln102_276_reg_1491);

assign and_ln102_285_fu_602_p2 = (and_ln102_299_fu_597_p2 & and_ln102_272_reg_1478);

assign and_ln102_286_fu_699_p2 = (icmp_ln86_299_reg_1400_pp0_iter2_reg & and_ln102_277_reg_1534);

assign and_ln102_287_fu_708_p2 = (and_ln104_62_reg_1522 & and_ln102_300_fu_703_p2);

assign and_ln102_288_fu_713_p2 = (icmp_ln86_301_reg_1410_pp0_iter2_reg & and_ln102_278_fu_690_p2);

assign and_ln102_289_fu_814_p2 = (and_ln102_301_fu_809_p2 & and_ln102_273_reg_1527_pp0_iter3_reg);

assign and_ln102_290_fu_819_p2 = (icmp_ln86_303_reg_1420_pp0_iter3_reg & and_ln102_279_reg_1569);

assign and_ln102_291_fu_828_p2 = (and_ln104_63_reg_1564 & and_ln102_302_fu_823_p2);

assign and_ln102_292_fu_931_p2 = (icmp_ln86_305_reg_1430_pp0_iter4_reg & and_ln102_280_reg_1600);

assign and_ln102_293_fu_940_p2 = (and_ln102_303_fu_935_p2 & and_ln102_274_reg_1484_pp0_iter4_reg);

assign and_ln102_294_fu_945_p2 = (icmp_ln86_307_reg_1440_pp0_iter4_reg & and_ln102_281_reg_1497_pp0_iter4_reg);

assign and_ln102_295_fu_1035_p2 = (icmp_ln86_308_reg_1445_pp0_iter5_reg & and_ln102_282_reg_1628);

assign and_ln102_296_fu_1044_p2 = (and_ln102_304_fu_1039_p2 & and_ln102_275_reg_1616);

assign and_ln102_297_fu_1049_p2 = (icmp_ln86_310_reg_1455_pp0_iter5_reg & and_ln102_283_fu_1031_p2);

assign and_ln102_298_fu_1136_p2 = (and_ln104_65_reg_1622_pp0_iter6_reg & and_ln102_305_fu_1131_p2);

assign and_ln102_299_fu_597_p2 = (xor_ln104_144_fu_583_p2 & icmp_ln86_298_reg_1395_pp0_iter1_reg);

assign and_ln102_300_fu_703_p2 = (xor_ln104_145_fu_685_p2 & icmp_ln86_300_reg_1405_pp0_iter2_reg);

assign and_ln102_301_fu_809_p2 = (xor_ln104_146_fu_795_p2 & icmp_ln86_302_reg_1415_pp0_iter3_reg);

assign and_ln102_302_fu_823_p2 = (xor_ln104_147_fu_800_p2 & icmp_ln86_304_reg_1425_pp0_iter3_reg);

assign and_ln102_303_fu_935_p2 = (xor_ln104_148_fu_921_p2 & icmp_ln86_306_reg_1435_pp0_iter4_reg);

assign and_ln102_304_fu_1039_p2 = (xor_ln104_150_fu_1026_p2 & icmp_ln86_309_reg_1450_pp0_iter5_reg);

assign and_ln102_305_fu_1131_p2 = (xor_ln104_151_fu_1126_p2 & icmp_ln86_311_reg_1460_pp0_iter6_reg);

assign and_ln102_fu_488_p2 = (xor_ln104_reg_1465 & icmp_ln86_284_reg_1310);

assign and_ln104_61_fu_497_p2 = (xor_ln104_reg_1465 & xor_ln104_139_fu_492_p2);

assign and_ln104_62_fu_573_p2 = (xor_ln104_140_fu_568_p2 & icmp_ln86_283_reg_1302_pp0_iter1_reg);

assign and_ln104_63_fu_680_p2 = (xor_ln104_141_fu_675_p2 & and_ln104_reg_1516);

assign and_ln104_64_fu_516_p2 = (xor_ln104_142_fu_511_p2 & and_ln102_fu_488_p2);

assign and_ln104_65_fu_916_p2 = (xor_ln104_143_fu_911_p2 & and_ln104_61_reg_1471_pp0_iter4_reg);

assign and_ln104_66_fu_537_p2 = (xor_ln104_149_fu_532_p2 & and_ln104_64_fu_516_p2);

assign and_ln104_fu_563_p2 = (xor_ln104_138_fu_558_p2 & icmp_ln86_reg_1296_pp0_iter1_reg);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_294_fu_1285_p2[0:0] == 1'b1) ? tmp_reg_1661 : 12'd0);

assign icmp_ln86_283_fu_308_p2 = (($signed(p_read8_int_reg) < $signed(18'd153)) ? 1'b1 : 1'b0);

assign icmp_ln86_284_fu_314_p2 = (($signed(p_read9_int_reg) < $signed(18'd261417)) ? 1'b1 : 1'b0);

assign icmp_ln86_285_fu_320_p2 = (($signed(p_read2_int_reg) < $signed(18'd262042)) ? 1'b1 : 1'b0);

assign icmp_ln86_286_fu_326_p2 = (($signed(p_read4_int_reg) < $signed(18'd261976)) ? 1'b1 : 1'b0);

assign icmp_ln86_287_fu_332_p2 = (($signed(p_read8_int_reg) < $signed(18'd582)) ? 1'b1 : 1'b0);

assign icmp_ln86_288_fu_338_p2 = (($signed(p_read8_int_reg) < $signed(18'd574)) ? 1'b1 : 1'b0);

assign icmp_ln86_289_fu_344_p2 = (($signed(p_read8_int_reg) < $signed(18'd38)) ? 1'b1 : 1'b0);

assign icmp_ln86_290_fu_350_p2 = (($signed(p_read8_int_reg) < $signed(18'd37)) ? 1'b1 : 1'b0);

assign icmp_ln86_291_fu_356_p2 = (($signed(p_read9_int_reg) < $signed(18'd312)) ? 1'b1 : 1'b0);

assign icmp_ln86_292_fu_362_p2 = (($signed(p_read4_int_reg) < $signed(18'd41)) ? 1'b1 : 1'b0);

assign icmp_ln86_293_fu_368_p2 = (($signed(p_read4_int_reg) < $signed(18'd210)) ? 1'b1 : 1'b0);

assign icmp_ln86_294_fu_374_p2 = (($signed(p_read6_int_reg) < $signed(18'd459)) ? 1'b1 : 1'b0);

assign icmp_ln86_295_fu_380_p2 = (($signed(p_read9_int_reg) < $signed(18'd261747)) ? 1'b1 : 1'b0);

assign icmp_ln86_296_fu_386_p2 = (($signed(p_read7_int_reg) < $signed(18'd261672)) ? 1'b1 : 1'b0);

assign icmp_ln86_297_fu_392_p2 = (($signed(p_read9_int_reg) < $signed(18'd262078)) ? 1'b1 : 1'b0);

assign icmp_ln86_298_fu_398_p2 = (($signed(p_read5_int_reg) < $signed(18'd262045)) ? 1'b1 : 1'b0);

assign icmp_ln86_299_fu_404_p2 = (($signed(p_read9_int_reg) < $signed(18'd643)) ? 1'b1 : 1'b0);

assign icmp_ln86_300_fu_410_p2 = (($signed(p_read8_int_reg) < $signed(18'd124)) ? 1'b1 : 1'b0);

assign icmp_ln86_301_fu_416_p2 = (($signed(p_read4_int_reg) < $signed(18'd261870)) ? 1'b1 : 1'b0);

assign icmp_ln86_302_fu_422_p2 = (($signed(p_read3_int_reg) < $signed(18'd101)) ? 1'b1 : 1'b0);

assign icmp_ln86_303_fu_428_p2 = (($signed(p_read9_int_reg) < $signed(18'd262031)) ? 1'b1 : 1'b0);

assign icmp_ln86_304_fu_434_p2 = (($signed(p_read9_int_reg) < $signed(18'd261936)) ? 1'b1 : 1'b0);

assign icmp_ln86_305_fu_440_p2 = (($signed(p_read8_int_reg) < $signed(18'd488)) ? 1'b1 : 1'b0);

assign icmp_ln86_306_fu_446_p2 = (($signed(p_read1_int_reg) < $signed(18'd262137)) ? 1'b1 : 1'b0);

assign icmp_ln86_307_fu_452_p2 = (($signed(p_read8_int_reg) < $signed(18'd593)) ? 1'b1 : 1'b0);

assign icmp_ln86_308_fu_458_p2 = (($signed(p_read4_int_reg) < $signed(18'd238)) ? 1'b1 : 1'b0);

assign icmp_ln86_309_fu_464_p2 = (($signed(p_read4_int_reg) < $signed(18'd262040)) ? 1'b1 : 1'b0);

assign icmp_ln86_310_fu_470_p2 = (($signed(p_read4_int_reg) < $signed(18'd134)) ? 1'b1 : 1'b0);

assign icmp_ln86_311_fu_476_p2 = (($signed(p_read1_int_reg) < $signed(18'd261615)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_302_p2 = (($signed(p_read8_int_reg) < $signed(18'd439)) ? 1'b1 : 1'b0);

assign or_ln117_266_fu_615_p2 = (and_ln104_66_reg_1503 | and_ln102_276_reg_1491);

assign or_ln117_267_fu_627_p2 = (or_ln117_266_fu_615_p2 | and_ln102_285_fu_602_p2);

assign or_ln117_268_fu_645_p2 = (and_ln104_66_reg_1503 | and_ln102_272_reg_1478);

assign or_ln117_269_fu_718_p2 = (or_ln117_268_reg_1539 | and_ln102_286_fu_699_p2);

assign or_ln117_270_fu_665_p2 = (or_ln117_268_fu_645_p2 | and_ln102_277_fu_588_p2);

assign or_ln117_271_fu_730_p2 = (or_ln117_270_reg_1549 | and_ln102_287_fu_708_p2);

assign or_ln117_272_fu_671_p2 = (icmp_ln86_283_reg_1302_pp0_iter1_reg | and_ln104_66_reg_1503);

assign or_ln117_273_fu_754_p2 = (or_ln117_272_reg_1555 | and_ln102_288_fu_713_p2);

assign or_ln117_274_fu_766_p2 = (or_ln117_272_reg_1555 | and_ln102_278_fu_690_p2);

assign or_ln117_275_fu_833_p2 = (or_ln117_274_reg_1575 | and_ln102_289_fu_814_p2);

assign or_ln117_276_fu_787_p2 = (or_ln117_272_reg_1555 | and_ln102_273_reg_1527);

assign or_ln117_277_fu_845_p2 = (or_ln117_276_reg_1585 | and_ln102_290_fu_819_p2);

assign or_ln117_278_fu_857_p2 = (or_ln117_276_reg_1585 | and_ln102_279_reg_1569);

assign or_ln117_279_fu_869_p2 = (or_ln117_278_fu_857_p2 | and_ln102_291_fu_828_p2);

assign or_ln117_280_fu_791_p2 = (or_ln117_272_reg_1555 | and_ln104_reg_1516);

assign or_ln117_281_fu_949_p2 = (or_ln117_280_reg_1592_pp0_iter4_reg | and_ln102_292_fu_931_p2);

assign or_ln117_282_fu_902_p2 = (or_ln117_280_reg_1592 | and_ln102_280_fu_805_p2);

assign or_ln117_283_fu_961_p2 = (or_ln117_282_reg_1610 | and_ln102_293_fu_940_p2);

assign or_ln117_284_fu_973_p2 = (or_ln117_280_reg_1592_pp0_iter4_reg | and_ln102_274_reg_1484_pp0_iter4_reg);

assign or_ln117_285_fu_985_p2 = (or_ln117_284_fu_973_p2 | and_ln102_294_fu_945_p2);

assign or_ln117_286_fu_999_p2 = (or_ln117_284_fu_973_p2 | and_ln102_281_reg_1497_pp0_iter4_reg);

assign or_ln117_287_fu_1054_p2 = (or_ln117_286_reg_1633 | and_ln102_295_fu_1035_p2);

assign or_ln117_288_fu_1020_p2 = (or_ln117_286_fu_999_p2 | and_ln102_282_fu_926_p2);

assign or_ln117_289_fu_1066_p2 = (or_ln117_288_reg_1645 | and_ln102_296_fu_1044_p2);

assign or_ln117_290_fu_1078_p2 = (or_ln117_286_reg_1633 | and_ln102_275_reg_1616);

assign or_ln117_291_fu_1090_p2 = (or_ln117_290_fu_1078_p2 | and_ln102_297_fu_1049_p2);

assign or_ln117_292_fu_1104_p2 = (or_ln117_290_fu_1078_p2 | and_ln102_283_fu_1031_p2);

assign or_ln117_293_fu_1141_p2 = (or_ln117_292_reg_1651 | and_ln102_298_fu_1136_p2);

assign or_ln117_294_fu_1285_p2 = (or_ln117_286_reg_1633_pp0_iter7_reg | and_ln104_61_reg_1471_pp0_iter7_reg);

assign or_ln117_295_fu_543_p2 = (xor_ln104_139_fu_492_p2 | icmp_ln86_reg_1296);

assign or_ln117_296_fu_548_p2 = (or_ln117_295_fu_543_p2 | icmp_ln86_287_reg_1328);

assign or_ln117_297_fu_553_p2 = (or_ln117_296_fu_548_p2 | icmp_ln86_294_reg_1371);

assign or_ln117_fu_607_p2 = (and_ln104_66_reg_1503 | and_ln102_284_fu_593_p2);

assign select_ln117_273_fu_633_p3 = ((or_ln117_266_fu_615_p2[0:0] == 1'b1) ? select_ln117_fu_619_p3 : 2'd3);

assign select_ln117_274_fu_649_p3 = ((or_ln117_267_fu_627_p2[0:0] == 1'b1) ? zext_ln117_31_fu_641_p1 : 3'd4);

assign select_ln117_275_fu_657_p3 = ((or_ln117_268_fu_645_p2[0:0] == 1'b1) ? select_ln117_274_fu_649_p3 : 3'd5);

assign select_ln117_276_fu_723_p3 = ((or_ln117_269_fu_718_p2[0:0] == 1'b1) ? select_ln117_275_reg_1544 : 3'd6);

assign select_ln117_277_fu_735_p3 = ((or_ln117_270_reg_1549[0:0] == 1'b1) ? select_ln117_276_fu_723_p3 : 3'd7);

assign select_ln117_278_fu_746_p3 = ((or_ln117_271_fu_730_p2[0:0] == 1'b1) ? zext_ln117_32_fu_742_p1 : 4'd8);

assign select_ln117_279_fu_759_p3 = ((or_ln117_272_reg_1555[0:0] == 1'b1) ? select_ln117_278_fu_746_p3 : 4'd9);

assign select_ln117_280_fu_771_p3 = ((or_ln117_273_fu_754_p2[0:0] == 1'b1) ? select_ln117_279_fu_759_p3 : 4'd10);

assign select_ln117_281_fu_779_p3 = ((or_ln117_274_fu_766_p2[0:0] == 1'b1) ? select_ln117_280_fu_771_p3 : 4'd11);

assign select_ln117_282_fu_838_p3 = ((or_ln117_275_fu_833_p2[0:0] == 1'b1) ? select_ln117_281_reg_1580 : 4'd12);

assign select_ln117_283_fu_850_p3 = ((or_ln117_276_reg_1585[0:0] == 1'b1) ? select_ln117_282_fu_838_p3 : 4'd13);

assign select_ln117_284_fu_861_p3 = ((or_ln117_277_fu_845_p2[0:0] == 1'b1) ? select_ln117_283_fu_850_p3 : 4'd14);

assign select_ln117_285_fu_875_p3 = ((or_ln117_278_fu_857_p2[0:0] == 1'b1) ? select_ln117_284_fu_861_p3 : 4'd15);

assign select_ln117_286_fu_887_p3 = ((or_ln117_279_fu_869_p2[0:0] == 1'b1) ? zext_ln117_33_fu_883_p1 : 5'd16);

assign select_ln117_287_fu_895_p3 = ((or_ln117_280_reg_1592[0:0] == 1'b1) ? select_ln117_286_fu_887_p3 : 5'd17);

assign select_ln117_288_fu_954_p3 = ((or_ln117_281_fu_949_p2[0:0] == 1'b1) ? select_ln117_287_reg_1605 : 5'd18);

assign select_ln117_289_fu_966_p3 = ((or_ln117_282_reg_1610[0:0] == 1'b1) ? select_ln117_288_fu_954_p3 : 5'd19);

assign select_ln117_290_fu_977_p3 = ((or_ln117_283_fu_961_p2[0:0] == 1'b1) ? select_ln117_289_fu_966_p3 : 5'd20);

assign select_ln117_291_fu_991_p3 = ((or_ln117_284_fu_973_p2[0:0] == 1'b1) ? select_ln117_290_fu_977_p3 : 5'd21);

assign select_ln117_292_fu_1004_p3 = ((or_ln117_285_fu_985_p2[0:0] == 1'b1) ? select_ln117_291_fu_991_p3 : 5'd22);

assign select_ln117_293_fu_1012_p3 = ((or_ln117_286_fu_999_p2[0:0] == 1'b1) ? select_ln117_292_fu_1004_p3 : 5'd23);

assign select_ln117_294_fu_1059_p3 = ((or_ln117_287_fu_1054_p2[0:0] == 1'b1) ? select_ln117_293_reg_1640 : 5'd24);

assign select_ln117_295_fu_1071_p3 = ((or_ln117_288_reg_1645[0:0] == 1'b1) ? select_ln117_294_fu_1059_p3 : 5'd25);

assign select_ln117_296_fu_1082_p3 = ((or_ln117_289_fu_1066_p2[0:0] == 1'b1) ? select_ln117_295_fu_1071_p3 : 5'd26);

assign select_ln117_297_fu_1096_p3 = ((or_ln117_290_fu_1078_p2[0:0] == 1'b1) ? select_ln117_296_fu_1082_p3 : 5'd27);

assign select_ln117_298_fu_1110_p3 = ((or_ln117_291_fu_1090_p2[0:0] == 1'b1) ? select_ln117_297_fu_1096_p3 : 5'd28);

assign select_ln117_299_fu_1118_p3 = ((or_ln117_292_fu_1104_p2[0:0] == 1'b1) ? select_ln117_298_fu_1110_p3 : 5'd29);

assign select_ln117_fu_619_p3 = ((or_ln117_fu_607_p2[0:0] == 1'b1) ? zext_ln117_fu_612_p1 : 2'd2);

assign tmp_fu_1153_p63 = 'bx;

assign tmp_fu_1153_p64 = ((or_ln117_293_fu_1141_p2[0:0] == 1'b1) ? select_ln117_299_reg_1656 : 5'd30);

assign xor_ln104_138_fu_558_p2 = (icmp_ln86_283_reg_1302_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_139_fu_492_p2 = (icmp_ln86_284_reg_1310 ^ 1'd1);

assign xor_ln104_140_fu_568_p2 = (icmp_ln86_285_reg_1316_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_141_fu_675_p2 = (icmp_ln86_286_reg_1322_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_142_fu_511_p2 = (icmp_ln86_287_reg_1328 ^ 1'd1);

assign xor_ln104_143_fu_911_p2 = (icmp_ln86_288_reg_1335_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_144_fu_583_p2 = (icmp_ln86_289_reg_1341_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_145_fu_685_p2 = (icmp_ln86_290_reg_1347_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_146_fu_795_p2 = (icmp_ln86_291_reg_1353_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_147_fu_800_p2 = (icmp_ln86_292_reg_1359_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_148_fu_921_p2 = (icmp_ln86_293_reg_1365_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_149_fu_532_p2 = (icmp_ln86_294_reg_1371 ^ 1'd1);

assign xor_ln104_150_fu_1026_p2 = (icmp_ln86_295_reg_1378_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_151_fu_1126_p2 = (icmp_ln86_296_reg_1384_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_482_p2 = (icmp_ln86_fu_302_p2 ^ 1'd1);

assign zext_ln117_31_fu_641_p1 = select_ln117_273_fu_633_p3;

assign zext_ln117_32_fu_742_p1 = select_ln117_277_fu_735_p3;

assign zext_ln117_33_fu_883_p1 = select_ln117_285_fu_875_p3;

assign zext_ln117_fu_612_p1 = or_ln117_297_reg_1511;

endmodule //conifer_jettag_accelerator_decision_function_10
