// Seed: 1799582763
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd51
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output supply0 id_5;
  input wire id_4;
  inout wire _id_3;
  input wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_1,
      id_7,
      id_1
  );
  logic [7:0] id_9;
  assign id_5 = 1;
  wire [-1 : -1] id_10;
  wire id_11;
  assign id_9[id_3] = id_4 && 1;
endmodule
