{
	"id": 66074016,
	"body": "\u003ca id=\"c2\"\u003e\u003c/a\u003eComment 2:\n\n\u003cpre\u003efrom my reading of cortex-a8 trm\n(\u003ca href=\"http://infocenter.arm.com/help/topic/com.arm.doc.ddi0344k/ch05s02s01.html)\"\u003ehttp://infocenter.arm.com/help/topic/com.arm.doc.ddi0344k/ch05s02s01.html)\u003c/a\u003e:\nQuote:\nThe following instructions cause a return stack pop if predicted:\nBX r14\nMOV pc, r14\nLDM r13, {â€¦pc}\nLDR pc, [r13]\nLDM r9, {..pc} (ThumbEE state only)\nLDR pc, [r9] (ThumbEE state only).\nThe LDR instruction can use any of the addressing modes, as long as r13 is the base\nregister.\n\nI think our use of \"ldr pc, [sp], #offset\" is included as it's using LDR pc, [r13} with\npost increment\naddress mode.\u003c/pre\u003e\n\n\n\n_Status changed to **WaitingForReply**._",
	"user": {
		"login": "minux",
		"id": 135652,
		"type": "User",
		"site_admin": false
	},
	"created_at": "2013-01-29T16:17:15Z",
	"updated_at": "2014-12-08T10:24:59Z"
}
