

================================================================
== Vivado HLS Report for 'pid'
================================================================
* Date:           Tue Jun  4 22:40:57 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PID
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   37|   43|   37|   43|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   12|   12|         2|          -|          -|     6|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	4  / (exitcond1)
3 --> 
	2  / true
4 --> 
	5  / (tmp_7)
	11  / (!tmp_7)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i16]* %cmdIn_V), !map !106"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i16]* %measured_V), !map !112"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i32]* %kp_V), !map !116"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %kd_V), !map !120"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %ki_V), !map !126"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %OUT_r), !map !130"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %test_V), !map !136"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%ki_V_addr = getelementptr [4 x i32]* %ki_V, i64 0, i64 0"   --->   Operation 41 'getelementptr' 'ki_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%kd_V_addr = getelementptr [4 x i32]* %kd_V, i64 0, i64 0"   --->   Operation 42 'getelementptr' 'kd_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%kp_V_addr = getelementptr [6 x i32]* %kp_V, i64 0, i64 0"   --->   Operation 43 'getelementptr' 'kp_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%measured_V_addr = getelementptr [6 x i16]* %measured_V, i64 0, i64 0"   --->   Operation 44 'getelementptr' 'measured_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @pid_str) nounwind"   --->   Operation 45 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [PID/pid.cpp:21]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([6 x i16]* %cmdIn_V, [1 x i8]* @p_str9, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str9, i32 -1, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9)"   --->   Operation 47 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([6 x i16]* %cmdIn_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([6 x i16]* %measured_V, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)"   --->   Operation 49 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([6 x i16]* %measured_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([6 x i32]* %kp_V, [1 x i8]* @p_str11, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str11, i32 -1, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11)"   --->   Operation 51 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([6 x i32]* %kp_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i32]* %kd_V, [1 x i8]* @p_str12, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str12, i32 -1, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12)"   --->   Operation 53 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4 x i32]* %kd_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i32]* %ki_V, [1 x i8]* @p_str13, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)"   --->   Operation 55 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4 x i32]* %ki_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %OUT_r, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [4 x i8]* @p_str5, [4 x i8]* @p_str6, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %test_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str7, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4096 x i32]* %test_V, [1 x i8]* @p_str2, [12 x i8]* @p_str8, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 59 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.76ns)   --->   "br label %0" [PID/pid.cpp:64]   --->   Operation 60 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %codeRepl ], [ %i_1, %1 ]"   --->   Operation 61 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.13ns)   --->   "%exitcond1 = icmp eq i3 %i, -2" [PID/pid.cpp:64]   --->   Operation 62 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 63 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.65ns)   --->   "%i_1 = add i3 %i, 1" [PID/pid.cpp:64]   --->   Operation 64 'add' 'i_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %_ifconv, label %1" [PID/pid.cpp:64]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_2 = zext i3 %i to i64" [PID/pid.cpp:66]   --->   Operation 66 'zext' 'tmp_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%cmdIn_V_addr = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 %tmp_2" [PID/pid.cpp:66]   --->   Operation 67 'getelementptr' 'cmdIn_V_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (2.32ns)   --->   "%p_Val2_1 = load i16* %cmdIn_V_addr, align 2" [PID/pid.cpp:66]   --->   Operation 68 'load' 'p_Val2_1' <Predicate = (!exitcond1)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 69 [2/2] (2.32ns)   --->   "%p_Val2_s = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 5), align 2" [PID/pid.cpp:73]   --->   Operation 69 'load' 'p_Val2_s' <Predicate = (exitcond1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 70 [1/2] (2.32ns)   --->   "%p_Val2_1 = load i16* %cmdIn_V_addr, align 2" [PID/pid.cpp:66]   --->   Operation 70 'load' 'p_Val2_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%buffer_V_addr = getelementptr [6 x i16]* @buffer_V, i64 0, i64 %tmp_2" [PID/pid.cpp:66]   --->   Operation 71 'getelementptr' 'buffer_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (2.32ns)   --->   "store i16 %p_Val2_1, i16* %buffer_V_addr, align 2" [PID/pid.cpp:66]   --->   Operation 72 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_3 = sext i16 %p_Val2_1 to i32" [PID/pid.cpp:69]   --->   Operation 73 'sext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%test_V_addr = getelementptr [4096 x i32]* %test_V, i64 0, i64 %tmp_2" [PID/pid.cpp:69]   --->   Operation 74 'getelementptr' 'test_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (3.25ns)   --->   "store i32 %tmp_3, i32* %test_V_addr, align 4" [PID/pid.cpp:69]   --->   Operation 75 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br label %0" [PID/pid.cpp:64]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 5.55>
ST_4 : Operation 77 [1/2] (2.32ns)   --->   "%p_Val2_s = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 5), align 2" [PID/pid.cpp:73]   --->   Operation 77 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%ret_V = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %p_Val2_s, i32 13, i32 15)" [PID/pid.cpp:73]   --->   Operation 78 'partselect' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_7)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_s, i32 15)" [PID/pid.cpp:73]   --->   Operation 79 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_36 = trunc i16 %p_Val2_s to i13" [PID/pid.cpp:73]   --->   Operation 80 'trunc' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (2.09ns)   --->   "%tmp_5 = icmp eq i13 %tmp_36, 0" [PID/pid.cpp:73]   --->   Operation 81 'icmp' 'tmp_5' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (1.65ns)   --->   "%ret_V_1 = add i3 1, %ret_V" [PID/pid.cpp:73]   --->   Operation 82 'add' 'ret_V_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node tmp_7)   --->   "%p_s = select i1 %tmp_5, i3 %ret_V, i3 %ret_V_1" [PID/pid.cpp:73]   --->   Operation 83 'select' 'p_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node tmp_7)   --->   "%p_1 = select i1 %tmp_19, i3 %p_s, i3 %ret_V" [PID/pid.cpp:73]   --->   Operation 84 'select' 'p_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (1.13ns) (out node of the LUT)   --->   "%tmp_7 = icmp ne i3 %p_1, 0" [PID/pid.cpp:73]   --->   Operation 85 'icmp' 'tmp_7' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %_ifconv1, label %2" [PID/pid.cpp:76]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (1.76ns)   --->   "store i16 0, i16* @last_error_pos_V_0, align 2" [PID/pid.cpp:109]   --->   Operation 87 'store' <Predicate = (!tmp_7)> <Delay = 1.76>
ST_4 : Operation 88 [1/1] (1.76ns)   --->   "store i16 0, i16* @last_error_pos_V_1, align 2" [PID/pid.cpp:110]   --->   Operation 88 'store' <Predicate = (!tmp_7)> <Delay = 1.76>
ST_4 : Operation 89 [1/1] (1.76ns)   --->   "store i32 0, i32* @integral_pos_V_0, align 4" [PID/pid.cpp:111]   --->   Operation 89 'store' <Predicate = (!tmp_7)> <Delay = 1.76>
ST_4 : Operation 90 [1/1] (1.76ns)   --->   "store i32 0, i32* @integral_pos_V_1, align 4" [PID/pid.cpp:112]   --->   Operation 90 'store' <Predicate = (!tmp_7)> <Delay = 1.76>
ST_4 : Operation 91 [1/1] (1.76ns)   --->   "br label %_ifconv2"   --->   Operation 91 'br' <Predicate = (!tmp_7)> <Delay = 1.76>
ST_4 : Operation 92 [2/2] (2.32ns)   --->   "%p_Val2_2 = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 1), align 2" [PID/pid.cpp:82]   --->   Operation 92 'load' 'p_Val2_2' <Predicate = (tmp_7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_4 : Operation 93 [2/2] (2.32ns)   --->   "%p_Val2_3 = load i16* %measured_V_addr, align 2" [PID/pid.cpp:82]   --->   Operation 93 'load' 'p_Val2_3' <Predicate = (tmp_7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 5 <SV = 3> <Delay = 2.32>
ST_5 : Operation 94 [1/2] (2.32ns)   --->   "%p_Val2_2 = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 1), align 2" [PID/pid.cpp:82]   --->   Operation 94 'load' 'p_Val2_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_5 : Operation 95 [1/2] (2.32ns)   --->   "%p_Val2_3 = load i16* %measured_V_addr, align 2" [PID/pid.cpp:82]   --->   Operation 95 'load' 'p_Val2_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 96 [2/2] (2.32ns)   --->   "%kp_V_load = load i32* %kp_V_addr, align 4" [PID/pid.cpp:85]   --->   Operation 96 'load' 'kp_V_load' <Predicate = (tmp_7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 97 [2/2] (2.32ns)   --->   "%ki_V_load = load i32* %ki_V_addr, align 4" [PID/pid.cpp:85]   --->   Operation 97 'load' 'ki_V_load' <Predicate = (tmp_7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 98 [2/2] (2.32ns)   --->   "%p_Val2_12 = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 2), align 2" [PID/pid.cpp:93]   --->   Operation 98 'load' 'p_Val2_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%measured_V_addr_1 = getelementptr [6 x i16]* %measured_V, i64 0, i64 1" [PID/pid.cpp:93]   --->   Operation 99 'getelementptr' 'measured_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [2/2] (2.32ns)   --->   "%p_Val2_13 = load i16* %measured_V_addr_1, align 2" [PID/pid.cpp:93]   --->   Operation 100 'load' 'p_Val2_13' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 6 <SV = 4> <Delay = 8.08>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_8 = sext i16 %p_Val2_2 to i17" [PID/pid.cpp:82]   --->   Operation 101 'sext' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_9 = sext i16 %p_Val2_3 to i17" [PID/pid.cpp:82]   --->   Operation 102 'sext' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (2.07ns)   --->   "%p_Val2_4 = sub i17 %tmp_8, %tmp_9" [PID/pid.cpp:82]   --->   Operation 103 'sub' 'p_Val2_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%p_Val2_5 = load i32* @integral_pos_V_0, align 4" [PID/pid.cpp:83]   --->   Operation 104 'load' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%tmp = sext i17 %p_Val2_4 to i32" [PID/pid.cpp:83]   --->   Operation 105 'sext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (2.55ns)   --->   "%tmp_6 = add i32 %tmp, %p_Val2_5" [PID/pid.cpp:83]   --->   Operation 106 'add' 'tmp_6' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (2.47ns)   --->   "%tmp_s = icmp slt i32 %tmp_6, -819200" [PID/pid.cpp:83]   --->   Operation 107 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (2.47ns)   --->   "%tmp_1 = icmp sgt i32 %tmp_6, 819200" [PID/pid.cpp:83]   --->   Operation 108 'icmp' 'tmp_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tmp_4)   --->   "%p_tmp_6_cast = select i1 %tmp_s, i32 -819200, i32 819200" [PID/pid.cpp:83]   --->   Operation 109 'select' 'p_tmp_6_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tmp_4)   --->   "%tmp_10 = or i1 %tmp_s, %tmp_1" [PID/pid.cpp:83]   --->   Operation 110 'or' 'tmp_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_4 = select i1 %tmp_10, i32 %p_tmp_6_cast, i32 %tmp_6" [PID/pid.cpp:83]   --->   Operation 111 'select' 'tmp_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 112 [1/2] (2.32ns)   --->   "%kp_V_load = load i32* %kp_V_addr, align 4" [PID/pid.cpp:85]   --->   Operation 112 'load' 'kp_V_load' <Predicate = (tmp_7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 113 [1/2] (2.32ns)   --->   "%ki_V_load = load i32* %ki_V_addr, align 4" [PID/pid.cpp:85]   --->   Operation 113 'load' 'ki_V_load' <Predicate = (tmp_7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 114 [2/2] (2.32ns)   --->   "%kd_V_load = load i32* %kd_V_addr, align 4" [PID/pid.cpp:85]   --->   Operation 114 'load' 'kd_V_load' <Predicate = (tmp_7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_40 = trunc i17 %p_Val2_4 to i16" [PID/pid.cpp:87]   --->   Operation 115 'trunc' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/2] (2.32ns)   --->   "%p_Val2_12 = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 2), align 2" [PID/pid.cpp:93]   --->   Operation 116 'load' 'p_Val2_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_6 : Operation 117 [1/2] (2.32ns)   --->   "%p_Val2_13 = load i16* %measured_V_addr_1, align 2" [PID/pid.cpp:93]   --->   Operation 117 'load' 'p_Val2_13' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%kp_V_addr_1 = getelementptr [6 x i32]* %kp_V, i64 0, i64 1" [PID/pid.cpp:96]   --->   Operation 118 'getelementptr' 'kp_V_addr_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_6 : Operation 119 [2/2] (2.32ns)   --->   "%kp_V_load_1 = load i32* %kp_V_addr_1, align 4" [PID/pid.cpp:96]   --->   Operation 119 'load' 'kp_V_load_1' <Predicate = (tmp_7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%ki_V_addr_1 = getelementptr [4 x i32]* %ki_V, i64 0, i64 1" [PID/pid.cpp:96]   --->   Operation 120 'getelementptr' 'ki_V_addr_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_6 : Operation 121 [2/2] (2.32ns)   --->   "%ki_V_load_1 = load i32* %ki_V_addr_1, align 4" [PID/pid.cpp:96]   --->   Operation 121 'load' 'ki_V_load_1' <Predicate = (tmp_7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 7 <SV = 5> <Delay = 8.51>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_cast = sext i17 %p_Val2_4 to i18" [PID/pid.cpp:83]   --->   Operation 122 'sext' 'tmp_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (1.76ns)   --->   "store i32 %tmp_4, i32* @integral_pos_V_0, align 4" [PID/pid.cpp:83]   --->   Operation 123 'store' <Predicate = true> <Delay = 1.76>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%p_Val2_6 = load i16* @last_error_pos_V_0, align 2" [PID/pid.cpp:84]   --->   Operation 124 'load' 'p_Val2_6' <Predicate = (tmp_7)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_10_cast = sext i16 %p_Val2_6 to i18" [PID/pid.cpp:84]   --->   Operation 125 'sext' 'tmp_10_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (2.10ns)   --->   "%tmp_11 = sub i18 %tmp_cast, %tmp_10_cast" [PID/pid.cpp:84]   --->   Operation 126 'sub' 'tmp_11' <Predicate = (tmp_7)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i32 %kp_V_load to i49" [PID/pid.cpp:85]   --->   Operation 127 'sext' 'OP1_V_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%OP2_V_cast = sext i17 %p_Val2_4 to i49" [PID/pid.cpp:85]   --->   Operation 128 'sext' 'OP2_V_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (8.51ns)   --->   "%p_Val2_8 = mul i49 %OP2_V_cast, %OP1_V_cast" [PID/pid.cpp:85]   --->   Operation 129 'mul' 'p_Val2_8' <Predicate = (tmp_7)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%OP1_V = sext i32 %ki_V_load to i64" [PID/pid.cpp:85]   --->   Operation 130 'sext' 'OP1_V' <Predicate = (tmp_7)> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%OP2_V = sext i32 %tmp_4 to i64" [PID/pid.cpp:85]   --->   Operation 131 'sext' 'OP2_V' <Predicate = (tmp_7)> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (8.51ns)   --->   "%p_Val2_7 = mul nsw i64 %OP2_V, %OP1_V" [PID/pid.cpp:85]   --->   Operation 132 'mul' 'p_Val2_7' <Predicate = (tmp_7)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/2] (2.32ns)   --->   "%kd_V_load = load i32* %kd_V_addr, align 4" [PID/pid.cpp:85]   --->   Operation 133 'load' 'kd_V_load' <Predicate = (tmp_7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 134 [1/1] (1.76ns)   --->   "store i16 %tmp_40, i16* @last_error_pos_V_0, align 2" [PID/pid.cpp:87]   --->   Operation 134 'store' <Predicate = true> <Delay = 1.76>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_20 = sext i16 %p_Val2_12 to i17" [PID/pid.cpp:93]   --->   Operation 135 'sext' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_21 = sext i16 %p_Val2_13 to i17" [PID/pid.cpp:93]   --->   Operation 136 'sext' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (2.07ns)   --->   "%p_Val2_14 = sub i17 %tmp_20, %tmp_21" [PID/pid.cpp:93]   --->   Operation 137 'sub' 'p_Val2_14' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%p_Val2_15 = load i32* @integral_pos_V_1, align 4" [PID/pid.cpp:94]   --->   Operation 138 'load' 'p_Val2_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_22 = sext i17 %p_Val2_14 to i32" [PID/pid.cpp:94]   --->   Operation 139 'sext' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (2.55ns)   --->   "%tmp_23 = add i32 %tmp_22, %p_Val2_15" [PID/pid.cpp:94]   --->   Operation 140 'add' 'tmp_23' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (2.47ns)   --->   "%tmp_24 = icmp slt i32 %tmp_23, -819200" [PID/pid.cpp:94]   --->   Operation 141 'icmp' 'tmp_24' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (2.47ns)   --->   "%tmp_25 = icmp sgt i32 %tmp_23, 819200" [PID/pid.cpp:94]   --->   Operation 142 'icmp' 'tmp_25' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node tmp_27)   --->   "%p_tmp_1_cast = select i1 %tmp_24, i32 -819200, i32 819200" [PID/pid.cpp:94]   --->   Operation 143 'select' 'p_tmp_1_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node tmp_27)   --->   "%tmp_26 = or i1 %tmp_24, %tmp_25" [PID/pid.cpp:94]   --->   Operation 144 'or' 'tmp_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_27 = select i1 %tmp_26, i32 %p_tmp_1_cast, i32 %tmp_23" [PID/pid.cpp:94]   --->   Operation 145 'select' 'tmp_27' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 146 [1/2] (2.32ns)   --->   "%kp_V_load_1 = load i32* %kp_V_addr_1, align 4" [PID/pid.cpp:96]   --->   Operation 146 'load' 'kp_V_load_1' <Predicate = (tmp_7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 147 [1/2] (2.32ns)   --->   "%ki_V_load_1 = load i32* %ki_V_addr_1, align 4" [PID/pid.cpp:96]   --->   Operation 147 'load' 'ki_V_load_1' <Predicate = (tmp_7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%kd_V_addr_1 = getelementptr [4 x i32]* %kd_V, i64 0, i64 1" [PID/pid.cpp:96]   --->   Operation 148 'getelementptr' 'kd_V_addr_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_7 : Operation 149 [2/2] (2.32ns)   --->   "%kd_V_load_1 = load i32* %kd_V_addr_1, align 4" [PID/pid.cpp:96]   --->   Operation 149 'load' 'kd_V_load_1' <Predicate = (tmp_7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_43 = trunc i17 %p_Val2_14 to i16" [PID/pid.cpp:98]   --->   Operation 150 'trunc' 'tmp_43' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 8.51>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%p_Val2_8_cast = sext i49 %p_Val2_8 to i64" [PID/pid.cpp:85]   --->   Operation 151 'sext' 'p_Val2_8_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_12 = zext i64 %p_Val2_8_cast to i65" [PID/pid.cpp:85]   --->   Operation 152 'zext' 'tmp_12' <Predicate = (tmp_7)> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_13 = zext i64 %p_Val2_7 to i65" [PID/pid.cpp:85]   --->   Operation 153 'zext' 'tmp_13' <Predicate = (tmp_7)> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (3.52ns)   --->   "%p_Val2_10 = add nsw i65 %tmp_12, %tmp_13" [PID/pid.cpp:85]   --->   Operation 154 'add' 'p_Val2_10' <Predicate = (tmp_7)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%OP1_V_2_cast = sext i32 %kd_V_load to i50" [PID/pid.cpp:85]   --->   Operation 155 'sext' 'OP1_V_2_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%OP2_V_2_cast = sext i18 %tmp_11 to i50" [PID/pid.cpp:85]   --->   Operation 156 'sext' 'OP2_V_2_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (8.51ns)   --->   "%p_Val2_9 = mul i50 %OP2_V_2_cast, %OP1_V_2_cast" [PID/pid.cpp:85]   --->   Operation 157 'mul' 'p_Val2_9' <Predicate = (tmp_7)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_24_cast = sext i17 %p_Val2_14 to i18" [PID/pid.cpp:94]   --->   Operation 158 'sext' 'tmp_24_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (1.76ns)   --->   "store i32 %tmp_27, i32* @integral_pos_V_1, align 4" [PID/pid.cpp:94]   --->   Operation 159 'store' <Predicate = true> <Delay = 1.76>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%p_Val2_16 = load i16* @last_error_pos_V_1, align 2" [PID/pid.cpp:95]   --->   Operation 160 'load' 'p_Val2_16' <Predicate = (tmp_7)> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_29_cast = sext i16 %p_Val2_16 to i18" [PID/pid.cpp:95]   --->   Operation 161 'sext' 'tmp_29_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (2.10ns)   --->   "%tmp_28 = sub i18 %tmp_24_cast, %tmp_29_cast" [PID/pid.cpp:95]   --->   Operation 162 'sub' 'tmp_28' <Predicate = (tmp_7)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%OP1_V_3_cast = sext i32 %kp_V_load_1 to i49" [PID/pid.cpp:96]   --->   Operation 163 'sext' 'OP1_V_3_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%OP2_V_3_cast = sext i17 %p_Val2_14 to i49" [PID/pid.cpp:96]   --->   Operation 164 'sext' 'OP2_V_3_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (8.51ns)   --->   "%p_Val2_18 = mul i49 %OP2_V_3_cast, %OP1_V_3_cast" [PID/pid.cpp:96]   --->   Operation 165 'mul' 'p_Val2_18' <Predicate = (tmp_7)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%OP1_V_1 = sext i32 %ki_V_load_1 to i64" [PID/pid.cpp:96]   --->   Operation 166 'sext' 'OP1_V_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%OP2_V_1 = sext i32 %tmp_27 to i64" [PID/pid.cpp:96]   --->   Operation 167 'sext' 'OP2_V_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (8.51ns)   --->   "%p_Val2_17 = mul nsw i64 %OP2_V_1, %OP1_V_1" [PID/pid.cpp:96]   --->   Operation 168 'mul' 'p_Val2_17' <Predicate = (tmp_7)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/2] (2.32ns)   --->   "%kd_V_load_1 = load i32* %kd_V_addr_1, align 4" [PID/pid.cpp:96]   --->   Operation 169 'load' 'kd_V_load_1' <Predicate = (tmp_7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 170 [1/1] (1.76ns)   --->   "store i16 %tmp_43, i16* @last_error_pos_V_1, align 2" [PID/pid.cpp:98]   --->   Operation 170 'store' <Predicate = true> <Delay = 1.76>
ST_8 : Operation 171 [2/2] (2.32ns)   --->   "%p_Val2_22 = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 3), align 2" [PID/pid.cpp:104]   --->   Operation 171 'load' 'p_Val2_22' <Predicate = (tmp_7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%measured_V_addr_2 = getelementptr [6 x i16]* %measured_V, i64 0, i64 2" [PID/pid.cpp:104]   --->   Operation 172 'getelementptr' 'measured_V_addr_2' <Predicate = (tmp_7)> <Delay = 0.00>
ST_8 : Operation 173 [2/2] (2.32ns)   --->   "%p_Val2_23 = load i16* %measured_V_addr_2, align 2" [PID/pid.cpp:104]   --->   Operation 173 'load' 'p_Val2_23' <Predicate = (tmp_7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%kp_V_addr_2 = getelementptr [6 x i32]* %kp_V, i64 0, i64 2" [PID/pid.cpp:104]   --->   Operation 174 'getelementptr' 'kp_V_addr_2' <Predicate = (tmp_7)> <Delay = 0.00>
ST_8 : Operation 175 [2/2] (2.32ns)   --->   "%kp_V_load_2 = load i32* %kp_V_addr_2, align 4" [PID/pid.cpp:104]   --->   Operation 175 'load' 'kp_V_load_2' <Predicate = (tmp_7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 9 <SV = 7> <Delay = 8.51>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%p_Val2_9_cast = sext i50 %p_Val2_9 to i64" [PID/pid.cpp:85]   --->   Operation 176 'sext' 'p_Val2_9_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_14 = zext i65 %p_Val2_10 to i66" [PID/pid.cpp:85]   --->   Operation 177 'zext' 'tmp_14' <Predicate = (tmp_7)> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_15 = zext i64 %p_Val2_9_cast to i66" [PID/pid.cpp:85]   --->   Operation 178 'zext' 'tmp_15' <Predicate = (tmp_7)> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (3.54ns)   --->   "%p_Val2_11 = add nsw i66 %tmp_15, %tmp_14" [PID/pid.cpp:85]   --->   Operation 179 'add' 'p_Val2_11' <Predicate = (tmp_7)> <Delay = 3.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 @_ssdm_op_PartSelect.i32.i66.i32.i32(i66 %p_Val2_11, i32 13, i32 44)" [PID/pid.cpp:85]   --->   Operation 180 'partselect' 'tmp_16' <Predicate = (tmp_7)> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (2.47ns)   --->   "%tmp_17 = icmp slt i32 %tmp_16, -8192" [PID/pid.cpp:86]   --->   Operation 181 'icmp' 'tmp_17' <Predicate = (tmp_7)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 182 [1/1] (2.47ns)   --->   "%tmp_18 = icmp sgt i32 %tmp_16, 8183" [PID/pid.cpp:86]   --->   Operation 182 'icmp' 'tmp_18' <Predicate = (tmp_7)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%p_Val2_18_cast = sext i49 %p_Val2_18 to i64" [PID/pid.cpp:96]   --->   Operation 183 'sext' 'p_Val2_18_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_29 = zext i64 %p_Val2_18_cast to i65" [PID/pid.cpp:96]   --->   Operation 184 'zext' 'tmp_29' <Predicate = (tmp_7)> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_30 = zext i64 %p_Val2_17 to i65" [PID/pid.cpp:96]   --->   Operation 185 'zext' 'tmp_30' <Predicate = (tmp_7)> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (3.52ns)   --->   "%p_Val2_20 = add nsw i65 %tmp_29, %tmp_30" [PID/pid.cpp:96]   --->   Operation 186 'add' 'p_Val2_20' <Predicate = (tmp_7)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%OP1_V_5_cast = sext i32 %kd_V_load_1 to i50" [PID/pid.cpp:96]   --->   Operation 187 'sext' 'OP1_V_5_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%OP2_V_5_cast = sext i18 %tmp_28 to i50" [PID/pid.cpp:96]   --->   Operation 188 'sext' 'OP2_V_5_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (8.51ns)   --->   "%p_Val2_19 = mul i50 %OP2_V_5_cast, %OP1_V_5_cast" [PID/pid.cpp:96]   --->   Operation 189 'mul' 'p_Val2_19' <Predicate = (tmp_7)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 190 [1/2] (2.32ns)   --->   "%p_Val2_22 = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 3), align 2" [PID/pid.cpp:104]   --->   Operation 190 'load' 'p_Val2_22' <Predicate = (tmp_7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_37 = sext i16 %p_Val2_22 to i17" [PID/pid.cpp:104]   --->   Operation 191 'sext' 'tmp_37' <Predicate = (tmp_7)> <Delay = 0.00>
ST_9 : Operation 192 [1/2] (2.32ns)   --->   "%p_Val2_23 = load i16* %measured_V_addr_2, align 2" [PID/pid.cpp:104]   --->   Operation 192 'load' 'p_Val2_23' <Predicate = (tmp_7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_9 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_38 = sext i16 %p_Val2_23 to i17" [PID/pid.cpp:104]   --->   Operation 193 'sext' 'tmp_38' <Predicate = (tmp_7)> <Delay = 0.00>
ST_9 : Operation 194 [1/1] (2.07ns)   --->   "%r_V = sub i17 %tmp_37, %tmp_38" [PID/pid.cpp:104]   --->   Operation 194 'sub' 'r_V' <Predicate = (tmp_7)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 195 [1/2] (2.32ns)   --->   "%kp_V_load_2 = load i32* %kp_V_addr_2, align 4" [PID/pid.cpp:104]   --->   Operation 195 'load' 'kp_V_load_2' <Predicate = (tmp_7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_9 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node phitmp5)   --->   "%tmp_39 = call i16 @_ssdm_op_PartSelect.i16.i66.i32.i32(i66 %p_Val2_11, i32 13, i32 28)" [PID/pid.cpp:105]   --->   Operation 196 'partselect' 'tmp_39' <Predicate = (tmp_7)> <Delay = 0.00>
ST_9 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node phitmp5)   --->   "%tmp_40_cast = select i1 %tmp_17, i16 -8192, i16 8183" [PID/pid.cpp:105]   --->   Operation 197 'select' 'tmp_40_cast' <Predicate = (tmp_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node phitmp5)   --->   "%tmp_41 = or i1 %tmp_17, %tmp_18" [PID/pid.cpp:105]   --->   Operation 198 'or' 'tmp_41' <Predicate = (tmp_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 199 [1/1] (0.97ns) (out node of the LUT)   --->   "%phitmp5 = select i1 %tmp_41, i16 %tmp_40_cast, i16 %tmp_39" [PID/pid.cpp:105]   --->   Operation 199 'select' 'phitmp5' <Predicate = (tmp_7)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 8> <Delay = 8.51>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%p_Val2_19_cast = sext i50 %p_Val2_19 to i64" [PID/pid.cpp:96]   --->   Operation 200 'sext' 'p_Val2_19_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_31 = zext i65 %p_Val2_20 to i66" [PID/pid.cpp:96]   --->   Operation 201 'zext' 'tmp_31' <Predicate = (tmp_7)> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_32 = zext i64 %p_Val2_19_cast to i66" [PID/pid.cpp:96]   --->   Operation 202 'zext' 'tmp_32' <Predicate = (tmp_7)> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (3.54ns)   --->   "%p_Val2_21 = add nsw i66 %tmp_32, %tmp_31" [PID/pid.cpp:96]   --->   Operation 203 'add' 'p_Val2_21' <Predicate = (tmp_7)> <Delay = 3.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_33 = call i32 @_ssdm_op_PartSelect.i32.i66.i32.i32(i66 %p_Val2_21, i32 13, i32 44)" [PID/pid.cpp:96]   --->   Operation 204 'partselect' 'tmp_33' <Predicate = (tmp_7)> <Delay = 0.00>
ST_10 : Operation 205 [1/1] (2.47ns)   --->   "%tmp_34 = icmp slt i32 %tmp_33, -8192" [PID/pid.cpp:97]   --->   Operation 205 'icmp' 'tmp_34' <Predicate = (tmp_7)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 206 [1/1] (2.47ns)   --->   "%tmp_35 = icmp sgt i32 %tmp_33, 8183" [PID/pid.cpp:97]   --->   Operation 206 'icmp' 'tmp_35' <Predicate = (tmp_7)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 207 [1/1] (0.00ns)   --->   "%OP1_V_2 = sext i32 %kp_V_load_2 to i49" [PID/pid.cpp:104]   --->   Operation 207 'sext' 'OP1_V_2' <Predicate = (tmp_7)> <Delay = 0.00>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%OP2_V_2 = sext i17 %r_V to i49" [PID/pid.cpp:104]   --->   Operation 208 'sext' 'OP2_V_2' <Predicate = (tmp_7)> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (8.51ns)   --->   "%p_Val2_24 = mul nsw i49 %OP2_V_2, %OP1_V_2" [PID/pid.cpp:104]   --->   Operation 209 'mul' 'p_Val2_24' <Predicate = (tmp_7)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%phitmp = call i16 @_ssdm_op_PartSelect.i16.i49.i32.i32(i49 %p_Val2_24, i32 13, i32 28)" [PID/pid.cpp:105]   --->   Operation 210 'partselect' 'phitmp' <Predicate = (tmp_7)> <Delay = 0.00>
ST_10 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node phitmp6)   --->   "%tmp_42 = call i16 @_ssdm_op_PartSelect.i16.i66.i32.i32(i66 %p_Val2_21, i32 13, i32 28)" [PID/pid.cpp:105]   --->   Operation 211 'partselect' 'tmp_42' <Predicate = (tmp_7)> <Delay = 0.00>
ST_10 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node phitmp6)   --->   "%tmp_43_cast = select i1 %tmp_34, i16 -8192, i16 8183" [PID/pid.cpp:105]   --->   Operation 212 'select' 'tmp_43_cast' <Predicate = (tmp_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node phitmp6)   --->   "%tmp_44 = or i1 %tmp_34, %tmp_35" [PID/pid.cpp:105]   --->   Operation 213 'or' 'tmp_44' <Predicate = (tmp_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 214 [1/1] (0.97ns) (out node of the LUT)   --->   "%phitmp6 = select i1 %tmp_44, i16 %tmp_43_cast, i16 %tmp_42" [PID/pid.cpp:105]   --->   Operation 214 'select' 'phitmp6' <Predicate = (tmp_7)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 9> <Delay = 2.32>
ST_11 : Operation 215 [1/1] (1.76ns)   --->   "br label %_ifconv2" [PID/pid.cpp:105]   --->   Operation 215 'br' <Predicate = (tmp_7)> <Delay = 1.76>
ST_11 : Operation 216 [2/2] (2.32ns)   --->   "%buffer_V_load = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 1), align 2" [PID/pid.cpp:124]   --->   Operation 216 'load' 'buffer_V_load' <Predicate = (!tmp_7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%measured_V_addr_3 = getelementptr [6 x i16]* %measured_V, i64 0, i64 3" [PID/pid.cpp:139]   --->   Operation 217 'getelementptr' 'measured_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 218 [2/2] (2.32ns)   --->   "%p_Val2_30 = load i16* %measured_V_addr_3, align 2" [PID/pid.cpp:139]   --->   Operation 218 'load' 'p_Val2_30' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 12 <SV = 10> <Delay = 4.39>
ST_12 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_31)   --->   "%p_Val2_26 = phi i16 [ 0, %2 ], [ %phitmp5, %_ifconv1 ]" [PID/pid.cpp:118]   --->   Operation 219 'phi' 'p_Val2_26' <Predicate = (tmp_7)> <Delay = 0.00>
ST_12 : Operation 220 [1/2] (2.32ns)   --->   "%buffer_V_load = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 1), align 2" [PID/pid.cpp:124]   --->   Operation 220 'load' 'buffer_V_load' <Predicate = (!tmp_7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_12 : Operation 221 [2/2] (2.32ns)   --->   "%buffer_V_load_1 = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 2), align 2" [PID/pid.cpp:125]   --->   Operation 221 'load' 'buffer_V_load_1' <Predicate = (!tmp_7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_12 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_31)   --->   "%p_Val2_29 = select i1 %tmp_7, i16 %p_Val2_26, i16 %buffer_V_load" [PID/pid.cpp:139]   --->   Operation 222 'select' 'p_Val2_29' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_31)   --->   "%tmp_45 = sext i16 %p_Val2_29 to i17" [PID/pid.cpp:139]   --->   Operation 223 'sext' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 224 [1/2] (2.32ns)   --->   "%p_Val2_30 = load i16* %measured_V_addr_3, align 2" [PID/pid.cpp:139]   --->   Operation 224 'load' 'p_Val2_30' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_12 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_31)   --->   "%tmp_46 = sext i16 %p_Val2_30 to i17" [PID/pid.cpp:139]   --->   Operation 225 'sext' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 226 [1/1] (2.07ns) (out node of the LUT)   --->   "%p_Val2_31 = sub i17 %tmp_45, %tmp_46" [PID/pid.cpp:139]   --->   Operation 226 'sub' 'p_Val2_31' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 227 [1/1] (0.00ns)   --->   "%kp_V_addr_3 = getelementptr [6 x i32]* %kp_V, i64 0, i64 3" [PID/pid.cpp:142]   --->   Operation 227 'getelementptr' 'kp_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 228 [2/2] (2.32ns)   --->   "%kp_V_load_3 = load i32* %kp_V_addr_3, align 4" [PID/pid.cpp:142]   --->   Operation 228 'load' 'kp_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_12 : Operation 229 [1/1] (0.00ns)   --->   "%ki_V_addr_2 = getelementptr [4 x i32]* %ki_V, i64 0, i64 2" [PID/pid.cpp:142]   --->   Operation 229 'getelementptr' 'ki_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 230 [2/2] (2.32ns)   --->   "%ki_V_load_2 = load i32* %ki_V_addr_2, align 4" [PID/pid.cpp:142]   --->   Operation 230 'load' 'ki_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_63 = trunc i17 %p_Val2_31 to i16" [PID/pid.cpp:144]   --->   Operation 231 'trunc' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 232 [1/1] (0.00ns)   --->   "%measured_V_addr_4 = getelementptr [6 x i16]* %measured_V, i64 0, i64 4" [PID/pid.cpp:150]   --->   Operation 232 'getelementptr' 'measured_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 233 [2/2] (2.32ns)   --->   "%p_Val2_39 = load i16* %measured_V_addr_4, align 2" [PID/pid.cpp:150]   --->   Operation 233 'load' 'p_Val2_39' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 13 <SV = 11> <Delay = 6.00>
ST_13 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_40)   --->   "%p_Val2_25 = phi i16 [ 0, %2 ], [ %phitmp6, %_ifconv1 ]" [PID/pid.cpp:119]   --->   Operation 234 'phi' 'p_Val2_25' <Predicate = (tmp_7)> <Delay = 0.00>
ST_13 : Operation 235 [1/2] (2.32ns)   --->   "%buffer_V_load_1 = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 2), align 2" [PID/pid.cpp:125]   --->   Operation 235 'load' 'buffer_V_load_1' <Predicate = (!tmp_7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_13 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_40)   --->   "%p_Val2_28 = select i1 %tmp_7, i16 %p_Val2_25, i16 %buffer_V_load_1" [PID/pid.cpp:150]   --->   Operation 236 'select' 'p_Val2_28' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 237 [1/1] (0.00ns)   --->   "%p_Val2_32 = load i32* @integral_rate_V_0, align 4" [PID/pid.cpp:140]   --->   Operation 237 'load' 'p_Val2_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_47 = sext i17 %p_Val2_31 to i32" [PID/pid.cpp:140]   --->   Operation 238 'sext' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 239 [1/1] (2.55ns)   --->   "%tmp_48 = add i32 %tmp_47, %p_Val2_32" [PID/pid.cpp:140]   --->   Operation 239 'add' 'tmp_48' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 240 [1/1] (2.47ns)   --->   "%tmp_49 = icmp slt i32 %tmp_48, -819200" [PID/pid.cpp:140]   --->   Operation 240 'icmp' 'tmp_49' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 241 [1/1] (2.47ns)   --->   "%tmp_50 = icmp sgt i32 %tmp_48, 819200" [PID/pid.cpp:140]   --->   Operation 241 'icmp' 'tmp_50' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node tmp_52)   --->   "%p_tmp_3_cast = select i1 %tmp_49, i32 -819200, i32 819200" [PID/pid.cpp:140]   --->   Operation 242 'select' 'p_tmp_3_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node tmp_52)   --->   "%tmp_51 = or i1 %tmp_49, %tmp_50" [PID/pid.cpp:140]   --->   Operation 243 'or' 'tmp_51' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 244 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_52 = select i1 %tmp_51, i32 %p_tmp_3_cast, i32 %tmp_48" [PID/pid.cpp:140]   --->   Operation 244 'select' 'tmp_52' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 245 [1/1] (0.00ns)   --->   "store i32 %tmp_52, i32* @integral_rate_V_0, align 4" [PID/pid.cpp:140]   --->   Operation 245 'store' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 246 [1/2] (2.32ns)   --->   "%kp_V_load_3 = load i32* %kp_V_addr_3, align 4" [PID/pid.cpp:142]   --->   Operation 246 'load' 'kp_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_13 : Operation 247 [1/2] (2.32ns)   --->   "%ki_V_load_2 = load i32* %ki_V_addr_2, align 4" [PID/pid.cpp:142]   --->   Operation 247 'load' 'ki_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_13 : Operation 248 [1/1] (0.00ns)   --->   "%kd_V_addr_2 = getelementptr [4 x i32]* %kd_V, i64 0, i64 2" [PID/pid.cpp:142]   --->   Operation 248 'getelementptr' 'kd_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 249 [2/2] (2.32ns)   --->   "%kd_V_load_2 = load i32* %kd_V_addr_2, align 4" [PID/pid.cpp:142]   --->   Operation 249 'load' 'kd_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_13 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_40)   --->   "%tmp_64 = sext i16 %p_Val2_28 to i17" [PID/pid.cpp:150]   --->   Operation 250 'sext' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 251 [1/2] (2.32ns)   --->   "%p_Val2_39 = load i16* %measured_V_addr_4, align 2" [PID/pid.cpp:150]   --->   Operation 251 'load' 'p_Val2_39' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_13 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_40)   --->   "%tmp_65 = sext i16 %p_Val2_39 to i17" [PID/pid.cpp:150]   --->   Operation 252 'sext' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 253 [1/1] (2.07ns) (out node of the LUT)   --->   "%p_Val2_40 = sub i17 %tmp_64, %tmp_65" [PID/pid.cpp:150]   --->   Operation 253 'sub' 'p_Val2_40' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 254 [1/1] (0.00ns)   --->   "%kp_V_addr_4 = getelementptr [6 x i32]* %kp_V, i64 0, i64 4" [PID/pid.cpp:153]   --->   Operation 254 'getelementptr' 'kp_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 255 [2/2] (2.32ns)   --->   "%kp_V_load_4 = load i32* %kp_V_addr_4, align 4" [PID/pid.cpp:153]   --->   Operation 255 'load' 'kp_V_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_13 : Operation 256 [1/1] (0.00ns)   --->   "%ki_V_addr_3 = getelementptr [4 x i32]* %ki_V, i64 0, i64 3" [PID/pid.cpp:153]   --->   Operation 256 'getelementptr' 'ki_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 257 [2/2] (2.32ns)   --->   "%ki_V_load_3 = load i32* %ki_V_addr_3, align 4" [PID/pid.cpp:153]   --->   Operation 257 'load' 'ki_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_13 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_82 = trunc i17 %p_Val2_40 to i16" [PID/pid.cpp:156]   --->   Operation 258 'trunc' 'tmp_82' <Predicate = true> <Delay = 0.00>

State 14 <SV = 12> <Delay = 8.51>
ST_14 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_48_cast = sext i17 %p_Val2_31 to i18" [PID/pid.cpp:140]   --->   Operation 259 'sext' 'tmp_48_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 260 [1/1] (0.00ns)   --->   "%p_Val2_33 = load i16* @last_error_rate_V_0, align 2" [PID/pid.cpp:141]   --->   Operation 260 'load' 'p_Val2_33' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_53_cast = sext i16 %p_Val2_33 to i18" [PID/pid.cpp:141]   --->   Operation 261 'sext' 'tmp_53_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 262 [1/1] (2.10ns)   --->   "%tmp_53 = sub i18 %tmp_48_cast, %tmp_53_cast" [PID/pid.cpp:141]   --->   Operation 262 'sub' 'tmp_53' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 263 [1/1] (0.00ns)   --->   "%OP1_V_7_cast = sext i32 %kp_V_load_3 to i49" [PID/pid.cpp:142]   --->   Operation 263 'sext' 'OP1_V_7_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 264 [1/1] (0.00ns)   --->   "%OP2_V_7_cast = sext i17 %p_Val2_31 to i49" [PID/pid.cpp:142]   --->   Operation 264 'sext' 'OP2_V_7_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 265 [1/1] (8.51ns)   --->   "%p_Val2_34 = mul i49 %OP2_V_7_cast, %OP1_V_7_cast" [PID/pid.cpp:142]   --->   Operation 265 'mul' 'p_Val2_34' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 266 [1/1] (0.00ns)   --->   "%OP1_V_3 = sext i32 %ki_V_load_2 to i64" [PID/pid.cpp:142]   --->   Operation 266 'sext' 'OP1_V_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 267 [1/1] (0.00ns)   --->   "%OP2_V_3 = sext i32 %tmp_52 to i64" [PID/pid.cpp:142]   --->   Operation 267 'sext' 'OP2_V_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 268 [1/1] (8.51ns)   --->   "%p_Val2_35 = mul nsw i64 %OP2_V_3, %OP1_V_3" [PID/pid.cpp:142]   --->   Operation 268 'mul' 'p_Val2_35' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 269 [1/2] (2.32ns)   --->   "%kd_V_load_2 = load i32* %kd_V_addr_2, align 4" [PID/pid.cpp:142]   --->   Operation 269 'load' 'kd_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_14 : Operation 270 [1/1] (0.00ns)   --->   "store i16 %tmp_63, i16* @last_error_rate_V_0, align 2" [PID/pid.cpp:144]   --->   Operation 270 'store' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 271 [1/1] (0.00ns)   --->   "%p_Val2_41 = load i32* @integral_rate_V_1, align 4" [PID/pid.cpp:151]   --->   Operation 271 'load' 'p_Val2_41' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_66 = sext i17 %p_Val2_40 to i32" [PID/pid.cpp:151]   --->   Operation 272 'sext' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 273 [1/1] (2.55ns)   --->   "%tmp_67 = add i32 %tmp_66, %p_Val2_41" [PID/pid.cpp:151]   --->   Operation 273 'add' 'tmp_67' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 274 [1/1] (2.47ns)   --->   "%tmp_68 = icmp slt i32 %tmp_67, -819200" [PID/pid.cpp:151]   --->   Operation 274 'icmp' 'tmp_68' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 275 [1/1] (2.47ns)   --->   "%tmp_69 = icmp sgt i32 %tmp_67, 819200" [PID/pid.cpp:151]   --->   Operation 275 'icmp' 'tmp_69' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node tmp_71)   --->   "%p_tmp_4_cast = select i1 %tmp_68, i32 -819200, i32 819200" [PID/pid.cpp:151]   --->   Operation 276 'select' 'p_tmp_4_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node tmp_71)   --->   "%tmp_70 = or i1 %tmp_68, %tmp_69" [PID/pid.cpp:151]   --->   Operation 277 'or' 'tmp_70' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 278 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_71 = select i1 %tmp_70, i32 %p_tmp_4_cast, i32 %tmp_67" [PID/pid.cpp:151]   --->   Operation 278 'select' 'tmp_71' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 279 [1/1] (0.00ns)   --->   "store i32 %tmp_71, i32* @integral_rate_V_1, align 4" [PID/pid.cpp:151]   --->   Operation 279 'store' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 280 [1/2] (2.32ns)   --->   "%kp_V_load_4 = load i32* %kp_V_addr_4, align 4" [PID/pid.cpp:153]   --->   Operation 280 'load' 'kp_V_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_14 : Operation 281 [1/2] (2.32ns)   --->   "%ki_V_load_3 = load i32* %ki_V_addr_3, align 4" [PID/pid.cpp:153]   --->   Operation 281 'load' 'ki_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_14 : Operation 282 [1/1] (0.00ns)   --->   "%kd_V_addr_3 = getelementptr [4 x i32]* %kd_V, i64 0, i64 3" [PID/pid.cpp:153]   --->   Operation 282 'getelementptr' 'kd_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 283 [2/2] (2.32ns)   --->   "%kd_V_load_3 = load i32* %kd_V_addr_3, align 4" [PID/pid.cpp:153]   --->   Operation 283 'load' 'kd_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 15 <SV = 13> <Delay = 8.51>
ST_15 : Operation 284 [2/2] (2.32ns)   --->   "%buffer_V_load_2 = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 3), align 2" [PID/pid.cpp:126]   --->   Operation 284 'load' 'buffer_V_load_2' <Predicate = (!tmp_7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_15 : Operation 285 [1/1] (0.00ns)   --->   "%p_Val2_34_cast = sext i49 %p_Val2_34 to i64" [PID/pid.cpp:142]   --->   Operation 285 'sext' 'p_Val2_34_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_54 = zext i64 %p_Val2_34_cast to i65" [PID/pid.cpp:142]   --->   Operation 286 'zext' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_55 = zext i64 %p_Val2_35 to i65" [PID/pid.cpp:142]   --->   Operation 287 'zext' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 288 [1/1] (3.52ns)   --->   "%p_Val2_36 = add nsw i65 %tmp_54, %tmp_55" [PID/pid.cpp:142]   --->   Operation 288 'add' 'p_Val2_36' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 289 [1/1] (0.00ns)   --->   "%OP1_V_9_cast = sext i32 %kd_V_load_2 to i50" [PID/pid.cpp:142]   --->   Operation 289 'sext' 'OP1_V_9_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 290 [1/1] (0.00ns)   --->   "%OP2_V_9_cast = sext i18 %tmp_53 to i50" [PID/pid.cpp:142]   --->   Operation 290 'sext' 'OP2_V_9_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 291 [1/1] (8.51ns)   --->   "%p_Val2_37 = mul i50 %OP2_V_9_cast, %OP1_V_9_cast" [PID/pid.cpp:142]   --->   Operation 291 'mul' 'p_Val2_37' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_68_cast = sext i17 %p_Val2_40 to i18" [PID/pid.cpp:151]   --->   Operation 292 'sext' 'tmp_68_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 293 [1/1] (0.00ns)   --->   "%p_Val2_42 = load i16* @last_error_rate_V_1, align 2" [PID/pid.cpp:152]   --->   Operation 293 'load' 'p_Val2_42' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_73_cast = sext i16 %p_Val2_42 to i18" [PID/pid.cpp:152]   --->   Operation 294 'sext' 'tmp_73_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 295 [1/1] (2.10ns)   --->   "%tmp_72 = sub i18 %tmp_68_cast, %tmp_73_cast" [PID/pid.cpp:152]   --->   Operation 295 'sub' 'tmp_72' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 296 [1/1] (0.00ns)   --->   "%OP1_V_10_cast = sext i32 %kp_V_load_4 to i49" [PID/pid.cpp:153]   --->   Operation 296 'sext' 'OP1_V_10_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 297 [1/1] (0.00ns)   --->   "%OP2_V_10_cast = sext i17 %p_Val2_40 to i49" [PID/pid.cpp:153]   --->   Operation 297 'sext' 'OP2_V_10_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 298 [1/1] (8.51ns)   --->   "%p_Val2_43 = mul i49 %OP2_V_10_cast, %OP1_V_10_cast" [PID/pid.cpp:153]   --->   Operation 298 'mul' 'p_Val2_43' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 299 [1/1] (0.00ns)   --->   "%OP1_V_4 = sext i32 %ki_V_load_3 to i64" [PID/pid.cpp:153]   --->   Operation 299 'sext' 'OP1_V_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 300 [1/1] (0.00ns)   --->   "%OP2_V_4 = sext i32 %tmp_71 to i64" [PID/pid.cpp:153]   --->   Operation 300 'sext' 'OP2_V_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 301 [1/1] (8.51ns)   --->   "%p_Val2_44 = mul nsw i64 %OP2_V_4, %OP1_V_4" [PID/pid.cpp:153]   --->   Operation 301 'mul' 'p_Val2_44' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 302 [1/2] (2.32ns)   --->   "%kd_V_load_3 = load i32* %kd_V_addr_3, align 4" [PID/pid.cpp:153]   --->   Operation 302 'load' 'kd_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_15 : Operation 303 [1/1] (0.00ns)   --->   "store i16 %tmp_82, i16* @last_error_rate_V_1, align 2" [PID/pid.cpp:156]   --->   Operation 303 'store' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 304 [1/1] (0.00ns)   --->   "%measured_V_addr_5 = getelementptr [6 x i16]* %measured_V, i64 0, i64 5" [PID/pid.cpp:162]   --->   Operation 304 'getelementptr' 'measured_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 305 [2/2] (2.32ns)   --->   "%p_Val2_48 = load i16* %measured_V_addr_5, align 2" [PID/pid.cpp:162]   --->   Operation 305 'load' 'p_Val2_48' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_15 : Operation 306 [1/1] (0.00ns)   --->   "%kp_V_addr_5 = getelementptr [6 x i32]* %kp_V, i64 0, i64 5" [PID/pid.cpp:162]   --->   Operation 306 'getelementptr' 'kp_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 307 [2/2] (2.32ns)   --->   "%kp_V_load_5 = load i32* %kp_V_addr_5, align 4" [PID/pid.cpp:162]   --->   Operation 307 'load' 'kp_V_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 16 <SV = 14> <Delay = 8.51>
ST_16 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%p_Val2_s_16 = phi i16 [ 0, %2 ], [ %phitmp, %_ifconv1 ]" [PID/pid.cpp:120]   --->   Operation 308 'phi' 'p_Val2_s_16' <Predicate = (tmp_7)> <Delay = 0.00>
ST_16 : Operation 309 [1/2] (2.32ns)   --->   "%buffer_V_load_2 = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 3), align 2" [PID/pid.cpp:126]   --->   Operation 309 'load' 'buffer_V_load_2' <Predicate = (!tmp_7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_16 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%p_Val2_27 = select i1 %tmp_7, i16 %p_Val2_s_16, i16 %buffer_V_load_2" [PID/pid.cpp:162]   --->   Operation 310 'select' 'p_Val2_27' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 311 [1/1] (0.00ns)   --->   "%p_Val2_37_cast = sext i50 %p_Val2_37 to i64" [PID/pid.cpp:142]   --->   Operation 311 'sext' 'p_Val2_37_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_56 = zext i65 %p_Val2_36 to i66" [PID/pid.cpp:142]   --->   Operation 312 'zext' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_57 = zext i64 %p_Val2_37_cast to i66" [PID/pid.cpp:142]   --->   Operation 313 'zext' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 314 [1/1] (3.54ns)   --->   "%p_Val2_38 = add nsw i66 %tmp_57, %tmp_56" [PID/pid.cpp:142]   --->   Operation 314 'add' 'p_Val2_38' <Predicate = true> <Delay = 3.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_58 = call i32 @_ssdm_op_PartSelect.i32.i66.i32.i32(i66 %p_Val2_38, i32 13, i32 44)" [PID/pid.cpp:142]   --->   Operation 315 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 316 [1/1] (2.47ns)   --->   "%tmp_59 = icmp slt i32 %tmp_58, -8192" [PID/pid.cpp:143]   --->   Operation 316 'icmp' 'tmp_59' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 317 [1/1] (2.47ns)   --->   "%tmp_60 = icmp sgt i32 %tmp_58, 8183" [PID/pid.cpp:143]   --->   Operation 317 'icmp' 'tmp_60' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node tmp_86)   --->   "%tmp_61 = call i17 @_ssdm_op_PartSelect.i17.i66.i32.i32(i66 %p_Val2_38, i32 13, i32 29)" [PID/pid.cpp:142]   --->   Operation 318 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node tmp_86)   --->   "%phitmp1 = call i19 @_ssdm_op_BitConcatenate.i19.i17.i2(i17 %tmp_61, i2 0)" [PID/pid.cpp:143]   --->   Operation 319 'bitconcatenate' 'phitmp1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node tmp_86)   --->   "%sel_tmp = xor i1 %tmp_59, true" [PID/pid.cpp:143]   --->   Operation 320 'xor' 'sel_tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node tmp_86)   --->   "%sel_tmp3 = and i1 %tmp_60, %sel_tmp" [PID/pid.cpp:143]   --->   Operation 321 'and' 'sel_tmp3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node tmp_86)   --->   "%tmp_62 = or i1 %tmp_59, %sel_tmp3" [PID/pid.cpp:173]   --->   Operation 322 'or' 'tmp_62' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 323 [1/1] (0.00ns)   --->   "%p_Val2_43_cast = sext i49 %p_Val2_43 to i64" [PID/pid.cpp:153]   --->   Operation 323 'sext' 'p_Val2_43_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_73 = zext i64 %p_Val2_43_cast to i65" [PID/pid.cpp:153]   --->   Operation 324 'zext' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_74 = zext i64 %p_Val2_44 to i65" [PID/pid.cpp:153]   --->   Operation 325 'zext' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 326 [1/1] (3.52ns)   --->   "%p_Val2_45 = add nsw i65 %tmp_73, %tmp_74" [PID/pid.cpp:153]   --->   Operation 326 'add' 'p_Val2_45' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 327 [1/1] (0.00ns)   --->   "%OP1_V_12_cast = sext i32 %kd_V_load_3 to i50" [PID/pid.cpp:153]   --->   Operation 327 'sext' 'OP1_V_12_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 328 [1/1] (0.00ns)   --->   "%OP2_V_12_cast = sext i18 %tmp_72 to i50" [PID/pid.cpp:153]   --->   Operation 328 'sext' 'OP2_V_12_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 329 [1/1] (8.51ns)   --->   "%p_Val2_46 = mul i50 %OP2_V_12_cast, %OP1_V_12_cast" [PID/pid.cpp:153]   --->   Operation 329 'mul' 'p_Val2_46' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%tmp_83 = sext i16 %p_Val2_27 to i17" [PID/pid.cpp:162]   --->   Operation 330 'sext' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 331 [1/2] (2.32ns)   --->   "%p_Val2_48 = load i16* %measured_V_addr_5, align 2" [PID/pid.cpp:162]   --->   Operation 331 'load' 'p_Val2_48' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_16 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%tmp_84 = sext i16 %p_Val2_48 to i17" [PID/pid.cpp:162]   --->   Operation 332 'sext' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 333 [1/1] (2.07ns) (out node of the LUT)   --->   "%r_V_1 = sub i17 %tmp_83, %tmp_84" [PID/pid.cpp:162]   --->   Operation 333 'sub' 'r_V_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 334 [1/2] (2.32ns)   --->   "%kp_V_load_5 = load i32* %kp_V_addr_5, align 4" [PID/pid.cpp:162]   --->   Operation 334 'load' 'kp_V_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_16 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node tmp_86)   --->   "%tmp_86_cast = select i1 %tmp_59, i19 -32768, i19 32732" [PID/pid.cpp:173]   --->   Operation 335 'select' 'tmp_86_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 336 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_86 = select i1 %tmp_62, i19 %tmp_86_cast, i19 %phitmp1" [PID/pid.cpp:173]   --->   Operation 336 'select' 'tmp_86' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 15> <Delay = 8.51>
ST_17 : Operation 337 [1/1] (0.00ns)   --->   "%p_Val2_46_cast = sext i50 %p_Val2_46 to i64" [PID/pid.cpp:153]   --->   Operation 337 'sext' 'p_Val2_46_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_75 = zext i65 %p_Val2_45 to i66" [PID/pid.cpp:153]   --->   Operation 338 'zext' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_76 = zext i64 %p_Val2_46_cast to i66" [PID/pid.cpp:153]   --->   Operation 339 'zext' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 340 [1/1] (3.54ns)   --->   "%p_Val2_47 = add nsw i66 %tmp_76, %tmp_75" [PID/pid.cpp:153]   --->   Operation 340 'add' 'p_Val2_47' <Predicate = true> <Delay = 3.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_77 = call i32 @_ssdm_op_PartSelect.i32.i66.i32.i32(i66 %p_Val2_47, i32 13, i32 44)" [PID/pid.cpp:153]   --->   Operation 341 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 342 [1/1] (2.47ns)   --->   "%tmp_78 = icmp slt i32 %tmp_77, -8192" [PID/pid.cpp:155]   --->   Operation 342 'icmp' 'tmp_78' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 343 [1/1] (2.47ns)   --->   "%tmp_79 = icmp sgt i32 %tmp_77, 8183" [PID/pid.cpp:155]   --->   Operation 343 'icmp' 'tmp_79' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node tmp_87)   --->   "%tmp_80 = call i17 @_ssdm_op_PartSelect.i17.i66.i32.i32(i66 %p_Val2_47, i32 13, i32 29)" [PID/pid.cpp:153]   --->   Operation 344 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node tmp_87)   --->   "%phitmp2 = call i19 @_ssdm_op_BitConcatenate.i19.i17.i2(i17 %tmp_80, i2 0)" [PID/pid.cpp:155]   --->   Operation 345 'bitconcatenate' 'phitmp2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node tmp_87)   --->   "%sel_tmp7 = xor i1 %tmp_78, true" [PID/pid.cpp:155]   --->   Operation 346 'xor' 'sel_tmp7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node tmp_87)   --->   "%sel_tmp8 = and i1 %tmp_79, %sel_tmp7" [PID/pid.cpp:155]   --->   Operation 347 'and' 'sel_tmp8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node tmp_87)   --->   "%tmp_81 = or i1 %tmp_78, %sel_tmp8" [PID/pid.cpp:174]   --->   Operation 348 'or' 'tmp_81' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 349 [1/1] (0.00ns)   --->   "%OP1_V_5 = sext i32 %kp_V_load_5 to i49" [PID/pid.cpp:162]   --->   Operation 349 'sext' 'OP1_V_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 350 [1/1] (0.00ns)   --->   "%OP2_V_5 = sext i17 %r_V_1 to i49" [PID/pid.cpp:162]   --->   Operation 350 'sext' 'OP2_V_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 351 [1/1] (8.51ns)   --->   "%p_Val2_49 = mul nsw i49 %OP2_V_5, %OP1_V_5" [PID/pid.cpp:162]   --->   Operation 351 'mul' 'p_Val2_49' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_85 = call i17 @_ssdm_op_PartSelect.i17.i49.i32.i32(i49 %p_Val2_49, i32 13, i32 29)" [PID/pid.cpp:162]   --->   Operation 352 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node tmp_87)   --->   "%tmp_88_cast = select i1 %tmp_78, i19 -32768, i19 32732" [PID/pid.cpp:174]   --->   Operation 353 'select' 'tmp_88_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 354 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_87 = select i1 %tmp_81, i19 %tmp_88_cast, i19 %phitmp2" [PID/pid.cpp:174]   --->   Operation 354 'select' 'tmp_87' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 16> <Delay = 5.14>
ST_18 : Operation 355 [2/2] (2.32ns)   --->   "%p_Val2_50 = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 0), align 2" [PID/pid.cpp:172]   --->   Operation 355 'load' 'p_Val2_50' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_18 : Operation 356 [1/1] (0.00ns)   --->   "%p_shl1 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_86, i13 0)" [PID/pid.cpp:181]   --->   Operation 356 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 357 [1/1] (0.00ns)   --->   "%p_shl1_cast = sext i32 %p_shl1 to i33" [PID/pid.cpp:181]   --->   Operation 357 'sext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 358 [1/1] (0.00ns)   --->   "%p_Val2_51 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_87, i13 0)" [PID/pid.cpp:181]   --->   Operation 358 'bitconcatenate' 'p_Val2_51' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 359 [1/1] (0.00ns)   --->   "%p_Val2_51_cast = sext i32 %p_Val2_51 to i33" [PID/pid.cpp:181]   --->   Operation 359 'sext' 'p_Val2_51_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 360 [1/1] (2.55ns)   --->   "%addconv = sub i33 %p_Val2_51_cast, %p_shl1_cast" [PID/pid.cpp:181]   --->   Operation 360 'sub' 'addconv' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 361 [1/1] (0.00ns)   --->   "%p_shl = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_85, i15 0)" [PID/pid.cpp:181]   --->   Operation 361 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 362 [1/1] (0.00ns)   --->   "%p_shl_cast1 = sext i32 %p_shl to i34" [PID/pid.cpp:181]   --->   Operation 362 'sext' 'p_shl_cast1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 363 [1/1] (0.00ns)   --->   "%p_shl_cast = sext i32 %p_shl to i33" [PID/pid.cpp:181]   --->   Operation 363 'sext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 364 [1/1] (2.55ns)   --->   "%p_Val2_52 = sub i33 0, %p_shl_cast" [PID/pid.cpp:181]   --->   Operation 364 'sub' 'p_Val2_52' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_91_cast = sext i33 %addconv to i34" [PID/pid.cpp:181]   --->   Operation 365 'sext' 'tmp_91_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_92_cast = sext i33 %p_Val2_52 to i34" [PID/pid.cpp:181]   --->   Operation 366 'sext' 'tmp_92_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 367 [1/1] (2.59ns)   --->   "%r_V_2 = sub i34 %tmp_91_cast, %p_shl_cast1" [PID/pid.cpp:181]   --->   Operation 367 'sub' 'r_V_2' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 368 [1/1] (2.55ns)   --->   "%sum = add i33 %p_shl1_cast, %p_Val2_51_cast" [PID/pid.cpp:181]   --->   Operation 368 'add' 'sum' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 369 [1/1] (0.00ns)   --->   "%sum_cast = sext i33 %sum to i34" [PID/pid.cpp:181]   --->   Operation 369 'sext' 'sum_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 370 [1/1] (2.59ns)   --->   "%r_V_2_1 = sub i34 %p_shl_cast1, %sum_cast" [PID/pid.cpp:181]   --->   Operation 370 'sub' 'r_V_2_1' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 371 [1/1] (2.59ns)   --->   "%addconv2 = add i34 %p_shl_cast1, %sum_cast" [PID/pid.cpp:181]   --->   Operation 371 'add' 'addconv2' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 372 [1/1] (2.55ns)   --->   "%addconv3 = sub i33 %p_shl1_cast, %p_Val2_51_cast" [PID/pid.cpp:181]   --->   Operation 372 'sub' 'addconv3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_102_3_cast = sext i33 %addconv3 to i34" [PID/pid.cpp:181]   --->   Operation 373 'sext' 'tmp_102_3_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 374 [1/1] (2.59ns)   --->   "%r_V_2_3 = sub i34 %tmp_102_3_cast, %p_shl_cast1" [PID/pid.cpp:181]   --->   Operation 374 'sub' 'r_V_2_3' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 375 [1/1] (2.59ns)   --->   "%r_V_2_4 = add i34 %p_shl_cast1, %tmp_91_cast" [PID/pid.cpp:181]   --->   Operation 375 'add' 'r_V_2_4' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 376 [1/1] (2.59ns)   --->   "%r_V_2_5 = sub i34 %tmp_92_cast, %sum_cast" [PID/pid.cpp:181]   --->   Operation 376 'sub' 'r_V_2_5' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 377 [1/1] (2.59ns)   --->   "%addconv4 = sub i34 %sum_cast, %p_shl_cast1" [PID/pid.cpp:181]   --->   Operation 377 'sub' 'addconv4' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 378 [1/1] (2.59ns)   --->   "%r_V_2_7 = add i34 %p_shl_cast1, %tmp_102_3_cast" [PID/pid.cpp:181]   --->   Operation 378 'add' 'r_V_2_7' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 8.49>
ST_19 : Operation 379 [1/2] (2.32ns)   --->   "%p_Val2_50 = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 0), align 2" [PID/pid.cpp:172]   --->   Operation 379 'load' 'p_Val2_50' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_19 : Operation 380 [1/1] (0.00ns)   --->   "%OP1_V_16_cast_cast = sext i34 %r_V_2 to i49" [PID/pid.cpp:181]   --->   Operation 380 'sext' 'OP1_V_16_cast_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 381 [1/1] (8.49ns)   --->   "%p_Val2_53 = mul i49 10813, %OP1_V_16_cast_cast" [PID/pid.cpp:181]   --->   Operation 381 'mul' 'p_Val2_53' <Predicate = true> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_89 = trunc i49 %p_Val2_53 to i47" [PID/pid.cpp:181]   --->   Operation 382 'trunc' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 383 [1/1] (0.00ns)   --->   "%OP1_V_17_1_cast_cast = sext i34 %r_V_2_1 to i49" [PID/pid.cpp:181]   --->   Operation 383 'sext' 'OP1_V_17_1_cast_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 384 [1/1] (8.49ns)   --->   "%p_Val2_81_1 = mul i49 10813, %OP1_V_17_1_cast_cast" [PID/pid.cpp:181]   --->   Operation 384 'mul' 'p_Val2_81_1' <Predicate = true> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_96 = trunc i49 %p_Val2_81_1 to i47" [PID/pid.cpp:181]   --->   Operation 385 'trunc' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 386 [1/1] (0.00ns)   --->   "%OP1_V_17_2_cast = sext i34 %addconv2 to i49" [PID/pid.cpp:181]   --->   Operation 386 'sext' 'OP1_V_17_2_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 387 [1/1] (8.49ns)   --->   "%p_Val2_81_2 = mul i49 10813, %OP1_V_17_2_cast" [PID/pid.cpp:181]   --->   Operation 387 'mul' 'p_Val2_81_2' <Predicate = true> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_99 = trunc i49 %p_Val2_81_2 to i47" [PID/pid.cpp:181]   --->   Operation 388 'trunc' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 389 [1/1] (0.00ns)   --->   "%OP1_V_17_3_cast_cast = sext i34 %r_V_2_3 to i49" [PID/pid.cpp:181]   --->   Operation 389 'sext' 'OP1_V_17_3_cast_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 390 [1/1] (8.49ns)   --->   "%p_Val2_81_3 = mul i49 10813, %OP1_V_17_3_cast_cast" [PID/pid.cpp:181]   --->   Operation 390 'mul' 'p_Val2_81_3' <Predicate = true> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_102 = trunc i49 %p_Val2_81_3 to i47" [PID/pid.cpp:181]   --->   Operation 391 'trunc' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 392 [1/1] (0.00ns)   --->   "%OP1_V_17_4_cast = sext i34 %r_V_2_4 to i49" [PID/pid.cpp:181]   --->   Operation 392 'sext' 'OP1_V_17_4_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 393 [1/1] (8.49ns)   --->   "%p_Val2_81_4 = mul i49 10813, %OP1_V_17_4_cast" [PID/pid.cpp:181]   --->   Operation 393 'mul' 'p_Val2_81_4' <Predicate = true> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_105 = trunc i49 %p_Val2_81_4 to i47" [PID/pid.cpp:181]   --->   Operation 394 'trunc' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 395 [1/1] (0.00ns)   --->   "%OP1_V_17_5_cast_cast = sext i34 %r_V_2_5 to i49" [PID/pid.cpp:181]   --->   Operation 395 'sext' 'OP1_V_17_5_cast_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 396 [1/1] (8.49ns)   --->   "%p_Val2_81_5 = mul i49 10813, %OP1_V_17_5_cast_cast" [PID/pid.cpp:181]   --->   Operation 396 'mul' 'p_Val2_81_5' <Predicate = true> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_109 = trunc i49 %p_Val2_81_5 to i47" [PID/pid.cpp:181]   --->   Operation 397 'trunc' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 398 [1/1] (0.00ns)   --->   "%OP1_V_17_6_cast = sext i34 %addconv4 to i49" [PID/pid.cpp:181]   --->   Operation 398 'sext' 'OP1_V_17_6_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 399 [1/1] (8.49ns)   --->   "%p_Val2_81_6 = mul i49 10813, %OP1_V_17_6_cast" [PID/pid.cpp:181]   --->   Operation 399 'mul' 'p_Val2_81_6' <Predicate = true> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_113 = trunc i49 %p_Val2_81_6 to i47" [PID/pid.cpp:181]   --->   Operation 400 'trunc' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 401 [1/1] (0.00ns)   --->   "%OP1_V_17_7_cast = sext i34 %r_V_2_7 to i49" [PID/pid.cpp:181]   --->   Operation 401 'sext' 'OP1_V_17_7_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 402 [1/1] (8.49ns)   --->   "%p_Val2_81_7 = mul i49 10813, %OP1_V_17_7_cast" [PID/pid.cpp:181]   --->   Operation 402 'mul' 'p_Val2_81_7' <Predicate = true> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_115 = trunc i49 %p_Val2_81_7 to i47" [PID/pid.cpp:181]   --->   Operation 403 'trunc' 'tmp_115' <Predicate = true> <Delay = 0.00>

State 20 <SV = 18> <Delay = 8.75>
ST_20 : Operation 404 [1/1] (0.00ns)   --->   "%p_Val2_53_cast = sext i49 %p_Val2_53 to i50" [PID/pid.cpp:181]   --->   Operation 404 'sext' 'p_Val2_53_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_88 = call i46 @_ssdm_op_BitConcatenate.i46.i16.i30(i16 %p_Val2_50, i30 0)" [PID/pid.cpp:181]   --->   Operation 405 'bitconcatenate' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_94_cast_cast1 = sext i46 %tmp_88 to i51" [PID/pid.cpp:181]   --->   Operation 406 'sext' 'tmp_94_cast_cast1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_94_cast_cast2 = sext i46 %tmp_88 to i53" [PID/pid.cpp:181]   --->   Operation 407 'sext' 'tmp_94_cast_cast2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_94_cast_cast = sext i46 %tmp_88 to i52" [PID/pid.cpp:181]   --->   Operation 408 'sext' 'tmp_94_cast_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_91_cast1 = zext i50 %p_Val2_53_cast to i52" [PID/pid.cpp:181]   --->   Operation 409 'zext' 'tmp_91_cast1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_90 = sext i46 %tmp_88 to i47" [PID/pid.cpp:181]   --->   Operation 410 'sext' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 411 [1/1] (3.15ns)   --->   "%p_Val2_54 = add i52 %tmp_91_cast1, %tmp_94_cast_cast" [PID/pid.cpp:181]   --->   Operation 411 'add' 'p_Val2_54' <Predicate = true> <Delay = 3.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 412 [1/1] (3.07ns)   --->   "%p_Val2_55_cast = add i47 %tmp_90, %tmp_89" [PID/pid.cpp:181]   --->   Operation 412 'add' 'p_Val2_55_cast' <Predicate = true> <Delay = 3.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_91 = call i19 @_ssdm_op_PartSelect.i19.i47.i32.i32(i47 %p_Val2_55_cast, i32 28, i32 46)" [PID/pid.cpp:181]   --->   Operation 413 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %p_Val2_55_cast, i32 46)" [PID/pid.cpp:187]   --->   Operation 414 'bitselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 415 [1/1] (2.43ns)   --->   "%tmp_93 = icmp sgt i19 %tmp_91, 32735" [PID/pid.cpp:187]   --->   Operation 415 'icmp' 'tmp_93' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_55)   --->   "%phitmp4 = call i16 @_ssdm_op_PartSelect.i16.i52.i32.i32(i52 %p_Val2_54, i32 30, i32 45)" [PID/pid.cpp:187]   --->   Operation 416 'partselect' 'phitmp4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2)   --->   "%sel_tmp1 = xor i1 %tmp_92, true" [PID/pid.cpp:187]   --->   Operation 417 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 418 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp2 = and i1 %tmp_93, %sel_tmp1" [PID/pid.cpp:187]   --->   Operation 418 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_55)   --->   "%sel_tmp5_cast = select i1 %sel_tmp2, i16 8183, i16 0" [PID/pid.cpp:187]   --->   Operation 419 'select' 'sel_tmp5_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_55)   --->   "%tmp_94 = or i1 %sel_tmp2, %tmp_92" [PID/pid.cpp:187]   --->   Operation 420 'or' 'tmp_94' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 421 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_55 = select i1 %tmp_94, i16 %sel_tmp5_cast, i16 %phitmp4" [PID/pid.cpp:187]   --->   Operation 421 'select' 'p_Val2_55' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 422 [1/1] (8.75ns)   --->   "%OUT_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_r, i32 8)" [PID/pid.cpp:188]   --->   Operation 422 'writereq' 'OUT_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 423 [1/1] (0.00ns)   --->   "%p_Val2_81_1_cast = sext i49 %p_Val2_81_1 to i51" [PID/pid.cpp:181]   --->   Operation 423 'sext' 'p_Val2_81_1_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_10646_1_cast = zext i51 %p_Val2_81_1_cast to i53" [PID/pid.cpp:181]   --->   Operation 424 'zext' 'tmp_10646_1_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 425 [1/1] (3.18ns)   --->   "%p_Val2_82_1 = add i53 %tmp_10646_1_cast, %tmp_94_cast_cast2" [PID/pid.cpp:181]   --->   Operation 425 'add' 'p_Val2_82_1' <Predicate = true> <Delay = 3.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 426 [1/1] (3.07ns)   --->   "%p_Val2_82_1_cast = add i47 %tmp_90, %tmp_96" [PID/pid.cpp:181]   --->   Operation 426 'add' 'p_Val2_82_1_cast' <Predicate = true> <Delay = 3.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_108_1 = call i19 @_ssdm_op_PartSelect.i19.i47.i32.i32(i47 %p_Val2_82_1_cast, i32 28, i32 46)" [PID/pid.cpp:181]   --->   Operation 427 'partselect' 'tmp_108_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_97 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %p_Val2_82_1_cast, i32 46)" [PID/pid.cpp:187]   --->   Operation 428 'bitselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 429 [1/1] (2.43ns)   --->   "%tmp_110_1 = icmp sgt i19 %tmp_108_1, 32735" [PID/pid.cpp:187]   --->   Operation 429 'icmp' 'tmp_110_1' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_1)   --->   "%phitmp49_1 = call i16 @_ssdm_op_PartSelect.i16.i53.i32.i32(i53 %p_Val2_82_1, i32 30, i32 45)" [PID/pid.cpp:187]   --->   Operation 430 'partselect' 'phitmp49_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp6 = xor i1 %tmp_97, true" [PID/pid.cpp:187]   --->   Operation 431 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 432 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp4 = and i1 %tmp_110_1, %sel_tmp6" [PID/pid.cpp:187]   --->   Operation 432 'and' 'sel_tmp4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_1)   --->   "%sel_tmp9_cast = select i1 %sel_tmp4, i16 8183, i16 0" [PID/pid.cpp:187]   --->   Operation 433 'select' 'sel_tmp9_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_1)   --->   "%tmp_98 = or i1 %sel_tmp4, %tmp_97" [PID/pid.cpp:187]   --->   Operation 434 'or' 'tmp_98' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 435 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_83_1 = select i1 %tmp_98, i16 %sel_tmp9_cast, i16 %phitmp49_1" [PID/pid.cpp:187]   --->   Operation 435 'select' 'p_Val2_83_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_10646_2_cast = zext i49 %p_Val2_81_2 to i51" [PID/pid.cpp:181]   --->   Operation 436 'zext' 'tmp_10646_2_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 437 [1/1] (3.13ns)   --->   "%p_Val2_82_2 = add i51 %tmp_10646_2_cast, %tmp_94_cast_cast1" [PID/pid.cpp:181]   --->   Operation 437 'add' 'p_Val2_82_2' <Predicate = true> <Delay = 3.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 438 [1/1] (3.07ns)   --->   "%p_Val2_82_2_cast = add i47 %tmp_90, %tmp_99" [PID/pid.cpp:181]   --->   Operation 438 'add' 'p_Val2_82_2_cast' <Predicate = true> <Delay = 3.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_108_2 = call i19 @_ssdm_op_PartSelect.i19.i47.i32.i32(i47 %p_Val2_82_2_cast, i32 28, i32 46)" [PID/pid.cpp:181]   --->   Operation 439 'partselect' 'tmp_108_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %p_Val2_82_2_cast, i32 46)" [PID/pid.cpp:187]   --->   Operation 440 'bitselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 441 [1/1] (2.43ns)   --->   "%tmp_110_2 = icmp sgt i19 %tmp_108_2, 32735" [PID/pid.cpp:187]   --->   Operation 441 'icmp' 'tmp_110_2' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_2)   --->   "%phitmp49_2 = call i16 @_ssdm_op_PartSelect.i16.i51.i32.i32(i51 %p_Val2_82_2, i32 30, i32 45)" [PID/pid.cpp:187]   --->   Operation 442 'partselect' 'phitmp49_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%sel_tmp5 = xor i1 %tmp_100, true" [PID/pid.cpp:187]   --->   Operation 443 'xor' 'sel_tmp5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 444 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp9 = and i1 %tmp_110_2, %sel_tmp5" [PID/pid.cpp:187]   --->   Operation 444 'and' 'sel_tmp9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_2)   --->   "%sel_tmp12_cast = select i1 %sel_tmp9, i16 8183, i16 0" [PID/pid.cpp:187]   --->   Operation 445 'select' 'sel_tmp12_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_2)   --->   "%tmp_101 = or i1 %sel_tmp9, %tmp_100" [PID/pid.cpp:187]   --->   Operation 446 'or' 'tmp_101' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 447 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_83_2 = select i1 %tmp_101, i16 %sel_tmp12_cast, i16 %phitmp49_2" [PID/pid.cpp:187]   --->   Operation 447 'select' 'p_Val2_83_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 448 [1/1] (0.00ns)   --->   "%p_Val2_81_3_cast = sext i49 %p_Val2_81_3 to i50" [PID/pid.cpp:181]   --->   Operation 448 'sext' 'p_Val2_81_3_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_10646_3_cast = zext i50 %p_Val2_81_3_cast to i52" [PID/pid.cpp:181]   --->   Operation 449 'zext' 'tmp_10646_3_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 450 [1/1] (3.15ns)   --->   "%p_Val2_82_3 = add i52 %tmp_10646_3_cast, %tmp_94_cast_cast" [PID/pid.cpp:181]   --->   Operation 450 'add' 'p_Val2_82_3' <Predicate = true> <Delay = 3.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 451 [1/1] (3.07ns)   --->   "%p_Val2_82_3_cast = add i47 %tmp_90, %tmp_102" [PID/pid.cpp:181]   --->   Operation 451 'add' 'p_Val2_82_3_cast' <Predicate = true> <Delay = 3.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_108_3 = call i19 @_ssdm_op_PartSelect.i19.i47.i32.i32(i47 %p_Val2_82_3_cast, i32 28, i32 46)" [PID/pid.cpp:181]   --->   Operation 452 'partselect' 'tmp_108_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_103 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %p_Val2_82_3_cast, i32 46)" [PID/pid.cpp:187]   --->   Operation 453 'bitselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 454 [1/1] (2.43ns)   --->   "%tmp_110_3 = icmp sgt i19 %tmp_108_3, 32735" [PID/pid.cpp:187]   --->   Operation 454 'icmp' 'tmp_110_3' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_3)   --->   "%phitmp49_3 = call i16 @_ssdm_op_PartSelect.i16.i52.i32.i32(i52 %p_Val2_82_3, i32 30, i32 45)" [PID/pid.cpp:187]   --->   Operation 455 'partselect' 'phitmp49_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11)   --->   "%sel_tmp10 = xor i1 %tmp_103, true" [PID/pid.cpp:187]   --->   Operation 456 'xor' 'sel_tmp10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 457 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp11 = and i1 %tmp_110_3, %sel_tmp10" [PID/pid.cpp:187]   --->   Operation 457 'and' 'sel_tmp11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_3)   --->   "%sel_tmp15_cast = select i1 %sel_tmp11, i16 8183, i16 0" [PID/pid.cpp:187]   --->   Operation 458 'select' 'sel_tmp15_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_3)   --->   "%tmp_104 = or i1 %sel_tmp11, %tmp_103" [PID/pid.cpp:187]   --->   Operation 459 'or' 'tmp_104' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 460 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_83_3 = select i1 %tmp_104, i16 %sel_tmp15_cast, i16 %phitmp49_3" [PID/pid.cpp:187]   --->   Operation 460 'select' 'p_Val2_83_3' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_10646_4_cast = zext i49 %p_Val2_81_4 to i51" [PID/pid.cpp:181]   --->   Operation 461 'zext' 'tmp_10646_4_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 462 [1/1] (3.13ns)   --->   "%p_Val2_82_4 = add i51 %tmp_10646_4_cast, %tmp_94_cast_cast1" [PID/pid.cpp:181]   --->   Operation 462 'add' 'p_Val2_82_4' <Predicate = true> <Delay = 3.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 463 [1/1] (3.07ns)   --->   "%p_Val2_82_4_cast = add i47 %tmp_90, %tmp_105" [PID/pid.cpp:181]   --->   Operation 463 'add' 'p_Val2_82_4_cast' <Predicate = true> <Delay = 3.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_108_4 = call i19 @_ssdm_op_PartSelect.i19.i47.i32.i32(i47 %p_Val2_82_4_cast, i32 28, i32 46)" [PID/pid.cpp:181]   --->   Operation 464 'partselect' 'tmp_108_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_107 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %p_Val2_82_4_cast, i32 46)" [PID/pid.cpp:187]   --->   Operation 465 'bitselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 466 [1/1] (2.43ns)   --->   "%tmp_110_4 = icmp sgt i19 %tmp_108_4, 32735" [PID/pid.cpp:187]   --->   Operation 466 'icmp' 'tmp_110_4' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_4)   --->   "%phitmp49_4 = call i16 @_ssdm_op_PartSelect.i16.i51.i32.i32(i51 %p_Val2_82_4, i32 30, i32 45)" [PID/pid.cpp:187]   --->   Operation 467 'partselect' 'phitmp49_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp13)   --->   "%sel_tmp12 = xor i1 %tmp_107, true" [PID/pid.cpp:187]   --->   Operation 468 'xor' 'sel_tmp12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 469 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp13 = and i1 %tmp_110_4, %sel_tmp12" [PID/pid.cpp:187]   --->   Operation 469 'and' 'sel_tmp13' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_4)   --->   "%sel_tmp18_cast = select i1 %sel_tmp13, i16 8183, i16 0" [PID/pid.cpp:187]   --->   Operation 470 'select' 'sel_tmp18_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_4)   --->   "%tmp_106 = or i1 %sel_tmp13, %tmp_107" [PID/pid.cpp:187]   --->   Operation 471 'or' 'tmp_106' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 472 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_83_4 = select i1 %tmp_106, i16 %sel_tmp18_cast, i16 %phitmp49_4" [PID/pid.cpp:187]   --->   Operation 472 'select' 'p_Val2_83_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 473 [1/1] (0.00ns)   --->   "%p_Val2_81_5_cast = sext i49 %p_Val2_81_5 to i51" [PID/pid.cpp:181]   --->   Operation 473 'sext' 'p_Val2_81_5_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_10646_5_cast = zext i51 %p_Val2_81_5_cast to i53" [PID/pid.cpp:181]   --->   Operation 474 'zext' 'tmp_10646_5_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 475 [1/1] (3.18ns)   --->   "%p_Val2_82_5 = add i53 %tmp_10646_5_cast, %tmp_94_cast_cast2" [PID/pid.cpp:181]   --->   Operation 475 'add' 'p_Val2_82_5' <Predicate = true> <Delay = 3.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 476 [1/1] (3.07ns)   --->   "%p_Val2_82_5_cast = add i47 %tmp_90, %tmp_109" [PID/pid.cpp:181]   --->   Operation 476 'add' 'p_Val2_82_5_cast' <Predicate = true> <Delay = 3.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_108_5 = call i19 @_ssdm_op_PartSelect.i19.i47.i32.i32(i47 %p_Val2_82_5_cast, i32 28, i32 46)" [PID/pid.cpp:181]   --->   Operation 477 'partselect' 'tmp_108_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_111 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %p_Val2_82_5_cast, i32 46)" [PID/pid.cpp:187]   --->   Operation 478 'bitselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 479 [1/1] (2.43ns)   --->   "%tmp_110_5 = icmp sgt i19 %tmp_108_5, 32735" [PID/pid.cpp:187]   --->   Operation 479 'icmp' 'tmp_110_5' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_5)   --->   "%phitmp49_5 = call i16 @_ssdm_op_PartSelect.i16.i53.i32.i32(i53 %p_Val2_82_5, i32 30, i32 45)" [PID/pid.cpp:187]   --->   Operation 480 'partselect' 'phitmp49_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp15)   --->   "%sel_tmp14 = xor i1 %tmp_111, true" [PID/pid.cpp:187]   --->   Operation 481 'xor' 'sel_tmp14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 482 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp15 = and i1 %tmp_110_5, %sel_tmp14" [PID/pid.cpp:187]   --->   Operation 482 'and' 'sel_tmp15' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_5)   --->   "%sel_tmp21_cast = select i1 %sel_tmp15, i16 8183, i16 0" [PID/pid.cpp:187]   --->   Operation 483 'select' 'sel_tmp21_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_5)   --->   "%tmp_108 = or i1 %sel_tmp15, %tmp_111" [PID/pid.cpp:187]   --->   Operation 484 'or' 'tmp_108' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 485 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_83_5 = select i1 %tmp_108, i16 %sel_tmp21_cast, i16 %phitmp49_5" [PID/pid.cpp:187]   --->   Operation 485 'select' 'p_Val2_83_5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_10646_6_cast = zext i49 %p_Val2_81_6 to i51" [PID/pid.cpp:181]   --->   Operation 486 'zext' 'tmp_10646_6_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 487 [1/1] (3.13ns)   --->   "%p_Val2_82_6 = add i51 %tmp_10646_6_cast, %tmp_94_cast_cast1" [PID/pid.cpp:181]   --->   Operation 487 'add' 'p_Val2_82_6' <Predicate = true> <Delay = 3.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 488 [1/1] (3.07ns)   --->   "%p_Val2_82_6_cast = add i47 %tmp_90, %tmp_113" [PID/pid.cpp:181]   --->   Operation 488 'add' 'p_Val2_82_6_cast' <Predicate = true> <Delay = 3.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_108_6 = call i19 @_ssdm_op_PartSelect.i19.i47.i32.i32(i47 %p_Val2_82_6_cast, i32 28, i32 46)" [PID/pid.cpp:181]   --->   Operation 489 'partselect' 'tmp_108_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 490 [1/1] (0.00ns)   --->   "%tmp_114 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %p_Val2_82_6_cast, i32 46)" [PID/pid.cpp:187]   --->   Operation 490 'bitselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 491 [1/1] (2.43ns)   --->   "%tmp_110_6 = icmp sgt i19 %tmp_108_6, 32735" [PID/pid.cpp:187]   --->   Operation 491 'icmp' 'tmp_110_6' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_6)   --->   "%phitmp49_6 = call i16 @_ssdm_op_PartSelect.i16.i51.i32.i32(i51 %p_Val2_82_6, i32 30, i32 45)" [PID/pid.cpp:187]   --->   Operation 492 'partselect' 'phitmp49_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp17)   --->   "%sel_tmp16 = xor i1 %tmp_114, true" [PID/pid.cpp:187]   --->   Operation 493 'xor' 'sel_tmp16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 494 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp17 = and i1 %tmp_110_6, %sel_tmp16" [PID/pid.cpp:187]   --->   Operation 494 'and' 'sel_tmp17' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_6)   --->   "%sel_tmp24_cast = select i1 %sel_tmp17, i16 8183, i16 0" [PID/pid.cpp:187]   --->   Operation 495 'select' 'sel_tmp24_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_6)   --->   "%tmp_110 = or i1 %sel_tmp17, %tmp_114" [PID/pid.cpp:187]   --->   Operation 496 'or' 'tmp_110' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 497 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_83_6 = select i1 %tmp_110, i16 %sel_tmp24_cast, i16 %phitmp49_6" [PID/pid.cpp:187]   --->   Operation 497 'select' 'p_Val2_83_6' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_10646_7_cast = zext i49 %p_Val2_81_7 to i51" [PID/pid.cpp:181]   --->   Operation 498 'zext' 'tmp_10646_7_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 499 [1/1] (3.13ns)   --->   "%p_Val2_82_7 = add i51 %tmp_10646_7_cast, %tmp_94_cast_cast1" [PID/pid.cpp:181]   --->   Operation 499 'add' 'p_Val2_82_7' <Predicate = true> <Delay = 3.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 500 [1/1] (3.07ns)   --->   "%p_Val2_82_7_cast = add i47 %tmp_90, %tmp_115" [PID/pid.cpp:181]   --->   Operation 500 'add' 'p_Val2_82_7_cast' <Predicate = true> <Delay = 3.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 501 [1/1] (0.00ns)   --->   "%tmp_108_7 = call i19 @_ssdm_op_PartSelect.i19.i47.i32.i32(i47 %p_Val2_82_7_cast, i32 28, i32 46)" [PID/pid.cpp:181]   --->   Operation 501 'partselect' 'tmp_108_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_116 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %p_Val2_82_7_cast, i32 46)" [PID/pid.cpp:187]   --->   Operation 502 'bitselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 503 [1/1] (2.43ns)   --->   "%tmp_110_7 = icmp sgt i19 %tmp_108_7, 32735" [PID/pid.cpp:187]   --->   Operation 503 'icmp' 'tmp_110_7' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_7)   --->   "%phitmp49_7 = call i16 @_ssdm_op_PartSelect.i16.i51.i32.i32(i51 %p_Val2_82_7, i32 30, i32 45)" [PID/pid.cpp:187]   --->   Operation 504 'partselect' 'phitmp49_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp19)   --->   "%sel_tmp18 = xor i1 %tmp_116, true" [PID/pid.cpp:187]   --->   Operation 505 'xor' 'sel_tmp18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 506 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp19 = and i1 %tmp_110_7, %sel_tmp18" [PID/pid.cpp:187]   --->   Operation 506 'and' 'sel_tmp19' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_7)   --->   "%sel_tmp27_cast = select i1 %sel_tmp19, i16 8183, i16 0" [PID/pid.cpp:187]   --->   Operation 507 'select' 'sel_tmp27_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_7)   --->   "%tmp_112 = or i1 %sel_tmp19, %tmp_116" [PID/pid.cpp:187]   --->   Operation 508 'or' 'tmp_112' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 509 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_83_7 = select i1 %tmp_112, i16 %sel_tmp27_cast, i16 %phitmp49_7" [PID/pid.cpp:187]   --->   Operation 509 'select' 'p_Val2_83_7' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 21 <SV = 19> <Delay = 8.75>
ST_21 : Operation 510 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_55, i2 -1)" [PID/pid.cpp:188]   --->   Operation 510 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_95 = sext i16 %p_Val2_55 to i32" [PID/pid.cpp:191]   --->   Operation 511 'sext' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 512 [1/1] (0.00ns)   --->   "%test_V_addr_1 = getelementptr [4096 x i32]* %test_V, i64 0, i64 6" [PID/pid.cpp:191]   --->   Operation 512 'getelementptr' 'test_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 513 [1/1] (3.25ns)   --->   "store i32 %tmp_95, i32* %test_V_addr_1, align 4" [PID/pid.cpp:191]   --->   Operation 513 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 22 <SV = 20> <Delay = 8.75>
ST_22 : Operation 514 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_83_1, i2 -1)" [PID/pid.cpp:188]   --->   Operation 514 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_114_1 = sext i16 %p_Val2_83_1 to i32" [PID/pid.cpp:191]   --->   Operation 515 'sext' 'tmp_114_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 516 [1/1] (0.00ns)   --->   "%test_V_addr_2 = getelementptr [4096 x i32]* %test_V, i64 0, i64 7" [PID/pid.cpp:191]   --->   Operation 516 'getelementptr' 'test_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 517 [1/1] (3.25ns)   --->   "store i32 %tmp_114_1, i32* %test_V_addr_2, align 4" [PID/pid.cpp:191]   --->   Operation 517 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 23 <SV = 21> <Delay = 8.75>
ST_23 : Operation 518 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_83_2, i2 -1)" [PID/pid.cpp:188]   --->   Operation 518 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 519 [1/1] (0.00ns)   --->   "%tmp_114_2 = sext i16 %p_Val2_83_2 to i32" [PID/pid.cpp:191]   --->   Operation 519 'sext' 'tmp_114_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 520 [1/1] (0.00ns)   --->   "%test_V_addr_3 = getelementptr [4096 x i32]* %test_V, i64 0, i64 8" [PID/pid.cpp:191]   --->   Operation 520 'getelementptr' 'test_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 521 [1/1] (3.25ns)   --->   "store i32 %tmp_114_2, i32* %test_V_addr_3, align 4" [PID/pid.cpp:191]   --->   Operation 521 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 24 <SV = 22> <Delay = 8.75>
ST_24 : Operation 522 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_83_3, i2 -1)" [PID/pid.cpp:188]   --->   Operation 522 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_114_3 = sext i16 %p_Val2_83_3 to i32" [PID/pid.cpp:191]   --->   Operation 523 'sext' 'tmp_114_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 524 [1/1] (0.00ns)   --->   "%test_V_addr_4 = getelementptr [4096 x i32]* %test_V, i64 0, i64 9" [PID/pid.cpp:191]   --->   Operation 524 'getelementptr' 'test_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 525 [1/1] (3.25ns)   --->   "store i32 %tmp_114_3, i32* %test_V_addr_4, align 4" [PID/pid.cpp:191]   --->   Operation 525 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 25 <SV = 23> <Delay = 8.75>
ST_25 : Operation 526 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_83_4, i2 -1)" [PID/pid.cpp:188]   --->   Operation 526 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 527 [1/1] (0.00ns)   --->   "%tmp_114_4 = sext i16 %p_Val2_83_4 to i32" [PID/pid.cpp:191]   --->   Operation 527 'sext' 'tmp_114_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 528 [1/1] (0.00ns)   --->   "%test_V_addr_5 = getelementptr [4096 x i32]* %test_V, i64 0, i64 10" [PID/pid.cpp:191]   --->   Operation 528 'getelementptr' 'test_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 529 [1/1] (3.25ns)   --->   "store i32 %tmp_114_4, i32* %test_V_addr_5, align 4" [PID/pid.cpp:191]   --->   Operation 529 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 26 <SV = 24> <Delay = 8.75>
ST_26 : Operation 530 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_83_5, i2 -1)" [PID/pid.cpp:188]   --->   Operation 530 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 531 [1/1] (0.00ns)   --->   "%tmp_114_5 = sext i16 %p_Val2_83_5 to i32" [PID/pid.cpp:191]   --->   Operation 531 'sext' 'tmp_114_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 532 [1/1] (0.00ns)   --->   "%test_V_addr_6 = getelementptr [4096 x i32]* %test_V, i64 0, i64 11" [PID/pid.cpp:191]   --->   Operation 532 'getelementptr' 'test_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 533 [1/1] (3.25ns)   --->   "store i32 %tmp_114_5, i32* %test_V_addr_6, align 4" [PID/pid.cpp:191]   --->   Operation 533 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 27 <SV = 25> <Delay = 8.75>
ST_27 : Operation 534 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_83_6, i2 -1)" [PID/pid.cpp:188]   --->   Operation 534 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_114_6 = sext i16 %p_Val2_83_6 to i32" [PID/pid.cpp:191]   --->   Operation 535 'sext' 'tmp_114_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 536 [1/1] (0.00ns)   --->   "%test_V_addr_7 = getelementptr [4096 x i32]* %test_V, i64 0, i64 12" [PID/pid.cpp:191]   --->   Operation 536 'getelementptr' 'test_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 537 [1/1] (3.25ns)   --->   "store i32 %tmp_114_6, i32* %test_V_addr_7, align 4" [PID/pid.cpp:191]   --->   Operation 537 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 28 <SV = 26> <Delay = 8.75>
ST_28 : Operation 538 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_83_7, i2 -1)" [PID/pid.cpp:188]   --->   Operation 538 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_114_7 = sext i16 %p_Val2_83_7 to i32" [PID/pid.cpp:191]   --->   Operation 539 'sext' 'tmp_114_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 540 [1/1] (0.00ns)   --->   "%test_V_addr_8 = getelementptr [4096 x i32]* %test_V, i64 0, i64 13" [PID/pid.cpp:191]   --->   Operation 540 'getelementptr' 'test_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 541 [1/1] (3.25ns)   --->   "store i32 %tmp_114_7, i32* %test_V_addr_8, align 4" [PID/pid.cpp:191]   --->   Operation 541 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 29 <SV = 27> <Delay = 8.75>
ST_29 : Operation 542 [5/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [PID/pid.cpp:188]   --->   Operation 542 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 28> <Delay = 8.75>
ST_30 : Operation 543 [4/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [PID/pid.cpp:188]   --->   Operation 543 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 29> <Delay = 8.75>
ST_31 : Operation 544 [3/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [PID/pid.cpp:188]   --->   Operation 544 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 30> <Delay = 8.75>
ST_32 : Operation 545 [2/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [PID/pid.cpp:188]   --->   Operation 545 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 31> <Delay = 8.75>
ST_33 : Operation 546 [1/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [PID/pid.cpp:188]   --->   Operation 546 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 547 [1/1] (0.00ns)   --->   "ret void" [PID/pid.cpp:194]   --->   Operation 547 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', PID/pid.cpp:64) [45]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', PID/pid.cpp:64) [45]  (0 ns)
	'getelementptr' operation ('cmdIn_V_addr', PID/pid.cpp:66) [52]  (0 ns)
	'load' operation ('__Val2__', PID/pid.cpp:66) on array 'cmdIn_V' [53]  (2.32 ns)

 <State 3>: 5.58ns
The critical path consists of the following:
	'load' operation ('__Val2__', PID/pid.cpp:66) on array 'cmdIn_V' [53]  (2.32 ns)
	'store' operation (PID/pid.cpp:69) of variable 'tmp_3', PID/pid.cpp:69 on array 'test_V' [58]  (3.25 ns)

 <State 4>: 5.55ns
The critical path consists of the following:
	'load' operation ('__Val2__', PID/pid.cpp:73) on array 'buffer_V' [61]  (2.32 ns)
	'icmp' operation ('tmp_5', PID/pid.cpp:73) [65]  (2.1 ns)
	'select' operation ('p_s', PID/pid.cpp:73) [67]  (0 ns)
	'select' operation ('p_1', PID/pid.cpp:73) [68]  (0 ns)
	'icmp' operation ('tmp_7', PID/pid.cpp:73) [69]  (1.13 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'load' operation ('__Val2__', PID/pid.cpp:82) on array 'buffer_V' [78]  (2.32 ns)

 <State 6>: 8.08ns
The critical path consists of the following:
	'sub' operation ('__Val2__', PID/pid.cpp:82) [82]  (2.08 ns)
	'add' operation ('tmp_6', PID/pid.cpp:83) [86]  (2.55 ns)
	'icmp' operation ('tmp_s', PID/pid.cpp:83) [87]  (2.47 ns)
	'select' operation ('p_tmp_6_cast', PID/pid.cpp:83) [89]  (0 ns)
	'select' operation ('tmp_4', PID/pid.cpp:83) [91]  (0.978 ns)

 <State 7>: 8.51ns
The critical path consists of the following:
	'mul' operation ('__Val2__', PID/pid.cpp:85) [99]  (8.51 ns)

 <State 8>: 8.51ns
The critical path consists of the following:
	'mul' operation ('__Val2__', PID/pid.cpp:85) [111]  (8.51 ns)

 <State 9>: 8.51ns
The critical path consists of the following:
	'mul' operation ('__Val2__', PID/pid.cpp:96) [158]  (8.51 ns)

 <State 10>: 8.51ns
The critical path consists of the following:
	'mul' operation ('__Val2__', PID/pid.cpp:104) [178]  (8.51 ns)

 <State 11>: 2.32ns
The critical path consists of the following:
	'load' operation ('buffer_V_load', PID/pid.cpp:124) on array 'buffer_V' [193]  (2.32 ns)

 <State 12>: 4.4ns
The critical path consists of the following:
	'load' operation ('buffer_V_load', PID/pid.cpp:124) on array 'buffer_V' [193]  (2.32 ns)
	'select' operation ('__Val2__', PID/pid.cpp:139) [198]  (0 ns)
	'sub' operation ('__Val2__', PID/pid.cpp:139) [203]  (2.08 ns)

 <State 13>: 6ns
The critical path consists of the following:
	'load' operation ('__Val2__', PID/pid.cpp:140) on static variable 'integral_rate_V_0' [204]  (0 ns)
	'add' operation ('tmp_48', PID/pid.cpp:140) [207]  (2.55 ns)
	'icmp' operation ('tmp_49', PID/pid.cpp:140) [208]  (2.47 ns)
	'or' operation ('tmp_51', PID/pid.cpp:140) [211]  (0 ns)
	'select' operation ('tmp_52', PID/pid.cpp:140) [212]  (0.978 ns)

 <State 14>: 8.51ns
The critical path consists of the following:
	'mul' operation ('__Val2__', PID/pid.cpp:142) [221]  (8.51 ns)

 <State 15>: 8.51ns
The critical path consists of the following:
	'mul' operation ('__Val2__', PID/pid.cpp:142) [235]  (8.51 ns)

 <State 16>: 8.51ns
The critical path consists of the following:
	'mul' operation ('__Val2__', PID/pid.cpp:153) [286]  (8.51 ns)

 <State 17>: 8.51ns
The critical path consists of the following:
	'mul' operation ('__Val2__', PID/pid.cpp:162) [310]  (8.51 ns)

 <State 18>: 5.14ns
The critical path consists of the following:
	'sub' operation ('addconv', PID/pid.cpp:181) [321]  (2.55 ns)
	'sub' operation ('r_V_2', PID/pid.cpp:181) [328]  (2.59 ns)

 <State 19>: 8.5ns
The critical path consists of the following:
	'mul' operation ('p_Val2_53', PID/pid.cpp:181) [330]  (8.5 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus request on port 'OUT_r' (PID/pid.cpp:188) [350]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (PID/pid.cpp:188) [351]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (PID/pid.cpp:188) [374]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (PID/pid.cpp:188) [394]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (PID/pid.cpp:188) [417]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (PID/pid.cpp:188) [437]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (PID/pid.cpp:188) [458]  (8.75 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (PID/pid.cpp:188) [478]  (8.75 ns)

 <State 28>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (PID/pid.cpp:188) [498]  (8.75 ns)

 <State 29>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (PID/pid.cpp:188) [499]  (8.75 ns)

 <State 30>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (PID/pid.cpp:188) [499]  (8.75 ns)

 <State 31>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (PID/pid.cpp:188) [499]  (8.75 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (PID/pid.cpp:188) [499]  (8.75 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (PID/pid.cpp:188) [499]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
