# //  ModelSim SE-64 2021.3 Jul 13 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do silly.do
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 17:16:34 on Sep 13,2023
# vlog -reportprogress 300 RCA.sv silly_tb.sv 
# -- Compiling module RCA
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 17:16:34 on Sep 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb 
# Start time: 17:16:34 on Sep 13,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: RCA.sv(7): Module 'silly' is not defined.
#  For instance 'FA0' at path 'tb.dut'
# ** Error: RCA.sv(8): Module 'silly' is not defined.
#  For instance 'FA1' at path 'tb.dut'
# ** Error: RCA.sv(9): Module 'silly' is not defined.
#  For instance 'FA2' at path 'tb.dut'
# ** Error: RCA.sv(10): Module 'silly' is not defined.
#  For instance 'FA3' at path 'tb.dut'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=4, Warnings=0.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./silly.do PAUSED at line 33
# End time: 17:16:57 on Sep 13,2023, Elapsed time: 0:00:23
# Errors: 4, Warnings: 0
