{
  "module_name": "Kconfig",
  "hash_id": "597fdd6750006a868bff94f97bcbb869e82c2c64e87a253b92647b735bca7cb6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/Kconfig",
  "human_readable_source": "# SPDX-License-Identifier: GPL-2.0\n\nconfig HAVE_CLK\n\tbool\n\thelp\n\t  The <linux/clk.h> calls support software clock gating and\n\t  thus are a key power management tool on many systems.\n\nconfig HAVE_CLK_PREPARE\n\tbool\n\nconfig HAVE_LEGACY_CLK # TODO: Remove once all legacy users are migrated\n\tbool\n\tselect HAVE_CLK\n\thelp\n\t  Select this option when the clock API in <linux/clk.h> is implemented\n\t  by platform/architecture code. This method is deprecated. Modern\n\t  code should select COMMON_CLK instead and not define a custom\n\t  'struct clk'.\n\nmenuconfig COMMON_CLK\n\tbool \"Common Clock Framework\"\n\tdepends on !HAVE_LEGACY_CLK\n\tselect HAVE_CLK_PREPARE\n\tselect HAVE_CLK\n\tselect RATIONAL\n\thelp\n\t  The common clock framework is a single definition of struct\n\t  clk, useful across many platforms, as well as an\n\t  implementation of the clock API in include/linux/clk.h.\n\t  Architectures utilizing the common struct clk should select\n\t  this option.\n\nif COMMON_CLK\n\nconfig COMMON_CLK_WM831X\n\ttristate \"Clock driver for WM831x/2x PMICs\"\n\tdepends on MFD_WM831X\n\thelp\n\t  Supports the clocking subsystem of the WM831x/2x series of\n\t  PMICs from Wolfson Microelectronics.\n\nsource \"drivers/clk/versatile/Kconfig\"\n\nconfig CLK_HSDK\n\tbool \"PLL Driver for HSDK platform\"\n\tdepends on ARC_SOC_HSDK || COMPILE_TEST\n\tdepends on HAS_IOMEM\n\thelp\n\t  This driver supports the HSDK core, system, ddr, tunnel and hdmi PLLs\n\t  control.\n\nconfig LMK04832\n\ttristate \"Ti LMK04832 JESD204B Compliant Clock Jitter Cleaner\"\n\tdepends on SPI\n\tselect REGMAP_SPI\n\thelp\n\t  Say yes here to build support for Texas Instruments' LMK04832 Ultra\n\t  Low-Noise JESD204B Compliant Clock Jitter Cleaner With Dual Loop PLLs\n\nconfig COMMON_CLK_APPLE_NCO\n\ttristate \"Clock driver for Apple SoC NCOs\"\n\tdepends on ARCH_APPLE || COMPILE_TEST\n\tdefault ARCH_APPLE\n\thelp\n\t  This driver supports NCO (Numerically Controlled Oscillator) blocks\n\t  found on Apple SoCs such as t8103 (M1). The blocks are typically\n\t  generators of audio clocks.\n\nconfig COMMON_CLK_MAX77686\n\ttristate \"Clock driver for Maxim 77620/77686/77802 MFD\"\n\tdepends on MFD_MAX77686 || MFD_MAX77620 || COMPILE_TEST\n\thelp\n\t  This driver supports Maxim 77620/77686/77802 crystal oscillator\n\t  clock.\n\nconfig COMMON_CLK_MAX9485\n\ttristate \"Maxim 9485 Programmable Clock Generator\"\n\tdepends on I2C\n\thelp\n\t  This driver supports Maxim 9485 Programmable Audio Clock Generator\n\nconfig COMMON_CLK_RK808\n\ttristate \"Clock driver for RK805/RK808/RK809/RK817/RK818\"\n\tdepends on MFD_RK8XX\n\thelp\n\t  This driver supports RK805, RK809 and RK817, RK808 and RK818 crystal oscillator clock.\n\t  These multi-function devices have two fixed-rate oscillators, clocked at 32KHz each.\n\t  Clkout1 is always on, Clkout2 can off by control register.\n\nconfig COMMON_CLK_HI655X\n\ttristate \"Clock driver for Hi655x\" if EXPERT\n\tdepends on (MFD_HI655X_PMIC || COMPILE_TEST)\n\tselect REGMAP\n\tdefault MFD_HI655X_PMIC\n\thelp\n\t  This driver supports the hi655x PMIC clock. This\n\t  multi-function device has one fixed-rate oscillator, clocked\n\t  at 32KHz.\n\nconfig COMMON_CLK_SCMI\n\ttristate \"Clock driver controlled via SCMI interface\"\n\tdepends on ARM_SCMI_PROTOCOL || COMPILE_TEST\n\thelp\n\t  This driver provides support for clocks that are controlled\n\t  by firmware that implements the SCMI interface.\n\n\t  This driver uses SCMI Message Protocol to interact with the\n\t  firmware providing all the clock controls.\n\nconfig COMMON_CLK_SCPI\n\ttristate \"Clock driver controlled via SCPI interface\"\n\tdepends on ARM_SCPI_PROTOCOL || COMPILE_TEST\n\thelp\n\t  This driver provides support for clocks that are controlled\n\t  by firmware that implements the SCPI interface.\n\n\t  This driver uses SCPI Message Protocol to interact with the\n\t  firmware providing all the clock controls.\n\nconfig COMMON_CLK_SI5341\n\ttristate \"Clock driver for SiLabs 5341 and 5340 A/B/C/D devices\"\n\tdepends on I2C\n\tselect REGMAP_I2C\n\thelp\n\t  This driver supports Silicon Labs Si5341 and Si5340 programmable clock\n\t  generators. Not all features of these chips are currently supported\n\t  by the driver, in particular it only supports XTAL input. The chip can\n\t  be pre-programmed to support other configurations and features not yet\n\t  implemented in the driver.\n\nconfig COMMON_CLK_SI5351\n\ttristate \"Clock driver for SiLabs 5351A/B/C\"\n\tdepends on I2C\n\tselect REGMAP_I2C\n\thelp\n\t  This driver supports Silicon Labs 5351A/B/C programmable clock\n\t  generators.\n\nconfig COMMON_CLK_SI514\n\ttristate \"Clock driver for SiLabs 514 devices\"\n\tdepends on I2C\n\tdepends on OF\n\tselect REGMAP_I2C\n\thelp\n\t  This driver supports the Silicon Labs 514 programmable clock\n\t  generator.\n\nconfig COMMON_CLK_SI544\n\ttristate \"Clock driver for SiLabs 544 devices\"\n\tdepends on I2C\n\tselect REGMAP_I2C\n\thelp\n\t  This driver supports the Silicon Labs 544 programmable clock\n\t  generator.\n\nconfig COMMON_CLK_SI570\n\ttristate \"Clock driver for SiLabs 570 and compatible devices\"\n\tdepends on I2C\n\tdepends on OF\n\tselect REGMAP_I2C\n\thelp\n\t  This driver supports Silicon Labs 570/571/598/599 programmable\n\t  clock generators.\n\nconfig COMMON_CLK_BM1880\n\tbool \"Clock driver for Bitmain BM1880 SoC\"\n\tdepends on ARCH_BITMAIN || COMPILE_TEST\n\tdefault ARCH_BITMAIN\n\thelp\n\t  This driver supports the clocks on Bitmain BM1880 SoC.\n\nconfig COMMON_CLK_CDCE706\n\ttristate \"Clock driver for TI CDCE706 clock synthesizer\"\n\tdepends on I2C\n\tselect REGMAP_I2C\n\thelp\n\t  This driver supports TI CDCE706 programmable 3-PLL clock synthesizer.\n\nconfig COMMON_CLK_TPS68470\n\ttristate \"Clock Driver for TI TPS68470 PMIC\"\n\tdepends on I2C\n\tdepends on INTEL_SKL_INT3472 || COMPILE_TEST\n\tselect REGMAP_I2C\n\thelp\n\t  This driver supports the clocks provided by the TPS68470 PMIC.\n\nconfig COMMON_CLK_CDCE925\n\ttristate \"Clock driver for TI CDCE913/925/937/949 devices\"\n\tdepends on I2C\n\tdepends on OF\n\tselect REGMAP_I2C\n\thelp\n\t  This driver supports the TI CDCE913/925/937/949 programmable clock\n\t  synthesizer. Each chip has different number of PLLs and outputs.\n\t  For example, the CDCE925 contains two PLLs with spread-spectrum\n\t  clocking support and five output dividers. The driver only supports\n\t  the following setup, and uses a fixed setting for the output muxes.\n\t  Y1 is derived from the input clock\n\t  Y2 and Y3 derive from PLL1\n\t  Y4 and Y5 derive from PLL2\n\t  Given a target output frequency, the driver will set the PLL and\n\t  divider to best approximate the desired output.\n\nconfig COMMON_CLK_CS2000_CP\n\ttristate \"Clock driver for CS2000 Fractional-N Clock Synthesizer & Clock Multiplier\"\n\tdepends on I2C\n\tselect REGMAP_I2C\n\thelp\n\t  If you say yes here you get support for the CS2000 clock multiplier.\n\nconfig COMMON_CLK_EN7523\n\tbool \"Clock driver for Airoha EN7523 SoC system clocks\"\n\tdepends on OF\n\tdepends on ARCH_AIROHA || COMPILE_TEST\n\tdefault ARCH_AIROHA\n\thelp\n\t  This driver provides the fixed clocks and gates present on Airoha\n\t  ARM silicon.\n\nconfig COMMON_CLK_FSL_FLEXSPI\n\ttristate \"Clock driver for FlexSPI on Layerscape SoCs\"\n\tdepends on ARCH_LAYERSCAPE || COMPILE_TEST\n\tdefault ARCH_LAYERSCAPE && SPI_NXP_FLEXSPI\n\thelp\n\t  On Layerscape SoCs there is a special clock for the FlexSPI\n\t  interface.\n\nconfig COMMON_CLK_FSL_SAI\n\tbool \"Clock driver for BCLK of Freescale SAI cores\"\n\tdepends on ARCH_LAYERSCAPE || COMPILE_TEST\n\thelp\n\t  This driver supports the Freescale SAI (Synchronous Audio Interface)\n\t  to be used as a generic clock output. Some SoCs have restrictions\n\t  regarding the possible pin multiplexer settings. Eg. on some SoCs\n\t  two SAI interfaces can only be enabled together. If just one is\n\t  needed, the BCLK pin of the second one can be used as general\n\t  purpose clock output. Ideally, it can be used to drive an audio\n\t  codec (sometimes known as MCLK).\n\nconfig COMMON_CLK_GEMINI\n\tbool \"Clock driver for Cortina Systems Gemini SoC\"\n\tdepends on ARCH_GEMINI || COMPILE_TEST\n\tselect MFD_SYSCON\n\tselect RESET_CONTROLLER\n\thelp\n\t  This driver supports the SoC clocks on the Cortina Systems Gemini\n\t  platform, also known as SL3516 or CS3516.\n\nconfig COMMON_CLK_LAN966X\n\ttristate \"Generic Clock Controller driver for LAN966X SoC\"\n\tdepends on HAS_IOMEM\n\tdepends on OF\n\tdepends on SOC_LAN966 || COMPILE_TEST\n\thelp\n\t  This driver provides support for Generic Clock Controller(GCK) on\n\t  LAN966X SoC. GCK generates and supplies clock to various peripherals\n\t  within the SoC.\n\nconfig COMMON_CLK_ASPEED\n\tbool \"Clock driver for Aspeed BMC SoCs\"\n\tdepends on ARCH_ASPEED || COMPILE_TEST\n\tdefault ARCH_ASPEED\n\tselect MFD_SYSCON\n\tselect RESET_CONTROLLER\n\thelp\n\t  This driver supports the SoC clocks on the Aspeed BMC platforms.\n\n\t  The G4 and G5 series, including the ast2400 and ast2500, are supported\n\t  by this driver.\n\nconfig COMMON_CLK_S2MPS11\n\ttristate \"Clock driver for S2MPS1X/S5M8767 MFD\"\n\tdepends on MFD_SEC_CORE || COMPILE_TEST\n\thelp\n\t  This driver supports S2MPS11/S2MPS14/S5M8767 crystal oscillator\n\t  clock. These multi-function devices have two (S2MPS14) or three\n\t  (S2MPS11, S5M8767) fixed-rate oscillators, clocked at 32KHz each.\n\nconfig CLK_TWL6040\n\ttristate \"External McPDM functional clock from twl6040\"\n\tdepends on TWL6040_CORE\n\thelp\n\t  Enable the external functional clock support on OMAP4+ platforms for\n\t  McPDM. McPDM module is using the external bit clock on the McPDM bus\n\t  as functional clock.\n\nconfig COMMON_CLK_AXI_CLKGEN\n\ttristate \"AXI clkgen driver\"\n\tdepends on HAS_IOMEM || COMPILE_TEST\n\tdepends on OF\n\thelp\n\t  Support for the Analog Devices axi-clkgen pcore clock generator for Xilinx\n\t  FPGAs. It is commonly used in Analog Devices' reference designs.\n\nconfig CLK_QORIQ\n\tbool \"Clock driver for Freescale QorIQ platforms\"\n\tdepends on OF\n\tdepends on PPC_E500MC || SOC_LS1021A || ARCH_LAYERSCAPE || COMPILE_TEST\n\thelp\n\t  This adds the clock driver support for Freescale QorIQ platforms\n\t  using common clock framework.\n\nconfig CLK_LS1028A_PLLDIG\n        tristate \"Clock driver for LS1028A Display output\"\n        depends on ARCH_LAYERSCAPE || COMPILE_TEST\n        default ARCH_LAYERSCAPE\n        help\n          This driver support the Display output interfaces(LCD, DPHY) pixel clocks\n          of the QorIQ Layerscape LS1028A, as implemented TSMC CLN28HPM PLL. Not all\n          features of the PLL are currently supported by the driver. By default,\n          configured bypass mode with this PLL.\n\nconfig COMMON_CLK_XGENE\n\tbool \"Clock driver for APM XGene SoC\"\n\tdefault ARCH_XGENE\n\tdepends on ARM64 || COMPILE_TEST\n\thelp\n\t  Support for the APM X-Gene SoC reference, PLL, and device clocks.\n\nconfig COMMON_CLK_LOCHNAGAR\n\ttristate \"Cirrus Logic Lochnagar clock driver\"\n\tdepends on MFD_LOCHNAGAR\n\thelp\n\t  This driver supports the clocking features of the Cirrus Logic\n\t  Lochnagar audio development board.\n\nconfig COMMON_CLK_LOONGSON2\n\tbool \"Clock driver for Loongson-2 SoC\"\n\tdepends on LOONGARCH || COMPILE_TEST\n\thelp\n          This driver provides support for clock controller on Loongson-2 SoC.\n          The clock controller can generates and supplies clock to various\n          peripherals within the SoC.\n          Say Y here to support Loongson-2 SoC clock driver.\n\nconfig COMMON_CLK_NXP\n\tdef_bool COMMON_CLK && (ARCH_LPC18XX || ARCH_LPC32XX)\n\tselect REGMAP_MMIO if ARCH_LPC32XX\n\tselect MFD_SYSCON if ARCH_LPC18XX\n\thelp\n\t  Support for clock providers on NXP platforms.\n\nconfig COMMON_CLK_PALMAS\n\ttristate \"Clock driver for TI Palmas devices\"\n\tdepends on MFD_PALMAS\n\thelp\n\t  This driver supports TI Palmas devices 32KHz output KG and KG_AUDIO\n\t  using common clock framework.\n\nconfig COMMON_CLK_PWM\n\ttristate \"Clock driver for PWMs used as clock outputs\"\n\tdepends on PWM\n\thelp\n\t  Adapter driver so that any PWM output can be (mis)used as clock signal\n\t  at 50% duty cycle.\n\nconfig COMMON_CLK_PXA\n\tdef_bool COMMON_CLK && ARCH_PXA\n\thelp\n\t  Support for the Marvell PXA SoC.\n\nconfig COMMON_CLK_RS9_PCIE\n\ttristate \"Clock driver for Renesas 9-series PCIe clock generators\"\n\tdepends on I2C\n\tdepends on OF\n\tselect REGMAP_I2C\n\thelp\n\t  This driver supports the Renesas 9-series PCIe clock generator\n\t  models 9FGV/9DBV/9DMV/9FGL/9DML/9QXL/9SQ.\n\nconfig COMMON_CLK_SI521XX\n\ttristate \"Clock driver for SkyWorks Si521xx PCIe clock generators\"\n\tdepends on I2C\n\tdepends on OF\n\tselect REGMAP_I2C\n\thelp\n\t  This driver supports the SkyWorks Si521xx PCIe clock generator\n\t  models Si52144/Si52146/Si52147.\n\nconfig COMMON_CLK_VC3\n\ttristate \"Clock driver for Renesas VersaClock 3 devices\"\n\tdepends on I2C\n\tdepends on OF\n\tselect REGMAP_I2C\n\thelp\n\t  This driver supports the Renesas VersaClock 3 programmable clock\n\t  generators.\n\nconfig COMMON_CLK_VC5\n\ttristate \"Clock driver for IDT VersaClock 5,6 devices\"\n\tdepends on I2C\n\tdepends on OF\n\tselect REGMAP_I2C\n\thelp\n\t  This driver supports the IDT VersaClock 5 and VersaClock 6\n\t  programmable clock generators.\n\nconfig COMMON_CLK_VC7\n\ttristate \"Clock driver for Renesas Versaclock 7 devices\"\n\tdepends on I2C\n\tdepends on OF\n\tselect REGMAP_I2C\n\thelp\n\t  Renesas Versaclock7 is a family of configurable clock generator\n\t  and jitter attenuator ICs with fractional and integer dividers.\n\nconfig COMMON_CLK_STM32MP135\n\tdef_bool COMMON_CLK && MACH_STM32MP13\n\thelp\n\t  Support for stm32mp135 SoC family clocks\n\nconfig COMMON_CLK_STM32MP157\n\tdef_bool COMMON_CLK && MACH_STM32MP157\n\thelp\n\t  Support for stm32mp157 SoC family clocks\n\nconfig COMMON_CLK_STM32F\n\tdef_bool COMMON_CLK && (MACH_STM32F429 || MACH_STM32F469 || MACH_STM32F746)\n\thelp\n\t  Support for stm32f4 and stm32f7 SoC families clocks\n\nconfig COMMON_CLK_STM32H7\n\tdef_bool COMMON_CLK && MACH_STM32H743\n\thelp\n\t  Support for stm32h7 SoC family clocks\n\nconfig COMMON_CLK_MMP2\n\tdef_bool COMMON_CLK && (MACH_MMP2_DT || MACH_MMP3_DT)\n\thelp\n\t  Support for Marvell MMP2 and MMP3 SoC clocks\n\nconfig COMMON_CLK_MMP2_AUDIO\n        tristate \"Clock driver for MMP2 Audio subsystem\"\n        depends on COMMON_CLK_MMP2 || COMPILE_TEST\n        help\n          This driver supports clocks for Audio subsystem on MMP2 SoC.\n\nconfig COMMON_CLK_BD718XX\n\ttristate \"Clock driver for 32K clk gates on ROHM PMICs\"\n\tdepends on MFD_ROHM_BD718XX || MFD_ROHM_BD71828\n\thelp\n\t  This driver supports ROHM BD71837, BD71847, BD71850, BD71815\n\t  and BD71828 PMICs clock gates.\n\nconfig COMMON_CLK_FIXED_MMIO\n\tbool \"Clock driver for Memory Mapped Fixed values\"\n\tdepends on COMMON_CLK && OF\n\tdepends on HAS_IOMEM\n\thelp\n\t  Support for Memory Mapped IO Fixed clocks\n\nconfig COMMON_CLK_K210\n\tbool \"Clock driver for the Canaan Kendryte K210 SoC\"\n\tdepends on OF && RISCV && SOC_CANAAN\n\tdefault SOC_CANAAN\n\thelp\n\t  Support for the Canaan Kendryte K210 RISC-V SoC clocks.\n\nconfig COMMON_CLK_SP7021\n\ttristate \"Clock driver for Sunplus SP7021 SoC\"\n\tdepends on SOC_SP7021 || COMPILE_TEST\n\tdefault SOC_SP7021\n\thelp\n\t  This driver supports the Sunplus SP7021 SoC clocks.\n\t  It implements SP7021 PLLs/gate.\n\t  Not all features of the PLL are currently supported\n\t  by the driver.\n\nsource \"drivers/clk/actions/Kconfig\"\nsource \"drivers/clk/analogbits/Kconfig\"\nsource \"drivers/clk/baikal-t1/Kconfig\"\nsource \"drivers/clk/bcm/Kconfig\"\nsource \"drivers/clk/hisilicon/Kconfig\"\nsource \"drivers/clk/imgtec/Kconfig\"\nsource \"drivers/clk/imx/Kconfig\"\nsource \"drivers/clk/ingenic/Kconfig\"\nsource \"drivers/clk/keystone/Kconfig\"\nsource \"drivers/clk/mediatek/Kconfig\"\nsource \"drivers/clk/meson/Kconfig\"\nsource \"drivers/clk/mstar/Kconfig\"\nsource \"drivers/clk/microchip/Kconfig\"\nsource \"drivers/clk/mvebu/Kconfig\"\nsource \"drivers/clk/nuvoton/Kconfig\"\nsource \"drivers/clk/pistachio/Kconfig\"\nsource \"drivers/clk/qcom/Kconfig\"\nsource \"drivers/clk/ralink/Kconfig\"\nsource \"drivers/clk/renesas/Kconfig\"\nsource \"drivers/clk/rockchip/Kconfig\"\nsource \"drivers/clk/samsung/Kconfig\"\nsource \"drivers/clk/sifive/Kconfig\"\nsource \"drivers/clk/socfpga/Kconfig\"\nsource \"drivers/clk/sprd/Kconfig\"\nsource \"drivers/clk/starfive/Kconfig\"\nsource \"drivers/clk/sunxi/Kconfig\"\nsource \"drivers/clk/sunxi-ng/Kconfig\"\nsource \"drivers/clk/tegra/Kconfig\"\nsource \"drivers/clk/ti/Kconfig\"\nsource \"drivers/clk/uniphier/Kconfig\"\nsource \"drivers/clk/visconti/Kconfig\"\nsource \"drivers/clk/x86/Kconfig\"\nsource \"drivers/clk/xilinx/Kconfig\"\nsource \"drivers/clk/zynqmp/Kconfig\"\n\n# Kunit test cases\nconfig CLK_KUNIT_TEST\n\ttristate \"Basic Clock Framework Kunit Tests\" if !KUNIT_ALL_TESTS\n\tdepends on KUNIT\n\tdefault KUNIT_ALL_TESTS\n\thelp\n\t  Kunit tests for the common clock framework.\n\nconfig CLK_GATE_KUNIT_TEST\n\ttristate \"Basic gate type Kunit test\" if !KUNIT_ALL_TESTS\n\tdepends on KUNIT\n\tdefault KUNIT_ALL_TESTS\n\thelp\n\t  Kunit test for the basic clk gate type.\n\nendif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}