{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630790770773 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630790770774 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 04 15:26:10 2021 " "Processing started: Sat Sep 04 15:26:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630790770774 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1630790770774 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Informe_3 -c Informe_3 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Informe_3 -c Informe_3 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1630790770774 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1630790771161 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1630790771161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Pc/Desktop/informe_3/ALU.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630790779236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630790779236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_adder.sv 3 3 " "Found 3 design units, including 3 entities, in source file n_bit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_bit_adder " "Found entity 1: N_bit_adder" {  } { { "N_bit_adder.sv" "" { Text "C:/Users/Pc/Desktop/informe_3/N_bit_adder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630790779238 ""} { "Info" "ISGN_ENTITY_NAME" "2 half_adder " "Found entity 2: half_adder" {  } { { "N_bit_adder.sv" "" { Text "C:/Users/Pc/Desktop/informe_3/N_bit_adder.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630790779238 ""} { "Info" "ISGN_ENTITY_NAME" "3 full_adder " "Found entity 3: full_adder" {  } { { "N_bit_adder.sv" "" { Text "C:/Users/Pc/Desktop/informe_3/N_bit_adder.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630790779238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630790779238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_n_bit_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_n_bit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_N_bit_adder " "Found entity 1: tb_N_bit_adder" {  } { { "tb_N_bit_adder.sv" "" { Text "C:/Users/Pc/Desktop/informe_3/tb_N_bit_adder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630790779239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630790779239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_alu " "Found entity 1: tb_alu" {  } { { "ALU_tb.sv" "" { Text "C:/Users/Pc/Desktop/informe_3/ALU_tb.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630790779240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630790779240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_substractor.sv 3 3 " "Found 3 design units, including 3 entities, in source file n_bit_substractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_bit_substractor " "Found entity 1: N_bit_substractor" {  } { { "N_bit_substractor.sv" "" { Text "C:/Users/Pc/Desktop/informe_3/N_bit_substractor.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630790779242 ""} { "Info" "ISGN_ENTITY_NAME" "2 half_substractor " "Found entity 2: half_substractor" {  } { { "N_bit_substractor.sv" "" { Text "C:/Users/Pc/Desktop/informe_3/N_bit_substractor.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630790779242 ""} { "Info" "ISGN_ENTITY_NAME" "3 full_substractor " "Found entity 3: full_substractor" {  } { { "N_bit_substractor.sv" "" { Text "C:/Users/Pc/Desktop/informe_3/N_bit_substractor.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630790779242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630790779242 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1630790779268 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.sv(39) " "Verilog HDL Case Statement warning at ALU.sv(39): incomplete case statement has no default case item" {  } { { "ALU.sv" "" { Text "C:/Users/Pc/Desktop/informe_3/ALU.sv" 39 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1630790780255 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_Result ALU.sv(39) " "Verilog HDL Always Construct warning at ALU.sv(39): inferring latch(es) for variable \"ALU_Result\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "C:/Users/Pc/Desktop/informe_3/ALU.sv" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1630790780257 "|ALU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "flags ALU.sv(31) " "Output port \"flags\" at ALU.sv(31) has no driver" {  } { { "ALU.sv" "" { Text "C:/Users/Pc/Desktop/informe_3/ALU.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1630790780258 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[0\] ALU.sv(39) " "Inferred latch for \"ALU_Result\[0\]\" at ALU.sv(39)" {  } { { "ALU.sv" "" { Text "C:/Users/Pc/Desktop/informe_3/ALU.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1630790780259 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[1\] ALU.sv(39) " "Inferred latch for \"ALU_Result\[1\]\" at ALU.sv(39)" {  } { { "ALU.sv" "" { Text "C:/Users/Pc/Desktop/informe_3/ALU.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1630790780259 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[2\] ALU.sv(39) " "Inferred latch for \"ALU_Result\[2\]\" at ALU.sv(39)" {  } { { "ALU.sv" "" { Text "C:/Users/Pc/Desktop/informe_3/ALU.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1630790780259 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[3\] ALU.sv(39) " "Inferred latch for \"ALU_Result\[3\]\" at ALU.sv(39)" {  } { { "ALU.sv" "" { Text "C:/Users/Pc/Desktop/informe_3/ALU.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1630790780259 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[4\] ALU.sv(39) " "Inferred latch for \"ALU_Result\[4\]\" at ALU.sv(39)" {  } { { "ALU.sv" "" { Text "C:/Users/Pc/Desktop/informe_3/ALU.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1630790780259 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[5\] ALU.sv(39) " "Inferred latch for \"ALU_Result\[5\]\" at ALU.sv(39)" {  } { { "ALU.sv" "" { Text "C:/Users/Pc/Desktop/informe_3/ALU.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1630790780259 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[6\] ALU.sv(39) " "Inferred latch for \"ALU_Result\[6\]\" at ALU.sv(39)" {  } { { "ALU.sv" "" { Text "C:/Users/Pc/Desktop/informe_3/ALU.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1630790780259 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[7\] ALU.sv(39) " "Inferred latch for \"ALU_Result\[7\]\" at ALU.sv(39)" {  } { { "ALU.sv" "" { Text "C:/Users/Pc/Desktop/informe_3/ALU.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1630790780259 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_bit_adder N_bit_adder:sumador " "Elaborating entity \"N_bit_adder\" for hierarchy \"N_bit_adder:sumador\"" {  } { { "ALU.sv" "sumador" { Text "C:/Users/Pc/Desktop/informe_3/ALU.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1630790781219 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_out N_bit_adder.sv(9) " "Verilog HDL or VHDL warning at N_bit_adder.sv(9): object \"carry_out\" assigned a value but never read" {  } { { "N_bit_adder.sv" "" { Text "C:/Users/Pc/Desktop/informe_3/N_bit_adder.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630790781672 "|tb_N_bit_adder|N_bit_adder:uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder N_bit_adder:sumador\|half_adder:generate_N_bit_Adder\[0\].f " "Elaborating entity \"half_adder\" for hierarchy \"N_bit_adder:sumador\|half_adder:generate_N_bit_Adder\[0\].f\"" {  } { { "N_bit_adder.sv" "generate_N_bit_Adder\[0\].f" { Text "C:/Users/Pc/Desktop/informe_3/N_bit_adder.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1630790781673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder N_bit_adder:sumador\|full_adder:generate_N_bit_Adder\[1\].f " "Elaborating entity \"full_adder\" for hierarchy \"N_bit_adder:sumador\|full_adder:generate_N_bit_Adder\[1\].f\"" {  } { { "N_bit_adder.sv" "generate_N_bit_Adder\[1\].f" { Text "C:/Users/Pc/Desktop/informe_3/N_bit_adder.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1630790781776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_bit_substractor N_bit_substractor:restador " "Elaborating entity \"N_bit_substractor\" for hierarchy \"N_bit_substractor:restador\"" {  } { { "ALU.sv" "restador" { Text "C:/Users/Pc/Desktop/informe_3/ALU.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1630790781836 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_out N_bit_substractor.sv(9) " "Verilog HDL or VHDL warning at N_bit_substractor.sv(9): object \"carry_out\" assigned a value but never read" {  } { { "N_bit_substractor.sv" "" { Text "C:/Users/Pc/Desktop/informe_3/N_bit_substractor.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1630790781838 "|ALU|N_bit_substractor:restador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_substractor N_bit_substractor:restador\|half_substractor:generate_N_bit_substractor\[0\].f " "Elaborating entity \"half_substractor\" for hierarchy \"N_bit_substractor:restador\|half_substractor:generate_N_bit_substractor\[0\].f\"" {  } { { "N_bit_substractor.sv" "generate_N_bit_substractor\[0\].f" { Text "C:/Users/Pc/Desktop/informe_3/N_bit_substractor.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1630790781846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_substractor N_bit_substractor:restador\|full_substractor:generate_N_bit_substractor\[1\].f " "Elaborating entity \"full_substractor\" for hierarchy \"N_bit_substractor:restador\|full_substractor:generate_N_bit_substractor\[1\].f\"" {  } { { "N_bit_substractor.sv" "generate_N_bit_substractor\[1\].f" { Text "C:/Users/Pc/Desktop/informe_3/N_bit_substractor.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1630790781852 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1630790781940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630790781963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 04 15:26:21 2021 " "Processing ended: Sat Sep 04 15:26:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630790781963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630790781963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630790781963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1630790781963 ""}
