Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Mar 14 15:07:26 2023
| Host         : Lenovo-EF001 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fullAdder_timing_summary_routed.rpt -pb fullAdder_timing_summary_routed.pb -rpx fullAdder_timing_summary_routed.rpx -warn_on_violation
| Design       : fullAdder
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.959ns  (logic 5.514ns (42.546%)  route 7.445ns (57.454%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           4.807     6.274    a_IBUF[0]
    SLICE_X0Y61          LUT6 (Prop_lut6_I3_O)        0.124     6.398 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.966     7.363    sum_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y58          LUT3 (Prop_lut3_I2_O)        0.152     7.515 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.673     9.188    cout_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.771    12.959 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000    12.959    cout
    V11                                                               r  cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.725ns  (logic 5.285ns (41.531%)  route 7.440ns (58.469%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           4.807     6.274    a_IBUF[0]
    SLICE_X0Y61          LUT6 (Prop_lut6_I3_O)        0.124     6.398 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.966     7.363    sum_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y58          LUT3 (Prop_lut3_I0_O)        0.124     7.487 r  sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.668     9.155    sum_OBUF[3]
    V12                  OBUF (Prop_obuf_I_O)         3.570    12.725 r  sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.725    sum[3]
    V12                                                               r  sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.562ns  (logic 5.352ns (42.603%)  route 7.210ns (57.397%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           5.196     6.663    a_IBUF[0]
    SLICE_X0Y61          LUT2 (Prop_lut2_I0_O)        0.152     6.815 r  sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.014     8.829    sum_OBUF[0]
    T16                  OBUF (Prop_obuf_I_O)         3.733    12.562 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.562    sum[0]
    T16                                                               r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.202ns  (logic 5.142ns (42.144%)  route 7.059ns (57.856%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           5.196     6.663    a_IBUF[0]
    SLICE_X0Y61          LUT4 (Prop_lut4_I0_O)        0.124     6.787 r  sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.863     8.650    sum_OBUF[1]
    V15                  OBUF (Prop_obuf_I_O)         3.552    12.202 r  sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.202    sum[1]
    V15                                                               r  sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.060ns  (logic 5.145ns (42.658%)  route 6.916ns (57.342%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           5.199     6.665    a_IBUF[0]
    SLICE_X0Y61          LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.717     8.506    sum_OBUF[2]
    V14                  OBUF (Prop_obuf_I_O)         3.554    12.060 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.060    sum[2]
    V14                                                               r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.261ns  (logic 1.607ns (71.102%)  route 0.653ns (28.898%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  a_IBUF[3]_inst/O
                         net (fo=2, routed)           0.335     0.626    a_IBUF[3]
    SLICE_X0Y58          LUT3 (Prop_lut3_I2_O)        0.045     0.671 r  sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.319     0.990    sum_OBUF[3]
    V12                  OBUF (Prop_obuf_I_O)         1.271     2.261 r  sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.261    sum[3]
    V12                                                               r  sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.308ns  (logic 1.577ns (68.339%)  route 0.731ns (31.661%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  a_IBUF[2]_inst/O
                         net (fo=2, routed)           0.367     0.645    a_IBUF[2]
    SLICE_X0Y61          LUT6 (Prop_lut6_I5_O)        0.045     0.690 r  sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.364     1.053    sum_OBUF[2]
    V14                  OBUF (Prop_obuf_I_O)         1.255     2.308 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.308    sum[2]
    V14                                                               r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.334ns  (logic 1.671ns (71.584%)  route 0.663ns (28.416%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  a_IBUF[3]_inst/O
                         net (fo=2, routed)           0.335     0.626    a_IBUF[3]
    SLICE_X0Y58          LUT3 (Prop_lut3_I1_O)        0.048     0.674 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.329     1.003    cout_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.331     2.334 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000     2.334    cout
    V11                                                               r  cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.398ns  (logic 1.588ns (66.222%)  route 0.810ns (33.778%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  a_IBUF[1]_inst/O
                         net (fo=3, routed)           0.409     0.700    a_IBUF[1]
    SLICE_X0Y61          LUT4 (Prop_lut4_I3_O)        0.045     0.745 r  sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.401     1.146    sum_OBUF[1]
    V15                  OBUF (Prop_obuf_I_O)         1.252     2.398 r  sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.398    sum[1]
    V15                                                               r  sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.918ns  (logic 1.547ns (39.485%)  route 2.371ns (60.515%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  b_IBUF[0]_inst/O
                         net (fo=4, routed)           1.892     2.102    b_IBUF[0]
    SLICE_X0Y61          LUT2 (Prop_lut2_I1_O)        0.042     2.144 r  sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.479     2.624    sum_OBUF[0]
    T16                  OBUF (Prop_obuf_I_O)         1.294     3.918 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.918    sum[0]
    T16                                                               r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------





