

================================================================
== Vivado HLS Report for 'axi_stream_gpio'
================================================================
* Date:           Mon Jan 21 18:40:08 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        axi_stream_gpio
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.008|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    116|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    120|
|Register         |        -|      -|    201|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    201|    236|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |tmp_1_fu_87_p2               |     +    |      0|  0|  39|          32|          32|
    |tmp_2_fu_98_p2               |     +    |      0|  0|  39|           1|          32|
    |OutputData_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |OutputData_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_io           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_io           |    and   |      0|  0|   2|           1|           1|
    |OutputData_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_3_fu_104_p2              |   icmp   |      0|  0|  18|          32|           6|
    |ap_block_state1              |    or    |      0|  0|   2|           1|           1|
    |tmp_fu_79_p3                 |  select  |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 116|          73|          78|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |InputData_V_ap_vld_in_sig               |   9|          2|    1|          2|
    |InputData_V_ap_vld_preg                 |   9|          2|    1|          2|
    |InputData_V_blk_n                       |   9|          2|    1|          2|
    |InputData_V_in_sig                      |   9|          2|    1|          2|
    |OutputData_1_data_out                   |   9|          2|   32|         64|
    |OutputData_1_state                      |  15|          3|    2|          6|
    |OutputData_TDATA_blk_n                  |   9|          2|    1|          2|
    |ap_NS_fsm                               |  15|          3|    1|          3|
    |ap_phi_mux_bitCounter_new_phi_fu_62_p4  |   9|          2|   32|         64|
    |ap_phi_mux_tmpOutput_new_phi_fu_52_p4   |   9|          2|   32|         64|
    |bitCounter_new_reg_59                   |   9|          2|   32|         64|
    |tmpOutput_new_reg_49                    |   9|          2|   32|         64|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 120|         26|  168|        339|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |InputData_V_ap_vld_preg  |   1|   0|    1|          0|
    |InputData_V_preg         |   1|   0|    1|          0|
    |OutputData_1_payload_A   |  32|   0|   32|          0|
    |OutputData_1_payload_B   |  32|   0|   32|          0|
    |OutputData_1_sel_rd      |   1|   0|    1|          0|
    |OutputData_1_sel_wr      |   1|   0|    1|          0|
    |OutputData_1_state       |   2|   0|    2|          0|
    |ap_CS_fsm                |   2|   0|    2|          0|
    |bitCounter               |  32|   0|   32|          0|
    |bitCounter_new_reg_59    |  32|   0|   32|          0|
    |tmpOutput                |  32|   0|   32|          0|
    |tmpOutput_new_reg_49     |  32|   0|   32|          0|
    |tmp_3_reg_133            |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 201|   0|  201|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------+-----+-----+------------+-----------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | axi_stream_gpio | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs | axi_stream_gpio | return value |
|ap_start            |  in |    1| ap_ctrl_hs | axi_stream_gpio | return value |
|ap_done             | out |    1| ap_ctrl_hs | axi_stream_gpio | return value |
|ap_idle             | out |    1| ap_ctrl_hs | axi_stream_gpio | return value |
|ap_ready            | out |    1| ap_ctrl_hs | axi_stream_gpio | return value |
|ap_return           | out |   32| ap_ctrl_hs | axi_stream_gpio | return value |
|InputData_V         |  in |    1|   ap_vld   |   InputData_V   |    scalar    |
|InputData_V_ap_vld  |  in |    1|   ap_vld   |   InputData_V   |    scalar    |
|OutputData_TDATA    | out |   32|    axis    |    OutputData   |    pointer   |
|OutputData_TVALID   | out |    1|    axis    |    OutputData   |    pointer   |
|OutputData_TREADY   |  in |    1|    axis    |    OutputData   |    pointer   |
+--------------------+-----+-----+------------+-----------------+--------------+

