* Z:\mnt\design.r\spice\examples\ADP2503-5.0.asc
L1 N001 N002 1.5µ Rser=80m
C1 OUT 0 10µ
V1 IN 0 3.3
Rload OUT 0 50
.tran 400u startup
* PSM and forced PWM modes are modelled\nClock Sync is not modelled
.lib ADP2503_4.sub
.backanno
.end
