{
  "design": {
    "design_info": {
      "boundary_crc": "0xC100900498265858",
      "device": "xc7a200tfbg676-2",
      "gen_directory": "../../../../DUCIP.gen/sources_1/bd/TX_DUC",
      "name": "TX_DUC",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "xlconstant_16x0": "",
      "xlslice_2": "",
      "xlslice_3": "",
      "D_register_2": "",
      "axis_variable_0": "",
      "axis_variable_1": "",
      "cvt_offset_binary_0": "",
      "regmux_2_1_0": "",
      "axis_broadcaster_cic_path_split": "",
      "axis_combiner_0": "",
      "axis_dwidth_converter_0": "",
      "axis_dwidth_converter_fir_to_IQ": "",
      "cic_compiler_0": "",
      "cic_compiler_1": "",
      "cmpy_0": "",
      "fir_compiler_0": "",
      "LFSR_Random_Number_G_0": "",
      "xlconstant_0": "",
      "xlconcat_0": "",
      "xlconstant_1": "",
      "mult_gen_0": "",
      "dds_compiler_0": "",
      "axis_constant_0": "",
      "xlslice_0": ""
    },
    "interface_ports": {
      "S_AXIS": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "TX_DUC_clk122",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "122880000"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "6"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        },
        "port_maps": {
          "TVALID": {
            "physical_name": "S_AXIS_tvalid",
            "direction": "I"
          },
          "TREADY": {
            "physical_name": "S_AXIS_tready",
            "direction": "O"
          },
          "TDATA": {
            "physical_name": "S_AXIS_tdata",
            "direction": "I",
            "left": "47",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "TXConfig": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "TXDACData": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "TXLOTune": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "TXSamplesToRX": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "cic_rate": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "clk122": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S_AXIS",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "resetn1"
          },
          "CLK_DOMAIN": {
            "value": "TX_DUC_clk122",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "122880000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "resetn1": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "sel": {
        "direction": "I"
      },
      "testdata": {
        "direction": "O",
        "left": "31",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "32",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "xlconstant_16x0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "TX_DUC_xlconstant_16x0_0",
        "xci_path": "ip\\TX_DUC_xlconstant_16x0_0\\TX_DUC_xlconstant_16x0_0.xci",
        "inst_hier_path": "xlconstant_16x0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "16"
          }
        }
      },
      "xlslice_2": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "TX_DUC_xlslice_2_0",
        "xci_path": "ip\\TX_DUC_xlslice_2_0\\TX_DUC_xlslice_2_0.xci",
        "inst_hier_path": "xlslice_2",
        "parameters": {
          "DIN_FROM": {
            "value": "19"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "48"
          },
          "DOUT_WIDTH": {
            "value": "20"
          }
        }
      },
      "xlslice_3": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "TX_DUC_xlslice_3_0",
        "xci_path": "ip\\TX_DUC_xlslice_3_0\\TX_DUC_xlslice_3_0.xci",
        "inst_hier_path": "xlslice_3",
        "parameters": {
          "DIN_FROM": {
            "value": "21"
          },
          "DIN_TO": {
            "value": "4"
          },
          "DOUT_WIDTH": {
            "value": "18"
          }
        }
      },
      "D_register_2": {
        "vlnv": "xilinx.com:module_ref:D_register:1.0",
        "xci_name": "TX_DUC_D_register_2_0",
        "xci_path": "ip\\TX_DUC_D_register_2_0\\TX_DUC_D_register_2_0.xci",
        "inst_hier_path": "D_register_2",
        "parameters": {
          "DATA_WIDTH": {
            "value": "16"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "D_register",
          "boundary_crc": "0x0"
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "122880000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "TX_DUC_clk122",
                "value_src": "default_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "din": {
            "direction": "I",
            "left": "15",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": [
                  "xilinx.com:interface:datatypes:1.0 {",
                  "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
                  "{} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format",
                  "bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 16",
                  "}"
                ],
                "value_src": "ip_prop"
              }
            }
          },
          "dout": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "axis_variable_0": {
        "vlnv": "xilinx.com:module_ref:axis_variable:1.0",
        "xci_name": "TX_DUC_axis_variable_0_0",
        "xci_path": "ip\\TX_DUC_axis_variable_0_0\\TX_DUC_axis_variable_0_0.xci",
        "inst_hier_path": "axis_variable_0",
        "parameters": {
          "AXIS_TDATA_WIDTH": {
            "value": "16"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axis_variable",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "2",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "122880000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "TX_DUC_clk122",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_tready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "122880000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "TX_DUC_clk122",
                "value_src": "default_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "cfg_data": {
            "direction": "I",
            "left": "15",
            "right": "0"
          }
        }
      },
      "axis_variable_1": {
        "vlnv": "xilinx.com:module_ref:axis_variable:1.0",
        "xci_name": "TX_DUC_axis_variable_1_0",
        "xci_path": "ip\\TX_DUC_axis_variable_1_0\\TX_DUC_axis_variable_1_0.xci",
        "inst_hier_path": "axis_variable_1",
        "parameters": {
          "AXIS_TDATA_WIDTH": {
            "value": "16"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axis_variable",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "2",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "122880000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "TX_DUC_clk122",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_tready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "122880000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "TX_DUC_clk122",
                "value_src": "default_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "cfg_data": {
            "direction": "I",
            "left": "15",
            "right": "0"
          }
        }
      },
      "cvt_offset_binary_0": {
        "vlnv": "xilinx.com:module_ref:cvt_offset_binary:1.0",
        "xci_name": "TX_DUC_cvt_offset_binary_0_0",
        "xci_path": "ip\\TX_DUC_cvt_offset_binary_0_0\\TX_DUC_cvt_offset_binary_0_0.xci",
        "inst_hier_path": "cvt_offset_binary_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "cvt_offset_binary",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "122880000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "TX_DUC_clk122",
                "value_src": "default_prop"
              }
            }
          },
          "din": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "dout": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "regmux_2_1_0": {
        "vlnv": "xilinx.com:module_ref:regmux_2_1:1.0",
        "xci_name": "TX_DUC_regmux_2_1_0_0",
        "xci_path": "ip\\TX_DUC_regmux_2_1_0_0\\TX_DUC_regmux_2_1_0_0.xci",
        "inst_hier_path": "regmux_2_1_0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "16"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "regmux_2_1",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sel": {
            "direction": "I"
          },
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "122880000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "TX_DUC_clk122",
                "value_src": "default_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "din0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "din1": {
            "direction": "I",
            "left": "15",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": [
                  "xilinx.com:interface:datatypes:1.0 {",
                  "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
                  "{} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format",
                  "bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 16",
                  "}"
                ],
                "value_src": "ip_prop"
              }
            }
          },
          "dout": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "axis_broadcaster_cic_path_split": {
        "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
        "xci_name": "TX_DUC_axis_broadcaster_cic_path_split_0",
        "xci_path": "ip\\TX_DUC_axis_broadcaster_cic_path_split_0\\TX_DUC_axis_broadcaster_cic_path_split_0.xci",
        "inst_hier_path": "axis_broadcaster_cic_path_split",
        "parameters": {
          "M00_TDATA_REMAP": {
            "value": "tdata[31:0]"
          },
          "M01_TDATA_REMAP": {
            "value": "tdata[63:32]"
          },
          "M_TDATA_NUM_BYTES": {
            "value": "4"
          },
          "S_TDATA_NUM_BYTES": {
            "value": "8"
          }
        }
      },
      "axis_combiner_0": {
        "vlnv": "xilinx.com:ip:axis_combiner:1.1",
        "xci_name": "TX_DUC_axis_combiner_0_0",
        "xci_path": "ip\\TX_DUC_axis_combiner_0_0\\TX_DUC_axis_combiner_0_0.xci",
        "inst_hier_path": "axis_combiner_0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "4"
          }
        }
      },
      "axis_dwidth_converter_0": {
        "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
        "xci_name": "TX_DUC_axis_dwidth_converter_0_0",
        "xci_path": "ip\\TX_DUC_axis_dwidth_converter_0_0\\TX_DUC_axis_dwidth_converter_0_0.xci",
        "inst_hier_path": "axis_dwidth_converter_0",
        "parameters": {
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "M_TDATA_NUM_BYTES": {
            "value": "3"
          },
          "S_TDATA_NUM_BYTES": {
            "value": "6"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          }
        }
      },
      "axis_dwidth_converter_fir_to_IQ": {
        "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
        "xci_name": "TX_DUC_axis_dwidth_converter_fir_to_IQ_0",
        "xci_path": "ip\\TX_DUC_axis_dwidth_converter_fir_to_IQ_0\\TX_DUC_axis_dwidth_converter_fir_to_IQ_0.xci",
        "inst_hier_path": "axis_dwidth_converter_fir_to_IQ",
        "parameters": {
          "M_TDATA_NUM_BYTES": {
            "value": "8"
          },
          "S_TDATA_NUM_BYTES": {
            "value": "4"
          }
        }
      },
      "cic_compiler_0": {
        "vlnv": "xilinx.com:ip:cic_compiler:4.0",
        "xci_name": "TX_DUC_cic_compiler_0_0",
        "xci_path": "ip\\TX_DUC_cic_compiler_0_0\\TX_DUC_cic_compiler_0_0.xci",
        "inst_hier_path": "cic_compiler_0",
        "parameters": {
          "Clock_Frequency": {
            "value": "122.88"
          },
          "Fixed_Or_Initial_Rate": {
            "value": "80"
          },
          "HAS_ARESETN": {
            "value": "true"
          },
          "HAS_DOUT_TREADY": {
            "value": "false"
          },
          "Input_Data_Width": {
            "value": "27"
          },
          "Input_Sample_Frequency": {
            "value": "1.536"
          },
          "Maximum_Rate": {
            "value": "320"
          },
          "Minimum_Rate": {
            "value": "80"
          },
          "Number_Of_Stages": {
            "value": "6"
          },
          "Output_Data_Width": {
            "value": "32"
          },
          "Quantization": {
            "value": "Truncation"
          },
          "SamplePeriod": {
            "value": "80"
          },
          "Sample_Rate_Changes": {
            "value": "Programmable"
          },
          "Use_Xtreme_DSP_Slice": {
            "value": "false"
          }
        }
      },
      "cic_compiler_1": {
        "vlnv": "xilinx.com:ip:cic_compiler:4.0",
        "xci_name": "TX_DUC_cic_compiler_1_0",
        "xci_path": "ip\\TX_DUC_cic_compiler_1_0\\TX_DUC_cic_compiler_1_0.xci",
        "inst_hier_path": "cic_compiler_1",
        "parameters": {
          "Clock_Frequency": {
            "value": "122.88"
          },
          "Fixed_Or_Initial_Rate": {
            "value": "80"
          },
          "HAS_ARESETN": {
            "value": "true"
          },
          "HAS_DOUT_TREADY": {
            "value": "false"
          },
          "Input_Data_Width": {
            "value": "27"
          },
          "Input_Sample_Frequency": {
            "value": "1.536"
          },
          "Maximum_Rate": {
            "value": "320"
          },
          "Minimum_Rate": {
            "value": "80"
          },
          "Number_Of_Stages": {
            "value": "6"
          },
          "Output_Data_Width": {
            "value": "32"
          },
          "Quantization": {
            "value": "Truncation"
          },
          "SamplePeriod": {
            "value": "80"
          },
          "Sample_Rate_Changes": {
            "value": "Programmable"
          },
          "Use_Xtreme_DSP_Slice": {
            "value": "false"
          }
        }
      },
      "cmpy_0": {
        "vlnv": "xilinx.com:ip:cmpy:6.0",
        "xci_name": "TX_DUC_cmpy_0_0",
        "xci_path": "ip\\TX_DUC_cmpy_0_0\\TX_DUC_cmpy_0_0.xci",
        "inst_hier_path": "cmpy_0",
        "parameters": {
          "APortWidth": {
            "value": "32"
          },
          "BPortWidth": {
            "value": "23"
          },
          "FlowControl": {
            "value": "NonBlocking"
          },
          "MinimumLatency": {
            "value": "9"
          },
          "OutputWidth": {
            "value": "24"
          },
          "RoundMode": {
            "value": "Truncate"
          }
        }
      },
      "fir_compiler_0": {
        "vlnv": "xilinx.com:ip:fir_compiler:7.2",
        "xci_name": "TX_DUC_fir_compiler_0_0",
        "xci_path": "ip\\TX_DUC_fir_compiler_0_0\\TX_DUC_fir_compiler_0_0.xci",
        "inst_hier_path": "fir_compiler_0",
        "parameters": {
          "BestPrecision": {
            "value": "true"
          },
          "Clock_Frequency": {
            "value": "122.88"
          },
          "CoefficientSource": {
            "value": "COE_File"
          },
          "Coefficient_File": {
            "value": "../../../../../../../../sources/coefficientfiles/tx1024cfirImpulse.coe"
          },
          "Coefficient_Fractional_Bits": {
            "value": "24"
          },
          "Coefficient_Sets": {
            "value": "1"
          },
          "Coefficient_Sign": {
            "value": "Signed"
          },
          "Coefficient_Structure": {
            "value": "Inferred"
          },
          "Coefficient_Width": {
            "value": "22"
          },
          "ColumnConfig": {
            "value": "2"
          },
          "DATA_Has_TLAST": {
            "value": "Not_Required"
          },
          "Data_Fractional_Bits": {
            "value": "0"
          },
          "Data_Width": {
            "value": "24"
          },
          "Decimation_Rate": {
            "value": "1"
          },
          "Filter_Architecture": {
            "value": "Systolic_Multiply_Accumulate"
          },
          "Filter_Type": {
            "value": "Interpolation"
          },
          "Has_ARESETn": {
            "value": "true"
          },
          "Interpolation_Rate": {
            "value": "8"
          },
          "M_DATA_Has_TREADY": {
            "value": "true"
          },
          "M_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "Number_Channels": {
            "value": "2"
          },
          "Output_Rounding_Mode": {
            "value": "Truncate_LSBs"
          },
          "Output_Width": {
            "value": "27"
          },
          "Quantization": {
            "value": "Quantize_Only"
          },
          "RateSpecification": {
            "value": "Frequency_Specification"
          },
          "S_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "Sample_Frequency": {
            "value": "0.192"
          },
          "Select_Pattern": {
            "value": "All"
          },
          "Zero_Pack_Factor": {
            "value": "1"
          }
        }
      },
      "LFSR_Random_Number_G_0": {
        "vlnv": "xilinx.com:module_ref:LFSR_Random_Number_Generator:1.0",
        "xci_name": "TX_DUC_LFSR_Random_Number_G_0_0",
        "xci_path": "ip\\TX_DUC_LFSR_Random_Number_G_0_0\\TX_DUC_LFSR_Random_Number_G_0_0.xci",
        "inst_hier_path": "LFSR_Random_Number_G_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "LFSR_Random_Number_Generator",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "1",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "122880000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "TX_DUC_clk122",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "122880000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "TX_DUC_clk122",
                "value_src": "default_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "TX_DUC_xlconstant_0_0",
        "xci_path": "ip\\TX_DUC_xlconstant_0_0\\TX_DUC_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "16"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "TX_DUC_xlconcat_0_0",
        "xci_path": "ip\\TX_DUC_xlconcat_0_0\\TX_DUC_xlconcat_0_0.xci",
        "inst_hier_path": "xlconcat_0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "16"
          },
          "IN1_WIDTH": {
            "value": "16"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "TX_DUC_xlconstant_1_0",
        "xci_path": "ip\\TX_DUC_xlconstant_1_0\\TX_DUC_xlconstant_1_0.xci",
        "inst_hier_path": "xlconstant_1",
        "parameters": {
          "CONST_VAL": {
            "value": "131071"
          },
          "CONST_WIDTH": {
            "value": "18"
          }
        }
      },
      "mult_gen_0": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "TX_DUC_mult_gen_0_0",
        "xci_path": "ip\\TX_DUC_mult_gen_0_0\\TX_DUC_mult_gen_0_0.xci",
        "inst_hier_path": "mult_gen_0",
        "parameters": {
          "Multiplier_Construction": {
            "value": "Use_Mults"
          },
          "OutputWidthHigh": {
            "value": "32"
          },
          "OutputWidthLow": {
            "value": "17"
          },
          "PipeStages": {
            "value": "4"
          },
          "PortAWidth": {
            "value": "20"
          },
          "PortBType": {
            "value": "Unsigned"
          },
          "Use_Custom_Output_Width": {
            "value": "true"
          }
        }
      },
      "dds_compiler_0": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "xci_name": "TX_DUC_dds_compiler_0_0",
        "xci_path": "ip\\TX_DUC_dds_compiler_0_0\\TX_DUC_dds_compiler_0_0.xci",
        "inst_hier_path": "dds_compiler_0",
        "parameters": {
          "DATA_Has_TLAST": {
            "value": "Not_Required"
          },
          "DDS_Clock_Rate": {
            "value": "122.88"
          },
          "Frequency_Resolution": {
            "value": "0.05"
          },
          "Has_ARESETn": {
            "value": "true"
          },
          "Has_Phase_Out": {
            "value": "false"
          },
          "Latency": {
            "value": "10"
          },
          "M_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "Noise_Shaping": {
            "value": "Taylor_Series_Corrected"
          },
          "Output_Frequency1": {
            "value": "0"
          },
          "Output_Width": {
            "value": "23"
          },
          "PINC1": {
            "value": "0"
          },
          "Phase_Increment": {
            "value": "Streaming"
          },
          "Phase_Width": {
            "value": "32"
          },
          "S_PHASE_Has_TUSER": {
            "value": "Not_Required"
          },
          "Spurious_Free_Dynamic_Range": {
            "value": "130"
          }
        }
      },
      "axis_constant_0": {
        "vlnv": "xilinx.com:module_ref:axis_constant:1.0",
        "xci_name": "TX_DUC_axis_constant_0_0",
        "xci_path": "ip\\TX_DUC_axis_constant_0_0\\TX_DUC_axis_constant_0_0.xci",
        "inst_hier_path": "axis_constant_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axis_constant",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "122880000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "TX_DUC_clk122",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "122880000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "TX_DUC_clk122",
                "value_src": "default_prop"
              }
            }
          },
          "cfg_data": {
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "TX_DUC_xlslice_0_0",
        "xci_path": "ip\\TX_DUC_xlslice_0_0\\TX_DUC_xlslice_0_0.xci",
        "inst_hier_path": "xlslice_0",
        "parameters": {
          "DIN_FROM": {
            "value": "22"
          },
          "DIN_WIDTH": {
            "value": "48"
          }
        }
      }
    },
    "interface_nets": {
      "S_AXIS_1": {
        "interface_ports": [
          "S_AXIS",
          "axis_dwidth_converter_0/S_AXIS"
        ]
      },
      "axis_broadcaster_0_M00_AXIS": {
        "interface_ports": [
          "axis_broadcaster_cic_path_split/M00_AXIS",
          "cic_compiler_0/S_AXIS_DATA"
        ]
      },
      "axis_broadcaster_0_M01_AXIS": {
        "interface_ports": [
          "axis_broadcaster_cic_path_split/M01_AXIS",
          "cic_compiler_1/S_AXIS_DATA"
        ]
      },
      "axis_combiner_0_M_AXIS": {
        "interface_ports": [
          "axis_combiner_0/M_AXIS",
          "cmpy_0/S_AXIS_A"
        ]
      },
      "axis_constant_0_m_axis": {
        "interface_ports": [
          "axis_constant_0/m_axis",
          "dds_compiler_0/S_AXIS_PHASE"
        ]
      },
      "axis_dwidth_converter_0_M_AXIS": {
        "interface_ports": [
          "axis_dwidth_converter_0/M_AXIS",
          "fir_compiler_0/S_AXIS_DATA"
        ]
      },
      "axis_dwidth_converter_fir_to_IQ_M_AXIS": {
        "interface_ports": [
          "axis_broadcaster_cic_path_split/S_AXIS",
          "axis_dwidth_converter_fir_to_IQ/M_AXIS"
        ]
      },
      "axis_variable_0_m_axis": {
        "interface_ports": [
          "axis_variable_0/m_axis",
          "cic_compiler_0/S_AXIS_CONFIG"
        ]
      },
      "axis_variable_1_m_axis": {
        "interface_ports": [
          "axis_variable_1/m_axis",
          "cic_compiler_1/S_AXIS_CONFIG"
        ]
      },
      "cic_compiler_0_M_AXIS_DATA": {
        "interface_ports": [
          "axis_combiner_0/S00_AXIS",
          "cic_compiler_0/M_AXIS_DATA"
        ]
      },
      "cic_compiler_1_M_AXIS_DATA": {
        "interface_ports": [
          "axis_combiner_0/S01_AXIS",
          "cic_compiler_1/M_AXIS_DATA"
        ]
      },
      "fir_compiler_0_M_AXIS_DATA": {
        "interface_ports": [
          "axis_dwidth_converter_fir_to_IQ/S_AXIS",
          "fir_compiler_0/M_AXIS_DATA"
        ]
      }
    },
    "nets": {
      "D_register_2_dout": {
        "ports": [
          "D_register_2/dout",
          "TXSamplesToRX"
        ]
      },
      "IQ_Modulation_Select_TX_OPENABLE": {
        "ports": [
          "sel",
          "regmux_2_1_0/sel"
        ]
      },
      "Net5": {
        "ports": [
          "clk122",
          "D_register_2/aclk",
          "axis_variable_0/aclk",
          "axis_variable_1/aclk",
          "cvt_offset_binary_0/clk",
          "regmux_2_1_0/aclk",
          "axis_broadcaster_cic_path_split/aclk",
          "axis_combiner_0/aclk",
          "axis_dwidth_converter_0/aclk",
          "axis_dwidth_converter_fir_to_IQ/aclk",
          "cic_compiler_0/aclk",
          "cic_compiler_1/aclk",
          "cmpy_0/aclk",
          "fir_compiler_0/aclk",
          "LFSR_Random_Number_G_0/aclk",
          "mult_gen_0/CLK",
          "axis_constant_0/aclk",
          "dds_compiler_0/aclk"
        ]
      },
      "TXConfig_1": {
        "ports": [
          "TXConfig",
          "xlslice_3/Din"
        ]
      },
      "TXLOTune_1": {
        "ports": [
          "TXLOTune",
          "axis_constant_0/cfg_data"
        ]
      },
      "cmpy_0_m_axis_dout_tdata": {
        "ports": [
          "cmpy_0/m_axis_dout_tdata",
          "xlslice_2/Din"
        ]
      },
      "cvt_offset_binary_0_dout": {
        "ports": [
          "cvt_offset_binary_0/dout",
          "TXDACData"
        ]
      },
      "dds_compiler_0_m_axis_data_tdata": {
        "ports": [
          "dds_compiler_0/m_axis_data_tdata",
          "xlslice_0/Din",
          "cmpy_0/s_axis_b_tdata"
        ]
      },
      "dds_compiler_0_m_axis_data_tvalid": {
        "ports": [
          "dds_compiler_0/m_axis_data_tvalid",
          "cmpy_0/s_axis_b_tvalid"
        ]
      },
      "mult_gen_0_P": {
        "ports": [
          "mult_gen_0/P",
          "D_register_2/din",
          "regmux_2_1_0/din1",
          "xlconcat_0/In1"
        ]
      },
      "regmux_2_1_0_dout": {
        "ports": [
          "regmux_2_1_0/dout",
          "cvt_offset_binary_0/din"
        ]
      },
      "regmux_2_1_1_dout1": {
        "ports": [
          "cic_rate",
          "axis_variable_0/cfg_data",
          "axis_variable_1/cfg_data"
        ]
      },
      "resetn_2": {
        "ports": [
          "resetn1",
          "D_register_2/resetn",
          "axis_variable_0/aresetn",
          "axis_variable_1/aresetn",
          "regmux_2_1_0/resetn",
          "axis_broadcaster_cic_path_split/aresetn",
          "axis_combiner_0/aresetn",
          "axis_dwidth_converter_0/aresetn",
          "axis_dwidth_converter_fir_to_IQ/aresetn",
          "cic_compiler_0/aresetn",
          "cic_compiler_1/aresetn",
          "fir_compiler_0/aresetn",
          "LFSR_Random_Number_G_0/aresetn",
          "dds_compiler_0/aresetn"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "testdata"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "xlconcat_0/In0"
        ]
      },
      "xlconstant_16x0_dout": {
        "ports": [
          "xlconstant_16x0/dout",
          "regmux_2_1_0/din0"
        ]
      },
      "xlslice_2_Dout": {
        "ports": [
          "xlslice_2/Dout",
          "mult_gen_0/A"
        ]
      },
      "xlslice_3_Dout": {
        "ports": [
          "xlslice_3/Dout",
          "mult_gen_0/B"
        ]
      }
    }
  }
}