# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do GroupProject_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Berkin/Desktop/314\ project/GroupProject {C:/Users/Berkin/Desktop/314 project/GroupProject/clockDivider.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clockDivider
# -- Compiling module clockDivider_testbench
# 
# Top level modules:
# 	clockDivider_testbench
# 
vsim work.clockDivider_testbench
# vsim work.clockDivider_testbench 
# Loading work.clockDivider_testbench
# Loading work.clockDivider
add wave -position insertpoint  \
sim:/clockDivider_testbench/clockIn \
sim:/clockDivider_testbench/clockOut
run
run
