<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Robobo: Serial Peripheral Interface</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Robobo
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('a01293.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Serial Peripheral Interface</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00161.html">Spi</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="a00161.html" title="Spi hardware registers. ">Spi</a> hardware registers.  <a href="a00161.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga18e49c9e57711f924dfedfd2f0ed649c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga18e49c9e57711f924dfedfd2f0ed649c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga18e49c9e57711f924dfedfd2f0ed649c">SPI_CR_SPIEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga18e49c9e57711f924dfedfd2f0ed649c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CR) SPI Enable <br /></td></tr>
<tr class="separator:ga18e49c9e57711f924dfedfd2f0ed649c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6033c504d035c6742001457c4af46117"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6033c504d035c6742001457c4af46117"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga6033c504d035c6742001457c4af46117">SPI_CR_SPIDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga6033c504d035c6742001457c4af46117"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CR) SPI Disable <br /></td></tr>
<tr class="separator:ga6033c504d035c6742001457c4af46117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae38a67df1f3efd301c202f553c2731b3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae38a67df1f3efd301c202f553c2731b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#gae38a67df1f3efd301c202f553c2731b3">SPI_CR_SWRST</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:gae38a67df1f3efd301c202f553c2731b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CR) SPI Software Reset <br /></td></tr>
<tr class="separator:gae38a67df1f3efd301c202f553c2731b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee7187afaf8a064de2b4386d5ca386b2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaee7187afaf8a064de2b4386d5ca386b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#gaee7187afaf8a064de2b4386d5ca386b2">SPI_CR_LASTXFER</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:gaee7187afaf8a064de2b4386d5ca386b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CR) Last Transfer <br /></td></tr>
<tr class="separator:gaee7187afaf8a064de2b4386d5ca386b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cb9df56f1ed31b09bb13f2cb667b7b0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6cb9df56f1ed31b09bb13f2cb667b7b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga6cb9df56f1ed31b09bb13f2cb667b7b0">SPI_MR_MSTR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga6cb9df56f1ed31b09bb13f2cb667b7b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_MR) Master/Slave Mode <br /></td></tr>
<tr class="separator:ga6cb9df56f1ed31b09bb13f2cb667b7b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ca9841edc87c230a7133e73225eace4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ca9841edc87c230a7133e73225eace4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga9ca9841edc87c230a7133e73225eace4">SPI_MR_PS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga9ca9841edc87c230a7133e73225eace4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_MR) Peripheral Select <br /></td></tr>
<tr class="separator:ga9ca9841edc87c230a7133e73225eace4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabed13bbc11a6de9dd4973503c65efb1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaabed13bbc11a6de9dd4973503c65efb1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#gaabed13bbc11a6de9dd4973503c65efb1">SPI_MR_PCSDEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gaabed13bbc11a6de9dd4973503c65efb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_MR) Chip Select Decode <br /></td></tr>
<tr class="separator:gaabed13bbc11a6de9dd4973503c65efb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad83d639a5fcafd4e97017d4cc9fb8975"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad83d639a5fcafd4e97017d4cc9fb8975"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#gad83d639a5fcafd4e97017d4cc9fb8975">SPI_MR_MODFDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gad83d639a5fcafd4e97017d4cc9fb8975"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_MR) Mode Fault Detection <br /></td></tr>
<tr class="separator:gad83d639a5fcafd4e97017d4cc9fb8975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab353dbc5ae459b9babad4a2b3cc1be97"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab353dbc5ae459b9babad4a2b3cc1be97"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#gab353dbc5ae459b9babad4a2b3cc1be97">SPI_MR_WDRBT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gab353dbc5ae459b9babad4a2b3cc1be97"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_MR) Wait Data Read Before Transfer <br /></td></tr>
<tr class="separator:gab353dbc5ae459b9babad4a2b3cc1be97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab385ebbd203f156ff46a39ea17755452"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab385ebbd203f156ff46a39ea17755452"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#gab385ebbd203f156ff46a39ea17755452">SPI_MR_LLB</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:gab385ebbd203f156ff46a39ea17755452"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_MR) Local Loopback Enable <br /></td></tr>
<tr class="separator:gab385ebbd203f156ff46a39ea17755452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98bb8412434c4013fe81a209876a936d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga98bb8412434c4013fe81a209876a936d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_MR_PCS_Pos</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga98bb8412434c4013fe81a209876a936d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga204505b639ffd30a0b3fe42cdaf5754c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga204505b639ffd30a0b3fe42cdaf5754c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga204505b639ffd30a0b3fe42cdaf5754c">SPI_MR_PCS_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; SPI_MR_PCS_Pos)</td></tr>
<tr class="memdesc:ga204505b639ffd30a0b3fe42cdaf5754c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_MR) Peripheral Chip Select <br /></td></tr>
<tr class="separator:ga204505b639ffd30a0b3fe42cdaf5754c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c6b524f610c76238ca9e4cb24ccb603"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7c6b524f610c76238ca9e4cb24ccb603"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_MR_PCS</b>(value)&#160;&#160;&#160;((<a class="el" href="a01703.html#ga204505b639ffd30a0b3fe42cdaf5754c">SPI_MR_PCS_Msk</a> &amp; ((value) &lt;&lt; SPI_MR_PCS_Pos)))</td></tr>
<tr class="separator:ga7c6b524f610c76238ca9e4cb24ccb603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf2b423c0da7c1324db52c625d476049"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf2b423c0da7c1324db52c625d476049"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_MR_DLYBCS_Pos</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gabf2b423c0da7c1324db52c625d476049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ba686c6d3aba29bfa363b65ddd16877"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ba686c6d3aba29bfa363b65ddd16877"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga9ba686c6d3aba29bfa363b65ddd16877">SPI_MR_DLYBCS_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; SPI_MR_DLYBCS_Pos)</td></tr>
<tr class="memdesc:ga9ba686c6d3aba29bfa363b65ddd16877"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_MR) Delay Between Chip Selects <br /></td></tr>
<tr class="separator:ga9ba686c6d3aba29bfa363b65ddd16877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga375e18a7ef3cfdfd1bdfafcc3c9235de"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga375e18a7ef3cfdfd1bdfafcc3c9235de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_MR_DLYBCS</b>(value)&#160;&#160;&#160;((<a class="el" href="a01703.html#ga9ba686c6d3aba29bfa363b65ddd16877">SPI_MR_DLYBCS_Msk</a> &amp; ((value) &lt;&lt; SPI_MR_DLYBCS_Pos)))</td></tr>
<tr class="separator:ga375e18a7ef3cfdfd1bdfafcc3c9235de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c3b4a9abdcc8edbd135513a88460bfc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c3b4a9abdcc8edbd135513a88460bfc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_RDR_RD_Pos</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga3c3b4a9abdcc8edbd135513a88460bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e45fbff420a0436869160ea3e96b4b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga09e45fbff420a0436869160ea3e96b4b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga09e45fbff420a0436869160ea3e96b4b">SPI_RDR_RD_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; SPI_RDR_RD_Pos)</td></tr>
<tr class="memdesc:ga09e45fbff420a0436869160ea3e96b4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_RDR) Receive Data <br /></td></tr>
<tr class="separator:ga09e45fbff420a0436869160ea3e96b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a9992a6cca823fbe997b6045451aa6d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6a9992a6cca823fbe997b6045451aa6d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_RDR_PCS_Pos</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga6a9992a6cca823fbe997b6045451aa6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dd5820a581e24546853af787e511dbd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2dd5820a581e24546853af787e511dbd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga2dd5820a581e24546853af787e511dbd">SPI_RDR_PCS_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; SPI_RDR_PCS_Pos)</td></tr>
<tr class="memdesc:ga2dd5820a581e24546853af787e511dbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_RDR) Peripheral Chip Select <br /></td></tr>
<tr class="separator:ga2dd5820a581e24546853af787e511dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b2a421f5088b3753b4a067fdd96e9c9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9b2a421f5088b3753b4a067fdd96e9c9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_TDR_TD_Pos</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga9b2a421f5088b3753b4a067fdd96e9c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbaac983bfec5d0d9a48192c549e2581"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabbaac983bfec5d0d9a48192c549e2581"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#gabbaac983bfec5d0d9a48192c549e2581">SPI_TDR_TD_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; SPI_TDR_TD_Pos)</td></tr>
<tr class="memdesc:gabbaac983bfec5d0d9a48192c549e2581"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_TDR) Transmit Data <br /></td></tr>
<tr class="separator:gabbaac983bfec5d0d9a48192c549e2581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ce99dec36e2a21756edb67f34ce7884"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6ce99dec36e2a21756edb67f34ce7884"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_TDR_TD</b>(value)&#160;&#160;&#160;((<a class="el" href="a01703.html#gabbaac983bfec5d0d9a48192c549e2581">SPI_TDR_TD_Msk</a> &amp; ((value) &lt;&lt; SPI_TDR_TD_Pos)))</td></tr>
<tr class="separator:ga6ce99dec36e2a21756edb67f34ce7884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73461db4882d2fc9f46965ca39cfa5db"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga73461db4882d2fc9f46965ca39cfa5db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_TDR_PCS_Pos</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga73461db4882d2fc9f46965ca39cfa5db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b195ce01bdd06c5f0eb6c892108f1fc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0b195ce01bdd06c5f0eb6c892108f1fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga0b195ce01bdd06c5f0eb6c892108f1fc">SPI_TDR_PCS_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; SPI_TDR_PCS_Pos)</td></tr>
<tr class="memdesc:ga0b195ce01bdd06c5f0eb6c892108f1fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_TDR) Peripheral Chip Select <br /></td></tr>
<tr class="separator:ga0b195ce01bdd06c5f0eb6c892108f1fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe73c458c7378a83a85454f37e62030c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe73c458c7378a83a85454f37e62030c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_TDR_PCS</b>(value)&#160;&#160;&#160;((<a class="el" href="a01703.html#ga0b195ce01bdd06c5f0eb6c892108f1fc">SPI_TDR_PCS_Msk</a> &amp; ((value) &lt;&lt; SPI_TDR_PCS_Pos)))</td></tr>
<tr class="separator:gabe73c458c7378a83a85454f37e62030c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cafe9086ebb0a0b39ada838a98528bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6cafe9086ebb0a0b39ada838a98528bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga6cafe9086ebb0a0b39ada838a98528bc">SPI_TDR_LASTXFER</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ga6cafe9086ebb0a0b39ada838a98528bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_TDR) Last Transfer <br /></td></tr>
<tr class="separator:ga6cafe9086ebb0a0b39ada838a98528bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1016447bf7e9804ded0679d3acceb6c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab1016447bf7e9804ded0679d3acceb6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#gab1016447bf7e9804ded0679d3acceb6c">SPI_SR_RDRF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gab1016447bf7e9804ded0679d3acceb6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_SR) Receive Data Register Full <br /></td></tr>
<tr class="separator:gab1016447bf7e9804ded0679d3acceb6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83c040f5551321ce4d005ed71ae179ad"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga83c040f5551321ce4d005ed71ae179ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga83c040f5551321ce4d005ed71ae179ad">SPI_SR_TDRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga83c040f5551321ce4d005ed71ae179ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_SR) Transmit Data Register Empty <br /></td></tr>
<tr class="separator:ga83c040f5551321ce4d005ed71ae179ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa043349833dc7b8138969c64f63adf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabaa043349833dc7b8138969c64f63adf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#gabaa043349833dc7b8138969c64f63adf">SPI_SR_MODF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gabaa043349833dc7b8138969c64f63adf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_SR) Mode Fault Error <br /></td></tr>
<tr class="separator:gabaa043349833dc7b8138969c64f63adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf26d14d58b00dde1fc4e9b6ee306f187"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf26d14d58b00dde1fc4e9b6ee306f187"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#gaf26d14d58b00dde1fc4e9b6ee306f187">SPI_SR_OVRES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gaf26d14d58b00dde1fc4e9b6ee306f187"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_SR) Overrun Error Status <br /></td></tr>
<tr class="separator:gaf26d14d58b00dde1fc4e9b6ee306f187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga654770e2c8330c34744aad2b68505bf6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga654770e2c8330c34744aad2b68505bf6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga654770e2c8330c34744aad2b68505bf6">SPI_SR_ENDRX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga654770e2c8330c34744aad2b68505bf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_SR) End of RX buffer <br /></td></tr>
<tr class="separator:ga654770e2c8330c34744aad2b68505bf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafee547f32746973fe83150582a870de0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafee547f32746973fe83150582a870de0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#gafee547f32746973fe83150582a870de0">SPI_SR_ENDTX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gafee547f32746973fe83150582a870de0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_SR) End of TX buffer <br /></td></tr>
<tr class="separator:gafee547f32746973fe83150582a870de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga098a999b437e681d5919676946acf133"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga098a999b437e681d5919676946acf133"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga098a999b437e681d5919676946acf133">SPI_SR_RXBUFF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga098a999b437e681d5919676946acf133"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_SR) RX Buffer Full <br /></td></tr>
<tr class="separator:ga098a999b437e681d5919676946acf133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1a67d37dd28c3cae3c9e7b1802a3914"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab1a67d37dd28c3cae3c9e7b1802a3914"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#gab1a67d37dd28c3cae3c9e7b1802a3914">SPI_SR_TXBUFE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:gab1a67d37dd28c3cae3c9e7b1802a3914"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_SR) TX Buffer Empty <br /></td></tr>
<tr class="separator:gab1a67d37dd28c3cae3c9e7b1802a3914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeda016ebc9ea6b515755cd56e78a8fe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabeda016ebc9ea6b515755cd56e78a8fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#gabeda016ebc9ea6b515755cd56e78a8fe">SPI_SR_NSSR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:gabeda016ebc9ea6b515755cd56e78a8fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_SR) NSS Rising <br /></td></tr>
<tr class="separator:gabeda016ebc9ea6b515755cd56e78a8fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84407cd4d97c87ff79ddf135427ecfe4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga84407cd4d97c87ff79ddf135427ecfe4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga84407cd4d97c87ff79ddf135427ecfe4">SPI_SR_TXEMPTY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga84407cd4d97c87ff79ddf135427ecfe4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_SR) Transmission Registers Empty <br /></td></tr>
<tr class="separator:ga84407cd4d97c87ff79ddf135427ecfe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa676bbaa36a74be559ee6a5d46eaa9d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaa676bbaa36a74be559ee6a5d46eaa9d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#gaaa676bbaa36a74be559ee6a5d46eaa9d">SPI_SR_UNDES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:gaaa676bbaa36a74be559ee6a5d46eaa9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_SR) Underrun Error Status (Slave Mode Only) <br /></td></tr>
<tr class="separator:gaaa676bbaa36a74be559ee6a5d46eaa9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7580fa93c7e03c5bb5538abc0dfc152"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae7580fa93c7e03c5bb5538abc0dfc152"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#gae7580fa93c7e03c5bb5538abc0dfc152">SPI_SR_SPIENS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gae7580fa93c7e03c5bb5538abc0dfc152"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_SR) SPI Enable Status <br /></td></tr>
<tr class="separator:gae7580fa93c7e03c5bb5538abc0dfc152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1105f94156b60c5ee82de84925b30178"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1105f94156b60c5ee82de84925b30178"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga1105f94156b60c5ee82de84925b30178">SPI_IER_RDRF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga1105f94156b60c5ee82de84925b30178"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IER) Receive Data Register Full Interrupt Enable <br /></td></tr>
<tr class="separator:ga1105f94156b60c5ee82de84925b30178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04e042ee66fcf2a93c27921abca640e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga04e042ee66fcf2a93c27921abca640e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga04e042ee66fcf2a93c27921abca640e4">SPI_IER_TDRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga04e042ee66fcf2a93c27921abca640e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IER) SPI Transmit Data Register Empty Interrupt Enable <br /></td></tr>
<tr class="separator:ga04e042ee66fcf2a93c27921abca640e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga052ed154bfbc9fa3aa97e3a3aa619687"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga052ed154bfbc9fa3aa97e3a3aa619687"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga052ed154bfbc9fa3aa97e3a3aa619687">SPI_IER_MODF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga052ed154bfbc9fa3aa97e3a3aa619687"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IER) Mode Fault Error Interrupt Enable <br /></td></tr>
<tr class="separator:ga052ed154bfbc9fa3aa97e3a3aa619687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34a22f2529e88361ef639e93eb318659"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga34a22f2529e88361ef639e93eb318659"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga34a22f2529e88361ef639e93eb318659">SPI_IER_OVRES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga34a22f2529e88361ef639e93eb318659"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IER) Overrun Error Interrupt Enable <br /></td></tr>
<tr class="separator:ga34a22f2529e88361ef639e93eb318659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a2f128d82daf1e1c65cd0fbf23988f7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4a2f128d82daf1e1c65cd0fbf23988f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga4a2f128d82daf1e1c65cd0fbf23988f7">SPI_IER_ENDRX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga4a2f128d82daf1e1c65cd0fbf23988f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IER) End of Receive Buffer Interrupt Enable <br /></td></tr>
<tr class="separator:ga4a2f128d82daf1e1c65cd0fbf23988f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffdb41307e92eddbed4e3a7a3821b1ff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaffdb41307e92eddbed4e3a7a3821b1ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#gaffdb41307e92eddbed4e3a7a3821b1ff">SPI_IER_ENDTX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gaffdb41307e92eddbed4e3a7a3821b1ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IER) End of Transmit Buffer Interrupt Enable <br /></td></tr>
<tr class="separator:gaffdb41307e92eddbed4e3a7a3821b1ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a1704244b25cb096f78285a3db5d03f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2a1704244b25cb096f78285a3db5d03f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga2a1704244b25cb096f78285a3db5d03f">SPI_IER_RXBUFF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga2a1704244b25cb096f78285a3db5d03f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IER) Receive Buffer Full Interrupt Enable <br /></td></tr>
<tr class="separator:ga2a1704244b25cb096f78285a3db5d03f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9094778f4b2bc2f5f4987bba9d8a290"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad9094778f4b2bc2f5f4987bba9d8a290"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#gad9094778f4b2bc2f5f4987bba9d8a290">SPI_IER_TXBUFE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:gad9094778f4b2bc2f5f4987bba9d8a290"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IER) Transmit Buffer Empty Interrupt Enable <br /></td></tr>
<tr class="separator:gad9094778f4b2bc2f5f4987bba9d8a290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccb704204fcb7d07ca807b608c3e19ca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaccb704204fcb7d07ca807b608c3e19ca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#gaccb704204fcb7d07ca807b608c3e19ca">SPI_IER_NSSR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:gaccb704204fcb7d07ca807b608c3e19ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IER) NSS Rising Interrupt Enable <br /></td></tr>
<tr class="separator:gaccb704204fcb7d07ca807b608c3e19ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0113a457347e793c91055a4edb98e5a3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0113a457347e793c91055a4edb98e5a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga0113a457347e793c91055a4edb98e5a3">SPI_IER_TXEMPTY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga0113a457347e793c91055a4edb98e5a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IER) Transmission Registers Empty Enable <br /></td></tr>
<tr class="separator:ga0113a457347e793c91055a4edb98e5a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ff8797fb0a9d82230514cd9d5caac59"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1ff8797fb0a9d82230514cd9d5caac59"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga1ff8797fb0a9d82230514cd9d5caac59">SPI_IER_UNDES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga1ff8797fb0a9d82230514cd9d5caac59"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IER) Underrun Error Interrupt Enable <br /></td></tr>
<tr class="separator:ga1ff8797fb0a9d82230514cd9d5caac59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdb3e78af146a108e460424053a9db92"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabdb3e78af146a108e460424053a9db92"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#gabdb3e78af146a108e460424053a9db92">SPI_IDR_RDRF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gabdb3e78af146a108e460424053a9db92"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IDR) Receive Data Register Full Interrupt Disable <br /></td></tr>
<tr class="separator:gabdb3e78af146a108e460424053a9db92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87757165dbe02f10c128f465eec220ba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga87757165dbe02f10c128f465eec220ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga87757165dbe02f10c128f465eec220ba">SPI_IDR_TDRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga87757165dbe02f10c128f465eec220ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IDR) SPI Transmit Data Register Empty Interrupt Disable <br /></td></tr>
<tr class="separator:ga87757165dbe02f10c128f465eec220ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30165a04bb5f28d0b4868be8474acf1c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga30165a04bb5f28d0b4868be8474acf1c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga30165a04bb5f28d0b4868be8474acf1c">SPI_IDR_MODF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga30165a04bb5f28d0b4868be8474acf1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IDR) Mode Fault Error Interrupt Disable <br /></td></tr>
<tr class="separator:ga30165a04bb5f28d0b4868be8474acf1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d169c1bd619fe85b3387b374f580b09"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2d169c1bd619fe85b3387b374f580b09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga2d169c1bd619fe85b3387b374f580b09">SPI_IDR_OVRES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga2d169c1bd619fe85b3387b374f580b09"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IDR) Overrun Error Interrupt Disable <br /></td></tr>
<tr class="separator:ga2d169c1bd619fe85b3387b374f580b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d70033502968ce022e6da4d7a4e41cf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7d70033502968ce022e6da4d7a4e41cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga7d70033502968ce022e6da4d7a4e41cf">SPI_IDR_ENDRX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga7d70033502968ce022e6da4d7a4e41cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IDR) End of Receive Buffer Interrupt Disable <br /></td></tr>
<tr class="separator:ga7d70033502968ce022e6da4d7a4e41cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16af462d25e294782a53842df3577e89"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga16af462d25e294782a53842df3577e89"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga16af462d25e294782a53842df3577e89">SPI_IDR_ENDTX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga16af462d25e294782a53842df3577e89"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IDR) End of Transmit Buffer Interrupt Disable <br /></td></tr>
<tr class="separator:ga16af462d25e294782a53842df3577e89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98f603f7f6a65fc65bdd86331bc69af0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga98f603f7f6a65fc65bdd86331bc69af0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga98f603f7f6a65fc65bdd86331bc69af0">SPI_IDR_RXBUFF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga98f603f7f6a65fc65bdd86331bc69af0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IDR) Receive Buffer Full Interrupt Disable <br /></td></tr>
<tr class="separator:ga98f603f7f6a65fc65bdd86331bc69af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1946e479b597da2207871e6e99a571ed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1946e479b597da2207871e6e99a571ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga1946e479b597da2207871e6e99a571ed">SPI_IDR_TXBUFE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga1946e479b597da2207871e6e99a571ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IDR) Transmit Buffer Empty Interrupt Disable <br /></td></tr>
<tr class="separator:ga1946e479b597da2207871e6e99a571ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga728d5a8cad7c29250360f0157b5e8f79"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga728d5a8cad7c29250360f0157b5e8f79"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga728d5a8cad7c29250360f0157b5e8f79">SPI_IDR_NSSR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga728d5a8cad7c29250360f0157b5e8f79"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IDR) NSS Rising Interrupt Disable <br /></td></tr>
<tr class="separator:ga728d5a8cad7c29250360f0157b5e8f79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddf4b26c2541629e1997132e50178b4f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaddf4b26c2541629e1997132e50178b4f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#gaddf4b26c2541629e1997132e50178b4f">SPI_IDR_TXEMPTY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:gaddf4b26c2541629e1997132e50178b4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IDR) Transmission Registers Empty Disable <br /></td></tr>
<tr class="separator:gaddf4b26c2541629e1997132e50178b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga795088b6ea6b89af56c9d5bd3bba66cb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga795088b6ea6b89af56c9d5bd3bba66cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga795088b6ea6b89af56c9d5bd3bba66cb">SPI_IDR_UNDES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga795088b6ea6b89af56c9d5bd3bba66cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IDR) Underrun Error Interrupt Disable <br /></td></tr>
<tr class="separator:ga795088b6ea6b89af56c9d5bd3bba66cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacba1530f6c28a001ec4c36c25d391cdf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacba1530f6c28a001ec4c36c25d391cdf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#gacba1530f6c28a001ec4c36c25d391cdf">SPI_IMR_RDRF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gacba1530f6c28a001ec4c36c25d391cdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IMR) Receive Data Register Full Interrupt Mask <br /></td></tr>
<tr class="separator:gacba1530f6c28a001ec4c36c25d391cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ae4f282e180509cbb5e8b19598243b9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1ae4f282e180509cbb5e8b19598243b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga1ae4f282e180509cbb5e8b19598243b9">SPI_IMR_TDRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga1ae4f282e180509cbb5e8b19598243b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IMR) SPI Transmit Data Register Empty Interrupt Mask <br /></td></tr>
<tr class="separator:ga1ae4f282e180509cbb5e8b19598243b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a2186d7a3469d20ed526dd3678bcbf2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8a2186d7a3469d20ed526dd3678bcbf2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga8a2186d7a3469d20ed526dd3678bcbf2">SPI_IMR_MODF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga8a2186d7a3469d20ed526dd3678bcbf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IMR) Mode Fault Error Interrupt Mask <br /></td></tr>
<tr class="separator:ga8a2186d7a3469d20ed526dd3678bcbf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac07260e5ce36c6a0b6911ffe0a8b0a63"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac07260e5ce36c6a0b6911ffe0a8b0a63"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#gac07260e5ce36c6a0b6911ffe0a8b0a63">SPI_IMR_OVRES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gac07260e5ce36c6a0b6911ffe0a8b0a63"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IMR) Overrun Error Interrupt Mask <br /></td></tr>
<tr class="separator:gac07260e5ce36c6a0b6911ffe0a8b0a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga028366ccea4bbf9b6bf817fc5c91fd67"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga028366ccea4bbf9b6bf817fc5c91fd67"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga028366ccea4bbf9b6bf817fc5c91fd67">SPI_IMR_ENDRX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga028366ccea4bbf9b6bf817fc5c91fd67"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IMR) End of Receive Buffer Interrupt Mask <br /></td></tr>
<tr class="separator:ga028366ccea4bbf9b6bf817fc5c91fd67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29a6b350d6fe16cbc2f0ee3017aed951"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga29a6b350d6fe16cbc2f0ee3017aed951"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga29a6b350d6fe16cbc2f0ee3017aed951">SPI_IMR_ENDTX</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga29a6b350d6fe16cbc2f0ee3017aed951"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IMR) End of Transmit Buffer Interrupt Mask <br /></td></tr>
<tr class="separator:ga29a6b350d6fe16cbc2f0ee3017aed951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31e1ab447e1c747e821ecc60906825b1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga31e1ab447e1c747e821ecc60906825b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga31e1ab447e1c747e821ecc60906825b1">SPI_IMR_RXBUFF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga31e1ab447e1c747e821ecc60906825b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IMR) Receive Buffer Full Interrupt Mask <br /></td></tr>
<tr class="separator:ga31e1ab447e1c747e821ecc60906825b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacba0b97a51e66dc1d7c2036d12d8a6d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacba0b97a51e66dc1d7c2036d12d8a6d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#gacba0b97a51e66dc1d7c2036d12d8a6d6">SPI_IMR_TXBUFE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:gacba0b97a51e66dc1d7c2036d12d8a6d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IMR) Transmit Buffer Empty Interrupt Mask <br /></td></tr>
<tr class="separator:gacba0b97a51e66dc1d7c2036d12d8a6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19e20161f498a459839b5b2b1e45be4b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga19e20161f498a459839b5b2b1e45be4b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga19e20161f498a459839b5b2b1e45be4b">SPI_IMR_NSSR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga19e20161f498a459839b5b2b1e45be4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IMR) NSS Rising Interrupt Mask <br /></td></tr>
<tr class="separator:ga19e20161f498a459839b5b2b1e45be4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4614e5714a116d626d45bb98fabac74"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad4614e5714a116d626d45bb98fabac74"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#gad4614e5714a116d626d45bb98fabac74">SPI_IMR_TXEMPTY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:gad4614e5714a116d626d45bb98fabac74"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IMR) Transmission Registers Empty Mask <br /></td></tr>
<tr class="separator:gad4614e5714a116d626d45bb98fabac74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b17e314a7181955c68b713a74d2a386"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4b17e314a7181955c68b713a74d2a386"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga4b17e314a7181955c68b713a74d2a386">SPI_IMR_UNDES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga4b17e314a7181955c68b713a74d2a386"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IMR) Underrun Error Interrupt Mask <br /></td></tr>
<tr class="separator:ga4b17e314a7181955c68b713a74d2a386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa32540a52ce9bec344c733e63578c1e5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa32540a52ce9bec344c733e63578c1e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#gaa32540a52ce9bec344c733e63578c1e5">SPI_CSR_CPOL</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaa32540a52ce9bec344c733e63578c1e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[4]) Clock Polarity <br /></td></tr>
<tr class="separator:gaa32540a52ce9bec344c733e63578c1e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1ac2d1468b0bcaf5699b4f7ca338278"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab1ac2d1468b0bcaf5699b4f7ca338278"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#gab1ac2d1468b0bcaf5699b4f7ca338278">SPI_CSR_NCPHA</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:gab1ac2d1468b0bcaf5699b4f7ca338278"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[4]) Clock Phase <br /></td></tr>
<tr class="separator:gab1ac2d1468b0bcaf5699b4f7ca338278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf55a6eabcdcc72e93d8316de76e22f0f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf55a6eabcdcc72e93d8316de76e22f0f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#gaf55a6eabcdcc72e93d8316de76e22f0f">SPI_CSR_CSNAAT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gaf55a6eabcdcc72e93d8316de76e22f0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[4]) Chip Select Not Active After Transfer (Ignored if CSAAT = 1) <br /></td></tr>
<tr class="separator:gaf55a6eabcdcc72e93d8316de76e22f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa80e81d8dc4efe289e56e31f04896bb1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa80e81d8dc4efe289e56e31f04896bb1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#gaa80e81d8dc4efe289e56e31f04896bb1">SPI_CSR_CSAAT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gaa80e81d8dc4efe289e56e31f04896bb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[4]) Chip Select Not Active After Transfer (Ignored if CSAAT = 1) <br /></td></tr>
<tr class="separator:gaa80e81d8dc4efe289e56e31f04896bb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga258e39598582afc45f14b9ef8cdf42fe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga258e39598582afc45f14b9ef8cdf42fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CSR_BITS_Pos</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga258e39598582afc45f14b9ef8cdf42fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f4c680f57d1ded5c34993cffc91bd94"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9f4c680f57d1ded5c34993cffc91bd94"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga9f4c680f57d1ded5c34993cffc91bd94">SPI_CSR_BITS_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; SPI_CSR_BITS_Pos)</td></tr>
<tr class="memdesc:ga9f4c680f57d1ded5c34993cffc91bd94"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[4]) Bits Per Transfer <br /></td></tr>
<tr class="separator:ga9f4c680f57d1ded5c34993cffc91bd94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8549c361b375d157602dee315513c150"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8549c361b375d157602dee315513c150"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga8549c361b375d157602dee315513c150">SPI_CSR_BITS_8_BIT</a>&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga8549c361b375d157602dee315513c150"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[4]) 8 bits for transfer <br /></td></tr>
<tr class="separator:ga8549c361b375d157602dee315513c150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab02437662c1d559ea485ac7d39e88dba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab02437662c1d559ea485ac7d39e88dba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#gab02437662c1d559ea485ac7d39e88dba">SPI_CSR_BITS_9_BIT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gab02437662c1d559ea485ac7d39e88dba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[4]) 9 bits for transfer <br /></td></tr>
<tr class="separator:gab02437662c1d559ea485ac7d39e88dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fc81b52de5354cd3b92615ad1b55496"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6fc81b52de5354cd3b92615ad1b55496"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga6fc81b52de5354cd3b92615ad1b55496">SPI_CSR_BITS_10_BIT</a>&#160;&#160;&#160;(0x2u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga6fc81b52de5354cd3b92615ad1b55496"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[4]) 10 bits for transfer <br /></td></tr>
<tr class="separator:ga6fc81b52de5354cd3b92615ad1b55496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cb17f459512707bd7d1dd718a3abe6e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0cb17f459512707bd7d1dd718a3abe6e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga0cb17f459512707bd7d1dd718a3abe6e">SPI_CSR_BITS_11_BIT</a>&#160;&#160;&#160;(0x3u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga0cb17f459512707bd7d1dd718a3abe6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[4]) 11 bits for transfer <br /></td></tr>
<tr class="separator:ga0cb17f459512707bd7d1dd718a3abe6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d7b32df6f855f2dddf62b27a61c167f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4d7b32df6f855f2dddf62b27a61c167f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga4d7b32df6f855f2dddf62b27a61c167f">SPI_CSR_BITS_12_BIT</a>&#160;&#160;&#160;(0x4u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga4d7b32df6f855f2dddf62b27a61c167f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[4]) 12 bits for transfer <br /></td></tr>
<tr class="separator:ga4d7b32df6f855f2dddf62b27a61c167f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73c6f8ce576ea59ae84a0745bde2fcf9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga73c6f8ce576ea59ae84a0745bde2fcf9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga73c6f8ce576ea59ae84a0745bde2fcf9">SPI_CSR_BITS_13_BIT</a>&#160;&#160;&#160;(0x5u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga73c6f8ce576ea59ae84a0745bde2fcf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[4]) 13 bits for transfer <br /></td></tr>
<tr class="separator:ga73c6f8ce576ea59ae84a0745bde2fcf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f50944da65963d4e710e798eb1b4ffb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9f50944da65963d4e710e798eb1b4ffb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga9f50944da65963d4e710e798eb1b4ffb">SPI_CSR_BITS_14_BIT</a>&#160;&#160;&#160;(0x6u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga9f50944da65963d4e710e798eb1b4ffb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[4]) 14 bits for transfer <br /></td></tr>
<tr class="separator:ga9f50944da65963d4e710e798eb1b4ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga421d68bc73d5065443e29cdd9f3fc2d8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga421d68bc73d5065443e29cdd9f3fc2d8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga421d68bc73d5065443e29cdd9f3fc2d8">SPI_CSR_BITS_15_BIT</a>&#160;&#160;&#160;(0x7u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga421d68bc73d5065443e29cdd9f3fc2d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[4]) 15 bits for transfer <br /></td></tr>
<tr class="separator:ga421d68bc73d5065443e29cdd9f3fc2d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04ecfd6c12d345ef631c6e8cfc29df6c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga04ecfd6c12d345ef631c6e8cfc29df6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga04ecfd6c12d345ef631c6e8cfc29df6c">SPI_CSR_BITS_16_BIT</a>&#160;&#160;&#160;(0x8u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga04ecfd6c12d345ef631c6e8cfc29df6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[4]) 16 bits for transfer <br /></td></tr>
<tr class="separator:ga04ecfd6c12d345ef631c6e8cfc29df6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6ae17c888b48816bf0e11a161d8ac71"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae6ae17c888b48816bf0e11a161d8ac71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CSR_SCBR_Pos</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gae6ae17c888b48816bf0e11a161d8ac71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f43c4d328adbac6ce40e5cfbf489c3d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2f43c4d328adbac6ce40e5cfbf489c3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga2f43c4d328adbac6ce40e5cfbf489c3d">SPI_CSR_SCBR_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; SPI_CSR_SCBR_Pos)</td></tr>
<tr class="memdesc:ga2f43c4d328adbac6ce40e5cfbf489c3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[4]) Serial Clock Baud Rate <br /></td></tr>
<tr class="separator:ga2f43c4d328adbac6ce40e5cfbf489c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79a3b403edc0716791844ff68b28f345"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga79a3b403edc0716791844ff68b28f345"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CSR_SCBR</b>(value)&#160;&#160;&#160;((<a class="el" href="a01703.html#ga2f43c4d328adbac6ce40e5cfbf489c3d">SPI_CSR_SCBR_Msk</a> &amp; ((value) &lt;&lt; SPI_CSR_SCBR_Pos)))</td></tr>
<tr class="separator:ga79a3b403edc0716791844ff68b28f345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e819d6b871a3792ec34ccb65bc0d408"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6e819d6b871a3792ec34ccb65bc0d408"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CSR_DLYBS_Pos</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga6e819d6b871a3792ec34ccb65bc0d408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa09d39f94f35fb03298dc0fd811d86b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa09d39f94f35fb03298dc0fd811d86b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#gaa09d39f94f35fb03298dc0fd811d86b5">SPI_CSR_DLYBS_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; SPI_CSR_DLYBS_Pos)</td></tr>
<tr class="memdesc:gaa09d39f94f35fb03298dc0fd811d86b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[4]) Delay Before SPCK <br /></td></tr>
<tr class="separator:gaa09d39f94f35fb03298dc0fd811d86b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3941994b67e6d6f31e1bf2c5be54a20a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3941994b67e6d6f31e1bf2c5be54a20a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CSR_DLYBS</b>(value)&#160;&#160;&#160;((<a class="el" href="a01703.html#gaa09d39f94f35fb03298dc0fd811d86b5">SPI_CSR_DLYBS_Msk</a> &amp; ((value) &lt;&lt; SPI_CSR_DLYBS_Pos)))</td></tr>
<tr class="separator:ga3941994b67e6d6f31e1bf2c5be54a20a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae954fb84cf6a98ba767786c6bf99b8ea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae954fb84cf6a98ba767786c6bf99b8ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CSR_DLYBCT_Pos</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gae954fb84cf6a98ba767786c6bf99b8ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfa9a89f587873cca6797fb1a3a1f76d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacfa9a89f587873cca6797fb1a3a1f76d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#gacfa9a89f587873cca6797fb1a3a1f76d">SPI_CSR_DLYBCT_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; SPI_CSR_DLYBCT_Pos)</td></tr>
<tr class="memdesc:gacfa9a89f587873cca6797fb1a3a1f76d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[4]) Delay Between Consecutive Transfers <br /></td></tr>
<tr class="separator:gacfa9a89f587873cca6797fb1a3a1f76d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83472baced06540c97a84138c4e0921c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga83472baced06540c97a84138c4e0921c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CSR_DLYBCT</b>(value)&#160;&#160;&#160;((<a class="el" href="a01703.html#gacfa9a89f587873cca6797fb1a3a1f76d">SPI_CSR_DLYBCT_Msk</a> &amp; ((value) &lt;&lt; SPI_CSR_DLYBCT_Pos)))</td></tr>
<tr class="separator:ga83472baced06540c97a84138c4e0921c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabac843beb0be37bdb38953c1180c7761"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabac843beb0be37bdb38953c1180c7761"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#gabac843beb0be37bdb38953c1180c7761">SPI_WPMR_WPEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gabac843beb0be37bdb38953c1180c7761"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_WPMR) Write Protection Enable <br /></td></tr>
<tr class="separator:gabac843beb0be37bdb38953c1180c7761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga554eabdaa35d2efa16e3b68128386a2c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga554eabdaa35d2efa16e3b68128386a2c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_WPMR_WPKEY_Pos</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga554eabdaa35d2efa16e3b68128386a2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7254c94ec647be0fb21569bd816dff76"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7254c94ec647be0fb21569bd816dff76"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga7254c94ec647be0fb21569bd816dff76">SPI_WPMR_WPKEY_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; SPI_WPMR_WPKEY_Pos)</td></tr>
<tr class="memdesc:ga7254c94ec647be0fb21569bd816dff76"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_WPMR) Write Protection Key Password <br /></td></tr>
<tr class="separator:ga7254c94ec647be0fb21569bd816dff76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ff5b005cf613283c146a3d682a80c4b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7ff5b005cf613283c146a3d682a80c4b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_WPMR_WPKEY</b>(value)&#160;&#160;&#160;((<a class="el" href="a01703.html#ga7254c94ec647be0fb21569bd816dff76">SPI_WPMR_WPKEY_Msk</a> &amp; ((value) &lt;&lt; SPI_WPMR_WPKEY_Pos)))</td></tr>
<tr class="separator:ga7ff5b005cf613283c146a3d682a80c4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fdfc086344d7f94c78b3411f9300ff6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2fdfc086344d7f94c78b3411f9300ff6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga2fdfc086344d7f94c78b3411f9300ff6">SPI_WPSR_WPVS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga2fdfc086344d7f94c78b3411f9300ff6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_WPSR) Write Protection Violation Status <br /></td></tr>
<tr class="separator:ga2fdfc086344d7f94c78b3411f9300ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5938ab029cbff7d33f85030efee59a1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab5938ab029cbff7d33f85030efee59a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_WPSR_WPVSRC_Pos</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gab5938ab029cbff7d33f85030efee59a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85243137e58ab2f2dfe757f0d5847744"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga85243137e58ab2f2dfe757f0d5847744"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga85243137e58ab2f2dfe757f0d5847744">SPI_WPSR_WPVSRC_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; SPI_WPSR_WPVSRC_Pos)</td></tr>
<tr class="memdesc:ga85243137e58ab2f2dfe757f0d5847744"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_WPSR) Write Protection Violation Source <br /></td></tr>
<tr class="separator:ga85243137e58ab2f2dfe757f0d5847744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0417d1b3c85cad94dbcd1d0124418750"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0417d1b3c85cad94dbcd1d0124418750"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_RPR_RXPTR_Pos</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga0417d1b3c85cad94dbcd1d0124418750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga898c9e97c619104423090925b1914b94"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga898c9e97c619104423090925b1914b94"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga898c9e97c619104423090925b1914b94">SPI_RPR_RXPTR_Msk</a>&#160;&#160;&#160;(0xffffffffu &lt;&lt; SPI_RPR_RXPTR_Pos)</td></tr>
<tr class="memdesc:ga898c9e97c619104423090925b1914b94"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_RPR) Receive Pointer Register <br /></td></tr>
<tr class="separator:ga898c9e97c619104423090925b1914b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97db03dfac83755cf20c2bf3c2aa4a28"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga97db03dfac83755cf20c2bf3c2aa4a28"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_RPR_RXPTR</b>(value)&#160;&#160;&#160;((<a class="el" href="a01703.html#ga898c9e97c619104423090925b1914b94">SPI_RPR_RXPTR_Msk</a> &amp; ((value) &lt;&lt; SPI_RPR_RXPTR_Pos)))</td></tr>
<tr class="separator:ga97db03dfac83755cf20c2bf3c2aa4a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a16c801473e03d0069eef61bfacdeb4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9a16c801473e03d0069eef61bfacdeb4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_RCR_RXCTR_Pos</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga9a16c801473e03d0069eef61bfacdeb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03e600a313aaa011d47c654629ca1cd5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga03e600a313aaa011d47c654629ca1cd5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga03e600a313aaa011d47c654629ca1cd5">SPI_RCR_RXCTR_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; SPI_RCR_RXCTR_Pos)</td></tr>
<tr class="memdesc:ga03e600a313aaa011d47c654629ca1cd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_RCR) Receive Counter Register <br /></td></tr>
<tr class="separator:ga03e600a313aaa011d47c654629ca1cd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0521de2d21e13c24fc163d02395d5041"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0521de2d21e13c24fc163d02395d5041"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_RCR_RXCTR</b>(value)&#160;&#160;&#160;((<a class="el" href="a01703.html#ga03e600a313aaa011d47c654629ca1cd5">SPI_RCR_RXCTR_Msk</a> &amp; ((value) &lt;&lt; SPI_RCR_RXCTR_Pos)))</td></tr>
<tr class="separator:ga0521de2d21e13c24fc163d02395d5041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87f18d0a32e886e21819df80ec6f7c30"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga87f18d0a32e886e21819df80ec6f7c30"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_TPR_TXPTR_Pos</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga87f18d0a32e886e21819df80ec6f7c30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4363ad22abbafb00d68dc1f29bf5356c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4363ad22abbafb00d68dc1f29bf5356c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga4363ad22abbafb00d68dc1f29bf5356c">SPI_TPR_TXPTR_Msk</a>&#160;&#160;&#160;(0xffffffffu &lt;&lt; SPI_TPR_TXPTR_Pos)</td></tr>
<tr class="memdesc:ga4363ad22abbafb00d68dc1f29bf5356c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_TPR) Transmit Counter Register <br /></td></tr>
<tr class="separator:ga4363ad22abbafb00d68dc1f29bf5356c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga299c34344f9ffd16fe8b8322aeaf7067"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga299c34344f9ffd16fe8b8322aeaf7067"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_TPR_TXPTR</b>(value)&#160;&#160;&#160;((<a class="el" href="a01703.html#ga4363ad22abbafb00d68dc1f29bf5356c">SPI_TPR_TXPTR_Msk</a> &amp; ((value) &lt;&lt; SPI_TPR_TXPTR_Pos)))</td></tr>
<tr class="separator:ga299c34344f9ffd16fe8b8322aeaf7067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga246fcaa1ece7a7bf30c6c97a49032284"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga246fcaa1ece7a7bf30c6c97a49032284"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_TCR_TXCTR_Pos</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga246fcaa1ece7a7bf30c6c97a49032284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac33fbab0069d07ea5afebffee150877d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac33fbab0069d07ea5afebffee150877d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#gac33fbab0069d07ea5afebffee150877d">SPI_TCR_TXCTR_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; SPI_TCR_TXCTR_Pos)</td></tr>
<tr class="memdesc:gac33fbab0069d07ea5afebffee150877d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_TCR) Transmit Counter Register <br /></td></tr>
<tr class="separator:gac33fbab0069d07ea5afebffee150877d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dfb89e26d5c35d10118ee4963a5089e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9dfb89e26d5c35d10118ee4963a5089e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_TCR_TXCTR</b>(value)&#160;&#160;&#160;((<a class="el" href="a01703.html#gac33fbab0069d07ea5afebffee150877d">SPI_TCR_TXCTR_Msk</a> &amp; ((value) &lt;&lt; SPI_TCR_TXCTR_Pos)))</td></tr>
<tr class="separator:ga9dfb89e26d5c35d10118ee4963a5089e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ab2a3d4d51045176e2ef6491940a604"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1ab2a3d4d51045176e2ef6491940a604"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_RNPR_RXNPTR_Pos</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga1ab2a3d4d51045176e2ef6491940a604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaccffe583eccb9da751183ae3de486c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafaccffe583eccb9da751183ae3de486c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#gafaccffe583eccb9da751183ae3de486c">SPI_RNPR_RXNPTR_Msk</a>&#160;&#160;&#160;(0xffffffffu &lt;&lt; SPI_RNPR_RXNPTR_Pos)</td></tr>
<tr class="memdesc:gafaccffe583eccb9da751183ae3de486c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_RNPR) Receive Next Pointer <br /></td></tr>
<tr class="separator:gafaccffe583eccb9da751183ae3de486c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bb08000d1ecdc4334f6e46eb727fb8d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6bb08000d1ecdc4334f6e46eb727fb8d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_RNPR_RXNPTR</b>(value)&#160;&#160;&#160;((<a class="el" href="a01703.html#gafaccffe583eccb9da751183ae3de486c">SPI_RNPR_RXNPTR_Msk</a> &amp; ((value) &lt;&lt; SPI_RNPR_RXNPTR_Pos)))</td></tr>
<tr class="separator:ga6bb08000d1ecdc4334f6e46eb727fb8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6445b2e94b96e6b1c763b480d3147605"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6445b2e94b96e6b1c763b480d3147605"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_RNCR_RXNCTR_Pos</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga6445b2e94b96e6b1c763b480d3147605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4a85411b6f19c2b496cb47d176a56ae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa4a85411b6f19c2b496cb47d176a56ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#gaa4a85411b6f19c2b496cb47d176a56ae">SPI_RNCR_RXNCTR_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; SPI_RNCR_RXNCTR_Pos)</td></tr>
<tr class="memdesc:gaa4a85411b6f19c2b496cb47d176a56ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_RNCR) Receive Next Counter <br /></td></tr>
<tr class="separator:gaa4a85411b6f19c2b496cb47d176a56ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe7fcdfef510dd08e253dab8eb7357dc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafe7fcdfef510dd08e253dab8eb7357dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_RNCR_RXNCTR</b>(value)&#160;&#160;&#160;((<a class="el" href="a01703.html#gaa4a85411b6f19c2b496cb47d176a56ae">SPI_RNCR_RXNCTR_Msk</a> &amp; ((value) &lt;&lt; SPI_RNCR_RXNCTR_Pos)))</td></tr>
<tr class="separator:gafe7fcdfef510dd08e253dab8eb7357dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa8eb0e615b53a8ba5b734bf30cf68b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabaa8eb0e615b53a8ba5b734bf30cf68b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_TNPR_TXNPTR_Pos</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gabaa8eb0e615b53a8ba5b734bf30cf68b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77164dcb0a8acfdd2bd442cb819cae4a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga77164dcb0a8acfdd2bd442cb819cae4a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga77164dcb0a8acfdd2bd442cb819cae4a">SPI_TNPR_TXNPTR_Msk</a>&#160;&#160;&#160;(0xffffffffu &lt;&lt; SPI_TNPR_TXNPTR_Pos)</td></tr>
<tr class="memdesc:ga77164dcb0a8acfdd2bd442cb819cae4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_TNPR) Transmit Next Pointer <br /></td></tr>
<tr class="separator:ga77164dcb0a8acfdd2bd442cb819cae4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b5dcc748b16cccdb113796de4ca2a89"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8b5dcc748b16cccdb113796de4ca2a89"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_TNPR_TXNPTR</b>(value)&#160;&#160;&#160;((<a class="el" href="a01703.html#ga77164dcb0a8acfdd2bd442cb819cae4a">SPI_TNPR_TXNPTR_Msk</a> &amp; ((value) &lt;&lt; SPI_TNPR_TXNPTR_Pos)))</td></tr>
<tr class="separator:ga8b5dcc748b16cccdb113796de4ca2a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga496078710cca8cf4f80994e706487498"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga496078710cca8cf4f80994e706487498"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_TNCR_TXNCTR_Pos</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga496078710cca8cf4f80994e706487498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ea9c5b95a991f758fb6e521b3e0f500"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1ea9c5b95a991f758fb6e521b3e0f500"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga1ea9c5b95a991f758fb6e521b3e0f500">SPI_TNCR_TXNCTR_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; SPI_TNCR_TXNCTR_Pos)</td></tr>
<tr class="memdesc:ga1ea9c5b95a991f758fb6e521b3e0f500"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_TNCR) Transmit Counter Next <br /></td></tr>
<tr class="separator:ga1ea9c5b95a991f758fb6e521b3e0f500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ecb10603772886526d0fefe3679d198"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0ecb10603772886526d0fefe3679d198"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_TNCR_TXNCTR</b>(value)&#160;&#160;&#160;((<a class="el" href="a01703.html#ga1ea9c5b95a991f758fb6e521b3e0f500">SPI_TNCR_TXNCTR_Msk</a> &amp; ((value) &lt;&lt; SPI_TNCR_TXNCTR_Pos)))</td></tr>
<tr class="separator:ga0ecb10603772886526d0fefe3679d198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac528edf357192406a29d82afc63ef33d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac528edf357192406a29d82afc63ef33d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#gac528edf357192406a29d82afc63ef33d">SPI_PTCR_RXTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gac528edf357192406a29d82afc63ef33d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_PTCR) Receiver Transfer Enable <br /></td></tr>
<tr class="separator:gac528edf357192406a29d82afc63ef33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c49c6e872b364063588461fd4b8088c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c49c6e872b364063588461fd4b8088c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga3c49c6e872b364063588461fd4b8088c">SPI_PTCR_RXTDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga3c49c6e872b364063588461fd4b8088c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_PTCR) Receiver Transfer Disable <br /></td></tr>
<tr class="separator:ga3c49c6e872b364063588461fd4b8088c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf43bb8fed9bb3efc150c1751be2fbcc6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf43bb8fed9bb3efc150c1751be2fbcc6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#gaf43bb8fed9bb3efc150c1751be2fbcc6">SPI_PTCR_TXTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:gaf43bb8fed9bb3efc150c1751be2fbcc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_PTCR) Transmitter Transfer Enable <br /></td></tr>
<tr class="separator:gaf43bb8fed9bb3efc150c1751be2fbcc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36feff24b5dc059f611157f525fe6bb2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga36feff24b5dc059f611157f525fe6bb2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga36feff24b5dc059f611157f525fe6bb2">SPI_PTCR_TXTDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga36feff24b5dc059f611157f525fe6bb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_PTCR) Transmitter Transfer Disable <br /></td></tr>
<tr class="separator:ga36feff24b5dc059f611157f525fe6bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb03212dff9be998fe52c265683fa99c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeb03212dff9be998fe52c265683fa99c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#gaeb03212dff9be998fe52c265683fa99c">SPI_PTSR_RXTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaeb03212dff9be998fe52c265683fa99c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_PTSR) Receiver Transfer Enable <br /></td></tr>
<tr class="separator:gaeb03212dff9be998fe52c265683fa99c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga207b7f62b571c5d0cd6656a1d870a31b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga207b7f62b571c5d0cd6656a1d870a31b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01293.html#ga207b7f62b571c5d0cd6656a1d870a31b">SPI_PTSR_TXTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga207b7f62b571c5d0cd6656a1d870a31b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_PTSR) Transmitter Transfer Enable <br /></td></tr>
<tr class="separator:ga207b7f62b571c5d0cd6656a1d870a31b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>SOFTWARE API DEFINITION FOR Serial Peripheral Interface </p>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
