vivado.jou
vivado.log
*.backup.jou
*.backup.log
vivado_pid*.str

vivado_hls.log

NA/
.Xil/
.vscode/

DRAMEmulation/Bank_HLS/Bank_HLS/
DRAMEmulation/Bank_HLS/StreamBank_HLS/
DRAMEmulation/Bank_HLS/ARM_Bank_HLS/
DRAMEmulation/Bank_HLS/Bank_HLS_AU280/

DRAMEmulation/Bank_Hardware_Design/Bank_Hardware/
DRAMEmulation/Bank_Hardware_Design/UZ_BankSHT/
DRAMEmulation/Bank_Hardware_Design/UZ_BankStreamHT/
DRAMEmulation/Bank_Hardware_Design/UZEG_*

PiMulator.code-workspace

MBBench/McrBlzHBMLnx/
MBBench/MicBlz300DDR4/
MBBench/MicBlzDDR/
MBBench/MicBlzDDR3/
MBBench/MicBlzDDR4HBM2/
MBBench/MicBlzDDR4Lnx/
MBBench/MicBlzHBM/
MBBench/UZEGZynqDDR/
MBBench/MicBlzDDR4StE3Lnx/

DRAMEmulation/DDRFSM/.apc/
DRAMEmulation/DDRFSM/.cproject
DRAMEmulation/DDRFSM/.project
DRAMEmulation/DDRFSM/.settings/
DRAMEmulation/DDRFSM/.vivado_hls_log_all.xml
DRAMEmulation/DDRFSM/solution1/
DRAMEmulation/DDRFSM/vivado_hls.app
DRAMEmulation/DDRFSM/FSMsim/

DRAMEmulation/DDRFSM/memoryFSM.v

