{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "5ed823f1",
   "metadata": {},
   "outputs": [],
   "source": [
    "import xml.etree.ElementTree as ET\n",
    "import os\n",
    "import numpy as np\n",
    "import subprocess\n",
    "from tabulate import tabulate\n",
    "import matplotlib.pyplot as plt\n",
    "import pandas as pd\n",
    "from random import randrange\n",
    "from collections import defaultdict\n",
    "from enum import Enum\n",
    "from numpy.random import choice\n",
    "from random import sample\n",
    "import math\n",
    "import shutil"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "6627fe6a",
   "metadata": {},
   "outputs": [],
   "source": [
    "bm_folder = '../benchmarks/'\n",
    "file_name = 'sparcT1_core_stratixiv_arch_timing'\n",
    "path_blif = os.path.join(bm_folder, 'blif',file_name +'.blif')\n",
    "path_graphfiles_folder = os.path.join(bm_folder,'graphfile' ,file_name)\n",
    "arch_name = 'stratixiv_arch.timing.xml'\n",
    "path_arch_folder = os.path.join(bm_folder,'architecture' ,arch_name)\n",
    "path_log_file = os.path.join(bm_folder, 'misc','vpr_stdout' +'.log')\n",
    "hmetis = 'hmetis-1.5-linux/hmetis'\n",
    "if not os.path.isdir(path_graphfiles_folder):\n",
    "    os.mkdir(path_graphfiles_folder)\n",
    "\n",
    "tree = ET.parse(path_arch_folder)\n",
    "root = tree.getroot()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "23a648d6",
   "metadata": {},
   "source": [
    "### Read original blif"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "a76d6dca",
   "metadata": {},
   "outputs": [],
   "source": [
    "file1 = open(path_blif, 'r')\n",
    "lines = file1.readlines()\n",
    "file1.close()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "48ea2008",
   "metadata": {},
   "source": [
    "#### Parse subckt models"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "2ad8d51e",
   "metadata": {},
   "outputs": [],
   "source": [
    "models = []\n",
    "index1 = 0\n",
    "for index2, line in enumerate(lines):\n",
    "    if '.model' in line:\n",
    "        models.append(lines[index1:index2])\n",
    "        index1 = index2\n",
    "models.append(lines[index1:])\n",
    "main_model = models[1]\n",
    "subckt_models = models[2:]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "8b99c867",
   "metadata": {},
   "outputs": [],
   "source": [
    "class Block:\n",
    "    def __init__(self, type_, sub_type, ins, clks, outs):\n",
    "        self.sub_type = sub_type\n",
    "        self.type = type_\n",
    "        self.inputs = ins  #port:net\n",
    "        self.outputs = outs\n",
    "        self.clocks = clks\n",
    "        \n",
    "    def add_input(self, port, net):\n",
    "        self.inputs[port] = net\n",
    "        \n",
    "    def add_output(self, port, net):\n",
    "        self.outputs[port] = net\n",
    "    \n",
    "    def add_clk_port(self, port):\n",
    "        self.clocks.append(port)\n",
    "        \n",
    "        \n",
    "class Netlist:\n",
    "    def __init__(self):\n",
    "        self.blocks = []\n",
    "        self.nets = None\n",
    "        \n",
    "    def add_block(self, block):\n",
    "        self.blocks.append(block)\n",
    "        \n",
    "    def net_graph(self):\n",
    "        self.nets = defaultdict(lambda: defaultdict(list))\n",
    "        \n",
    "        for block_num, block in enumerate(self.blocks):\n",
    "            subckt_type = block.type\n",
    "            if subckt_type != 'dffeas':\n",
    "                for port, input_ in block.inputs.items():\n",
    "                    self.nets[input_]['sinks'].append({block_num: port})\n",
    "                for port, output_ in block.outputs.items():\n",
    "                    self.nets[output_]['source'].append({block_num: port})\n",
    "                    \n",
    "    def get_net_graph(self):\n",
    "        if not self.nets:\n",
    "            self.net_graph()\n",
    "        return self.nets\n",
    "    \n",
    "    def get_block_graph(self):\n",
    "        return self.blocks\n",
    "    \n",
    "    def get_blocks_with_sub_type(self, sub_type):\n",
    "        return [block for block in self.blocks if block.sub_type == sub_type]\n",
    "    \n",
    "    \n",
    "    \n",
    "class Subckt:\n",
    "    def __init__(self, type_, inputs, outputs):\n",
    "        self.data_inputs = []\n",
    "        self.ctrl_inputs = []\n",
    "        self.inputs = inputs\n",
    "        self.outputs = outputs\n",
    "        self.type = type_\n",
    "\n",
    " \n",
    "class PortLabel(Enum):\n",
    "    GNL = 1\n",
    "    CTRL = 2\n",
    "    CARRYCHAIN = 3\n",
    "    CONSTANT = 4\n",
    "    \n",
    "class SubcktLabel(Enum):\n",
    "    RAM = 1\n",
    "    LAB = 2\n",
    "    MAC = 3\n",
    "\n",
    "class Subckt_instance:\n",
    "    def __init__(self, type_, in_ports, clocks, out_ports):\n",
    "        self.type = type_   \n",
    "        self.in_ports = dict(zip(in_ports, len(in_ports) * [PortLabel.GNL]))\n",
    "        self.out_ports = dict(zip(out_ports, len(out_ports) * [PortLabel.GNL]))\n",
    "        self.clocks = clocks\n",
    "        if 'ram' in self.type:\n",
    "            self.label = SubcktLabel.RAM\n",
    "        elif 'mac' in self.type:\n",
    "            self.label = SubcktLabel.MAC\n",
    "        else:\n",
    "            self.label = SubcktLabel.LAB\n",
    "    \n",
    "    \n",
    "class Subckt_instances:\n",
    "    def __init__(self):\n",
    "        self.subckts = {}\n",
    "        self.count = defaultdict(int)\n",
    "        \n",
    "    def add_subckt(self, subckt):\n",
    "        name = self.identify_subckt(subckt)\n",
    "        if name == None:\n",
    "            name = f'm{len(self.subckts):03}'\n",
    "            self.subckts[name] = subckt\n",
    "        self.count[name] = self.count[name] + 1\n",
    "        return name\n",
    "        \n",
    "    def identify_subckt(self, subckt):\n",
    "        for name, subckt_ in self.subckts.items():\n",
    "            if subckt_.type == subckt.type:\n",
    "                if subckt_.in_ports == subckt.in_ports:\n",
    "                    if subckt_.out_ports == subckt.out_ports:\n",
    "                        if subckt_.clocks == subckt.clocks:\n",
    "                            return name\n",
    "        return None\n",
    "    \n",
    "    def get_instances_with_label(self, label):\n",
    "        return {sub_type: subckt for sub_type, subckt in self.subckts.items() if subckt.label == label}\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "d078ee49",
   "metadata": {},
   "outputs": [],
   "source": [
    "arch_subckts = {}\n",
    "\n",
    "for subckt_model in subckt_models:\n",
    "    input_line, output_line = False, False\n",
    "    inputs = []\n",
    "    outputs = []\n",
    "    for line in subckt_model:\n",
    "        if '.model' in line:\n",
    "            name = line.split()[1]\n",
    "        if '.inputs' in line:\n",
    "            input_line = True\n",
    "            output_line = False\n",
    "        elif '.outputs' in line:\n",
    "            input_line = False\n",
    "            output_line = True \n",
    "        elif line[0] == '.':\n",
    "            input_line = False\n",
    "            output_line = False\n",
    "        elif input_line:\n",
    "            inputs.append(line.split()[0])\n",
    "        elif output_line:\n",
    "            outputs.append(line.split()[0])\n",
    "    \n",
    "    arch_subckts[name] = Subckt(name, inputs, outputs)\n",
    "    \n",
    "for subckt in arch_subckts.values():\n",
    "    for input_ in subckt.inputs:\n",
    "        if 'data' in input_:\n",
    "            subckt.data_inputs.append(input_)\n",
    "        else:\n",
    "            subckt.ctrl_inputs.append(input_)\n",
    "    \n",
    "            \n",
    "arch_subckts['dffeas'].ctrl_inputs.remove('d')\n",
    "arch_subckts['dffeas'].ctrl_inputs.remove('ena')\n",
    "arch_subckts['dffeas'].data_inputs.append('d')\n",
    "arch_subckts['dffeas'].data_inputs.append('ena')"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f7d1b10a",
   "metadata": {},
   "source": [
    "### Collect data"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "29fa2fc8",
   "metadata": {},
   "outputs": [],
   "source": [
    "new_main_model = []\n",
    "new_line_split = []\n",
    "\n",
    "# Format\n",
    "for line in main_model:\n",
    "    line_split = line.split()\n",
    "    if line_split != [] and (line_split[-1] == '\\\\'):\n",
    "        new_line_split.extend(line_split[:-1])\n",
    "    else:\n",
    "        new_line_split.extend(line_split)\n",
    "        new_line = ' '.join(new_line_split)\n",
    "        new_main_model.append(new_line_split)\n",
    "        new_line_split = []\n",
    "        \n",
    "# collect .inputs, .outputs, .names, .latch, .subckt\n",
    "inputs_main = None\n",
    "outputs_main = None\n",
    "names_main = []\n",
    "latches_main = []\n",
    "subckts_main = []\n",
    "\n",
    "for split_line in new_main_model:\n",
    "    if split_line == []:\n",
    "        pass\n",
    "    elif split_line[0] == '.inputs':\n",
    "        inputs_main = split_line\n",
    "    elif split_line[0] == '.outputs':\n",
    "        outputs_main = split_line\n",
    "    elif split_line[0] == '.names': \n",
    "        names_main.append(split_line)\n",
    "    elif split_line[0] == '.latch':\n",
    "        latches_main.append(split_line)\n",
    "    elif split_line[0] == '.subckt':\n",
    "        subckts_main.append(split_line)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "d2098a2a",
   "metadata": {},
   "outputs": [],
   "source": [
    "netlist = Netlist()\n",
    "subckt_instances = Subckt_instances()\n",
    "\n",
    "for subckt in subckts_main:\n",
    "        #subckt first: '.subckt', second: 'type_', then 'IO_name=netname'\n",
    "        type_ = subckt[1]\n",
    "        ins = {}\n",
    "        clks = []\n",
    "        outs = {}\n",
    "        for io_net in subckt[2:]:\n",
    "            port, net = io_net.split('=')\n",
    "            if port in arch_subckts[type_].inputs:\n",
    "                if 'clk' in port:\n",
    "                    clks.append(port)\n",
    "                else:\n",
    "                    ins[port] = net\n",
    "            elif port in arch_subckts[type_].outputs:\n",
    "                outs[port]= net\n",
    "        \n",
    "        input_ports = list(ins)\n",
    "        output_ports = list(outs)\n",
    "        \n",
    "        subckt_instance = Subckt_instance(type_, input_ports, clks, output_ports)\n",
    "        instance_type = subckt_instances.add_subckt(subckt_instance)\n",
    "        \n",
    "        netlist.add_block(Block(type_, instance_type, ins, clks, outs))"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cae8646e",
   "metadata": {},
   "source": [
    "### Trim subsckt instances\n",
    "1. Carrychains\n",
    "2. Vcc nets, gnd nets\n",
    "3. ctrl nets"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ba8f3813",
   "metadata": {},
   "source": [
    "1) Ctrl nets"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b848f7ad",
   "metadata": {},
   "source": [
    "Collect ctrl ports"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "7749e720",
   "metadata": {},
   "outputs": [],
   "source": [
    "ctrl_nets = set()\n",
    "ctrl_ports = set()\n",
    "ctrl_ports_nets = defaultdict(lambda: defaultdict(int))\n",
    "for block in netlist.blocks:\n",
    "    ctrl_inputs = arch_subckts[block.type].ctrl_inputs\n",
    "    for port, net in block.inputs.items():\n",
    "        if port in ctrl_inputs and port not in ['cin', 'cout', 'sharein', 'shareout']:\n",
    "            ctrl_ports.add(port)\n",
    "            ctrl_nets.add(net)\n",
    "            ctrl_ports_nets[port][net] += 1\n",
    "ctrl_nets.remove('gnd')\n",
    "ctrl_nets.remove('vcc')"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ae74a1ba",
   "metadata": {},
   "source": [
    "Mark ctrl ports in subckt instances"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "f796c08f",
   "metadata": {},
   "outputs": [],
   "source": [
    "for subckt in subckt_instances.subckts.values():\n",
    "    for in_port in subckt.in_ports.keys():\n",
    "        if in_port in ctrl_ports:\n",
    "            subckt.in_ports[in_port] = PortLabel.CTRL"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "aca0db1e",
   "metadata": {},
   "source": [
    "Ctrl nets for RAM blocks are grouped, call them ctrl_signatures_ram and collect"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "id": "170ff9f8",
   "metadata": {},
   "outputs": [],
   "source": [
    "ram_ctrl_signatures = defaultdict(list)\n",
    "ram_ctrl_signatures_counts = defaultdict(list)\n",
    "\n",
    "for sub_type, subckt in subckt_instances.get_instances_with_label(SubcktLabel.RAM).items():\n",
    "    sign_index = {}    \n",
    "    for block in netlist.get_blocks_with_sub_type(sub_type):\n",
    "\n",
    "        sign = ''\n",
    "        ram_ctrl_signature = {}\n",
    "        for in_port, port_label in subckt.in_ports.items():\n",
    "            if port_label == PortLabel.CTRL:\n",
    "                ram_ctrl_signature[in_port] = block.inputs[in_port]\n",
    "                sign += block.inputs[in_port]\n",
    "                \n",
    "        if ram_ctrl_signature not in ram_ctrl_signatures[sub_type]:\n",
    "            ram_ctrl_signatures[sub_type].append(ram_ctrl_signature)\n",
    "            sign_index[sign] = len(sign_index)\n",
    "            ram_ctrl_signatures_counts[sub_type].append(1)\n",
    "        else:\n",
    "            ram_ctrl_signatures_counts[sub_type][sign_index[sign]] += 1"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cd7921d4",
   "metadata": {},
   "source": [
    "2) Constant nets"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "03ffb7cc",
   "metadata": {},
   "source": [
    "gnd: signb, signa \\\n",
    "vcc: portare, ena2, ena3"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "id": "849f21f2",
   "metadata": {},
   "outputs": [],
   "source": [
    "constant_ports = {\n",
    "    'signb': 'gnd',\n",
    "    'signa': 'gnd',\n",
    "    'portare': 'vcc',\n",
    "    'ena2': 'vcc',\n",
    "    'ena3': 'vcc'\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1a759604",
   "metadata": {},
   "source": [
    "Mark constant ports in subckt instances"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "id": "04eac9a8",
   "metadata": {},
   "outputs": [],
   "source": [
    "for subckt in subckt_instances.subckts.values():\n",
    "    for in_port in subckt.in_ports.keys():\n",
    "        if in_port in constant_ports:\n",
    "            subckt.in_ports[in_port] = PortLabel.CONSTANT"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c1725944",
   "metadata": {},
   "source": [
    "3) Carry chains"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "df8a8710",
   "metadata": {},
   "source": [
    "Identify carry chain circuits and mark port"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "id": "82375ab3",
   "metadata": {},
   "outputs": [],
   "source": [
    "simple_chain_subckt_names = []\n",
    "double_chain_subckt_names = []\n",
    "\n",
    "for name, subckt in subckt_instances.subckts.items():\n",
    "    if 'cin' in subckt.in_ports:\n",
    "        subckt.in_ports['cin'] = PortLabel.CARRYCHAIN\n",
    "        if 'sharein' in subckt.in_ports:\n",
    "            double_chain_subckt_names.append(name)\n",
    "            subckt.in_ports['sharein'] = PortLabel.CARRYCHAIN\n",
    "        else:\n",
    "            simple_chain_subckt_names.append(name)\n",
    "        if 'cout' in subckt.out_ports:\n",
    "            subckt.out_ports['cout'] = PortLabel.CARRYCHAIN\n",
    "        if 'shareout' in subckt.out_ports:\n",
    "            subckt.out_ports['shareout'] = PortLabel.CARRYCHAIN"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ad923cea",
   "metadata": {},
   "source": [
    "Identify forbidden blocks: two LUTs in one LAB can have max 7 different inputs -> for simplicity don't generate blocks with more than 3 datainputs"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "id": "3f90fb13",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Block m052 with 5 dataports occurs 67 time(s)\n",
      "Block m062 with 4 dataports occurs 1 time(s)\n"
     ]
    }
   ],
   "source": [
    "forbidden_subckt_names = []\n",
    "for subckt_name in simple_chain_subckt_names:\n",
    "    subckt = subckt_instances.subckts[subckt_name]\n",
    "    count = subckt_instances.count[subckt_name]\n",
    "    if len(subckt.in_ports) == 4:\n",
    "        subckt_3_ports = subckt_name\n",
    "    if len(subckt.in_ports) > 4:\n",
    "        forbidden_subckt_names.append(subckt_name)\n",
    "        print(f'Block {subckt_name} with {len(subckt.in_ports) - 1} dataports occurs {count} time(s)')\n",
    "        \n",
    "for forbidden_subckt_name in forbidden_subckt_names:\n",
    "    count = subckt_instances.count[forbidden_subckt_name]\n",
    "    subckt_instances.count[subckt_3_ports] += count\n",
    "    subckt_instances.count[forbidden_subckt_name] = 0\n",
    "    \n",
    "# Double chain subckts have max 4 ports in this example.. \n",
    "for subckt_name in double_chain_subckt_names:\n",
    "    subckt = subckt_instances.subckts[subckt_name]\n",
    "    count = subckt_instances.count[subckt_name]\n",
    "    assert len(subckt.in_ports) <= 5"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6c6ecff1",
   "metadata": {},
   "source": [
    "Collect carry chains length distribution"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "id": "6b498941",
   "metadata": {},
   "outputs": [],
   "source": [
    "# net --> atoms\n",
    "carry_chain_nets = defaultdict(list)\n",
    "for block_num, block in enumerate(netlist.get_block_graph()):\n",
    "    if block.sub_type in simple_chain_subckt_names + double_chain_subckt_names:\n",
    "        net = block.inputs['cin']\n",
    "        carry_chain_nets[net].append(block_num)\n",
    "        if 'cout' in block.outputs:\n",
    "            net = block.outputs['cout']\n",
    "            carry_chain_nets[net].append(block_num)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "id": "5a05b8ba",
   "metadata": {},
   "outputs": [],
   "source": [
    "carry_chains = []\n",
    "start_atom_indices = carry_chain_nets['gnd']\n",
    "carry_chain_nets.pop('gnd')\n",
    "for start_atom_index in start_atom_indices:\n",
    "    carry_chain = [start_atom_index]\n",
    "    atom_index = start_atom_index\n",
    "    atom_found = True\n",
    "    while atom_found:\n",
    "        atom_found = False\n",
    "        for net, atom_indices in carry_chain_nets.items():\n",
    "            if atom_index in atom_indices:\n",
    "                atom_indices.remove(atom_index)\n",
    "                atom_index = list(atom_indices)[0]\n",
    "                atom_indices.remove(atom_index)\n",
    "                carry_chain.append(atom_index)\n",
    "                selected_net = net\n",
    "                atom_found = True\n",
    "        if atom_found:\n",
    "            carry_chain_nets.pop(selected_net)        \n",
    "    carry_chains.append(carry_chain)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "id": "c7da2e99",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "([4, 4, 4, 4, 6],\n",
       " [6, 21, 63, 5, 18, 46, 34, 74, 76, 33, 18, 33, 34, 34, 17, 17, 34])"
      ]
     },
     "execution_count": 18,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "cc_distribution_simple = []\n",
    "cc_distribution_double = []\n",
    "for chain in carry_chains:\n",
    "    first_block_num = chain[0]\n",
    "    if 'sharein' in netlist.get_block_graph()[first_block_num].inputs:\n",
    "        cc_distribution_double.append(len(chain))\n",
    "    else:\n",
    "        cc_distribution_simple.append(len(chain))\n",
    "cc_distribution_double, cc_distribution_simple"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "51aad2e8",
   "metadata": {},
   "source": [
    "check data inputs carry chains"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "id": "905e1b6b",
   "metadata": {},
   "outputs": [],
   "source": [
    "block_graph = netlist.get_block_graph()\n",
    "net_graph = netlist.get_net_graph()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "id": "6cfc0427",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'dffeas'"
      ]
     },
     "execution_count": 20,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "block_graph[block_num].type"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "id": "3174cde5",
   "metadata": {},
   "outputs": [],
   "source": [
    "def dfs_search(block_num, block_graph, net_graph, depth=0):\n",
    "    block_inp = block_graph[block_num].inputs\n",
    "    block_type = block_graph[block_num].type\n",
    "    if block_type != 'dffeas':\n",
    "        print(depth, block_type)\n",
    "        for inp in block_inp:\n",
    "            if 'data' in inp:\n",
    "                data_net = block_inp[inp]\n",
    "                if 'source' in net_graph[data_net] and net_graph[data_net]['source'] != []:\n",
    "                    block_num = list(net_graph[data_net]['source'][0])[0]\n",
    "                    dfs_search(block_num, block_graph, net_graph, depth+1)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "id": "f3693d03",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "1\n",
      "0 stratixiv_lcell_comb\n",
      "2\n",
      "0 stratixiv_lcell_comb\n",
      "3\n",
      "0 stratixiv_lcell_comb\n",
      "4\n",
      "0 stratixiv_lcell_comb\n",
      "5\n",
      "0 stratixiv_lcell_comb\n",
      "0\n",
      "0 stratixiv_lcell_comb\n",
      "1\n",
      "0 stratixiv_lcell_comb\n",
      "2\n",
      "0 stratixiv_lcell_comb\n",
      "3\n",
      "0 stratixiv_lcell_comb\n",
      "4\n",
      "0 stratixiv_lcell_comb\n",
      "5\n",
      "0 stratixiv_lcell_comb\n",
      "6\n",
      "0 stratixiv_lcell_comb\n",
      "7\n",
      "0 stratixiv_lcell_comb\n",
      "8\n",
      "0 stratixiv_lcell_comb\n",
      "9\n",
      "0 stratixiv_lcell_comb\n",
      "10\n",
      "0 stratixiv_lcell_comb\n",
      "11\n",
      "0 stratixiv_lcell_comb\n",
      "12\n",
      "0 stratixiv_lcell_comb\n",
      "13\n",
      "0 stratixiv_lcell_comb\n",
      "14\n",
      "0 stratixiv_lcell_comb\n",
      "15\n",
      "0 stratixiv_lcell_comb\n",
      "16\n",
      "0 stratixiv_lcell_comb\n",
      "17\n",
      "0 stratixiv_lcell_comb\n",
      "18\n",
      "0 stratixiv_lcell_comb\n",
      "19\n",
      "0 stratixiv_lcell_comb\n",
      "20\n",
      "0 stratixiv_lcell_comb\n",
      "0\n",
      "0 stratixiv_lcell_comb\n",
      "1\n",
      "0 stratixiv_lcell_comb\n",
      "2\n",
      "0 stratixiv_lcell_comb\n",
      "3\n",
      "0 stratixiv_lcell_comb\n",
      "4\n",
      "0 stratixiv_lcell_comb\n",
      "5\n",
      "0 stratixiv_lcell_comb\n",
      "6\n",
      "0 stratixiv_lcell_comb\n",
      "7\n",
      "0 stratixiv_lcell_comb\n",
      "8\n",
      "0 stratixiv_lcell_comb\n",
      "9\n",
      "0 stratixiv_lcell_comb\n",
      "10\n",
      "0 stratixiv_lcell_comb\n",
      "11\n",
      "0 stratixiv_lcell_comb\n",
      "12\n",
      "0 stratixiv_lcell_comb\n",
      "13\n",
      "0 stratixiv_lcell_comb\n",
      "14\n",
      "0 stratixiv_lcell_comb\n",
      "15\n",
      "0 stratixiv_lcell_comb\n",
      "16\n",
      "0 stratixiv_lcell_comb\n",
      "17\n",
      "0 stratixiv_lcell_comb\n",
      "18\n",
      "0 stratixiv_lcell_comb\n",
      "19\n",
      "0 stratixiv_lcell_comb\n",
      "20\n",
      "0 stratixiv_lcell_comb\n",
      "21\n",
      "0 stratixiv_lcell_comb\n",
      "22\n",
      "0 stratixiv_lcell_comb\n",
      "23\n",
      "0 stratixiv_lcell_comb\n",
      "24\n",
      "0 stratixiv_lcell_comb\n",
      "25\n",
      "0 stratixiv_lcell_comb\n",
      "26\n",
      "0 stratixiv_lcell_comb\n",
      "27\n",
      "0 stratixiv_lcell_comb\n",
      "28\n",
      "0 stratixiv_lcell_comb\n",
      "29\n",
      "0 stratixiv_lcell_comb\n",
      "30\n",
      "0 stratixiv_lcell_comb\n",
      "31\n",
      "0 stratixiv_lcell_comb\n",
      "32\n",
      "0 stratixiv_lcell_comb\n",
      "33\n",
      "0 stratixiv_lcell_comb\n",
      "34\n",
      "0 stratixiv_lcell_comb\n",
      "35\n",
      "0 stratixiv_lcell_comb\n",
      "36\n",
      "0 stratixiv_lcell_comb\n",
      "37\n",
      "0 stratixiv_lcell_comb\n",
      "38\n",
      "0 stratixiv_lcell_comb\n",
      "39\n",
      "0 stratixiv_lcell_comb\n",
      "40\n",
      "0 stratixiv_lcell_comb\n",
      "41\n",
      "0 stratixiv_lcell_comb\n",
      "42\n",
      "0 stratixiv_lcell_comb\n",
      "43\n",
      "0 stratixiv_lcell_comb\n",
      "44\n",
      "0 stratixiv_lcell_comb\n",
      "45\n",
      "0 stratixiv_lcell_comb\n",
      "46\n",
      "0 stratixiv_lcell_comb\n",
      "47\n",
      "0 stratixiv_lcell_comb\n",
      "48\n",
      "0 stratixiv_lcell_comb\n",
      "49\n",
      "0 stratixiv_lcell_comb\n",
      "50\n",
      "0 stratixiv_lcell_comb\n",
      "51\n",
      "0 stratixiv_lcell_comb\n",
      "52\n",
      "0 stratixiv_lcell_comb\n",
      "53\n",
      "0 stratixiv_lcell_comb\n",
      "54\n",
      "0 stratixiv_lcell_comb\n",
      "55\n",
      "0 stratixiv_lcell_comb\n",
      "56\n",
      "0 stratixiv_lcell_comb\n",
      "57\n",
      "0 stratixiv_lcell_comb\n",
      "58\n",
      "0 stratixiv_lcell_comb\n",
      "59\n",
      "0 stratixiv_lcell_comb\n",
      "60\n",
      "0 stratixiv_lcell_comb\n",
      "61\n",
      "0 stratixiv_lcell_comb\n",
      "62\n",
      "0 stratixiv_lcell_comb\n",
      "0\n",
      "0 stratixiv_lcell_comb\n",
      "1\n",
      "0 stratixiv_lcell_comb\n",
      "2\n",
      "0 stratixiv_lcell_comb\n",
      "3\n",
      "0 stratixiv_lcell_comb\n",
      "0\n",
      "0 stratixiv_lcell_comb\n",
      "1\n",
      "0 stratixiv_lcell_comb\n",
      "2\n",
      "0 stratixiv_lcell_comb\n",
      "3\n",
      "0 stratixiv_lcell_comb\n",
      "0\n",
      "0 stratixiv_lcell_comb\n",
      "1\n",
      "0 stratixiv_lcell_comb\n",
      "2\n",
      "0 stratixiv_lcell_comb\n",
      "3\n",
      "0 stratixiv_lcell_comb\n",
      "0\n",
      "0 stratixiv_lcell_comb\n",
      "1\n",
      "0 stratixiv_lcell_comb\n",
      "2\n",
      "0 stratixiv_lcell_comb\n",
      "3\n",
      "0 stratixiv_lcell_comb\n",
      "0\n",
      "0 stratixiv_lcell_comb\n",
      "1\n",
      "0 stratixiv_lcell_comb\n",
      "2\n",
      "0 stratixiv_lcell_comb\n",
      "3\n",
      "0 stratixiv_lcell_comb\n",
      "4\n",
      "0 stratixiv_lcell_comb\n",
      "0\n",
      "0 stratixiv_lcell_comb\n",
      "1\n",
      "0 stratixiv_lcell_comb\n",
      "2\n",
      "0 stratixiv_lcell_comb\n",
      "3\n",
      "0 stratixiv_lcell_comb\n",
      "4\n",
      "0 stratixiv_lcell_comb\n",
      "5\n",
      "0 stratixiv_lcell_comb\n",
      "6\n",
      "0 stratixiv_lcell_comb\n",
      "7\n",
      "0 stratixiv_lcell_comb\n",
      "8\n",
      "0 stratixiv_lcell_comb\n",
      "9\n",
      "0 stratixiv_lcell_comb\n",
      "10\n",
      "0 stratixiv_lcell_comb\n",
      "11\n",
      "0 stratixiv_lcell_comb\n",
      "12\n",
      "0 stratixiv_lcell_comb\n",
      "13\n",
      "0 stratixiv_lcell_comb\n",
      "14\n",
      "0 stratixiv_lcell_comb\n",
      "15\n",
      "0 stratixiv_lcell_comb\n",
      "16\n",
      "0 stratixiv_lcell_comb\n",
      "17\n",
      "0 stratixiv_lcell_comb\n",
      "0\n",
      "0 stratixiv_lcell_comb\n",
      "1\n",
      "0 stratixiv_lcell_comb\n",
      "2\n",
      "0 stratixiv_lcell_comb\n",
      "3\n",
      "0 stratixiv_lcell_comb\n",
      "4\n",
      "0 stratixiv_lcell_comb\n",
      "5\n",
      "0 stratixiv_lcell_comb\n",
      "6\n",
      "0 stratixiv_lcell_comb\n",
      "7\n",
      "0 stratixiv_lcell_comb\n",
      "8\n",
      "0 stratixiv_lcell_comb\n",
      "9\n",
      "0 stratixiv_lcell_comb\n",
      "10\n",
      "0 stratixiv_lcell_comb\n",
      "11\n",
      "0 stratixiv_lcell_comb\n",
      "12\n",
      "0 stratixiv_lcell_comb\n",
      "13\n",
      "0 stratixiv_lcell_comb\n",
      "14\n",
      "0 stratixiv_lcell_comb\n",
      "15\n",
      "0 stratixiv_lcell_comb\n",
      "16\n",
      "0 stratixiv_lcell_comb\n",
      "17\n",
      "0 stratixiv_lcell_comb\n",
      "18\n",
      "0 stratixiv_lcell_comb\n",
      "19\n",
      "0 stratixiv_lcell_comb\n",
      "20\n",
      "0 stratixiv_lcell_comb\n",
      "21\n",
      "0 stratixiv_lcell_comb\n",
      "22\n",
      "0 stratixiv_lcell_comb\n",
      "23\n",
      "0 stratixiv_lcell_comb\n",
      "24\n",
      "0 stratixiv_lcell_comb\n",
      "25\n",
      "0 stratixiv_lcell_comb\n",
      "26\n",
      "0 stratixiv_lcell_comb\n",
      "27\n",
      "0 stratixiv_lcell_comb\n",
      "28\n",
      "0 stratixiv_lcell_comb\n",
      "29\n",
      "0 stratixiv_lcell_comb\n",
      "30\n",
      "0 stratixiv_lcell_comb\n",
      "31\n",
      "0 stratixiv_lcell_comb\n",
      "32\n",
      "0 stratixiv_lcell_comb\n",
      "33\n",
      "0 stratixiv_lcell_comb\n",
      "34\n",
      "0 stratixiv_lcell_comb\n",
      "35\n",
      "0 stratixiv_lcell_comb\n",
      "36\n",
      "0 stratixiv_lcell_comb\n",
      "37\n",
      "0 stratixiv_lcell_comb\n",
      "38\n",
      "0 stratixiv_lcell_comb\n",
      "39\n",
      "0 stratixiv_lcell_comb\n",
      "40\n",
      "0 stratixiv_lcell_comb\n",
      "41\n",
      "0 stratixiv_lcell_comb\n",
      "42\n",
      "0 stratixiv_lcell_comb\n",
      "43\n",
      "0 stratixiv_lcell_comb\n",
      "44\n",
      "0 stratixiv_lcell_comb\n",
      "45\n",
      "0 stratixiv_lcell_comb\n",
      "0\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "1\n",
      "0 stratixiv_lcell_comb\n",
      "2\n",
      "0 stratixiv_lcell_comb\n",
      "3\n",
      "0 stratixiv_lcell_comb\n",
      "4\n",
      "0 stratixiv_lcell_comb\n",
      "5\n",
      "0 stratixiv_lcell_comb\n",
      "6\n",
      "0 stratixiv_lcell_comb\n",
      "7\n",
      "0 stratixiv_lcell_comb\n",
      "8\n",
      "0 stratixiv_lcell_comb\n",
      "9\n",
      "0 stratixiv_lcell_comb\n",
      "10\n",
      "0 stratixiv_lcell_comb\n",
      "11\n",
      "0 stratixiv_lcell_comb\n",
      "12\n",
      "0 stratixiv_lcell_comb\n",
      "13\n",
      "0 stratixiv_lcell_comb\n",
      "14\n",
      "0 stratixiv_lcell_comb\n",
      "15\n",
      "0 stratixiv_lcell_comb\n",
      "16\n",
      "0 stratixiv_lcell_comb\n",
      "17\n",
      "0 stratixiv_lcell_comb\n",
      "18\n",
      "0 stratixiv_lcell_comb\n",
      "19\n",
      "0 stratixiv_lcell_comb\n",
      "20\n",
      "0 stratixiv_lcell_comb\n",
      "21\n",
      "0 stratixiv_lcell_comb\n",
      "22\n",
      "0 stratixiv_lcell_comb\n",
      "23\n",
      "0 stratixiv_lcell_comb\n",
      "24\n",
      "0 stratixiv_lcell_comb\n",
      "25\n",
      "0 stratixiv_lcell_comb\n",
      "26\n",
      "0 stratixiv_lcell_comb\n",
      "27\n",
      "0 stratixiv_lcell_comb\n",
      "28\n",
      "0 stratixiv_lcell_comb\n",
      "29\n",
      "0 stratixiv_lcell_comb\n",
      "30\n",
      "0 stratixiv_lcell_comb\n",
      "31\n",
      "0 stratixiv_lcell_comb\n",
      "32\n",
      "0 stratixiv_lcell_comb\n",
      "33\n",
      "0 stratixiv_lcell_comb\n",
      "0\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "1\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "2\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "3\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "4\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "5\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "6\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "7\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "8\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "9\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "10\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "11\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "12\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "13\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "14\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "15\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "16\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "17\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "18\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "19\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "20\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "21\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "22\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "23\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "24\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "25\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "26\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "27\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "28\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "29\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "30\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "31\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "32\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "33\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "34\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "35\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "36\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "37\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "38\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "39\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "40\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "41\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "42\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "43\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "44\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "45\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "46\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "47\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "48\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "49\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "50\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "51\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "52\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "53\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "54\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "55\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "56\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "57\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "58\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "59\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "60\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "61\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "62\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "63\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "64\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "65\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "66\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "67\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "68\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "69\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "70\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "71\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "72\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "73\n",
      "0 stratixiv_lcell_comb\n",
      "0\n",
      "0 stratixiv_lcell_comb\n",
      "1\n",
      "0 stratixiv_lcell_comb\n",
      "2\n",
      "0 stratixiv_lcell_comb\n",
      "3\n",
      "0 stratixiv_lcell_comb\n",
      "4\n",
      "0 stratixiv_lcell_comb\n",
      "5\n",
      "0 stratixiv_lcell_comb\n",
      "6\n",
      "0 stratixiv_lcell_comb\n",
      "7\n",
      "0 stratixiv_lcell_comb\n",
      "8\n",
      "0 stratixiv_lcell_comb\n",
      "9\n",
      "0 stratixiv_lcell_comb\n",
      "10\n",
      "0 stratixiv_lcell_comb\n",
      "11\n",
      "0 stratixiv_lcell_comb\n",
      "12\n",
      "0 stratixiv_lcell_comb\n",
      "13\n",
      "0 stratixiv_lcell_comb\n",
      "14\n",
      "0 stratixiv_lcell_comb\n",
      "15\n",
      "0 stratixiv_lcell_comb\n",
      "16\n",
      "0 stratixiv_lcell_comb\n",
      "17\n",
      "0 stratixiv_lcell_comb\n",
      "18\n",
      "0 stratixiv_lcell_comb\n",
      "19\n",
      "0 stratixiv_lcell_comb\n",
      "20\n",
      "0 stratixiv_lcell_comb\n",
      "21\n",
      "0 stratixiv_lcell_comb\n",
      "22\n",
      "0 stratixiv_lcell_comb\n",
      "23\n",
      "0 stratixiv_lcell_comb\n",
      "24\n",
      "0 stratixiv_lcell_comb\n",
      "25\n",
      "0 stratixiv_lcell_comb\n",
      "26\n",
      "0 stratixiv_lcell_comb\n",
      "27\n",
      "0 stratixiv_lcell_comb\n",
      "28\n",
      "0 stratixiv_lcell_comb\n",
      "29\n",
      "0 stratixiv_lcell_comb\n",
      "30\n",
      "0 stratixiv_lcell_comb\n",
      "31\n",
      "0 stratixiv_lcell_comb\n",
      "32\n",
      "0 stratixiv_lcell_comb\n",
      "33\n",
      "0 stratixiv_lcell_comb\n",
      "34\n",
      "0 stratixiv_lcell_comb\n",
      "35\n",
      "0 stratixiv_lcell_comb\n",
      "36\n",
      "0 stratixiv_lcell_comb\n",
      "37\n",
      "0 stratixiv_lcell_comb\n",
      "38\n",
      "0 stratixiv_lcell_comb\n",
      "39\n",
      "0 stratixiv_lcell_comb\n",
      "40\n",
      "0 stratixiv_lcell_comb\n",
      "41\n",
      "0 stratixiv_lcell_comb\n",
      "42\n",
      "0 stratixiv_lcell_comb\n",
      "43\n",
      "0 stratixiv_lcell_comb\n",
      "44\n",
      "0 stratixiv_lcell_comb\n",
      "45\n",
      "0 stratixiv_lcell_comb\n",
      "46\n",
      "0 stratixiv_lcell_comb\n",
      "47\n",
      "0 stratixiv_lcell_comb\n",
      "48\n",
      "0 stratixiv_lcell_comb\n",
      "49\n",
      "0 stratixiv_lcell_comb\n",
      "50\n",
      "0 stratixiv_lcell_comb\n",
      "51\n",
      "0 stratixiv_lcell_comb\n",
      "52\n",
      "0 stratixiv_lcell_comb\n",
      "53\n",
      "0 stratixiv_lcell_comb\n",
      "54\n",
      "0 stratixiv_lcell_comb\n",
      "55\n",
      "0 stratixiv_lcell_comb\n",
      "56\n",
      "0 stratixiv_lcell_comb\n",
      "57\n",
      "0 stratixiv_lcell_comb\n",
      "58\n",
      "0 stratixiv_lcell_comb\n",
      "59\n",
      "0 stratixiv_lcell_comb\n",
      "60\n",
      "0 stratixiv_lcell_comb\n",
      "61\n",
      "0 stratixiv_lcell_comb\n",
      "62\n",
      "0 stratixiv_lcell_comb\n",
      "63\n",
      "0 stratixiv_lcell_comb\n",
      "64\n",
      "0 stratixiv_lcell_comb\n",
      "65\n",
      "0 stratixiv_lcell_comb\n",
      "66\n",
      "0 stratixiv_lcell_comb\n",
      "67\n",
      "0 stratixiv_lcell_comb\n",
      "68\n",
      "0 stratixiv_lcell_comb\n",
      "69\n",
      "0 stratixiv_lcell_comb\n",
      "70\n",
      "0 stratixiv_lcell_comb\n",
      "71\n",
      "0 stratixiv_lcell_comb\n",
      "72\n",
      "0 stratixiv_lcell_comb\n",
      "73\n",
      "0 stratixiv_lcell_comb\n",
      "74\n",
      "0 stratixiv_lcell_comb\n",
      "75\n",
      "0 stratixiv_lcell_comb\n",
      "0\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "1\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "2\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "3\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "4\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "5\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "6\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "7\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "8\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "9\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "10\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "11\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "12\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "13\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "14\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "15\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "16\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "17\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "18\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "19\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "20\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "21\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "22\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "23\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "24\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "25\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "26\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "27\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "28\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "29\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "30\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "31\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "32\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "0\n",
      "0 stratixiv_lcell_comb\n",
      "1\n",
      "0 stratixiv_lcell_comb\n",
      "2\n",
      "0 stratixiv_lcell_comb\n",
      "3\n",
      "0 stratixiv_lcell_comb\n",
      "4\n",
      "0 stratixiv_lcell_comb\n",
      "5\n",
      "0 stratixiv_lcell_comb\n",
      "6\n",
      "0 stratixiv_lcell_comb\n",
      "7\n",
      "0 stratixiv_lcell_comb\n",
      "8\n",
      "0 stratixiv_lcell_comb\n",
      "9\n",
      "0 stratixiv_lcell_comb\n",
      "10\n",
      "0 stratixiv_lcell_comb\n",
      "11\n",
      "0 stratixiv_lcell_comb\n",
      "12\n",
      "0 stratixiv_lcell_comb\n",
      "13\n",
      "0 stratixiv_lcell_comb\n",
      "14\n",
      "0 stratixiv_lcell_comb\n",
      "15\n",
      "0 stratixiv_lcell_comb\n",
      "16\n",
      "0 stratixiv_lcell_comb\n",
      "17\n",
      "0 stratixiv_lcell_comb\n",
      "0\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "1\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "2\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "2 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "3 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "3\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "4\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "5\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "6\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "7\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "8\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "9\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "10\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "11\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "12\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "13\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "14\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "15\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "16\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "17\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "18\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "19\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "20\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "21\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "22\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "23\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "24\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "25\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "26\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "27\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "28\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "29\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "30\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "31\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "32\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "0\n",
      "0 stratixiv_lcell_comb\n",
      "1\n",
      "0 stratixiv_lcell_comb\n",
      "2\n",
      "0 stratixiv_lcell_comb\n",
      "3\n",
      "0 stratixiv_lcell_comb\n",
      "4\n",
      "0 stratixiv_lcell_comb\n",
      "5\n",
      "0 stratixiv_lcell_comb\n",
      "6\n",
      "0 stratixiv_lcell_comb\n",
      "7\n",
      "0 stratixiv_lcell_comb\n",
      "8\n",
      "0 stratixiv_lcell_comb\n",
      "9\n",
      "0 stratixiv_lcell_comb\n",
      "10\n",
      "0 stratixiv_lcell_comb\n",
      "11\n",
      "0 stratixiv_lcell_comb\n",
      "12\n",
      "0 stratixiv_lcell_comb\n",
      "13\n",
      "0 stratixiv_lcell_comb\n",
      "14\n",
      "0 stratixiv_lcell_comb\n",
      "15\n",
      "0 stratixiv_lcell_comb\n",
      "16\n",
      "0 stratixiv_lcell_comb\n",
      "17\n",
      "0 stratixiv_lcell_comb\n",
      "18\n",
      "0 stratixiv_lcell_comb\n",
      "19\n",
      "0 stratixiv_lcell_comb\n",
      "20\n",
      "0 stratixiv_lcell_comb\n",
      "21\n",
      "0 stratixiv_lcell_comb\n",
      "22\n",
      "0 stratixiv_lcell_comb\n",
      "23\n",
      "0 stratixiv_lcell_comb\n",
      "24\n",
      "0 stratixiv_lcell_comb\n",
      "25\n",
      "0 stratixiv_lcell_comb\n",
      "26\n",
      "0 stratixiv_lcell_comb\n",
      "27\n",
      "0 stratixiv_lcell_comb\n",
      "28\n",
      "0 stratixiv_lcell_comb\n",
      "29\n",
      "0 stratixiv_lcell_comb\n",
      "30\n",
      "0 stratixiv_lcell_comb\n",
      "31\n",
      "0 stratixiv_lcell_comb\n",
      "32\n",
      "0 stratixiv_lcell_comb\n",
      "33\n",
      "0 stratixiv_lcell_comb\n",
      "0\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "1\n",
      "0 stratixiv_lcell_comb\n",
      "2\n",
      "0 stratixiv_lcell_comb\n",
      "3\n",
      "0 stratixiv_lcell_comb\n",
      "4\n",
      "0 stratixiv_lcell_comb\n",
      "5\n",
      "0 stratixiv_lcell_comb\n",
      "6\n",
      "0 stratixiv_lcell_comb\n",
      "7\n",
      "0 stratixiv_lcell_comb\n",
      "8\n",
      "0 stratixiv_lcell_comb\n",
      "9\n",
      "0 stratixiv_lcell_comb\n",
      "10\n",
      "0 stratixiv_lcell_comb\n",
      "11\n",
      "0 stratixiv_lcell_comb\n",
      "12\n",
      "0 stratixiv_lcell_comb\n",
      "13\n",
      "0 stratixiv_lcell_comb\n",
      "14\n",
      "0 stratixiv_lcell_comb\n",
      "15\n",
      "0 stratixiv_lcell_comb\n",
      "16\n",
      "0 stratixiv_lcell_comb\n",
      "17\n",
      "0 stratixiv_lcell_comb\n",
      "18\n",
      "0 stratixiv_lcell_comb\n",
      "19\n",
      "0 stratixiv_lcell_comb\n",
      "20\n",
      "0 stratixiv_lcell_comb\n",
      "21\n",
      "0 stratixiv_lcell_comb\n",
      "22\n",
      "0 stratixiv_lcell_comb\n",
      "23\n",
      "0 stratixiv_lcell_comb\n",
      "24\n",
      "0 stratixiv_lcell_comb\n",
      "25\n",
      "0 stratixiv_lcell_comb\n",
      "26\n",
      "0 stratixiv_lcell_comb\n",
      "27\n",
      "0 stratixiv_lcell_comb\n",
      "28\n",
      "0 stratixiv_lcell_comb\n",
      "29\n",
      "0 stratixiv_lcell_comb\n",
      "30\n",
      "0 stratixiv_lcell_comb\n",
      "31\n",
      "0 stratixiv_lcell_comb\n",
      "32\n",
      "0 stratixiv_lcell_comb\n",
      "33\n",
      "0 stratixiv_lcell_comb\n",
      "0\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "1\n",
      "0 stratixiv_lcell_comb\n",
      "2\n",
      "0 stratixiv_lcell_comb\n",
      "3\n",
      "0 stratixiv_lcell_comb\n",
      "4\n",
      "0 stratixiv_lcell_comb\n",
      "5\n",
      "0 stratixiv_lcell_comb\n",
      "6\n",
      "0 stratixiv_lcell_comb\n",
      "7\n",
      "0 stratixiv_lcell_comb\n",
      "8\n",
      "0 stratixiv_lcell_comb\n",
      "9\n",
      "0 stratixiv_lcell_comb\n",
      "10\n",
      "0 stratixiv_lcell_comb\n",
      "11\n",
      "0 stratixiv_lcell_comb\n",
      "12\n",
      "0 stratixiv_lcell_comb\n",
      "13\n",
      "0 stratixiv_lcell_comb\n",
      "14\n",
      "0 stratixiv_lcell_comb\n",
      "15\n",
      "0 stratixiv_lcell_comb\n",
      "16\n",
      "0 stratixiv_lcell_comb\n",
      "0\n",
      "0 stratixiv_lcell_comb\n",
      "1 stratixiv_lcell_comb\n",
      "1\n",
      "0 stratixiv_lcell_comb\n",
      "2\n",
      "0 stratixiv_lcell_comb\n",
      "3\n",
      "0 stratixiv_lcell_comb\n",
      "4\n",
      "0 stratixiv_lcell_comb\n",
      "5\n",
      "0 stratixiv_lcell_comb\n",
      "6\n",
      "0 stratixiv_lcell_comb\n",
      "7\n",
      "0 stratixiv_lcell_comb\n",
      "8\n",
      "0 stratixiv_lcell_comb\n",
      "9\n",
      "0 stratixiv_lcell_comb\n",
      "10\n",
      "0 stratixiv_lcell_comb\n",
      "11\n",
      "0 stratixiv_lcell_comb\n",
      "12\n",
      "0 stratixiv_lcell_comb\n",
      "13\n",
      "0 stratixiv_lcell_comb\n",
      "14\n",
      "0 stratixiv_lcell_comb\n",
      "15\n",
      "0 stratixiv_lcell_comb\n",
      "16\n",
      "0 stratixiv_lcell_comb\n",
      "0\n",
      "0 stratixiv_lcell_comb\n",
      "1\n",
      "0 stratixiv_lcell_comb\n",
      "2\n",
      "0 stratixiv_lcell_comb\n",
      "3\n",
      "0 stratixiv_lcell_comb\n",
      "4\n",
      "0 stratixiv_lcell_comb\n",
      "5\n",
      "0 stratixiv_lcell_comb\n",
      "0\n",
      "0 stratixiv_lcell_comb\n",
      "1\n",
      "0 stratixiv_lcell_comb\n",
      "2\n",
      "0 stratixiv_lcell_comb\n",
      "3\n",
      "0 stratixiv_lcell_comb\n",
      "4\n",
      "0 stratixiv_lcell_comb\n",
      "5\n",
      "0 stratixiv_lcell_comb\n",
      "6\n",
      "0 stratixiv_lcell_comb\n",
      "7\n",
      "0 stratixiv_lcell_comb\n",
      "8\n",
      "0 stratixiv_lcell_comb\n",
      "9\n",
      "0 stratixiv_lcell_comb\n",
      "10\n",
      "0 stratixiv_lcell_comb\n",
      "11\n",
      "0 stratixiv_lcell_comb\n",
      "12\n",
      "0 stratixiv_lcell_comb\n",
      "13\n",
      "0 stratixiv_lcell_comb\n",
      "14\n",
      "0 stratixiv_lcell_comb\n",
      "15\n",
      "0 stratixiv_lcell_comb\n",
      "16\n",
      "0 stratixiv_lcell_comb\n",
      "17\n",
      "0 stratixiv_lcell_comb\n",
      "18\n",
      "0 stratixiv_lcell_comb\n",
      "19\n",
      "0 stratixiv_lcell_comb\n",
      "20\n",
      "0 stratixiv_lcell_comb\n",
      "21\n",
      "0 stratixiv_lcell_comb\n",
      "22\n",
      "0 stratixiv_lcell_comb\n",
      "23\n",
      "0 stratixiv_lcell_comb\n",
      "24\n",
      "0 stratixiv_lcell_comb\n",
      "25\n",
      "0 stratixiv_lcell_comb\n",
      "26\n",
      "0 stratixiv_lcell_comb\n",
      "27\n",
      "0 stratixiv_lcell_comb\n",
      "28\n",
      "0 stratixiv_lcell_comb\n",
      "29\n",
      "0 stratixiv_lcell_comb\n",
      "30\n",
      "0 stratixiv_lcell_comb\n",
      "31\n",
      "0 stratixiv_lcell_comb\n",
      "32\n",
      "0 stratixiv_lcell_comb\n",
      "33\n",
      "0 stratixiv_lcell_comb\n"
     ]
    }
   ],
   "source": [
    "for carry_chain in carry_chains:\n",
    "    for i, block_num in enumerate(carry_chain):\n",
    "        print(i)\n",
    "        dfs_search(block_num, block_graph, net_graph)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9cea51b0",
   "metadata": {},
   "source": [
    "### Write GNL file"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3f2466ac",
   "metadata": {},
   "source": [
    "GNL file: library description and circuit description"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "58289da5",
   "metadata": {},
   "source": [
    "Maak gates library op basis van de subckt collectie\n",
    "\\\n",
    "Carry chains verwijderen\n",
    "\\\n",
    "vcc en gnd poorten verwijderen"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 23,
   "id": "4d1b554d",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "(array([0.4 , 0.45, 0.5 , 0.55, 0.6 ]),\n",
       " array([0.5       , 0.70710678, 1.        , 1.41421356, 2.        ]))"
      ]
     },
     "execution_count": 23,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "q = 0.5\n",
    "rent_exps = np.arange(0.4, 0.65, 0.05)\n",
    "size_factors = np.logspace(-1,1, num=5, base=2)\n",
    "rent_exps, size_factors"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 42,
   "id": "2d3b45e7",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "(0.5, 0.7071067811865476)"
      ]
     },
     "execution_count": 42,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "rent_exp = rent_exps[2]\n",
    "size_factor = size_factors[1]\n",
    "rent_exp, size_factor"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 46,
   "id": "bb01f381",
   "metadata": {},
   "outputs": [],
   "source": [
    "for rent_exp in rent_exps:\n",
    "    for size_factor in size_factors:\n",
    "        subckt_instances.count_resized = subckt_instances.count.copy()\n",
    "        for subckt_name, count in subckt_instances.count_resized.items():\n",
    "            subckt_instances.count_resized[subckt_name] = math.ceil(count*size_factor)\n",
    "\n",
    "        bm_folder = '../benchmarks/'\n",
    "        file_name_gnl = file_name + f'_gnl_r{rent_exp:.2f}_q{q:.1f}_s{size_factor:.2f}'\n",
    "        file_name_hnl = file_name_gnl +'.hnl'\n",
    "        path_gnl_file = os.path.join(bm_folder,'gnl' ,file_name_gnl +'.gnl')\n",
    "        path_hnl = os.path.join(bm_folder,'hnl' ,file_name_hnl)\n",
    "        path_blif = os.path.join(bm_folder, 'blif',file_name_hnl +'.blif')\n",
    "\n",
    "        gnl = '../GNL/cmake-build-debug/GNL'\n",
    "\n",
    "        gates_library = {}\n",
    "        for subckt_name, count in subckt_instances.count_resized.items():\n",
    "            if count:\n",
    "                subckt = subckt_instances.subckts[subckt_name]\n",
    "                no_inputs = sum([port_label == PortLabel.GNL for port_label in subckt.in_ports.values()])\n",
    "                no_outputs = sum([port_label == PortLabel.GNL for port_label in subckt.out_ports.values()])\n",
    "                latch = subckt.type == 'dffeas'\n",
    "                gates_library[subckt_name] = {'inputs': no_inputs, 'outputs': no_outputs, 'latch': latch, 'count' : count}\n",
    "\n",
    "        size_r2 = sum(list(subckt_instances.count_resized.values()))\n",
    "        size_r1 = int(size_r2*0.8)\n",
    "\n",
    "        circuit = {\n",
    "            'latches': 0,\n",
    "            'gates_distribution': [gate['count'] for gate in gates_library.values()],\n",
    "            'rent_characteristics': [#{'size': 30, 'p': 0.5, 'q': 0.6}, \n",
    "                                     {'size': size_r1, 'p': rent_exp, 'q': q}, \n",
    "                                     {'size': size_r2, 'I': int(len(inputs_main)*size_factor), 'O': int(len(outputs_main)*size_factor)}]\n",
    "        }\n",
    "        circuit['rent_characteristics'][-1]['size'] = circuit['latches'] + sum(circuit['gates_distribution'])\n",
    "\n",
    "        lines = []\n",
    "        lines.append('[library]')\n",
    "        lines.append('name=lib')\n",
    "        # lines.append('latch=dff 1 1')\n",
    "        for gate_name, gate in gates_library.items():\n",
    "            if gate['latch']:\n",
    "                lines.append('latch=' + gate_name + ' ' + str(gate['inputs']) + ' ' + str(gate['outputs']))\n",
    "            else:\n",
    "                lines.append('gate=' + gate_name + ' ' + str(gate['inputs']) + ' ' + str(gate['outputs']))\n",
    "\n",
    "        lines.append('\\n')\n",
    "        lines.append('[circuit]')\n",
    "        lines.append('name=' + file_name_hnl)\n",
    "        lines.append('libraries=lib')\n",
    "        lines.append('distribution=' + ' '.join([str(val) for val in circuit['gates_distribution']]))\n",
    "        for rent in circuit['rent_characteristics']:\n",
    "            for key, value in rent.items():\n",
    "                lines.append(key+'='+str(value))\n",
    "\n",
    "        file1 = open(path_gnl_file, 'w')\n",
    "        lines = file1.writelines([entry + '\\n' for entry in lines])\n",
    "        file1.close()\n",
    "\n",
    "        ### Run GNL\n",
    "\n",
    "        gnl = '../GNL/cmake-build-debug/GNL'\n",
    "        path_gnl_file = os.path.join(bm_folder,'gnl' ,file_name_gnl +'.gnl')\n",
    "        subprocess.run([gnl, path_gnl_file], capture_output=True)\n",
    "        shutil.move(file_name_hnl+'.hnl', path_hnl)\n",
    "\n",
    "        ### Convert HNL to blif\n",
    "\n",
    "        file1 = open(path_hnl, 'r')\n",
    "        lines = file1.readlines()\n",
    "        file1.close()\n",
    "\n",
    "        circuit_index = [i for i, line in enumerate(lines) if 'circuit' in line and not '#' in line][0]\n",
    "        circuit_inputs = lines[circuit_index + 1]\n",
    "        circuit_outputs = lines[circuit_index + 2]\n",
    "        block_lines = lines[circuit_index + 3 : -1]\n",
    "\n",
    "        ### Build netlist\n",
    "\n",
    "        gen_netlist = Netlist()\n",
    "\n",
    "        ##### Add blocks and gnl generated datapaths\n",
    "\n",
    "        for block_line in block_lines:\n",
    "            split = block_line.strip().split()\n",
    "            subckt_name = split[0]\n",
    "\n",
    "            subckt = subckt_instances.subckts[subckt_name]\n",
    "            type_ = subckt.type\n",
    "            block = Block(type_, subckt_name, {}, [], {})\n",
    "            assert block.inputs == {}\n",
    "\n",
    "            data_input_ports = [port for port, label in subckt.in_ports.items() if label == PortLabel.GNL]\n",
    "            data_output_ports = [port for port, label in subckt.out_ports.items() if label == PortLabel.GNL]\n",
    "\n",
    "            subckt_io = split[1:]\n",
    "            assert len(subckt_io) == len(data_input_ports) + len(data_output_ports)\n",
    "            data_input_nets = subckt_io[:len(data_input_ports)]\n",
    "            data_output_nets = subckt_io[-len(data_output_ports):]\n",
    "\n",
    "            for port, net in zip(data_input_ports, data_input_nets):\n",
    "                block.add_input(port, net)\n",
    "\n",
    "            for port, net in zip(data_output_ports, data_output_nets):\n",
    "                block.add_output(port, net)        \n",
    "\n",
    "            for clk_port in subckt.clocks:\n",
    "                block.add_clk_port(clk_port)\n",
    "\n",
    "            gen_netlist.add_block(block)\n",
    "\n",
    "        ##### RAM make new signatures\n",
    "\n",
    "        for sub_type in ram_ctrl_signatures.keys():\n",
    "            num_blocks = len(gen_netlist.get_blocks_with_sub_type(sub_type))\n",
    "            num_blocks_org = sum(ram_ctrl_signatures_counts[sub_type])\n",
    "            num_blocks_extra = num_blocks - num_blocks_org\n",
    "            if num_blocks_extra > 0:\n",
    "                max_num_blocks = max(ram_ctrl_signatures_counts[sub_type])\n",
    "                #Fill all signature counts to max value\n",
    "                for i, count in enumerate(ram_ctrl_signatures_counts[sub_type]):\n",
    "                    if count < max_num_blocks and num_blocks_extra > 0:\n",
    "                        x = min(num_blocks_extra, max_num_blocks - count)\n",
    "                        num_blocks_extra -= x\n",
    "                        ram_ctrl_signatures_counts[sub_type][i] += x\n",
    "                #Make signature model\n",
    "                ram_ctrl_signature = ram_ctrl_signatures[sub_type]\n",
    "                signature_model = ram_ctrl_signature[0].copy()\n",
    "                for signature in ram_ctrl_signature:\n",
    "                    for port, net in signature.items():\n",
    "                        if signature_model[port] != net:\n",
    "                            signature_model[port] = ''\n",
    "                i = 0\n",
    "                while num_blocks_extra:\n",
    "                    i+=1\n",
    "                    if num_blocks_extra > max_num_blocks:\n",
    "                        num_blocks_extra -= max_num_blocks\n",
    "                        ram_ctrl_signatures_counts[sub_type].append(max_num_blocks)\n",
    "                    else:\n",
    "                        ram_ctrl_signatures_counts[sub_type].append(num_blocks_extra)\n",
    "                        num_blocks_extra = 0\n",
    "                    ram_ctrl_signature\n",
    "                    new_signature = signature_model.copy()\n",
    "                    for port, net in new_signature.items():\n",
    "                        if net == '':\n",
    "                            net = f'net_{sub_type}_{port}_{i}'\n",
    "                            new_signature[port] = net\n",
    "                            ctrl_nets.add(net)\n",
    "                    ram_ctrl_signatures[sub_type].append(new_signature)\n",
    "\n",
    "        ##### Give control nets random sources, decoupled by a dffeas\n",
    "\n",
    "        for sub_type, subckt in subckt_instances.subckts.items():\n",
    "            if subckt.type == 'dffeas':\n",
    "                if len(subckt.in_ports) == 1:\n",
    "                    std_dffeas_subckt_name = sub_type\n",
    "                    std_dffeas_clks = subckt.clocks\n",
    "                    std_dffeas_in_port = list(subckt.in_ports)[0]\n",
    "                    std_dffeas_out_port = list(subckt.out_ports)[0]\n",
    "\n",
    "        nets = list(gen_netlist.get_net_graph())\n",
    "        ctrl_net_sources = dict(zip(ctrl_nets, sample(nets, len(ctrl_nets))))\n",
    "\n",
    "        ##### Add blocks constant nets and ctrl nets\n",
    "\n",
    "\n",
    "        ##### LAB and MAC\n",
    "\n",
    "        used_ctrl_nets = set()\n",
    "        for block in gen_netlist.blocks:\n",
    "            label = subckt_instances.subckts[block.sub_type].label\n",
    "            if label == SubcktLabel.LAB or label == SubcktLabel.MAC:\n",
    "                for port, label in subckt_instances.subckts[block.sub_type].in_ports.items():\n",
    "                    if label == PortLabel.CONSTANT:\n",
    "                        net = constant_ports[port]\n",
    "                        block.add_input(port, net)\n",
    "                    if label == PortLabel.CTRL:\n",
    "                        distr = list(ctrl_ports_nets[port].values())\n",
    "                        distr = np.array(distr)/sum(distr)\n",
    "                        net = choice(list(ctrl_ports_nets[port].keys()), 1,\n",
    "                                      p=distr)[0]\n",
    "                        used_ctrl_nets.add(net)\n",
    "                        block.add_input(port, net)\n",
    "\n",
    "        ##### RAM\n",
    "\n",
    "        ram_blocks_per_subckt = defaultdict(list)\n",
    "        for sub_type in ram_ctrl_signatures.keys():\n",
    "            for block in gen_netlist.get_blocks_with_sub_type(sub_type):\n",
    "                ram_blocks_per_subckt[sub_type].append(block)\n",
    "        #     assert len(ram_blocks_per_subckt[sub_type]) == sum(ram_ctrl_signatures_counts[sub_type])\n",
    "\n",
    "            binned_blocks = np.split(ram_blocks_per_subckt[sub_type], np.cumsum(ram_ctrl_signatures_counts[sub_type])[:-1])\n",
    "\n",
    "            assert len(binned_blocks) == len(ram_ctrl_signatures[sub_type])\n",
    "\n",
    "            for blocks, signature in zip(binned_blocks, ram_ctrl_signatures[sub_type]):\n",
    "                for block in blocks:\n",
    "                    for port, net in signature.items():\n",
    "                        block.add_input(port, net)\n",
    "                        used_ctrl_nets.add(net)\n",
    "\n",
    "        ##### Add source flip flops to ctrl nets\n",
    "\n",
    "        for ctrl_net in used_ctrl_nets:\n",
    "            if ctrl_net in ctrl_net_sources:\n",
    "                source_net = ctrl_net_sources[ctrl_net]\n",
    "                ff_block = Block('dffeas', std_dffeas_subckt_name,\n",
    "                             {std_dffeas_in_port: source_net},\n",
    "                             std_dffeas_clks,\n",
    "                             {std_dffeas_out_port:ctrl_net}\n",
    "                            )\n",
    "                gen_netlist.add_block(ff_block)\n",
    "\n",
    "        ##### Add carry chain ports\n",
    "\n",
    "        ##### Build combinational netgraph\n",
    "\n",
    "        class NetGraph:\n",
    "\n",
    "                def __init__(self, vertices):\n",
    "                    # No. of vertices\n",
    "                    self.V = len(vertices)\n",
    "\n",
    "                    # default dictionary to store graph\n",
    "                    self.graph = defaultdict(list)\n",
    "\n",
    "                    self.Time = 0\n",
    "\n",
    "                    self.vertice_to_alias = dict(zip(list(vertices), np.arange(len(vertices))))\n",
    "                    self.alias_to_vertice = dict(zip(np.arange(len(vertices)), list(vertices)))\n",
    "                    assert self.vertice_to_alias[self.alias_to_vertice[100]] == 100\n",
    "\n",
    "                # function to add an edge to graph\n",
    "                def addEdge(self, u, v):\n",
    "                    self.graph[self.vertice_to_alias[u]].append(self.vertice_to_alias[v])\n",
    "\n",
    "\n",
    "                # Prints all not yet visited vertices reachable from s\n",
    "                def DFS(self, s):           # prints all vertices in DFS manner from a given source.\n",
    "                                            # Initially mark all vertices as not visited\n",
    "                    visited = [False for i in range(self.V)]\n",
    "\n",
    "                    # Create a stack for DFS\n",
    "                    stack = []\n",
    "\n",
    "                    # Push the current source node.\n",
    "                    stack.append(s)\n",
    "\n",
    "                    # Descendants\n",
    "                    descendants = []\n",
    "\n",
    "                    while (len(stack)):\n",
    "                        # Pop a vertex from stack and print it\n",
    "                        s = stack[-1]\n",
    "                        stack.pop()\n",
    "\n",
    "                        # Stack may contain same vertex twice. So\n",
    "                        # we need to print the popped item only\n",
    "                        # if it is not visited.\n",
    "                        if (not visited[s]):\n",
    "                            descendants.append(s)\n",
    "                            visited[s] = True\n",
    "\n",
    "                        # Get all adjacent vertices of the popped vertex s\n",
    "                        # If a adjacent has not been visited, then push it\n",
    "                        # to the stack.\n",
    "                        for node in self.graph[s]:\n",
    "                            if (not visited[node]):\n",
    "                                stack.append(node)\n",
    "\n",
    "                    return descendants\n",
    "\n",
    "                def get_descendants(self, u):\n",
    "                    visited = [False] * (self.V)\n",
    "                    u = self.vertice_to_alias[u]\n",
    "                    descendants = self.DFS(u)\n",
    "                    descendants.remove(u)\n",
    "                    return [self.alias_to_vertice[v] for v in descendants]\n",
    "\n",
    "\n",
    "        blocks_comb_subset = []\n",
    "        block_in_comb_subset = defaultdict(bool)\n",
    "        for block in gen_netlist.get_block_graph():\n",
    "            if block.type != 'dffeas':\n",
    "                blocks_comb_subset.append(block)\n",
    "                block_in_comb_subset[block] = True\n",
    "\n",
    "        net_graph = NetGraph(blocks_comb_subset)\n",
    "        gen_netlist.net_graph()\n",
    "        net_blocks = gen_netlist.get_net_graph()\n",
    "        blocks= gen_netlist.get_block_graph()\n",
    "        for source_sinks in net_blocks.values():\n",
    "            block_num = source_sinks['source']\n",
    "            if block_num != []:\n",
    "                source_num = list(block_num[0])[0]\n",
    "                source = blocks[source_num]\n",
    "                if block_in_comb_subset[source]:\n",
    "                    for block_num in source_sinks['sinks']:\n",
    "                        sink_num = list(block_num)[0]\n",
    "                        sink = blocks[sink_num]\n",
    "                        if block_in_comb_subset[sink]:\n",
    "                            net_graph.addEdge(source, sink)\n",
    "\n",
    "        ##### collect carry chain blocks and group them\n",
    "\n",
    "        simple_chain_blocks = []\n",
    "        double_chain_blocks = []\n",
    "        for block in gen_netlist.get_block_graph():\n",
    "            if block.sub_type in simple_chain_subckt_names:\n",
    "                simple_chain_blocks.append(block)\n",
    "            if block.sub_type in double_chain_subckt_names:\n",
    "                double_chain_blocks.append(block)\n",
    "\n",
    "        cc_distribution_simple_resized = cc_distribution_simple.copy()\n",
    "        for i in range(int(len(cc_distribution_simple) * size_factor) - len(cc_distribution_simple_resized)):\n",
    "            cc_distribution_simple_resized.append(int(np.mean(cc_distribution_simple)))\n",
    "\n",
    "        cc_distribution_double_resized = cc_distribution_double.copy()\n",
    "        for i in range(int(len(cc_distribution_double) * size_factor) - len(cc_distribution_double_resized)):\n",
    "            cc_distribution_double_resized.append(int(np.mean(cc_distribution_double)))\n",
    "\n",
    "        simple_chains = []\n",
    "        double_chains = []\n",
    "\n",
    "        simple_chain_numbers = choice(np.arange(len(cc_distribution_simple_resized)), len(simple_chain_blocks), p=np.array(cc_distribution_simple_resized)/sum(cc_distribution_simple_resized))\n",
    "        double_chain_numbers = choice(np.arange(len(cc_distribution_double_resized)), len(double_chain_blocks), p=np.array(cc_distribution_double_resized)/sum(cc_distribution_double_resized))\n",
    "\n",
    "        simple_chains = [[] for i in range(len(cc_distribution_simple_resized))]\n",
    "        for chain_number, block in zip(simple_chain_numbers, simple_chain_blocks):\n",
    "            simple_chains[chain_number].append(block)\n",
    "\n",
    "\n",
    "        double_chains = [[] for i in range(len(cc_distribution_double_resized))]\n",
    "        for chain_number, block in zip(double_chain_numbers, double_chain_blocks):\n",
    "            double_chains[chain_number].append(block) \n",
    "\n",
    "        [len(simple_chain) for simple_chain in simple_chains], [len(double_chain) for double_chain in double_chains]\n",
    "\n",
    "        len(simple_chains), len(double_chains)\n",
    "\n",
    "        ##### Order carry chains\n",
    "\n",
    "        def chain_desc(chain):\n",
    "            chain_desc = defaultdict(list)\n",
    "            for block in chain:\n",
    "                descendants = [v for v in net_graph.get_descendants(block)]\n",
    "                descendants = [descendant for descendant in descendants if descendant in chain]\n",
    "                chain_desc[block] = descendants\n",
    "            return chain_desc\n",
    "\n",
    "        # Find block without descendants\n",
    "        # Remove block from chain\n",
    "        # Remove block from other other descendant lists\n",
    "        def order_chain(chain_desc):\n",
    "            chain_desc = chain_desc.copy()\n",
    "            unordered = list(chain_desc)\n",
    "            reverse_ordered = []\n",
    "            while unordered != []:\n",
    "                for block in unordered:\n",
    "                    if chain_desc[block] == []:\n",
    "                        break\n",
    "                reverse_ordered.append(block)\n",
    "                unordered.remove(block)\n",
    "                for u in chain_desc.keys():\n",
    "                    chain_desc[u] = [v for v in chain_desc[u] if v != block]\n",
    "            reverse_ordered.reverse()\n",
    "            return(reverse_ordered)\n",
    "\n",
    "        chain_blocks_unordered = [block for chain in simple_chains + double_chains for block in chain]\n",
    "        chain_blocks_ordered = order_chain(chain_desc(chain_blocks_unordered))\n",
    "\n",
    "        ordered_simple_chains = []\n",
    "        for chain in simple_chains:\n",
    "            ordered_simple_chains.append([block for block in chain_blocks_ordered if block in chain])\n",
    "        ordered_double_chains = []\n",
    "        for chain in double_chains:\n",
    "            ordered_double_chains.append([block for block in chain_blocks_ordered if block in chain])\n",
    "\n",
    "        ###### Wire carry chains\n",
    "\n",
    "        decoupled_input_nets = set()\n",
    "        for i, chain in enumerate(ordered_simple_chains):\n",
    "            net_carry = 'gnd'\n",
    "            for j, block in enumerate(chain):\n",
    "                # decouple inputs and outputs\n",
    "                for input_port, input_net in block.inputs.items():\n",
    "                    if not input_net in decoupled_input_nets:\n",
    "                        decoupled_input_net = input_net + '_ffi'\n",
    "                        block.add_input(input_port, decoupled_input_net)\n",
    "                        ff_block = Block('dffeas', std_dffeas_subckt_name,\n",
    "                                 {std_dffeas_in_port: input_net},\n",
    "                                 std_dffeas_clks,\n",
    "                                 {std_dffeas_out_port:decoupled_input_net}\n",
    "                                )\n",
    "                        gen_netlist.add_block(ff_block)\n",
    "                        decoupled_input_nets.add(input_net)\n",
    "\n",
    "                for output_port, output_net in block.outputs.items():\n",
    "                    decoupled_output_net = output_net + '_ffo'\n",
    "                    block.add_output(output_port, decoupled_output_net)\n",
    "                    ff_block = Block('dffeas', std_dffeas_subckt_name,\n",
    "                             {std_dffeas_in_port: decoupled_output_net},\n",
    "                             std_dffeas_clks,\n",
    "                             {std_dffeas_out_port:output_net}\n",
    "                            )\n",
    "                    gen_netlist.add_block(ff_block)\n",
    "\n",
    "                block.add_input('cin', net_carry)\n",
    "                if block != chain[-1]:\n",
    "                    net_carry = f'carry_s{i:03}_{j:03}'\n",
    "                    block.add_output('cout', net_carry)\n",
    "\n",
    "\n",
    "        for i, chain in enumerate(ordered_double_chains):\n",
    "            net_carry = 'gnd'\n",
    "            net_share = 'gnd'\n",
    "            for j, block in enumerate(chain):\n",
    "                # decouple inputs and outputs\n",
    "                for input_port, input_net in block.inputs.items():\n",
    "                    if not input_net in decoupled_input_nets:\n",
    "                        decoupled_input_net = input_net + '_ffi'\n",
    "                        block.add_input(input_port, decoupled_input_net)\n",
    "                        ff_block = Block('dffeas', std_dffeas_subckt_name,\n",
    "                                 {std_dffeas_in_port: input_net},\n",
    "                                 std_dffeas_clks,\n",
    "                                 {std_dffeas_out_port:decoupled_input_net}\n",
    "                                )\n",
    "                        decoupled_input_nets.add(input_net)\n",
    "                        gen_netlist.add_block(ff_block)\n",
    "\n",
    "                for output_port, output_net in block.outputs.items():\n",
    "                    decoupled_output_net = output_net + '_ffo'\n",
    "                    block.add_output(output_port, decoupled_output_net)\n",
    "                    ff_block = Block('dffeas', std_dffeas_subckt_name,\n",
    "                             {std_dffeas_in_port: decoupled_output_net},\n",
    "                             std_dffeas_clks,\n",
    "                             {std_dffeas_out_port:output_net}\n",
    "                            )\n",
    "                    gen_netlist.add_block(ff_block)\n",
    "\n",
    "                block.add_input('cin', net_carry)\n",
    "                block.add_input('sharein', net_share)\n",
    "\n",
    "                if block != chain[-1]:\n",
    "                    net_carry = f'carry_d{i:03}_{j:03}'\n",
    "                    net_share = f'share_d{i:03}_{j:03}'\n",
    "                    block.add_output('cout', net_carry)\n",
    "                    block.add_output('shareout', net_share)\n",
    "\n",
    "        ##### Add flip flops to carry chain driving inputs\n",
    "\n",
    "        ##### Check depth datainputs carry chains\n",
    "\n",
    "        # block_graph = gen_netlist.get_block_graph()\n",
    "        # net_graph = gen_netlist.get_net_graph()\n",
    "\n",
    "        # for carry_chain in ordered_simple_chains:\n",
    "        #     for i, block in enumerate(carry_chain):\n",
    "        #         block_num = block_graph.index(block)\n",
    "        #         print('new search', i, block_num)\n",
    "        #         dfs_search(block_num, block_graph, net_graph)\n",
    "\n",
    "        ### Convert netlist to blif\n",
    "\n",
    "        lines_out = []\n",
    "\n",
    "        lines_out.append('.model top')\n",
    "        lines_out.append('.inputs ' + ' '.join(circuit_inputs.split()[1:])+ ' gclk')\n",
    "        lines_out.append('.outputs ' + ' '.join(circuit_outputs.split()[1:]))\n",
    "\n",
    "        lines_out.append('\\n.names gnd')\n",
    "        lines_out.append('0')\n",
    "        lines_out.append('\\n.names vcc')\n",
    "        lines_out.append('1\\n')\n",
    "\n",
    "\n",
    "        for block in gen_netlist.get_block_graph():\n",
    "            line = f'.subckt {block.type}'\n",
    "            for port, net in block.inputs.items():\n",
    "                line += f' {port}={net}'\n",
    "            for clk_port in block.clocks:\n",
    "                line += f' {clk_port}=gclk'\n",
    "            for port, net in block.outputs.items():\n",
    "                line += f' {port}={net}'\n",
    "\n",
    "            lines_out.append(line)\n",
    "            lines_out.append('')\n",
    "\n",
    "        lines_out.append('.end')\n",
    "\n",
    "        for subckt_model in subckt_models:\n",
    "            lines_out.append('')\n",
    "            lines_out.extend([line.strip('\\n').strip('\\n') for line in subckt_model])\n",
    "\n",
    "        file1 = open(path_blif, 'w')\n",
    "        lines = file1.writelines([entry + '\\n' for entry in lines_out])\n",
    "        file1.close()\n",
    "\n",
    "        path_blif"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "c50035b0",
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.10"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
