vendor_name = ModelSim
source_file = 1, E:/______TEST4/mist/MSX.sv
source_file = 1, E:/______TEST4/mist/rtc_mist.vhd
source_file = 1, E:/______TEST4/T80/T80.qip
source_file = 1, E:/______TEST4/T80/GBse.vhd
source_file = 1, E:/______TEST4/T80/T80pa.vhd
source_file = 1, E:/______TEST4/T80/T80s.vhd
source_file = 1, E:/______TEST4/T80/T80se.vhd
source_file = 1, E:/______TEST4/T80/T80a.vhd
source_file = 1, E:/______TEST4/T80/T80as.vhd
source_file = 1, E:/______TEST4/T80/T80sed.vhd
source_file = 1, E:/______TEST4/T80/T8080se.vhd
source_file = 1, E:/______TEST4/T80/T80_Reg.vhd
source_file = 1, E:/______TEST4/T80/T80_MCode.vhd
source_file = 1, E:/______TEST4/T80/T80_ALU.vhd
source_file = 1, E:/______TEST4/T80/T80.vhd
source_file = 1, E:/______TEST4/T80/T80_Pack.vhd
source_file = 1, E:/______TEST4/mist/mist-modules/mist.qip
source_file = 1, E:/______TEST4/mist/mist-modules/mist.vhd
source_file = 1, E:/______TEST4/mist/mist-modules/user_io.v
source_file = 1, E:/______TEST4/mist/mist-modules/data_io.v
source_file = 1, E:/______TEST4/mist/mist-modules/mist_video.v
source_file = 1, E:/______TEST4/mist/mist-modules/scandoubler.v
source_file = 1, E:/______TEST4/mist/mist-modules/osd.v
source_file = 1, E:/______TEST4/mist/mist-modules/arcade_inputs.v
source_file = 1, E:/______TEST4/mist/mist-modules/rgb2ypbpr.v
source_file = 1, E:/______TEST4/mist/mist-modules/cofi.sv
source_file = 1, E:/______TEST4/mist/mist-modules/sd_card.v
source_file = 1, E:/______TEST4/mist/mist-modules/ide.v
source_file = 1, E:/______TEST4/mist/mist-modules/ide_fifo.v
source_file = 1, E:/______TEST4/mist/mist-modules/cdda_fifo.v
source_file = 1, E:/______TEST4/mist/mist-modules/dac.vhd
source_file = 1, E:/______TEST4/mist/pll.qip
source_file = 1, E:/______TEST4/mist/pll.vhd
source_file = 1, E:/______TEST4/esemsx3/emsx.qip
source_file = 1, E:/______TEST4/esemsx3/src/video/vdp.vhd
source_file = 1, E:/______TEST4/esemsx3/src/video/vdp_colordec.vhd
source_file = 1, E:/______TEST4/esemsx3/src/video/vdp_command.vhd
source_file = 1, E:/______TEST4/esemsx3/src/video/vdp_doublebuf.vhd
source_file = 1, E:/______TEST4/esemsx3/src/video/vdp_graphic123m.vhd
source_file = 1, E:/______TEST4/esemsx3/src/video/vdp_graphic4567.vhd
source_file = 1, E:/______TEST4/esemsx3/src/video/vdp_hvcounter.vhd
source_file = 1, E:/______TEST4/esemsx3/src/video/vdp_interrupt.vhd
source_file = 1, E:/______TEST4/esemsx3/src/video/vdp_linebuf.vhd
source_file = 1, E:/______TEST4/esemsx3/src/video/vdp_ntsc_pal.vhd
source_file = 1, E:/______TEST4/esemsx3/src/video/vdp_package.vhd
source_file = 1, E:/______TEST4/esemsx3/src/video/vdp_register.vhd
source_file = 1, E:/______TEST4/esemsx3/src/video/vdp_spinforam.vhd
source_file = 1, E:/______TEST4/esemsx3/src/video/vdp_sprite.vhd
source_file = 1, E:/______TEST4/esemsx3/src/video/vdp_ssg.vhd
source_file = 1, E:/______TEST4/esemsx3/src/video/vdp_text12.vhd
source_file = 1, E:/______TEST4/esemsx3/src/video/vdp_vga.vhd
source_file = 1, E:/______TEST4/esemsx3/src/video/vdp_wait_control.vhd
source_file = 1, E:/______TEST4/esemsx3/src/video/vencode.vhd
source_file = 1, E:/______TEST4/esemsx3/src/sound/scc/megaram.vhd
source_file = 1, E:/______TEST4/esemsx3/src/sound/scc/scc_wave.vhd
source_file = 1, E:/______TEST4/esemsx3/src/sound/psg/psg.vhd
source_file = 1, E:/______TEST4/esemsx3/src/sound/psg/psg_wave.vhd
source_file = 1, E:/______TEST4/esemsx3/src/sound/opll/vm2413/AttackTable.vhd
source_file = 1, E:/______TEST4/esemsx3/src/sound/opll/vm2413/Controller.vhd
source_file = 1, E:/______TEST4/esemsx3/src/sound/opll/vm2413/EnvelopeGenerator.vhd
source_file = 1, E:/______TEST4/esemsx3/src/sound/opll/vm2413/EnvelopeMemory.vhd
source_file = 1, E:/______TEST4/esemsx3/src/sound/opll/vm2413/FeedbackMemory.vhd
source_file = 1, E:/______TEST4/esemsx3/src/sound/opll/vm2413/LinearTable.vhd
source_file = 1, E:/______TEST4/esemsx3/src/sound/opll/vm2413/Operator.vhd
source_file = 1, E:/______TEST4/esemsx3/src/sound/opll/vm2413/Opll.vhd
source_file = 1, E:/______TEST4/esemsx3/src/sound/opll/vm2413/OutputGenerator.vhd
source_file = 1, E:/______TEST4/esemsx3/src/sound/opll/vm2413/OutputMemory.vhd
source_file = 1, E:/______TEST4/esemsx3/src/sound/opll/vm2413/PhaseGenerator.vhd
source_file = 1, E:/______TEST4/esemsx3/src/sound/opll/vm2413/PhaseMemory.vhd
source_file = 1, E:/______TEST4/esemsx3/src/sound/opll/vm2413/RegisterMemory.vhd
source_file = 1, E:/______TEST4/esemsx3/src/sound/opll/vm2413/SineTable.vhd
source_file = 1, E:/______TEST4/esemsx3/src/sound/opll/vm2413/SlotCounter.vhd
source_file = 1, E:/______TEST4/esemsx3/src/sound/opll/vm2413/TemporalMixer.vhd
source_file = 1, E:/______TEST4/esemsx3/src/sound/opll/vm2413/vm2413.vhd
source_file = 1, E:/______TEST4/esemsx3/src/sound/opll/vm2413/VoiceMemory.vhd
source_file = 1, E:/______TEST4/esemsx3/src/sound/opll/vm2413/VoiceRom.vhd
source_file = 1, E:/______TEST4/esemsx3/src/sound/opll/eseopll.vhd
source_file = 1, E:/______TEST4/esemsx3/src/sound/lpf/lpf.vhd
source_file = 1, E:/______TEST4/esemsx3/src/sound/filter/esefir5.vhd
source_file = 1, E:/______TEST4/esemsx3/src/sound/filter/tapram.vhd
source_file = 1, E:/______TEST4/esemsx3/src/sound/dac/esepwm.vhd
source_file = 1, E:/______TEST4/esemsx3/src/sound/tr_pcm/tr_pcm.v
source_file = 1, E:/______TEST4/esemsx3/src/peripheral/eseps2.vhd
source_file = 1, E:/______TEST4/esemsx3/src/peripheral/fifo.vhd
source_file = 1, E:/______TEST4/esemsx3/src/peripheral/iplrom_304k.v
source_file = 1, E:/______TEST4/esemsx3/src/peripheral/kanji.vhd
source_file = 1, E:/______TEST4/esemsx3/src/peripheral/keymap.vhd
source_file = 1, E:/______TEST4/esemsx3/src/peripheral/mapper.vhd
source_file = 1, E:/______TEST4/esemsx3/src/peripheral/megasd.v
source_file = 1, E:/______TEST4/esemsx3/src/peripheral/midi.vhd
source_file = 1, E:/______TEST4/esemsx3/src/peripheral/uart.vhd
source_file = 1, E:/______TEST4/esemsx3/src/peripheral/wifi.vhd
source_file = 1, E:/______TEST4/esemsx3/src/peripheral/ram.vhd
source_file = 1, E:/______TEST4/esemsx3/src/peripheral/rtc.v
source_file = 1, E:/______TEST4/esemsx3/src/peripheral/swioports.vhd
source_file = 1, E:/______TEST4/esemsx3/src/peripheral/systemtimer.vhd
source_file = 1, E:/______TEST4/esemsx3/src/emsx_top.vhd
source_file = 1, ../esemsx3/src/sound/jtopl/target/quartus/jtopl.qip
source_file = 1, output_files/joy.stp
source_file = 1, output_files/keyb.stp
source_file = 1, output_files/logo.stp
source_file = 1, output_files/cpu.stp
source_file = 1, output_files/sd.stp
source_file = 1, output_files/opl.stp
source_file = 1, E:/______TEST4/mist/db/msx_mist.cbx.xml
source_file = 1, E:/______TEST4/mist/build_id.v
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, E:/______TEST4/mist/db/pll_altpll.v
source_file = 1, E:/______TEST4/mist/msx_mist.sdc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, E:/______TEST4/mist/db/altsyncram_8f41.tdf
source_file = 1, E:/______TEST4/mist/db/altsyncram_jle1.tdf
source_file = 1, E:/______TEST4/mist/db/altsyncram_smg1.tdf
source_file = 1, E:/______TEST4/mist/db/altsyncram_9c41.tdf
source_file = 1, E:/______TEST4/mist/db/altsyncram_6c41.tdf
source_file = 1, E:/______TEST4/mist/db/altsyncram_ka81.tdf
source_file = 1, E:/______TEST4/mist/db/altsyncram_cc41.tdf
source_file = 1, E:/______TEST4/mist/db/altsyncram_5e41.tdf
source_file = 1, E:/______TEST4/mist/db/altsyncram_89r1.tdf
source_file = 1, E:/______TEST4/mist/db/altsyncram_8471.tdf
source_file = 1, E:/______TEST4/mist/db/msx_sidi.rom0_iplrom_dcb9d756.hdl.mif
source_file = 1, E:/______TEST4/mist/db/altsyncram_7c41.tdf
source_file = 1, E:/______TEST4/mist/db/altsyncram_03h1.tdf
source_file = 1, E:/______TEST4/mist/db/altsyncram_tbi1.tdf
source_file = 1, E:/______TEST4/mist/db/altsyncram_imd1.tdf
source_file = 1, E:/______TEST4/mist/db/altsyncram_hci1.tdf
source_file = 1, E:/______TEST4/mist/db/altsyncram_0qd1.tdf
source_file = 1, E:/______TEST4/mist/db/altsyncram_7ci1.tdf
source_file = 1, E:/______TEST4/mist/db/altsyncram_8md1.tdf
source_file = 1, E:/______TEST4/mist/db/altsyncram_qpd1.tdf
source_file = 1, E:/______TEST4/mist/db/altsyncram_nev.tdf
source_file = 1, E:/______TEST4/mist/db/msx_sidi.MSX0.rtl.mif
source_file = 1, E:/______TEST4/mist/db/altsyncram_1401.tdf
source_file = 1, E:/______TEST4/mist/db/msx_sidi.MSX1.rtl.mif
source_file = 1, E:/______TEST4/mist/db/altsyncram_2401.tdf
source_file = 1, E:/______TEST4/mist/db/msx_sidi.MSX2.rtl.mif
source_file = 1, E:/______TEST4/mist/db/altsyncram_e501.tdf
source_file = 1, E:/______TEST4/mist/db/msx_sidi.MSX3.rtl.mif
source_file = 1, E:/______TEST4/mist/db/altsyncram_f501.tdf
source_file = 1, E:/______TEST4/mist/db/msx_sidi.MSX4.rtl.mif
source_file = 1, E:/______TEST4/mist/db/altsyncram_oav.tdf
source_file = 1, E:/______TEST4/mist/db/msx_sidi.MSX5.rtl.mif
source_file = 1, E:/______TEST4/mist/db/altsyncram_pav.tdf
source_file = 1, E:/______TEST4/mist/db/msx_sidi.MSX6.rtl.mif
source_file = 1, E:/______TEST4/mist/db/altsyncram_t8v.tdf
source_file = 1, E:/______TEST4/mist/db/msx_sidi.MSX7.rtl.mif
source_file = 1, E:/______TEST4/mist/db/altsyncram_r8v.tdf
source_file = 1, E:/______TEST4/mist/db/msx_sidi.MSX8.rtl.mif
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, E:/______TEST4/mist/db/mult_nbt.tdf
source_file = 1, E:/______TEST4/mist/db/mult_cat.tdf
source_file = 1, E:/______TEST4/mist/db/mult_n4t.tdf
source_file = 1, E:/______TEST4/mist/db/mult_v5t.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/csa_add.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/muleabz.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/mul_lfrg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/mul_boothc.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/alt_ded_mult.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/csa_add.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/csa_cell.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/csa_cell.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/addcore.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_csnbuffer.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_csnbuffer.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altshift.tdf
source_file = 1, E:/______TEST4/mist/db/mult_r4t.tdf
source_file = 1, E:/______TEST4/mist/db/mult_obt.tdf
source_file = 1, E:/______TEST4/mist/db/mult_f3t.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/look_add.tdf
source_file = 1, E:/______TEST4/mist/db/mult_j4t.tdf
source_file = 1, E:/______TEST4/mist/db/mult_73t.tdf
design_name = MSX
instance = comp, \AUDIO_L~output\, AUDIO_L~output, MSX, 1
instance = comp, \LED~output\, LED~output, MSX, 1
instance = comp, \VGA_R[0]~output\, VGA_R[0]~output, MSX, 1
instance = comp, \VGA_R[1]~output\, VGA_R[1]~output, MSX, 1
instance = comp, \VGA_R[2]~output\, VGA_R[2]~output, MSX, 1
instance = comp, \VGA_R[3]~output\, VGA_R[3]~output, MSX, 1
instance = comp, \VGA_R[4]~output\, VGA_R[4]~output, MSX, 1
instance = comp, \VGA_R[5]~output\, VGA_R[5]~output, MSX, 1
instance = comp, \VGA_G[0]~output\, VGA_G[0]~output, MSX, 1
instance = comp, \VGA_G[1]~output\, VGA_G[1]~output, MSX, 1
instance = comp, \VGA_G[2]~output\, VGA_G[2]~output, MSX, 1
instance = comp, \VGA_G[3]~output\, VGA_G[3]~output, MSX, 1
instance = comp, \VGA_G[4]~output\, VGA_G[4]~output, MSX, 1
instance = comp, \VGA_G[5]~output\, VGA_G[5]~output, MSX, 1
instance = comp, \VGA_B[0]~output\, VGA_B[0]~output, MSX, 1
instance = comp, \VGA_B[1]~output\, VGA_B[1]~output, MSX, 1
instance = comp, \VGA_B[2]~output\, VGA_B[2]~output, MSX, 1
instance = comp, \VGA_B[3]~output\, VGA_B[3]~output, MSX, 1
instance = comp, \VGA_B[4]~output\, VGA_B[4]~output, MSX, 1
instance = comp, \VGA_B[5]~output\, VGA_B[5]~output, MSX, 1
instance = comp, \VGA_HS~output\, VGA_HS~output, MSX, 1
instance = comp, \VGA_VS~output\, VGA_VS~output, MSX, 1
instance = comp, \SDRAM_A[0]~output\, SDRAM_A[0]~output, MSX, 1
instance = comp, \SDRAM_A[1]~output\, SDRAM_A[1]~output, MSX, 1
instance = comp, \SDRAM_A[2]~output\, SDRAM_A[2]~output, MSX, 1
instance = comp, \SDRAM_A[3]~output\, SDRAM_A[3]~output, MSX, 1
instance = comp, \SDRAM_A[4]~output\, SDRAM_A[4]~output, MSX, 1
instance = comp, \SDRAM_A[5]~output\, SDRAM_A[5]~output, MSX, 1
instance = comp, \SDRAM_A[6]~output\, SDRAM_A[6]~output, MSX, 1
instance = comp, \SDRAM_A[7]~output\, SDRAM_A[7]~output, MSX, 1
instance = comp, \SDRAM_A[8]~output\, SDRAM_A[8]~output, MSX, 1
instance = comp, \SDRAM_A[9]~output\, SDRAM_A[9]~output, MSX, 1
instance = comp, \SDRAM_A[10]~output\, SDRAM_A[10]~output, MSX, 1
instance = comp, \SDRAM_A[11]~output\, SDRAM_A[11]~output, MSX, 1
instance = comp, \SDRAM_A[12]~output\, SDRAM_A[12]~output, MSX, 1
instance = comp, \SDRAM_DQML~output\, SDRAM_DQML~output, MSX, 1
instance = comp, \SDRAM_DQMH~output\, SDRAM_DQMH~output, MSX, 1
instance = comp, \SDRAM_nWE~output\, SDRAM_nWE~output, MSX, 1
instance = comp, \SDRAM_nCAS~output\, SDRAM_nCAS~output, MSX, 1
instance = comp, \SDRAM_nRAS~output\, SDRAM_nRAS~output, MSX, 1
instance = comp, \SDRAM_nCS~output\, SDRAM_nCS~output, MSX, 1
instance = comp, \SDRAM_BA[0]~output\, SDRAM_BA[0]~output, MSX, 1
instance = comp, \SDRAM_BA[1]~output\, SDRAM_BA[1]~output, MSX, 1
instance = comp, \SDRAM_CLK~output\, SDRAM_CLK~output, MSX, 1
instance = comp, \SDRAM_CKE~output\, SDRAM_CKE~output, MSX, 1
instance = comp, \AUDIO_R~output\, AUDIO_R~output, MSX, 1
instance = comp, \UART_TX~output\, UART_TX~output, MSX, 1
instance = comp, \SPI_DO~output\, SPI_DO~output, MSX, 1
instance = comp, \SDRAM_DQ[0]~output\, SDRAM_DQ[0]~output, MSX, 1
instance = comp, \SDRAM_DQ[1]~output\, SDRAM_DQ[1]~output, MSX, 1
instance = comp, \SDRAM_DQ[2]~output\, SDRAM_DQ[2]~output, MSX, 1
instance = comp, \SDRAM_DQ[3]~output\, SDRAM_DQ[3]~output, MSX, 1
instance = comp, \SDRAM_DQ[4]~output\, SDRAM_DQ[4]~output, MSX, 1
instance = comp, \SDRAM_DQ[5]~output\, SDRAM_DQ[5]~output, MSX, 1
instance = comp, \SDRAM_DQ[6]~output\, SDRAM_DQ[6]~output, MSX, 1
instance = comp, \SDRAM_DQ[7]~output\, SDRAM_DQ[7]~output, MSX, 1
instance = comp, \SDRAM_DQ[8]~output\, SDRAM_DQ[8]~output, MSX, 1
instance = comp, \SDRAM_DQ[9]~output\, SDRAM_DQ[9]~output, MSX, 1
instance = comp, \SDRAM_DQ[10]~output\, SDRAM_DQ[10]~output, MSX, 1
instance = comp, \SDRAM_DQ[11]~output\, SDRAM_DQ[11]~output, MSX, 1
instance = comp, \SDRAM_DQ[12]~output\, SDRAM_DQ[12]~output, MSX, 1
instance = comp, \SDRAM_DQ[13]~output\, SDRAM_DQ[13]~output, MSX, 1
instance = comp, \SDRAM_DQ[14]~output\, SDRAM_DQ[14]~output, MSX, 1
instance = comp, \SDRAM_DQ[15]~output\, SDRAM_DQ[15]~output, MSX, 1
instance = comp, \CLOCK_27~input\, CLOCK_27~input, MSX, 1
instance = comp, \pll|altpll_component|auto_generated|pll1\, pll|altpll_component|auto_generated|pll1, MSX, 1
instance = comp, \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\, pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, MSX, 1
instance = comp, \emsx|U33|U1|ff_state[0]~2\, emsx|U33|U1|ff_state[0]~2, MSX, 1
instance = comp, \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\, pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, MSX, 1
instance = comp, \emsx|ff_clk21m_cnt[0]~19\, emsx|ff_clk21m_cnt[0]~19, MSX, 1
instance = comp, \emsx|ff_clk21m_cnt[0]\, emsx|ff_clk21m_cnt[0], MSX, 1
instance = comp, \emsx|ff_clk21m_cnt[1]~16\, emsx|ff_clk21m_cnt[1]~16, MSX, 1
instance = comp, \emsx|ff_clk21m_cnt[1]\, emsx|ff_clk21m_cnt[1], MSX, 1
instance = comp, \emsx|ff_clk21m_cnt[2]~15\, emsx|ff_clk21m_cnt[2]~15, MSX, 1
instance = comp, \emsx|ff_clk21m_cnt[2]\, emsx|ff_clk21m_cnt[2], MSX, 1
instance = comp, \emsx|ff_clk21m_cnt[3]~14\, emsx|ff_clk21m_cnt[3]~14, MSX, 1
instance = comp, \emsx|ff_clk21m_cnt[3]\, emsx|ff_clk21m_cnt[3], MSX, 1
instance = comp, \emsx|Add9~0\, emsx|Add9~0, MSX, 1
instance = comp, \emsx|ff_clk21m_cnt[4]~13\, emsx|ff_clk21m_cnt[4]~13, MSX, 1
instance = comp, \emsx|ff_clk21m_cnt[4]\, emsx|ff_clk21m_cnt[4], MSX, 1
instance = comp, \emsx|ff_clk21m_cnt[5]~12\, emsx|ff_clk21m_cnt[5]~12, MSX, 1
instance = comp, \emsx|ff_clk21m_cnt[5]\, emsx|ff_clk21m_cnt[5], MSX, 1
instance = comp, \emsx|ff_clk21m_cnt[6]~11\, emsx|ff_clk21m_cnt[6]~11, MSX, 1
instance = comp, \emsx|ff_clk21m_cnt[6]\, emsx|ff_clk21m_cnt[6], MSX, 1
instance = comp, \emsx|Add9~1\, emsx|Add9~1, MSX, 1
instance = comp, \emsx|ff_clk21m_cnt[7]~10\, emsx|ff_clk21m_cnt[7]~10, MSX, 1
instance = comp, \emsx|ff_clk21m_cnt[7]\, emsx|ff_clk21m_cnt[7], MSX, 1
instance = comp, \emsx|ff_clk21m_cnt[8]~9\, emsx|ff_clk21m_cnt[8]~9, MSX, 1
instance = comp, \emsx|ff_clk21m_cnt[8]\, emsx|ff_clk21m_cnt[8], MSX, 1
instance = comp, \emsx|ff_clk21m_cnt[9]~8\, emsx|ff_clk21m_cnt[9]~8, MSX, 1
instance = comp, \emsx|ff_clk21m_cnt[9]\, emsx|ff_clk21m_cnt[9], MSX, 1
instance = comp, \emsx|Add9~2\, emsx|Add9~2, MSX, 1
instance = comp, \emsx|ff_clk21m_cnt[10]~7\, emsx|ff_clk21m_cnt[10]~7, MSX, 1
instance = comp, \emsx|ff_clk21m_cnt[10]\, emsx|ff_clk21m_cnt[10], MSX, 1
instance = comp, \emsx|ff_clk21m_cnt[11]~6\, emsx|ff_clk21m_cnt[11]~6, MSX, 1
instance = comp, \emsx|ff_clk21m_cnt[11]\, emsx|ff_clk21m_cnt[11], MSX, 1
instance = comp, \emsx|ff_clk21m_cnt[12]~0\, emsx|ff_clk21m_cnt[12]~0, MSX, 1
instance = comp, \emsx|ff_clk21m_cnt[12]\, emsx|ff_clk21m_cnt[12], MSX, 1
instance = comp, \emsx|Add9~3\, emsx|Add9~3, MSX, 1
instance = comp, \emsx|ff_clk21m_cnt[13]~18\, emsx|ff_clk21m_cnt[13]~18, MSX, 1
instance = comp, \emsx|ff_clk21m_cnt[13]\, emsx|ff_clk21m_cnt[13], MSX, 1
instance = comp, \emsx|ff_clk21m_cnt[14]~17\, emsx|ff_clk21m_cnt[14]~17, MSX, 1
instance = comp, \emsx|ff_clk21m_cnt[14]\, emsx|ff_clk21m_cnt[14], MSX, 1
instance = comp, \emsx|ff_clk21m_cnt[15]~2\, emsx|ff_clk21m_cnt[15]~2, MSX, 1
instance = comp, \emsx|ff_clk21m_cnt[15]\, emsx|ff_clk21m_cnt[15], MSX, 1
instance = comp, \emsx|Add9~6\, emsx|Add9~6, MSX, 1
instance = comp, \emsx|Add9~4\, emsx|Add9~4, MSX, 1
instance = comp, \emsx|ff_clk21m_cnt[16]~4\, emsx|ff_clk21m_cnt[16]~4, MSX, 1
instance = comp, \emsx|ff_clk21m_cnt[16]\, emsx|ff_clk21m_cnt[16], MSX, 1
instance = comp, \emsx|ff_clk21m_cnt[17]~5\, emsx|ff_clk21m_cnt[17]~5, MSX, 1
instance = comp, \emsx|ff_clk21m_cnt[17]\, emsx|ff_clk21m_cnt[17], MSX, 1
instance = comp, \emsx|ff_clk21m_cnt[18]~3\, emsx|ff_clk21m_cnt[18]~3, MSX, 1
instance = comp, \emsx|ff_clk21m_cnt[18]\, emsx|ff_clk21m_cnt[18], MSX, 1
instance = comp, \emsx|Equal19~0\, emsx|Equal19~0, MSX, 1
instance = comp, \emsx|Add9~5\, emsx|Add9~5, MSX, 1
instance = comp, \emsx|ff_clk21m_cnt[19]~1\, emsx|ff_clk21m_cnt[19]~1, MSX, 1
instance = comp, \emsx|ff_clk21m_cnt[19]\, emsx|ff_clk21m_cnt[19], MSX, 1
instance = comp, \emsx|power_on_reset~0\, emsx|power_on_reset~0, MSX, 1
instance = comp, \emsx|power_on_reset~feeder\, emsx|power_on_reset~feeder, MSX, 1
instance = comp, \emsx|power_on_reset\, emsx|power_on_reset, MSX, 1
instance = comp, \emsx|power_on_reset~clkctrl\, emsx|power_on_reset~clkctrl, MSX, 1
instance = comp, \emsx|U33|U1|ff_state[0]\, emsx|U33|U1|ff_state[0], MSX, 1
instance = comp, \emsx|U33|U1|ff_state~0\, emsx|U33|U1|ff_state~0, MSX, 1
instance = comp, \emsx|U33|U1|ff_state[2]\, emsx|U33|U1|ff_state[2], MSX, 1
instance = comp, \emsx|U33|U1|ff_state~1\, emsx|U33|U1|ff_state~1, MSX, 1
instance = comp, \emsx|U33|U1|ff_state[1]\, emsx|U33|U1|ff_state[1], MSX, 1
instance = comp, \emsx|U33|U1|Equal2~0\, emsx|U33|U1|Equal2~0, MSX, 1
instance = comp, \emsx|Equal1~0\, emsx|Equal1~0, MSX, 1
instance = comp, \emsx|ff_mem_seq[0]~0\, emsx|ff_mem_seq[0]~0, MSX, 1
instance = comp, \emsx|ff_mem_seq[0]\, emsx|ff_mem_seq[0], MSX, 1
instance = comp, \emsx|ff_mem_seq[1]\, emsx|ff_mem_seq[1], MSX, 1
instance = comp, \emsx|FreeCounter[0]~0\, emsx|FreeCounter[0]~0, MSX, 1
instance = comp, \emsx|FreeCounter[0]\, emsx|FreeCounter[0], MSX, 1
instance = comp, \emsx|FreeCounter[1]~1\, emsx|FreeCounter[1]~1, MSX, 1
instance = comp, \emsx|FreeCounter[1]~12\, emsx|FreeCounter[1]~12, MSX, 1
instance = comp, \emsx|FreeCounter[1]\, emsx|FreeCounter[1], MSX, 1
instance = comp, \emsx|FreeCounter[2]~11\, emsx|FreeCounter[2]~11, MSX, 1
instance = comp, \emsx|FreeCounter[2]\, emsx|FreeCounter[2], MSX, 1
instance = comp, \emsx|FreeCounter[3]~10\, emsx|FreeCounter[3]~10, MSX, 1
instance = comp, \emsx|FreeCounter[3]\, emsx|FreeCounter[3], MSX, 1
instance = comp, \emsx|FreeCounter[8]~6\, emsx|FreeCounter[8]~6, MSX, 1
instance = comp, \emsx|FreeCounter[4]~9\, emsx|FreeCounter[4]~9, MSX, 1
instance = comp, \emsx|FreeCounter[4]\, emsx|FreeCounter[4], MSX, 1
instance = comp, \emsx|FreeCounter[5]~8\, emsx|FreeCounter[5]~8, MSX, 1
instance = comp, \emsx|FreeCounter[5]\, emsx|FreeCounter[5], MSX, 1
instance = comp, \emsx|FreeCounter[6]~7\, emsx|FreeCounter[6]~7, MSX, 1
instance = comp, \emsx|FreeCounter[6]\, emsx|FreeCounter[6], MSX, 1
instance = comp, \emsx|FreeCounter[7]~2\, emsx|FreeCounter[7]~2, MSX, 1
instance = comp, \emsx|FreeCounter[7]~3\, emsx|FreeCounter[7]~3, MSX, 1
instance = comp, \emsx|FreeCounter[7]~16\, emsx|FreeCounter[7]~16, MSX, 1
instance = comp, \emsx|FreeCounter[7]\, emsx|FreeCounter[7], MSX, 1
instance = comp, \emsx|FreeCounter[8]~15\, emsx|FreeCounter[8]~15, MSX, 1
instance = comp, \emsx|FreeCounter[8]\, emsx|FreeCounter[8], MSX, 1
instance = comp, \emsx|FreeCounter[9]~14\, emsx|FreeCounter[9]~14, MSX, 1
instance = comp, \emsx|FreeCounter[9]\, emsx|FreeCounter[9], MSX, 1
instance = comp, \emsx|process_16~4\, emsx|process_16~4, MSX, 1
instance = comp, \emsx|FreeCounter[10]~13\, emsx|FreeCounter[10]~13, MSX, 1
instance = comp, \emsx|FreeCounter[10]\, emsx|FreeCounter[10], MSX, 1
instance = comp, \emsx|FreeCounter[11]~5\, emsx|FreeCounter[11]~5, MSX, 1
instance = comp, \emsx|FreeCounter[11]\, emsx|FreeCounter[11], MSX, 1
instance = comp, \emsx|process_16~1\, emsx|process_16~1, MSX, 1
instance = comp, \emsx|FreeCounter[12]~4\, emsx|FreeCounter[12]~4, MSX, 1
instance = comp, \emsx|FreeCounter[12]\, emsx|FreeCounter[12], MSX, 1
instance = comp, \emsx|process_16~2\, emsx|process_16~2, MSX, 1
instance = comp, \SPI_SCK~input\, SPI_SCK~input, MSX, 1
instance = comp, \SPI_SCK~inputclkctrl\, SPI_SCK~inputclkctrl, MSX, 1
instance = comp, \SPI_DI~input\, SPI_DI~input, MSX, 1
instance = comp, \user_io|bit_cnt[0]~2\, user_io|bit_cnt[0]~2, MSX, 1
instance = comp, \CONF_DATA0~input\, CONF_DATA0~input, MSX, 1
instance = comp, \user_io|bit_cnt[0]\, user_io|bit_cnt[0], MSX, 1
instance = comp, \user_io|bit_cnt[1]~1\, user_io|bit_cnt[1]~1, MSX, 1
instance = comp, \user_io|bit_cnt[1]\, user_io|bit_cnt[1], MSX, 1
instance = comp, \user_io|bit_cnt[2]~0\, user_io|bit_cnt[2]~0, MSX, 1
instance = comp, \user_io|bit_cnt[2]\, user_io|bit_cnt[2], MSX, 1
instance = comp, \user_io|sbuf[0]~0\, user_io|sbuf[0]~0, MSX, 1
instance = comp, \user_io|sbuf[0]\, user_io|sbuf[0], MSX, 1
instance = comp, \user_io|sbuf[1]\, user_io|sbuf[1], MSX, 1
instance = comp, \user_io|sbuf[2]\, user_io|sbuf[2], MSX, 1
instance = comp, \user_io|sbuf[3]\, user_io|sbuf[3], MSX, 1
instance = comp, \user_io|sbuf[4]~feeder\, user_io|sbuf[4]~feeder, MSX, 1
instance = comp, \user_io|sbuf[4]\, user_io|sbuf[4], MSX, 1
instance = comp, \user_io|spi_byte_in[1]~0\, user_io|spi_byte_in[1]~0, MSX, 1
instance = comp, \user_io|spi_byte_in[5]\, user_io|spi_byte_in[5], MSX, 1
instance = comp, \user_io|spi_transfer_end_r~feeder\, user_io|spi_transfer_end_r~feeder, MSX, 1
instance = comp, \user_io|spi_transfer_end_r\, user_io|spi_transfer_end_r, MSX, 1
instance = comp, \user_io|cmd_block.spi_transfer_endD~0\, user_io|cmd_block.spi_transfer_endD~0, MSX, 1
instance = comp, \user_io|cmd_block.spi_transfer_endD\, user_io|cmd_block.spi_transfer_endD, MSX, 1
instance = comp, \user_io|cmd_block.spi_transfer_end~feeder\, user_io|cmd_block.spi_transfer_end~feeder, MSX, 1
instance = comp, \user_io|cmd_block.spi_transfer_end\, user_io|cmd_block.spi_transfer_end, MSX, 1
instance = comp, \user_io|WideNand1~1\, user_io|WideNand1~1, MSX, 1
instance = comp, \user_io|cmd_block.abyte_cnt[2]~8\, user_io|cmd_block.abyte_cnt[2]~8, MSX, 1
instance = comp, \user_io|cmd_block.abyte_cnt[2]\, user_io|cmd_block.abyte_cnt[2], MSX, 1
instance = comp, \user_io|WideNand1~0\, user_io|WideNand1~0, MSX, 1
instance = comp, \user_io|spi_receiver_strobe_r~0\, user_io|spi_receiver_strobe_r~0, MSX, 1
instance = comp, \user_io|spi_receiver_strobe_r\, user_io|spi_receiver_strobe_r, MSX, 1
instance = comp, \user_io|cmd_block.spi_receiver_strobeD\, user_io|cmd_block.spi_receiver_strobeD, MSX, 1
instance = comp, \user_io|cmd_block.spi_receiver_strobe~feeder\, user_io|cmd_block.spi_receiver_strobe~feeder, MSX, 1
instance = comp, \user_io|cmd_block.spi_receiver_strobe\, user_io|cmd_block.spi_receiver_strobe, MSX, 1
instance = comp, \user_io|always8~0\, user_io|always8~0, MSX, 1
instance = comp, \user_io|cmd_block.abyte_cnt[3]~7\, user_io|cmd_block.abyte_cnt[3]~7, MSX, 1
instance = comp, \user_io|cmd_block.abyte_cnt[3]\, user_io|cmd_block.abyte_cnt[3], MSX, 1
instance = comp, \user_io|cmd_block.abyte_cnt[3]~4\, user_io|cmd_block.abyte_cnt[3]~4, MSX, 1
instance = comp, \user_io|cmd_block.abyte_cnt[0]~6\, user_io|cmd_block.abyte_cnt[0]~6, MSX, 1
instance = comp, \user_io|cmd_block.abyte_cnt[0]\, user_io|cmd_block.abyte_cnt[0], MSX, 1
instance = comp, \user_io|cmd_block.abyte_cnt[1]~5\, user_io|cmd_block.abyte_cnt[1]~5, MSX, 1
instance = comp, \user_io|cmd_block.abyte_cnt[1]\, user_io|cmd_block.abyte_cnt[1], MSX, 1
instance = comp, \user_io|spi_byte_in[1]~feeder\, user_io|spi_byte_in[1]~feeder, MSX, 1
instance = comp, \user_io|spi_byte_in[1]\, user_io|spi_byte_in[1], MSX, 1
instance = comp, \user_io|Equal6~0\, user_io|Equal6~0, MSX, 1
instance = comp, \user_io|cmd_block.acmd[0]~0\, user_io|cmd_block.acmd[0]~0, MSX, 1
instance = comp, \user_io|cmd_block.acmd[1]\, user_io|cmd_block.acmd[1], MSX, 1
instance = comp, \user_io|status[2]~17\, user_io|status[2]~17, MSX, 1
instance = comp, \user_io|spi_byte_in[3]\, user_io|spi_byte_in[3], MSX, 1
instance = comp, \user_io|cmd_block.acmd[3]\, user_io|cmd_block.acmd[3], MSX, 1
instance = comp, \user_io|spi_byte_in[4]~feeder\, user_io|spi_byte_in[4]~feeder, MSX, 1
instance = comp, \user_io|spi_byte_in[4]\, user_io|spi_byte_in[4], MSX, 1
instance = comp, \user_io|cmd_block.acmd[4]~feeder\, user_io|cmd_block.acmd[4]~feeder, MSX, 1
instance = comp, \user_io|cmd_block.acmd[4]\, user_io|cmd_block.acmd[4], MSX, 1
instance = comp, \user_io|joystick_0[1]~0\, user_io|joystick_0[1]~0, MSX, 1
instance = comp, \user_io|spi_byte_in[2]\, user_io|spi_byte_in[2], MSX, 1
instance = comp, \user_io|cmd_block.acmd[2]\, user_io|cmd_block.acmd[2], MSX, 1
instance = comp, \user_io|cmd_block.acmd[5]~feeder\, user_io|cmd_block.acmd[5]~feeder, MSX, 1
instance = comp, \user_io|cmd_block.acmd[5]\, user_io|cmd_block.acmd[5], MSX, 1
instance = comp, \user_io|sbuf[5]~feeder\, user_io|sbuf[5]~feeder, MSX, 1
instance = comp, \user_io|sbuf[5]\, user_io|sbuf[5], MSX, 1
instance = comp, \user_io|sbuf[6]~feeder\, user_io|sbuf[6]~feeder, MSX, 1
instance = comp, \user_io|sbuf[6]\, user_io|sbuf[6], MSX, 1
instance = comp, \user_io|spi_byte_in[7]\, user_io|spi_byte_in[7], MSX, 1
instance = comp, \user_io|cmd_block.acmd[7]\, user_io|cmd_block.acmd[7], MSX, 1
instance = comp, \user_io|spi_byte_in[6]~feeder\, user_io|spi_byte_in[6]~feeder, MSX, 1
instance = comp, \user_io|spi_byte_in[6]\, user_io|spi_byte_in[6], MSX, 1
instance = comp, \user_io|cmd_block.acmd[6]~feeder\, user_io|cmd_block.acmd[6]~feeder, MSX, 1
instance = comp, \user_io|cmd_block.acmd[6]\, user_io|cmd_block.acmd[6], MSX, 1
instance = comp, \user_io|ps2_kbd_tx_strobe~0\, user_io|ps2_kbd_tx_strobe~0, MSX, 1
instance = comp, \user_io|status[0]~9\, user_io|status[0]~9, MSX, 1
instance = comp, \user_io|spi_byte_in[0]~feeder\, user_io|spi_byte_in[0]~feeder, MSX, 1
instance = comp, \user_io|spi_byte_in[0]\, user_io|spi_byte_in[0], MSX, 1
instance = comp, \user_io|cmd_block.acmd[0]\, user_io|cmd_block.acmd[0], MSX, 1
instance = comp, \user_io|status[9]~10\, user_io|status[9]~10, MSX, 1
instance = comp, \user_io|status[2]~18\, user_io|status[2]~18, MSX, 1
instance = comp, \user_io|status[5]\, user_io|status[5], MSX, 1
instance = comp, \dipsw[5]~3\, dipsw[5]~3, MSX, 1
instance = comp, \dipsw[5]\, dipsw[5], MSX, 1
instance = comp, \emsx|ff_dip_req[5]~1\, emsx|ff_dip_req[5]~1, MSX, 1
instance = comp, \emsx|ff_dip_req[5]\, emsx|ff_dip_req[5], MSX, 1
instance = comp, \emsx|U35|io42_id212~11\, emsx|U35|io42_id212~11, MSX, 1
instance = comp, \emsx|U01|u0|Equal76~3\, emsx|U01|u0|Equal76~3, MSX, 1
instance = comp, \emsx|U01|u0|Equal76~1\, emsx|U01|u0|Equal76~1, MSX, 1
instance = comp, \emsx|U01|IORQ_int~0\, emsx|U01|IORQ_int~0, MSX, 1
instance = comp, \emsx|U01|Reset_s~feeder\, emsx|U01|Reset_s~feeder, MSX, 1
instance = comp, \emsx|U01|Reset_s\, emsx|U01|Reset_s, MSX, 1
instance = comp, \emsx|U01|Reset_s~clkctrl\, emsx|U01|Reset_s~clkctrl, MSX, 1
instance = comp, \emsx|U01|u0|Equal56~3\, emsx|U01|u0|Equal56~3, MSX, 1
instance = comp, \emsx|U01|IORQ_int\, emsx|U01|IORQ_int, MSX, 1
instance = comp, \emsx|U01|u0|Equal56~0\, emsx|U01|u0|Equal56~0, MSX, 1
instance = comp, \emsx|U01|IORQ_int_inhibit[0]~2\, emsx|U01|IORQ_int_inhibit[0]~2, MSX, 1
instance = comp, \emsx|U01|IORQ_int_inhibit[0]\, emsx|U01|IORQ_int_inhibit[0], MSX, 1
instance = comp, \emsx|U01|IORQ_int_inhibit~1\, emsx|U01|IORQ_int_inhibit~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|IncDec_16~0\, emsx|U01|u0|mcode|IncDec_16~0, MSX, 1
instance = comp, \emsx|U01|IORQ_int_inhibit[1]\, emsx|U01|IORQ_int_inhibit[1], MSX, 1
instance = comp, \emsx|U01|IORQ_int_inhibit~0\, emsx|U01|IORQ_int_inhibit~0, MSX, 1
instance = comp, \emsx|U01|IORQ_int_inhibit[2]\, emsx|U01|IORQ_int_inhibit[2], MSX, 1
instance = comp, \emsx|U01|IORQ_n_i~0\, emsx|U01|IORQ_n_i~0, MSX, 1
instance = comp, \emsx|iSltIorq_n\, emsx|iSltIorq_n, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux205~0\, emsx|U01|u0|mcode|Mux205~0, MSX, 1
instance = comp, \emsx|U01|u0|process_0~13\, emsx|U01|u0|process_0~13, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~203\, emsx|U01|u0|alu|Q_t~203, MSX, 1
instance = comp, \emsx|iSltDat[0]~3\, emsx|iSltDat[0]~3, MSX, 1
instance = comp, \emsx|iSltDat[0]\, emsx|iSltDat[0], MSX, 1
instance = comp, \emsx|iSltDat[0]~_wirecell\, emsx|iSltDat[0]~_wirecell, MSX, 1
instance = comp, \user_io|status[4]\, user_io|status[4], MSX, 1
instance = comp, \dipsw[4]~2\, dipsw[4]~2, MSX, 1
instance = comp, \dipsw[4]\, dipsw[4], MSX, 1
instance = comp, \emsx|ff_dip_req[4]~0\, emsx|ff_dip_req[4]~0, MSX, 1
instance = comp, \emsx|ff_dip_req[4]\, emsx|ff_dip_req[4], MSX, 1
instance = comp, \emsx|iSltDat[6]~7\, emsx|iSltDat[6]~7, MSX, 1
instance = comp, \emsx|iSltDat[6]\, emsx|iSltDat[6], MSX, 1
instance = comp, \emsx|iSltDat[5]~4\, emsx|iSltDat[5]~4, MSX, 1
instance = comp, \emsx|iSltDat[5]\, emsx|iSltDat[5], MSX, 1
instance = comp, \emsx|iSltDat[1]~1\, emsx|iSltDat[1]~1, MSX, 1
instance = comp, \emsx|iSltDat[1]\, emsx|iSltDat[1], MSX, 1
instance = comp, \emsx|jSltScc2\, emsx|jSltScc2, MSX, 1
instance = comp, \emsx|ff_ldbios_n~feeder\, emsx|ff_ldbios_n~feeder, MSX, 1
instance = comp, \emsx|U01|u0|Ap[0]~feeder\, emsx|U01|u0|Ap[0]~feeder, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux235~0\, emsx|U01|u0|mcode|Mux235~0, MSX, 1
instance = comp, \emsx|U01|u0|Equal3~4\, emsx|U01|u0|Equal3~4, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux309~1\, emsx|U01|u0|mcode|Mux309~1, MSX, 1
instance = comp, \emsx|U01|u0|F~74\, emsx|U01|u0|F~74, MSX, 1
instance = comp, \emsx|U01|u0|Ap[0]\, emsx|U01|u0|Ap[0], MSX, 1
instance = comp, \emsx|U01|u0|Equal56~2\, emsx|U01|u0|Equal56~2, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~34\, emsx|U01|u0|alu|Q_t~34, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~156\, emsx|U01|u0|alu|Q_t~156, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~158\, emsx|U01|u0|alu|Q_t~158, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux114~0\, emsx|U01|u0|mcode|Mux114~0, MSX, 1
instance = comp, \emsx|U01|u0|Equal56~1\, emsx|U01|u0|Equal56~1, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~154\, emsx|U01|u0|alu|Q_t~154, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~157\, emsx|U01|u0|alu|Q_t~157, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux84~2\, emsx|U01|u0|mcode|Mux84~2, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~162\, emsx|U01|u0|alu|Q_t~162, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~153\, emsx|U01|u0|alu|Q_t~153, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux136~0\, emsx|U01|u0|mcode|Mux136~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~97\, emsx|U01|u0|alu|Q_t~97, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~159\, emsx|U01|u0|alu|Q_t~159, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux246~1\, emsx|U01|u0|mcode|Mux246~1, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~96\, emsx|U01|u0|alu|Q_t~96, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~160\, emsx|U01|u0|alu|Q_t~160, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~161\, emsx|U01|u0|alu|Q_t~161, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~163\, emsx|U01|u0|alu|Q_t~163, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~151\, emsx|U01|u0|alu|Q_t~151, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~152\, emsx|U01|u0|alu|Q_t~152, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~155\, emsx|U01|u0|alu|Q_t~155, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux84~3\, emsx|U01|u0|mcode|Mux84~3, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~80\, emsx|U01|u0|alu|Q_t~80, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~33\, emsx|U01|u0|alu|Q_t~33, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux300~0\, emsx|U01|u0|mcode|Mux300~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux7~2\, emsx|U01|u0|alu|Mux7~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux267~0\, emsx|U01|u0|mcode|Mux267~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux258~0\, emsx|U01|u0|mcode|Mux258~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~42\, emsx|U01|u0|alu|Q_t~42, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~192\, emsx|U01|u0|alu|Q_t~192, MSX, 1
instance = comp, \emsx|U01|u0|Equal4~5\, emsx|U01|u0|Equal4~5, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux43~0\, emsx|U01|u0|mcode|Mux43~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~293\, emsx|U01|u0|alu|Q_t~293, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~294\, emsx|U01|u0|alu|Q_t~294, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~120\, emsx|U01|u0|alu|Q_t~120, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux103~0\, emsx|U01|u0|mcode|Mux103~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux60~5\, emsx|U01|u0|mcode|Mux60~5, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux22~0\, emsx|U01|u0|alu|Mux22~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~201\, emsx|U01|u0|alu|Q_t~201, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux60~6\, emsx|U01|u0|mcode|Mux60~6, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~15\, emsx|U01|u0|alu|Q_t~15, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~290\, emsx|U01|u0|alu|Q_t~290, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~289\, emsx|U01|u0|alu|Q_t~289, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~291\, emsx|U01|u0|alu|Q_t~291, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~285\, emsx|U01|u0|alu|Q_t~285, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~287\, emsx|U01|u0|alu|Q_t~287, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~286\, emsx|U01|u0|alu|Q_t~286, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~288\, emsx|U01|u0|alu|Q_t~288, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~283\, emsx|U01|u0|alu|Q_t~283, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux248~0\, emsx|U01|u0|mcode|Mux248~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~284\, emsx|U01|u0|alu|Q_t~284, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux60~0\, emsx|U01|u0|mcode|Mux60~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~26\, emsx|U01|u0|alu|Q_t~26, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~279\, emsx|U01|u0|alu|Q_t~279, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~280\, emsx|U01|u0|alu|Q_t~280, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~281\, emsx|U01|u0|alu|Q_t~281, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~282\, emsx|U01|u0|alu|Q_t~282, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux60~1\, emsx|U01|u0|mcode|Mux60~1, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~292\, emsx|U01|u0|alu|Q_t~292, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~191\, emsx|U01|u0|alu|Q_t~191, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux60~2\, emsx|U01|u0|mcode|Mux60~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux60~3\, emsx|U01|u0|mcode|Mux60~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux60~4\, emsx|U01|u0|mcode|Mux60~4, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux60~7\, emsx|U01|u0|mcode|Mux60~7, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux254~4\, emsx|U01|u0|mcode|Mux254~4, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~278\, emsx|U01|u0|alu|Q_t~278, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~18\, emsx|U01|u0|alu|Q_t~18, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux254~5\, emsx|U01|u0|mcode|Mux254~5, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux254~1\, emsx|U01|u0|mcode|Mux254~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux114~2\, emsx|U01|u0|mcode|Mux114~2, MSX, 1
instance = comp, \emsx|U35|GreenLvEna~0\, emsx|U35|GreenLvEna~0, MSX, 1
instance = comp, \emsx|U01|u0|Equal3~0\, emsx|U01|u0|Equal3~0, MSX, 1
instance = comp, \emsx|U01|u0|ACC[4]~8\, emsx|U01|u0|ACC[4]~8, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux278~0\, emsx|U01|u0|mcode|Mux278~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux278~1\, emsx|U01|u0|mcode|Mux278~1, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~135\, emsx|U01|u0|alu|Q_t~135, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~136\, emsx|U01|u0|alu|Q_t~136, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~137\, emsx|U01|u0|alu|Q_t~137, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~138\, emsx|U01|u0|alu|Q_t~138, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~139\, emsx|U01|u0|alu|Q_t~139, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~140\, emsx|U01|u0|alu|Q_t~140, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux204~0\, emsx|U01|u0|mcode|Mux204~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~133\, emsx|U01|u0|alu|Q_t~133, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~134\, emsx|U01|u0|alu|Q_t~134, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~141\, emsx|U01|u0|alu|Q_t~141, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux204~1\, emsx|U01|u0|mcode|Mux204~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux278~2\, emsx|U01|u0|mcode|Mux278~2, MSX, 1
instance = comp, \emsx|U01|u0|Equal0~2\, emsx|U01|u0|Equal0~2, MSX, 1
instance = comp, \emsx|U01|u0|Auto_Wait_t1~0\, emsx|U01|u0|Auto_Wait_t1~0, MSX, 1
instance = comp, \emsx|U01|u0|Auto_Wait_t1~1\, emsx|U01|u0|Auto_Wait_t1~1, MSX, 1
instance = comp, \emsx|U01|u0|Auto_Wait_t1\, emsx|U01|u0|Auto_Wait_t1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Set_BusB_To[0]~13\, emsx|U01|u0|mcode|Set_BusB_To[0]~13, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux290~1\, emsx|U01|u0|mcode|Mux290~1, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~63\, emsx|U01|u0|alu|Q_t~63, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux290~2\, emsx|U01|u0|mcode|Mux290~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux271~0\, emsx|U01|u0|mcode|Mux271~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~221\, emsx|U01|u0|alu|Q_t~221, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~59\, emsx|U01|u0|alu|Q_t~59, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux290~0\, emsx|U01|u0|mcode|Mux290~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux290~3\, emsx|U01|u0|mcode|Mux290~3, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~359\, emsx|U01|u0|alu|Q_t~359, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~84\, emsx|U01|u0|alu|Q_t~84, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~366\, emsx|U01|u0|alu|Q_t~366, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~367\, emsx|U01|u0|alu|Q_t~367, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~362\, emsx|U01|u0|alu|Q_t~362, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux259~0\, emsx|U01|u0|mcode|Mux259~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~363\, emsx|U01|u0|alu|Q_t~363, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~189\, emsx|U01|u0|alu|Q_t~189, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~364\, emsx|U01|u0|alu|Q_t~364, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~365\, emsx|U01|u0|alu|Q_t~365, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux96~0\, emsx|U01|u0|mcode|Mux96~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~199\, emsx|U01|u0|alu|Q_t~199, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~37\, emsx|U01|u0|alu|Q_t~37, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~360\, emsx|U01|u0|alu|Q_t~360, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~102\, emsx|U01|u0|alu|Q_t~102, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~361\, emsx|U01|u0|alu|Q_t~361, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux96~1\, emsx|U01|u0|mcode|Mux96~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux290~5\, emsx|U01|u0|mcode|Mux290~5, MSX, 1
instance = comp, \emsx|U01|u0|Equal3~1\, emsx|U01|u0|Equal3~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux120~0\, emsx|U01|u0|mcode|Mux120~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux120~1\, emsx|U01|u0|mcode|Mux120~1, MSX, 1
instance = comp, \emsx|U01|u0|XY_State~5\, emsx|U01|u0|XY_State~5, MSX, 1
instance = comp, \emsx|U01|u0|Equal3~3\, emsx|U01|u0|Equal3~3, MSX, 1
instance = comp, \emsx|U01|u0|XY_State~2\, emsx|U01|u0|XY_State~2, MSX, 1
instance = comp, \emsx|U01|u0|Equal76~0\, emsx|U01|u0|Equal76~0, MSX, 1
instance = comp, \emsx|U01|DI_Reg[7]\, emsx|U01|DI_Reg[7], MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux7~8\, emsx|U01|u0|alu|Mux7~8, MSX, 1
instance = comp, \emsx|U01|u0|mcode|IMode[0]~0\, emsx|U01|u0|mcode|IMode[0]~0, MSX, 1
instance = comp, \emsx|U01|u0|Equal5~0\, emsx|U01|u0|Equal5~0, MSX, 1
instance = comp, \emsx|U01|u0|IStatus[0]\, emsx|U01|u0|IStatus[0], MSX, 1
instance = comp, \emsx|U01|u0|process_0~4\, emsx|U01|u0|process_0~4, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux116~0\, emsx|U01|u0|mcode|Mux116~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux289~0\, emsx|U01|u0|mcode|Mux289~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux310~1\, emsx|U01|u0|mcode|Mux310~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux117~0\, emsx|U01|u0|mcode|Mux117~0, MSX, 1
instance = comp, \emsx|U01|u0|WZ[12]~16\, emsx|U01|u0|WZ[12]~16, MSX, 1
instance = comp, \emsx|U01|u0|process_0~11\, emsx|U01|u0|process_0~11, MSX, 1
instance = comp, \emsx|U01|u0|No_BTR~0\, emsx|U01|u0|No_BTR~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux299~0\, emsx|U01|u0|mcode|Mux299~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~60\, emsx|U01|u0|alu|Q_t~60, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux137~0\, emsx|U01|u0|mcode|Mux137~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux105~2\, emsx|U01|u0|mcode|Mux105~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux105~0\, emsx|U01|u0|mcode|Mux105~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux105~1\, emsx|U01|u0|mcode|Mux105~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux105~3\, emsx|U01|u0|mcode|Mux105~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux105~4\, emsx|U01|u0|mcode|Mux105~4, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux105~5\, emsx|U01|u0|mcode|Mux105~5, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux114~1\, emsx|U01|u0|mcode|Mux114~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux308~0\, emsx|U01|u0|mcode|Mux308~0, MSX, 1
instance = comp, \emsx|U01|u0|PC[11]~15\, emsx|U01|u0|PC[11]~15, MSX, 1
instance = comp, \emsx|U01|u0|A[15]~57\, emsx|U01|u0|A[15]~57, MSX, 1
instance = comp, \emsx|U01|u0|A[15]~1\, emsx|U01|u0|A[15]~1, MSX, 1
instance = comp, \emsx|U01|u0|Equal56~4\, emsx|U01|u0|Equal56~4, MSX, 1
instance = comp, \emsx|U01|u0|Equal19~0\, emsx|U01|u0|Equal19~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Set_Addr_To[0]~1\, emsx|U01|u0|mcode|Set_Addr_To[0]~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Set_Addr_To[0]~3\, emsx|U01|u0|mcode|Set_Addr_To[0]~3, MSX, 1
instance = comp, \emsx|U01|u0|process_0~5\, emsx|U01|u0|process_0~5, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~61\, emsx|U01|u0|alu|Q_t~61, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux113~0\, emsx|U01|u0|mcode|Mux113~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux113~1\, emsx|U01|u0|mcode|Mux113~1, MSX, 1
instance = comp, \emsx|U01|u0|BTR_r~0\, emsx|U01|u0|BTR_r~0, MSX, 1
instance = comp, \emsx|U01|u0|BTR_r~1\, emsx|U01|u0|BTR_r~1, MSX, 1
instance = comp, \emsx|U01|u0|BTR_r\, emsx|U01|u0|BTR_r, MSX, 1
instance = comp, \emsx|U01|u0|PC[7]~30\, emsx|U01|u0|PC[7]~30, MSX, 1
instance = comp, \emsx|U01|u0|PC[11]~58\, emsx|U01|u0|PC[11]~58, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux206~0\, emsx|U01|u0|mcode|Mux206~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~208\, emsx|U01|u0|alu|Q_t~208, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux73~2\, emsx|U01|u0|mcode|Mux73~2, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~210\, emsx|U01|u0|alu|Q_t~210, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux70~0\, emsx|U01|u0|mcode|Mux70~0, MSX, 1
instance = comp, \emsx|U01|u0|Equal56~6\, emsx|U01|u0|Equal56~6, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux73~3\, emsx|U01|u0|mcode|Mux73~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux73~4\, emsx|U01|u0|mcode|Mux73~4, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~209\, emsx|U01|u0|alu|Q_t~209, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~211\, emsx|U01|u0|alu|Q_t~211, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux73~5\, emsx|U01|u0|mcode|Mux73~5, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~206\, emsx|U01|u0|alu|Q_t~206, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~207\, emsx|U01|u0|alu|Q_t~207, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~204\, emsx|U01|u0|alu|Q_t~204, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux73~0\, emsx|U01|u0|mcode|Mux73~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~62\, emsx|U01|u0|alu|Q_t~62, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~205\, emsx|U01|u0|alu|Q_t~205, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux73~1\, emsx|U01|u0|mcode|Mux73~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux73~6\, emsx|U01|u0|mcode|Mux73~6, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Inc_PC~0\, emsx|U01|u0|mcode|Inc_PC~0, MSX, 1
instance = comp, \emsx|U01|u0|Equal4~0\, emsx|U01|u0|Equal4~0, MSX, 1
instance = comp, \emsx|U01|u0|Equal4~3\, emsx|U01|u0|Equal4~3, MSX, 1
instance = comp, \emsx|U01|u0|Equal4~2\, emsx|U01|u0|Equal4~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|No_PC~0\, emsx|U01|u0|mcode|No_PC~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux267~1\, emsx|U01|u0|mcode|Mux267~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux267~2\, emsx|U01|u0|mcode|Mux267~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Inc_PC~1\, emsx|U01|u0|mcode|Inc_PC~1, MSX, 1
instance = comp, \emsx|U01|u0|PC[7]~31\, emsx|U01|u0|PC[7]~31, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux307~0\, emsx|U01|u0|mcode|Mux307~0, MSX, 1
instance = comp, \emsx|U01|u0|PC[7]~26\, emsx|U01|u0|PC[7]~26, MSX, 1
instance = comp, \emsx|U01|u0|PC[11]~57\, emsx|U01|u0|PC[11]~57, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux202~0\, emsx|U01|u0|mcode|Mux202~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Special_LD[0]~0\, emsx|U01|u0|mcode|Special_LD[0]~0, MSX, 1
instance = comp, \emsx|U01|u0|ACC[4]~9\, emsx|U01|u0|ACC[4]~9, MSX, 1
instance = comp, \emsx|U01|u0|ACC[4]~18\, emsx|U01|u0|ACC[4]~18, MSX, 1
instance = comp, \emsx|U01|u0|Add2~0\, emsx|U01|u0|Add2~0, MSX, 1
instance = comp, \emsx|U01|u0|I[7]~0\, emsx|U01|u0|I[7]~0, MSX, 1
instance = comp, \emsx|U01|u0|R[4]~7\, emsx|U01|u0|R[4]~7, MSX, 1
instance = comp, \emsx|U01|u0|R~12\, emsx|U01|u0|R~12, MSX, 1
instance = comp, \emsx|U01|u0|R[4]~9\, emsx|U01|u0|R[4]~9, MSX, 1
instance = comp, \emsx|U01|u0|R[4]~10\, emsx|U01|u0|R[4]~10, MSX, 1
instance = comp, \emsx|U01|u0|R[2]\, emsx|U01|u0|R[2], MSX, 1
instance = comp, \emsx|U01|u0|ACC~28\, emsx|U01|u0|ACC~28, MSX, 1
instance = comp, \emsx|U01|u0|ACC~29\, emsx|U01|u0|ACC~29, MSX, 1
instance = comp, \emsx|U01|u0|Ap[2]\, emsx|U01|u0|Ap[2], MSX, 1
instance = comp, \emsx|U01|u0|ACC~30\, emsx|U01|u0|ACC~30, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~166\, emsx|U01|u0|alu|Q_t~166, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux246~0\, emsx|U01|u0|mcode|Mux246~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux104~0\, emsx|U01|u0|mcode|Mux104~0, MSX, 1
instance = comp, \emsx|U01|u0|F~68\, emsx|U01|u0|F~68, MSX, 1
instance = comp, \emsx|U01|u0|ACC[7]~16\, emsx|U01|u0|ACC[7]~16, MSX, 1
instance = comp, \emsx|U01|u0|ACC[4]~10\, emsx|U01|u0|ACC[4]~10, MSX, 1
instance = comp, \emsx|U01|u0|ACC[7]~17\, emsx|U01|u0|ACC[7]~17, MSX, 1
instance = comp, \emsx|U01|u0|ACC[2]\, emsx|U01|u0|ACC[2], MSX, 1
instance = comp, \emsx|U01|u0|I[2]~6\, emsx|U01|u0|I[2]~6, MSX, 1
instance = comp, \emsx|U01|u0|I[7]~1\, emsx|U01|u0|I[7]~1, MSX, 1
instance = comp, \emsx|U01|u0|I[2]\, emsx|U01|u0|I[2], MSX, 1
instance = comp, \emsx|U01|DI_Reg[3]\, emsx|U01|DI_Reg[3], MSX, 1
instance = comp, \emsx|U01|DI_Reg[4]\, emsx|U01|DI_Reg[4], MSX, 1
instance = comp, \emsx|U01|DI_Reg[5]\, emsx|U01|DI_Reg[5], MSX, 1
instance = comp, \emsx|U01|DI_Reg[0]\, emsx|U01|DI_Reg[0], MSX, 1
instance = comp, \emsx|U01|DI_Reg[2]\, emsx|U01|DI_Reg[2], MSX, 1
instance = comp, \emsx|U01|DI_Reg[1]\, emsx|U01|DI_Reg[1], MSX, 1
instance = comp, \emsx|U01|u0|Add3~3\, emsx|U01|u0|Add3~3, MSX, 1
instance = comp, \emsx|U01|u0|Add3~4\, emsx|U01|u0|Add3~4, MSX, 1
instance = comp, \emsx|U01|DI_Reg[6]\, emsx|U01|DI_Reg[6], MSX, 1
instance = comp, \emsx|U01|u0|Add3~8\, emsx|U01|u0|Add3~8, MSX, 1
instance = comp, \emsx|U01|u0|Add3~15\, emsx|U01|u0|Add3~15, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~7\, emsx|U01|u0|alu|Q_t~7, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux240~0\, emsx|U01|u0|mcode|Mux240~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux275~2\, emsx|U01|u0|mcode|Mux275~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux275~3\, emsx|U01|u0|mcode|Mux275~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux275~4\, emsx|U01|u0|mcode|Mux275~4, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux275~0\, emsx|U01|u0|mcode|Mux275~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~213\, emsx|U01|u0|alu|Q_t~213, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux275~1\, emsx|U01|u0|mcode|Mux275~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux275~5\, emsx|U01|u0|mcode|Mux275~5, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux260~0\, emsx|U01|u0|mcode|Mux260~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux274~2\, emsx|U01|u0|mcode|Mux274~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux274~0\, emsx|U01|u0|mcode|Mux274~0, MSX, 1
instance = comp, \emsx|U01|u0|Equal4~1\, emsx|U01|u0|Equal4~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux80~0\, emsx|U01|u0|mcode|Mux80~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux80~1\, emsx|U01|u0|mcode|Mux80~1, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~212\, emsx|U01|u0|alu|Q_t~212, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux274~1\, emsx|U01|u0|mcode|Mux274~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux274~3\, emsx|U01|u0|mcode|Mux274~3, MSX, 1
instance = comp, \emsx|U01|u0|Equal12~0\, emsx|U01|u0|Equal12~0, MSX, 1
instance = comp, \emsx|U01|u0|WZ[0]~23\, emsx|U01|u0|WZ[0]~23, MSX, 1
instance = comp, \emsx|U01|u0|Equal76~2\, emsx|U01|u0|Equal76~2, MSX, 1
instance = comp, \emsx|U01|u0|process_0~22\, emsx|U01|u0|process_0~22, MSX, 1
instance = comp, \emsx|U01|u0|process_0~17\, emsx|U01|u0|process_0~17, MSX, 1
instance = comp, \emsx|U01|u0|WZ[0]~22\, emsx|U01|u0|WZ[0]~22, MSX, 1
instance = comp, \emsx|U01|u0|WZ[0]~24\, emsx|U01|u0|WZ[0]~24, MSX, 1
instance = comp, \emsx|U01|u0|WZ[0]~25\, emsx|U01|u0|WZ[0]~25, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux276~6\, emsx|U01|u0|mcode|Mux276~6, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux276~0\, emsx|U01|u0|mcode|Mux276~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux276~1\, emsx|U01|u0|mcode|Mux276~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux276~2\, emsx|U01|u0|mcode|Mux276~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux276~3\, emsx|U01|u0|mcode|Mux276~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux276~4\, emsx|U01|u0|mcode|Mux276~4, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux276~5\, emsx|U01|u0|mcode|Mux276~5, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux276~7\, emsx|U01|u0|mcode|Mux276~7, MSX, 1
instance = comp, \emsx|U01|u0|WZ[12]~93\, emsx|U01|u0|WZ[12]~93, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux74~6\, emsx|U01|u0|mcode|Mux74~6, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux74~9\, emsx|U01|u0|mcode|Mux74~9, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux74~18\, emsx|U01|u0|mcode|Mux74~18, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux74~19\, emsx|U01|u0|mcode|Mux74~19, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux309~0\, emsx|U01|u0|mcode|Mux309~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux74~20\, emsx|U01|u0|mcode|Mux74~20, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux74~21\, emsx|U01|u0|mcode|Mux74~21, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux74~25\, emsx|U01|u0|mcode|Mux74~25, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux74~10\, emsx|U01|u0|mcode|Mux74~10, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux74~16\, emsx|U01|u0|mcode|Mux74~16, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux74~17\, emsx|U01|u0|mcode|Mux74~17, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux74~22\, emsx|U01|u0|mcode|Mux74~22, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux268~6\, emsx|U01|u0|mcode|Mux268~6, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~57\, emsx|U01|u0|alu|Q_t~57, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux270~0\, emsx|U01|u0|mcode|Mux270~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux212~2\, emsx|U01|u0|mcode|Mux212~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux212~0\, emsx|U01|u0|mcode|Mux212~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux212~1\, emsx|U01|u0|mcode|Mux212~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux212~3\, emsx|U01|u0|mcode|Mux212~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux268~5\, emsx|U01|u0|mcode|Mux268~5, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux268~2\, emsx|U01|u0|mcode|Mux268~2, MSX, 1
instance = comp, \emsx|U01|u0|RegAddrA~0\, emsx|U01|u0|RegAddrA~0, MSX, 1
instance = comp, \emsx|U01|u0|F[3]~4\, emsx|U01|u0|F[3]~4, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux268~8\, emsx|U01|u0|mcode|Mux268~8, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux268~9\, emsx|U01|u0|mcode|Mux268~9, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux268~3\, emsx|U01|u0|mcode|Mux268~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux268~4\, emsx|U01|u0|mcode|Mux268~4, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux268~7\, emsx|U01|u0|mcode|Mux268~7, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Set_Addr_To[2]~2\, emsx|U01|u0|mcode|Set_Addr_To[2]~2, MSX, 1
instance = comp, \emsx|U01|u0|WZ[12]~94\, emsx|U01|u0|WZ[12]~94, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux90~1\, emsx|U01|u0|mcode|Mux90~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux90~0\, emsx|U01|u0|mcode|Mux90~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~194\, emsx|U01|u0|alu|Q_t~194, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~195\, emsx|U01|u0|alu|Q_t~195, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~198\, emsx|U01|u0|alu|Q_t~198, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~190\, emsx|U01|u0|alu|Q_t~190, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~193\, emsx|U01|u0|alu|Q_t~193, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux91~5\, emsx|U01|u0|mcode|Mux91~5, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux91~6\, emsx|U01|u0|mcode|Mux91~6, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux89~0\, emsx|U01|u0|mcode|Mux89~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~145\, emsx|U01|u0|alu|Q_t~145, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux90~3\, emsx|U01|u0|mcode|Mux90~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux90~4\, emsx|U01|u0|mcode|Mux90~4, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux90~5\, emsx|U01|u0|mcode|Mux90~5, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux90~6\, emsx|U01|u0|mcode|Mux90~6, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux90~7\, emsx|U01|u0|mcode|Mux90~7, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux89~1\, emsx|U01|u0|mcode|Mux89~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux89~2\, emsx|U01|u0|mcode|Mux89~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux285~0\, emsx|U01|u0|mcode|Mux285~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux283~0\, emsx|U01|u0|mcode|Mux283~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux283~1\, emsx|U01|u0|mcode|Mux283~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux283~2\, emsx|U01|u0|mcode|Mux283~2, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~196\, emsx|U01|u0|alu|Q_t~196, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~197\, emsx|U01|u0|alu|Q_t~197, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux90~8\, emsx|U01|u0|mcode|Mux90~8, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux90~9\, emsx|U01|u0|mcode|Mux90~9, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux90~10\, emsx|U01|u0|mcode|Mux90~10, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux90~11\, emsx|U01|u0|mcode|Mux90~11, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux283~3\, emsx|U01|u0|mcode|Mux283~3, MSX, 1
instance = comp, \emsx|U01|u0|RegAddrA~1\, emsx|U01|u0|RegAddrA~1, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux7~1\, emsx|U01|u0|alu|Mux7~1, MSX, 1
instance = comp, \emsx|U01|u0|Alternate~0\, emsx|U01|u0|Alternate~0, MSX, 1
instance = comp, \emsx|U01|u0|Alternate~1\, emsx|U01|u0|Alternate~1, MSX, 1
instance = comp, \emsx|U01|u0|Alternate\, emsx|U01|u0|Alternate, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux90~2\, emsx|U01|u0|mcode|Mux90~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux91~3\, emsx|U01|u0|mcode|Mux91~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux284~2\, emsx|U01|u0|mcode|Mux284~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux284~0\, emsx|U01|u0|mcode|Mux284~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux284~1\, emsx|U01|u0|mcode|Mux284~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux284~3\, emsx|U01|u0|mcode|Mux284~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux302~0\, emsx|U01|u0|mcode|Mux302~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux208~0\, emsx|U01|u0|mcode|Mux208~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|I_MULUB~0\, emsx|U01|u0|mcode|I_MULUB~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|I_MULU~0\, emsx|U01|u0|mcode|I_MULU~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~35\, emsx|U01|u0|alu|Q_t~35, MSX, 1
instance = comp, \emsx|U01|u0|mcode|I_MULU~1\, emsx|U01|u0|mcode|I_MULU~1, MSX, 1
instance = comp, \emsx|U01|u0|RegAddrA~15\, emsx|U01|u0|RegAddrA~15, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux289~1\, emsx|U01|u0|mcode|Mux289~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux260~3\, emsx|U01|u0|mcode|Mux260~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux260~2\, emsx|U01|u0|mcode|Mux260~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux260~1\, emsx|U01|u0|mcode|Mux260~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux260~4\, emsx|U01|u0|mcode|Mux260~4, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux260~5\, emsx|U01|u0|mcode|Mux260~5, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux260~6\, emsx|U01|u0|mcode|Mux260~6, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~323\, emsx|U01|u0|alu|Q_t~323, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~324\, emsx|U01|u0|alu|Q_t~324, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux232~1\, emsx|U01|u0|mcode|Mux232~1, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~168\, emsx|U01|u0|alu|Q_t~168, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~325\, emsx|U01|u0|alu|Q_t~325, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~322\, emsx|U01|u0|alu|Q_t~322, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux232~2\, emsx|U01|u0|mcode|Mux232~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux260~7\, emsx|U01|u0|mcode|Mux260~7, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~335\, emsx|U01|u0|alu|Q_t~335, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux260~19\, emsx|U01|u0|mcode|Mux260~19, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux260~16\, emsx|U01|u0|mcode|Mux260~16, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~326\, emsx|U01|u0|alu|Q_t~326, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~327\, emsx|U01|u0|alu|Q_t~327, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~328\, emsx|U01|u0|alu|Q_t~328, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~333\, emsx|U01|u0|alu|Q_t~333, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~330\, emsx|U01|u0|alu|Q_t~330, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~331\, emsx|U01|u0|alu|Q_t~331, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~329\, emsx|U01|u0|alu|Q_t~329, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~332\, emsx|U01|u0|alu|Q_t~332, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~334\, emsx|U01|u0|alu|Q_t~334, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~238\, emsx|U01|u0|alu|Q_t~238, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux260~14\, emsx|U01|u0|mcode|Mux260~14, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux260~15\, emsx|U01|u0|mcode|Mux260~15, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux260~17\, emsx|U01|u0|mcode|Mux260~17, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux260~8\, emsx|U01|u0|mcode|Mux260~8, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux260~11\, emsx|U01|u0|mcode|Mux260~11, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux260~12\, emsx|U01|u0|mcode|Mux260~12, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux260~10\, emsx|U01|u0|mcode|Mux260~10, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux260~9\, emsx|U01|u0|mcode|Mux260~9, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux260~13\, emsx|U01|u0|mcode|Mux260~13, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux260~18\, emsx|U01|u0|mcode|Mux260~18, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux260~20\, emsx|U01|u0|mcode|Mux260~20, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~336\, emsx|U01|u0|alu|Q_t~336, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux261~6\, emsx|U01|u0|mcode|Mux261~6, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux261~7\, emsx|U01|u0|mcode|Mux261~7, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~340\, emsx|U01|u0|alu|Q_t~340, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~339\, emsx|U01|u0|alu|Q_t~339, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux67~0\, emsx|U01|u0|mcode|Mux67~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~342\, emsx|U01|u0|alu|Q_t~342, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~341\, emsx|U01|u0|alu|Q_t~341, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~343\, emsx|U01|u0|alu|Q_t~343, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux259~1\, emsx|U01|u0|mcode|Mux259~1, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~337\, emsx|U01|u0|alu|Q_t~337, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~338\, emsx|U01|u0|alu|Q_t~338, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux67~1\, emsx|U01|u0|mcode|Mux67~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux261~8\, emsx|U01|u0|mcode|Mux261~8, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux261~1\, emsx|U01|u0|mcode|Mux261~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux261~2\, emsx|U01|u0|mcode|Mux261~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux261~0\, emsx|U01|u0|mcode|Mux261~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux261~3\, emsx|U01|u0|mcode|Mux261~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux261~4\, emsx|U01|u0|mcode|Mux261~4, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux261~5\, emsx|U01|u0|mcode|Mux261~5, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux261~9\, emsx|U01|u0|mcode|Mux261~9, MSX, 1
instance = comp, \emsx|U01|u0|XY_Ind~0\, emsx|U01|u0|XY_Ind~0, MSX, 1
instance = comp, \emsx|U01|u0|XY_Ind~1\, emsx|U01|u0|XY_Ind~1, MSX, 1
instance = comp, \emsx|U01|u0|XY_Ind~2\, emsx|U01|u0|XY_Ind~2, MSX, 1
instance = comp, \emsx|U01|u0|XY_Ind\, emsx|U01|u0|XY_Ind, MSX, 1
instance = comp, \emsx|U01|u0|process_2~7\, emsx|U01|u0|process_2~7, MSX, 1
instance = comp, \emsx|U01|u0|RegAddrA_r~1\, emsx|U01|u0|RegAddrA_r~1, MSX, 1
instance = comp, \emsx|U01|u0|RegAddrA_r[2]\, emsx|U01|u0|RegAddrA_r[2], MSX, 1
instance = comp, \emsx|U01|u0|RegAddrA[2]~13\, emsx|U01|u0|RegAddrA[2]~13, MSX, 1
instance = comp, \emsx|U01|u0|RegAddrB~2\, emsx|U01|u0|RegAddrB~2, MSX, 1
instance = comp, \emsx|U01|u0|RegAddrA[2]~14\, emsx|U01|u0|RegAddrA[2]~14, MSX, 1
instance = comp, \emsx|U01|u0|RegAddrA[2]~16\, emsx|U01|u0|RegAddrA[2]~16, MSX, 1
instance = comp, \emsx|U01|u0|RegAddrA~7\, emsx|U01|u0|RegAddrA~7, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux91~0\, emsx|U01|u0|mcode|Mux91~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux285~1\, emsx|U01|u0|mcode|Mux285~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux91~1\, emsx|U01|u0|mcode|Mux91~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux91~2\, emsx|U01|u0|mcode|Mux91~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux91~4\, emsx|U01|u0|mcode|Mux91~4, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux285~2\, emsx|U01|u0|mcode|Mux285~2, MSX, 1
instance = comp, \emsx|U01|u0|RegAddrA~11\, emsx|U01|u0|RegAddrA~11, MSX, 1
instance = comp, \emsx|U01|u0|RegAddrA[2]~17\, emsx|U01|u0|RegAddrA[2]~17, MSX, 1
instance = comp, \emsx|U01|u0|RegAddrA[2]~18\, emsx|U01|u0|RegAddrA[2]~18, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux12~0\, emsx|U01|u0|mcode|Mux12~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~260\, emsx|U01|u0|alu|Q_t~260, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~261\, emsx|U01|u0|alu|Q_t~261, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~248\, emsx|U01|u0|alu|Q_t~248, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~262\, emsx|U01|u0|alu|Q_t~262, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~256\, emsx|U01|u0|alu|Q_t~256, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~255\, emsx|U01|u0|alu|Q_t~255, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~257\, emsx|U01|u0|alu|Q_t~257, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~258\, emsx|U01|u0|alu|Q_t~258, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~259\, emsx|U01|u0|alu|Q_t~259, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux61~0\, emsx|U01|u0|mcode|Mux61~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~252\, emsx|U01|u0|alu|Q_t~252, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~251\, emsx|U01|u0|alu|Q_t~251, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~253\, emsx|U01|u0|alu|Q_t~253, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~250\, emsx|U01|u0|alu|Q_t~250, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~249\, emsx|U01|u0|alu|Q_t~249, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~254\, emsx|U01|u0|alu|Q_t~254, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~263\, emsx|U01|u0|alu|Q_t~263, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~264\, emsx|U01|u0|alu|Q_t~264, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux61~1\, emsx|U01|u0|mcode|Mux61~1, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~273\, emsx|U01|u0|alu|Q_t~273, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~275\, emsx|U01|u0|alu|Q_t~275, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~265\, emsx|U01|u0|alu|Q_t~265, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux88~0\, emsx|U01|u0|mcode|Mux88~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~266\, emsx|U01|u0|alu|Q_t~266, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~237\, emsx|U01|u0|alu|Q_t~237, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~276\, emsx|U01|u0|alu|Q_t~276, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~277\, emsx|U01|u0|alu|Q_t~277, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux216~0\, emsx|U01|u0|mcode|Mux216~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~272\, emsx|U01|u0|alu|Q_t~272, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~274\, emsx|U01|u0|alu|Q_t~274, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~268\, emsx|U01|u0|alu|Q_t~268, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~270\, emsx|U01|u0|alu|Q_t~270, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~271\, emsx|U01|u0|alu|Q_t~271, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux61~2\, emsx|U01|u0|mcode|Mux61~2, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~267\, emsx|U01|u0|alu|Q_t~267, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~269\, emsx|U01|u0|alu|Q_t~269, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux61~3\, emsx|U01|u0|mcode|Mux61~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux255~4\, emsx|U01|u0|mcode|Mux255~4, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux255~0\, emsx|U01|u0|mcode|Mux255~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~245\, emsx|U01|u0|alu|Q_t~245, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~17\, emsx|U01|u0|alu|Q_t~17, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~247\, emsx|U01|u0|alu|Q_t~247, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux143~0\, emsx|U01|u0|mcode|Mux143~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~226\, emsx|U01|u0|alu|Q_t~226, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~246\, emsx|U01|u0|alu|Q_t~246, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux223~0\, emsx|U01|u0|mcode|Mux223~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~242\, emsx|U01|u0|alu|Q_t~242, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~243\, emsx|U01|u0|alu|Q_t~243, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~244\, emsx|U01|u0|alu|Q_t~244, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux223~1\, emsx|U01|u0|mcode|Mux223~1, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~241\, emsx|U01|u0|alu|Q_t~241, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux255~1\, emsx|U01|u0|mcode|Mux255~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux255~2\, emsx|U01|u0|mcode|Mux255~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux255~3\, emsx|U01|u0|mcode|Mux255~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux255~5\, emsx|U01|u0|mcode|Mux255~5, MSX, 1
instance = comp, \emsx|U01|u0|process_2~6\, emsx|U01|u0|process_2~6, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux256~8\, emsx|U01|u0|mcode|Mux256~8, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux256~7\, emsx|U01|u0|mcode|Mux256~7, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~239\, emsx|U01|u0|alu|Q_t~239, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~240\, emsx|U01|u0|alu|Q_t~240, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~233\, emsx|U01|u0|alu|Q_t~233, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~235\, emsx|U01|u0|alu|Q_t~235, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~230\, emsx|U01|u0|alu|Q_t~230, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~231\, emsx|U01|u0|alu|Q_t~231, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~232\, emsx|U01|u0|alu|Q_t~232, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~236\, emsx|U01|u0|alu|Q_t~236, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~382\, emsx|U01|u0|alu|Q_t~382, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux62~0\, emsx|U01|u0|mcode|Mux62~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~234\, emsx|U01|u0|alu|Q_t~234, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux62~1\, emsx|U01|u0|mcode|Mux62~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux62~2\, emsx|U01|u0|mcode|Mux62~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux256~9\, emsx|U01|u0|mcode|Mux256~9, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux256~4\, emsx|U01|u0|mcode|Mux256~4, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux256~5\, emsx|U01|u0|mcode|Mux256~5, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux256~6\, emsx|U01|u0|mcode|Mux256~6, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux256~10\, emsx|U01|u0|mcode|Mux256~10, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux256~0\, emsx|U01|u0|mcode|Mux256~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux206~6\, emsx|U01|u0|mcode|Mux206~6, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux256~1\, emsx|U01|u0|mcode|Mux256~1, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~229\, emsx|U01|u0|alu|Q_t~229, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~227\, emsx|U01|u0|alu|Q_t~227, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~228\, emsx|U01|u0|alu|Q_t~228, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~225\, emsx|U01|u0|alu|Q_t~225, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux224~0\, emsx|U01|u0|mcode|Mux224~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~223\, emsx|U01|u0|alu|Q_t~223, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~224\, emsx|U01|u0|alu|Q_t~224, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux224~1\, emsx|U01|u0|mcode|Mux224~1, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~222\, emsx|U01|u0|alu|Q_t~222, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux256~2\, emsx|U01|u0|mcode|Mux256~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux256~3\, emsx|U01|u0|mcode|Mux256~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Set_BusB_To[1]~0\, emsx|U01|u0|mcode|Set_BusB_To[1]~0, MSX, 1
instance = comp, \emsx|U01|u0|RegAddrB_r~1\, emsx|U01|u0|RegAddrB_r~1, MSX, 1
instance = comp, \emsx|U01|u0|RegAddrB_r[2]\, emsx|U01|u0|RegAddrB_r[2], MSX, 1
instance = comp, \emsx|U01|u0|RegAddrB[2]~3\, emsx|U01|u0|RegAddrB[2]~3, MSX, 1
instance = comp, \emsx|U01|u0|RegAddrA~2\, emsx|U01|u0|RegAddrA~2, MSX, 1
instance = comp, \emsx|U01|u0|RegAddrA_r~0\, emsx|U01|u0|RegAddrA_r~0, MSX, 1
instance = comp, \emsx|U01|u0|RegAddrA_r[0]\, emsx|U01|u0|RegAddrA_r[0], MSX, 1
instance = comp, \emsx|U01|u0|RegAddrA[1]~3\, emsx|U01|u0|RegAddrA[1]~3, MSX, 1
instance = comp, \emsx|U01|u0|RegAddrA[1]~4\, emsx|U01|u0|RegAddrA[1]~4, MSX, 1
instance = comp, \emsx|U01|u0|RegAddrA[0]~5\, emsx|U01|u0|RegAddrA[0]~5, MSX, 1
instance = comp, \emsx|U01|u0|RegAddrA[0]~6\, emsx|U01|u0|RegAddrA[0]~6, MSX, 1
instance = comp, \emsx|U01|u0|RegAddrA~8\, emsx|U01|u0|RegAddrA~8, MSX, 1
instance = comp, \emsx|U01|u0|RegAddrA[0]~9\, emsx|U01|u0|RegAddrA[0]~9, MSX, 1
instance = comp, \emsx|U01|u0|RegAddrA_r[1]\, emsx|U01|u0|RegAddrA_r[1], MSX, 1
instance = comp, \emsx|U01|u0|RegAddrA[1]~10\, emsx|U01|u0|RegAddrA[1]~10, MSX, 1
instance = comp, \emsx|U01|u0|RegAddrA[1]~12\, emsx|U01|u0|RegAddrA[1]~12, MSX, 1
instance = comp, \emsx|U01|u0|RegWEL~2\, emsx|U01|u0|RegWEL~2, MSX, 1
instance = comp, \emsx|U01|u0|RegWEL~3\, emsx|U01|u0|RegWEL~3, MSX, 1
instance = comp, \emsx|U01|u0|process_3~3\, emsx|U01|u0|process_3~3, MSX, 1
instance = comp, \emsx|U01|u0|process_3~2\, emsx|U01|u0|process_3~2, MSX, 1
instance = comp, \emsx|U01|u0|RegWEL~4\, emsx|U01|u0|RegWEL~4, MSX, 1
instance = comp, \emsx|U01|u0|RegWEL~5\, emsx|U01|u0|RegWEL~5, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux263~0\, emsx|U01|u0|mcode|Mux263~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux263~1\, emsx|U01|u0|mcode|Mux263~1, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~376\, emsx|U01|u0|alu|Q_t~376, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~377\, emsx|U01|u0|alu|Q_t~377, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~373\, emsx|U01|u0|alu|Q_t~373, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~378\, emsx|U01|u0|alu|Q_t~378, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~368\, emsx|U01|u0|alu|Q_t~368, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~369\, emsx|U01|u0|alu|Q_t~369, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~370\, emsx|U01|u0|alu|Q_t~370, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~374\, emsx|U01|u0|alu|Q_t~374, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~371\, emsx|U01|u0|alu|Q_t~371, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~372\, emsx|U01|u0|alu|Q_t~372, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~375\, emsx|U01|u0|alu|Q_t~375, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux69~0\, emsx|U01|u0|mcode|Mux69~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux69~1\, emsx|U01|u0|mcode|Mux69~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux263~2\, emsx|U01|u0|mcode|Mux263~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux216~2\, emsx|U01|u0|mcode|Mux216~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux216~3\, emsx|U01|u0|mcode|Mux216~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux216~4\, emsx|U01|u0|mcode|Mux216~4, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~321\, emsx|U01|u0|alu|Q_t~321, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~77\, emsx|U01|u0|alu|Q_t~77, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux272~1\, emsx|U01|u0|mcode|Mux272~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux272~2\, emsx|U01|u0|mcode|Mux272~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux272~3\, emsx|U01|u0|mcode|Mux272~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux272~0\, emsx|U01|u0|mcode|Mux272~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux272~4\, emsx|U01|u0|mcode|Mux272~4, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux272~5\, emsx|U01|u0|mcode|Mux272~5, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux216~1\, emsx|U01|u0|mcode|Mux216~1, MSX, 1
instance = comp, \emsx|U01|u0|Read_To_Reg_r~4\, emsx|U01|u0|Read_To_Reg_r~4, MSX, 1
instance = comp, \emsx|U01|u0|Read_To_Reg_r~5\, emsx|U01|u0|Read_To_Reg_r~5, MSX, 1
instance = comp, \emsx|U01|u0|Read_To_Reg_r~6\, emsx|U01|u0|Read_To_Reg_r~6, MSX, 1
instance = comp, \emsx|U01|u0|Read_To_Reg_r[4]\, emsx|U01|u0|Read_To_Reg_r[4], MSX, 1
instance = comp, \emsx|U01|u0|Read_To_Reg_r~1\, emsx|U01|u0|Read_To_Reg_r~1, MSX, 1
instance = comp, \emsx|U01|u0|Read_To_Reg_r[2]\, emsx|U01|u0|Read_To_Reg_r[2], MSX, 1
instance = comp, \emsx|U01|u0|Read_To_Reg_r~2\, emsx|U01|u0|Read_To_Reg_r~2, MSX, 1
instance = comp, \emsx|U01|u0|Read_To_Reg_r~3\, emsx|U01|u0|Read_To_Reg_r~3, MSX, 1
instance = comp, \emsx|U01|u0|Read_To_Reg_r[1]\, emsx|U01|u0|Read_To_Reg_r[1], MSX, 1
instance = comp, \emsx|U01|u0|RegWEL~0\, emsx|U01|u0|RegWEL~0, MSX, 1
instance = comp, \emsx|U01|u0|RegWEL~1\, emsx|U01|u0|RegWEL~1, MSX, 1
instance = comp, \emsx|U01|u0|RegWEL~6\, emsx|U01|u0|RegWEL~6, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[3][7]~7\, emsx|U01|u0|Regs|RegsL[3][7]~7, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[3][2]\, emsx|U01|u0|Regs|RegsL[3][2], MSX, 1
instance = comp, \emsx|U01|u0|mcode|Set_BusB_To[2]~12\, emsx|U01|u0|mcode|Set_BusB_To[2]~12, MSX, 1
instance = comp, \emsx|U01|u0|RegAddrB_r[1]\, emsx|U01|u0|RegAddrB_r[1], MSX, 1
instance = comp, \emsx|U01|u0|RegAddrB[1]~1\, emsx|U01|u0|RegAddrB[1]~1, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[1][7]~5\, emsx|U01|u0|Regs|RegsL[1][7]~5, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[1][2]\, emsx|U01|u0|Regs|RegsL[1][2], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[0][7]~6\, emsx|U01|u0|Regs|RegsL[0][7]~6, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[0][2]\, emsx|U01|u0|Regs|RegsL[0][2], MSX, 1
instance = comp, \emsx|U01|u0|RegAddrB_r~0\, emsx|U01|u0|RegAddrB_r~0, MSX, 1
instance = comp, \emsx|U01|u0|RegAddrB_r[0]\, emsx|U01|u0|RegAddrB_r[0], MSX, 1
instance = comp, \emsx|U01|u0|RegAddrB[0]~0\, emsx|U01|u0|RegAddrB[0]~0, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux29~2\, emsx|U01|u0|Regs|Mux29~2, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux29~3\, emsx|U01|u0|Regs|Mux29~3, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[5][7]~0\, emsx|U01|u0|Regs|RegsL[5][7]~0, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[5][2]\, emsx|U01|u0|Regs|RegsL[5][2], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[7][7]~3\, emsx|U01|u0|Regs|RegsL[7][7]~3, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[7][2]\, emsx|U01|u0|Regs|RegsL[7][2], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[6][7]~1\, emsx|U01|u0|Regs|RegsL[6][7]~1, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[6][2]\, emsx|U01|u0|Regs|RegsL[6][2], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[4][7]~2\, emsx|U01|u0|Regs|RegsL[4][7]~2, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[4][2]\, emsx|U01|u0|Regs|RegsL[4][2], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux29~0\, emsx|U01|u0|Regs|Mux29~0, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux29~1\, emsx|U01|u0|Regs|Mux29~1, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux29~4\, emsx|U01|u0|Regs|Mux29~4, MSX, 1
instance = comp, \emsx|U01|u0|RegDIL[4]~0\, emsx|U01|u0|RegDIL[4]~0, MSX, 1
instance = comp, \emsx|U01|u0|RegDIL[2]~12\, emsx|U01|u0|RegDIL[2]~12, MSX, 1
instance = comp, \emsx|U01|u0|Ap[6]\, emsx|U01|u0|Ap[6], MSX, 1
instance = comp, \emsx|U01|u0|Add2~3\, emsx|U01|u0|Add2~3, MSX, 1
instance = comp, \emsx|U01|u0|Ap[4]\, emsx|U01|u0|Ap[4], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[2][7]~4\, emsx|U01|u0|Regs|RegsL[2][7]~4, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[2][7]\, emsx|U01|u0|Regs|RegsL[2][7], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[0][7]\, emsx|U01|u0|Regs|RegsL[0][7], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[1][7]\, emsx|U01|u0|Regs|RegsL[1][7], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux8~2\, emsx|U01|u0|Regs|Mux8~2, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[3][7]\, emsx|U01|u0|Regs|RegsL[3][7], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux8~3\, emsx|U01|u0|Regs|Mux8~3, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[7][7]\, emsx|U01|u0|Regs|RegsL[7][7], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[4][7]\, emsx|U01|u0|Regs|RegsL[4][7], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[6][7]\, emsx|U01|u0|Regs|RegsL[6][7], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux8~0\, emsx|U01|u0|Regs|Mux8~0, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[5][7]\, emsx|U01|u0|Regs|RegsL[5][7], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux8~1\, emsx|U01|u0|Regs|Mux8~1, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux8~4\, emsx|U01|u0|Regs|Mux8~4, MSX, 1
instance = comp, \emsx|U01|u0|RegBusA_r[7]\, emsx|U01|u0|RegBusA_r[7], MSX, 1
instance = comp, \emsx|U01|u0|process_4~0\, emsx|U01|u0|process_4~0, MSX, 1
instance = comp, \emsx|U01|u0|RegDIL[4]~4\, emsx|U01|u0|RegDIL[4]~4, MSX, 1
instance = comp, \emsx|U01|u0|RegDIL[4]~5\, emsx|U01|u0|RegDIL[4]~5, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux282~0\, emsx|U01|u0|mcode|Mux282~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux227~9\, emsx|U01|u0|mcode|Mux227~9, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux227~10\, emsx|U01|u0|mcode|Mux227~10, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux227~8\, emsx|U01|u0|mcode|Mux227~8, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux7~5\, emsx|U01|u0|alu|Mux7~5, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~21\, emsx|U01|u0|alu|Q_t~21, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux88~1\, emsx|U01|u0|mcode|Mux88~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux88~2\, emsx|U01|u0|mcode|Mux88~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux70~1\, emsx|U01|u0|mcode|Mux70~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux88~3\, emsx|U01|u0|mcode|Mux88~3, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~200\, emsx|U01|u0|alu|Q_t~200, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux88~4\, emsx|U01|u0|mcode|Mux88~4, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux88~5\, emsx|U01|u0|mcode|Mux88~5, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux88~6\, emsx|U01|u0|mcode|Mux88~6, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux88~7\, emsx|U01|u0|mcode|Mux88~7, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux282~1\, emsx|U01|u0|mcode|Mux282~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux282~2\, emsx|U01|u0|mcode|Mux282~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux282~3\, emsx|U01|u0|mcode|Mux282~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux282~4\, emsx|U01|u0|mcode|Mux282~4, MSX, 1
instance = comp, \emsx|U01|u0|RegDIL[4]~3\, emsx|U01|u0|RegDIL[4]~3, MSX, 1
instance = comp, \emsx|U01|u0|RegBusA_r[5]~feeder\, emsx|U01|u0|RegBusA_r[5]~feeder, MSX, 1
instance = comp, \emsx|U01|u0|RegBusA_r[5]\, emsx|U01|u0|RegBusA_r[5], MSX, 1
instance = comp, \emsx|U01|u0|mcode|I_MULUB~1\, emsx|U01|u0|mcode|I_MULUB~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|I_MULUB~2\, emsx|U01|u0|mcode|I_MULUB~2, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[3]~8\, emsx|U01|u0|MULU_Prod32[3]~8, MSX, 1
instance = comp, \emsx|U01|u0|Ap[7]~feeder\, emsx|U01|u0|Ap[7]~feeder, MSX, 1
instance = comp, \emsx|U01|u0|Ap[7]\, emsx|U01|u0|Ap[7], MSX, 1
instance = comp, \emsx|U01|u0|Save_Mux[7]~16\, emsx|U01|u0|Save_Mux[7]~16, MSX, 1
instance = comp, \emsx|U01|u0|process_2~8\, emsx|U01|u0|process_2~8, MSX, 1
instance = comp, \emsx|U01|u0|RegAddrC~2\, emsx|U01|u0|RegAddrC~2, MSX, 1
instance = comp, \emsx|U01|u0|RegAddrC~3\, emsx|U01|u0|RegAddrC~3, MSX, 1
instance = comp, \emsx|U01|u0|process_2~3\, emsx|U01|u0|process_2~3, MSX, 1
instance = comp, \emsx|U01|u0|RegAddrC~4\, emsx|U01|u0|RegAddrC~4, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux13~0\, emsx|U01|u0|Regs|Mux13~0, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux13~1\, emsx|U01|u0|Regs|Mux13~1, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux13~4\, emsx|U01|u0|Regs|Mux13~4, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[4][4]\, emsx|U01|u0|Regs|RegsL[4][4], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[6][4]\, emsx|U01|u0|Regs|RegsL[6][4], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux11~0\, emsx|U01|u0|Regs|Mux11~0, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[5][4]\, emsx|U01|u0|Regs|RegsL[5][4], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[7][4]\, emsx|U01|u0|Regs|RegsL[7][4], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux11~1\, emsx|U01|u0|Regs|Mux11~1, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[1][4]\, emsx|U01|u0|Regs|RegsL[1][4], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[0][4]\, emsx|U01|u0|Regs|RegsL[0][4], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux11~2\, emsx|U01|u0|Regs|Mux11~2, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[3][4]~feeder\, emsx|U01|u0|Regs|RegsL[3][4]~feeder, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[3][4]\, emsx|U01|u0|Regs|RegsL[3][4], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[2][4]\, emsx|U01|u0|Regs|RegsL[2][4], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux11~3\, emsx|U01|u0|Regs|Mux11~3, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux11~4\, emsx|U01|u0|Regs|Mux11~4, MSX, 1
instance = comp, \emsx|U01|u0|ID16[4]~9\, emsx|U01|u0|ID16[4]~9, MSX, 1
instance = comp, \emsx|U01|u0|RegBusA_r[1]\, emsx|U01|u0|RegBusA_r[1], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[3][1]\, emsx|U01|u0|Regs|RegsL[3][1], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[0][1]\, emsx|U01|u0|Regs|RegsL[0][1], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[1][1]\, emsx|U01|u0|Regs|RegsL[1][1], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux14~2\, emsx|U01|u0|Regs|Mux14~2, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[2][1]\, emsx|U01|u0|Regs|RegsL[2][1], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux14~3\, emsx|U01|u0|Regs|Mux14~3, MSX, 1
instance = comp, \emsx|U01|u0|ID16[1]~6\, emsx|U01|u0|ID16[1]~6, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[3][0]~feeder\, emsx|U01|u0|Regs|RegsL[3][0]~feeder, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[3][0]\, emsx|U01|u0|Regs|RegsL[3][0], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[1][0]\, emsx|U01|u0|Regs|RegsL[1][0], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[0][0]\, emsx|U01|u0|Regs|RegsL[0][0], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux15~2\, emsx|U01|u0|Regs|Mux15~2, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[2][0]\, emsx|U01|u0|Regs|RegsL[2][0], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux15~3\, emsx|U01|u0|Regs|Mux15~3, MSX, 1
instance = comp, \emsx|U01|u0|ID16[1]~33\, emsx|U01|u0|ID16[1]~33, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux79~0\, emsx|U01|u0|mcode|Mux79~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux79~1\, emsx|U01|u0|mcode|Mux79~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux79~2\, emsx|U01|u0|mcode|Mux79~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux79~4\, emsx|U01|u0|mcode|Mux79~4, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux79~3\, emsx|U01|u0|mcode|Mux79~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux79~5\, emsx|U01|u0|mcode|Mux79~5, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux273~1\, emsx|U01|u0|mcode|Mux273~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux273~0\, emsx|U01|u0|mcode|Mux273~0, MSX, 1
instance = comp, \emsx|U01|u0|WZ[0]~21\, emsx|U01|u0|WZ[0]~21, MSX, 1
instance = comp, \emsx|U01|u0|WZ[0]~49\, emsx|U01|u0|WZ[0]~49, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a0\, emsx|U01|u0|Regs|RegsL_rtl_0|auto_generated|ram_block1a0, MSX, 1
instance = comp, \emsx|U01|u0|Add12~0\, emsx|U01|u0|Add12~0, MSX, 1
instance = comp, \emsx|U01|u0|WZ[0]~28\, emsx|U01|u0|WZ[0]~28, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux299~1\, emsx|U01|u0|mcode|Mux299~1, MSX, 1
instance = comp, \emsx|U01|u0|PC~18\, emsx|U01|u0|PC~18, MSX, 1
instance = comp, \emsx|U01|u0|WZ[0]~31\, emsx|U01|u0|WZ[0]~31, MSX, 1
instance = comp, \emsx|U01|u0|WZ[0]~27\, emsx|U01|u0|WZ[0]~27, MSX, 1
instance = comp, \emsx|U01|u0|WZ~29\, emsx|U01|u0|WZ~29, MSX, 1
instance = comp, \emsx|U01|u0|WZ~30\, emsx|U01|u0|WZ~30, MSX, 1
instance = comp, \emsx|U01|u0|WZ~32\, emsx|U01|u0|WZ~32, MSX, 1
instance = comp, \emsx|U01|u0|WZ[0]~17\, emsx|U01|u0|WZ[0]~17, MSX, 1
instance = comp, \emsx|U01|u0|WZ[0]~18\, emsx|U01|u0|WZ[0]~18, MSX, 1
instance = comp, \emsx|U01|u0|WZ~19\, emsx|U01|u0|WZ~19, MSX, 1
instance = comp, \emsx|U01|u0|WZ~20\, emsx|U01|u0|WZ~20, MSX, 1
instance = comp, \emsx|U01|u0|WZ[0]~26\, emsx|U01|u0|WZ[0]~26, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux311~0\, emsx|U01|u0|mcode|Mux311~0, MSX, 1
instance = comp, \emsx|U01|u0|WZ[0]~33\, emsx|U01|u0|WZ[0]~33, MSX, 1
instance = comp, \emsx|U01|u0|WZ~34\, emsx|U01|u0|WZ~34, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~58\, emsx|U01|u0|alu|Q_t~58, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux277~1\, emsx|U01|u0|mcode|Mux277~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux277~0\, emsx|U01|u0|mcode|Mux277~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux277~2\, emsx|U01|u0|mcode|Mux277~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Set_Addr_To~0\, emsx|U01|u0|mcode|Set_Addr_To~0, MSX, 1
instance = comp, \emsx|U01|u0|WZ[0]~39\, emsx|U01|u0|WZ[0]~39, MSX, 1
instance = comp, \emsx|U01|u0|WZ[0]~40\, emsx|U01|u0|WZ[0]~40, MSX, 1
instance = comp, \emsx|U01|u0|WZ[0]~36\, emsx|U01|u0|WZ[0]~36, MSX, 1
instance = comp, \emsx|U01|u0|WZ[0]~37\, emsx|U01|u0|WZ[0]~37, MSX, 1
instance = comp, \emsx|U01|u0|WZ[0]~38\, emsx|U01|u0|WZ[0]~38, MSX, 1
instance = comp, \emsx|U01|u0|WZ[0]~41\, emsx|U01|u0|WZ[0]~41, MSX, 1
instance = comp, \emsx|U01|u0|WZ[0]~42\, emsx|U01|u0|WZ[0]~42, MSX, 1
instance = comp, \emsx|U01|u0|WZ[0]~43\, emsx|U01|u0|WZ[0]~43, MSX, 1
instance = comp, \emsx|U01|u0|WZ[0]~35\, emsx|U01|u0|WZ[0]~35, MSX, 1
instance = comp, \emsx|U01|u0|WZ[0]~44\, emsx|U01|u0|WZ[0]~44, MSX, 1
instance = comp, \emsx|U01|u0|WZ[0]\, emsx|U01|u0|WZ[0], MSX, 1
instance = comp, \emsx|U01|u0|PC~16\, emsx|U01|u0|PC~16, MSX, 1
instance = comp, \emsx|U01|u0|PC~17\, emsx|U01|u0|PC~17, MSX, 1
instance = comp, \emsx|U01|u0|PC~19\, emsx|U01|u0|PC~19, MSX, 1
instance = comp, \emsx|U01|u0|PC~22\, emsx|U01|u0|PC~22, MSX, 1
instance = comp, \emsx|U01|u0|PC~21\, emsx|U01|u0|PC~21, MSX, 1
instance = comp, \emsx|U01|u0|PC~23\, emsx|U01|u0|PC~23, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux300~1\, emsx|U01|u0|mcode|Mux300~1, MSX, 1
instance = comp, \emsx|U01|u0|process_0~18\, emsx|U01|u0|process_0~18, MSX, 1
instance = comp, \emsx|U01|u0|PC~20\, emsx|U01|u0|PC~20, MSX, 1
instance = comp, \emsx|U01|u0|PC~24\, emsx|U01|u0|PC~24, MSX, 1
instance = comp, \emsx|U01|u0|PC~25\, emsx|U01|u0|PC~25, MSX, 1
instance = comp, \emsx|U01|u0|PC[0]\, emsx|U01|u0|PC[0], MSX, 1
instance = comp, \emsx|U01|u0|PC[7]~27\, emsx|U01|u0|PC[7]~27, MSX, 1
instance = comp, \emsx|U01|u0|Add9~0\, emsx|U01|u0|Add9~0, MSX, 1
instance = comp, \emsx|U01|u0|PC~28\, emsx|U01|u0|PC~28, MSX, 1
instance = comp, \emsx|U01|u0|PC~29\, emsx|U01|u0|PC~29, MSX, 1
instance = comp, \emsx|U01|u0|PC~32\, emsx|U01|u0|PC~32, MSX, 1
instance = comp, \emsx|U01|u0|PC[7]~34\, emsx|U01|u0|PC[7]~34, MSX, 1
instance = comp, \emsx|U01|u0|PC[7]~35\, emsx|U01|u0|PC[7]~35, MSX, 1
instance = comp, \emsx|U01|u0|PC[7]~36\, emsx|U01|u0|PC[7]~36, MSX, 1
instance = comp, \emsx|U01|u0|PC[7]~33\, emsx|U01|u0|PC[7]~33, MSX, 1
instance = comp, \emsx|U01|u0|PC[7]~37\, emsx|U01|u0|PC[7]~37, MSX, 1
instance = comp, \emsx|U01|u0|PC[1]\, emsx|U01|u0|PC[1], MSX, 1
instance = comp, \emsx|U01|u0|Add13~0\, emsx|U01|u0|Add13~0, MSX, 1
instance = comp, \emsx|U01|u0|WZ~47\, emsx|U01|u0|WZ~47, MSX, 1
instance = comp, \emsx|U01|u0|WZ~48\, emsx|U01|u0|WZ~48, MSX, 1
instance = comp, \emsx|U01|u0|WZ~50\, emsx|U01|u0|WZ~50, MSX, 1
instance = comp, \emsx|U01|u0|Add7~0\, emsx|U01|u0|Add7~0, MSX, 1
instance = comp, \emsx|U01|u0|Add5~0\, emsx|U01|u0|Add5~0, MSX, 1
instance = comp, \emsx|U01|u0|Add3~0\, emsx|U01|u0|Add3~0, MSX, 1
instance = comp, \emsx|U01|u0|WZ~45\, emsx|U01|u0|WZ~45, MSX, 1
instance = comp, \emsx|U01|u0|WZ~46\, emsx|U01|u0|WZ~46, MSX, 1
instance = comp, \emsx|U01|u0|WZ~51\, emsx|U01|u0|WZ~51, MSX, 1
instance = comp, \emsx|U01|u0|WZ[1]\, emsx|U01|u0|WZ[1], MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[1]~10\, emsx|U01|u0|MULU_Prod32[1]~10, MSX, 1
instance = comp, \emsx|U01|u0|I[5]~9\, emsx|U01|u0|I[5]~9, MSX, 1
instance = comp, \emsx|U01|u0|I[5]\, emsx|U01|u0|I[5], MSX, 1
instance = comp, \emsx|U01|u0|Add2~1\, emsx|U01|u0|Add2~1, MSX, 1
instance = comp, \emsx|U01|u0|Add2~2\, emsx|U01|u0|Add2~2, MSX, 1
instance = comp, \emsx|U01|u0|R~15\, emsx|U01|u0|R~15, MSX, 1
instance = comp, \emsx|U01|u0|R[5]\, emsx|U01|u0|R[5], MSX, 1
instance = comp, \emsx|U01|u0|Mux34~0\, emsx|U01|u0|Mux34~0, MSX, 1
instance = comp, \emsx|U01|u0|WZ[5]~61\, emsx|U01|u0|WZ[5]~61, MSX, 1
instance = comp, \emsx|U01|u0|PC~39\, emsx|U01|u0|PC~39, MSX, 1
instance = comp, \emsx|U01|u0|Add12~2\, emsx|U01|u0|Add12~2, MSX, 1
instance = comp, \emsx|U01|u0|Add9~1\, emsx|U01|u0|Add9~1, MSX, 1
instance = comp, \emsx|U01|u0|Add9~2\, emsx|U01|u0|Add9~2, MSX, 1
instance = comp, \emsx|U01|u0|WZ~54\, emsx|U01|u0|WZ~54, MSX, 1
instance = comp, \emsx|U01|u0|Add13~1\, emsx|U01|u0|Add13~1, MSX, 1
instance = comp, \emsx|U01|u0|WZ~55\, emsx|U01|u0|WZ~55, MSX, 1
instance = comp, \emsx|U01|u0|Add12~1\, emsx|U01|u0|Add12~1, MSX, 1
instance = comp, \emsx|U01|u0|WZ~56\, emsx|U01|u0|WZ~56, MSX, 1
instance = comp, \emsx|U01|u0|Add3~1\, emsx|U01|u0|Add3~1, MSX, 1
instance = comp, \emsx|U01|u0|Add5~1\, emsx|U01|u0|Add5~1, MSX, 1
instance = comp, \emsx|U01|u0|Add7~1\, emsx|U01|u0|Add7~1, MSX, 1
instance = comp, \emsx|U01|u0|WZ~52\, emsx|U01|u0|WZ~52, MSX, 1
instance = comp, \emsx|U01|u0|ID16[2]~7\, emsx|U01|u0|ID16[2]~7, MSX, 1
instance = comp, \emsx|U01|u0|WZ~53\, emsx|U01|u0|WZ~53, MSX, 1
instance = comp, \emsx|U01|u0|WZ~57\, emsx|U01|u0|WZ~57, MSX, 1
instance = comp, \emsx|U01|u0|WZ[2]\, emsx|U01|u0|WZ[2], MSX, 1
instance = comp, \emsx|U01|u0|PC~40\, emsx|U01|u0|PC~40, MSX, 1
instance = comp, \emsx|U01|u0|PC~38\, emsx|U01|u0|PC~38, MSX, 1
instance = comp, \emsx|U01|u0|PC~41\, emsx|U01|u0|PC~41, MSX, 1
instance = comp, \emsx|U01|u0|PC[2]\, emsx|U01|u0|PC[2], MSX, 1
instance = comp, \emsx|U01|u0|Add10~0\, emsx|U01|u0|Add10~0, MSX, 1
instance = comp, \emsx|U01|u0|WZ[5]~60\, emsx|U01|u0|WZ[5]~60, MSX, 1
instance = comp, \emsx|U01|u0|Add13~2\, emsx|U01|u0|Add13~2, MSX, 1
instance = comp, \emsx|U01|u0|Add12~3\, emsx|U01|u0|Add12~3, MSX, 1
instance = comp, \emsx|U01|u0|Add12~4\, emsx|U01|u0|Add12~4, MSX, 1
instance = comp, \emsx|U01|u0|WZ[5]~63\, emsx|U01|u0|WZ[5]~63, MSX, 1
instance = comp, \emsx|U01|u0|Add9~3\, emsx|U01|u0|Add9~3, MSX, 1
instance = comp, \emsx|U01|u0|Add9~4\, emsx|U01|u0|Add9~4, MSX, 1
instance = comp, \emsx|U01|u0|WZ[5]~62\, emsx|U01|u0|WZ[5]~62, MSX, 1
instance = comp, \emsx|U01|u0|WZ~64\, emsx|U01|u0|WZ~64, MSX, 1
instance = comp, \emsx|U01|u0|WZ~65\, emsx|U01|u0|WZ~65, MSX, 1
instance = comp, \emsx|U01|u0|WZ~66\, emsx|U01|u0|WZ~66, MSX, 1
instance = comp, \emsx|U01|u0|ID16[3]~8\, emsx|U01|u0|ID16[3]~8, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[3][3]\, emsx|U01|u0|Regs|RegsL[3][3], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[0][3]\, emsx|U01|u0|Regs|RegsL[0][3], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[1][3]\, emsx|U01|u0|Regs|RegsL[1][3], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux12~2\, emsx|U01|u0|Regs|Mux12~2, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[2][3]\, emsx|U01|u0|Regs|RegsL[2][3], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux12~3\, emsx|U01|u0|Regs|Mux12~3, MSX, 1
instance = comp, \emsx|U01|u0|ID16[3]~23\, emsx|U01|u0|ID16[3]~23, MSX, 1
instance = comp, \emsx|U01|u0|Add5~2\, emsx|U01|u0|Add5~2, MSX, 1
instance = comp, \emsx|U01|u0|Add3~2\, emsx|U01|u0|Add3~2, MSX, 1
instance = comp, \emsx|U01|u0|WZ~58\, emsx|U01|u0|WZ~58, MSX, 1
instance = comp, \emsx|U01|u0|Add7~2\, emsx|U01|u0|Add7~2, MSX, 1
instance = comp, \emsx|U01|u0|WZ~59\, emsx|U01|u0|WZ~59, MSX, 1
instance = comp, \emsx|U01|u0|WZ~67\, emsx|U01|u0|WZ~67, MSX, 1
instance = comp, \emsx|U01|u0|WZ[3]\, emsx|U01|u0|WZ[3], MSX, 1
instance = comp, \emsx|U01|u0|Add11~0\, emsx|U01|u0|Add11~0, MSX, 1
instance = comp, \emsx|U01|u0|PC~42\, emsx|U01|u0|PC~42, MSX, 1
instance = comp, \emsx|U01|u0|PC~43\, emsx|U01|u0|PC~43, MSX, 1
instance = comp, \emsx|U01|u0|PC~44\, emsx|U01|u0|PC~44, MSX, 1
instance = comp, \emsx|U01|u0|PC[3]\, emsx|U01|u0|PC[3], MSX, 1
instance = comp, \emsx|U01|u0|Add13~3\, emsx|U01|u0|Add13~3, MSX, 1
instance = comp, \emsx|U01|u0|Add13~6\, emsx|U01|u0|Add13~6, MSX, 1
instance = comp, \emsx|U01|u0|Add12~5\, emsx|U01|u0|Add12~5, MSX, 1
instance = comp, \emsx|U01|u0|Add12~10\, emsx|U01|u0|Add12~10, MSX, 1
instance = comp, \emsx|U01|u0|Add9~5\, emsx|U01|u0|Add9~5, MSX, 1
instance = comp, \emsx|U01|u0|Add9~10\, emsx|U01|u0|Add9~10, MSX, 1
instance = comp, \emsx|U01|u0|WZ~76\, emsx|U01|u0|WZ~76, MSX, 1
instance = comp, \emsx|U01|u0|WZ~77\, emsx|U01|u0|WZ~77, MSX, 1
instance = comp, \emsx|U01|u0|Add3~6\, emsx|U01|u0|Add3~6, MSX, 1
instance = comp, \emsx|U01|u0|Add7~3\, emsx|U01|u0|Add7~3, MSX, 1
instance = comp, \emsx|U01|u0|Add7~7\, emsx|U01|u0|Add7~7, MSX, 1
instance = comp, \emsx|U01|u0|Add5~3\, emsx|U01|u0|Add5~3, MSX, 1
instance = comp, \emsx|U01|u0|Add5~6\, emsx|U01|u0|Add5~6, MSX, 1
instance = comp, \emsx|U01|u0|WZ~74\, emsx|U01|u0|WZ~74, MSX, 1
instance = comp, \emsx|U01|u0|WZ~75\, emsx|U01|u0|WZ~75, MSX, 1
instance = comp, \emsx|U01|u0|WZ~78\, emsx|U01|u0|WZ~78, MSX, 1
instance = comp, \emsx|U01|u0|WZ~79\, emsx|U01|u0|WZ~79, MSX, 1
instance = comp, \emsx|U01|u0|WZ[4]\, emsx|U01|u0|WZ[4], MSX, 1
instance = comp, \emsx|U01|u0|PC~51\, emsx|U01|u0|PC~51, MSX, 1
instance = comp, \emsx|U01|u0|Add11~5\, emsx|U01|u0|Add11~5, MSX, 1
instance = comp, \emsx|U01|u0|PC~52\, emsx|U01|u0|PC~52, MSX, 1
instance = comp, \emsx|U01|u0|Add10~1\, emsx|U01|u0|Add10~1, MSX, 1
instance = comp, \emsx|U01|u0|PC~53\, emsx|U01|u0|PC~53, MSX, 1
instance = comp, \emsx|U01|u0|PC[4]\, emsx|U01|u0|PC[4], MSX, 1
instance = comp, \emsx|U01|u0|Add10~3\, emsx|U01|u0|Add10~3, MSX, 1
instance = comp, \emsx|U01|u0|Add9~6\, emsx|U01|u0|Add9~6, MSX, 1
instance = comp, \emsx|U01|u0|Add9~11\, emsx|U01|u0|Add9~11, MSX, 1
instance = comp, \emsx|U01|u0|PC~48\, emsx|U01|u0|PC~48, MSX, 1
instance = comp, \emsx|U01|u0|Add11~1\, emsx|U01|u0|Add11~1, MSX, 1
instance = comp, \emsx|U01|u0|Add11~4\, emsx|U01|u0|Add11~4, MSX, 1
instance = comp, \emsx|U01|u0|Add7~6\, emsx|U01|u0|Add7~6, MSX, 1
instance = comp, \emsx|U01|u0|Add3~7\, emsx|U01|u0|Add3~7, MSX, 1
instance = comp, \emsx|U01|u0|Add5~7\, emsx|U01|u0|Add5~7, MSX, 1
instance = comp, \emsx|U01|u0|WZ~80\, emsx|U01|u0|WZ~80, MSX, 1
instance = comp, \emsx|U01|u0|WZ~81\, emsx|U01|u0|WZ~81, MSX, 1
instance = comp, \emsx|U01|u0|Add13~7\, emsx|U01|u0|Add13~7, MSX, 1
instance = comp, \emsx|U01|u0|Add12~6\, emsx|U01|u0|Add12~6, MSX, 1
instance = comp, \emsx|U01|u0|Add12~11\, emsx|U01|u0|Add12~11, MSX, 1
instance = comp, \emsx|U01|u0|WZ~82\, emsx|U01|u0|WZ~82, MSX, 1
instance = comp, \emsx|U01|u0|WZ~83\, emsx|U01|u0|WZ~83, MSX, 1
instance = comp, \emsx|U01|u0|WZ~84\, emsx|U01|u0|WZ~84, MSX, 1
instance = comp, \emsx|U01|u0|WZ~85\, emsx|U01|u0|WZ~85, MSX, 1
instance = comp, \emsx|U01|u0|WZ[5]\, emsx|U01|u0|WZ[5], MSX, 1
instance = comp, \emsx|U01|u0|PC~49\, emsx|U01|u0|PC~49, MSX, 1
instance = comp, \emsx|U01|u0|PC~50\, emsx|U01|u0|PC~50, MSX, 1
instance = comp, \emsx|U01|u0|PC[5]\, emsx|U01|u0|PC[5], MSX, 1
instance = comp, \emsx|U01|u0|Add11~6\, emsx|U01|u0|Add11~6, MSX, 1
instance = comp, \emsx|U01|u0|PC~54\, emsx|U01|u0|PC~54, MSX, 1
instance = comp, \emsx|U01|u0|Add9~7\, emsx|U01|u0|Add9~7, MSX, 1
instance = comp, \emsx|U01|u0|Add9~12\, emsx|U01|u0|Add9~12, MSX, 1
instance = comp, \emsx|U01|u0|PC~55\, emsx|U01|u0|PC~55, MSX, 1
instance = comp, \emsx|U01|u0|Add10~4\, emsx|U01|u0|Add10~4, MSX, 1
instance = comp, \emsx|U01|u0|PC~56\, emsx|U01|u0|PC~56, MSX, 1
instance = comp, \emsx|U01|u0|PC[6]\, emsx|U01|u0|PC[6], MSX, 1
instance = comp, \emsx|U01|u0|Add11~2\, emsx|U01|u0|Add11~2, MSX, 1
instance = comp, \emsx|U01|u0|I[0]~8\, emsx|U01|u0|I[0]~8, MSX, 1
instance = comp, \emsx|U01|u0|I[0]\, emsx|U01|u0|I[0], MSX, 1
instance = comp, \emsx|U01|u0|WZ[12]~105\, emsx|U01|u0|WZ[12]~105, MSX, 1
instance = comp, \emsx|U01|u0|WZ[12]~102\, emsx|U01|u0|WZ[12]~102, MSX, 1
instance = comp, \emsx|U01|u0|WZ[12]~103\, emsx|U01|u0|WZ[12]~103, MSX, 1
instance = comp, \emsx|U01|u0|WZ[12]~104\, emsx|U01|u0|WZ[12]~104, MSX, 1
instance = comp, \emsx|U01|u0|WZ[12]~106\, emsx|U01|u0|WZ[12]~106, MSX, 1
instance = comp, \emsx|U01|u0|WZ[12]~99\, emsx|U01|u0|WZ[12]~99, MSX, 1
instance = comp, \emsx|U01|u0|Add5~4\, emsx|U01|u0|Add5~4, MSX, 1
instance = comp, \emsx|U01|u0|RegWEH~0\, emsx|U01|u0|RegWEH~0, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[4][7]~6\, emsx|U01|u0|Regs|RegsH[4][7]~6, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[4][7]\, emsx|U01|u0|Regs|RegsH[4][7], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[6][7]~5\, emsx|U01|u0|Regs|RegsH[6][7]~5, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[6][7]\, emsx|U01|u0|Regs|RegsH[6][7], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux0~2\, emsx|U01|u0|Regs|Mux0~2, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[7][7]~7\, emsx|U01|u0|Regs|RegsH[7][7]~7, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[7][7]\, emsx|U01|u0|Regs|RegsH[7][7], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[5][7]~4\, emsx|U01|u0|Regs|RegsH[5][7]~4, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[5][7]\, emsx|U01|u0|Regs|RegsH[5][7], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux0~3\, emsx|U01|u0|Regs|Mux0~3, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[1][7]~1\, emsx|U01|u0|Regs|RegsH[1][7]~1, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[1][7]\, emsx|U01|u0|Regs|RegsH[1][7], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[0][7]~2\, emsx|U01|u0|Regs|RegsH[0][7]~2, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[0][7]\, emsx|U01|u0|Regs|RegsH[0][7], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux0~0\, emsx|U01|u0|Regs|Mux0~0, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[2][7]~0\, emsx|U01|u0|Regs|RegsH[2][7]~0, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[2][7]\, emsx|U01|u0|Regs|RegsH[2][7], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[3][7]~3\, emsx|U01|u0|Regs|RegsH[3][7]~3, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[3][7]\, emsx|U01|u0|Regs|RegsH[3][7], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux0~1\, emsx|U01|u0|Regs|Mux0~1, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[15]~12\, emsx|U01|u0|MULU_Prod32[15]~12, MSX, 1
instance = comp, \emsx|U01|u0|RegBusA_r[15]\, emsx|U01|u0|RegBusA_r[15], MSX, 1
instance = comp, \emsx|U01|u0|BusB[2]~0\, emsx|U01|u0|BusB[2]~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~144\, emsx|U01|u0|alu|Q_t~144, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~297\, emsx|U01|u0|alu|Q_t~297, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~304\, emsx|U01|u0|alu|Q_t~304, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~305\, emsx|U01|u0|alu|Q_t~305, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~306\, emsx|U01|u0|alu|Q_t~306, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~299\, emsx|U01|u0|alu|Q_t~299, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~105\, emsx|U01|u0|alu|Q_t~105, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~295\, emsx|U01|u0|alu|Q_t~295, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~301\, emsx|U01|u0|alu|Q_t~301, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~302\, emsx|U01|u0|alu|Q_t~302, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~303\, emsx|U01|u0|alu|Q_t~303, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux63~0\, emsx|U01|u0|mcode|Mux63~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~296\, emsx|U01|u0|alu|Q_t~296, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~298\, emsx|U01|u0|alu|Q_t~298, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~300\, emsx|U01|u0|alu|Q_t~300, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~307\, emsx|U01|u0|alu|Q_t~307, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~308\, emsx|U01|u0|alu|Q_t~308, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~309\, emsx|U01|u0|alu|Q_t~309, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux63~1\, emsx|U01|u0|mcode|Mux63~1, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~315\, emsx|U01|u0|alu|Q_t~315, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~316\, emsx|U01|u0|alu|Q_t~316, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux169~0\, emsx|U01|u0|mcode|Mux169~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~317\, emsx|U01|u0|alu|Q_t~317, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~313\, emsx|U01|u0|alu|Q_t~313, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~310\, emsx|U01|u0|alu|Q_t~310, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~314\, emsx|U01|u0|alu|Q_t~314, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux63~2\, emsx|U01|u0|mcode|Mux63~2, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~311\, emsx|U01|u0|alu|Q_t~311, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~312\, emsx|U01|u0|alu|Q_t~312, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~319\, emsx|U01|u0|alu|Q_t~319, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~318\, emsx|U01|u0|alu|Q_t~318, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~320\, emsx|U01|u0|alu|Q_t~320, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux63~3\, emsx|U01|u0|mcode|Mux63~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Set_BusB_To[0]~10\, emsx|U01|u0|mcode|Set_BusB_To[0]~10, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Set_BusB_To[0]~4\, emsx|U01|u0|mcode|Set_BusB_To[0]~4, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Set_BusB_To[0]~5\, emsx|U01|u0|mcode|Set_BusB_To[0]~5, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Set_BusB_To[0]~1\, emsx|U01|u0|mcode|Set_BusB_To[0]~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux11~0\, emsx|U01|u0|mcode|Mux11~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Set_BusB_To[0]~2\, emsx|U01|u0|mcode|Set_BusB_To[0]~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Set_BusB_To[0]~3\, emsx|U01|u0|mcode|Set_BusB_To[0]~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Set_BusB_To[0]~6\, emsx|U01|u0|mcode|Set_BusB_To[0]~6, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Set_BusB_To[0]~7\, emsx|U01|u0|mcode|Set_BusB_To[0]~7, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Set_BusB_To[0]~8\, emsx|U01|u0|mcode|Set_BusB_To[0]~8, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Set_BusB_To[0]~9\, emsx|U01|u0|mcode|Set_BusB_To[0]~9, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Set_BusB_To[0]~11\, emsx|U01|u0|mcode|Set_BusB_To[0]~11, MSX, 1
instance = comp, \emsx|U01|u0|BusB[2]~1\, emsx|U01|u0|BusB[2]~1, MSX, 1
instance = comp, \emsx|U01|u0|BusB[2]~3\, emsx|U01|u0|BusB[2]~3, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[7][1]\, emsx|U01|u0|Regs|RegsH[7][1], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[5][1]\, emsx|U01|u0|Regs|RegsH[5][1], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[6][1]\, emsx|U01|u0|Regs|RegsH[6][1], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[4][1]\, emsx|U01|u0|Regs|RegsH[4][1], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux22~2\, emsx|U01|u0|Regs|Mux22~2, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux22~3\, emsx|U01|u0|Regs|Mux22~3, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[1][1]\, emsx|U01|u0|Regs|RegsH[1][1], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux22~0\, emsx|U01|u0|Regs|Mux22~0, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[3][1]\, emsx|U01|u0|Regs|RegsH[3][1], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[2][1]\, emsx|U01|u0|Regs|RegsH[2][1], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux22~1\, emsx|U01|u0|Regs|Mux22~1, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Fakt1[9]~6\, emsx|U01|u0|MULU_Fakt1[9]~6, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux30~2\, emsx|U01|u0|Regs|Mux30~2, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux30~3\, emsx|U01|u0|Regs|Mux30~3, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[5][1]\, emsx|U01|u0|Regs|RegsL[5][1], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[6][1]\, emsx|U01|u0|Regs|RegsL[6][1], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[4][1]\, emsx|U01|u0|Regs|RegsL[4][1], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux30~0\, emsx|U01|u0|Regs|Mux30~0, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux30~1\, emsx|U01|u0|Regs|Mux30~1, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux30~4\, emsx|U01|u0|Regs|Mux30~4, MSX, 1
instance = comp, \emsx|U01|u0|BusB~25\, emsx|U01|u0|BusB~25, MSX, 1
instance = comp, \emsx|U01|u0|BusB[2]~6\, emsx|U01|u0|BusB[2]~6, MSX, 1
instance = comp, \emsx|U01|u0|SP[10]~15\, emsx|U01|u0|SP[10]~15, MSX, 1
instance = comp, \emsx|U01|u0|F~18\, emsx|U01|u0|F~18, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux309~2\, emsx|U01|u0|mcode|Mux309~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux100~0\, emsx|U01|u0|mcode|Mux100~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux233~0\, emsx|U01|u0|mcode|Mux233~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux233~7\, emsx|U01|u0|mcode|Mux233~7, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux233~8\, emsx|U01|u0|mcode|Mux233~8, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux233~5\, emsx|U01|u0|mcode|Mux233~5, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux233~1\, emsx|U01|u0|mcode|Mux233~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux233~2\, emsx|U01|u0|mcode|Mux233~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux233~3\, emsx|U01|u0|mcode|Mux233~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux233~4\, emsx|U01|u0|mcode|Mux233~4, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux233~6\, emsx|U01|u0|mcode|Mux233~6, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux233~9\, emsx|U01|u0|mcode|Mux233~9, MSX, 1
instance = comp, \emsx|U01|u0|Save_ALU_r~0\, emsx|U01|u0|Save_ALU_r~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux100~1\, emsx|U01|u0|mcode|Mux100~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux74~24\, emsx|U01|u0|mcode|Mux74~24, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux100~4\, emsx|U01|u0|mcode|Mux100~4, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux100~3\, emsx|U01|u0|mcode|Mux100~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux100~2\, emsx|U01|u0|mcode|Mux100~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux100~5\, emsx|U01|u0|mcode|Mux100~5, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux125~7\, emsx|U01|u0|mcode|Mux125~7, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux125~6\, emsx|U01|u0|mcode|Mux125~6, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux125~8\, emsx|U01|u0|mcode|Mux125~8, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux125~9\, emsx|U01|u0|mcode|Mux125~9, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux125~10\, emsx|U01|u0|mcode|Mux125~10, MSX, 1
instance = comp, \emsx|U01|u0|ALU_Op_r~0\, emsx|U01|u0|ALU_Op_r~0, MSX, 1
instance = comp, \emsx|U01|u0|ALU_Op_r~1\, emsx|U01|u0|ALU_Op_r~1, MSX, 1
instance = comp, \emsx|U01|u0|ALU_Op_r[1]\, emsx|U01|u0|ALU_Op_r[1], MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux293~3\, emsx|U01|u0|mcode|Mux293~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux293~2\, emsx|U01|u0|mcode|Mux293~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux293~0\, emsx|U01|u0|mcode|Mux293~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux293~1\, emsx|U01|u0|mcode|Mux293~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux293~4\, emsx|U01|u0|mcode|Mux293~4, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux293~5\, emsx|U01|u0|mcode|Mux293~5, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux100~6\, emsx|U01|u0|mcode|Mux100~6, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux293~6\, emsx|U01|u0|mcode|Mux293~6, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux293~7\, emsx|U01|u0|mcode|Mux293~7, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux293~8\, emsx|U01|u0|mcode|Mux293~8, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux293~9\, emsx|U01|u0|mcode|Mux293~9, MSX, 1
instance = comp, \emsx|U01|u0|ALU_Op_r~8\, emsx|U01|u0|ALU_Op_r~8, MSX, 1
instance = comp, \emsx|U01|u0|ALU_Op_r[2]\, emsx|U01|u0|ALU_Op_r[2], MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux74~23\, emsx|U01|u0|mcode|Mux74~23, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux126~6\, emsx|U01|u0|mcode|Mux126~6, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux126~7\, emsx|U01|u0|mcode|Mux126~7, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux126~10\, emsx|U01|u0|mcode|Mux126~10, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux126~8\, emsx|U01|u0|mcode|Mux126~8, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux126~9\, emsx|U01|u0|mcode|Mux126~9, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux295~1\, emsx|U01|u0|mcode|Mux295~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux232~0\, emsx|U01|u0|mcode|Mux232~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux295~2\, emsx|U01|u0|mcode|Mux295~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux295~3\, emsx|U01|u0|mcode|Mux295~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux234~1\, emsx|U01|u0|mcode|Mux234~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux234~0\, emsx|U01|u0|mcode|Mux234~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux234~2\, emsx|U01|u0|mcode|Mux234~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux234~3\, emsx|U01|u0|mcode|Mux234~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux234~4\, emsx|U01|u0|mcode|Mux234~4, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux295~0\, emsx|U01|u0|mcode|Mux295~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux295~4\, emsx|U01|u0|mcode|Mux295~4, MSX, 1
instance = comp, \emsx|U01|u0|ALU_Op_r~2\, emsx|U01|u0|ALU_Op_r~2, MSX, 1
instance = comp, \emsx|U01|u0|ALU_Op_r[0]\, emsx|U01|u0|ALU_Op_r[0], MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux246~3\, emsx|U01|u0|mcode|Mux246~3, MSX, 1
instance = comp, \emsx|U01|u0|ALU_Op_r~3\, emsx|U01|u0|ALU_Op_r~3, MSX, 1
instance = comp, \emsx|U01|u0|ALU_Op_r~4\, emsx|U01|u0|ALU_Op_r~4, MSX, 1
instance = comp, \emsx|U01|u0|ALU_Op_r~5\, emsx|U01|u0|ALU_Op_r~5, MSX, 1
instance = comp, \emsx|U01|u0|ALU_Op_r~6\, emsx|U01|u0|ALU_Op_r~6, MSX, 1
instance = comp, \emsx|U01|u0|ALU_Op_r~7\, emsx|U01|u0|ALU_Op_r~7, MSX, 1
instance = comp, \emsx|U01|u0|ALU_Op_r[3]\, emsx|U01|u0|ALU_Op_r[3], MSX, 1
instance = comp, \emsx|U01|u0|Equal25~0\, emsx|U01|u0|Equal25~0, MSX, 1
instance = comp, \emsx|U01|u0|process_0~12\, emsx|U01|u0|process_0~12, MSX, 1
instance = comp, \emsx|U01|u0|F~55\, emsx|U01|u0|F~55, MSX, 1
instance = comp, \emsx|U01|u0|process_0~16\, emsx|U01|u0|process_0~16, MSX, 1
instance = comp, \emsx|U01|u0|Fp[1]\, emsx|U01|u0|Fp[1], MSX, 1
instance = comp, \emsx|U01|u0|F~59\, emsx|U01|u0|F~59, MSX, 1
instance = comp, \emsx|U01|u0|F~60\, emsx|U01|u0|F~60, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux11~4\, emsx|U01|u0|alu|Mux11~4, MSX, 1
instance = comp, \emsx|U01|u0|F~53\, emsx|U01|u0|F~53, MSX, 1
instance = comp, \emsx|U01|u0|F~54\, emsx|U01|u0|F~54, MSX, 1
instance = comp, \emsx|U01|u0|F[3]~111\, emsx|U01|u0|F[3]~111, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux103~1\, emsx|U01|u0|mcode|Mux103~1, MSX, 1
instance = comp, \emsx|U01|u0|F~57\, emsx|U01|u0|F~57, MSX, 1
instance = comp, \emsx|U01|u0|F~24\, emsx|U01|u0|F~24, MSX, 1
instance = comp, \emsx|U01|u0|F~56\, emsx|U01|u0|F~56, MSX, 1
instance = comp, \emsx|U01|u0|F~58\, emsx|U01|u0|F~58, MSX, 1
instance = comp, \emsx|U01|u0|F~61\, emsx|U01|u0|F~61, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux235~1\, emsx|U01|u0|mcode|Mux235~1, MSX, 1
instance = comp, \emsx|U01|u0|process_0~19\, emsx|U01|u0|process_0~19, MSX, 1
instance = comp, \emsx|U01|u0|process_0~14\, emsx|U01|u0|process_0~14, MSX, 1
instance = comp, \emsx|U01|u0|F[3]~52\, emsx|U01|u0|F[3]~52, MSX, 1
instance = comp, \emsx|U01|u0|F~62\, emsx|U01|u0|F~62, MSX, 1
instance = comp, \emsx|U01|u0|F[1]\, emsx|U01|u0|F[1], MSX, 1
instance = comp, \emsx|U01|u0|BusB[2]~5\, emsx|U01|u0|BusB[2]~5, MSX, 1
instance = comp, \emsx|U01|u0|BusB~26\, emsx|U01|u0|BusB~26, MSX, 1
instance = comp, \emsx|U01|u0|SP[10]~52\, emsx|U01|u0|SP[10]~52, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[3][5]\, emsx|U01|u0|Regs|RegsH[3][5], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[2][5]\, emsx|U01|u0|Regs|RegsH[2][5], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[1][5]\, emsx|U01|u0|Regs|RegsH[1][5], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[0][5]\, emsx|U01|u0|Regs|RegsH[0][5], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux2~0\, emsx|U01|u0|Regs|Mux2~0, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux2~1\, emsx|U01|u0|Regs|Mux2~1, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[6][5]\, emsx|U01|u0|Regs|RegsH[6][5], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[4][5]\, emsx|U01|u0|Regs|RegsH[4][5], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux2~2\, emsx|U01|u0|Regs|Mux2~2, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[7][5]\, emsx|U01|u0|Regs|RegsH[7][5], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[5][5]\, emsx|U01|u0|Regs|RegsH[5][5], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux2~3\, emsx|U01|u0|Regs|Mux2~3, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[13]~14\, emsx|U01|u0|MULU_Prod32[13]~14, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[0][4]\, emsx|U01|u0|Regs|RegsH[0][4], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[1][4]\, emsx|U01|u0|Regs|RegsH[1][4], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux19~0\, emsx|U01|u0|Regs|Mux19~0, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[3][4]\, emsx|U01|u0|Regs|RegsH[3][4], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[2][4]\, emsx|U01|u0|Regs|RegsH[2][4], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux19~1\, emsx|U01|u0|Regs|Mux19~1, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[5][4]~feeder\, emsx|U01|u0|Regs|RegsH[5][4]~feeder, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[5][4]\, emsx|U01|u0|Regs|RegsH[5][4], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[4][4]\, emsx|U01|u0|Regs|RegsH[4][4], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[6][4]\, emsx|U01|u0|Regs|RegsH[6][4], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux19~2\, emsx|U01|u0|Regs|Mux19~2, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux19~3\, emsx|U01|u0|Regs|Mux19~3, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Fakt1[12]~3\, emsx|U01|u0|MULU_Fakt1[12]~3, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Fakt1[12]~feeder\, emsx|U01|u0|MULU_Fakt1[12]~feeder, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux27~2\, emsx|U01|u0|Regs|Mux27~2, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux27~3\, emsx|U01|u0|Regs|Mux27~3, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux27~0\, emsx|U01|u0|Regs|Mux27~0, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux27~1\, emsx|U01|u0|Regs|Mux27~1, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux27~4\, emsx|U01|u0|Regs|Mux27~4, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Fakt1~16\, emsx|U01|u0|MULU_Fakt1~16, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Fakt1[12]\, emsx|U01|u0|MULU_Fakt1[12], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[7][3]\, emsx|U01|u0|Regs|RegsH[7][3], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[4][3]\, emsx|U01|u0|Regs|RegsH[4][3], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[6][3]\, emsx|U01|u0|Regs|RegsH[6][3], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux4~2\, emsx|U01|u0|Regs|Mux4~2, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[5][3]\, emsx|U01|u0|Regs|RegsH[5][3], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux4~3\, emsx|U01|u0|Regs|Mux4~3, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[3][3]\, emsx|U01|u0|Regs|RegsH[3][3], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[0][3]\, emsx|U01|u0|Regs|RegsH[0][3], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[1][3]\, emsx|U01|u0|Regs|RegsH[1][3], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux4~0\, emsx|U01|u0|Regs|Mux4~0, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux4~1\, emsx|U01|u0|Regs|Mux4~1, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[11]~0\, emsx|U01|u0|MULU_Prod32[11]~0, MSX, 1
instance = comp, \emsx|U01|u0|RegBusA_r[11]\, emsx|U01|u0|RegBusA_r[11], MSX, 1
instance = comp, \emsx|U01|u0|WZ[12]~96\, emsx|U01|u0|WZ[12]~96, MSX, 1
instance = comp, \emsx|U01|u0|WZ[12]~95\, emsx|U01|u0|WZ[12]~95, MSX, 1
instance = comp, \emsx|U01|u0|WZ~137\, emsx|U01|u0|WZ~137, MSX, 1
instance = comp, \emsx|U01|u0|Add10~2\, emsx|U01|u0|Add10~2, MSX, 1
instance = comp, \emsx|U01|u0|Add11~3\, emsx|U01|u0|Add11~3, MSX, 1
instance = comp, \emsx|U01|u0|Add9~8\, emsx|U01|u0|Add9~8, MSX, 1
instance = comp, \emsx|U01|u0|Add9~9\, emsx|U01|u0|Add9~9, MSX, 1
instance = comp, \emsx|U01|u0|Add13~4\, emsx|U01|u0|Add13~4, MSX, 1
instance = comp, \emsx|U01|u0|Add13~5\, emsx|U01|u0|Add13~5, MSX, 1
instance = comp, \emsx|U01|u0|WZ~70\, emsx|U01|u0|WZ~70, MSX, 1
instance = comp, \emsx|U01|u0|WZ~71\, emsx|U01|u0|WZ~71, MSX, 1
instance = comp, \emsx|U01|u0|Add12~9\, emsx|U01|u0|Add12~9, MSX, 1
instance = comp, \emsx|U01|u0|Add12~7\, emsx|U01|u0|Add12~7, MSX, 1
instance = comp, \emsx|U01|u0|Add12~8\, emsx|U01|u0|Add12~8, MSX, 1
instance = comp, \emsx|U01|u0|WZ~72\, emsx|U01|u0|WZ~72, MSX, 1
instance = comp, \emsx|U01|u0|Add7~4\, emsx|U01|u0|Add7~4, MSX, 1
instance = comp, \emsx|U01|u0|Add7~5\, emsx|U01|u0|Add7~5, MSX, 1
instance = comp, \emsx|U01|u0|Add5~5\, emsx|U01|u0|Add5~5, MSX, 1
instance = comp, \emsx|U01|u0|Add3~5\, emsx|U01|u0|Add3~5, MSX, 1
instance = comp, \emsx|U01|u0|WZ~68\, emsx|U01|u0|WZ~68, MSX, 1
instance = comp, \emsx|U01|u0|WZ~69\, emsx|U01|u0|WZ~69, MSX, 1
instance = comp, \emsx|U01|u0|WZ~73\, emsx|U01|u0|WZ~73, MSX, 1
instance = comp, \emsx|U01|u0|WZ[7]\, emsx|U01|u0|WZ[7], MSX, 1
instance = comp, \emsx|U01|u0|PC~45\, emsx|U01|u0|PC~45, MSX, 1
instance = comp, \emsx|U01|u0|PC~46\, emsx|U01|u0|PC~46, MSX, 1
instance = comp, \emsx|U01|u0|PC~47\, emsx|U01|u0|PC~47, MSX, 1
instance = comp, \emsx|U01|u0|PC[7]\, emsx|U01|u0|PC[7], MSX, 1
instance = comp, \emsx|U01|u0|Add13~9\, emsx|U01|u0|Add13~9, MSX, 1
instance = comp, \emsx|U01|u0|Add13~19\, emsx|U01|u0|Add13~19, MSX, 1
instance = comp, \emsx|U01|u0|Add12~13\, emsx|U01|u0|Add12~13, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[12]~feeder\, emsx|U01|u0|MULU_Prod32[12]~feeder, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux31~2\, emsx|U01|u0|Regs|Mux31~2, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux31~3\, emsx|U01|u0|Regs|Mux31~3, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[4][0]\, emsx|U01|u0|Regs|RegsL[4][0], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux31~0\, emsx|U01|u0|Regs|Mux31~0, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[5][0]\, emsx|U01|u0|Regs|RegsL[5][0], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[7][0]\, emsx|U01|u0|Regs|RegsL[7][0], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux31~1\, emsx|U01|u0|Regs|Mux31~1, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Fakt1~9\, emsx|U01|u0|MULU_Fakt1~9, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Fakt1[0]\, emsx|U01|u0|MULU_Fakt1[0], MSX, 1
instance = comp, \emsx|U01|u0|Add18~4\, emsx|U01|u0|Add18~4, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[12]\, emsx|U01|u0|MULU_Prod32[12], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux31~4\, emsx|U01|u0|Regs|Mux31~4, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[6][0]\, emsx|U01|u0|Regs|RegsH[6][0], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[4][0]\, emsx|U01|u0|Regs|RegsH[4][0], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux23~2\, emsx|U01|u0|Regs|Mux23~2, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[7][0]~feeder\, emsx|U01|u0|Regs|RegsH[7][0]~feeder, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[7][0]\, emsx|U01|u0|Regs|RegsH[7][0], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[5][0]\, emsx|U01|u0|Regs|RegsH[5][0], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux23~3\, emsx|U01|u0|Regs|Mux23~3, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[2][0]\, emsx|U01|u0|Regs|RegsH[2][0], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[3][0]\, emsx|U01|u0|Regs|RegsH[3][0], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[1][0]\, emsx|U01|u0|Regs|RegsH[1][0], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[0][0]\, emsx|U01|u0|Regs|RegsH[0][0], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux23~0\, emsx|U01|u0|Regs|Mux23~0, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux23~1\, emsx|U01|u0|Regs|Mux23~1, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Fakt1[8]~7\, emsx|U01|u0|MULU_Fakt1[8]~7, MSX, 1
instance = comp, \emsx|U01|u0|BusB~31\, emsx|U01|u0|BusB~31, MSX, 1
instance = comp, \emsx|U01|u0|SP[1]~17\, emsx|U01|u0|SP[1]~17, MSX, 1
instance = comp, \emsx|U01|u0|SP[1]~18\, emsx|U01|u0|SP[1]~18, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux87~0\, emsx|U01|u0|mcode|Mux87~0, MSX, 1
instance = comp, \emsx|U01|u0|SP~20\, emsx|U01|u0|SP~20, MSX, 1
instance = comp, \emsx|U01|u0|SP~21\, emsx|U01|u0|SP~21, MSX, 1
instance = comp, \emsx|U01|u0|SP~22\, emsx|U01|u0|SP~22, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux281~0\, emsx|U01|u0|mcode|Mux281~0, MSX, 1
instance = comp, \emsx|U01|u0|SP~19\, emsx|U01|u0|SP~19, MSX, 1
instance = comp, \emsx|U01|u0|SP[1]~16\, emsx|U01|u0|SP[1]~16, MSX, 1
instance = comp, \emsx|U01|u0|SP~23\, emsx|U01|u0|SP~23, MSX, 1
instance = comp, \emsx|U01|u0|SP[0]\, emsx|U01|u0|SP[0], MSX, 1
instance = comp, \emsx|U01|u0|SP~24\, emsx|U01|u0|SP~24, MSX, 1
instance = comp, \emsx|U01|u0|SP~25\, emsx|U01|u0|SP~25, MSX, 1
instance = comp, \emsx|U01|u0|SP~26\, emsx|U01|u0|SP~26, MSX, 1
instance = comp, \emsx|U01|u0|SP[1]~27\, emsx|U01|u0|SP[1]~27, MSX, 1
instance = comp, \emsx|U01|u0|SP[1]\, emsx|U01|u0|SP[1], MSX, 1
instance = comp, \emsx|U01|u0|SP~28\, emsx|U01|u0|SP~28, MSX, 1
instance = comp, \emsx|U01|u0|SP~29\, emsx|U01|u0|SP~29, MSX, 1
instance = comp, \emsx|U01|u0|SP~30\, emsx|U01|u0|SP~30, MSX, 1
instance = comp, \emsx|U01|u0|SP[2]\, emsx|U01|u0|SP[2], MSX, 1
instance = comp, \emsx|U01|u0|SP~61\, emsx|U01|u0|SP~61, MSX, 1
instance = comp, \emsx|U01|u0|Add14~1\, emsx|U01|u0|Add14~1, MSX, 1
instance = comp, \emsx|U01|u0|SP~62\, emsx|U01|u0|SP~62, MSX, 1
instance = comp, \emsx|U01|u0|Add15~2\, emsx|U01|u0|Add15~2, MSX, 1
instance = comp, \emsx|U01|u0|Add14~2\, emsx|U01|u0|Add14~2, MSX, 1
instance = comp, \emsx|U01|u0|SP~66\, emsx|U01|u0|SP~66, MSX, 1
instance = comp, \emsx|U01|u0|SP~67\, emsx|U01|u0|SP~67, MSX, 1
instance = comp, \emsx|U01|u0|SP~68\, emsx|U01|u0|SP~68, MSX, 1
instance = comp, \emsx|U01|u0|SP[10]~54\, emsx|U01|u0|SP[10]~54, MSX, 1
instance = comp, \emsx|U01|u0|SP[10]\, emsx|U01|u0|SP[10], MSX, 1
instance = comp, \emsx|U01|u0|SP~63\, emsx|U01|u0|SP~63, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a0\, emsx|U01|u0|Regs|RegsH_rtl_0|auto_generated|ram_block1a0, MSX, 1
instance = comp, \emsx|U01|u0|SP~64\, emsx|U01|u0|SP~64, MSX, 1
instance = comp, \emsx|U01|u0|SP~65\, emsx|U01|u0|SP~65, MSX, 1
instance = comp, \emsx|U01|u0|SP[11]\, emsx|U01|u0|SP[11], MSX, 1
instance = comp, \emsx|U01|u0|process_0~15\, emsx|U01|u0|process_0~15, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux240~1\, emsx|U01|u0|mcode|Mux240~1, MSX, 1
instance = comp, \emsx|U01|u0|process_0~21\, emsx|U01|u0|process_0~21, MSX, 1
instance = comp, \emsx|U01|u0|F[3]~87\, emsx|U01|u0|F[3]~87, MSX, 1
instance = comp, \emsx|U01|u0|F[3]~93\, emsx|U01|u0|F[3]~93, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux259~5\, emsx|U01|u0|mcode|Mux259~5, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux259~3\, emsx|U01|u0|mcode|Mux259~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux259~4\, emsx|U01|u0|mcode|Mux259~4, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux259~2\, emsx|U01|u0|mcode|Mux259~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux259~6\, emsx|U01|u0|mcode|Mux259~6, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux259~7\, emsx|U01|u0|mcode|Mux259~7, MSX, 1
instance = comp, \emsx|U01|u0|BusA[1]~8\, emsx|U01|u0|BusA[1]~8, MSX, 1
instance = comp, \emsx|U01|u0|BusA[1]~2\, emsx|U01|u0|BusA[1]~2, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux7~0\, emsx|U01|u0|Regs|Mux7~0, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux7~1\, emsx|U01|u0|Regs|Mux7~1, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux7~2\, emsx|U01|u0|Regs|Mux7~2, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux7~3\, emsx|U01|u0|Regs|Mux7~3, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[8]~3\, emsx|U01|u0|MULU_Prod32[8]~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux262~5\, emsx|U01|u0|mcode|Mux262~5, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux262~6\, emsx|U01|u0|mcode|Mux262~6, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux262~7\, emsx|U01|u0|mcode|Mux262~7, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~344\, emsx|U01|u0|alu|Q_t~344, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~346\, emsx|U01|u0|alu|Q_t~346, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~347\, emsx|U01|u0|alu|Q_t~347, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~348\, emsx|U01|u0|alu|Q_t~348, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~345\, emsx|U01|u0|alu|Q_t~345, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~349\, emsx|U01|u0|alu|Q_t~349, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~351\, emsx|U01|u0|alu|Q_t~351, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~350\, emsx|U01|u0|alu|Q_t~350, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~352\, emsx|U01|u0|alu|Q_t~352, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux68~0\, emsx|U01|u0|mcode|Mux68~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~353\, emsx|U01|u0|alu|Q_t~353, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~354\, emsx|U01|u0|alu|Q_t~354, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~355\, emsx|U01|u0|alu|Q_t~355, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux68~1\, emsx|U01|u0|mcode|Mux68~1, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~357\, emsx|U01|u0|alu|Q_t~357, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~356\, emsx|U01|u0|alu|Q_t~356, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~358\, emsx|U01|u0|alu|Q_t~358, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux262~3\, emsx|U01|u0|mcode|Mux262~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux261~10\, emsx|U01|u0|mcode|Mux261~10, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux262~0\, emsx|U01|u0|mcode|Mux262~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux262~1\, emsx|U01|u0|mcode|Mux262~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux262~2\, emsx|U01|u0|mcode|Mux262~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux262~4\, emsx|U01|u0|mcode|Mux262~4, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux261~11\, emsx|U01|u0|mcode|Mux261~11, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux262~8\, emsx|U01|u0|mcode|Mux262~8, MSX, 1
instance = comp, \emsx|U01|u0|BusA[1]~3\, emsx|U01|u0|BusA[1]~3, MSX, 1
instance = comp, \emsx|U01|u0|BusA~22\, emsx|U01|u0|BusA~22, MSX, 1
instance = comp, \emsx|U01|u0|BusA~23\, emsx|U01|u0|BusA~23, MSX, 1
instance = comp, \emsx|U01|u0|BusA[1]~6\, emsx|U01|u0|BusA[1]~6, MSX, 1
instance = comp, \emsx|U01|u0|BusA~24\, emsx|U01|u0|BusA~24, MSX, 1
instance = comp, \emsx|U01|u0|BusA[1]~0\, emsx|U01|u0|BusA[1]~0, MSX, 1
instance = comp, \emsx|U01|u0|BusA[1]~1\, emsx|U01|u0|BusA[1]~1, MSX, 1
instance = comp, \emsx|U01|u0|BusA~25\, emsx|U01|u0|BusA~25, MSX, 1
instance = comp, \emsx|U01|u0|BusA[0]\, emsx|U01|u0|BusA[0], MSX, 1
instance = comp, \emsx|U01|u0|Fp[0]\, emsx|U01|u0|Fp[0], MSX, 1
instance = comp, \emsx|U01|u0|Add8~2\, emsx|U01|u0|Add8~2, MSX, 1
instance = comp, \emsx|U01|u0|Add8~3\, emsx|U01|u0|Add8~3, MSX, 1
instance = comp, \emsx|U01|u0|Add8~4\, emsx|U01|u0|Add8~4, MSX, 1
instance = comp, \emsx|U01|u0|Add8~5\, emsx|U01|u0|Add8~5, MSX, 1
instance = comp, \emsx|U01|u0|Add19~0\, emsx|U01|u0|Add19~0, MSX, 1
instance = comp, \emsx|U01|u0|ID16[6]~4\, emsx|U01|u0|ID16[6]~4, MSX, 1
instance = comp, \emsx|U01|u0|Add8~1\, emsx|U01|u0|Add8~1, MSX, 1
instance = comp, \emsx|U01|u0|Add8~6\, emsx|U01|u0|Add8~6, MSX, 1
instance = comp, \emsx|U01|u0|Add8~0\, emsx|U01|u0|Add8~0, MSX, 1
instance = comp, \emsx|U01|u0|F~27\, emsx|U01|u0|F~27, MSX, 1
instance = comp, \emsx|U01|u0|F~28\, emsx|U01|u0|F~28, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~379\, emsx|U01|u0|alu|Q_t~379, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux291~0\, emsx|U01|u0|mcode|Mux291~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux291~1\, emsx|U01|u0|mcode|Mux291~1, MSX, 1
instance = comp, \emsx|U01|u0|PreserveC_r\, emsx|U01|u0|PreserveC_r, MSX, 1
instance = comp, \emsx|U01|u0|F~20\, emsx|U01|u0|F~20, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux297~0\, emsx|U01|u0|mcode|Mux297~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux298~0\, emsx|U01|u0|mcode|Mux298~0, MSX, 1
instance = comp, \emsx|U01|u0|F~25\, emsx|U01|u0|F~25, MSX, 1
instance = comp, \emsx|U01|u0|F~26\, emsx|U01|u0|F~26, MSX, 1
instance = comp, \emsx|U01|u0|F~29\, emsx|U01|u0|F~29, MSX, 1
instance = comp, \emsx|U01|u0|BusA~10\, emsx|U01|u0|BusA~10, MSX, 1
instance = comp, \emsx|U01|u0|BusA~11\, emsx|U01|u0|BusA~11, MSX, 1
instance = comp, \emsx|U01|u0|BusA~12\, emsx|U01|u0|BusA~12, MSX, 1
instance = comp, \emsx|U01|u0|BusA~13\, emsx|U01|u0|BusA~13, MSX, 1
instance = comp, \emsx|U01|u0|BusA[2]\, emsx|U01|u0|BusA[2], MSX, 1
instance = comp, \emsx|U01|u0|BusA~14\, emsx|U01|u0|BusA~14, MSX, 1
instance = comp, \emsx|U01|u0|BusA~15\, emsx|U01|u0|BusA~15, MSX, 1
instance = comp, \emsx|U01|u0|BusA~16\, emsx|U01|u0|BusA~16, MSX, 1
instance = comp, \emsx|U01|u0|BusA~17\, emsx|U01|u0|BusA~17, MSX, 1
instance = comp, \emsx|U01|u0|BusA[3]\, emsx|U01|u0|BusA[3], MSX, 1
instance = comp, \emsx|U01|u0|BusA~18\, emsx|U01|u0|BusA~18, MSX, 1
instance = comp, \emsx|U01|u0|BusA~19\, emsx|U01|u0|BusA~19, MSX, 1
instance = comp, \emsx|U01|u0|BusA~20\, emsx|U01|u0|BusA~20, MSX, 1
instance = comp, \emsx|U01|u0|BusA~21\, emsx|U01|u0|BusA~21, MSX, 1
instance = comp, \emsx|U01|u0|BusA[1]\, emsx|U01|u0|BusA[1], MSX, 1
instance = comp, \emsx|U01|u0|F~35\, emsx|U01|u0|F~35, MSX, 1
instance = comp, \emsx|U01|u0|Fp[4]\, emsx|U01|u0|Fp[4], MSX, 1
instance = comp, \emsx|U01|u0|F~64\, emsx|U01|u0|F~64, MSX, 1
instance = comp, \emsx|U01|u0|F~65\, emsx|U01|u0|F~65, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux26~4\, emsx|U01|u0|alu|Mux26~4, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux26~3\, emsx|U01|u0|alu|Mux26~3, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux26~0\, emsx|U01|u0|alu|Mux26~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux26~1\, emsx|U01|u0|alu|Mux26~1, MSX, 1
instance = comp, \emsx|U01|u0|alu|Add0~0\, emsx|U01|u0|alu|Add0~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Add0~1\, emsx|U01|u0|alu|Add0~1, MSX, 1
instance = comp, \emsx|U01|u0|alu|Add0~3\, emsx|U01|u0|alu|Add0~3, MSX, 1
instance = comp, \emsx|U01|u0|alu|Add0~4\, emsx|U01|u0|alu|Add0~4, MSX, 1
instance = comp, \emsx|U01|u0|alu|B_i~0\, emsx|U01|u0|alu|B_i~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Add0~5\, emsx|U01|u0|alu|Add0~5, MSX, 1
instance = comp, \emsx|U01|u0|alu|Add0~7\, emsx|U01|u0|alu|Add0~7, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux26~2\, emsx|U01|u0|alu|Mux26~2, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux26~5\, emsx|U01|u0|alu|Mux26~5, MSX, 1
instance = comp, \emsx|U01|u0|F~63\, emsx|U01|u0|F~63, MSX, 1
instance = comp, \emsx|U01|u0|F~69\, emsx|U01|u0|F~69, MSX, 1
instance = comp, \emsx|U01|u0|F~70\, emsx|U01|u0|F~70, MSX, 1
instance = comp, \emsx|U01|u0|F~67\, emsx|U01|u0|F~67, MSX, 1
instance = comp, \emsx|U01|u0|F~66\, emsx|U01|u0|F~66, MSX, 1
instance = comp, \emsx|U01|u0|F~71\, emsx|U01|u0|F~71, MSX, 1
instance = comp, \emsx|U01|u0|F~72\, emsx|U01|u0|F~72, MSX, 1
instance = comp, \emsx|U01|u0|F~73\, emsx|U01|u0|F~73, MSX, 1
instance = comp, \emsx|U01|u0|F[4]\, emsx|U01|u0|F[4], MSX, 1
instance = comp, \emsx|U01|u0|alu|process_1~0\, emsx|U01|u0|alu|process_1~0, MSX, 1
instance = comp, \emsx|U01|u0|BusA~30\, emsx|U01|u0|BusA~30, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[3][6]\, emsx|U01|u0|Regs|RegsH[3][6], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[2][6]\, emsx|U01|u0|Regs|RegsH[2][6], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[1][6]\, emsx|U01|u0|Regs|RegsH[1][6], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[0][6]\, emsx|U01|u0|Regs|RegsH[0][6], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux1~0\, emsx|U01|u0|Regs|Mux1~0, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux1~1\, emsx|U01|u0|Regs|Mux1~1, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[4][6]\, emsx|U01|u0|Regs|RegsH[4][6], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[6][6]\, emsx|U01|u0|Regs|RegsH[6][6], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux1~2\, emsx|U01|u0|Regs|Mux1~2, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[5][6]~feeder\, emsx|U01|u0|Regs|RegsH[5][6]~feeder, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[5][6]\, emsx|U01|u0|Regs|RegsH[5][6], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[7][6]~feeder\, emsx|U01|u0|Regs|RegsH[7][6]~feeder, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[7][6]\, emsx|U01|u0|Regs|RegsH[7][6], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux1~3\, emsx|U01|u0|Regs|Mux1~3, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[14]~13\, emsx|U01|u0|MULU_Prod32[14]~13, MSX, 1
instance = comp, \emsx|U01|u0|BusA~31\, emsx|U01|u0|BusA~31, MSX, 1
instance = comp, \emsx|U01|u0|Add15~3\, emsx|U01|u0|Add15~3, MSX, 1
instance = comp, \emsx|U01|u0|Add14~3\, emsx|U01|u0|Add14~3, MSX, 1
instance = comp, \emsx|U01|u0|SP~58\, emsx|U01|u0|SP~58, MSX, 1
instance = comp, \emsx|U01|u0|SP~59\, emsx|U01|u0|SP~59, MSX, 1
instance = comp, \emsx|U01|u0|SP~60\, emsx|U01|u0|SP~60, MSX, 1
instance = comp, \emsx|U01|u0|SP[12]\, emsx|U01|u0|SP[12], MSX, 1
instance = comp, \emsx|U01|u0|SP~75\, emsx|U01|u0|SP~75, MSX, 1
instance = comp, \emsx|U01|u0|SP~76\, emsx|U01|u0|SP~76, MSX, 1
instance = comp, \emsx|U01|u0|SP~77\, emsx|U01|u0|SP~77, MSX, 1
instance = comp, \emsx|U01|u0|SP[13]\, emsx|U01|u0|SP[13], MSX, 1
instance = comp, \emsx|U01|u0|SP~49\, emsx|U01|u0|SP~49, MSX, 1
instance = comp, \emsx|U01|u0|SP~48\, emsx|U01|u0|SP~48, MSX, 1
instance = comp, \emsx|U01|u0|SP~55\, emsx|U01|u0|SP~55, MSX, 1
instance = comp, \emsx|U01|u0|SP~56\, emsx|U01|u0|SP~56, MSX, 1
instance = comp, \emsx|U01|u0|SP~57\, emsx|U01|u0|SP~57, MSX, 1
instance = comp, \emsx|U01|u0|SP[14]\, emsx|U01|u0|SP[14], MSX, 1
instance = comp, \emsx|U01|u0|BusA~32\, emsx|U01|u0|BusA~32, MSX, 1
instance = comp, \emsx|U01|u0|BusA~33\, emsx|U01|u0|BusA~33, MSX, 1
instance = comp, \emsx|U01|u0|BusA[6]\, emsx|U01|u0|BusA[6], MSX, 1
instance = comp, \emsx|U01|u0|BusA~34\, emsx|U01|u0|BusA~34, MSX, 1
instance = comp, \emsx|U01|u0|BusA~35\, emsx|U01|u0|BusA~35, MSX, 1
instance = comp, \emsx|U01|u0|BusA~36\, emsx|U01|u0|BusA~36, MSX, 1
instance = comp, \emsx|U01|u0|BusA~37\, emsx|U01|u0|BusA~37, MSX, 1
instance = comp, \emsx|U01|u0|BusA[5]\, emsx|U01|u0|BusA[5], MSX, 1
instance = comp, \emsx|U01|u0|BusA~4\, emsx|U01|u0|BusA~4, MSX, 1
instance = comp, \emsx|U01|u0|BusA~5\, emsx|U01|u0|BusA~5, MSX, 1
instance = comp, \emsx|U01|u0|BusA~7\, emsx|U01|u0|BusA~7, MSX, 1
instance = comp, \emsx|U01|u0|BusA~9\, emsx|U01|u0|BusA~9, MSX, 1
instance = comp, \emsx|U01|u0|BusA[4]\, emsx|U01|u0|BusA[4], MSX, 1
instance = comp, \emsx|U01|u0|alu|Add3~0\, emsx|U01|u0|alu|Add3~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Add3~1\, emsx|U01|u0|alu|Add3~1, MSX, 1
instance = comp, \emsx|U01|u0|BusA~26\, emsx|U01|u0|BusA~26, MSX, 1
instance = comp, \emsx|U01|u0|BusA~27\, emsx|U01|u0|BusA~27, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux31~0\, emsx|U01|u0|alu|Mux31~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Add1~0\, emsx|U01|u0|alu|Add1~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Add1~1\, emsx|U01|u0|alu|Add1~1, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux8~8\, emsx|U01|u0|alu|Mux8~8, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux8~10\, emsx|U01|u0|alu|Mux8~10, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux8~9\, emsx|U01|u0|alu|Mux8~9, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux31~1\, emsx|U01|u0|alu|Mux31~1, MSX, 1
instance = comp, \emsx|U01|u0|alu|Add5~0\, emsx|U01|u0|alu|Add5~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|DAA_Q[7]~26\, emsx|U01|u0|alu|DAA_Q[7]~26, MSX, 1
instance = comp, \emsx|U01|u0|alu|Add5~1\, emsx|U01|u0|alu|Add5~1, MSX, 1
instance = comp, \emsx|U01|u0|alu|DAA_Q~17\, emsx|U01|u0|alu|DAA_Q~17, MSX, 1
instance = comp, \emsx|U01|u0|alu|Equal3~0\, emsx|U01|u0|alu|Equal3~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|DAA_Q[6]~10\, emsx|U01|u0|alu|DAA_Q[6]~10, MSX, 1
instance = comp, \emsx|U01|u0|alu|DAA_Q[6]~12\, emsx|U01|u0|alu|DAA_Q[6]~12, MSX, 1
instance = comp, \emsx|U01|u0|alu|DAA_Q[7]~19\, emsx|U01|u0|alu|DAA_Q[7]~19, MSX, 1
instance = comp, \emsx|U01|u0|alu|DAA_Q[7]~16\, emsx|U01|u0|alu|DAA_Q[7]~16, MSX, 1
instance = comp, \emsx|U01|u0|alu|LessThan0~0\, emsx|U01|u0|alu|LessThan0~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|DAA_Q[7]~20\, emsx|U01|u0|alu|DAA_Q[7]~20, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux31~4\, emsx|U01|u0|alu|Mux31~4, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux31~5\, emsx|U01|u0|alu|Mux31~5, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~186\, emsx|U01|u0|alu|Q_t~186, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux21~1\, emsx|U01|u0|alu|Mux21~1, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux21~0\, emsx|U01|u0|alu|Mux21~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux21~2\, emsx|U01|u0|alu|Mux21~2, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux31~2\, emsx|U01|u0|alu|Mux31~2, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux7~7\, emsx|U01|u0|alu|Mux7~7, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux31~3\, emsx|U01|u0|alu|Mux31~3, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux31~6\, emsx|U01|u0|alu|Mux31~6, MSX, 1
instance = comp, \emsx|U01|u0|Save_Mux[7]~12\, emsx|U01|u0|Save_Mux[7]~12, MSX, 1
instance = comp, \emsx|U01|u0|SP~50\, emsx|U01|u0|SP~50, MSX, 1
instance = comp, \emsx|U01|u0|SP~51\, emsx|U01|u0|SP~51, MSX, 1
instance = comp, \emsx|U01|u0|SP~53\, emsx|U01|u0|SP~53, MSX, 1
instance = comp, \emsx|U01|u0|SP[15]\, emsx|U01|u0|SP[15], MSX, 1
instance = comp, \emsx|U01|u0|BusA~28\, emsx|U01|u0|BusA~28, MSX, 1
instance = comp, \emsx|U01|u0|BusA~29\, emsx|U01|u0|BusA~29, MSX, 1
instance = comp, \emsx|U01|u0|BusA[7]\, emsx|U01|u0|BusA[7], MSX, 1
instance = comp, \emsx|U01|u0|alu|DAA_Q[6]~11\, emsx|U01|u0|alu|DAA_Q[6]~11, MSX, 1
instance = comp, \emsx|U01|u0|alu|DAA_Q[6]~25\, emsx|U01|u0|alu|DAA_Q[6]~25, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux30~1\, emsx|U01|u0|alu|Mux30~1, MSX, 1
instance = comp, \emsx|U01|u0|alu|DAA_Q~18\, emsx|U01|u0|alu|DAA_Q~18, MSX, 1
instance = comp, \emsx|U01|u0|alu|DAA_Q~8\, emsx|U01|u0|alu|DAA_Q~8, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux30~0\, emsx|U01|u0|alu|Mux30~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux30~2\, emsx|U01|u0|alu|Mux30~2, MSX, 1
instance = comp, \emsx|U01|u0|F~21\, emsx|U01|u0|F~21, MSX, 1
instance = comp, \emsx|U01|u0|alu|Add1~2\, emsx|U01|u0|alu|Add1~2, MSX, 1
instance = comp, \emsx|U01|u0|alu|Add2~0\, emsx|U01|u0|alu|Add2~0, MSX, 1
instance = comp, \emsx|U01|u0|F~22\, emsx|U01|u0|F~22, MSX, 1
instance = comp, \emsx|U01|u0|F~23\, emsx|U01|u0|F~23, MSX, 1
instance = comp, \emsx|U01|u0|F~30\, emsx|U01|u0|F~30, MSX, 1
instance = comp, \emsx|U01|u0|F[0]\, emsx|U01|u0|F[0], MSX, 1
instance = comp, \emsx|U01|u0|alu|Add0~2\, emsx|U01|u0|alu|Add0~2, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux14~4\, emsx|U01|u0|alu|Mux14~4, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux14~6\, emsx|U01|u0|alu|Mux14~6, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux14~5\, emsx|U01|u0|alu|Mux14~5, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux37~2\, emsx|U01|u0|alu|Mux37~2, MSX, 1
instance = comp, \emsx|U01|u0|alu|DAA_Q[1]~6\, emsx|U01|u0|alu|DAA_Q[1]~6, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux37~3\, emsx|U01|u0|alu|Mux37~3, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~176\, emsx|U01|u0|alu|Q_t~176, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~174\, emsx|U01|u0|alu|Q_t~174, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~175\, emsx|U01|u0|alu|Q_t~175, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux37~0\, emsx|U01|u0|alu|Mux37~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux37~1\, emsx|U01|u0|alu|Mux37~1, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux37~4\, emsx|U01|u0|alu|Mux37~4, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~179\, emsx|U01|u0|alu|Q_t~179, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~178\, emsx|U01|u0|alu|Q_t~178, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~177\, emsx|U01|u0|alu|Q_t~177, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux36~0\, emsx|U01|u0|alu|Mux36~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux7~3\, emsx|U01|u0|alu|Mux7~3, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux36~1\, emsx|U01|u0|alu|Mux36~1, MSX, 1
instance = comp, \emsx|U01|u0|alu|DAA_Q[2]~7\, emsx|U01|u0|alu|DAA_Q[2]~7, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux11~5\, emsx|U01|u0|alu|Mux11~5, MSX, 1
instance = comp, \emsx|U01|u0|alu|Add0~6\, emsx|U01|u0|alu|Add0~6, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux13~0\, emsx|U01|u0|alu|Mux13~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux13~1\, emsx|U01|u0|alu|Mux13~1, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux36~2\, emsx|U01|u0|alu|Mux36~2, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux36~3\, emsx|U01|u0|alu|Mux36~3, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~172\, emsx|U01|u0|alu|Q_t~172, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~171\, emsx|U01|u0|alu|Q_t~171, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux35~0\, emsx|U01|u0|alu|Mux35~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux35~1\, emsx|U01|u0|alu|Mux35~1, MSX, 1
instance = comp, \emsx|U01|u0|alu|DAA_Q[3]~4\, emsx|U01|u0|alu|DAA_Q[3]~4, MSX, 1
instance = comp, \emsx|U01|u0|alu|DAA_Q[3]~5\, emsx|U01|u0|alu|DAA_Q[3]~5, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux35~2\, emsx|U01|u0|alu|Mux35~2, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux12~5\, emsx|U01|u0|alu|Mux12~5, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux12~4\, emsx|U01|u0|alu|Mux12~4, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux35~3\, emsx|U01|u0|alu|Mux35~3, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~173\, emsx|U01|u0|alu|Q_t~173, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux35~4\, emsx|U01|u0|alu|Mux35~4, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux15~17\, emsx|U01|u0|alu|Mux15~17, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux15~16\, emsx|U01|u0|alu|Mux15~16, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux38~2\, emsx|U01|u0|alu|Mux38~2, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~181\, emsx|U01|u0|alu|Q_t~181, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux22~1\, emsx|U01|u0|alu|Mux22~1, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux22~2\, emsx|U01|u0|alu|Mux22~2, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~180\, emsx|U01|u0|alu|Q_t~180, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux38~0\, emsx|U01|u0|alu|Mux38~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux7~4\, emsx|U01|u0|alu|Mux7~4, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux38~1\, emsx|U01|u0|alu|Mux38~1, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux38~3\, emsx|U01|u0|alu|Mux38~3, MSX, 1
instance = comp, \emsx|U01|u0|Add17~3\, emsx|U01|u0|Add17~3, MSX, 1
instance = comp, \emsx|U01|u0|Add17~2\, emsx|U01|u0|Add17~2, MSX, 1
instance = comp, \emsx|U01|u0|I[3]~5\, emsx|U01|u0|I[3]~5, MSX, 1
instance = comp, \emsx|U01|u0|I[3]\, emsx|U01|u0|I[3], MSX, 1
instance = comp, \emsx|U01|u0|Mux36~0\, emsx|U01|u0|Mux36~0, MSX, 1
instance = comp, \emsx|U01|u0|F[3]~80\, emsx|U01|u0|F[3]~80, MSX, 1
instance = comp, \emsx|U01|u0|F[3]~82\, emsx|U01|u0|F[3]~82, MSX, 1
instance = comp, \emsx|U01|u0|F[3]~81\, emsx|U01|u0|F[3]~81, MSX, 1
instance = comp, \emsx|U01|u0|F~83\, emsx|U01|u0|F~83, MSX, 1
instance = comp, \emsx|U01|u0|F[3]~77\, emsx|U01|u0|F[3]~77, MSX, 1
instance = comp, \emsx|U01|u0|F~78\, emsx|U01|u0|F~78, MSX, 1
instance = comp, \emsx|U01|u0|F~79\, emsx|U01|u0|F~79, MSX, 1
instance = comp, \emsx|U01|u0|F~84\, emsx|U01|u0|F~84, MSX, 1
instance = comp, \emsx|U01|u0|F[3]~75\, emsx|U01|u0|F[3]~75, MSX, 1
instance = comp, \emsx|U01|u0|F[3]~76\, emsx|U01|u0|F[3]~76, MSX, 1
instance = comp, \emsx|U01|u0|F~85\, emsx|U01|u0|F~85, MSX, 1
instance = comp, \emsx|U01|u0|F~86\, emsx|U01|u0|F~86, MSX, 1
instance = comp, \emsx|U01|u0|F[3]~88\, emsx|U01|u0|F[3]~88, MSX, 1
instance = comp, \emsx|U01|u0|F~90\, emsx|U01|u0|F~90, MSX, 1
instance = comp, \emsx|U01|u0|F[3]~91\, emsx|U01|u0|F[3]~91, MSX, 1
instance = comp, \emsx|U01|u0|Fp[3]\, emsx|U01|u0|Fp[3], MSX, 1
instance = comp, \emsx|U01|u0|F~89\, emsx|U01|u0|F~89, MSX, 1
instance = comp, \emsx|U01|u0|F~92\, emsx|U01|u0|F~92, MSX, 1
instance = comp, \emsx|U01|u0|F~94\, emsx|U01|u0|F~94, MSX, 1
instance = comp, \emsx|U01|u0|F[3]~97\, emsx|U01|u0|F[3]~97, MSX, 1
instance = comp, \emsx|U01|u0|F[3]~98\, emsx|U01|u0|F[3]~98, MSX, 1
instance = comp, \emsx|U01|u0|F[3]~99\, emsx|U01|u0|F[3]~99, MSX, 1
instance = comp, \emsx|U01|u0|F[3]~95\, emsx|U01|u0|F[3]~95, MSX, 1
instance = comp, \emsx|U01|u0|F[3]~96\, emsx|U01|u0|F[3]~96, MSX, 1
instance = comp, \emsx|U01|u0|F[3]~100\, emsx|U01|u0|F[3]~100, MSX, 1
instance = comp, \emsx|U01|u0|F[3]\, emsx|U01|u0|F[3], MSX, 1
instance = comp, \emsx|U01|u0|BusB~7\, emsx|U01|u0|BusB~7, MSX, 1
instance = comp, \emsx|U01|u0|BusB[2]~4\, emsx|U01|u0|BusB[2]~4, MSX, 1
instance = comp, \emsx|U01|u0|BusB~8\, emsx|U01|u0|BusB~8, MSX, 1
instance = comp, \emsx|U01|u0|BusB~9\, emsx|U01|u0|BusB~9, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[5][3]\, emsx|U01|u0|Regs|RegsL[5][3], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[7][3]\, emsx|U01|u0|Regs|RegsL[7][3], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[6][3]\, emsx|U01|u0|Regs|RegsL[6][3], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux28~0\, emsx|U01|u0|Regs|Mux28~0, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux28~1\, emsx|U01|u0|Regs|Mux28~1, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux28~2\, emsx|U01|u0|Regs|Mux28~2, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux28~3\, emsx|U01|u0|Regs|Mux28~3, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux28~4\, emsx|U01|u0|Regs|Mux28~4, MSX, 1
instance = comp, \emsx|U01|u0|BusB~2\, emsx|U01|u0|BusB~2, MSX, 1
instance = comp, \emsx|U01|u0|BusB~10\, emsx|U01|u0|BusB~10, MSX, 1
instance = comp, \emsx|U01|u0|BusB~12\, emsx|U01|u0|BusB~12, MSX, 1
instance = comp, \emsx|U01|u0|BusB[3]\, emsx|U01|u0|BusB[3], MSX, 1
instance = comp, \emsx|U01|u0|Save_Mux[3]~0\, emsx|U01|u0|Save_Mux[3]~0, MSX, 1
instance = comp, \emsx|U01|u0|Save_Mux[3]~1\, emsx|U01|u0|Save_Mux[3]~1, MSX, 1
instance = comp, \emsx|U01|u0|SP~31\, emsx|U01|u0|SP~31, MSX, 1
instance = comp, \emsx|U01|u0|SP~32\, emsx|U01|u0|SP~32, MSX, 1
instance = comp, \emsx|U01|u0|SP~33\, emsx|U01|u0|SP~33, MSX, 1
instance = comp, \emsx|U01|u0|SP[3]\, emsx|U01|u0|SP[3], MSX, 1
instance = comp, \emsx|U01|u0|Add14~0\, emsx|U01|u0|Add14~0, MSX, 1
instance = comp, \emsx|U01|u0|Add15~0\, emsx|U01|u0|Add15~0, MSX, 1
instance = comp, \emsx|U01|u0|SP~39\, emsx|U01|u0|SP~39, MSX, 1
instance = comp, \emsx|U01|u0|SP~40\, emsx|U01|u0|SP~40, MSX, 1
instance = comp, \emsx|U01|u0|SP~41\, emsx|U01|u0|SP~41, MSX, 1
instance = comp, \emsx|U01|u0|SP[5]\, emsx|U01|u0|SP[5], MSX, 1
instance = comp, \emsx|U01|u0|SP~34\, emsx|U01|u0|SP~34, MSX, 1
instance = comp, \emsx|U01|u0|SP~35\, emsx|U01|u0|SP~35, MSX, 1
instance = comp, \emsx|U01|u0|SP~45\, emsx|U01|u0|SP~45, MSX, 1
instance = comp, \emsx|U01|u0|SP~46\, emsx|U01|u0|SP~46, MSX, 1
instance = comp, \emsx|U01|u0|SP~47\, emsx|U01|u0|SP~47, MSX, 1
instance = comp, \emsx|U01|u0|SP[6]\, emsx|U01|u0|SP[6], MSX, 1
instance = comp, \emsx|U01|u0|Add15~1\, emsx|U01|u0|Add15~1, MSX, 1
instance = comp, \emsx|U01|u0|SP~72\, emsx|U01|u0|SP~72, MSX, 1
instance = comp, \emsx|U01|u0|SP~73\, emsx|U01|u0|SP~73, MSX, 1
instance = comp, \emsx|U01|u0|SP~74\, emsx|U01|u0|SP~74, MSX, 1
instance = comp, \emsx|U01|u0|SP[8]\, emsx|U01|u0|SP[8], MSX, 1
instance = comp, \emsx|U01|u0|BusB~32\, emsx|U01|u0|BusB~32, MSX, 1
instance = comp, \emsx|U01|u0|BusB~33\, emsx|U01|u0|BusB~33, MSX, 1
instance = comp, \emsx|U01|u0|BusB~34\, emsx|U01|u0|BusB~34, MSX, 1
instance = comp, \emsx|U01|u0|BusB~35\, emsx|U01|u0|BusB~35, MSX, 1
instance = comp, \emsx|U01|u0|BusB~36\, emsx|U01|u0|BusB~36, MSX, 1
instance = comp, \emsx|U01|u0|BusB[0]\, emsx|U01|u0|BusB[0], MSX, 1
instance = comp, \emsx|U01|u0|Save_Mux[0]~6\, emsx|U01|u0|Save_Mux[0]~6, MSX, 1
instance = comp, \emsx|U01|u0|Save_Mux[0]~7\, emsx|U01|u0|Save_Mux[0]~7, MSX, 1
instance = comp, \emsx|U01|u0|RegDIH[0]~24\, emsx|U01|u0|RegDIH[0]~24, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[2]~9\, emsx|U01|u0|MULU_Prod32[2]~9, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[2]\, emsx|U01|u0|MULU_Prod32[2], MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~41\, emsx|U01|u0|Mult0|auto_generated|_~41, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|cs2a[1]~0\, emsx|U01|u0|Mult0|auto_generated|cs2a[1]~0, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux18~2\, emsx|U01|u0|Regs|Mux18~2, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux18~3\, emsx|U01|u0|Regs|Mux18~3, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux18~0\, emsx|U01|u0|Regs|Mux18~0, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux18~1\, emsx|U01|u0|Regs|Mux18~1, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Fakt1[13]~2\, emsx|U01|u0|MULU_Fakt1[13]~2, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Fakt1[13]~feeder\, emsx|U01|u0|MULU_Fakt1[13]~feeder, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[5][5]\, emsx|U01|u0|Regs|RegsL[5][5], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[7][5]\, emsx|U01|u0|Regs|RegsL[7][5], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[6][5]\, emsx|U01|u0|Regs|RegsL[6][5], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[4][5]\, emsx|U01|u0|Regs|RegsL[4][5], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux26~0\, emsx|U01|u0|Regs|Mux26~0, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux26~1\, emsx|U01|u0|Regs|Mux26~1, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[1][5]\, emsx|U01|u0|Regs|RegsL[1][5], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[0][5]\, emsx|U01|u0|Regs|RegsL[0][5], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux26~2\, emsx|U01|u0|Regs|Mux26~2, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[3][5]\, emsx|U01|u0|Regs|RegsL[3][5], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux26~3\, emsx|U01|u0|Regs|Mux26~3, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux26~4\, emsx|U01|u0|Regs|Mux26~4, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Fakt1[13]\, emsx|U01|u0|MULU_Fakt1[13], MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|cs1a[1]~0\, emsx|U01|u0|Mult0|auto_generated|cs1a[1]~0, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~32\, emsx|U01|u0|Mult0|auto_generated|_~32, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux17~2\, emsx|U01|u0|Regs|Mux17~2, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux17~3\, emsx|U01|u0|Regs|Mux17~3, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux17~0\, emsx|U01|u0|Regs|Mux17~0, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux17~1\, emsx|U01|u0|Regs|Mux17~1, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Fakt1[14]~1\, emsx|U01|u0|MULU_Fakt1[14]~1, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Fakt1[14]~feeder\, emsx|U01|u0|MULU_Fakt1[14]~feeder, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[1][6]\, emsx|U01|u0|Regs|RegsL[1][6], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[0][6]\, emsx|U01|u0|Regs|RegsL[0][6], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux25~2\, emsx|U01|u0|Regs|Mux25~2, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[2][6]\, emsx|U01|u0|Regs|RegsL[2][6], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[3][6]~feeder\, emsx|U01|u0|Regs|RegsL[3][6]~feeder, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[3][6]\, emsx|U01|u0|Regs|RegsL[3][6], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux25~3\, emsx|U01|u0|Regs|Mux25~3, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[6][6]\, emsx|U01|u0|Regs|RegsL[6][6], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux25~0\, emsx|U01|u0|Regs|Mux25~0, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[7][6]\, emsx|U01|u0|Regs|RegsL[7][6], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[5][6]\, emsx|U01|u0|Regs|RegsL[5][6], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux25~1\, emsx|U01|u0|Regs|Mux25~1, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux25~4\, emsx|U01|u0|Regs|Mux25~4, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Fakt1[14]\, emsx|U01|u0|MULU_Fakt1[14], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux16~2\, emsx|U01|u0|Regs|Mux16~2, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux16~3\, emsx|U01|u0|Regs|Mux16~3, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux16~0\, emsx|U01|u0|Regs|Mux16~0, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux16~1\, emsx|U01|u0|Regs|Mux16~1, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Fakt1[15]~0\, emsx|U01|u0|MULU_Fakt1[15]~0, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Fakt1[15]~feeder\, emsx|U01|u0|MULU_Fakt1[15]~feeder, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux24~2\, emsx|U01|u0|Regs|Mux24~2, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux24~3\, emsx|U01|u0|Regs|Mux24~3, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux24~0\, emsx|U01|u0|Regs|Mux24~0, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux24~1\, emsx|U01|u0|Regs|Mux24~1, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux24~4\, emsx|U01|u0|Regs|Mux24~4, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Fakt1[15]\, emsx|U01|u0|MULU_Fakt1[15], MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~33\, emsx|U01|u0|Mult0|auto_generated|_~33, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~30\, emsx|U01|u0|Mult0|auto_generated|_~30, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~31\, emsx|U01|u0|Mult0|auto_generated|_~31, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~27\, emsx|U01|u0|Mult0|auto_generated|_~27, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[5][2]\, emsx|U01|u0|Regs|RegsH[5][2], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[7][2]\, emsx|U01|u0|Regs|RegsH[7][2], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[6][2]\, emsx|U01|u0|Regs|RegsH[6][2], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[4][2]\, emsx|U01|u0|Regs|RegsH[4][2], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux21~2\, emsx|U01|u0|Regs|Mux21~2, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux21~3\, emsx|U01|u0|Regs|Mux21~3, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[1][2]\, emsx|U01|u0|Regs|RegsH[1][2], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux21~0\, emsx|U01|u0|Regs|Mux21~0, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[3][2]\, emsx|U01|u0|Regs|RegsH[3][2], MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[2][2]\, emsx|U01|u0|Regs|RegsH[2][2], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux21~1\, emsx|U01|u0|Regs|Mux21~1, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Fakt1[10]~5\, emsx|U01|u0|MULU_Fakt1[10]~5, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Fakt1[10]~feeder\, emsx|U01|u0|MULU_Fakt1[10]~feeder, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Fakt1[10]\, emsx|U01|u0|MULU_Fakt1[10], MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~26\, emsx|U01|u0|Mult0|auto_generated|_~26, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_1~17\, emsx|U01|u0|Mult0|auto_generated|op_1~17, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_1~18\, emsx|U01|u0|Mult0|auto_generated|op_1~18, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_3~29\, emsx|U01|u0|Mult0|auto_generated|op_3~29, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Fakt1[9]~feeder\, emsx|U01|u0|MULU_Fakt1[9]~feeder, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Fakt1[9]\, emsx|U01|u0|MULU_Fakt1[9], MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~39\, emsx|U01|u0|Mult0|auto_generated|_~39, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_1~25\, emsx|U01|u0|Mult0|auto_generated|op_1~25, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~25\, emsx|U01|u0|Mult0|auto_generated|_~25, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~22\, emsx|U01|u0|Mult0|auto_generated|_~22, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Fakt1~15\, emsx|U01|u0|MULU_Fakt1~15, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Fakt1[7]\, emsx|U01|u0|MULU_Fakt1[7], MSX, 1
instance = comp, \emsx|U01|u0|MULU_Fakt1[8]\, emsx|U01|u0|MULU_Fakt1[8], MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~21\, emsx|U01|u0|Mult0|auto_generated|_~21, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~15\, emsx|U01|u0|Mult0|auto_generated|_~15, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Fakt1~13\, emsx|U01|u0|MULU_Fakt1~13, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Fakt1[5]\, emsx|U01|u0|MULU_Fakt1[5], MSX, 1
instance = comp, \emsx|U01|u0|MULU_Fakt1~14\, emsx|U01|u0|MULU_Fakt1~14, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Fakt1[6]\, emsx|U01|u0|MULU_Fakt1[6], MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~14\, emsx|U01|u0|Mult0|auto_generated|_~14, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Fakt1~12\, emsx|U01|u0|MULU_Fakt1~12, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Fakt1[4]\, emsx|U01|u0|MULU_Fakt1[4], MSX, 1
instance = comp, \emsx|U01|u0|MULU_Fakt1~11\, emsx|U01|u0|MULU_Fakt1~11, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Fakt1[3]\, emsx|U01|u0|MULU_Fakt1[3], MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~8\, emsx|U01|u0|Mult0|auto_generated|_~8, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~9\, emsx|U01|u0|Mult0|auto_generated|_~9, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~7\, emsx|U01|u0|Mult0|auto_generated|_~7, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Fakt1~10\, emsx|U01|u0|MULU_Fakt1~10, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Fakt1[2]\, emsx|U01|u0|MULU_Fakt1[2], MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~2\, emsx|U01|u0|Mult0|auto_generated|_~2, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~4\, emsx|U01|u0|Mult0|auto_generated|_~4, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Fakt1~8\, emsx|U01|u0|MULU_Fakt1~8, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Fakt1[1]\, emsx|U01|u0|MULU_Fakt1[1], MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~5\, emsx|U01|u0|Mult0|auto_generated|_~5, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~1\, emsx|U01|u0|Mult0|auto_generated|_~1, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_1~0\, emsx|U01|u0|Mult0|auto_generated|op_1~0, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_1~2\, emsx|U01|u0|Mult0|auto_generated|op_1~2, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~6\, emsx|U01|u0|Mult0|auto_generated|_~6, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_1~4\, emsx|U01|u0|Mult0|auto_generated|op_1~4, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_1~6\, emsx|U01|u0|Mult0|auto_generated|op_1~6, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~11\, emsx|U01|u0|Mult0|auto_generated|_~11, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_1~8\, emsx|U01|u0|Mult0|auto_generated|op_1~8, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_1~10\, emsx|U01|u0|Mult0|auto_generated|op_1~10, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~18\, emsx|U01|u0|Mult0|auto_generated|_~18, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~19\, emsx|U01|u0|Mult0|auto_generated|_~19, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_1~12\, emsx|U01|u0|Mult0|auto_generated|op_1~12, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_1~14\, emsx|U01|u0|Mult0|auto_generated|op_1~14, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~24\, emsx|U01|u0|Mult0|auto_generated|_~24, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_1~15\, emsx|U01|u0|Mult0|auto_generated|op_1~15, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~38\, emsx|U01|u0|Mult0|auto_generated|_~38, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~28\, emsx|U01|u0|Mult0|auto_generated|_~28, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_1~24\, emsx|U01|u0|Mult0|auto_generated|op_1~24, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_1~23\, emsx|U01|u0|Mult0|auto_generated|op_1~23, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_1~13\, emsx|U01|u0|Mult0|auto_generated|op_1~13, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~17\, emsx|U01|u0|Mult0|auto_generated|_~17, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_1~7\, emsx|U01|u0|Mult0|auto_generated|op_1~7, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~13\, emsx|U01|u0|Mult0|auto_generated|_~13, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_3~14\, emsx|U01|u0|Mult0|auto_generated|op_3~14, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|cs2a[1]~1\, emsx|U01|u0|Mult0|auto_generated|cs2a[1]~1, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_1~9\, emsx|U01|u0|Mult0|auto_generated|op_1~9, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_3~16\, emsx|U01|u0|Mult0|auto_generated|op_3~16, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_1~11\, emsx|U01|u0|Mult0|auto_generated|op_1~11, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_3~18\, emsx|U01|u0|Mult0|auto_generated|op_3~18, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~20\, emsx|U01|u0|Mult0|auto_generated|_~20, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_3~20\, emsx|U01|u0|Mult0|auto_generated|op_3~20, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~23\, emsx|U01|u0|Mult0|auto_generated|_~23, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_3~22\, emsx|U01|u0|Mult0|auto_generated|op_3~22, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_3~24\, emsx|U01|u0|Mult0|auto_generated|op_3~24, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_3~26\, emsx|U01|u0|Mult0|auto_generated|op_3~26, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_1~26\, emsx|U01|u0|Mult0|auto_generated|op_1~26, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~40\, emsx|U01|u0|Mult0|auto_generated|_~40, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_3~28\, emsx|U01|u0|Mult0|auto_generated|op_3~28, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~37\, emsx|U01|u0|Mult0|auto_generated|_~37, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_1~30\, emsx|U01|u0|Mult0|auto_generated|op_1~30, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~43\, emsx|U01|u0|Mult0|auto_generated|_~43, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~36\, emsx|U01|u0|Mult0|auto_generated|_~36, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~35\, emsx|U01|u0|Mult0|auto_generated|_~35, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_1~19\, emsx|U01|u0|Mult0|auto_generated|op_1~19, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~34\, emsx|U01|u0|Mult0|auto_generated|_~34, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_1~20\, emsx|U01|u0|Mult0|auto_generated|op_1~20, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_1~31\, emsx|U01|u0|Mult0|auto_generated|op_1~31, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_3~33\, emsx|U01|u0|Mult0|auto_generated|op_3~33, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_1~27\, emsx|U01|u0|Mult0|auto_generated|op_1~27, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_3~30\, emsx|U01|u0|Mult0|auto_generated|op_3~30, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~42\, emsx|U01|u0|Mult0|auto_generated|_~42, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_3~32\, emsx|U01|u0|Mult0|auto_generated|op_3~32, MSX, 1
instance = comp, \emsx|U01|u0|Add18~28\, emsx|U01|u0|Add18~28, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_1~29\, emsx|U01|u0|Mult0|auto_generated|op_1~29, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_3~34\, emsx|U01|u0|Mult0|auto_generated|op_3~34, MSX, 1
instance = comp, \emsx|U01|u0|Add18~29\, emsx|U01|u0|Add18~29, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_1~21\, emsx|U01|u0|Mult0|auto_generated|op_1~21, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_1~22\, emsx|U01|u0|Mult0|auto_generated|op_1~22, MSX, 1
instance = comp, \emsx|U01|u0|Add18~22\, emsx|U01|u0|Add18~22, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32~24\, emsx|U01|u0|MULU_Prod32~24, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[31]\, emsx|U01|u0|MULU_Prod32[31], MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_3~27\, emsx|U01|u0|Mult0|auto_generated|op_3~27, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_3~35\, emsx|U01|u0|Mult0|auto_generated|op_3~35, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32~25\, emsx|U01|u0|MULU_Prod32~25, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[30]\, emsx|U01|u0|MULU_Prod32[30], MSX, 1
instance = comp, \emsx|U01|u0|Add18~26\, emsx|U01|u0|Add18~26, MSX, 1
instance = comp, \emsx|U01|u0|Add18~27\, emsx|U01|u0|Add18~27, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32~26\, emsx|U01|u0|MULU_Prod32~26, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[28]\, emsx|U01|u0|MULU_Prod32[28], MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_1~33\, emsx|U01|u0|Mult0|auto_generated|op_1~33, MSX, 1
instance = comp, \emsx|U01|u0|Add18~31\, emsx|U01|u0|Add18~31, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_1~32\, emsx|U01|u0|Mult0|auto_generated|op_1~32, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_3~36\, emsx|U01|u0|Mult0|auto_generated|op_3~36, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32~27\, emsx|U01|u0|MULU_Prod32~27, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[27]\, emsx|U01|u0|MULU_Prod32[27], MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_3~21\, emsx|U01|u0|Mult0|auto_generated|op_3~21, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~16\, emsx|U01|u0|Mult0|auto_generated|_~16, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_3~15\, emsx|U01|u0|Mult0|auto_generated|op_3~15, MSX, 1
instance = comp, \emsx|U01|u0|Add18~15\, emsx|U01|u0|Add18~15, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_3~17\, emsx|U01|u0|Mult0|auto_generated|op_3~17, MSX, 1
instance = comp, \emsx|U01|u0|Add18~16\, emsx|U01|u0|Add18~16, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_3~19\, emsx|U01|u0|Mult0|auto_generated|op_3~19, MSX, 1
instance = comp, \emsx|U01|u0|Add18~17\, emsx|U01|u0|Add18~17, MSX, 1
instance = comp, \emsx|U01|u0|Add18~23\, emsx|U01|u0|Add18~23, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32~30\, emsx|U01|u0|MULU_Prod32~30, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[24]\, emsx|U01|u0|MULU_Prod32[24], MSX, 1
instance = comp, \emsx|U01|u0|RegDIH[0]~25\, emsx|U01|u0|RegDIH[0]~25, MSX, 1
instance = comp, \emsx|U01|u0|Add20~1\, emsx|U01|u0|Add20~1, MSX, 1
instance = comp, \emsx|U01|u0|Add20~0\, emsx|U01|u0|Add20~0, MSX, 1
instance = comp, \emsx|U01|u0|ID16[8]~27\, emsx|U01|u0|ID16[8]~27, MSX, 1
instance = comp, \emsx|U01|u0|ID16[8]~26\, emsx|U01|u0|ID16[8]~26, MSX, 1
instance = comp, \emsx|U01|u0|ID16[8]~25\, emsx|U01|u0|ID16[8]~25, MSX, 1
instance = comp, \emsx|U01|u0|ID16[8]~28\, emsx|U01|u0|ID16[8]~28, MSX, 1
instance = comp, \emsx|U01|u0|RegDIH[0]~26\, emsx|U01|u0|RegDIH[0]~26, MSX, 1
instance = comp, \emsx|U01|u0|RegBusA_r[8]\, emsx|U01|u0|RegBusA_r[8], MSX, 1
instance = comp, \emsx|U01|u0|RegDIH[0]~27\, emsx|U01|u0|RegDIH[0]~27, MSX, 1
instance = comp, \emsx|U01|u0|Add12~14\, emsx|U01|u0|Add12~14, MSX, 1
instance = comp, \emsx|U01|u0|Add12~23\, emsx|U01|u0|Add12~23, MSX, 1
instance = comp, \emsx|U01|u0|WZ~138\, emsx|U01|u0|WZ~138, MSX, 1
instance = comp, \emsx|U01|u0|Add19~5\, emsx|U01|u0|Add19~5, MSX, 1
instance = comp, \emsx|U01|u0|Add19~6\, emsx|U01|u0|Add19~6, MSX, 1
instance = comp, \emsx|U01|u0|Add20~5\, emsx|U01|u0|Add20~5, MSX, 1
instance = comp, \emsx|U01|u0|Add20~6\, emsx|U01|u0|Add20~6, MSX, 1
instance = comp, \emsx|U01|u0|ID16[11]~24\, emsx|U01|u0|ID16[11]~24, MSX, 1
instance = comp, \emsx|U01|u0|Add3~16\, emsx|U01|u0|Add3~16, MSX, 1
instance = comp, \emsx|U01|u0|Add4~0\, emsx|U01|u0|Add4~0, MSX, 1
instance = comp, \emsx|U01|u0|Add4~9\, emsx|U01|u0|Add4~9, MSX, 1
instance = comp, \emsx|U01|u0|WZ~139\, emsx|U01|u0|WZ~139, MSX, 1
instance = comp, \emsx|U01|u0|WZ~140\, emsx|U01|u0|WZ~140, MSX, 1
instance = comp, \emsx|U01|u0|WZ[12]~107\, emsx|U01|u0|WZ[12]~107, MSX, 1
instance = comp, \emsx|U01|u0|WZ[12]~108\, emsx|U01|u0|WZ[12]~108, MSX, 1
instance = comp, \emsx|U01|u0|WZ~141\, emsx|U01|u0|WZ~141, MSX, 1
instance = comp, \emsx|U01|u0|WZ[12]~110\, emsx|U01|u0|WZ[12]~110, MSX, 1
instance = comp, \emsx|U01|u0|WZ[11]\, emsx|U01|u0|WZ[11], MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[15]~feeder\, emsx|U01|u0|MULU_Prod32[15]~feeder, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~0\, emsx|U01|u0|Mult0|auto_generated|_~0, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_3~0\, emsx|U01|u0|Mult0|auto_generated|op_3~0, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_3~1\, emsx|U01|u0|Mult0|auto_generated|op_3~1, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~3\, emsx|U01|u0|Mult0|auto_generated|_~3, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_3~2\, emsx|U01|u0|Mult0|auto_generated|op_3~2, MSX, 1
instance = comp, \emsx|U01|u0|Add18~6\, emsx|U01|u0|Add18~6, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_3~6\, emsx|U01|u0|Mult0|auto_generated|op_3~6, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_1~1\, emsx|U01|u0|Mult0|auto_generated|op_1~1, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_3~7\, emsx|U01|u0|Mult0|auto_generated|op_3~7, MSX, 1
instance = comp, \emsx|U01|u0|Add18~8\, emsx|U01|u0|Add18~8, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_3~8\, emsx|U01|u0|Mult0|auto_generated|op_3~8, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_1~3\, emsx|U01|u0|Mult0|auto_generated|op_1~3, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_3~9\, emsx|U01|u0|Mult0|auto_generated|op_3~9, MSX, 1
instance = comp, \emsx|U01|u0|Add18~10\, emsx|U01|u0|Add18~10, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_3~11\, emsx|U01|u0|Mult0|auto_generated|op_3~11, MSX, 1
instance = comp, \emsx|U01|u0|Add18~21\, emsx|U01|u0|Add18~21, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32~23\, emsx|U01|u0|MULU_Prod32~23, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[22]\, emsx|U01|u0|MULU_Prod32[22], MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_3~10\, emsx|U01|u0|Mult0|auto_generated|op_3~10, MSX, 1
instance = comp, \emsx|U01|u0|Add18~11\, emsx|U01|u0|Add18~11, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32~18\, emsx|U01|u0|MULU_Prod32~18, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[18]\, emsx|U01|u0|MULU_Prod32[18], MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_3~3\, emsx|U01|u0|Mult0|auto_generated|op_3~3, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_3~5\, emsx|U01|u0|Mult0|auto_generated|op_3~5, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_3~4\, emsx|U01|u0|Mult0|auto_generated|op_3~4, MSX, 1
instance = comp, \emsx|U01|u0|Add18~0\, emsx|U01|u0|Add18~0, MSX, 1
instance = comp, \emsx|U01|u0|Add18~1\, emsx|U01|u0|Add18~1, MSX, 1
instance = comp, \emsx|U01|u0|Add18~2\, emsx|U01|u0|Add18~2, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[15]\, emsx|U01|u0|MULU_Prod32[15], MSX, 1
instance = comp, \emsx|U01|u0|RegDIH[3]~12\, emsx|U01|u0|RegDIH[3]~12, MSX, 1
instance = comp, \emsx|U01|u0|RegDIH[3]~13\, emsx|U01|u0|RegDIH[3]~13, MSX, 1
instance = comp, \emsx|U01|u0|RegDIH[3]~14\, emsx|U01|u0|RegDIH[3]~14, MSX, 1
instance = comp, \emsx|U01|u0|RegDIH[3]~15\, emsx|U01|u0|RegDIH[3]~15, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[2][3]\, emsx|U01|u0|Regs|RegsH[2][3], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux20~0\, emsx|U01|u0|Regs|Mux20~0, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux20~1\, emsx|U01|u0|Regs|Mux20~1, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux20~2\, emsx|U01|u0|Regs|Mux20~2, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux20~3\, emsx|U01|u0|Regs|Mux20~3, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Fakt1[11]~4\, emsx|U01|u0|MULU_Fakt1[11]~4, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Fakt1[11]~feeder\, emsx|U01|u0|MULU_Fakt1[11]~feeder, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Fakt1[11]\, emsx|U01|u0|MULU_Fakt1[11], MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~29\, emsx|U01|u0|Mult0|auto_generated|_~29, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_1~16\, emsx|U01|u0|Mult0|auto_generated|op_1~16, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_3~25\, emsx|U01|u0|Mult0|auto_generated|op_3~25, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_3~23\, emsx|U01|u0|Mult0|auto_generated|op_3~23, MSX, 1
instance = comp, \emsx|U01|u0|Add18~24\, emsx|U01|u0|Add18~24, MSX, 1
instance = comp, \emsx|U01|u0|Add18~25\, emsx|U01|u0|Add18~25, MSX, 1
instance = comp, \emsx|U01|u0|Add18~30\, emsx|U01|u0|Add18~30, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32~28\, emsx|U01|u0|MULU_Prod32~28, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[26]\, emsx|U01|u0|MULU_Prod32[26], MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[14]~feeder\, emsx|U01|u0|MULU_Prod32[14]~feeder, MSX, 1
instance = comp, \emsx|U01|u0|Add18~3\, emsx|U01|u0|Add18~3, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[14]\, emsx|U01|u0|MULU_Prod32[14], MSX, 1
instance = comp, \emsx|U01|u0|RegDIH[2]~16\, emsx|U01|u0|RegDIH[2]~16, MSX, 1
instance = comp, \emsx|U01|u0|RegDIH[2]~17\, emsx|U01|u0|RegDIH[2]~17, MSX, 1
instance = comp, \emsx|U01|u0|RegDIH[2]~18\, emsx|U01|u0|RegDIH[2]~18, MSX, 1
instance = comp, \emsx|U01|u0|RegBusA_r[10]~feeder\, emsx|U01|u0|RegBusA_r[10]~feeder, MSX, 1
instance = comp, \emsx|U01|u0|RegBusA_r[10]\, emsx|U01|u0|RegBusA_r[10], MSX, 1
instance = comp, \emsx|U01|u0|RegDIH[2]~19\, emsx|U01|u0|RegDIH[2]~19, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[0][2]\, emsx|U01|u0|Regs|RegsH[0][2], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux5~0\, emsx|U01|u0|Regs|Mux5~0, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux5~1\, emsx|U01|u0|Regs|Mux5~1, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux5~2\, emsx|U01|u0|Regs|Mux5~2, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux5~3\, emsx|U01|u0|Regs|Mux5~3, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[10]~1\, emsx|U01|u0|MULU_Prod32[10]~1, MSX, 1
instance = comp, \emsx|U01|u0|Add19~7\, emsx|U01|u0|Add19~7, MSX, 1
instance = comp, \emsx|U01|u0|Add19~8\, emsx|U01|u0|Add19~8, MSX, 1
instance = comp, \emsx|U01|u0|Add20~4\, emsx|U01|u0|Add20~4, MSX, 1
instance = comp, \emsx|U01|u0|Add20~2\, emsx|U01|u0|Add20~2, MSX, 1
instance = comp, \emsx|U01|u0|Add20~7\, emsx|U01|u0|Add20~7, MSX, 1
instance = comp, \emsx|U01|u0|Add20~8\, emsx|U01|u0|Add20~8, MSX, 1
instance = comp, \emsx|U01|u0|ID16[13]~17\, emsx|U01|u0|ID16[13]~17, MSX, 1
instance = comp, \emsx|U01|u0|Add12~15\, emsx|U01|u0|Add12~15, MSX, 1
instance = comp, \emsx|U01|u0|Add12~24\, emsx|U01|u0|Add12~24, MSX, 1
instance = comp, \emsx|U01|u0|Add10~5\, emsx|U01|u0|Add10~5, MSX, 1
instance = comp, \emsx|U01|u0|Add10~11\, emsx|U01|u0|Add10~11, MSX, 1
instance = comp, \emsx|U01|u0|PC[11]~59\, emsx|U01|u0|PC[11]~59, MSX, 1
instance = comp, \emsx|U01|u0|PC~68\, emsx|U01|u0|PC~68, MSX, 1
instance = comp, \emsx|U01|u0|Add3~9\, emsx|U01|u0|Add3~9, MSX, 1
instance = comp, \emsx|U01|u0|Add3~13\, emsx|U01|u0|Add3~13, MSX, 1
instance = comp, \emsx|U01|u0|Add13~10\, emsx|U01|u0|Add13~10, MSX, 1
instance = comp, \emsx|U01|u0|Add13~15\, emsx|U01|u0|Add13~15, MSX, 1
instance = comp, \emsx|U01|u0|WZ~116\, emsx|U01|u0|WZ~116, MSX, 1
instance = comp, \emsx|U01|u0|Add9~19\, emsx|U01|u0|Add9~19, MSX, 1
instance = comp, \emsx|U01|u0|Add12~19\, emsx|U01|u0|Add12~19, MSX, 1
instance = comp, \emsx|U01|u0|WZ~117\, emsx|U01|u0|WZ~117, MSX, 1
instance = comp, \emsx|U01|u0|Add4~1\, emsx|U01|u0|Add4~1, MSX, 1
instance = comp, \emsx|U01|u0|Add4~6\, emsx|U01|u0|Add4~6, MSX, 1
instance = comp, \emsx|U01|u0|WZ~118\, emsx|U01|u0|WZ~118, MSX, 1
instance = comp, \emsx|U01|u0|WZ~119\, emsx|U01|u0|WZ~119, MSX, 1
instance = comp, \emsx|U01|u0|WZ~120\, emsx|U01|u0|WZ~120, MSX, 1
instance = comp, \emsx|U01|u0|WZ[12]\, emsx|U01|u0|WZ[12], MSX, 1
instance = comp, \emsx|U01|u0|I[4]~4\, emsx|U01|u0|I[4]~4, MSX, 1
instance = comp, \emsx|U01|u0|I[4]\, emsx|U01|u0|I[4], MSX, 1
instance = comp, \emsx|U01|u0|PC~69\, emsx|U01|u0|PC~69, MSX, 1
instance = comp, \emsx|U01|u0|PC~70\, emsx|U01|u0|PC~70, MSX, 1
instance = comp, \emsx|U01|u0|Add11~7\, emsx|U01|u0|Add11~7, MSX, 1
instance = comp, \emsx|U01|u0|Add11~11\, emsx|U01|u0|Add11~11, MSX, 1
instance = comp, \emsx|U01|u0|PC~71\, emsx|U01|u0|PC~71, MSX, 1
instance = comp, \emsx|U01|u0|PC[12]\, emsx|U01|u0|PC[12], MSX, 1
instance = comp, \emsx|U01|u0|Add13~13\, emsx|U01|u0|Add13~13, MSX, 1
instance = comp, \emsx|U01|u0|Add13~20\, emsx|U01|u0|Add13~20, MSX, 1
instance = comp, \emsx|U01|u0|Add9~15\, emsx|U01|u0|Add9~15, MSX, 1
instance = comp, \emsx|U01|u0|Add9~24\, emsx|U01|u0|Add9~24, MSX, 1
instance = comp, \emsx|U01|u0|WZ~142\, emsx|U01|u0|WZ~142, MSX, 1
instance = comp, \emsx|U01|u0|WZ~143\, emsx|U01|u0|WZ~143, MSX, 1
instance = comp, \emsx|U01|u0|Add4~4\, emsx|U01|u0|Add4~4, MSX, 1
instance = comp, \emsx|U01|u0|Add4~10\, emsx|U01|u0|Add4~10, MSX, 1
instance = comp, \emsx|U01|u0|Add3~17\, emsx|U01|u0|Add3~17, MSX, 1
instance = comp, \emsx|U01|u0|WZ~144\, emsx|U01|u0|WZ~144, MSX, 1
instance = comp, \emsx|U01|u0|WZ~145\, emsx|U01|u0|WZ~145, MSX, 1
instance = comp, \emsx|U01|u0|WZ~146\, emsx|U01|u0|WZ~146, MSX, 1
instance = comp, \emsx|U01|u0|WZ[13]\, emsx|U01|u0|WZ[13], MSX, 1
instance = comp, \emsx|U01|u0|Add18~5\, emsx|U01|u0|Add18~5, MSX, 1
instance = comp, \emsx|U01|u0|RegDIH[5]~28\, emsx|U01|u0|RegDIH[5]~28, MSX, 1
instance = comp, \emsx|U01|u0|RegDIH[5]~29\, emsx|U01|u0|RegDIH[5]~29, MSX, 1
instance = comp, \emsx|U01|u0|RegDIH[5]~30\, emsx|U01|u0|RegDIH[5]~30, MSX, 1
instance = comp, \emsx|U01|u0|RegBusA_r[13]\, emsx|U01|u0|RegBusA_r[13], MSX, 1
instance = comp, \emsx|U01|u0|RegDIH[5]~31\, emsx|U01|u0|RegDIH[5]~31, MSX, 1
instance = comp, \emsx|U01|u0|Add4~5\, emsx|U01|u0|Add4~5, MSX, 1
instance = comp, \emsx|U01|u0|Add12~18\, emsx|U01|u0|Add12~18, MSX, 1
instance = comp, \emsx|U01|u0|I[6]~3\, emsx|U01|u0|I[6]~3, MSX, 1
instance = comp, \emsx|U01|u0|I[6]\, emsx|U01|u0|I[6], MSX, 1
instance = comp, \emsx|U01|u0|PC~64\, emsx|U01|u0|PC~64, MSX, 1
instance = comp, \emsx|U01|u0|PC~65\, emsx|U01|u0|PC~65, MSX, 1
instance = comp, \emsx|U01|u0|Add10~10\, emsx|U01|u0|Add10~10, MSX, 1
instance = comp, \emsx|U01|u0|PC~66\, emsx|U01|u0|PC~66, MSX, 1
instance = comp, \emsx|U01|u0|Add11~8\, emsx|U01|u0|Add11~8, MSX, 1
instance = comp, \emsx|U01|u0|Add11~10\, emsx|U01|u0|Add11~10, MSX, 1
instance = comp, \emsx|U01|u0|PC~67\, emsx|U01|u0|PC~67, MSX, 1
instance = comp, \emsx|U01|u0|PC[14]\, emsx|U01|u0|PC[14], MSX, 1
instance = comp, \emsx|U01|u0|Add9~18\, emsx|U01|u0|Add9~18, MSX, 1
instance = comp, \emsx|U01|u0|Add13~14\, emsx|U01|u0|Add13~14, MSX, 1
instance = comp, \emsx|U01|u0|WZ~111\, emsx|U01|u0|WZ~111, MSX, 1
instance = comp, \emsx|U01|u0|WZ~112\, emsx|U01|u0|WZ~112, MSX, 1
instance = comp, \emsx|U01|u0|WZ~113\, emsx|U01|u0|WZ~113, MSX, 1
instance = comp, \emsx|U01|u0|Add3~12\, emsx|U01|u0|Add3~12, MSX, 1
instance = comp, \emsx|U01|u0|ID16[15]~36\, emsx|U01|u0|ID16[15]~36, MSX, 1
instance = comp, \emsx|U01|u0|ID16[15]~35\, emsx|U01|u0|ID16[15]~35, MSX, 1
instance = comp, \emsx|U01|u0|ID16[14]~16\, emsx|U01|u0|ID16[14]~16, MSX, 1
instance = comp, \emsx|U01|u0|WZ~114\, emsx|U01|u0|WZ~114, MSX, 1
instance = comp, \emsx|U01|u0|WZ~115\, emsx|U01|u0|WZ~115, MSX, 1
instance = comp, \emsx|U01|u0|WZ[14]\, emsx|U01|u0|WZ[14], MSX, 1
instance = comp, \emsx|U01|u0|RegDIH[6]~6\, emsx|U01|u0|RegDIH[6]~6, MSX, 1
instance = comp, \emsx|U01|u0|RegBusA_r[14]\, emsx|U01|u0|RegBusA_r[14], MSX, 1
instance = comp, \emsx|U01|u0|RegDIH[6]~4\, emsx|U01|u0|RegDIH[6]~4, MSX, 1
instance = comp, \emsx|U01|u0|RegDIH[6]~5\, emsx|U01|u0|RegDIH[6]~5, MSX, 1
instance = comp, \emsx|U01|u0|RegDIH[6]~7\, emsx|U01|u0|RegDIH[6]~7, MSX, 1
instance = comp, \emsx|U01|u0|SP~69\, emsx|U01|u0|SP~69, MSX, 1
instance = comp, \emsx|U01|u0|SP~70\, emsx|U01|u0|SP~70, MSX, 1
instance = comp, \emsx|U01|u0|SP~71\, emsx|U01|u0|SP~71, MSX, 1
instance = comp, \emsx|U01|u0|SP[9]\, emsx|U01|u0|SP[9], MSX, 1
instance = comp, \emsx|U01|u0|BusB~27\, emsx|U01|u0|BusB~27, MSX, 1
instance = comp, \emsx|U01|u0|BusB~28\, emsx|U01|u0|BusB~28, MSX, 1
instance = comp, \emsx|U01|u0|BusB~29\, emsx|U01|u0|BusB~29, MSX, 1
instance = comp, \emsx|U01|u0|BusB~30\, emsx|U01|u0|BusB~30, MSX, 1
instance = comp, \emsx|U01|u0|BusB[1]\, emsx|U01|u0|BusB[1], MSX, 1
instance = comp, \emsx|U01|u0|Save_Mux[1]~2\, emsx|U01|u0|Save_Mux[1]~2, MSX, 1
instance = comp, \emsx|U01|u0|Save_Mux[1]~3\, emsx|U01|u0|Save_Mux[1]~3, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[13]~feeder\, emsx|U01|u0|MULU_Prod32[13]~feeder, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[13]\, emsx|U01|u0|MULU_Prod32[13], MSX, 1
instance = comp, \emsx|U01|u0|RegDIH[1]~20\, emsx|U01|u0|RegDIH[1]~20, MSX, 1
instance = comp, \emsx|U01|u0|RegDIH[1]~21\, emsx|U01|u0|RegDIH[1]~21, MSX, 1
instance = comp, \emsx|U01|u0|ID16[9]~21\, emsx|U01|u0|ID16[9]~21, MSX, 1
instance = comp, \emsx|U01|u0|WZ~128\, emsx|U01|u0|WZ~128, MSX, 1
instance = comp, \emsx|U01|u0|WZ~129\, emsx|U01|u0|WZ~129, MSX, 1
instance = comp, \emsx|U01|u0|Add9~13\, emsx|U01|u0|Add9~13, MSX, 1
instance = comp, \emsx|U01|u0|Add9~21\, emsx|U01|u0|Add9~21, MSX, 1
instance = comp, \emsx|U01|u0|WZ~126\, emsx|U01|u0|WZ~126, MSX, 1
instance = comp, \emsx|U01|u0|Add12~21\, emsx|U01|u0|Add12~21, MSX, 1
instance = comp, \emsx|U01|u0|Add13~17\, emsx|U01|u0|Add13~17, MSX, 1
instance = comp, \emsx|U01|u0|WZ~127\, emsx|U01|u0|WZ~127, MSX, 1
instance = comp, \emsx|U01|u0|WZ~130\, emsx|U01|u0|WZ~130, MSX, 1
instance = comp, \emsx|U01|u0|WZ~131\, emsx|U01|u0|WZ~131, MSX, 1
instance = comp, \emsx|U01|u0|WZ[9]\, emsx|U01|u0|WZ[9], MSX, 1
instance = comp, \emsx|U01|u0|RegDIH[1]~22\, emsx|U01|u0|RegDIH[1]~22, MSX, 1
instance = comp, \emsx|U01|u0|RegBusA_r[9]\, emsx|U01|u0|RegBusA_r[9], MSX, 1
instance = comp, \emsx|U01|u0|RegDIH[1]~23\, emsx|U01|u0|RegDIH[1]~23, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[0][1]\, emsx|U01|u0|Regs|RegsH[0][1], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux6~0\, emsx|U01|u0|Regs|Mux6~0, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux6~1\, emsx|U01|u0|Regs|Mux6~1, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux6~2\, emsx|U01|u0|Regs|Mux6~2, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux6~3\, emsx|U01|u0|Regs|Mux6~3, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[9]~2\, emsx|U01|u0|MULU_Prod32[9]~2, MSX, 1
instance = comp, \emsx|U01|u0|ID16[12]~31\, emsx|U01|u0|ID16[12]~31, MSX, 1
instance = comp, \emsx|U01|u0|ID16[12]~30\, emsx|U01|u0|ID16[12]~30, MSX, 1
instance = comp, \emsx|U01|u0|ID16[12]~29\, emsx|U01|u0|ID16[12]~29, MSX, 1
instance = comp, \emsx|U01|u0|ID16[12]~32\, emsx|U01|u0|ID16[12]~32, MSX, 1
instance = comp, \emsx|U01|u0|RegDIH[4]~10\, emsx|U01|u0|RegDIH[4]~10, MSX, 1
instance = comp, \emsx|U01|u0|RegDIH[4]~8\, emsx|U01|u0|RegDIH[4]~8, MSX, 1
instance = comp, \emsx|U01|u0|RegDIH[4]~9\, emsx|U01|u0|RegDIH[4]~9, MSX, 1
instance = comp, \emsx|U01|u0|RegBusA_r[12]~feeder\, emsx|U01|u0|RegBusA_r[12]~feeder, MSX, 1
instance = comp, \emsx|U01|u0|RegBusA_r[12]\, emsx|U01|u0|RegBusA_r[12], MSX, 1
instance = comp, \emsx|U01|u0|RegDIH[4]~11\, emsx|U01|u0|RegDIH[4]~11, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsH[7][4]\, emsx|U01|u0|Regs|RegsH[7][4], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux3~2\, emsx|U01|u0|Regs|Mux3~2, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux3~3\, emsx|U01|u0|Regs|Mux3~3, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux3~0\, emsx|U01|u0|Regs|Mux3~0, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux3~1\, emsx|U01|u0|Regs|Mux3~1, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[12]~15\, emsx|U01|u0|MULU_Prod32[12]~15, MSX, 1
instance = comp, \emsx|U01|u0|Add19~4\, emsx|U01|u0|Add19~4, MSX, 1
instance = comp, \emsx|U01|u0|ID16[15]~13\, emsx|U01|u0|ID16[15]~13, MSX, 1
instance = comp, \emsx|U01|u0|ID16[15]~14\, emsx|U01|u0|ID16[15]~14, MSX, 1
instance = comp, \emsx|U01|u0|ID16[15]~15\, emsx|U01|u0|ID16[15]~15, MSX, 1
instance = comp, \emsx|U01|u0|RegDIH[7]~0\, emsx|U01|u0|RegDIH[7]~0, MSX, 1
instance = comp, \emsx|U01|u0|RegDIH[7]~1\, emsx|U01|u0|RegDIH[7]~1, MSX, 1
instance = comp, \emsx|U01|u0|Add4~2\, emsx|U01|u0|Add4~2, MSX, 1
instance = comp, \emsx|U01|u0|Add4~3\, emsx|U01|u0|Add4~3, MSX, 1
instance = comp, \emsx|U01|u0|Add9~16\, emsx|U01|u0|Add9~16, MSX, 1
instance = comp, \emsx|U01|u0|Add9~17\, emsx|U01|u0|Add9~17, MSX, 1
instance = comp, \emsx|U01|u0|I[7]~2\, emsx|U01|u0|I[7]~2, MSX, 1
instance = comp, \emsx|U01|u0|I[7]\, emsx|U01|u0|I[7], MSX, 1
instance = comp, \emsx|U01|u0|PC~60\, emsx|U01|u0|PC~60, MSX, 1
instance = comp, \emsx|U01|u0|PC~61\, emsx|U01|u0|PC~61, MSX, 1
instance = comp, \emsx|U01|u0|PC~62\, emsx|U01|u0|PC~62, MSX, 1
instance = comp, \emsx|U01|u0|Add11~9\, emsx|U01|u0|Add11~9, MSX, 1
instance = comp, \emsx|U01|u0|Add10~6\, emsx|U01|u0|Add10~6, MSX, 1
instance = comp, \emsx|U01|u0|Add10~7\, emsx|U01|u0|Add10~7, MSX, 1
instance = comp, \emsx|U01|u0|PC~63\, emsx|U01|u0|PC~63, MSX, 1
instance = comp, \emsx|U01|u0|PC[15]\, emsx|U01|u0|PC[15], MSX, 1
instance = comp, \emsx|U01|u0|Add13~11\, emsx|U01|u0|Add13~11, MSX, 1
instance = comp, \emsx|U01|u0|Add13~12\, emsx|U01|u0|Add13~12, MSX, 1
instance = comp, \emsx|U01|u0|Add12~16\, emsx|U01|u0|Add12~16, MSX, 1
instance = comp, \emsx|U01|u0|Add12~17\, emsx|U01|u0|Add12~17, MSX, 1
instance = comp, \emsx|U01|u0|WZ~97\, emsx|U01|u0|WZ~97, MSX, 1
instance = comp, \emsx|U01|u0|WZ~98\, emsx|U01|u0|WZ~98, MSX, 1
instance = comp, \emsx|U01|u0|WZ~100\, emsx|U01|u0|WZ~100, MSX, 1
instance = comp, \emsx|U01|u0|Add3~10\, emsx|U01|u0|Add3~10, MSX, 1
instance = comp, \emsx|U01|u0|Add3~11\, emsx|U01|u0|Add3~11, MSX, 1
instance = comp, \emsx|U01|u0|WZ~101\, emsx|U01|u0|WZ~101, MSX, 1
instance = comp, \emsx|U01|u0|WZ~109\, emsx|U01|u0|WZ~109, MSX, 1
instance = comp, \emsx|U01|u0|WZ[15]\, emsx|U01|u0|WZ[15], MSX, 1
instance = comp, \emsx|U01|u0|RegDIH[7]~2\, emsx|U01|u0|RegDIH[7]~2, MSX, 1
instance = comp, \emsx|U01|u0|RegDIH[7]~3\, emsx|U01|u0|RegDIH[7]~3, MSX, 1
instance = comp, \emsx|U01|u0|Add4~7\, emsx|U01|u0|Add4~7, MSX, 1
instance = comp, \emsx|U01|u0|Add9~20\, emsx|U01|u0|Add9~20, MSX, 1
instance = comp, \emsx|U01|u0|Add13~16\, emsx|U01|u0|Add13~16, MSX, 1
instance = comp, \emsx|U01|u0|WZ~121\, emsx|U01|u0|WZ~121, MSX, 1
instance = comp, \emsx|U01|u0|Add12~20\, emsx|U01|u0|Add12~20, MSX, 1
instance = comp, \emsx|U01|u0|WZ~122\, emsx|U01|u0|WZ~122, MSX, 1
instance = comp, \emsx|U01|u0|WZ~123\, emsx|U01|u0|WZ~123, MSX, 1
instance = comp, \emsx|U01|u0|Add3~14\, emsx|U01|u0|Add3~14, MSX, 1
instance = comp, \emsx|U01|u0|WZ~124\, emsx|U01|u0|WZ~124, MSX, 1
instance = comp, \emsx|U01|u0|WZ~125\, emsx|U01|u0|WZ~125, MSX, 1
instance = comp, \emsx|U01|u0|WZ[8]\, emsx|U01|u0|WZ[8], MSX, 1
instance = comp, \emsx|U01|u0|PC~85\, emsx|U01|u0|PC~85, MSX, 1
instance = comp, \emsx|U01|u0|PC~86\, emsx|U01|u0|PC~86, MSX, 1
instance = comp, \emsx|U01|u0|PC~87\, emsx|U01|u0|PC~87, MSX, 1
instance = comp, \emsx|U01|u0|PC~84\, emsx|U01|u0|PC~84, MSX, 1
instance = comp, \emsx|U01|u0|PC~88\, emsx|U01|u0|PC~88, MSX, 1
instance = comp, \emsx|U01|u0|PC[8]\, emsx|U01|u0|PC[8], MSX, 1
instance = comp, \emsx|U01|u0|Add11~14\, emsx|U01|u0|Add11~14, MSX, 1
instance = comp, \emsx|U01|u0|Add10~14\, emsx|U01|u0|Add10~14, MSX, 1
instance = comp, \emsx|U01|u0|I[1]~7\, emsx|U01|u0|I[1]~7, MSX, 1
instance = comp, \emsx|U01|u0|I[1]\, emsx|U01|u0|I[1], MSX, 1
instance = comp, \emsx|U01|u0|PC~80\, emsx|U01|u0|PC~80, MSX, 1
instance = comp, \emsx|U01|u0|PC~81\, emsx|U01|u0|PC~81, MSX, 1
instance = comp, \emsx|U01|u0|PC~82\, emsx|U01|u0|PC~82, MSX, 1
instance = comp, \emsx|U01|u0|PC~83\, emsx|U01|u0|PC~83, MSX, 1
instance = comp, \emsx|U01|u0|PC[9]\, emsx|U01|u0|PC[9], MSX, 1
instance = comp, \emsx|U01|u0|Add9~14\, emsx|U01|u0|Add9~14, MSX, 1
instance = comp, \emsx|U01|u0|Add9~23\, emsx|U01|u0|Add9~23, MSX, 1
instance = comp, \emsx|U01|u0|PC~72\, emsx|U01|u0|PC~72, MSX, 1
instance = comp, \emsx|U01|u0|PC~73\, emsx|U01|u0|PC~73, MSX, 1
instance = comp, \emsx|U01|u0|PC~74\, emsx|U01|u0|PC~74, MSX, 1
instance = comp, \emsx|U01|u0|Add11~12\, emsx|U01|u0|Add11~12, MSX, 1
instance = comp, \emsx|U01|u0|Add10~8\, emsx|U01|u0|Add10~8, MSX, 1
instance = comp, \emsx|U01|u0|Add10~12\, emsx|U01|u0|Add10~12, MSX, 1
instance = comp, \emsx|U01|u0|PC~75\, emsx|U01|u0|PC~75, MSX, 1
instance = comp, \emsx|U01|u0|PC[11]\, emsx|U01|u0|PC[11], MSX, 1
instance = comp, \emsx|U01|u0|Add10~9\, emsx|U01|u0|Add10~9, MSX, 1
instance = comp, \emsx|U01|u0|PC~89\, emsx|U01|u0|PC~89, MSX, 1
instance = comp, \emsx|U01|u0|PC~90\, emsx|U01|u0|PC~90, MSX, 1
instance = comp, \emsx|U01|u0|PC~91\, emsx|U01|u0|PC~91, MSX, 1
instance = comp, \emsx|U01|u0|PC~92\, emsx|U01|u0|PC~92, MSX, 1
instance = comp, \emsx|U01|u0|PC~93\, emsx|U01|u0|PC~93, MSX, 1
instance = comp, \emsx|U01|u0|PC[13]\, emsx|U01|u0|PC[13], MSX, 1
instance = comp, \emsx|U01|u0|BusB~37\, emsx|U01|u0|BusB~37, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux10~5\, emsx|U01|u0|alu|Mux10~5, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux10~4\, emsx|U01|u0|alu|Mux10~4, MSX, 1
instance = comp, \emsx|U01|u0|alu|DAA_Q~9\, emsx|U01|u0|alu|DAA_Q~9, MSX, 1
instance = comp, \emsx|U01|u0|alu|DAA_Q[5]~13\, emsx|U01|u0|alu|DAA_Q[5]~13, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux33~2\, emsx|U01|u0|alu|Mux33~2, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~183\, emsx|U01|u0|alu|Q_t~183, MSX, 1
instance = comp, \emsx|U01|u0|F~101\, emsx|U01|u0|F~101, MSX, 1
instance = comp, \emsx|U01|u0|F~102\, emsx|U01|u0|F~102, MSX, 1
instance = comp, \emsx|U01|u0|F~103\, emsx|U01|u0|F~103, MSX, 1
instance = comp, \emsx|U01|u0|F~104\, emsx|U01|u0|F~104, MSX, 1
instance = comp, \emsx|U01|u0|F~105\, emsx|U01|u0|F~105, MSX, 1
instance = comp, \emsx|U01|u0|F~106\, emsx|U01|u0|F~106, MSX, 1
instance = comp, \emsx|U01|u0|F~108\, emsx|U01|u0|F~108, MSX, 1
instance = comp, \emsx|U01|u0|Fp[5]\, emsx|U01|u0|Fp[5], MSX, 1
instance = comp, \emsx|U01|u0|F~107\, emsx|U01|u0|F~107, MSX, 1
instance = comp, \emsx|U01|u0|F~109\, emsx|U01|u0|F~109, MSX, 1
instance = comp, \emsx|U01|u0|F~110\, emsx|U01|u0|F~110, MSX, 1
instance = comp, \emsx|U01|u0|F[5]\, emsx|U01|u0|F[5], MSX, 1
instance = comp, \emsx|U01|u0|BusB~38\, emsx|U01|u0|BusB~38, MSX, 1
instance = comp, \emsx|U01|u0|BusB~39\, emsx|U01|u0|BusB~39, MSX, 1
instance = comp, \emsx|U01|u0|BusB~40\, emsx|U01|u0|BusB~40, MSX, 1
instance = comp, \emsx|U01|u0|BusB~41\, emsx|U01|u0|BusB~41, MSX, 1
instance = comp, \emsx|U01|u0|BusB~42\, emsx|U01|u0|BusB~42, MSX, 1
instance = comp, \emsx|U01|u0|BusB[5]\, emsx|U01|u0|BusB[5], MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux33~3\, emsx|U01|u0|alu|Mux33~3, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~182\, emsx|U01|u0|alu|Q_t~182, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux33~0\, emsx|U01|u0|alu|Mux33~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux33~1\, emsx|U01|u0|alu|Mux33~1, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux33~4\, emsx|U01|u0|alu|Mux33~4, MSX, 1
instance = comp, \emsx|U01|u0|Save_Mux[5]~8\, emsx|U01|u0|Save_Mux[5]~8, MSX, 1
instance = comp, \emsx|U01|u0|Save_Mux[5]~9\, emsx|U01|u0|Save_Mux[5]~9, MSX, 1
instance = comp, \emsx|U01|u0|ACC~37\, emsx|U01|u0|ACC~37, MSX, 1
instance = comp, \emsx|U01|u0|Ap[5]~feeder\, emsx|U01|u0|Ap[5]~feeder, MSX, 1
instance = comp, \emsx|U01|u0|Ap[5]\, emsx|U01|u0|Ap[5], MSX, 1
instance = comp, \emsx|U01|u0|ACC~38\, emsx|U01|u0|ACC~38, MSX, 1
instance = comp, \emsx|U01|u0|ACC[5]\, emsx|U01|u0|ACC[5], MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[5]~6\, emsx|U01|u0|MULU_Prod32[5]~6, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[9]~feeder\, emsx|U01|u0|MULU_Prod32[9]~feeder, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[9]\, emsx|U01|u0|MULU_Prod32[9], MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[5]\, emsx|U01|u0|MULU_Prod32[5], MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[1]\, emsx|U01|u0|MULU_Prod32[1], MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_1~28\, emsx|U01|u0|Mult0|auto_generated|op_1~28, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_3~31\, emsx|U01|u0|Mult0|auto_generated|op_3~31, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_3~38\, emsx|U01|u0|Mult0|auto_generated|op_3~38, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32~31\, emsx|U01|u0|MULU_Prod32~31, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[29]\, emsx|U01|u0|MULU_Prod32[29], MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_3~37\, emsx|U01|u0|Mult0|auto_generated|op_3~37, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32~29\, emsx|U01|u0|MULU_Prod32~29, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[25]\, emsx|U01|u0|MULU_Prod32[25], MSX, 1
instance = comp, \emsx|U01|u0|Add18~19\, emsx|U01|u0|Add18~19, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32~21\, emsx|U01|u0|MULU_Prod32~21, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[21]\, emsx|U01|u0|MULU_Prod32[21], MSX, 1
instance = comp, \emsx|U01|u0|Add18~9\, emsx|U01|u0|Add18~9, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32~17\, emsx|U01|u0|MULU_Prod32~17, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[17]\, emsx|U01|u0|MULU_Prod32[17], MSX, 1
instance = comp, \emsx|U01|u0|RegDIL[1]~8\, emsx|U01|u0|RegDIL[1]~8, MSX, 1
instance = comp, \emsx|U01|u0|RegDIL[1]~9\, emsx|U01|u0|RegDIL[1]~9, MSX, 1
instance = comp, \emsx|U01|u0|RegDIL[1]~10\, emsx|U01|u0|RegDIL[1]~10, MSX, 1
instance = comp, \emsx|U01|u0|RegDIL[1]~11\, emsx|U01|u0|RegDIL[1]~11, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[7][1]\, emsx|U01|u0|Regs|RegsL[7][1], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux14~0\, emsx|U01|u0|Regs|Mux14~0, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux14~1\, emsx|U01|u0|Regs|Mux14~1, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux14~4\, emsx|U01|u0|Regs|Mux14~4, MSX, 1
instance = comp, \emsx|U01|u0|ID16[4]~10\, emsx|U01|u0|ID16[4]~10, MSX, 1
instance = comp, \emsx|U01|u0|RegDIL[4]~30\, emsx|U01|u0|RegDIL[4]~30, MSX, 1
instance = comp, \emsx|U01|u0|RegBusA_r[4]\, emsx|U01|u0|RegBusA_r[4], MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[8]~feeder\, emsx|U01|u0|MULU_Prod32[8]~feeder, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[8]\, emsx|U01|u0|MULU_Prod32[8], MSX, 1
instance = comp, \emsx|U01|u0|RegDIL[4]~28\, emsx|U01|u0|RegDIL[4]~28, MSX, 1
instance = comp, \emsx|U01|u0|RegDIL[4]~29\, emsx|U01|u0|RegDIL[4]~29, MSX, 1
instance = comp, \emsx|U01|u0|RegDIL[4]~31\, emsx|U01|u0|RegDIL[4]~31, MSX, 1
instance = comp, \emsx|U01|u0|SP~36\, emsx|U01|u0|SP~36, MSX, 1
instance = comp, \emsx|U01|u0|SP~37\, emsx|U01|u0|SP~37, MSX, 1
instance = comp, \emsx|U01|u0|SP~38\, emsx|U01|u0|SP~38, MSX, 1
instance = comp, \emsx|U01|u0|SP[7]\, emsx|U01|u0|SP[7], MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux305~0\, emsx|U01|u0|mcode|Mux305~0, MSX, 1
instance = comp, \emsx|U01|u0|Arith16_r\, emsx|U01|u0|Arith16_r, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux23~7\, emsx|U01|u0|alu|Mux23~7, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux23~3\, emsx|U01|u0|alu|Mux23~3, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux28~3\, emsx|U01|u0|alu|Mux28~3, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux23~4\, emsx|U01|u0|alu|Mux23~4, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux23~5\, emsx|U01|u0|alu|Mux23~5, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~202\, emsx|U01|u0|alu|Q_t~202, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux23~1\, emsx|U01|u0|alu|Mux23~1, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux23~0\, emsx|U01|u0|alu|Mux23~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux23~2\, emsx|U01|u0|alu|Mux23~2, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux23~6\, emsx|U01|u0|alu|Mux23~6, MSX, 1
instance = comp, \emsx|U01|u0|R[7]~14\, emsx|U01|u0|R[7]~14, MSX, 1
instance = comp, \emsx|U01|u0|R[7]\, emsx|U01|u0|R[7], MSX, 1
instance = comp, \emsx|U01|u0|Mux40~0\, emsx|U01|u0|Mux40~0, MSX, 1
instance = comp, \emsx|U01|u0|Fp[7]\, emsx|U01|u0|Fp[7], MSX, 1
instance = comp, \emsx|U01|u0|F~47\, emsx|U01|u0|F~47, MSX, 1
instance = comp, \emsx|U01|u0|F~48\, emsx|U01|u0|F~48, MSX, 1
instance = comp, \emsx|U01|u0|F~49\, emsx|U01|u0|F~49, MSX, 1
instance = comp, \emsx|U01|u0|F~50\, emsx|U01|u0|F~50, MSX, 1
instance = comp, \emsx|U01|u0|F~51\, emsx|U01|u0|F~51, MSX, 1
instance = comp, \emsx|U01|u0|F[7]\, emsx|U01|u0|F[7], MSX, 1
instance = comp, \emsx|U01|u0|BusB~14\, emsx|U01|u0|BusB~14, MSX, 1
instance = comp, \emsx|U01|u0|BusB~15\, emsx|U01|u0|BusB~15, MSX, 1
instance = comp, \emsx|U01|u0|BusB~16\, emsx|U01|u0|BusB~16, MSX, 1
instance = comp, \emsx|U01|u0|BusB~13\, emsx|U01|u0|BusB~13, MSX, 1
instance = comp, \emsx|U01|u0|BusB~17\, emsx|U01|u0|BusB~17, MSX, 1
instance = comp, \emsx|U01|u0|BusB~18\, emsx|U01|u0|BusB~18, MSX, 1
instance = comp, \emsx|U01|u0|BusB[7]\, emsx|U01|u0|BusB[7], MSX, 1
instance = comp, \emsx|U01|u0|Save_Mux[7]~13\, emsx|U01|u0|Save_Mux[7]~13, MSX, 1
instance = comp, \emsx|U01|u0|ACC~14\, emsx|U01|u0|ACC~14, MSX, 1
instance = comp, \emsx|U01|u0|ACC~15\, emsx|U01|u0|ACC~15, MSX, 1
instance = comp, \emsx|U01|u0|ACC[7]\, emsx|U01|u0|ACC[7], MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[7]~4\, emsx|U01|u0|MULU_Prod32[7]~4, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[11]~feeder\, emsx|U01|u0|MULU_Prod32[11]~feeder, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[11]\, emsx|U01|u0|MULU_Prod32[11], MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[7]\, emsx|U01|u0|MULU_Prod32[7], MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[3]\, emsx|U01|u0|MULU_Prod32[3], MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~10\, emsx|U01|u0|Mult0|auto_generated|_~10, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_1~5\, emsx|U01|u0|Mult0|auto_generated|op_1~5, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_3~12\, emsx|U01|u0|Mult0|auto_generated|op_3~12, MSX, 1
instance = comp, \emsx|U01|u0|Add18~18\, emsx|U01|u0|Add18~18, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32~20\, emsx|U01|u0|MULU_Prod32~20, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[23]\, emsx|U01|u0|MULU_Prod32[23], MSX, 1
instance = comp, \emsx|U01|u0|Add18~12\, emsx|U01|u0|Add18~12, MSX, 1
instance = comp, \emsx|U01|u0|Add18~14\, emsx|U01|u0|Add18~14, MSX, 1
instance = comp, \emsx|U01|u0|Add18~20\, emsx|U01|u0|Add18~20, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32~22\, emsx|U01|u0|MULU_Prod32~22, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[20]\, emsx|U01|u0|MULU_Prod32[20], MSX, 1
instance = comp, \emsx|U01|u0|Add18~7\, emsx|U01|u0|Add18~7, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32~16\, emsx|U01|u0|MULU_Prod32~16, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[16]\, emsx|U01|u0|MULU_Prod32[16], MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[4]~7\, emsx|U01|u0|MULU_Prod32[4]~7, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[4]\, emsx|U01|u0|MULU_Prod32[4], MSX, 1
instance = comp, \emsx|U01|u0|RegDIL[0]~1\, emsx|U01|u0|RegDIL[0]~1, MSX, 1
instance = comp, \emsx|U01|u0|RegDIL[0]~2\, emsx|U01|u0|RegDIL[0]~2, MSX, 1
instance = comp, \emsx|U01|u0|RegBusA_r[0]~feeder\, emsx|U01|u0|RegBusA_r[0]~feeder, MSX, 1
instance = comp, \emsx|U01|u0|RegBusA_r[0]\, emsx|U01|u0|RegBusA_r[0], MSX, 1
instance = comp, \emsx|U01|u0|RegDIL[0]~6\, emsx|U01|u0|RegDIL[0]~6, MSX, 1
instance = comp, \emsx|U01|u0|RegDIL[0]~7\, emsx|U01|u0|RegDIL[0]~7, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[6][0]\, emsx|U01|u0|Regs|RegsL[6][0], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux15~0\, emsx|U01|u0|Regs|Mux15~0, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux15~1\, emsx|U01|u0|Regs|Mux15~1, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux15~4\, emsx|U01|u0|Regs|Mux15~4, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[0]~11\, emsx|U01|u0|MULU_Prod32[0]~11, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[0]\, emsx|U01|u0|MULU_Prod32[0], MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|_~12\, emsx|U01|u0|Mult0|auto_generated|_~12, MSX, 1
instance = comp, \emsx|U01|u0|Mult0|auto_generated|op_3~13\, emsx|U01|u0|Mult0|auto_generated|op_3~13, MSX, 1
instance = comp, \emsx|U01|u0|Add18~13\, emsx|U01|u0|Add18~13, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32~19\, emsx|U01|u0|MULU_Prod32~19, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[19]\, emsx|U01|u0|MULU_Prod32[19], MSX, 1
instance = comp, \emsx|U01|u0|RegDIL[3]~16\, emsx|U01|u0|RegDIL[3]~16, MSX, 1
instance = comp, \emsx|U01|u0|RegDIL[3]~17\, emsx|U01|u0|RegDIL[3]~17, MSX, 1
instance = comp, \emsx|U01|u0|RegDIL[3]~18\, emsx|U01|u0|RegDIL[3]~18, MSX, 1
instance = comp, \emsx|U01|u0|RegBusA_r[3]\, emsx|U01|u0|RegBusA_r[3], MSX, 1
instance = comp, \emsx|U01|u0|RegDIL[3]~19\, emsx|U01|u0|RegDIL[3]~19, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[4][3]\, emsx|U01|u0|Regs|RegsL[4][3], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux12~0\, emsx|U01|u0|Regs|Mux12~0, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux12~1\, emsx|U01|u0|Regs|Mux12~1, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux12~4\, emsx|U01|u0|Regs|Mux12~4, MSX, 1
instance = comp, \emsx|U01|u0|Add19~2\, emsx|U01|u0|Add19~2, MSX, 1
instance = comp, \emsx|U01|u0|ID16[5]~11\, emsx|U01|u0|ID16[5]~11, MSX, 1
instance = comp, \emsx|U01|u0|RegDIL[5]~24\, emsx|U01|u0|RegDIL[5]~24, MSX, 1
instance = comp, \emsx|U01|u0|RegDIL[5]~25\, emsx|U01|u0|RegDIL[5]~25, MSX, 1
instance = comp, \emsx|U01|u0|RegDIL[5]~26\, emsx|U01|u0|RegDIL[5]~26, MSX, 1
instance = comp, \emsx|U01|u0|RegDIL[5]~27\, emsx|U01|u0|RegDIL[5]~27, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[2][5]\, emsx|U01|u0|Regs|RegsL[2][5], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux10~2\, emsx|U01|u0|Regs|Mux10~2, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux10~3\, emsx|U01|u0|Regs|Mux10~3, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux10~0\, emsx|U01|u0|Regs|Mux10~0, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux10~1\, emsx|U01|u0|Regs|Mux10~1, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux10~4\, emsx|U01|u0|Regs|Mux10~4, MSX, 1
instance = comp, \emsx|U01|u0|ID16[6]~5\, emsx|U01|u0|ID16[6]~5, MSX, 1
instance = comp, \emsx|U01|u0|ID16[6]~34\, emsx|U01|u0|ID16[6]~34, MSX, 1
instance = comp, \emsx|U01|u0|WZ~87\, emsx|U01|u0|WZ~87, MSX, 1
instance = comp, \emsx|U01|u0|Add7~8\, emsx|U01|u0|Add7~8, MSX, 1
instance = comp, \emsx|U01|u0|WZ~86\, emsx|U01|u0|WZ~86, MSX, 1
instance = comp, \emsx|U01|u0|WZ~88\, emsx|U01|u0|WZ~88, MSX, 1
instance = comp, \emsx|U01|u0|Add13~8\, emsx|U01|u0|Add13~8, MSX, 1
instance = comp, \emsx|U01|u0|WZ~89\, emsx|U01|u0|WZ~89, MSX, 1
instance = comp, \emsx|U01|u0|WZ~90\, emsx|U01|u0|WZ~90, MSX, 1
instance = comp, \emsx|U01|u0|Add12~12\, emsx|U01|u0|Add12~12, MSX, 1
instance = comp, \emsx|U01|u0|WZ~91\, emsx|U01|u0|WZ~91, MSX, 1
instance = comp, \emsx|U01|u0|WZ~92\, emsx|U01|u0|WZ~92, MSX, 1
instance = comp, \emsx|U01|u0|WZ[6]\, emsx|U01|u0|WZ[6], MSX, 1
instance = comp, \emsx|U01|u0|RegDIL[6]~34\, emsx|U01|u0|RegDIL[6]~34, MSX, 1
instance = comp, \emsx|U01|u0|RegBusA_r[6]\, emsx|U01|u0|RegBusA_r[6], MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[10]~feeder\, emsx|U01|u0|MULU_Prod32[10]~feeder, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[10]\, emsx|U01|u0|MULU_Prod32[10], MSX, 1
instance = comp, \emsx|U01|u0|RegDIL[6]~32\, emsx|U01|u0|RegDIL[6]~32, MSX, 1
instance = comp, \emsx|U01|u0|RegDIL[6]~33\, emsx|U01|u0|RegDIL[6]~33, MSX, 1
instance = comp, \emsx|U01|u0|RegDIL[6]~35\, emsx|U01|u0|RegDIL[6]~35, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[4][6]\, emsx|U01|u0|Regs|RegsL[4][6], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux9~0\, emsx|U01|u0|Regs|Mux9~0, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux9~1\, emsx|U01|u0|Regs|Mux9~1, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux9~2\, emsx|U01|u0|Regs|Mux9~2, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux9~3\, emsx|U01|u0|Regs|Mux9~3, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux9~4\, emsx|U01|u0|Regs|Mux9~4, MSX, 1
instance = comp, \emsx|U01|u0|Add20~3\, emsx|U01|u0|Add20~3, MSX, 1
instance = comp, \emsx|U01|u0|ID16[7]~12\, emsx|U01|u0|ID16[7]~12, MSX, 1
instance = comp, \emsx|U01|u0|RegDIL[7]~20\, emsx|U01|u0|RegDIL[7]~20, MSX, 1
instance = comp, \emsx|U01|u0|RegDIL[7]~21\, emsx|U01|u0|RegDIL[7]~21, MSX, 1
instance = comp, \emsx|U01|u0|RegDIL[7]~22\, emsx|U01|u0|RegDIL[7]~22, MSX, 1
instance = comp, \emsx|U01|u0|RegDIL[7]~23\, emsx|U01|u0|RegDIL[7]~23, MSX, 1
instance = comp, \emsx|U01|u0|SP~42\, emsx|U01|u0|SP~42, MSX, 1
instance = comp, \emsx|U01|u0|SP~43\, emsx|U01|u0|SP~43, MSX, 1
instance = comp, \emsx|U01|u0|SP~44\, emsx|U01|u0|SP~44, MSX, 1
instance = comp, \emsx|U01|u0|SP[4]\, emsx|U01|u0|SP[4], MSX, 1
instance = comp, \emsx|U01|u0|BusB~49\, emsx|U01|u0|BusB~49, MSX, 1
instance = comp, \emsx|U01|u0|BusB~50\, emsx|U01|u0|BusB~50, MSX, 1
instance = comp, \emsx|U01|u0|BusB~51\, emsx|U01|u0|BusB~51, MSX, 1
instance = comp, \emsx|U01|u0|BusB~52\, emsx|U01|u0|BusB~52, MSX, 1
instance = comp, \emsx|U01|u0|BusB~53\, emsx|U01|u0|BusB~53, MSX, 1
instance = comp, \emsx|U01|u0|BusB~54\, emsx|U01|u0|BusB~54, MSX, 1
instance = comp, \emsx|U01|u0|BusB[4]\, emsx|U01|u0|BusB[4], MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~184\, emsx|U01|u0|alu|Q_t~184, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~185\, emsx|U01|u0|alu|Q_t~185, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux34~0\, emsx|U01|u0|alu|Mux34~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux7~6\, emsx|U01|u0|alu|Mux7~6, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux34~1\, emsx|U01|u0|alu|Mux34~1, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux11~7\, emsx|U01|u0|alu|Mux11~7, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux11~6\, emsx|U01|u0|alu|Mux11~6, MSX, 1
instance = comp, \emsx|U01|u0|alu|DAA_Q[4]~14\, emsx|U01|u0|alu|DAA_Q[4]~14, MSX, 1
instance = comp, \emsx|U01|u0|alu|DAA_Q[4]~15\, emsx|U01|u0|alu|DAA_Q[4]~15, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux34~2\, emsx|U01|u0|alu|Mux34~2, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux34~3\, emsx|U01|u0|alu|Mux34~3, MSX, 1
instance = comp, \emsx|U01|u0|Save_Mux[4]~10\, emsx|U01|u0|Save_Mux[4]~10, MSX, 1
instance = comp, \emsx|U01|u0|Save_Mux[4]~11\, emsx|U01|u0|Save_Mux[4]~11, MSX, 1
instance = comp, \emsx|U01|u0|ACC~23\, emsx|U01|u0|ACC~23, MSX, 1
instance = comp, \emsx|U01|u0|ACC~24\, emsx|U01|u0|ACC~24, MSX, 1
instance = comp, \emsx|U01|u0|ACC~25\, emsx|U01|u0|ACC~25, MSX, 1
instance = comp, \emsx|U01|u0|ACC[4]\, emsx|U01|u0|ACC[4], MSX, 1
instance = comp, \emsx|U01|u0|R~16\, emsx|U01|u0|R~16, MSX, 1
instance = comp, \emsx|U01|u0|R[4]\, emsx|U01|u0|R[4], MSX, 1
instance = comp, \emsx|U01|u0|Add2~4\, emsx|U01|u0|Add2~4, MSX, 1
instance = comp, \emsx|U01|u0|R~17\, emsx|U01|u0|R~17, MSX, 1
instance = comp, \emsx|U01|u0|R[6]\, emsx|U01|u0|R[6], MSX, 1
instance = comp, \emsx|U01|u0|ACC~20\, emsx|U01|u0|ACC~20, MSX, 1
instance = comp, \emsx|U01|u0|ACC~21\, emsx|U01|u0|ACC~21, MSX, 1
instance = comp, \emsx|U01|u0|ACC~22\, emsx|U01|u0|ACC~22, MSX, 1
instance = comp, \emsx|U01|u0|ACC[6]\, emsx|U01|u0|ACC[6], MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[6]~5\, emsx|U01|u0|MULU_Prod32[6]~5, MSX, 1
instance = comp, \emsx|U01|u0|MULU_Prod32[6]\, emsx|U01|u0|MULU_Prod32[6], MSX, 1
instance = comp, \emsx|U01|u0|RegDIL[2]~13\, emsx|U01|u0|RegDIL[2]~13, MSX, 1
instance = comp, \emsx|U01|u0|RegBusA_r[2]~feeder\, emsx|U01|u0|RegBusA_r[2]~feeder, MSX, 1
instance = comp, \emsx|U01|u0|RegBusA_r[2]\, emsx|U01|u0|RegBusA_r[2], MSX, 1
instance = comp, \emsx|U01|u0|RegDIL[2]~14\, emsx|U01|u0|RegDIL[2]~14, MSX, 1
instance = comp, \emsx|U01|u0|RegDIL[2]~15\, emsx|U01|u0|RegDIL[2]~15, MSX, 1
instance = comp, \emsx|U01|u0|Regs|RegsL[2][2]\, emsx|U01|u0|Regs|RegsL[2][2], MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux13~2\, emsx|U01|u0|Regs|Mux13~2, MSX, 1
instance = comp, \emsx|U01|u0|Regs|Mux13~3\, emsx|U01|u0|Regs|Mux13~3, MSX, 1
instance = comp, \emsx|U01|u0|Add19~1\, emsx|U01|u0|Add19~1, MSX, 1
instance = comp, \emsx|U01|u0|Add19~3\, emsx|U01|u0|Add19~3, MSX, 1
instance = comp, \emsx|U01|u0|ID16[10]~19\, emsx|U01|u0|ID16[10]~19, MSX, 1
instance = comp, \emsx|U01|u0|ID16[10]~18\, emsx|U01|u0|ID16[10]~18, MSX, 1
instance = comp, \emsx|U01|u0|ID16[10]~20\, emsx|U01|u0|ID16[10]~20, MSX, 1
instance = comp, \emsx|U01|u0|Add13~18\, emsx|U01|u0|Add13~18, MSX, 1
instance = comp, \emsx|U01|u0|WZ~132\, emsx|U01|u0|WZ~132, MSX, 1
instance = comp, \emsx|U01|u0|Add12~22\, emsx|U01|u0|Add12~22, MSX, 1
instance = comp, \emsx|U01|u0|Add9~22\, emsx|U01|u0|Add9~22, MSX, 1
instance = comp, \emsx|U01|u0|WZ~133\, emsx|U01|u0|WZ~133, MSX, 1
instance = comp, \emsx|U01|u0|Add4~8\, emsx|U01|u0|Add4~8, MSX, 1
instance = comp, \emsx|U01|u0|WZ~134\, emsx|U01|u0|WZ~134, MSX, 1
instance = comp, \emsx|U01|u0|WZ~135\, emsx|U01|u0|WZ~135, MSX, 1
instance = comp, \emsx|U01|u0|WZ~136\, emsx|U01|u0|WZ~136, MSX, 1
instance = comp, \emsx|U01|u0|WZ[10]\, emsx|U01|u0|WZ[10], MSX, 1
instance = comp, \emsx|U01|u0|PC~76\, emsx|U01|u0|PC~76, MSX, 1
instance = comp, \emsx|U01|u0|PC~77\, emsx|U01|u0|PC~77, MSX, 1
instance = comp, \emsx|U01|u0|Add10~13\, emsx|U01|u0|Add10~13, MSX, 1
instance = comp, \emsx|U01|u0|PC~78\, emsx|U01|u0|PC~78, MSX, 1
instance = comp, \emsx|U01|u0|Add11~13\, emsx|U01|u0|Add11~13, MSX, 1
instance = comp, \emsx|U01|u0|PC~79\, emsx|U01|u0|PC~79, MSX, 1
instance = comp, \emsx|U01|u0|PC[10]\, emsx|U01|u0|PC[10], MSX, 1
instance = comp, \emsx|U01|u0|BusB~19\, emsx|U01|u0|BusB~19, MSX, 1
instance = comp, \emsx|U01|u0|BusB~20\, emsx|U01|u0|BusB~20, MSX, 1
instance = comp, \emsx|U01|u0|BusB~21\, emsx|U01|u0|BusB~21, MSX, 1
instance = comp, \emsx|U01|u0|BusB~22\, emsx|U01|u0|BusB~22, MSX, 1
instance = comp, \emsx|U01|u0|BusB~23\, emsx|U01|u0|BusB~23, MSX, 1
instance = comp, \emsx|U01|u0|BusB~24\, emsx|U01|u0|BusB~24, MSX, 1
instance = comp, \emsx|U01|u0|BusB[2]\, emsx|U01|u0|BusB[2], MSX, 1
instance = comp, \emsx|U01|u0|Save_Mux[2]~4\, emsx|U01|u0|Save_Mux[2]~4, MSX, 1
instance = comp, \emsx|U01|u0|Save_Mux[2]~5\, emsx|U01|u0|Save_Mux[2]~5, MSX, 1
instance = comp, \emsx|U01|u0|F~43\, emsx|U01|u0|F~43, MSX, 1
instance = comp, \emsx|U01|u0|F~44\, emsx|U01|u0|F~44, MSX, 1
instance = comp, \emsx|U01|u0|IntE_FF2~0\, emsx|U01|u0|IntE_FF2~0, MSX, 1
instance = comp, \emsx|U01|u0|IntE_FF1~4\, emsx|U01|u0|IntE_FF1~4, MSX, 1
instance = comp, \emsx|iSltDat[3]~0\, emsx|iSltDat[3]~0, MSX, 1
instance = comp, \emsx|iSltDat[3]\, emsx|iSltDat[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPP1DATA[3]~13\, emsx|U20|U_VDP_REGISTER|VDPP1DATA[3]~13, MSX, 1
instance = comp, \emsx|U01|process_3~0\, emsx|U01|process_3~0, MSX, 1
instance = comp, \emsx|U01|MReq_Inhibit~feeder\, emsx|U01|MReq_Inhibit~feeder, MSX, 1
instance = comp, \emsx|U01|MReq_Inhibit\, emsx|U01|MReq_Inhibit, MSX, 1
instance = comp, \emsx|U01|Req_Inhibit~feeder\, emsx|U01|Req_Inhibit~feeder, MSX, 1
instance = comp, \emsx|U01|Req_Inhibit\, emsx|U01|Req_Inhibit, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux304~2\, emsx|U01|u0|mcode|Mux304~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux304~3\, emsx|U01|u0|mcode|Mux304~3, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~167\, emsx|U01|u0|alu|Q_t~167, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~165\, emsx|U01|u0|alu|Q_t~165, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux237~0\, emsx|U01|u0|mcode|Mux237~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~164\, emsx|U01|u0|alu|Q_t~164, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~169\, emsx|U01|u0|alu|Q_t~169, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~170\, emsx|U01|u0|alu|Q_t~170, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux237~1\, emsx|U01|u0|mcode|Mux237~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux304~4\, emsx|U01|u0|mcode|Mux304~4, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux304~0\, emsx|U01|u0|mcode|Mux304~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux304~1\, emsx|U01|u0|mcode|Mux304~1, MSX, 1
instance = comp, \emsx|U01|process_5~0\, emsx|U01|process_5~0, MSX, 1
instance = comp, \emsx|U01|MREQ~2\, emsx|U01|MREQ~2, MSX, 1
instance = comp, \emsx|U01|MREQ~0\, emsx|U01|MREQ~0, MSX, 1
instance = comp, \emsx|U01|MREQ~1\, emsx|U01|MREQ~1, MSX, 1
instance = comp, \emsx|U01|MREQ~3\, emsx|U01|MREQ~3, MSX, 1
instance = comp, \emsx|U01|MREQ\, emsx|U01|MREQ, MSX, 1
instance = comp, \emsx|U01|MREQ_rw~0\, emsx|U01|MREQ_rw~0, MSX, 1
instance = comp, \emsx|iSltMerq_n\, emsx|iSltMerq_n, MSX, 1
instance = comp, \emsx|U01|WR_t2~0\, emsx|U01|WR_t2~0, MSX, 1
instance = comp, \emsx|U01|WR_t2~1\, emsx|U01|WR_t2~1, MSX, 1
instance = comp, \emsx|U01|WR_t2\, emsx|U01|WR_t2, MSX, 1
instance = comp, \emsx|U01|WR_n_i~1\, emsx|U01|WR_n_i~1, MSX, 1
instance = comp, \emsx|xSltWr_n\, emsx|xSltWr_n, MSX, 1
instance = comp, \emsx|U01|RD~1\, emsx|U01|RD~1, MSX, 1
instance = comp, \emsx|U01|RD~0\, emsx|U01|RD~0, MSX, 1
instance = comp, \emsx|U01|RD~2\, emsx|U01|RD~2, MSX, 1
instance = comp, \emsx|U01|RD\, emsx|U01|RD, MSX, 1
instance = comp, \emsx|U01|RD_n_i~0\, emsx|U01|RD_n_i~0, MSX, 1
instance = comp, \emsx|xSltRd_n\, emsx|xSltRd_n, MSX, 1
instance = comp, \emsx|req~0\, emsx|req~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT[0]~9\, emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT[0]~9, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT[0]\, emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT[0], MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT[1]~4\, emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT[1]~4, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT[1]\, emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT[1], MSX, 1
instance = comp, \emsx|U20|U_SSG|Equal11~0\, emsx|U20|U_SSG|Equal11~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT[2]~10\, emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT[2]~10, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT[2]~feeder\, emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT[2]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT[2]\, emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT[2], MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT~3\, emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT~3, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT[3]\, emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT[3], MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|Add0~3\, emsx|U20|U_SSG|U_HVCOUNTER|Add0~3, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT~7\, emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT~7, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT[4]\, emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT[4], MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT[5]~8\, emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT[5]~8, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT[5]\, emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT[5], MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|Add0~0\, emsx|U20|U_SSG|U_HVCOUNTER|Add0~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT~2\, emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT~2, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT[6]\, emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT[6], MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT[7]~1\, emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT[7]~1, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT[7]\, emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT[7], MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|Add0~1\, emsx|U20|U_SSG|U_HVCOUNTER|Add0~1, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT~6\, emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT~6, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT[8]\, emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT[8], MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT[9]~0\, emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT[9]~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT[9]\, emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT[9], MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Equal16~0\, emsx|U20|U_VDP_VGA|Equal16~0, MSX, 1
instance = comp, \emsx|U20|Equal2~0\, emsx|U20|Equal2~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|Add0~2\, emsx|U20|U_SSG|U_HVCOUNTER|Add0~2, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT~5\, emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT~5, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT[10]\, emsx|U20|U_SSG|U_HVCOUNTER|FF_H_CNT[10], MSX, 1
instance = comp, \emsx|U20|Equal2~1\, emsx|U20|Equal2~1, MSX, 1
instance = comp, \emsx|U20|U_SSG|Equal0~0\, emsx|U20|U_SSG|Equal0~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_DOTSTATE~0\, emsx|U20|U_SSG|FF_DOTSTATE~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_DOTSTATE[0]\, emsx|U20|U_SSG|FF_DOTSTATE[0], MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_VIDEO_DL_CLK~0\, emsx|U20|U_SSG|FF_VIDEO_DL_CLK~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_DOTSTATE[1]~2\, emsx|U20|U_SSG|FF_DOTSTATE[1]~2, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_DOTSTATE[1]\, emsx|U20|U_SSG|FF_DOTSTATE[1], MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_VIDEO_DH_CLK~0\, emsx|U20|U_SSG|FF_VIDEO_DH_CLK~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_VIDEO_DH_CLK\, emsx|U20|U_SSG|FF_VIDEO_DH_CLK, MSX, 1
instance = comp, \emsx|req~1\, emsx|req~1, MSX, 1
instance = comp, \emsx|U01|u0|A[15]~61\, emsx|U01|u0|A[15]~61, MSX, 1
instance = comp, \emsx|U01|u0|A[15]~60\, emsx|U01|u0|A[15]~60, MSX, 1
instance = comp, \emsx|U01|u0|A[6]~3\, emsx|U01|u0|A[6]~3, MSX, 1
instance = comp, \emsx|U01|u0|A[15]~6\, emsx|U01|u0|A[15]~6, MSX, 1
instance = comp, \emsx|U01|u0|A[15]~62\, emsx|U01|u0|A[15]~62, MSX, 1
instance = comp, \emsx|U01|u0|A[15]~59\, emsx|U01|u0|A[15]~59, MSX, 1
instance = comp, \emsx|U01|u0|A[15]~63\, emsx|U01|u0|A[15]~63, MSX, 1
instance = comp, \emsx|U01|u0|A[15]~64\, emsx|U01|u0|A[15]~64, MSX, 1
instance = comp, \emsx|U01|u0|A[15]~65\, emsx|U01|u0|A[15]~65, MSX, 1
instance = comp, \emsx|U01|u0|A[15]~66\, emsx|U01|u0|A[15]~66, MSX, 1
instance = comp, \emsx|U01|u0|A[6]~4\, emsx|U01|u0|A[6]~4, MSX, 1
instance = comp, \emsx|U01|u0|A[15]~69\, emsx|U01|u0|A[15]~69, MSX, 1
instance = comp, \emsx|U01|u0|A[15]~7\, emsx|U01|u0|A[15]~7, MSX, 1
instance = comp, \emsx|U01|u0|A[15]~67\, emsx|U01|u0|A[15]~67, MSX, 1
instance = comp, \emsx|U01|u0|A[15]~68\, emsx|U01|u0|A[15]~68, MSX, 1
instance = comp, \emsx|U01|u0|A[6]~9\, emsx|U01|u0|A[6]~9, MSX, 1
instance = comp, \emsx|U01|u0|A[6]~10\, emsx|U01|u0|A[6]~10, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux303~2\, emsx|U01|u0|mcode|Mux303~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux303~3\, emsx|U01|u0|mcode|Mux303~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux303~4\, emsx|U01|u0|mcode|Mux303~4, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux303~0\, emsx|U01|u0|mcode|Mux303~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux303~1\, emsx|U01|u0|mcode|Mux303~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux303~5\, emsx|U01|u0|mcode|Mux303~5, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~65\, emsx|U01|u0|alu|Q_t~65, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~64\, emsx|U01|u0|alu|Q_t~64, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~68\, emsx|U01|u0|alu|Q_t~68, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~67\, emsx|U01|u0|alu|Q_t~67, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux109~0\, emsx|U01|u0|mcode|Mux109~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~66\, emsx|U01|u0|alu|Q_t~66, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux109~1\, emsx|U01|u0|mcode|Mux109~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux303~6\, emsx|U01|u0|mcode|Mux303~6, MSX, 1
instance = comp, \emsx|U01|u0|Equal32~0\, emsx|U01|u0|Equal32~0, MSX, 1
instance = comp, \emsx|U01|u0|process_2~4\, emsx|U01|u0|process_2~4, MSX, 1
instance = comp, \emsx|U01|u0|process_2~5\, emsx|U01|u0|process_2~5, MSX, 1
instance = comp, \emsx|U01|u0|Equal32~1\, emsx|U01|u0|Equal32~1, MSX, 1
instance = comp, \emsx|U01|u0|Equal32~3\, emsx|U01|u0|Equal32~3, MSX, 1
instance = comp, \emsx|U01|u0|Equal32~4\, emsx|U01|u0|Equal32~4, MSX, 1
instance = comp, \emsx|U01|u0|ID16[7]~22\, emsx|U01|u0|ID16[7]~22, MSX, 1
instance = comp, \emsx|U01|u0|Equal32~2\, emsx|U01|u0|Equal32~2, MSX, 1
instance = comp, \emsx|U01|u0|Equal32~5\, emsx|U01|u0|Equal32~5, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux9~5\, emsx|U01|u0|alu|Mux9~5, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux9~4\, emsx|U01|u0|alu|Mux9~4, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux24~18\, emsx|U01|u0|alu|Mux24~18, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux24~19\, emsx|U01|u0|alu|Mux24~19, MSX, 1
instance = comp, \emsx|U01|u0|process_0~20\, emsx|U01|u0|process_0~20, MSX, 1
instance = comp, \emsx|U01|u0|Z16_r\, emsx|U01|u0|Z16_r, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux24~17\, emsx|U01|u0|alu|Mux24~17, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux24~20\, emsx|U01|u0|alu|Mux24~20, MSX, 1
instance = comp, \emsx|U01|u0|alu|DAA_Q[6]~21\, emsx|U01|u0|alu|DAA_Q[6]~21, MSX, 1
instance = comp, \emsx|U01|u0|alu|DAA_Q[6]~22\, emsx|U01|u0|alu|DAA_Q[6]~22, MSX, 1
instance = comp, \emsx|U01|u0|alu|DAA_Q[6]~23\, emsx|U01|u0|alu|DAA_Q[6]~23, MSX, 1
instance = comp, \emsx|U01|u0|alu|DAA_Q[6]~24\, emsx|U01|u0|alu|DAA_Q[6]~24, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux24~1\, emsx|U01|u0|alu|Mux24~1, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux24~0\, emsx|U01|u0|alu|Mux24~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux24~2\, emsx|U01|u0|alu|Mux24~2, MSX, 1
instance = comp, \emsx|U01|u0|alu|Equal3~1\, emsx|U01|u0|alu|Equal3~1, MSX, 1
instance = comp, \emsx|U01|u0|alu|Equal3~2\, emsx|U01|u0|alu|Equal3~2, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux24~3\, emsx|U01|u0|alu|Mux24~3, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux24~6\, emsx|U01|u0|alu|Mux24~6, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux24~4\, emsx|U01|u0|alu|Mux24~4, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux24~5\, emsx|U01|u0|alu|Mux24~5, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux24~7\, emsx|U01|u0|alu|Mux24~7, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux24~8\, emsx|U01|u0|alu|Mux24~8, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~188\, emsx|U01|u0|alu|Q_t~188, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux24~9\, emsx|U01|u0|alu|Mux24~9, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux24~10\, emsx|U01|u0|alu|Mux24~10, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux24~11\, emsx|U01|u0|alu|Mux24~11, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux24~12\, emsx|U01|u0|alu|Mux24~12, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux24~13\, emsx|U01|u0|alu|Mux24~13, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux24~14\, emsx|U01|u0|alu|Mux24~14, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux24~15\, emsx|U01|u0|alu|Mux24~15, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux24~16\, emsx|U01|u0|alu|Mux24~16, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux24~21\, emsx|U01|u0|alu|Mux24~21, MSX, 1
instance = comp, \emsx|U01|u0|IncDecZ~0\, emsx|U01|u0|IncDecZ~0, MSX, 1
instance = comp, \emsx|U01|u0|IncDecZ~1\, emsx|U01|u0|IncDecZ~1, MSX, 1
instance = comp, \emsx|U01|u0|IncDecZ\, emsx|U01|u0|IncDecZ, MSX, 1
instance = comp, \emsx|U01|u0|process_0~7\, emsx|U01|u0|process_0~7, MSX, 1
instance = comp, \emsx|U01|u0|process_0~8\, emsx|U01|u0|process_0~8, MSX, 1
instance = comp, \emsx|U01|u0|A[6]~11\, emsx|U01|u0|A[6]~11, MSX, 1
instance = comp, \emsx|U01|u0|A[6]~12\, emsx|U01|u0|A[6]~12, MSX, 1
instance = comp, \emsx|U01|u0|Add7~9\, emsx|U01|u0|Add7~9, MSX, 1
instance = comp, \emsx|U01|u0|Add6~0\, emsx|U01|u0|Add6~0, MSX, 1
instance = comp, \emsx|U01|u0|Add6~1\, emsx|U01|u0|Add6~1, MSX, 1
instance = comp, \emsx|U01|u0|Add6~3\, emsx|U01|u0|Add6~3, MSX, 1
instance = comp, \emsx|U01|u0|A~76\, emsx|U01|u0|A~76, MSX, 1
instance = comp, \emsx|U01|u0|A~77\, emsx|U01|u0|A~77, MSX, 1
instance = comp, \emsx|U01|u0|A~78\, emsx|U01|u0|A~78, MSX, 1
instance = comp, \emsx|U01|u0|A~79\, emsx|U01|u0|A~79, MSX, 1
instance = comp, \emsx|U01|u0|A~80\, emsx|U01|u0|A~80, MSX, 1
instance = comp, \emsx|U01|u0|A~81\, emsx|U01|u0|A~81, MSX, 1
instance = comp, \emsx|U01|u0|A[14]\, emsx|U01|u0|A[14], MSX, 1
instance = comp, \emsx|iSltAdr[14]~9\, emsx|iSltAdr[14]~9, MSX, 1
instance = comp, \emsx|iSltAdr[14]\, emsx|iSltAdr[14], MSX, 1
instance = comp, \emsx|U01|u0|A~112\, emsx|U01|u0|A~112, MSX, 1
instance = comp, \emsx|U01|u0|Add6~10\, emsx|U01|u0|Add6~10, MSX, 1
instance = comp, \emsx|U01|u0|A~113\, emsx|U01|u0|A~113, MSX, 1
instance = comp, \emsx|U01|u0|A~114\, emsx|U01|u0|A~114, MSX, 1
instance = comp, \emsx|U01|u0|A~115\, emsx|U01|u0|A~115, MSX, 1
instance = comp, \emsx|U01|u0|A~116\, emsx|U01|u0|A~116, MSX, 1
instance = comp, \emsx|U01|u0|A~117\, emsx|U01|u0|A~117, MSX, 1
instance = comp, \emsx|U01|u0|A[13]\, emsx|U01|u0|A[13], MSX, 1
instance = comp, \emsx|iSltAdr[13]~15\, emsx|iSltAdr[13]~15, MSX, 1
instance = comp, \emsx|iSltAdr[13]\, emsx|iSltAdr[13], MSX, 1
instance = comp, \emsx|Equal52~4\, emsx|Equal52~4, MSX, 1
instance = comp, \emsx|U01|u0|Add6~4\, emsx|U01|u0|Add6~4, MSX, 1
instance = comp, \emsx|U01|u0|A~82\, emsx|U01|u0|A~82, MSX, 1
instance = comp, \emsx|U01|u0|A~83\, emsx|U01|u0|A~83, MSX, 1
instance = comp, \emsx|U01|u0|A~84\, emsx|U01|u0|A~84, MSX, 1
instance = comp, \emsx|U01|u0|A~85\, emsx|U01|u0|A~85, MSX, 1
instance = comp, \emsx|U01|u0|A~86\, emsx|U01|u0|A~86, MSX, 1
instance = comp, \emsx|U01|u0|A~87\, emsx|U01|u0|A~87, MSX, 1
instance = comp, \emsx|U01|u0|A[12]\, emsx|U01|u0|A[12], MSX, 1
instance = comp, \emsx|iSltAdr[12]~10\, emsx|iSltAdr[12]~10, MSX, 1
instance = comp, \emsx|iSltAdr[12]\, emsx|iSltAdr[12], MSX, 1
instance = comp, \emsx|U01|u0|A~88\, emsx|U01|u0|A~88, MSX, 1
instance = comp, \emsx|U01|u0|Add6~5\, emsx|U01|u0|Add6~5, MSX, 1
instance = comp, \emsx|U01|u0|Add6~6\, emsx|U01|u0|Add6~6, MSX, 1
instance = comp, \emsx|U01|u0|A~89\, emsx|U01|u0|A~89, MSX, 1
instance = comp, \emsx|U01|u0|A~90\, emsx|U01|u0|A~90, MSX, 1
instance = comp, \emsx|U01|u0|A~91\, emsx|U01|u0|A~91, MSX, 1
instance = comp, \emsx|U01|u0|A~92\, emsx|U01|u0|A~92, MSX, 1
instance = comp, \emsx|U01|u0|A~93\, emsx|U01|u0|A~93, MSX, 1
instance = comp, \emsx|U01|u0|A[11]\, emsx|U01|u0|A[11], MSX, 1
instance = comp, \emsx|iSltAdr[11]~11\, emsx|iSltAdr[11]~11, MSX, 1
instance = comp, \emsx|iSltAdr[11]\, emsx|iSltAdr[11], MSX, 1
instance = comp, \emsx|U01|u0|Add6~8\, emsx|U01|u0|Add6~8, MSX, 1
instance = comp, \emsx|U01|u0|A~100\, emsx|U01|u0|A~100, MSX, 1
instance = comp, \emsx|U01|u0|A~101\, emsx|U01|u0|A~101, MSX, 1
instance = comp, \emsx|U01|u0|A~102\, emsx|U01|u0|A~102, MSX, 1
instance = comp, \emsx|U01|u0|A~103\, emsx|U01|u0|A~103, MSX, 1
instance = comp, \emsx|U01|u0|A~104\, emsx|U01|u0|A~104, MSX, 1
instance = comp, \emsx|U01|u0|A~105\, emsx|U01|u0|A~105, MSX, 1
instance = comp, \emsx|U01|u0|A[9]\, emsx|U01|u0|A[9], MSX, 1
instance = comp, \emsx|iSltAdr[9]~13\, emsx|iSltAdr[9]~13, MSX, 1
instance = comp, \emsx|iSltAdr[9]\, emsx|iSltAdr[9], MSX, 1
instance = comp, \emsx|U01|u0|A~94\, emsx|U01|u0|A~94, MSX, 1
instance = comp, \emsx|U01|u0|Add6~7\, emsx|U01|u0|Add6~7, MSX, 1
instance = comp, \emsx|U01|u0|A~95\, emsx|U01|u0|A~95, MSX, 1
instance = comp, \emsx|U01|u0|A~96\, emsx|U01|u0|A~96, MSX, 1
instance = comp, \emsx|U01|u0|A~97\, emsx|U01|u0|A~97, MSX, 1
instance = comp, \emsx|U01|u0|A~98\, emsx|U01|u0|A~98, MSX, 1
instance = comp, \emsx|U01|u0|A~99\, emsx|U01|u0|A~99, MSX, 1
instance = comp, \emsx|U01|u0|A[10]\, emsx|U01|u0|A[10], MSX, 1
instance = comp, \emsx|iSltAdr[10]~12\, emsx|iSltAdr[10]~12, MSX, 1
instance = comp, \emsx|iSltAdr[10]\, emsx|iSltAdr[10], MSX, 1
instance = comp, \emsx|Equal52~2\, emsx|Equal52~2, MSX, 1
instance = comp, \emsx|U01|u0|Add6~9\, emsx|U01|u0|Add6~9, MSX, 1
instance = comp, \emsx|U01|u0|A~106\, emsx|U01|u0|A~106, MSX, 1
instance = comp, \emsx|U01|u0|A~107\, emsx|U01|u0|A~107, MSX, 1
instance = comp, \emsx|U01|u0|A~108\, emsx|U01|u0|A~108, MSX, 1
instance = comp, \emsx|U01|u0|A~109\, emsx|U01|u0|A~109, MSX, 1
instance = comp, \emsx|U01|u0|A~110\, emsx|U01|u0|A~110, MSX, 1
instance = comp, \emsx|U01|u0|A~111\, emsx|U01|u0|A~111, MSX, 1
instance = comp, \emsx|U01|u0|A[8]\, emsx|U01|u0|A[8], MSX, 1
instance = comp, \emsx|iSltAdr[8]~14\, emsx|iSltAdr[8]~14, MSX, 1
instance = comp, \emsx|iSltAdr[8]\, emsx|iSltAdr[8], MSX, 1
instance = comp, \emsx|Equal52~3\, emsx|Equal52~3, MSX, 1
instance = comp, \emsx|U01|u0|A[6]~0\, emsx|U01|u0|A[6]~0, MSX, 1
instance = comp, \emsx|U01|u0|A[6]~2\, emsx|U01|u0|A[6]~2, MSX, 1
instance = comp, \emsx|U01|u0|A[6]~5\, emsx|U01|u0|A[6]~5, MSX, 1
instance = comp, \emsx|U01|u0|A[6]~8\, emsx|U01|u0|A[6]~8, MSX, 1
instance = comp, \emsx|U01|u0|A~26\, emsx|U01|u0|A~26, MSX, 1
instance = comp, \emsx|U01|u0|A~27\, emsx|U01|u0|A~27, MSX, 1
instance = comp, \emsx|U01|u0|A~28\, emsx|U01|u0|A~28, MSX, 1
instance = comp, \emsx|U01|u0|A~29\, emsx|U01|u0|A~29, MSX, 1
instance = comp, \emsx|U01|u0|A~30\, emsx|U01|u0|A~30, MSX, 1
instance = comp, \emsx|U01|u0|A[6]~19\, emsx|U01|u0|A[6]~19, MSX, 1
instance = comp, \emsx|U01|u0|A[6]~20\, emsx|U01|u0|A[6]~20, MSX, 1
instance = comp, \emsx|U01|u0|A[2]\, emsx|U01|u0|A[2], MSX, 1
instance = comp, \emsx|iSltAdr[2]~2\, emsx|iSltAdr[2]~2, MSX, 1
instance = comp, \emsx|iSltAdr[2]\, emsx|iSltAdr[2], MSX, 1
instance = comp, \emsx|U01|u0|A~36\, emsx|U01|u0|A~36, MSX, 1
instance = comp, \emsx|U01|u0|A~37\, emsx|U01|u0|A~37, MSX, 1
instance = comp, \emsx|U01|u0|A~38\, emsx|U01|u0|A~38, MSX, 1
instance = comp, \emsx|U01|u0|A~39\, emsx|U01|u0|A~39, MSX, 1
instance = comp, \emsx|U01|u0|A~40\, emsx|U01|u0|A~40, MSX, 1
instance = comp, \emsx|U01|u0|A[7]\, emsx|U01|u0|A[7], MSX, 1
instance = comp, \emsx|iSltAdr[7]~4\, emsx|iSltAdr[7]~4, MSX, 1
instance = comp, \emsx|iSltAdr[7]\, emsx|iSltAdr[7], MSX, 1
instance = comp, \emsx|iSltAdr[4]~6\, emsx|iSltAdr[4]~6, MSX, 1
instance = comp, \emsx|iSltAdr[4]\, emsx|iSltAdr[4], MSX, 1
instance = comp, \emsx|Equal52~0\, emsx|Equal52~0, MSX, 1
instance = comp, \emsx|U01|u0|A~51\, emsx|U01|u0|A~51, MSX, 1
instance = comp, \emsx|U01|u0|A~52\, emsx|U01|u0|A~52, MSX, 1
instance = comp, \emsx|U01|u0|A~53\, emsx|U01|u0|A~53, MSX, 1
instance = comp, \emsx|U01|u0|A~54\, emsx|U01|u0|A~54, MSX, 1
instance = comp, \emsx|U01|u0|A~55\, emsx|U01|u0|A~55, MSX, 1
instance = comp, \emsx|U01|u0|A[6]\, emsx|U01|u0|A[6], MSX, 1
instance = comp, \emsx|iSltAdr[6]~7\, emsx|iSltAdr[6]~7, MSX, 1
instance = comp, \emsx|iSltAdr[6]\, emsx|iSltAdr[6], MSX, 1
instance = comp, \emsx|Equal52~1\, emsx|Equal52~1, MSX, 1
instance = comp, \emsx|Equal52~5\, emsx|Equal52~5, MSX, 1
instance = comp, \emsx|uwifi|prescaler_i_s~14\, emsx|uwifi|prescaler_i_s~14, MSX, 1
instance = comp, \emsx|U35|Mux81~0\, emsx|U35|Mux81~0, MSX, 1
instance = comp, \emsx|U35|Equal18~0\, emsx|U35|Equal18~0, MSX, 1
instance = comp, \emsx|U35|process_0~2\, emsx|U35|process_0~2, MSX, 1
instance = comp, \emsx|U35|Mux71~0\, emsx|U35|Mux71~0, MSX, 1
instance = comp, \emsx|U35|Slot0_req~0\, emsx|U35|Slot0_req~0, MSX, 1
instance = comp, \emsx|U35|Mux71~1\, emsx|U35|Mux71~1, MSX, 1
instance = comp, \emsx|U35|Mux81~1\, emsx|U35|Mux81~1, MSX, 1
instance = comp, \emsx|U35|Slot0_req~1\, emsx|U35|Slot0_req~1, MSX, 1
instance = comp, \emsx|U35|Slot0_req~reg0\, emsx|U35|Slot0_req~reg0, MSX, 1
instance = comp, \emsx|U35|MegaSD_ack~0\, emsx|U35|MegaSD_ack~0, MSX, 1
instance = comp, \emsx|U35|Slot0Mode~0\, emsx|U35|Slot0Mode~0, MSX, 1
instance = comp, \emsx|U35|Slot0Mode~reg0\, emsx|U35|Slot0Mode~reg0, MSX, 1
instance = comp, \emsx|ExpSlot0~5\, emsx|ExpSlot0~5, MSX, 1
instance = comp, \emsx|Equal52~6\, emsx|Equal52~6, MSX, 1
instance = comp, \emsx|Equal52~7\, emsx|Equal52~7, MSX, 1
instance = comp, \emsx|process_31~0\, emsx|process_31~0, MSX, 1
instance = comp, \emsx|ExpSlot0[7]~1\, emsx|ExpSlot0[7]~1, MSX, 1
instance = comp, \emsx|PpiPortA[7]\, emsx|PpiPortA[7], MSX, 1
instance = comp, \emsx|PpiPortA[6]\, emsx|PpiPortA[6], MSX, 1
instance = comp, \emsx|ExpSlot0[7]~2\, emsx|ExpSlot0[7]~2, MSX, 1
instance = comp, \emsx|ExpSlot0[7]\, emsx|ExpSlot0[7], MSX, 1
instance = comp, \emsx|ExpSlot0~0\, emsx|ExpSlot0~0, MSX, 1
instance = comp, \emsx|ExpSlot0[5]\, emsx|ExpSlot0[5], MSX, 1
instance = comp, \emsx|ExpSlot0~3\, emsx|ExpSlot0~3, MSX, 1
instance = comp, \emsx|ExpSlot0[3]\, emsx|ExpSlot0[3], MSX, 1
instance = comp, \emsx|ExpSlot0~4\, emsx|ExpSlot0~4, MSX, 1
instance = comp, \emsx|ExpSlot0[1]\, emsx|ExpSlot0[1], MSX, 1
instance = comp, \emsx|Mux16~0\, emsx|Mux16~0, MSX, 1
instance = comp, \emsx|Mux16~1\, emsx|Mux16~1, MSX, 1
instance = comp, \emsx|ExpSlot0~8\, emsx|ExpSlot0~8, MSX, 1
instance = comp, \emsx|ExpSlot0[4]\, emsx|ExpSlot0[4], MSX, 1
instance = comp, \emsx|ExpSlot0~7\, emsx|ExpSlot0~7, MSX, 1
instance = comp, \emsx|ExpSlot0[0]\, emsx|ExpSlot0[0], MSX, 1
instance = comp, \emsx|ExpSlot0~6\, emsx|ExpSlot0~6, MSX, 1
instance = comp, \emsx|ExpSlot0[2]\, emsx|ExpSlot0[2], MSX, 1
instance = comp, \emsx|Mux17~0\, emsx|Mux17~0, MSX, 1
instance = comp, \emsx|ExpSlot0~9\, emsx|ExpSlot0~9, MSX, 1
instance = comp, \emsx|ExpSlot0[6]\, emsx|ExpSlot0[6], MSX, 1
instance = comp, \emsx|Mux17~1\, emsx|Mux17~1, MSX, 1
instance = comp, \emsx|iSltMap0~1\, emsx|iSltMap0~1, MSX, 1
instance = comp, \emsx|PpiPortA[5]\, emsx|PpiPortA[5], MSX, 1
instance = comp, \emsx|PpiPortA[1]\, emsx|PpiPortA[1], MSX, 1
instance = comp, \emsx|PpiPortA[3]\, emsx|PpiPortA[3], MSX, 1
instance = comp, \emsx|Mux14~0\, emsx|Mux14~0, MSX, 1
instance = comp, \emsx|Mux14~1\, emsx|Mux14~1, MSX, 1
instance = comp, \emsx|PpiPortA[2]\, emsx|PpiPortA[2], MSX, 1
instance = comp, \emsx|PpiPortA[0]\, emsx|PpiPortA[0], MSX, 1
instance = comp, \emsx|Mux15~0\, emsx|Mux15~0, MSX, 1
instance = comp, \emsx|PpiPortA[4]\, emsx|PpiPortA[4], MSX, 1
instance = comp, \emsx|Mux15~1\, emsx|Mux15~1, MSX, 1
instance = comp, \emsx|ExpSlot3[7]~4\, emsx|ExpSlot3[7]~4, MSX, 1
instance = comp, \emsx|ExpSlot3[7]~0\, emsx|ExpSlot3[7]~0, MSX, 1
instance = comp, \emsx|ExpSlot3[7]\, emsx|ExpSlot3[7], MSX, 1
instance = comp, \emsx|ExpSlot3[5]\, emsx|ExpSlot3[5], MSX, 1
instance = comp, \emsx|ExpSlot3[1]\, emsx|ExpSlot3[1], MSX, 1
instance = comp, \emsx|ExpSlot3[3]\, emsx|ExpSlot3[3], MSX, 1
instance = comp, \emsx|Mux18~0\, emsx|Mux18~0, MSX, 1
instance = comp, \emsx|Mux18~1\, emsx|Mux18~1, MSX, 1
instance = comp, \emsx|ExpSlot3[4]~1\, emsx|ExpSlot3[4]~1, MSX, 1
instance = comp, \emsx|ExpSlot3[4]\, emsx|ExpSlot3[4], MSX, 1
instance = comp, \emsx|ExpSlot3[6]~3\, emsx|ExpSlot3[6]~3, MSX, 1
instance = comp, \emsx|ExpSlot3[6]\, emsx|ExpSlot3[6], MSX, 1
instance = comp, \emsx|ExpSlot3[2]~2\, emsx|ExpSlot3[2]~2, MSX, 1
instance = comp, \emsx|ExpSlot3[2]\, emsx|ExpSlot3[2], MSX, 1
instance = comp, \emsx|ExpSlot3[0]\, emsx|ExpSlot3[0], MSX, 1
instance = comp, \emsx|Mux19~0\, emsx|Mux19~0, MSX, 1
instance = comp, \emsx|Mux19~1\, emsx|Mux19~1, MSX, 1
instance = comp, \emsx|iSltMap~1\, emsx|iSltMap~1, MSX, 1
instance = comp, \emsx|U35|Mux65~0\, emsx|U35|Mux65~0, MSX, 1
instance = comp, \emsx|U35|Mapper0_req~0\, emsx|U35|Mapper0_req~0, MSX, 1
instance = comp, \emsx|U35|Mapper0_req~1\, emsx|U35|Mapper0_req~1, MSX, 1
instance = comp, \emsx|U35|Mapper0_req~2\, emsx|U35|Mapper0_req~2, MSX, 1
instance = comp, \emsx|U35|Mapper0_req~3\, emsx|U35|Mapper0_req~3, MSX, 1
instance = comp, \emsx|U35|Mapper0_req~reg0\, emsx|U35|Mapper0_req~reg0, MSX, 1
instance = comp, \emsx|U35|Mapper0_ack~0\, emsx|U35|Mapper0_ack~0, MSX, 1
instance = comp, \emsx|U35|Mapper0_ack~reg0\, emsx|U35|Mapper0_ack~reg0, MSX, 1
instance = comp, \emsx|iSlt0_1~feeder\, emsx|iSlt0_1~feeder, MSX, 1
instance = comp, \emsx|iSlt0_1\, emsx|iSlt0_1, MSX, 1
instance = comp, \emsx|iSltMap0~0\, emsx|iSltMap0~0, MSX, 1
instance = comp, \emsx|SdrAdr[10]~2\, emsx|SdrAdr[10]~2, MSX, 1
instance = comp, \user_io|status[3]\, user_io|status[3], MSX, 1
instance = comp, \dipsw[3]~4\, dipsw[3]~4, MSX, 1
instance = comp, \dipsw[3]\, dipsw[3], MSX, 1
instance = comp, \emsx|ff_dip_req[3]~2\, emsx|ff_dip_req[3]~2, MSX, 1
instance = comp, \emsx|ff_dip_req[3]\, emsx|ff_dip_req[3], MSX, 1
instance = comp, \emsx|U35|io42_id212~27\, emsx|U35|io42_id212~27, MSX, 1
instance = comp, \emsx|U35|Mux9~0\, emsx|U35|Mux9~0, MSX, 1
instance = comp, \emsx|U35|Mux9~1\, emsx|U35|Mux9~1, MSX, 1
instance = comp, \emsx|U35|Mux10~0\, emsx|U35|Mux10~0, MSX, 1
instance = comp, \emsx|U35|Mux35~0\, emsx|U35|Mux35~0, MSX, 1
instance = comp, \emsx|U35|ff_dip_ack~0\, emsx|U35|ff_dip_ack~0, MSX, 1
instance = comp, \emsx|U35|io43_id212~19\, emsx|U35|io43_id212~19, MSX, 1
instance = comp, \emsx|U35|io43_id212~20\, emsx|U35|io43_id212~20, MSX, 1
instance = comp, \emsx|U35|io43_id212~21\, emsx|U35|io43_id212~21, MSX, 1
instance = comp, \emsx|U35|Mux24~0\, emsx|U35|Mux24~0, MSX, 1
instance = comp, \emsx|U35|io43_id212~22\, emsx|U35|io43_id212~22, MSX, 1
instance = comp, \emsx|U35|Mux12~12\, emsx|U35|Mux12~12, MSX, 1
instance = comp, \emsx|U35|WarmMSXlogo~0\, emsx|U35|WarmMSXlogo~0, MSX, 1
instance = comp, \emsx|U35|io43_id212~16\, emsx|U35|io43_id212~16, MSX, 1
instance = comp, \emsx|U35|Mux24~2\, emsx|U35|Mux24~2, MSX, 1
instance = comp, \emsx|U35|io43_id212~17\, emsx|U35|io43_id212~17, MSX, 1
instance = comp, \emsx|U35|io43_id212~18\, emsx|U35|io43_id212~18, MSX, 1
instance = comp, \emsx|U35|io43_id212~23\, emsx|U35|io43_id212~23, MSX, 1
instance = comp, \emsx|U35|io43_id212[3]~reg0\, emsx|U35|io43_id212[3]~reg0, MSX, 1
instance = comp, \emsx|U35|ff_dip_ack~6\, emsx|U35|ff_dip_ack~6, MSX, 1
instance = comp, \emsx|U35|ff_dip_ack~7\, emsx|U35|ff_dip_ack~7, MSX, 1
instance = comp, \emsx|U35|ff_dip_ack[3]~reg0\, emsx|U35|ff_dip_ack[3]~reg0, MSX, 1
instance = comp, \emsx|U35|iSlt1_linear~2\, emsx|U35|iSlt1_linear~2, MSX, 1
instance = comp, \emsx|U35|Mux9~2\, emsx|U35|Mux9~2, MSX, 1
instance = comp, \emsx|U35|Mux9~3\, emsx|U35|Mux9~3, MSX, 1
instance = comp, \emsx|U35|Mux9~4\, emsx|U35|Mux9~4, MSX, 1
instance = comp, \emsx|U35|ntsc_pal_type~0\, emsx|U35|ntsc_pal_type~0, MSX, 1
instance = comp, \emsx|U35|Mux9~5\, emsx|U35|Mux9~5, MSX, 1
instance = comp, \emsx|U35|io42_id212~28\, emsx|U35|io42_id212~28, MSX, 1
instance = comp, \emsx|U35|io42_id212~29\, emsx|U35|io42_id212~29, MSX, 1
instance = comp, \emsx|U35|io42_id212~30\, emsx|U35|io42_id212~30, MSX, 1
instance = comp, \emsx|U35|io42_id212~31\, emsx|U35|io42_id212~31, MSX, 1
instance = comp, \emsx|U35|io42_id212[3]~reg0\, emsx|U35|io42_id212[3]~reg0, MSX, 1
instance = comp, \emsx|Slot1Mode\, emsx|Slot1Mode, MSX, 1
instance = comp, \emsx|U35|Mux18~0\, emsx|U35|Mux18~0, MSX, 1
instance = comp, \emsx|U35|Mux19~5\, emsx|U35|Mux19~5, MSX, 1
instance = comp, \emsx|U35|Mux18~4\, emsx|U35|Mux18~4, MSX, 1
instance = comp, \emsx|U35|Mux19~4\, emsx|U35|Mux19~4, MSX, 1
instance = comp, \emsx|U35|Mux18~5\, emsx|U35|Mux18~5, MSX, 1
instance = comp, \emsx|U35|iSlt1_linear~1\, emsx|U35|iSlt1_linear~1, MSX, 1
instance = comp, \emsx|U35|Mux18~1\, emsx|U35|Mux18~1, MSX, 1
instance = comp, \emsx|U35|Mux18~2\, emsx|U35|Mux18~2, MSX, 1
instance = comp, \emsx|U35|Mux18~3\, emsx|U35|Mux18~3, MSX, 1
instance = comp, \emsx|U35|Mux18~6\, emsx|U35|Mux18~6, MSX, 1
instance = comp, \emsx|U35|io40_n[1]~5\, emsx|U35|io40_n[1]~5, MSX, 1
instance = comp, \emsx|U35|io40_n[0]~reg0\, emsx|U35|io40_n[0]~reg0, MSX, 1
instance = comp, \emsx|U35|Mux5~3\, emsx|U35|Mux5~3, MSX, 1
instance = comp, \emsx|U35|Mux6~0\, emsx|U35|Mux6~0, MSX, 1
instance = comp, \emsx|U35|io40_n[2]~6\, emsx|U35|io40_n[2]~6, MSX, 1
instance = comp, \emsx|U35|io40_n[2]~7\, emsx|U35|io40_n[2]~7, MSX, 1
instance = comp, \emsx|U35|io40_n[2]~reg0\, emsx|U35|io40_n[2]~reg0, MSX, 1
instance = comp, \emsx|U35|VDP_ID[1]~0\, emsx|U35|VDP_ID[1]~0, MSX, 1
instance = comp, \emsx|U35|Mux19~9\, emsx|U35|Mux19~9, MSX, 1
instance = comp, \emsx|U35|Mux18~7\, emsx|U35|Mux18~7, MSX, 1
instance = comp, \emsx|U35|Equal18~2\, emsx|U35|Equal18~2, MSX, 1
instance = comp, \emsx|U35|iSlt1_linear~0\, emsx|U35|iSlt1_linear~0, MSX, 1
instance = comp, \emsx|U35|iSlt1_linear~3\, emsx|U35|iSlt1_linear~3, MSX, 1
instance = comp, \emsx|U35|iSlt1_linear~reg0\, emsx|U35|iSlt1_linear~reg0, MSX, 1
instance = comp, \emsx|CpuAdr~5\, emsx|CpuAdr~5, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_tx_state[0]~4\, user_io|ps2_kbd|ps2_tx_state[0]~4, MSX, 1
instance = comp, \user_io|cnt~1\, user_io|cnt~1, MSX, 1
instance = comp, \user_io|cnt[0]\, user_io|cnt[0], MSX, 1
instance = comp, \user_io|cnt[1]~2\, user_io|cnt[1]~2, MSX, 1
instance = comp, \user_io|cnt[1]\, user_io|cnt[1], MSX, 1
instance = comp, \user_io|cnt~0\, user_io|cnt~0, MSX, 1
instance = comp, \user_io|cnt[2]\, user_io|cnt[2], MSX, 1
instance = comp, \user_io|cnt[3]~3\, user_io|cnt[3]~3, MSX, 1
instance = comp, \user_io|cnt[3]\, user_io|cnt[3], MSX, 1
instance = comp, \user_io|Add0~0\, user_io|Add0~0, MSX, 1
instance = comp, \user_io|cnt[4]~6\, user_io|cnt[4]~6, MSX, 1
instance = comp, \user_io|cnt[4]\, user_io|cnt[4], MSX, 1
instance = comp, \user_io|cnt~4\, user_io|cnt~4, MSX, 1
instance = comp, \user_io|cnt[5]\, user_io|cnt[5], MSX, 1
instance = comp, \user_io|Add0~1\, user_io|Add0~1, MSX, 1
instance = comp, \user_io|cnt~5\, user_io|cnt~5, MSX, 1
instance = comp, \user_io|cnt[6]\, user_io|cnt[6], MSX, 1
instance = comp, \user_io|cnt[7]~7\, user_io|cnt[7]~7, MSX, 1
instance = comp, \user_io|cnt[7]\, user_io|cnt[7], MSX, 1
instance = comp, \user_io|Add0~2\, user_io|Add0~2, MSX, 1
instance = comp, \user_io|cnt[8]~8\, user_io|cnt[8]~8, MSX, 1
instance = comp, \user_io|cnt[8]\, user_io|cnt[8], MSX, 1
instance = comp, \user_io|cnt[9]~9\, user_io|cnt[9]~9, MSX, 1
instance = comp, \user_io|cnt[9]\, user_io|cnt[9], MSX, 1
instance = comp, \user_io|Add0~3\, user_io|Add0~3, MSX, 1
instance = comp, \user_io|cnt[10]~10\, user_io|cnt[10]~10, MSX, 1
instance = comp, \user_io|cnt[10]\, user_io|cnt[10], MSX, 1
instance = comp, \user_io|cnt[11]~11\, user_io|cnt[11]~11, MSX, 1
instance = comp, \user_io|cnt[11]\, user_io|cnt[11], MSX, 1
instance = comp, \user_io|Equal0~2\, user_io|Equal0~2, MSX, 1
instance = comp, \user_io|cnt[12]~12\, user_io|cnt[12]~12, MSX, 1
instance = comp, \user_io|cnt[12]\, user_io|cnt[12], MSX, 1
instance = comp, \user_io|Add0~4\, user_io|Add0~4, MSX, 1
instance = comp, \user_io|cnt[13]~13\, user_io|cnt[13]~13, MSX, 1
instance = comp, \user_io|cnt[13]\, user_io|cnt[13], MSX, 1
instance = comp, \user_io|cnt[14]~14\, user_io|cnt[14]~14, MSX, 1
instance = comp, \user_io|cnt[14]\, user_io|cnt[14], MSX, 1
instance = comp, \user_io|cnt[15]~15\, user_io|cnt[15]~15, MSX, 1
instance = comp, \user_io|cnt[15]\, user_io|cnt[15], MSX, 1
instance = comp, \user_io|Equal0~3\, user_io|Equal0~3, MSX, 1
instance = comp, \user_io|Equal0~0\, user_io|Equal0~0, MSX, 1
instance = comp, \user_io|Equal0~1\, user_io|Equal0~1, MSX, 1
instance = comp, \user_io|Equal0~4\, user_io|Equal0~4, MSX, 1
instance = comp, \user_io|Add0~5\, user_io|Add0~5, MSX, 1
instance = comp, \user_io|cnt[16]~16\, user_io|cnt[16]~16, MSX, 1
instance = comp, \user_io|cnt[16]\, user_io|cnt[16], MSX, 1
instance = comp, \user_io|cnt[17]~17\, user_io|cnt[17]~17, MSX, 1
instance = comp, \user_io|cnt[17]\, user_io|cnt[17], MSX, 1
instance = comp, \user_io|cnt[18]~18\, user_io|cnt[18]~18, MSX, 1
instance = comp, \user_io|cnt[18]\, user_io|cnt[18], MSX, 1
instance = comp, \user_io|Add0~6\, user_io|Add0~6, MSX, 1
instance = comp, \user_io|cnt[19]~19\, user_io|cnt[19]~19, MSX, 1
instance = comp, \user_io|cnt[19]\, user_io|cnt[19], MSX, 1
instance = comp, \user_io|cnt[20]~20\, user_io|cnt[20]~20, MSX, 1
instance = comp, \user_io|cnt[20]\, user_io|cnt[20], MSX, 1
instance = comp, \user_io|cnt[21]~21\, user_io|cnt[21]~21, MSX, 1
instance = comp, \user_io|cnt[21]\, user_io|cnt[21], MSX, 1
instance = comp, \user_io|Add0~7\, user_io|Add0~7, MSX, 1
instance = comp, \user_io|cnt[22]~22\, user_io|cnt[22]~22, MSX, 1
instance = comp, \user_io|cnt[22]\, user_io|cnt[22], MSX, 1
instance = comp, \user_io|cnt[23]~23\, user_io|cnt[23]~23, MSX, 1
instance = comp, \user_io|cnt[23]\, user_io|cnt[23], MSX, 1
instance = comp, \user_io|cnt[24]~24\, user_io|cnt[24]~24, MSX, 1
instance = comp, \user_io|cnt[24]\, user_io|cnt[24], MSX, 1
instance = comp, \user_io|Add0~8\, user_io|Add0~8, MSX, 1
instance = comp, \user_io|cnt[25]~25\, user_io|cnt[25]~25, MSX, 1
instance = comp, \user_io|cnt[25]\, user_io|cnt[25], MSX, 1
instance = comp, \user_io|cnt[26]~26\, user_io|cnt[26]~26, MSX, 1
instance = comp, \user_io|cnt[26]\, user_io|cnt[26], MSX, 1
instance = comp, \user_io|cnt[27]~27\, user_io|cnt[27]~27, MSX, 1
instance = comp, \user_io|cnt[27]\, user_io|cnt[27], MSX, 1
instance = comp, \user_io|Equal0~8\, user_io|Equal0~8, MSX, 1
instance = comp, \user_io|Add0~9\, user_io|Add0~9, MSX, 1
instance = comp, \user_io|cnt[28]~28\, user_io|cnt[28]~28, MSX, 1
instance = comp, \user_io|cnt[28]\, user_io|cnt[28], MSX, 1
instance = comp, \user_io|cnt[29]~29\, user_io|cnt[29]~29, MSX, 1
instance = comp, \user_io|cnt[29]\, user_io|cnt[29], MSX, 1
instance = comp, \user_io|cnt[30]~30\, user_io|cnt[30]~30, MSX, 1
instance = comp, \user_io|cnt[30]\, user_io|cnt[30], MSX, 1
instance = comp, \user_io|Add0~10\, user_io|Add0~10, MSX, 1
instance = comp, \user_io|cnt[31]~31\, user_io|cnt[31]~31, MSX, 1
instance = comp, \user_io|cnt[31]\, user_io|cnt[31], MSX, 1
instance = comp, \user_io|Equal0~9\, user_io|Equal0~9, MSX, 1
instance = comp, \user_io|Equal0~6\, user_io|Equal0~6, MSX, 1
instance = comp, \user_io|Equal0~5\, user_io|Equal0~5, MSX, 1
instance = comp, \user_io|Equal0~7\, user_io|Equal0~7, MSX, 1
instance = comp, \user_io|Equal0~10\, user_io|Equal0~10, MSX, 1
instance = comp, \user_io|ps2_clk~0\, user_io|ps2_clk~0, MSX, 1
instance = comp, \user_io|ps2_clk\, user_io|ps2_clk, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_txrx.ps2_clkD\, user_io|ps2_kbd|ps2_txrx.ps2_clkD, MSX, 1
instance = comp, \user_io|ps2_kbd|always1~0\, user_io|ps2_kbd|always1~0, MSX, 1
instance = comp, \user_io|ps2_kbd|Equal1~1\, user_io|ps2_kbd|Equal1~1, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_rptr[1]~2\, user_io|ps2_kbd|ps2_rptr[1]~2, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_rptr[1]~0\, user_io|ps2_kbd|ps2_rptr[1]~0, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_rptr[1]\, user_io|ps2_kbd|ps2_rptr[1], MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_rptr[2]~3\, user_io|ps2_kbd|ps2_rptr[2]~3, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_rptr[2]\, user_io|ps2_kbd|ps2_rptr[2], MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_wptr[0]~0\, user_io|ps2_kbd|ps2_wptr[0]~0, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_wptr[0]\, user_io|ps2_kbd|ps2_wptr[0], MSX, 1
instance = comp, \user_io|ps2_kbd|Add2~5\, user_io|ps2_kbd|Add2~5, MSX, 1
instance = comp, \user_io|ps2_kbd|Add0~2\, user_io|ps2_kbd|Add0~2, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_wptr[1]~3\, user_io|ps2_kbd|ps2_wptr[1]~3, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_wptr[3]~4\, user_io|ps2_kbd|ps2_wptr[3]~4, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_wptr[3]\, user_io|ps2_kbd|ps2_wptr[3], MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_rptr[3]~4\, user_io|ps2_kbd|ps2_rptr[3]~4, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_rptr[3]\, user_io|ps2_kbd|ps2_rptr[3], MSX, 1
instance = comp, \user_io|ps2_kbd|Add0~0\, user_io|ps2_kbd|Add0~0, MSX, 1
instance = comp, \user_io|ps2_kbd|Add0~3\, user_io|ps2_kbd|Add0~3, MSX, 1
instance = comp, \user_io|kbd_fifo_ok~3\, user_io|kbd_fifo_ok~3, MSX, 1
instance = comp, \user_io|ps2_kbd|Add2~2\, user_io|ps2_kbd|Add2~2, MSX, 1
instance = comp, \user_io|ps2_kbd|Add2~3\, user_io|ps2_kbd|Add2~3, MSX, 1
instance = comp, \user_io|ps2_kbd|Add2~0\, user_io|ps2_kbd|Add2~0, MSX, 1
instance = comp, \user_io|ps2_kbd|Add2~1\, user_io|ps2_kbd|Add2~1, MSX, 1
instance = comp, \user_io|ps2_kbd|Add2~4\, user_io|ps2_kbd|Add2~4, MSX, 1
instance = comp, \user_io|Equal24~0\, user_io|Equal24~0, MSX, 1
instance = comp, \user_io|kbd_fifo_ok~1\, user_io|kbd_fifo_ok~1, MSX, 1
instance = comp, \user_io|kbd_fifo_ok~0\, user_io|kbd_fifo_ok~0, MSX, 1
instance = comp, \user_io|kbd_fifo_ok~2\, user_io|kbd_fifo_ok~2, MSX, 1
instance = comp, \user_io|kbd_fifo_ok~4\, user_io|kbd_fifo_ok~4, MSX, 1
instance = comp, \user_io|cmd_block.kbd_fifo_ok\, user_io|cmd_block.kbd_fifo_ok, MSX, 1
instance = comp, \user_io|status[0]~13\, user_io|status[0]~13, MSX, 1
instance = comp, \user_io|ps2_kbd_tx_strobe~1\, user_io|ps2_kbd_tx_strobe~1, MSX, 1
instance = comp, \user_io|ps2_kbd_tx_strobe~2\, user_io|ps2_kbd_tx_strobe~2, MSX, 1
instance = comp, \user_io|ps2_kbd_tx_strobe\, user_io|ps2_kbd_tx_strobe, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_wptr[1]~1\, user_io|ps2_kbd|ps2_wptr[1]~1, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_wptr[1]\, user_io|ps2_kbd|ps2_wptr[1], MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_wptr[2]~2\, user_io|ps2_kbd|ps2_wptr[2]~2, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_wptr[2]\, user_io|ps2_kbd|ps2_wptr[2], MSX, 1
instance = comp, \user_io|ps2_kbd|Add0~1\, user_io|ps2_kbd|Add0~1, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_data_o~3\, user_io|ps2_kbd|ps2_data_o~3, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_txrx.ps2_r_inc\, user_io|ps2_kbd|ps2_txrx.ps2_r_inc, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_rptr[0]~1\, user_io|ps2_kbd|ps2_rptr[0]~1, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_rptr[0]\, user_io|ps2_kbd|ps2_rptr[0], MSX, 1
instance = comp, \user_io|ps2_kbd|Equal3~0\, user_io|ps2_kbd|Equal3~0, MSX, 1
instance = comp, \user_io|ps2_kbd|Equal3~1\, user_io|ps2_kbd|Equal3~1, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_tx_state[0]~5\, user_io|ps2_kbd|ps2_tx_state[0]~5, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_tx_state[0]\, user_io|ps2_kbd|ps2_tx_state[0], MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_tx_state[1]~6\, user_io|ps2_kbd|ps2_tx_state[1]~6, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_tx_state[1]\, user_io|ps2_kbd|ps2_tx_state[1], MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_tx_state[2]~7\, user_io|ps2_kbd|ps2_tx_state[2]~7, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_tx_state[1]~8\, user_io|ps2_kbd|ps2_tx_state[1]~8, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_tx_state[2]\, user_io|ps2_kbd|ps2_tx_state[2], MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_tx_state[3]~9\, user_io|ps2_kbd|ps2_tx_state[3]~9, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_tx_state[3]\, user_io|ps2_kbd|ps2_tx_state[3], MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~56feeder\, user_io|ps2_kbd|ps2_fifo~56feeder, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~172\, user_io|ps2_kbd|ps2_fifo~172, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~173\, user_io|ps2_kbd|ps2_fifo~173, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~56\, user_io|ps2_kbd|ps2_fifo~56, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~176\, user_io|ps2_kbd|ps2_fifo~176, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~177\, user_io|ps2_kbd|ps2_fifo~177, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~48\, user_io|ps2_kbd|ps2_fifo~48, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~174\, user_io|ps2_kbd|ps2_fifo~174, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~175\, user_io|ps2_kbd|ps2_fifo~175, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~112\, user_io|ps2_kbd|ps2_fifo~112, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~135\, user_io|ps2_kbd|ps2_fifo~135, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~178\, user_io|ps2_kbd|ps2_fifo~178, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~179\, user_io|ps2_kbd|ps2_fifo~179, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~120\, user_io|ps2_kbd|ps2_fifo~120, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~136\, user_io|ps2_kbd|ps2_fifo~136, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~160\, user_io|ps2_kbd|ps2_fifo~160, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~161\, user_io|ps2_kbd|ps2_fifo~161, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~32\, user_io|ps2_kbd|ps2_fifo~32, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~158\, user_io|ps2_kbd|ps2_fifo~158, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~159\, user_io|ps2_kbd|ps2_fifo~159, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~96\, user_io|ps2_kbd|ps2_fifo~96, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~130\, user_io|ps2_kbd|ps2_fifo~130, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~40feeder\, user_io|ps2_kbd|ps2_fifo~40feeder, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~156\, user_io|ps2_kbd|ps2_fifo~156, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~157\, user_io|ps2_kbd|ps2_fifo~157, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~40\, user_io|ps2_kbd|ps2_fifo~40, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~162\, user_io|ps2_kbd|ps2_fifo~162, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~163\, user_io|ps2_kbd|ps2_fifo~163, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~104\, user_io|ps2_kbd|ps2_fifo~104, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~131\, user_io|ps2_kbd|ps2_fifo~131, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~168\, user_io|ps2_kbd|ps2_fifo~168, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~169\, user_io|ps2_kbd|ps2_fifo~169, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~0\, user_io|ps2_kbd|ps2_fifo~0, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~8feeder\, user_io|ps2_kbd|ps2_fifo~8feeder, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~166\, user_io|ps2_kbd|ps2_fifo~166, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~167\, user_io|ps2_kbd|ps2_fifo~167, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~8\, user_io|ps2_kbd|ps2_fifo~8, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~132\, user_io|ps2_kbd|ps2_fifo~132, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~170\, user_io|ps2_kbd|ps2_fifo~170, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~171\, user_io|ps2_kbd|ps2_fifo~171, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~72\, user_io|ps2_kbd|ps2_fifo~72, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~164\, user_io|ps2_kbd|ps2_fifo~164, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~165\, user_io|ps2_kbd|ps2_fifo~165, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~64\, user_io|ps2_kbd|ps2_fifo~64, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~133\, user_io|ps2_kbd|ps2_fifo~133, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~134\, user_io|ps2_kbd|ps2_fifo~134, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~152\, user_io|ps2_kbd|ps2_fifo~152, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~153\, user_io|ps2_kbd|ps2_fifo~153, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~16\, user_io|ps2_kbd|ps2_fifo~16, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~150\, user_io|ps2_kbd|ps2_fifo~150, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~151\, user_io|ps2_kbd|ps2_fifo~151, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~24\, user_io|ps2_kbd|ps2_fifo~24, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~128\, user_io|ps2_kbd|ps2_fifo~128, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~148\, user_io|ps2_kbd|ps2_fifo~148, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~149\, user_io|ps2_kbd|ps2_fifo~149, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~80\, user_io|ps2_kbd|ps2_fifo~80, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~88feeder\, user_io|ps2_kbd|ps2_fifo~88feeder, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~154\, user_io|ps2_kbd|ps2_fifo~154, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~155\, user_io|ps2_kbd|ps2_fifo~155, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~88\, user_io|ps2_kbd|ps2_fifo~88, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~129\, user_io|ps2_kbd|ps2_fifo~129, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~137\, user_io|ps2_kbd|ps2_fifo~137, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~89feeder\, user_io|ps2_kbd|ps2_fifo~89feeder, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~89\, user_io|ps2_kbd|ps2_fifo~89, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~73\, user_io|ps2_kbd|ps2_fifo~73, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~145\, user_io|ps2_kbd|ps2_fifo~145, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~121\, user_io|ps2_kbd|ps2_fifo~121, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~105\, user_io|ps2_kbd|ps2_fifo~105, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~146\, user_io|ps2_kbd|ps2_fifo~146, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~97feeder\, user_io|ps2_kbd|ps2_fifo~97feeder, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~97\, user_io|ps2_kbd|ps2_fifo~97, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~65\, user_io|ps2_kbd|ps2_fifo~65, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~138\, user_io|ps2_kbd|ps2_fifo~138, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~113feeder\, user_io|ps2_kbd|ps2_fifo~113feeder, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~113\, user_io|ps2_kbd|ps2_fifo~113, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~81\, user_io|ps2_kbd|ps2_fifo~81, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~139\, user_io|ps2_kbd|ps2_fifo~139, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~41\, user_io|ps2_kbd|ps2_fifo~41, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~57\, user_io|ps2_kbd|ps2_fifo~57, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~25feeder\, user_io|ps2_kbd|ps2_fifo~25feeder, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~25\, user_io|ps2_kbd|ps2_fifo~25, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~9\, user_io|ps2_kbd|ps2_fifo~9, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~140\, user_io|ps2_kbd|ps2_fifo~140, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~141\, user_io|ps2_kbd|ps2_fifo~141, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~1\, user_io|ps2_kbd|ps2_fifo~1, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~17\, user_io|ps2_kbd|ps2_fifo~17, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~142\, user_io|ps2_kbd|ps2_fifo~142, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~49\, user_io|ps2_kbd|ps2_fifo~49, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~33\, user_io|ps2_kbd|ps2_fifo~33, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~143\, user_io|ps2_kbd|ps2_fifo~143, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~144\, user_io|ps2_kbd|ps2_fifo~144, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~147\, user_io|ps2_kbd|ps2_fifo~147, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~34\, user_io|ps2_kbd|ps2_fifo~34, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~42feeder\, user_io|ps2_kbd|ps2_fifo~42feeder, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~42\, user_io|ps2_kbd|ps2_fifo~42, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~182\, user_io|ps2_kbd|ps2_fifo~182, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~106\, user_io|ps2_kbd|ps2_fifo~106, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~98feeder\, user_io|ps2_kbd|ps2_fifo~98feeder, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~98\, user_io|ps2_kbd|ps2_fifo~98, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~183\, user_io|ps2_kbd|ps2_fifo~183, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~10\, user_io|ps2_kbd|ps2_fifo~10, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~74\, user_io|ps2_kbd|ps2_fifo~74, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~2\, user_io|ps2_kbd|ps2_fifo~2, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~66\, user_io|ps2_kbd|ps2_fifo~66, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~184\, user_io|ps2_kbd|ps2_fifo~184, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~185\, user_io|ps2_kbd|ps2_fifo~185, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~186\, user_io|ps2_kbd|ps2_fifo~186, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~18\, user_io|ps2_kbd|ps2_fifo~18, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~82\, user_io|ps2_kbd|ps2_fifo~82, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~180\, user_io|ps2_kbd|ps2_fifo~180, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~26\, user_io|ps2_kbd|ps2_fifo~26, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~90feeder\, user_io|ps2_kbd|ps2_fifo~90feeder, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~90\, user_io|ps2_kbd|ps2_fifo~90, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~181\, user_io|ps2_kbd|ps2_fifo~181, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~50\, user_io|ps2_kbd|ps2_fifo~50, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~58\, user_io|ps2_kbd|ps2_fifo~58, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~187\, user_io|ps2_kbd|ps2_fifo~187, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~122\, user_io|ps2_kbd|ps2_fifo~122, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~114\, user_io|ps2_kbd|ps2_fifo~114, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~188\, user_io|ps2_kbd|ps2_fifo~188, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~189\, user_io|ps2_kbd|ps2_fifo~189, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~59\, user_io|ps2_kbd|ps2_fifo~59, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~43feeder\, user_io|ps2_kbd|ps2_fifo~43feeder, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~43\, user_io|ps2_kbd|ps2_fifo~43, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~11\, user_io|ps2_kbd|ps2_fifo~11, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~190\, user_io|ps2_kbd|ps2_fifo~190, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~27\, user_io|ps2_kbd|ps2_fifo~27, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~191\, user_io|ps2_kbd|ps2_fifo~191, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~91\, user_io|ps2_kbd|ps2_fifo~91, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~123\, user_io|ps2_kbd|ps2_fifo~123, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~107\, user_io|ps2_kbd|ps2_fifo~107, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~75\, user_io|ps2_kbd|ps2_fifo~75, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~197\, user_io|ps2_kbd|ps2_fifo~197, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~198\, user_io|ps2_kbd|ps2_fifo~198, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~83\, user_io|ps2_kbd|ps2_fifo~83, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~67\, user_io|ps2_kbd|ps2_fifo~67, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~192\, user_io|ps2_kbd|ps2_fifo~192, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~115\, user_io|ps2_kbd|ps2_fifo~115, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~99\, user_io|ps2_kbd|ps2_fifo~99, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~193\, user_io|ps2_kbd|ps2_fifo~193, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~3\, user_io|ps2_kbd|ps2_fifo~3, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~19\, user_io|ps2_kbd|ps2_fifo~19, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~194\, user_io|ps2_kbd|ps2_fifo~194, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~51\, user_io|ps2_kbd|ps2_fifo~51, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~35\, user_io|ps2_kbd|ps2_fifo~35, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~195\, user_io|ps2_kbd|ps2_fifo~195, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~196\, user_io|ps2_kbd|ps2_fifo~196, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~199\, user_io|ps2_kbd|ps2_fifo~199, MSX, 1
instance = comp, \user_io|ps2_kbd|Equal1~0\, user_io|ps2_kbd|Equal1~0, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~60feeder\, user_io|ps2_kbd|ps2_fifo~60feeder, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~60\, user_io|ps2_kbd|ps2_fifo~60, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~52\, user_io|ps2_kbd|ps2_fifo~52, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~116feeder\, user_io|ps2_kbd|ps2_fifo~116feeder, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~116\, user_io|ps2_kbd|ps2_fifo~116, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~207\, user_io|ps2_kbd|ps2_fifo~207, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~124\, user_io|ps2_kbd|ps2_fifo~124, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~208\, user_io|ps2_kbd|ps2_fifo~208, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~92\, user_io|ps2_kbd|ps2_fifo~92, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~84\, user_io|ps2_kbd|ps2_fifo~84, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~20\, user_io|ps2_kbd|ps2_fifo~20, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~28feeder\, user_io|ps2_kbd|ps2_fifo~28feeder, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~28\, user_io|ps2_kbd|ps2_fifo~28, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~200\, user_io|ps2_kbd|ps2_fifo~200, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~201\, user_io|ps2_kbd|ps2_fifo~201, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~4\, user_io|ps2_kbd|ps2_fifo~4, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~12feeder\, user_io|ps2_kbd|ps2_fifo~12feeder, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~12\, user_io|ps2_kbd|ps2_fifo~12, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~204\, user_io|ps2_kbd|ps2_fifo~204, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~76\, user_io|ps2_kbd|ps2_fifo~76, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~68\, user_io|ps2_kbd|ps2_fifo~68, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~205\, user_io|ps2_kbd|ps2_fifo~205, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~36\, user_io|ps2_kbd|ps2_fifo~36, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~100feeder\, user_io|ps2_kbd|ps2_fifo~100feeder, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~100\, user_io|ps2_kbd|ps2_fifo~100, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~202\, user_io|ps2_kbd|ps2_fifo~202, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~108\, user_io|ps2_kbd|ps2_fifo~108, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~44feeder\, user_io|ps2_kbd|ps2_fifo~44feeder, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~44\, user_io|ps2_kbd|ps2_fifo~44, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~203\, user_io|ps2_kbd|ps2_fifo~203, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~206\, user_io|ps2_kbd|ps2_fifo~206, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~209\, user_io|ps2_kbd|ps2_fifo~209, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~117\, user_io|ps2_kbd|ps2_fifo~117, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~101feeder\, user_io|ps2_kbd|ps2_fifo~101feeder, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~101\, user_io|ps2_kbd|ps2_fifo~101, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~69\, user_io|ps2_kbd|ps2_fifo~69, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~210\, user_io|ps2_kbd|ps2_fifo~210, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~85\, user_io|ps2_kbd|ps2_fifo~85, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~211\, user_io|ps2_kbd|ps2_fifo~211, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~109\, user_io|ps2_kbd|ps2_fifo~109, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~125\, user_io|ps2_kbd|ps2_fifo~125, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~93feeder\, user_io|ps2_kbd|ps2_fifo~93feeder, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~93\, user_io|ps2_kbd|ps2_fifo~93, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~77\, user_io|ps2_kbd|ps2_fifo~77, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~217\, user_io|ps2_kbd|ps2_fifo~217, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~218\, user_io|ps2_kbd|ps2_fifo~218, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~5\, user_io|ps2_kbd|ps2_fifo~5, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~21feeder\, user_io|ps2_kbd|ps2_fifo~21feeder, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~21\, user_io|ps2_kbd|ps2_fifo~21, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~214\, user_io|ps2_kbd|ps2_fifo~214, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~53\, user_io|ps2_kbd|ps2_fifo~53, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~37\, user_io|ps2_kbd|ps2_fifo~37, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~215\, user_io|ps2_kbd|ps2_fifo~215, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~29\, user_io|ps2_kbd|ps2_fifo~29, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~13\, user_io|ps2_kbd|ps2_fifo~13, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~212\, user_io|ps2_kbd|ps2_fifo~212, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~45feeder\, user_io|ps2_kbd|ps2_fifo~45feeder, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~45\, user_io|ps2_kbd|ps2_fifo~45, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~61\, user_io|ps2_kbd|ps2_fifo~61, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~213\, user_io|ps2_kbd|ps2_fifo~213, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~216\, user_io|ps2_kbd|ps2_fifo~216, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~219\, user_io|ps2_kbd|ps2_fifo~219, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~22\, user_io|ps2_kbd|ps2_fifo~22, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~86feeder\, user_io|ps2_kbd|ps2_fifo~86feeder, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~86\, user_io|ps2_kbd|ps2_fifo~86, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~220\, user_io|ps2_kbd|ps2_fifo~220, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~30\, user_io|ps2_kbd|ps2_fifo~30, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~94\, user_io|ps2_kbd|ps2_fifo~94, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~221\, user_io|ps2_kbd|ps2_fifo~221, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~118feeder\, user_io|ps2_kbd|ps2_fifo~118feeder, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~118\, user_io|ps2_kbd|ps2_fifo~118, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~126\, user_io|ps2_kbd|ps2_fifo~126, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~54\, user_io|ps2_kbd|ps2_fifo~54, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~62\, user_io|ps2_kbd|ps2_fifo~62, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~227\, user_io|ps2_kbd|ps2_fifo~227, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~228\, user_io|ps2_kbd|ps2_fifo~228, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~6\, user_io|ps2_kbd|ps2_fifo~6, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~70\, user_io|ps2_kbd|ps2_fifo~70, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~224\, user_io|ps2_kbd|ps2_fifo~224, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~78\, user_io|ps2_kbd|ps2_fifo~78, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~14\, user_io|ps2_kbd|ps2_fifo~14, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~225\, user_io|ps2_kbd|ps2_fifo~225, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~102feeder\, user_io|ps2_kbd|ps2_fifo~102feeder, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~102\, user_io|ps2_kbd|ps2_fifo~102, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~110\, user_io|ps2_kbd|ps2_fifo~110, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~46\, user_io|ps2_kbd|ps2_fifo~46, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~38\, user_io|ps2_kbd|ps2_fifo~38, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~222\, user_io|ps2_kbd|ps2_fifo~222, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~223\, user_io|ps2_kbd|ps2_fifo~223, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~226\, user_io|ps2_kbd|ps2_fifo~226, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~229\, user_io|ps2_kbd|ps2_fifo~229, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~111feeder\, user_io|ps2_kbd|ps2_fifo~111feeder, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~111\, user_io|ps2_kbd|ps2_fifo~111, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~79\, user_io|ps2_kbd|ps2_fifo~79, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~237\, user_io|ps2_kbd|ps2_fifo~237, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~127\, user_io|ps2_kbd|ps2_fifo~127, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~95feeder\, user_io|ps2_kbd|ps2_fifo~95feeder, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~95\, user_io|ps2_kbd|ps2_fifo~95, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~238\, user_io|ps2_kbd|ps2_fifo~238, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~63\, user_io|ps2_kbd|ps2_fifo~63, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~31\, user_io|ps2_kbd|ps2_fifo~31, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~47\, user_io|ps2_kbd|ps2_fifo~47, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~15\, user_io|ps2_kbd|ps2_fifo~15, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~230\, user_io|ps2_kbd|ps2_fifo~230, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~231\, user_io|ps2_kbd|ps2_fifo~231, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~87feeder\, user_io|ps2_kbd|ps2_fifo~87feeder, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~87\, user_io|ps2_kbd|ps2_fifo~87, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~71\, user_io|ps2_kbd|ps2_fifo~71, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~232\, user_io|ps2_kbd|ps2_fifo~232, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~119\, user_io|ps2_kbd|ps2_fifo~119, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~103\, user_io|ps2_kbd|ps2_fifo~103, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~233\, user_io|ps2_kbd|ps2_fifo~233, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~7\, user_io|ps2_kbd|ps2_fifo~7, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~23\, user_io|ps2_kbd|ps2_fifo~23, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~234\, user_io|ps2_kbd|ps2_fifo~234, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~55\, user_io|ps2_kbd|ps2_fifo~55, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~39\, user_io|ps2_kbd|ps2_fifo~39, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~235\, user_io|ps2_kbd|ps2_fifo~235, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~236\, user_io|ps2_kbd|ps2_fifo~236, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_fifo~239\, user_io|ps2_kbd|ps2_fifo~239, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_tx_shift_reg[7]~15\, user_io|ps2_kbd|ps2_tx_shift_reg[7]~15, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_tx_shift_reg[7]\, user_io|ps2_kbd|ps2_tx_shift_reg[7], MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_tx_shift_reg~14\, user_io|ps2_kbd|ps2_tx_shift_reg~14, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_tx_shift_reg[0]~8\, user_io|ps2_kbd|ps2_tx_shift_reg[0]~8, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_tx_shift_reg[6]\, user_io|ps2_kbd|ps2_tx_shift_reg[6], MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_tx_shift_reg~13\, user_io|ps2_kbd|ps2_tx_shift_reg~13, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_tx_shift_reg[5]\, user_io|ps2_kbd|ps2_tx_shift_reg[5], MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_tx_shift_reg~12\, user_io|ps2_kbd|ps2_tx_shift_reg~12, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_tx_shift_reg[4]\, user_io|ps2_kbd|ps2_tx_shift_reg[4], MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_tx_shift_reg~11\, user_io|ps2_kbd|ps2_tx_shift_reg~11, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_tx_shift_reg[3]\, user_io|ps2_kbd|ps2_tx_shift_reg[3], MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_tx_shift_reg~10\, user_io|ps2_kbd|ps2_tx_shift_reg~10, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_tx_shift_reg[2]\, user_io|ps2_kbd|ps2_tx_shift_reg[2], MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_tx_shift_reg~9\, user_io|ps2_kbd|ps2_tx_shift_reg~9, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_tx_shift_reg[1]\, user_io|ps2_kbd|ps2_tx_shift_reg[1], MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_tx_shift_reg~7\, user_io|ps2_kbd|ps2_tx_shift_reg~7, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_tx_shift_reg[0]\, user_io|ps2_kbd|ps2_tx_shift_reg[0], MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_data_o~0\, user_io|ps2_kbd|ps2_data_o~0, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_parity~0\, user_io|ps2_kbd|ps2_parity~0, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_parity~1\, user_io|ps2_kbd|ps2_parity~1, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_parity\, user_io|ps2_kbd|ps2_parity, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_data_o~1\, user_io|ps2_kbd|ps2_data_o~1, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_data_o~2\, user_io|ps2_kbd|ps2_data_o~2, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_data_o~4\, user_io|ps2_kbd|ps2_data_o~4, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_data_o\, user_io|ps2_kbd|ps2_data_o, MSX, 1
instance = comp, \user_io|ps2_kbd|ps2_clk_o\, user_io|ps2_kbd|ps2_clk_o, MSX, 1
instance = comp, \emsx|U06|Ps2Clk[0]\, emsx|U06|Ps2Clk[0], MSX, 1
instance = comp, \emsx|U06|Ps2Clk[1]~feeder\, emsx|U06|Ps2Clk[1]~feeder, MSX, 1
instance = comp, \emsx|U06|Ps2Clk[1]\, emsx|U06|Ps2Clk[1], MSX, 1
instance = comp, \emsx|U06|Ps2Clk~0\, emsx|U06|Ps2Clk~0, MSX, 1
instance = comp, \emsx|U06|Ps2Clk[2]\, emsx|U06|Ps2Clk[2], MSX, 1
instance = comp, \emsx|U06|Equal20~0\, emsx|U06|Equal20~0, MSX, 1
instance = comp, \emsx|U06|timout[1]~16\, emsx|U06|timout[1]~16, MSX, 1
instance = comp, \emsx|U06|timout[0]~42\, emsx|U06|timout[0]~42, MSX, 1
instance = comp, \emsx|U06|timout[0]\, emsx|U06|timout[0], MSX, 1
instance = comp, \emsx|U06|timout[1]~40\, emsx|U06|timout[1]~40, MSX, 1
instance = comp, \emsx|U06|timout[1]~41\, emsx|U06|timout[1]~41, MSX, 1
instance = comp, \emsx|U06|timout[1]\, emsx|U06|timout[1], MSX, 1
instance = comp, \emsx|U06|timout[2]~38\, emsx|U06|timout[2]~38, MSX, 1
instance = comp, \emsx|U06|timout[2]~39\, emsx|U06|timout[2]~39, MSX, 1
instance = comp, \emsx|U06|timout[2]\, emsx|U06|timout[2], MSX, 1
instance = comp, \emsx|U06|Equal21~10\, emsx|U06|Equal21~10, MSX, 1
instance = comp, \emsx|U06|timout[3]~36\, emsx|U06|timout[3]~36, MSX, 1
instance = comp, \emsx|U06|timout[3]~37\, emsx|U06|timout[3]~37, MSX, 1
instance = comp, \emsx|U06|timout[3]\, emsx|U06|timout[3], MSX, 1
instance = comp, \emsx|U06|timout[4]~34\, emsx|U06|timout[4]~34, MSX, 1
instance = comp, \emsx|U06|timout[4]~35\, emsx|U06|timout[4]~35, MSX, 1
instance = comp, \emsx|U06|timout[4]\, emsx|U06|timout[4], MSX, 1
instance = comp, \emsx|U06|Equal21~0\, emsx|U06|Equal21~0, MSX, 1
instance = comp, \emsx|U06|timout[5]~32\, emsx|U06|timout[5]~32, MSX, 1
instance = comp, \emsx|U06|timout[5]~33\, emsx|U06|timout[5]~33, MSX, 1
instance = comp, \emsx|U06|timout[5]\, emsx|U06|timout[5], MSX, 1
instance = comp, \emsx|U06|Equal21~9\, emsx|U06|Equal21~9, MSX, 1
instance = comp, \emsx|U06|timout[6]~30\, emsx|U06|timout[6]~30, MSX, 1
instance = comp, \emsx|U06|timout[6]~31\, emsx|U06|timout[6]~31, MSX, 1
instance = comp, \emsx|U06|timout[6]\, emsx|U06|timout[6], MSX, 1
instance = comp, \emsx|U06|Equal21~1\, emsx|U06|Equal21~1, MSX, 1
instance = comp, \emsx|U06|timout[8]~26\, emsx|U06|timout[8]~26, MSX, 1
instance = comp, \emsx|U06|timout[8]~27\, emsx|U06|timout[8]~27, MSX, 1
instance = comp, \emsx|U06|timout[8]\, emsx|U06|timout[8], MSX, 1
instance = comp, \emsx|U06|timout[9]~25\, emsx|U06|timout[9]~25, MSX, 1
instance = comp, \emsx|U06|timout[9]\, emsx|U06|timout[9], MSX, 1
instance = comp, \emsx|U06|Equal21~6\, emsx|U06|Equal21~6, MSX, 1
instance = comp, \emsx|U06|timout[10]~24\, emsx|U06|timout[10]~24, MSX, 1
instance = comp, \emsx|U06|timout[10]\, emsx|U06|timout[10], MSX, 1
instance = comp, \emsx|U06|Equal21~8\, emsx|U06|Equal21~8, MSX, 1
instance = comp, \emsx|U06|timout[11]~23\, emsx|U06|timout[11]~23, MSX, 1
instance = comp, \emsx|U06|timout[11]\, emsx|U06|timout[11], MSX, 1
instance = comp, \emsx|U06|Equal21~7\, emsx|U06|Equal21~7, MSX, 1
instance = comp, \emsx|U06|timout[13]~21\, emsx|U06|timout[13]~21, MSX, 1
instance = comp, \emsx|U06|timout[13]\, emsx|U06|timout[13], MSX, 1
instance = comp, \emsx|U06|Equal21~5\, emsx|U06|Equal21~5, MSX, 1
instance = comp, \emsx|U06|timout[15]~18\, emsx|U06|timout[15]~18, MSX, 1
instance = comp, \emsx|U06|timout[15]\, emsx|U06|timout[15], MSX, 1
instance = comp, \emsx|U06|timout[9]~19\, emsx|U06|timout[9]~19, MSX, 1
instance = comp, \emsx|U06|timout[14]~20\, emsx|U06|timout[14]~20, MSX, 1
instance = comp, \emsx|U06|timout[14]\, emsx|U06|timout[14], MSX, 1
instance = comp, \emsx|U06|timout[1]~17\, emsx|U06|timout[1]~17, MSX, 1
instance = comp, \emsx|U06|timout[7]~28\, emsx|U06|timout[7]~28, MSX, 1
instance = comp, \emsx|U06|timout[7]~29\, emsx|U06|timout[7]~29, MSX, 1
instance = comp, \emsx|U06|timout[7]\, emsx|U06|timout[7], MSX, 1
instance = comp, \emsx|U06|Equal21~2\, emsx|U06|Equal21~2, MSX, 1
instance = comp, \emsx|U06|Equal21~3\, emsx|U06|Equal21~3, MSX, 1
instance = comp, \emsx|U06|timout[12]~22\, emsx|U06|timout[12]~22, MSX, 1
instance = comp, \emsx|U06|timout[12]\, emsx|U06|timout[12], MSX, 1
instance = comp, \emsx|U06|Equal21~4\, emsx|U06|Equal21~4, MSX, 1
instance = comp, \emsx|U06|Ps2Seq~14\, emsx|U06|Ps2Seq~14, MSX, 1
instance = comp, \emsx|U06|Equal2~0\, emsx|U06|Equal2~0, MSX, 1
instance = comp, \emsx|U06|Ps2Skp[2]~8\, emsx|U06|Ps2Skp[2]~8, MSX, 1
instance = comp, \emsx|U06|Ps2Seq.Ps2Rxd~0\, emsx|U06|Ps2Seq.Ps2Rxd~0, MSX, 1
instance = comp, \emsx|U06|Ps2Seq.Ps2Rxd~1\, emsx|U06|Ps2Seq.Ps2Rxd~1, MSX, 1
instance = comp, \emsx|U06|Ps2Seq.Ps2Rxd\, emsx|U06|Ps2Seq.Ps2Rxd, MSX, 1
instance = comp, \emsx|U06|Ps2Cnt[0]~5\, emsx|U06|Ps2Cnt[0]~5, MSX, 1
instance = comp, \emsx|U06|Ps2Cnt[0]\, emsx|U06|Ps2Cnt[0], MSX, 1
instance = comp, \emsx|U06|Add1~1\, emsx|U06|Add1~1, MSX, 1
instance = comp, \emsx|U06|Ps2Cnt[0]~4\, emsx|U06|Ps2Cnt[0]~4, MSX, 1
instance = comp, \emsx|U06|Ps2Cnt[1]\, emsx|U06|Ps2Cnt[1], MSX, 1
instance = comp, \emsx|U06|Add1~2\, emsx|U06|Add1~2, MSX, 1
instance = comp, \emsx|U06|Ps2Cnt[2]\, emsx|U06|Ps2Cnt[2], MSX, 1
instance = comp, \emsx|U06|Add1~0\, emsx|U06|Add1~0, MSX, 1
instance = comp, \emsx|U06|Ps2Cnt[3]\, emsx|U06|Ps2Cnt[3], MSX, 1
instance = comp, \emsx|U06|Ps2Seq~12\, emsx|U06|Ps2Seq~12, MSX, 1
instance = comp, \emsx|U06|Ps2Seq~13\, emsx|U06|Ps2Seq~13, MSX, 1
instance = comp, \emsx|U06|Ps2Seq~15\, emsx|U06|Ps2Seq~15, MSX, 1
instance = comp, \emsx|U06|Ps2Seq.Ps2Stop\, emsx|U06|Ps2Seq.Ps2Stop, MSX, 1
instance = comp, \emsx|U06|Ps2Seq~16\, emsx|U06|Ps2Seq~16, MSX, 1
instance = comp, \emsx|U06|Ps2Seq.Ps2Idle\, emsx|U06|Ps2Seq.Ps2Idle, MSX, 1
instance = comp, \emsx|U06|pPs2Dat~1\, emsx|U06|pPs2Dat~1, MSX, 1
instance = comp, \emsx|U06|pPs2Dat~0\, emsx|U06|pPs2Dat~0, MSX, 1
instance = comp, \emsx|U06|pPs2Dat~en\, emsx|U06|pPs2Dat~en, MSX, 1
instance = comp, \emsx|U06|pPs2Dat~reg0feeder\, emsx|U06|pPs2Dat~reg0feeder, MSX, 1
instance = comp, \emsx|U06|pPs2Dat~reg0\, emsx|U06|pPs2Dat~reg0, MSX, 1
instance = comp, \emsx|U06|Ps2Dat[7]~13\, emsx|U06|Ps2Dat[7]~13, MSX, 1
instance = comp, \emsx|U06|Ps2Dat[7]~14\, emsx|U06|Ps2Dat[7]~14, MSX, 1
instance = comp, \emsx|U06|Ps2Dat[7]~15\, emsx|U06|Ps2Dat[7]~15, MSX, 1
instance = comp, \emsx|U06|Ps2Dat[7]\, emsx|U06|Ps2Dat[7], MSX, 1
instance = comp, \emsx|U06|Ps2Dat~17\, emsx|U06|Ps2Dat~17, MSX, 1
instance = comp, \emsx|U06|Ps2Dat[1]~8\, emsx|U06|Ps2Dat[1]~8, MSX, 1
instance = comp, \emsx|U06|Ps2Dat~12\, emsx|U06|Ps2Dat~12, MSX, 1
instance = comp, \emsx|U06|Ps2Dat[5]\, emsx|U06|Ps2Dat[5], MSX, 1
instance = comp, \emsx|U06|Ps2Dat~11\, emsx|U06|Ps2Dat~11, MSX, 1
instance = comp, \emsx|U06|Ps2Dat[4]\, emsx|U06|Ps2Dat[4], MSX, 1
instance = comp, \emsx|U06|Ps2Dat~10\, emsx|U06|Ps2Dat~10, MSX, 1
instance = comp, \emsx|U06|Ps2Dat[3]\, emsx|U06|Ps2Dat[3], MSX, 1
instance = comp, \emsx|U06|Ps2Dat~18\, emsx|U06|Ps2Dat~18, MSX, 1
instance = comp, \emsx|U06|Ps2Dat[2]\, emsx|U06|Ps2Dat[2], MSX, 1
instance = comp, \emsx|U06|Ps2Dat~16\, emsx|U06|Ps2Dat~16, MSX, 1
instance = comp, \emsx|U06|Ps2Dat[1]\, emsx|U06|Ps2Dat[1], MSX, 1
instance = comp, \emsx|U06|Ps2Chg~1\, emsx|U06|Ps2Chg~1, MSX, 1
instance = comp, \emsx|U06|Equal16~0\, emsx|U06|Equal16~0, MSX, 1
instance = comp, \emsx|U06|Ps2Dat~7\, emsx|U06|Ps2Dat~7, MSX, 1
instance = comp, \emsx|U06|Ps2Dat[0]\, emsx|U06|Ps2Dat[0], MSX, 1
instance = comp, \emsx|U06|Equal4~0\, emsx|U06|Equal4~0, MSX, 1
instance = comp, \emsx|U06|Equal18~0\, emsx|U06|Equal18~0, MSX, 1
instance = comp, \emsx|U06|process_0~6\, emsx|U06|process_0~6, MSX, 1
instance = comp, \emsx|U06|Equal16~1\, emsx|U06|Equal16~1, MSX, 1
instance = comp, \emsx|U06|Equal17~0\, emsx|U06|Equal17~0, MSX, 1
instance = comp, \emsx|U06|Ps2Chg~2\, emsx|U06|Ps2Chg~2, MSX, 1
instance = comp, \emsx|U06|Ps2xE0~1\, emsx|U06|Ps2xE0~1, MSX, 1
instance = comp, \emsx|U06|Ps2Chg~3\, emsx|U06|Ps2Chg~3, MSX, 1
instance = comp, \emsx|U06|Ps2Chg~4\, emsx|U06|Ps2Chg~4, MSX, 1
instance = comp, \emsx|U06|Ps2Chg\, emsx|U06|Ps2Chg, MSX, 1
instance = comp, \emsx|U06|Selector25~0\, emsx|U06|Selector25~0, MSX, 1
instance = comp, \emsx|U06|MtxSeq.MtxIdle~feeder\, emsx|U06|MtxSeq.MtxIdle~feeder, MSX, 1
instance = comp, \emsx|U06|MtxSeq.MtxIdle\, emsx|U06|MtxSeq.MtxIdle, MSX, 1
instance = comp, \emsx|U35|Mux21~0\, emsx|U35|Mux21~0, MSX, 1
instance = comp, \emsx|U35|swioKmap~1\, emsx|U35|swioKmap~1, MSX, 1
instance = comp, \emsx|U35|swioKmap~0\, emsx|U35|swioKmap~0, MSX, 1
instance = comp, \emsx|PpiPortC~9\, emsx|PpiPortC~9, MSX, 1
instance = comp, \emsx|U35|swioKmap~2\, emsx|U35|swioKmap~2, MSX, 1
instance = comp, \emsx|U35|swioKmap~3\, emsx|U35|swioKmap~3, MSX, 1
instance = comp, \emsx|U35|Mux57~0\, emsx|U35|Mux57~0, MSX, 1
instance = comp, \emsx|U35|extclk3m~0\, emsx|U35|extclk3m~0, MSX, 1
instance = comp, \emsx|U35|Mux12~11\, emsx|U35|Mux12~11, MSX, 1
instance = comp, \emsx|U35|swioKmap~4\, emsx|U35|swioKmap~4, MSX, 1
instance = comp, \emsx|U35|swioKmap~5\, emsx|U35|swioKmap~5, MSX, 1
instance = comp, \emsx|U35|swioKmap~reg0\, emsx|U35|swioKmap~reg0, MSX, 1
instance = comp, \emsx|Kmap\, emsx|Kmap, MSX, 1
instance = comp, \emsx|U06|Selector1~0\, emsx|U06|Selector1~0, MSX, 1
instance = comp, \emsx|U06|MtxSeq.MtxSettle\, emsx|U06|MtxSeq.MtxSettle, MSX, 1
instance = comp, \emsx|U06|MtxSeq.MtxClean~feeder\, emsx|U06|MtxSeq.MtxClean~feeder, MSX, 1
instance = comp, \emsx|U06|MtxSeq.MtxClean\, emsx|U06|MtxSeq.MtxClean, MSX, 1
instance = comp, \emsx|U06|Selector3~0\, emsx|U06|Selector3~0, MSX, 1
instance = comp, \emsx|U06|MtxSeq.MtxRead\, emsx|U06|MtxSeq.MtxRead, MSX, 1
instance = comp, \emsx|U06|MtxSeq.MtxWrite\, emsx|U06|MtxSeq.MtxWrite, MSX, 1
instance = comp, \emsx|U06|MtxSeq.MtxEnd\, emsx|U06|MtxSeq.MtxEnd, MSX, 1
instance = comp, \emsx|U06|Ps2xE0~2\, emsx|U06|Ps2xE0~2, MSX, 1
instance = comp, \emsx|U06|Ps2xE0~3\, emsx|U06|Ps2xE0~3, MSX, 1
instance = comp, \emsx|U06|Ps2xE0\, emsx|U06|Ps2xE0, MSX, 1
instance = comp, \emsx|U06|Ps2xE0~0\, emsx|U06|Ps2xE0~0, MSX, 1
instance = comp, \emsx|U06|process_0~1\, emsx|U06|process_0~1, MSX, 1
instance = comp, \emsx|U06|process_0~2\, emsx|U06|process_0~2, MSX, 1
instance = comp, \emsx|U06|Ps2Chg~0\, emsx|U06|Ps2Chg~0, MSX, 1
instance = comp, \emsx|U06|Ps2brk~7\, emsx|U06|Ps2brk~7, MSX, 1
instance = comp, \emsx|U06|process_0~7\, emsx|U06|process_0~7, MSX, 1
instance = comp, \emsx|U06|process_0~14\, emsx|U06|process_0~14, MSX, 1
instance = comp, \emsx|U06|Ps2brk~6\, emsx|U06|Ps2brk~6, MSX, 1
instance = comp, \emsx|U06|Ps2brk~11\, emsx|U06|Ps2brk~11, MSX, 1
instance = comp, \emsx|U06|process_0~4\, emsx|U06|process_0~4, MSX, 1
instance = comp, \emsx|U06|process_0~10\, emsx|U06|process_0~10, MSX, 1
instance = comp, \emsx|U06|process_0~11\, emsx|U06|process_0~11, MSX, 1
instance = comp, \emsx|U06|process_0~8\, emsx|U06|process_0~8, MSX, 1
instance = comp, \emsx|U06|process_0~12\, emsx|U06|process_0~12, MSX, 1
instance = comp, \emsx|U06|Equal4~1\, emsx|U06|Equal4~1, MSX, 1
instance = comp, \emsx|U06|process_0~13\, emsx|U06|process_0~13, MSX, 1
instance = comp, \emsx|U06|process_0~5\, emsx|U06|process_0~5, MSX, 1
instance = comp, \emsx|U06|Ps2brk~10\, emsx|U06|Ps2brk~10, MSX, 1
instance = comp, \emsx|U06|Ps2brk~5\, emsx|U06|Ps2brk~5, MSX, 1
instance = comp, \emsx|U06|Ps2brk~8\, emsx|U06|Ps2brk~8, MSX, 1
instance = comp, \emsx|U06|Ps2brk~9\, emsx|U06|Ps2brk~9, MSX, 1
instance = comp, \emsx|U06|Ps2brk\, emsx|U06|Ps2brk, MSX, 1
instance = comp, \emsx|U06|Ps2brk~4\, emsx|U06|Ps2brk~4, MSX, 1
instance = comp, \emsx|U06|Ps2xE1~1\, emsx|U06|Ps2xE1~1, MSX, 1
instance = comp, \emsx|U06|Ps2xE1~2\, emsx|U06|Ps2xE1~2, MSX, 1
instance = comp, \emsx|U06|Ps2xE1~3\, emsx|U06|Ps2xE1~3, MSX, 1
instance = comp, \emsx|U06|Ps2xE1\, emsx|U06|Ps2xE1, MSX, 1
instance = comp, \emsx|U06|Ps2xE1~0\, emsx|U06|Ps2xE1~0, MSX, 1
instance = comp, \emsx|U06|process_0~0\, emsx|U06|process_0~0, MSX, 1
instance = comp, \emsx|U06|process_0~3\, emsx|U06|process_0~3, MSX, 1
instance = comp, \emsx|U06|oFkeys[5]~0\, emsx|U06|oFkeys[5]~0, MSX, 1
instance = comp, \emsx|U06|Ps2Dat[1]~9\, emsx|U06|Ps2Dat[1]~9, MSX, 1
instance = comp, \emsx|U06|Ps2Dat[6]\, emsx|U06|Ps2Dat[6], MSX, 1
instance = comp, \emsx|U06|Equal4~2\, emsx|U06|Equal4~2, MSX, 1
instance = comp, \emsx|U06|Ps2Skp[2]~3\, emsx|U06|Ps2Skp[2]~3, MSX, 1
instance = comp, \emsx|U06|Ps2Skp[0]~9\, emsx|U06|Ps2Skp[0]~9, MSX, 1
instance = comp, \emsx|U06|Ps2Skp[2]~7\, emsx|U06|Ps2Skp[2]~7, MSX, 1
instance = comp, \emsx|U06|Ps2Skp[2]~10\, emsx|U06|Ps2Skp[2]~10, MSX, 1
instance = comp, \emsx|U06|Ps2Skp[2]\, emsx|U06|Ps2Skp[2], MSX, 1
instance = comp, \emsx|U06|Ps2Skp[0]~4\, emsx|U06|Ps2Skp[0]~4, MSX, 1
instance = comp, \emsx|U06|Ps2Skp[0]\, emsx|U06|Ps2Skp[0], MSX, 1
instance = comp, \emsx|U06|Ps2Skp[1]~5\, emsx|U06|Ps2Skp[1]~5, MSX, 1
instance = comp, \emsx|U06|Ps2Skp[1]~6\, emsx|U06|Ps2Skp[1]~6, MSX, 1
instance = comp, \emsx|U06|Ps2Skp[1]\, emsx|U06|Ps2Skp[1], MSX, 1
instance = comp, \emsx|U06|Equal5~0\, emsx|U06|Equal5~0, MSX, 1
instance = comp, \emsx|U06|oFkeys[5]~3\, emsx|U06|oFkeys[5]~3, MSX, 1
instance = comp, \emsx|U06|oFkeys[7]~7\, emsx|U06|oFkeys[7]~7, MSX, 1
instance = comp, \emsx|U06|oFkeys[7]~8\, emsx|U06|oFkeys[7]~8, MSX, 1
instance = comp, \emsx|U06|oFkeys[7]\, emsx|U06|oFkeys[7], MSX, 1
instance = comp, \emsx|U06|process_0~16\, emsx|U06|process_0~16, MSX, 1
instance = comp, \emsx|U06|Scro~0\, emsx|U06|Scro~0, MSX, 1
instance = comp, \emsx|U06|Scro~reg0\, emsx|U06|Scro~reg0, MSX, 1
instance = comp, \emsx|ff_Scro~feeder\, emsx|ff_Scro~feeder, MSX, 1
instance = comp, \emsx|ff_Scro\, emsx|ff_Scro, MSX, 1
instance = comp, \emsx|U35|iSlt2_linear~1\, emsx|U35|iSlt2_linear~1, MSX, 1
instance = comp, \emsx|U35|Mux49~0\, emsx|U35|Mux49~0, MSX, 1
instance = comp, \emsx|U35|io43_id212~11\, emsx|U35|io43_id212~11, MSX, 1
instance = comp, \emsx|U35|io43_id212~12\, emsx|U35|io43_id212~12, MSX, 1
instance = comp, \emsx|U35|Mux50~0\, emsx|U35|Mux50~0, MSX, 1
instance = comp, \emsx|U35|Mux50~1\, emsx|U35|Mux50~1, MSX, 1
instance = comp, \emsx|U35|io43_id212~13\, emsx|U35|io43_id212~13, MSX, 1
instance = comp, \emsx|U35|io43_id212~14\, emsx|U35|io43_id212~14, MSX, 1
instance = comp, \emsx|U35|io43_id212~15\, emsx|U35|io43_id212~15, MSX, 1
instance = comp, \emsx|U35|io43_id212[4]~reg0\, emsx|U35|io43_id212[4]~reg0, MSX, 1
instance = comp, \emsx|U35|ff_dip_ack~3\, emsx|U35|ff_dip_ack~3, MSX, 1
instance = comp, \emsx|U35|ff_dip_ack~5\, emsx|U35|ff_dip_ack~5, MSX, 1
instance = comp, \emsx|U35|ff_dip_ack[4]~reg0\, emsx|U35|ff_dip_ack[4]~reg0, MSX, 1
instance = comp, \emsx|U35|ff_dip_ack~4\, emsx|U35|ff_dip_ack~4, MSX, 1
instance = comp, \emsx|U35|ff_dip_ack[5]~reg0\, emsx|U35|ff_dip_ack[5]~reg0, MSX, 1
instance = comp, \emsx|U35|iSlt2_linear~0\, emsx|U35|iSlt2_linear~0, MSX, 1
instance = comp, \emsx|U35|iSlt2_linear~2\, emsx|U35|iSlt2_linear~2, MSX, 1
instance = comp, \emsx|U35|Mux19~1\, emsx|U35|Mux19~1, MSX, 1
instance = comp, \emsx|U35|Mux19~0\, emsx|U35|Mux19~0, MSX, 1
instance = comp, \emsx|U35|Mux19~2\, emsx|U35|Mux19~2, MSX, 1
instance = comp, \emsx|U35|Mux19~6\, emsx|U35|Mux19~6, MSX, 1
instance = comp, \emsx|U35|Mux19~3\, emsx|U35|Mux19~3, MSX, 1
instance = comp, \emsx|U35|Mux19~7\, emsx|U35|Mux19~7, MSX, 1
instance = comp, \emsx|U35|Mux19~8\, emsx|U35|Mux19~8, MSX, 1
instance = comp, \emsx|U35|Mux19~10\, emsx|U35|Mux19~10, MSX, 1
instance = comp, \emsx|U35|iSlt2_linear~3\, emsx|U35|iSlt2_linear~3, MSX, 1
instance = comp, \emsx|U35|iSlt2_linear~reg0\, emsx|U35|iSlt2_linear~reg0, MSX, 1
instance = comp, \emsx|CpuAdr~4\, emsx|CpuAdr~4, MSX, 1
instance = comp, \emsx|CpuAdr~6\, emsx|CpuAdr~6, MSX, 1
instance = comp, \emsx|rom_extd~0\, emsx|rom_extd~0, MSX, 1
instance = comp, \emsx|rom_extd~1\, emsx|rom_extd~1, MSX, 1
instance = comp, \emsx|rom_free~0\, emsx|rom_free~0, MSX, 1
instance = comp, \emsx|rom_free~1\, emsx|rom_free~1, MSX, 1
instance = comp, \emsx|SdrAdr[10]~41\, emsx|SdrAdr[10]~41, MSX, 1
instance = comp, \emsx|RamReq~2\, emsx|RamReq~2, MSX, 1
instance = comp, \emsx|U03|ff_bank2[7]~6\, emsx|U03|ff_bank2[7]~6, MSX, 1
instance = comp, \emsx|U03|Decoder0~0\, emsx|U03|Decoder0~0, MSX, 1
instance = comp, \emsx|iSltMap~0\, emsx|iSltMap~0, MSX, 1
instance = comp, \emsx|iSltErm~2\, emsx|iSltErm~2, MSX, 1
instance = comp, \emsx|iSltErm~3\, emsx|iSltErm~3, MSX, 1
instance = comp, \emsx|ErmReq~2\, emsx|ErmReq~2, MSX, 1
instance = comp, \emsx|U31_2|Equal14~0\, emsx|U31_2|Equal14~0, MSX, 1
instance = comp, \emsx|U03|Decoder0~1\, emsx|U03|Decoder0~1, MSX, 1
instance = comp, \emsx|U03|ff_bank2[7]\, emsx|U03|ff_bank2[7], MSX, 1
instance = comp, \emsx|RamReq~3\, emsx|RamReq~3, MSX, 1
instance = comp, \emsx|iSltErm~6\, emsx|iSltErm~6, MSX, 1
instance = comp, \emsx|iSltErm~4\, emsx|iSltErm~4, MSX, 1
instance = comp, \emsx|U03|ff_bank3[7]~6\, emsx|U03|ff_bank3[7]~6, MSX, 1
instance = comp, \emsx|U03|Decoder0~2\, emsx|U03|Decoder0~2, MSX, 1
instance = comp, \emsx|U03|Decoder0~3\, emsx|U03|Decoder0~3, MSX, 1
instance = comp, \emsx|U03|ff_bank3[7]\, emsx|U03|ff_bank3[7], MSX, 1
instance = comp, \emsx|RamReq~4\, emsx|RamReq~4, MSX, 1
instance = comp, \emsx|rom_main~1\, emsx|rom_main~1, MSX, 1
instance = comp, \emsx|rom_main~0\, emsx|rom_main~0, MSX, 1
instance = comp, \emsx|rom_xbas~0\, emsx|rom_xbas~0, MSX, 1
instance = comp, \emsx|rom_xbas~1\, emsx|rom_xbas~1, MSX, 1
instance = comp, \emsx|CpuAdr~3\, emsx|CpuAdr~3, MSX, 1
instance = comp, \emsx|RamReq~5\, emsx|RamReq~5, MSX, 1
instance = comp, \emsx|VdpReq~0\, emsx|VdpReq~0, MSX, 1
instance = comp, \emsx|process_28~0\, emsx|process_28~0, MSX, 1
instance = comp, \emsx|RamReq~0\, emsx|RamReq~0, MSX, 1
instance = comp, \emsx|iSltLin1~0\, emsx|iSltLin1~0, MSX, 1
instance = comp, \emsx|iSltScc1~0\, emsx|iSltScc1~0, MSX, 1
instance = comp, \emsx|U31_1|SccModeB[4]~1\, emsx|U31_1|SccModeB[4]~1, MSX, 1
instance = comp, \emsx|U31_2|DecSccB~0\, emsx|U31_2|DecSccB~0, MSX, 1
instance = comp, \emsx|U31_1|SccBank3[7]~5\, emsx|U31_1|SccBank3[7]~5, MSX, 1
instance = comp, \emsx|U31_1|SccModeA[4]~0\, emsx|U31_1|SccModeA[4]~0, MSX, 1
instance = comp, \emsx|U31_1|SccModeB[5]_NEW44\, emsx|U31_1|SccModeB[5]_NEW44, MSX, 1
instance = comp, \emsx|U31_1|SccModeB[5]~feeder\, emsx|U31_1|SccModeB[5]~feeder, MSX, 1
instance = comp, \emsx|U31_1|SccModeB[5]\, emsx|U31_1|SccModeB[5], MSX, 1
instance = comp, \emsx|U31_1|process_1~6\, emsx|U31_1|process_1~6, MSX, 1
instance = comp, \emsx|U31_1|SccModeA[4]\, emsx|U31_1|SccModeA[4], MSX, 1
instance = comp, \emsx|U31_1|SccModeA[6]~1\, emsx|U31_1|SccModeA[6]~1, MSX, 1
instance = comp, \emsx|U31_1|SccModeA[6]\, emsx|U31_1|SccModeA[6], MSX, 1
instance = comp, \emsx|U31_2|Equal12~0\, emsx|U31_2|Equal12~0, MSX, 1
instance = comp, \emsx|U31_1|process_1~0\, emsx|U31_1|process_1~0, MSX, 1
instance = comp, \emsx|U31_1|process_1~5\, emsx|U31_1|process_1~5, MSX, 1
instance = comp, \emsx|U31_1|SccBank3[7]\, emsx|U31_1|SccBank3[7], MSX, 1
instance = comp, \emsx|U31_1|DecSccB\, emsx|U31_1|DecSccB, MSX, 1
instance = comp, \emsx|U31_1|SccBank2[0]~feeder\, emsx|U31_1|SccBank2[0]~feeder, MSX, 1
instance = comp, \emsx|U31_1|SccBank2[0]\, emsx|U31_1|SccBank2[0], MSX, 1
instance = comp, \emsx|U31_2|DecSccA~0\, emsx|U31_2|DecSccA~0, MSX, 1
instance = comp, \emsx|U31_1|process_1~4\, emsx|U31_1|process_1~4, MSX, 1
instance = comp, \emsx|U31_1|SccBank2[0]_NEW40\, emsx|U31_1|SccBank2[0]_NEW40, MSX, 1
instance = comp, \emsx|U31_1|SccBank2[1]~feeder\, emsx|U31_1|SccBank2[1]~feeder, MSX, 1
instance = comp, \emsx|U31_1|SccBank2[1]\, emsx|U31_1|SccBank2[1], MSX, 1
instance = comp, \emsx|U31_1|SccBank2[1]_NEW42\, emsx|U31_1|SccBank2[1]_NEW42, MSX, 1
instance = comp, \emsx|U31_1|DecSccA~1\, emsx|U31_1|DecSccA~1, MSX, 1
instance = comp, \emsx|U31_1|DecSccA~1_NEW_REG54\, emsx|U31_1|DecSccA~1_NEW_REG54, MSX, 1
instance = comp, \emsx|U31_1|DecSccA~0\, emsx|U31_1|DecSccA~0, MSX, 1
instance = comp, \emsx|U31_1|DecSccA~0_NEW_REG0\, emsx|U31_1|DecSccA~0_NEW_REG0, MSX, 1
instance = comp, \emsx|U31_1|DecSccA~2\, emsx|U31_1|DecSccA~2, MSX, 1
instance = comp, \emsx|U31_1|SccSel[1]~5\, emsx|U31_1|SccSel[1]~5, MSX, 1
instance = comp, \emsx|U31_1|process_1~1\, emsx|U31_1|process_1~1, MSX, 1
instance = comp, \emsx|U31_2|Equal13~0\, emsx|U31_2|Equal13~0, MSX, 1
instance = comp, \emsx|U31_1|process_1~7\, emsx|U31_1|process_1~7, MSX, 1
instance = comp, \emsx|U31_1|process_1~8\, emsx|U31_1|process_1~8, MSX, 1
instance = comp, \emsx|U31_1|SccModeB[4]\, emsx|U31_1|SccModeB[4], MSX, 1
instance = comp, \emsx|U31_1|SccSel~1\, emsx|U31_1|SccSel~1, MSX, 1
instance = comp, \emsx|U31_1|SccSel~2\, emsx|U31_1|SccSel~2, MSX, 1
instance = comp, \emsx|U31_1|SccSel~3\, emsx|U31_1|SccSel~3, MSX, 1
instance = comp, \emsx|U31_2|SccSel~10\, emsx|U31_2|SccSel~10, MSX, 1
instance = comp, \emsx|U31_1|SccSel~0\, emsx|U31_1|SccSel~0, MSX, 1
instance = comp, \emsx|U31_1|SccSel~4\, emsx|U31_1|SccSel~4, MSX, 1
instance = comp, \emsx|RamReq~1\, emsx|RamReq~1, MSX, 1
instance = comp, \emsx|RamReq~6\, emsx|RamReq~6, MSX, 1
instance = comp, \emsx|RamReq~7\, emsx|RamReq~7, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_VIDEO_DL_CLK\, emsx|U20|U_SSG|FF_VIDEO_DL_CLK, MSX, 1
instance = comp, \emsx|RamAck~0\, emsx|RamAck~0, MSX, 1
instance = comp, \emsx|RamAck\, emsx|RamAck, MSX, 1
instance = comp, \emsx|ack~6\, emsx|ack~6, MSX, 1
instance = comp, \emsx|U31_1|flag~0\, emsx|U31_1|flag~0, MSX, 1
instance = comp, \emsx|U31_1|flag~1\, emsx|U31_1|flag~1, MSX, 1
instance = comp, \emsx|U31_1|flag~2\, emsx|U31_1|flag~2, MSX, 1
instance = comp, \emsx|U31_1|flag\, emsx|U31_1|flag, MSX, 1
instance = comp, \emsx|U31_1|WavCpy~0\, emsx|U31_1|WavCpy~0, MSX, 1
instance = comp, \emsx|U31_1|WavCpy\, emsx|U31_1|WavCpy, MSX, 1
instance = comp, \emsx|U31_1|WavReq~0\, emsx|U31_1|WavReq~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_req_dl\, emsx|U31_1|SccCh|ff_req_dl, MSX, 1
instance = comp, \emsx|ack~5\, emsx|ack~5, MSX, 1
instance = comp, \emsx|U31_2|process_1~0\, emsx|U31_2|process_1~0, MSX, 1
instance = comp, \emsx|U31_2|process_1~4\, emsx|U31_2|process_1~4, MSX, 1
instance = comp, \emsx|U31_2|SccModeA[6]~3\, emsx|U31_2|SccModeA[6]~3, MSX, 1
instance = comp, \emsx|U31_2|SccModeA[4]~2\, emsx|U31_2|SccModeA[4]~2, MSX, 1
instance = comp, \emsx|U31_2|SccModeA[4]~feeder\, emsx|U31_2|SccModeA[4]~feeder, MSX, 1
instance = comp, \emsx|U31_2|SccModeA[4]\, emsx|U31_2|SccModeA[4], MSX, 1
instance = comp, \emsx|U31_2|SccModeB[5]~0\, emsx|U31_2|SccModeB[5]~0, MSX, 1
instance = comp, \emsx|U31_2|SccModeB[5]~1\, emsx|U31_2|SccModeB[5]~1, MSX, 1
instance = comp, \emsx|U31_2|SccModeB[5]_NEW52\, emsx|U31_2|SccModeB[5]_NEW52, MSX, 1
instance = comp, \emsx|U31_2|SccModeB[5]\, emsx|U31_2|SccModeB[5], MSX, 1
instance = comp, \emsx|U31_2|SccModeA[6]~0\, emsx|U31_2|SccModeA[6]~0, MSX, 1
instance = comp, \emsx|U31_2|SccModeA[6]~1\, emsx|U31_2|SccModeA[6]~1, MSX, 1
instance = comp, \emsx|U31_2|SccModeA[6]\, emsx|U31_2|SccModeA[6], MSX, 1
instance = comp, \emsx|U31_2|process_1~5\, emsx|U31_2|process_1~5, MSX, 1
instance = comp, \emsx|U31_2|SccBank0~8\, emsx|U31_2|SccBank0~8, MSX, 1
instance = comp, \emsx|U31_2|SccBank0[7]~13\, emsx|U31_2|SccBank0[7]~13, MSX, 1
instance = comp, \emsx|U31_2|SccBank0[7]\, emsx|U31_2|SccBank0[7], MSX, 1
instance = comp, \emsx|U31_2|SccSel~3\, emsx|U31_2|SccSel~3, MSX, 1
instance = comp, \emsx|U31_2|process_1~1\, emsx|U31_2|process_1~1, MSX, 1
instance = comp, \emsx|U31_2|process_1~3\, emsx|U31_2|process_1~3, MSX, 1
instance = comp, \emsx|U31_2|SccBank3~6\, emsx|U31_2|SccBank3~6, MSX, 1
instance = comp, \emsx|U31_2|SccBank3~7\, emsx|U31_2|SccBank3~7, MSX, 1
instance = comp, \emsx|U31_2|SccBank3[7]~9\, emsx|U31_2|SccBank3[7]~9, MSX, 1
instance = comp, \emsx|U31_2|SccBank3[7]\, emsx|U31_2|SccBank3[7], MSX, 1
instance = comp, \emsx|U31_2|process_1~2\, emsx|U31_2|process_1~2, MSX, 1
instance = comp, \emsx|U31_2|SccBank2~6\, emsx|U31_2|SccBank2~6, MSX, 1
instance = comp, \emsx|U31_2|SccBank2[7]~14\, emsx|U31_2|SccBank2[7]~14, MSX, 1
instance = comp, \emsx|U31_2|SccBank2[7]\, emsx|U31_2|SccBank2[7], MSX, 1
instance = comp, \emsx|U31_2|SccSel~4\, emsx|U31_2|SccSel~4, MSX, 1
instance = comp, \emsx|U31_2|SccSel~5\, emsx|U31_2|SccSel~5, MSX, 1
instance = comp, \emsx|U31_2|SccModeB[4]~2\, emsx|U31_2|SccModeB[4]~2, MSX, 1
instance = comp, \emsx|U31_2|SccModeB[4]\, emsx|U31_2|SccModeB[4], MSX, 1
instance = comp, \emsx|U31_2|SccSel~11\, emsx|U31_2|SccSel~11, MSX, 1
instance = comp, \emsx|U31_2|SccSel~7\, emsx|U31_2|SccSel~7, MSX, 1
instance = comp, \emsx|U31_2|DecSccB\, emsx|U31_2|DecSccB, MSX, 1
instance = comp, \emsx|U31_2|SccSel~8\, emsx|U31_2|SccSel~8, MSX, 1
instance = comp, \emsx|U31_2|SccBank2[1]\, emsx|U31_2|SccBank2[1], MSX, 1
instance = comp, \emsx|U31_2|SccBank2~7\, emsx|U31_2|SccBank2~7, MSX, 1
instance = comp, \emsx|U31_2|SccBank2[1]_NEW50\, emsx|U31_2|SccBank2[1]_NEW50, MSX, 1
instance = comp, \emsx|U31_2|SccBank2~5\, emsx|U31_2|SccBank2~5, MSX, 1
instance = comp, \emsx|U31_2|SccBank2[0]\, emsx|U31_2|SccBank2[0], MSX, 1
instance = comp, \emsx|U31_2|SccBank2[0]_NEW46\, emsx|U31_2|SccBank2[0]_NEW46, MSX, 1
instance = comp, \emsx|U31_2|SccBank2[6]~10\, emsx|U31_2|SccBank2[6]~10, MSX, 1
instance = comp, \emsx|U31_2|SccBank2[2]\, emsx|U31_2|SccBank2[2], MSX, 1
instance = comp, \emsx|U31_2|SccBank2[6]~8\, emsx|U31_2|SccBank2[6]~8, MSX, 1
instance = comp, \emsx|U31_2|SccBank2~9\, emsx|U31_2|SccBank2~9, MSX, 1
instance = comp, \emsx|U31_2|SccBank2[2]_NEW48\, emsx|U31_2|SccBank2[2]_NEW48, MSX, 1
instance = comp, \emsx|U31_2|DecSccA~1\, emsx|U31_2|DecSccA~1, MSX, 1
instance = comp, \emsx|U31_2|DecSccA~1_NEW_REG56\, emsx|U31_2|DecSccA~1_NEW_REG56, MSX, 1
instance = comp, \emsx|U31_2|SccBank2~11\, emsx|U31_2|SccBank2~11, MSX, 1
instance = comp, \emsx|U31_2|SccBank2~13\, emsx|U31_2|SccBank2~13, MSX, 1
instance = comp, \emsx|U31_2|SccBank2~12\, emsx|U31_2|SccBank2~12, MSX, 1
instance = comp, \emsx|U31_2|DecSccA~2\, emsx|U31_2|DecSccA~2, MSX, 1
instance = comp, \emsx|U31_2|DecSccA~2_NEW_REG2\, emsx|U31_2|DecSccA~2_NEW_REG2, MSX, 1
instance = comp, \emsx|U31_2|DecSccA~3\, emsx|U31_2|DecSccA~3, MSX, 1
instance = comp, \emsx|U31_2|SccSel~6\, emsx|U31_2|SccSel~6, MSX, 1
instance = comp, \emsx|U31_2|SccSel~9\, emsx|U31_2|SccSel~9, MSX, 1
instance = comp, \emsx|U31_2|SccSel~2\, emsx|U31_2|SccSel~2, MSX, 1
instance = comp, \emsx|U31_2|SccSel~12\, emsx|U31_2|SccSel~12, MSX, 1
instance = comp, \emsx|ack~2\, emsx|ack~2, MSX, 1
instance = comp, \user_io|status[2]~feeder\, user_io|status[2]~feeder, MSX, 1
instance = comp, \user_io|status[2]\, user_io|status[2], MSX, 1
instance = comp, \dipsw[0]~1\, dipsw[0]~1, MSX, 1
instance = comp, \dipsw[0]\, dipsw[0], MSX, 1
instance = comp, \emsx|ff_dip_req[0]~feeder\, emsx|ff_dip_req[0]~feeder, MSX, 1
instance = comp, \emsx|ff_dip_req[0]\, emsx|ff_dip_req[0], MSX, 1
instance = comp, \emsx|U35|io42_id212~3\, emsx|U35|io42_id212~3, MSX, 1
instance = comp, \emsx|U35|io42_id212~7\, emsx|U35|io42_id212~7, MSX, 1
instance = comp, \emsx|U35|Mux12~0\, emsx|U35|Mux12~0, MSX, 1
instance = comp, \emsx|U35|Mux12~1\, emsx|U35|Mux12~1, MSX, 1
instance = comp, \emsx|U35|Mux54~5\, emsx|U35|Mux54~5, MSX, 1
instance = comp, \emsx|U35|Mux54~6\, emsx|U35|Mux54~6, MSX, 1
instance = comp, \emsx|U35|Mux54~4\, emsx|U35|Mux54~4, MSX, 1
instance = comp, \emsx|U35|io43_id212~1\, emsx|U35|io43_id212~1, MSX, 1
instance = comp, \emsx|U35|io43_id212~0\, emsx|U35|io43_id212~0, MSX, 1
instance = comp, \emsx|U35|io43_id212~2\, emsx|U35|io43_id212~2, MSX, 1
instance = comp, \emsx|U35|io43_id212~3\, emsx|U35|io43_id212~3, MSX, 1
instance = comp, \emsx|U35|io43_id212~4\, emsx|U35|io43_id212~4, MSX, 1
instance = comp, \emsx|U35|io43_id212[0]~reg0\, emsx|U35|io43_id212[0]~reg0, MSX, 1
instance = comp, \emsx|U35|Mux77~0\, emsx|U35|Mux77~0, MSX, 1
instance = comp, \emsx|U35|ff_dip_ack~1\, emsx|U35|ff_dip_ack~1, MSX, 1
instance = comp, \emsx|U35|ff_dip_ack~2\, emsx|U35|ff_dip_ack~2, MSX, 1
instance = comp, \emsx|U35|ff_dip_ack[0]~reg0\, emsx|U35|ff_dip_ack[0]~reg0, MSX, 1
instance = comp, \emsx|U35|io42_id212~4\, emsx|U35|io42_id212~4, MSX, 1
instance = comp, \emsx|U35|Mux23~0\, emsx|U35|Mux23~0, MSX, 1
instance = comp, \emsx|U35|Mux5~0\, emsx|U35|Mux5~0, MSX, 1
instance = comp, \emsx|U35|extclk3m~4\, emsx|U35|extclk3m~4, MSX, 1
instance = comp, \emsx|U35|extclk3m~1\, emsx|U35|extclk3m~1, MSX, 1
instance = comp, \emsx|U35|extclk3m~2\, emsx|U35|extclk3m~2, MSX, 1
instance = comp, \emsx|U35|extclk3m~3\, emsx|U35|extclk3m~3, MSX, 1
instance = comp, \emsx|U35|extclk3m~5\, emsx|U35|extclk3m~5, MSX, 1
instance = comp, \emsx|U35|extclk3m~reg0feeder\, emsx|U35|extclk3m~reg0feeder, MSX, 1
instance = comp, \emsx|U35|extclk3m~reg0\, emsx|U35|extclk3m~reg0, MSX, 1
instance = comp, \emsx|U35|io42_id212~5\, emsx|U35|io42_id212~5, MSX, 1
instance = comp, \emsx|U35|Mux5~5\, emsx|U35|Mux5~5, MSX, 1
instance = comp, \emsx|U35|Mux5~6\, emsx|U35|Mux5~6, MSX, 1
instance = comp, \emsx|U35|Mux5~7\, emsx|U35|Mux5~7, MSX, 1
instance = comp, \emsx|U35|Mux5~8\, emsx|U35|Mux5~8, MSX, 1
instance = comp, \emsx|U35|Mux5~9\, emsx|U35|Mux5~9, MSX, 1
instance = comp, \emsx|U35|tPanaRedir~0\, emsx|U35|tPanaRedir~0, MSX, 1
instance = comp, \emsx|U35|tPanaRedir~1\, emsx|U35|tPanaRedir~1, MSX, 1
instance = comp, \emsx|U35|tPanaRedir~reg0feeder\, emsx|U35|tPanaRedir~reg0feeder, MSX, 1
instance = comp, \emsx|U35|tPanaRedir~reg0\, emsx|U35|tPanaRedir~reg0, MSX, 1
instance = comp, \emsx|U35|Equal17~0\, emsx|U35|Equal17~0, MSX, 1
instance = comp, \emsx|U35|process_0~3\, emsx|U35|process_0~3, MSX, 1
instance = comp, \emsx|U35|io42_id212~6\, emsx|U35|io42_id212~6, MSX, 1
instance = comp, \emsx|U35|Mux12~2\, emsx|U35|Mux12~2, MSX, 1
instance = comp, \emsx|U35|Mux12~6\, emsx|U35|Mux12~6, MSX, 1
instance = comp, \emsx|U35|Mux12~7\, emsx|U35|Mux12~7, MSX, 1
instance = comp, \emsx|U35|Mux12~8\, emsx|U35|Mux12~8, MSX, 1
instance = comp, \emsx|U35|Mux12~9\, emsx|U35|Mux12~9, MSX, 1
instance = comp, \emsx|U35|Mux12~3\, emsx|U35|Mux12~3, MSX, 1
instance = comp, \emsx|U35|Mux12~4\, emsx|U35|Mux12~4, MSX, 1
instance = comp, \emsx|U35|Mux12~5\, emsx|U35|Mux12~5, MSX, 1
instance = comp, \emsx|U35|Mux12~10\, emsx|U35|Mux12~10, MSX, 1
instance = comp, \emsx|U35|io42_id212~8\, emsx|U35|io42_id212~8, MSX, 1
instance = comp, \emsx|U35|io42_id212~9\, emsx|U35|io42_id212~9, MSX, 1
instance = comp, \emsx|U35|io42_id212~10\, emsx|U35|io42_id212~10, MSX, 1
instance = comp, \emsx|U35|io42_id212[0]~reg0\, emsx|U35|io42_id212[0]~reg0, MSX, 1
instance = comp, \emsx|w_10hz_d0\, emsx|w_10hz_d0, MSX, 1
instance = comp, \emsx|w_10hz_lfsr[0]\, emsx|w_10hz_lfsr[0], MSX, 1
instance = comp, \emsx|w_10hz_lfsr[1]\, emsx|w_10hz_lfsr[1], MSX, 1
instance = comp, \emsx|w_10hz_lfsr~0\, emsx|w_10hz_lfsr~0, MSX, 1
instance = comp, \emsx|w_10hz_lfsr[2]\, emsx|w_10hz_lfsr[2], MSX, 1
instance = comp, \emsx|w_10hz_lfsr[3]~feeder\, emsx|w_10hz_lfsr[3]~feeder, MSX, 1
instance = comp, \emsx|w_10hz_lfsr[3]\, emsx|w_10hz_lfsr[3], MSX, 1
instance = comp, \emsx|w_10hz_lfsr~3\, emsx|w_10hz_lfsr~3, MSX, 1
instance = comp, \emsx|w_10hz_lfsr[4]\, emsx|w_10hz_lfsr[4], MSX, 1
instance = comp, \emsx|w_10hz_lfsr[5]\, emsx|w_10hz_lfsr[5], MSX, 1
instance = comp, \emsx|w_10hz_lfsr~1\, emsx|w_10hz_lfsr~1, MSX, 1
instance = comp, \emsx|w_10hz_lfsr[6]\, emsx|w_10hz_lfsr[6], MSX, 1
instance = comp, \emsx|w_10hz_lfsr~2\, emsx|w_10hz_lfsr~2, MSX, 1
instance = comp, \emsx|w_10hz_lfsr[7]\, emsx|w_10hz_lfsr[7], MSX, 1
instance = comp, \emsx|w_10hz_lfsr~4\, emsx|w_10hz_lfsr~4, MSX, 1
instance = comp, \emsx|w_10hz_lfsr[8]\, emsx|w_10hz_lfsr[8], MSX, 1
instance = comp, \emsx|w_10hz_lfsr~5\, emsx|w_10hz_lfsr~5, MSX, 1
instance = comp, \emsx|w_10hz_lfsr[9]\, emsx|w_10hz_lfsr[9], MSX, 1
instance = comp, \emsx|w_10hz_lfsr[10]\, emsx|w_10hz_lfsr[10], MSX, 1
instance = comp, \emsx|w_10hz_lfsr[11]\, emsx|w_10hz_lfsr[11], MSX, 1
instance = comp, \emsx|w_10hz_lfsr[12]\, emsx|w_10hz_lfsr[12], MSX, 1
instance = comp, \emsx|w_10hz_lfsr[13]~feeder\, emsx|w_10hz_lfsr[13]~feeder, MSX, 1
instance = comp, \emsx|w_10hz_lfsr[13]\, emsx|w_10hz_lfsr[13], MSX, 1
instance = comp, \emsx|w_10hz_lfsr[14]\, emsx|w_10hz_lfsr[14], MSX, 1
instance = comp, \emsx|w_10hz_lfsr~6\, emsx|w_10hz_lfsr~6, MSX, 1
instance = comp, \emsx|w_10hz_lfsr[15]\, emsx|w_10hz_lfsr[15], MSX, 1
instance = comp, \emsx|w_10hz_lfsr~7\, emsx|w_10hz_lfsr~7, MSX, 1
instance = comp, \emsx|w_10hz_lfsr[16]\, emsx|w_10hz_lfsr[16], MSX, 1
instance = comp, \emsx|w_10hz_lfsr~8\, emsx|w_10hz_lfsr~8, MSX, 1
instance = comp, \emsx|w_10hz_lfsr[17]\, emsx|w_10hz_lfsr[17], MSX, 1
instance = comp, \emsx|w_10hz_lfsr~9\, emsx|w_10hz_lfsr~9, MSX, 1
instance = comp, \emsx|w_10hz_lfsr[18]\, emsx|w_10hz_lfsr[18], MSX, 1
instance = comp, \emsx|w_10hz_lfsr[19]\, emsx|w_10hz_lfsr[19], MSX, 1
instance = comp, \emsx|w_10hz_lfsr[20]~feeder\, emsx|w_10hz_lfsr[20]~feeder, MSX, 1
instance = comp, \emsx|w_10hz_lfsr[20]\, emsx|w_10hz_lfsr[20], MSX, 1
instance = comp, \emsx|w_10hz_lfsr[21]~feeder\, emsx|w_10hz_lfsr[21]~feeder, MSX, 1
instance = comp, \emsx|w_10hz_lfsr[21]\, emsx|w_10hz_lfsr[21], MSX, 1
instance = comp, \emsx|Equal20~5\, emsx|Equal20~5, MSX, 1
instance = comp, \emsx|Equal20~2\, emsx|Equal20~2, MSX, 1
instance = comp, \emsx|Equal20~1\, emsx|Equal20~1, MSX, 1
instance = comp, \emsx|Equal20~0\, emsx|Equal20~0, MSX, 1
instance = comp, \emsx|Equal20~3\, emsx|Equal20~3, MSX, 1
instance = comp, \emsx|Equal20~4\, emsx|Equal20~4, MSX, 1
instance = comp, \emsx|Equal20~6\, emsx|Equal20~6, MSX, 1
instance = comp, \emsx|U35|WarmMSXlogo~1\, emsx|U35|WarmMSXlogo~1, MSX, 1
instance = comp, \emsx|U35|WarmMSXlogo~4\, emsx|U35|WarmMSXlogo~4, MSX, 1
instance = comp, \emsx|U35|WarmMSXlogo~2\, emsx|U35|WarmMSXlogo~2, MSX, 1
instance = comp, \emsx|U35|WarmMSXlogo~3\, emsx|U35|WarmMSXlogo~3, MSX, 1
instance = comp, \emsx|U35|WarmMSXlogo~5\, emsx|U35|WarmMSXlogo~5, MSX, 1
instance = comp, \emsx|U35|WarmMSXlogo~reg0\, emsx|U35|WarmMSXlogo~reg0, MSX, 1
instance = comp, \emsx|U35|LastRst_sta~0\, emsx|U35|LastRst_sta~0, MSX, 1
instance = comp, \emsx|U35|LastRst_sta~1\, emsx|U35|LastRst_sta~1, MSX, 1
instance = comp, \emsx|U35|LastRst_sta~reg0\, emsx|U35|LastRst_sta~reg0, MSX, 1
instance = comp, \emsx|process_7~1\, emsx|process_7~1, MSX, 1
instance = comp, \emsx|LogoRstCnt[5]~6\, emsx|LogoRstCnt[5]~6, MSX, 1
instance = comp, \emsx|LogoRstCnt[0]~8\, emsx|LogoRstCnt[0]~8, MSX, 1
instance = comp, \emsx|LogoRstCnt[0]\, emsx|LogoRstCnt[0], MSX, 1
instance = comp, \emsx|LogoRstCnt[1]~7\, emsx|LogoRstCnt[1]~7, MSX, 1
instance = comp, \emsx|LogoRstCnt[1]\, emsx|LogoRstCnt[1], MSX, 1
instance = comp, \emsx|Add4~0\, emsx|Add4~0, MSX, 1
instance = comp, \emsx|LogoRstCnt[2]~11\, emsx|LogoRstCnt[2]~11, MSX, 1
instance = comp, \emsx|LogoRstCnt[2]\, emsx|LogoRstCnt[2], MSX, 1
instance = comp, \emsx|Add4~2\, emsx|Add4~2, MSX, 1
instance = comp, \emsx|LogoRstCnt[3]~10\, emsx|LogoRstCnt[3]~10, MSX, 1
instance = comp, \emsx|LogoRstCnt[3]\, emsx|LogoRstCnt[3], MSX, 1
instance = comp, \emsx|Add4~1\, emsx|Add4~1, MSX, 1
instance = comp, \emsx|LogoRstCnt[4]~9\, emsx|LogoRstCnt[4]~9, MSX, 1
instance = comp, \emsx|LogoRstCnt[4]\, emsx|LogoRstCnt[4], MSX, 1
instance = comp, \emsx|Add4~3\, emsx|Add4~3, MSX, 1
instance = comp, \emsx|LogoRstCnt[5]~12\, emsx|LogoRstCnt[5]~12, MSX, 1
instance = comp, \emsx|LogoRstCnt[5]\, emsx|LogoRstCnt[5], MSX, 1
instance = comp, \emsx|Equal7~0\, emsx|Equal7~0, MSX, 1
instance = comp, \emsx|process_7~0\, emsx|process_7~0, MSX, 1
instance = comp, \emsx|logo_timeout[1]~feeder\, emsx|logo_timeout[1]~feeder, MSX, 1
instance = comp, \emsx|logo_timeout[1]~2\, emsx|logo_timeout[1]~2, MSX, 1
instance = comp, \emsx|logo_timeout[1]~3\, emsx|logo_timeout[1]~3, MSX, 1
instance = comp, \emsx|logo_timeout[1]\, emsx|logo_timeout[1], MSX, 1
instance = comp, \emsx|logo_timeout[0]~4\, emsx|logo_timeout[0]~4, MSX, 1
instance = comp, \emsx|logo_timeout[0]\, emsx|logo_timeout[0], MSX, 1
instance = comp, \emsx|ff_clksel~0\, emsx|ff_clksel~0, MSX, 1
instance = comp, \emsx|clkdiv[0]~1\, emsx|clkdiv[0]~1, MSX, 1
instance = comp, \emsx|clkdiv[0]\, emsx|clkdiv[0], MSX, 1
instance = comp, \emsx|clkdiv[1]~0\, emsx|clkdiv[1]~0, MSX, 1
instance = comp, \emsx|clkdiv[1]\, emsx|clkdiv[1], MSX, 1
instance = comp, \emsx|cpuclk~0\, emsx|cpuclk~0, MSX, 1
instance = comp, \emsx|cpuclk\, emsx|cpuclk, MSX, 1
instance = comp, \emsx|process_8~0\, emsx|process_8~0, MSX, 1
instance = comp, \emsx|ff_clksel\, emsx|ff_clksel, MSX, 1
instance = comp, \emsx|OpllReq~1\, emsx|OpllReq~1, MSX, 1
instance = comp, \emsx|OpllReq~0\, emsx|OpllReq~0, MSX, 1
instance = comp, \emsx|OpllReq~2\, emsx|OpllReq~2, MSX, 1
instance = comp, \emsx|U32|counter[4]~9\, emsx|U32|counter[4]~9, MSX, 1
instance = comp, \emsx|U32|counter[0]~12\, emsx|U32|counter[0]~12, MSX, 1
instance = comp, \emsx|U32|counter[0]\, emsx|U32|counter[0], MSX, 1
instance = comp, \emsx|U32|counter[1]~13\, emsx|U32|counter[1]~13, MSX, 1
instance = comp, \emsx|U32|counter[1]\, emsx|U32|counter[1], MSX, 1
instance = comp, \emsx|U32|counter[2]~11\, emsx|U32|counter[2]~11, MSX, 1
instance = comp, \emsx|U32|counter[2]\, emsx|U32|counter[2], MSX, 1
instance = comp, \emsx|U32|Add0~0\, emsx|U32|Add0~0, MSX, 1
instance = comp, \emsx|U32|counter[3]~10\, emsx|U32|counter[3]~10, MSX, 1
instance = comp, \emsx|U32|counter[3]\, emsx|U32|counter[3], MSX, 1
instance = comp, \emsx|U32|Equal0~0\, emsx|U32|Equal0~0, MSX, 1
instance = comp, \emsx|U32|counter[4]~15\, emsx|U32|counter[4]~15, MSX, 1
instance = comp, \emsx|U32|counter[4]\, emsx|U32|counter[4], MSX, 1
instance = comp, \emsx|U32|Add0~1\, emsx|U32|Add0~1, MSX, 1
instance = comp, \emsx|U32|counter[5]~14\, emsx|U32|counter[5]~14, MSX, 1
instance = comp, \emsx|U32|counter[5]\, emsx|U32|counter[5], MSX, 1
instance = comp, \emsx|U32|Equal0~1\, emsx|U32|Equal0~1, MSX, 1
instance = comp, \emsx|U32|Equal0~3\, emsx|U32|Equal0~3, MSX, 1
instance = comp, \emsx|U32|Add0~2\, emsx|U32|Add0~2, MSX, 1
instance = comp, \emsx|U32|counter[7]~16\, emsx|U32|counter[7]~16, MSX, 1
instance = comp, \emsx|U32|counter[7]\, emsx|U32|counter[7], MSX, 1
instance = comp, \emsx|U32|counter[6]~17\, emsx|U32|counter[6]~17, MSX, 1
instance = comp, \emsx|U32|counter[6]\, emsx|U32|counter[6], MSX, 1
instance = comp, \emsx|U32|Equal0~2\, emsx|U32|Equal0~2, MSX, 1
instance = comp, \emsx|U32|counter[8]~18\, emsx|U32|counter[8]~18, MSX, 1
instance = comp, \emsx|U32|counter[8]\, emsx|U32|counter[8], MSX, 1
instance = comp, \emsx|U32|ack~0\, emsx|U32|ack~0, MSX, 1
instance = comp, \emsx|U32|ack\, emsx|U32|ack, MSX, 1
instance = comp, \emsx|ack~8\, emsx|ack~8, MSX, 1
instance = comp, \emsx|ack~3\, emsx|ack~3, MSX, 1
instance = comp, \emsx|ack~4\, emsx|ack~4, MSX, 1
instance = comp, \emsx|jSltScc1\, emsx|jSltScc1, MSX, 1
instance = comp, \emsx|ack~7\, emsx|ack~7, MSX, 1
instance = comp, \emsx|iack~0\, emsx|iack~0, MSX, 1
instance = comp, \emsx|iack~1\, emsx|iack~1, MSX, 1
instance = comp, \emsx|iack\, emsx|iack, MSX, 1
instance = comp, \emsx|VdpReq~2\, emsx|VdpReq~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|process_8~2\, emsx|U20|U_VDP_REGISTER|process_8~2, MSX, 1
instance = comp, \emsx|U35|dbi~0\, emsx|U35|dbi~0, MSX, 1
instance = comp, \emsx|VdpReq~1\, emsx|VdpReq~1, MSX, 1
instance = comp, \emsx|VdpReq~3\, emsx|VdpReq~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPP1IS1STBYTE~0\, emsx|U20|U_VDP_REGISTER|VDPP1IS1STBYTE~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPP1IS1STBYTE\, emsx|U20|U_VDP_REGISTER|VDPP1IS1STBYTE, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPP1DATA[1]~8\, emsx|U20|U_VDP_REGISTER|VDPP1DATA[1]~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPP1DATA[3]\, emsx|U20|U_VDP_REGISTER|VDPP1DATA[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPP1DATA[1]~11\, emsx|U20|U_VDP_REGISTER|VDPP1DATA[1]~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPP1DATA[1]\, emsx|U20|U_VDP_REGISTER|VDPP1DATA[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPP1DATA[0]~10\, emsx|U20|U_VDP_REGISTER|VDPP1DATA[0]~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPP1DATA[0]\, emsx|U20|U_VDP_REGISTER|VDPP1DATA[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPR17REGNUM~12\, emsx|U20|U_VDP_REGISTER|VDPR17REGNUM~12, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPP1DATA[5]~15\, emsx|U20|U_VDP_REGISTER|VDPP1DATA[5]~15, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPP1DATA[5]\, emsx|U20|U_VDP_REGISTER|VDPP1DATA[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Add1~1\, emsx|U20|U_VDP_REGISTER|Add1~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPP1DATA[2]~12\, emsx|U20|U_VDP_REGISTER|VDPP1DATA[2]~12, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPP1DATA[2]\, emsx|U20|U_VDP_REGISTER|VDPP1DATA[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPR17REGNUM~11\, emsx|U20|U_VDP_REGISTER|VDPR17REGNUM~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPR17REGNUM[2]\, emsx|U20|U_VDP_REGISTER|VDPR17REGNUM[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Add1~2\, emsx|U20|U_VDP_REGISTER|Add1~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPR17REGNUM~14\, emsx|U20|U_VDP_REGISTER|VDPR17REGNUM~14, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPR17REGNUM[3]\, emsx|U20|U_VDP_REGISTER|VDPR17REGNUM[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPP1DATA[4]~14\, emsx|U20|U_VDP_REGISTER|VDPP1DATA[4]~14, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPP1DATA[4]\, emsx|U20|U_VDP_REGISTER|VDPP1DATA[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Add1~0\, emsx|U20|U_VDP_REGISTER|Add1~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPR17REGNUM~6\, emsx|U20|U_VDP_REGISTER|VDPR17REGNUM~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPR17REGNUM[4]\, emsx|U20|U_VDP_REGISTER|VDPR17REGNUM[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Add1~3\, emsx|U20|U_VDP_REGISTER|Add1~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPR17REGNUM~15\, emsx|U20|U_VDP_REGISTER|VDPR17REGNUM~15, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPR17REGNUM[5]\, emsx|U20|U_VDP_REGISTER|VDPR17REGNUM[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux60~0\, emsx|U20|U_VDP_REGISTER|Mux60~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPREGPTR[4]~6\, emsx|U20|U_VDP_REGISTER|VDPREGPTR[4]~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPREGPTR[4]~7\, emsx|U20|U_VDP_REGISTER|VDPREGPTR[4]~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPREGPTR[5]\, emsx|U20|U_VDP_REGISTER|VDPREGPTR[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Equal22~0\, emsx|U20|U_VDP_REGISTER|Equal22~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Equal22~1\, emsx|U20|U_VDP_REGISTER|Equal22~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPREGWRPULSE~0\, emsx|U20|U_VDP_REGISTER|VDPREGWRPULSE~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPREGWRPULSE~1\, emsx|U20|U_VDP_REGISTER|VDPREGWRPULSE~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|process_5~2\, emsx|U20|U_VDP_REGISTER|process_5~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPREGWRPULSE\, emsx|U20|U_VDP_REGISTER|VDPREGWRPULSE, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R4_PT_GEN_ADDR[5]~1\, emsx|U20|U_VDP_REGISTER|REG_R4_PT_GEN_ADDR[5]~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPR17REGNUM[2]~9\, emsx|U20|U_VDP_REGISTER|VDPR17REGNUM[2]~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPP1DATA[7]~16\, emsx|U20|U_VDP_REGISTER|VDPP1DATA[7]~16, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPP1DATA[7]\, emsx|U20|U_VDP_REGISTER|VDPP1DATA[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux61~0\, emsx|U20|U_VDP_REGISTER|Mux61~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPREGPTR[4]\, emsx|U20|U_VDP_REGISTER|VDPREGPTR[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux63~0\, emsx|U20|U_VDP_REGISTER|Mux63~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPREGPTR[2]\, emsx|U20|U_VDP_REGISTER|VDPREGPTR[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux65~0\, emsx|U20|U_VDP_REGISTER|Mux65~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPREGPTR[0]\, emsx|U20|U_VDP_REGISTER|VDPREGPTR[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux99~0\, emsx|U20|U_VDP_REGISTER|Mux99~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux62~0\, emsx|U20|U_VDP_REGISTER|Mux62~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPREGPTR[3]\, emsx|U20|U_VDP_REGISTER|VDPREGPTR[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_R0_DISP_MODE[3]~1\, emsx|U20|U_VDP_REGISTER|FF_R0_DISP_MODE[3]~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPR17INCREGNUM~0\, emsx|U20|U_VDP_REGISTER|VDPR17INCREGNUM~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPR17INCREGNUM\, emsx|U20|U_VDP_REGISTER|VDPR17INCREGNUM, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPR17REGNUM[2]~8\, emsx|U20|U_VDP_REGISTER|VDPR17REGNUM[2]~8, MSX, 1
instance = comp, \emsx|U05|Equal4~1\, emsx|U05|Equal4~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPR17REGNUM[2]~7\, emsx|U20|U_VDP_REGISTER|VDPR17REGNUM[2]~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPR17REGNUM[2]~10\, emsx|U20|U_VDP_REGISTER|VDPR17REGNUM[2]~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPR17REGNUM[0]\, emsx|U20|U_VDP_REGISTER|VDPR17REGNUM[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPR17REGNUM~13\, emsx|U20|U_VDP_REGISTER|VDPR17REGNUM~13, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPR17REGNUM[1]\, emsx|U20|U_VDP_REGISTER|VDPR17REGNUM[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux64~0\, emsx|U20|U_VDP_REGISTER|Mux64~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPREGPTR[1]\, emsx|U20|U_VDP_REGISTER|VDPREGPTR[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux99~8\, emsx|U20|U_VDP_REGISTER|Mux99~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPR15STATUSREGNUM[3]~0\, emsx|U20|U_VDP_REGISTER|VDPR15STATUSREGNUM[3]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPR15STATUSREGNUM[3]\, emsx|U20|U_VDP_REGISTER|VDPR15STATUSREGNUM[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPCMDTRCLRREQ~2\, emsx|U20|U_VDP_REGISTER|VDPCMDTRCLRREQ~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPR15STATUSREGNUM[0]\, emsx|U20|U_VDP_REGISTER|VDPR15STATUSREGNUM[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPR15STATUSREGNUM[2]\, emsx|U20|U_VDP_REGISTER|VDPR15STATUSREGNUM[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPR15STATUSREGNUM[1]\, emsx|U20|U_VDP_REGISTER|VDPR15STATUSREGNUM[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|CLR_VSYNC_INT~0\, emsx|U20|U_VDP_REGISTER|CLR_VSYNC_INT~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|CLR_VSYNC_INT\, emsx|U20|U_VDP_REGISTER|CLR_VSYNC_INT, MSX, 1
instance = comp, \emsx|U35|Mux5~2\, emsx|U35|Mux5~2, MSX, 1
instance = comp, \emsx|U35|forced_v_mode~3\, emsx|U35|forced_v_mode~3, MSX, 1
instance = comp, \emsx|U35|forced_v_mode~0\, emsx|U35|forced_v_mode~0, MSX, 1
instance = comp, \emsx|U35|forced_v_mode~1\, emsx|U35|forced_v_mode~1, MSX, 1
instance = comp, \emsx|U35|forced_v_mode~2\, emsx|U35|forced_v_mode~2, MSX, 1
instance = comp, \emsx|U35|forced_v_mode~4\, emsx|U35|forced_v_mode~4, MSX, 1
instance = comp, \emsx|U35|forced_v_mode~reg0feeder\, emsx|U35|forced_v_mode~reg0feeder, MSX, 1
instance = comp, \emsx|U35|forced_v_mode~reg0\, emsx|U35|forced_v_mode~reg0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R9_PAL_MODE~1\, emsx|U20|U_VDP_REGISTER|REG_R9_PAL_MODE~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R9_PAL_MODE~3\, emsx|U20|U_VDP_REGISTER|REG_R9_PAL_MODE~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux99~3\, emsx|U20|U_VDP_REGISTER|Mux99~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R9_PAL_MODE~5\, emsx|U20|U_VDP_REGISTER|REG_R9_PAL_MODE~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R9_PAL_MODE~_emulated\, emsx|U20|U_VDP_REGISTER|REG_R9_PAL_MODE~_emulated, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R9_PAL_MODE~2\, emsx|U20|U_VDP_REGISTER|REG_R9_PAL_MODE~2, MSX, 1
instance = comp, \emsx|U35|ntsc_pal_type~2\, emsx|U35|ntsc_pal_type~2, MSX, 1
instance = comp, \emsx|U35|ntsc_pal_type~1\, emsx|U35|ntsc_pal_type~1, MSX, 1
instance = comp, \emsx|U35|ntsc_pal_type~3\, emsx|U35|ntsc_pal_type~3, MSX, 1
instance = comp, \emsx|U35|ntsc_pal_type~4\, emsx|U35|ntsc_pal_type~4, MSX, 1
instance = comp, \emsx|U35|ntsc_pal_type~reg0\, emsx|U35|ntsc_pal_type~reg0, MSX, 1
instance = comp, \emsx|U20|VDPR9PALMODE~0\, emsx|U20|VDPR9PALMODE~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|Equal0~0\, emsx|U20|U_SSG|U_HVCOUNTER|Equal0~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|Equal0~1\, emsx|U20|U_SSG|U_HVCOUNTER|Equal0~1, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|Equal0~2\, emsx|U20|U_SSG|U_HVCOUNTER|Equal0~2, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|process_2~0\, emsx|U20|U_SSG|U_HVCOUNTER|process_2~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_FIELD~0\, emsx|U20|U_SSG|U_HVCOUNTER|FF_FIELD~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_FIELD\, emsx|U20|U_SSG|U_HVCOUNTER|FF_FIELD, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|process_0~0\, emsx|U20|U_SSG|U_HVCOUNTER|process_0~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_PAL_MODE\, emsx|U20|U_SSG|U_HVCOUNTER|FF_PAL_MODE, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FIELD~3\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FIELD~3, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FIELD[1]\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FIELD[1], MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|Add1~4\, emsx|U20|U_SSG|U_HVCOUNTER|Add1~4, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FIELD~7\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FIELD~7, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FIELD[3]\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FIELD[3], MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|Add1~0\, emsx|U20|U_SSG|U_HVCOUNTER|Add1~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FIELD~9\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FIELD~9, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FIELD[4]\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FIELD[4], MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FIELD~6\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FIELD~6, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FIELD[5]\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FIELD[5], MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|Add1~1\, emsx|U20|U_SSG|U_HVCOUNTER|Add1~1, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FIELD~5\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FIELD~5, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FIELD[6]\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FIELD[6], MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|Equal2~2\, emsx|U20|U_SSG|U_HVCOUNTER|Equal2~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R9_INTERLACE_MODE~feeder\, emsx|U20|U_VDP_REGISTER|REG_R9_INTERLACE_MODE~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R9_INTERLACE_MODE\, emsx|U20|U_VDP_REGISTER|REG_R9_INTERLACE_MODE, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_INTERLACE_MODE~feeder\, emsx|U20|U_SSG|U_HVCOUNTER|FF_INTERLACE_MODE~feeder, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_INTERLACE_MODE\, emsx|U20|U_SSG|U_HVCOUNTER|FF_INTERLACE_MODE, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|Equal2~1\, emsx|U20|U_SSG|U_HVCOUNTER|Equal2~1, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|Equal2~0\, emsx|U20|U_SSG|U_HVCOUNTER|Equal2~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|Add1~3\, emsx|U20|U_SSG|U_HVCOUNTER|Add1~3, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FIELD~2\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FIELD~2, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FIELD[7]\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FIELD[7], MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FIELD~1\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FIELD~1, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FIELD[8]\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FIELD[8], MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|Add1~2\, emsx|U20|U_SSG|U_HVCOUNTER|Add1~2, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FIELD~0\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FIELD~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FIELD[9]\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FIELD[9], MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|Equal2~3\, emsx|U20|U_SSG|U_HVCOUNTER|Equal2~3, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|Equal2~4\, emsx|U20|U_SSG|U_HVCOUNTER|Equal2~4, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FIELD~4\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FIELD~4, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FIELD[0]\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FIELD[0], MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FIELD~8\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FIELD~8, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FIELD[2]\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FIELD[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R9_Y_DOTS\, emsx|U20|U_VDP_REGISTER|REG_R9_Y_DOTS, MSX, 1
instance = comp, \emsx|U20|U_SSG|V_BLANKING_START~0\, emsx|U20|U_SSG|V_BLANKING_START~0, MSX, 1
instance = comp, \emsx|U20|U_INTERRUPT|process_0~1\, emsx|U20|U_INTERRUPT|process_0~1, MSX, 1
instance = comp, \emsx|U20|U_INTERRUPT|process_0~2\, emsx|U20|U_INTERRUPT|process_0~2, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|Equal3~0\, emsx|U20|U_SSG|U_HVCOUNTER|Equal3~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|FF_HSYNC_N~0\, emsx|U20|U_VDP_NTSC_PAL|FF_HSYNC_N~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|Equal3~1\, emsx|U20|U_SSG|U_HVCOUNTER|Equal3~1, MSX, 1
instance = comp, \emsx|U20|U_INTERRUPT|process_0~3\, emsx|U20|U_INTERRUPT|process_0~3, MSX, 1
instance = comp, \emsx|U20|U_INTERRUPT|process_0~0\, emsx|U20|U_INTERRUPT|process_0~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|Equal22~0\, emsx|U20|U_SSG|Equal22~0, MSX, 1
instance = comp, \emsx|U20|U_INTERRUPT|process_0~4\, emsx|U20|U_INTERRUPT|process_0~4, MSX, 1
instance = comp, \emsx|U20|U_INTERRUPT|FF_VSYNC_INT_N~0\, emsx|U20|U_INTERRUPT|FF_VSYNC_INT_N~0, MSX, 1
instance = comp, \emsx|U20|U_INTERRUPT|FF_VSYNC_INT_N\, emsx|U20|U_INTERRUPT|FF_VSYNC_INT_N, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_R1_DISP_MODE[1]~0\, emsx|U20|U_VDP_REGISTER|FF_R1_DISP_MODE[1]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R1_VSYNC_INT_EN\, emsx|U20|U_VDP_REGISTER|REG_R1_VSYNC_INT_EN, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|CLR_HSYNC_INT~1\, emsx|U20|U_VDP_REGISTER|CLR_HSYNC_INT~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|CLR_HSYNC_INT~2\, emsx|U20|U_VDP_REGISTER|CLR_HSYNC_INT~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|CLR_HSYNC_INT~0\, emsx|U20|U_VDP_REGISTER|CLR_HSYNC_INT~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|CLR_HSYNC_INT~3\, emsx|U20|U_VDP_REGISTER|CLR_HSYNC_INT~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|CLR_HSYNC_INT\, emsx|U20|U_VDP_REGISTER|CLR_HSYNC_INT, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux99~9\, emsx|U20|U_VDP_REGISTER|Mux99~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R23_VSTART_LINE[5]~0\, emsx|U20|U_VDP_REGISTER|REG_R23_VSTART_LINE[5]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R23_VSTART_LINE[5]\, emsx|U20|U_VDP_REGISTER|REG_R23_VSTART_LINE[5], MSX, 1
instance = comp, \emsx|U20|U_SSG|PREDOTCOUNTER_YP_V[4]~feeder\, emsx|U20|U_SSG|PREDOTCOUNTER_YP_V[4]~feeder, MSX, 1
instance = comp, \emsx|U35|OFFSET_Y[5]~6\, emsx|U35|OFFSET_Y[5]~6, MSX, 1
instance = comp, \emsx|U35|Mux78~0\, emsx|U35|Mux78~0, MSX, 1
instance = comp, \emsx|U35|Mux78~1\, emsx|U35|Mux78~1, MSX, 1
instance = comp, \emsx|U35|centerYJK_R25_n~0\, emsx|U35|centerYJK_R25_n~0, MSX, 1
instance = comp, \emsx|U35|centerYJK_R25_n~1\, emsx|U35|centerYJK_R25_n~1, MSX, 1
instance = comp, \emsx|U35|centerYJK_R25_n~reg0\, emsx|U35|centerYJK_R25_n~reg0, MSX, 1
instance = comp, \emsx|U35|VdpSpeedMode~0\, emsx|U35|VdpSpeedMode~0, MSX, 1
instance = comp, \emsx|U35|VDP_ID[1]~2\, emsx|U35|VDP_ID[1]~2, MSX, 1
instance = comp, \emsx|U35|Equal18~8\, emsx|U35|Equal18~8, MSX, 1
instance = comp, \emsx|U35|VDP_ID[1]~1\, emsx|U35|VDP_ID[1]~1, MSX, 1
instance = comp, \emsx|U35|VDP_ID[1]~3\, emsx|U35|VDP_ID[1]~3, MSX, 1
instance = comp, \emsx|U35|VDP_ID[1]\, emsx|U35|VDP_ID[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R4_PT_GEN_ADDR[5]~0\, emsx|U20|U_VDP_REGISTER|REG_R4_PT_GEN_ADDR[5]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R25_CMD~0\, emsx|U20|U_VDP_REGISTER|REG_R25_CMD~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R25_MSK\, emsx|U20|U_VDP_REGISTER|REG_R25_MSK, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R25_YJK~feeder\, emsx|U20|U_VDP_REGISTER|REG_R25_YJK~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R25_YJK\, emsx|U20|U_VDP_REGISTER|REG_R25_YJK, MSX, 1
instance = comp, \emsx|U20|U_SSG|process_3~0\, emsx|U20|U_SSG|process_3~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|process_3~1\, emsx|U20|U_SSG|process_3~1, MSX, 1
instance = comp, \emsx|U20|U_SSG|process_3~7\, emsx|U20|U_SSG|process_3~7, MSX, 1
instance = comp, \emsx|U20|U_SSG|process_3~8\, emsx|U20|U_SSG|process_3~8, MSX, 1
instance = comp, \emsx|U20|U_SSG|process_3~3\, emsx|U20|U_SSG|process_3~3, MSX, 1
instance = comp, \emsx|U20|U_SSG|process_3~5\, emsx|U20|U_SSG|process_3~5, MSX, 1
instance = comp, \emsx|U20|U_SSG|process_3~4\, emsx|U20|U_SSG|process_3~4, MSX, 1
instance = comp, \emsx|U20|U_SSG|process_3~6\, emsx|U20|U_SSG|process_3~6, MSX, 1
instance = comp, \emsx|U20|U_SSG|process_3~2\, emsx|U20|U_SSG|process_3~2, MSX, 1
instance = comp, \emsx|U20|PREWINDOW_X~0\, emsx|U20|PREWINDOW_X~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_PRE_X_CNT_START1[5]~feeder\, emsx|U20|U_SSG|FF_PRE_X_CNT_START1[5]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_PRE_X_CNT_START1[5]\, emsx|U20|U_SSG|FF_PRE_X_CNT_START1[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux99~11\, emsx|U20|U_VDP_REGISTER|Mux99~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R18_VERT[0]~0\, emsx|U20|U_VDP_REGISTER|REG_R18_VERT[0]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R18_HORZ[2]\, emsx|U20|U_VDP_REGISTER|REG_R18_HORZ[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux99~7\, emsx|U20|U_VDP_REGISTER|Mux99~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R27_H_SCROLL[0]~0\, emsx|U20|U_VDP_REGISTER|REG_R27_H_SCROLL[0]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R27_H_SCROLL[2]\, emsx|U20|U_VDP_REGISTER|REG_R27_H_SCROLL[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R18_HORZ[3]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R18_HORZ[3]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R18_HORZ[3]\, emsx|U20|U_VDP_REGISTER|REG_R18_HORZ[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R18_HORZ[1]\, emsx|U20|U_VDP_REGISTER|REG_R18_HORZ[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R27_H_SCROLL[0]\, emsx|U20|U_VDP_REGISTER|REG_R27_H_SCROLL[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R18_HORZ[0]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R18_HORZ[0]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R18_HORZ[0]\, emsx|U20|U_VDP_REGISTER|REG_R18_HORZ[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R27_H_SCROLL[1]\, emsx|U20|U_VDP_REGISTER|REG_R27_H_SCROLL[1], MSX, 1
instance = comp, \emsx|U20|U_SSG|Add2~0\, emsx|U20|U_SSG|Add2~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|Add2~1\, emsx|U20|U_SSG|Add2~1, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_PRE_X_CNT_START1[3]\, emsx|U20|U_SSG|FF_PRE_X_CNT_START1[3], MSX, 1
instance = comp, \emsx|U20|U_SSG|Add2~3\, emsx|U20|U_SSG|Add2~3, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_PRE_X_CNT_START1[0]\, emsx|U20|U_SSG|FF_PRE_X_CNT_START1[0], MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_PRE_X_CNT~6\, emsx|U20|U_SSG|FF_PRE_X_CNT~6, MSX, 1
instance = comp, \emsx|U20|U_SSG|HSYNC~0\, emsx|U20|U_SSG|HSYNC~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_PRE_X_CNT[0]\, emsx|U20|U_SSG|FF_PRE_X_CNT[0], MSX, 1
instance = comp, \emsx|U20|U_SSG|Add2~2\, emsx|U20|U_SSG|Add2~2, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_PRE_X_CNT_START1[1]\, emsx|U20|U_SSG|FF_PRE_X_CNT_START1[1], MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_PRE_X_CNT~5\, emsx|U20|U_SSG|FF_PRE_X_CNT~5, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_PRE_X_CNT[1]\, emsx|U20|U_SSG|FF_PRE_X_CNT[1], MSX, 1
instance = comp, \emsx|U20|U_SSG|Add4~1\, emsx|U20|U_SSG|Add4~1, MSX, 1
instance = comp, \emsx|U20|U_SSG|Add2~5\, emsx|U20|U_SSG|Add2~5, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_PRE_X_CNT_START1[2]\, emsx|U20|U_SSG|FF_PRE_X_CNT_START1[2], MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_PRE_X_CNT~8\, emsx|U20|U_SSG|FF_PRE_X_CNT~8, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_PRE_X_CNT[2]\, emsx|U20|U_SSG|FF_PRE_X_CNT[2], MSX, 1
instance = comp, \emsx|U20|U_SSG|Add4~0\, emsx|U20|U_SSG|Add4~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_PRE_X_CNT~0\, emsx|U20|U_SSG|FF_PRE_X_CNT~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_PRE_X_CNT[3]\, emsx|U20|U_SSG|FF_PRE_X_CNT[3], MSX, 1
instance = comp, \emsx|U20|U_SSG|Add4~4\, emsx|U20|U_SSG|Add4~4, MSX, 1
instance = comp, \emsx|U20|U_SSG|Add2~4\, emsx|U20|U_SSG|Add2~4, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_PRE_X_CNT_START1[4]\, emsx|U20|U_SSG|FF_PRE_X_CNT_START1[4], MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_PRE_X_CNT~7\, emsx|U20|U_SSG|FF_PRE_X_CNT~7, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_PRE_X_CNT[4]\, emsx|U20|U_SSG|FF_PRE_X_CNT[4], MSX, 1
instance = comp, \emsx|U20|U_SSG|Add4~2\, emsx|U20|U_SSG|Add4~2, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_PRE_X_CNT~4\, emsx|U20|U_SSG|FF_PRE_X_CNT~4, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_PRE_X_CNT[5]\, emsx|U20|U_SSG|FF_PRE_X_CNT[5], MSX, 1
instance = comp, \emsx|U20|U_SSG|Add4~6\, emsx|U20|U_SSG|Add4~6, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_PRE_X_CNT~3\, emsx|U20|U_SSG|FF_PRE_X_CNT~3, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_PRE_X_CNT[6]\, emsx|U20|U_SSG|FF_PRE_X_CNT[6], MSX, 1
instance = comp, \emsx|U20|U_SSG|Add4~5\, emsx|U20|U_SSG|Add4~5, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_PRE_X_CNT~2\, emsx|U20|U_SSG|FF_PRE_X_CNT~2, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_PRE_X_CNT[7]\, emsx|U20|U_SSG|FF_PRE_X_CNT[7], MSX, 1
instance = comp, \emsx|U20|U_SSG|Add4~3\, emsx|U20|U_SSG|Add4~3, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_PRE_X_CNT~1\, emsx|U20|U_SSG|FF_PRE_X_CNT~1, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_PRE_X_CNT[8]\, emsx|U20|U_SSG|FF_PRE_X_CNT[8], MSX, 1
instance = comp, \emsx|U20|Equal18~0\, emsx|U20|Equal18~0, MSX, 1
instance = comp, \emsx|U20|Equal18~1\, emsx|U20|Equal18~1, MSX, 1
instance = comp, \emsx|U20|U_SSG|Equal13~0\, emsx|U20|U_SSG|Equal13~0, MSX, 1
instance = comp, \emsx|U35|OFFSET_Y~7\, emsx|U35|OFFSET_Y~7, MSX, 1
instance = comp, \emsx|U35|OFFSET_Y[0]~feeder\, emsx|U35|OFFSET_Y[0]~feeder, MSX, 1
instance = comp, \emsx|U35|OFFSET_Y[1]~9\, emsx|U35|OFFSET_Y[1]~9, MSX, 1
instance = comp, \emsx|U35|OFFSET_Y[1]~10\, emsx|U35|OFFSET_Y[1]~10, MSX, 1
instance = comp, \emsx|U35|Mux84~0\, emsx|U35|Mux84~0, MSX, 1
instance = comp, \emsx|U35|OFFSET_Y[1]~8\, emsx|U35|OFFSET_Y[1]~8, MSX, 1
instance = comp, \emsx|U35|OFFSET_Y[1]~11\, emsx|U35|OFFSET_Y[1]~11, MSX, 1
instance = comp, \emsx|U35|OFFSET_Y[1]~12\, emsx|U35|OFFSET_Y[1]~12, MSX, 1
instance = comp, \emsx|U35|OFFSET_Y[0]\, emsx|U35|OFFSET_Y[0], MSX, 1
instance = comp, \emsx|U35|OFFSET_Y~14\, emsx|U35|OFFSET_Y~14, MSX, 1
instance = comp, \emsx|U35|OFFSET_Y[1]~feeder\, emsx|U35|OFFSET_Y[1]~feeder, MSX, 1
instance = comp, \emsx|U35|OFFSET_Y[1]\, emsx|U35|OFFSET_Y[1], MSX, 1
instance = comp, \emsx|U35|OFFSET_Y~13\, emsx|U35|OFFSET_Y~13, MSX, 1
instance = comp, \emsx|U35|OFFSET_Y[2]~feeder\, emsx|U35|OFFSET_Y[2]~feeder, MSX, 1
instance = comp, \~GND\, ~GND, MSX, 1
instance = comp, \emsx|U35|OFFSET_Y[2]\, emsx|U35|OFFSET_Y[2], MSX, 1
instance = comp, \emsx|U20|U_SSG|Equal23~0\, emsx|U20|U_SSG|Equal23~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|W_V_BLANKING_END~4\, emsx|U20|U_SSG|U_HVCOUNTER|W_V_BLANKING_END~4, MSX, 1
instance = comp, \emsx|U20|U_SSG|Add11~1\, emsx|U20|U_SSG|Add11~1, MSX, 1
instance = comp, \emsx|U35|OFFSET_Y[3]~feeder\, emsx|U35|OFFSET_Y[3]~feeder, MSX, 1
instance = comp, \emsx|U35|OFFSET_Y[3]\, emsx|U35|OFFSET_Y[3], MSX, 1
instance = comp, \emsx|U20|U_SSG|Equal23~1\, emsx|U20|U_SSG|Equal23~1, MSX, 1
instance = comp, \emsx|U35|OFFSET_Y[1]~5\, emsx|U35|OFFSET_Y[1]~5, MSX, 1
instance = comp, \emsx|U35|OFFSET_Y[4]~15\, emsx|U35|OFFSET_Y[4]~15, MSX, 1
instance = comp, \emsx|U35|OFFSET_Y[4]\, emsx|U35|OFFSET_Y[4], MSX, 1
instance = comp, \emsx|U20|U_SSG|Add11~0\, emsx|U20|U_SSG|Add11~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|W_V_BLANKING_END~3\, emsx|U20|U_SSG|U_HVCOUNTER|W_V_BLANKING_END~3, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|W_V_BLANKING_END~5\, emsx|U20|U_SSG|U_HVCOUNTER|W_V_BLANKING_END~5, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|W_V_BLANKING_END~1\, emsx|U20|U_SSG|U_HVCOUNTER|W_V_BLANKING_END~1, MSX, 1
instance = comp, \emsx|U20|U_SSG|Add12~0\, emsx|U20|U_SSG|Add12~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|W_V_BLANKING_END~0\, emsx|U20|U_SSG|U_HVCOUNTER|W_V_BLANKING_END~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|Add12~1\, emsx|U20|U_SSG|Add12~1, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|W_V_BLANKING_END~2\, emsx|U20|U_SSG|U_HVCOUNTER|W_V_BLANKING_END~2, MSX, 1
instance = comp, \emsx|U20|U_SSG|Equal8~0\, emsx|U20|U_SSG|Equal8~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|W_V_BLANKING_END~0\, emsx|U20|U_SSG|W_V_BLANKING_END~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|W_V_BLANKING_END~1\, emsx|U20|U_SSG|W_V_BLANKING_END~1, MSX, 1
instance = comp, \emsx|U20|U_SSG|PREDOTCOUNTER_YP_V[8]~4\, emsx|U20|U_SSG|PREDOTCOUNTER_YP_V[8]~4, MSX, 1
instance = comp, \emsx|U20|U_SSG|PREDOTCOUNTER_YP_V[4]\, emsx|U20|U_SSG|PREDOTCOUNTER_YP_V[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R18_VERT[0]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R18_VERT[0]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R18_VERT[0]\, emsx|U20|U_VDP_REGISTER|REG_R18_VERT[0], MSX, 1
instance = comp, \emsx|U20|U_SSG|PREDOTCOUNTER_YP_V[0]\, emsx|U20|U_SSG|PREDOTCOUNTER_YP_V[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R18_VERT[1]\, emsx|U20|U_VDP_REGISTER|REG_R18_VERT[1], MSX, 1
instance = comp, \emsx|U20|U_SSG|Add8~0\, emsx|U20|U_SSG|Add8~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPP1DATA[6]~9\, emsx|U20|U_VDP_REGISTER|VDPP1DATA[6]~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPP1DATA[6]\, emsx|U20|U_VDP_REGISTER|VDPP1DATA[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R18_VERT[2]\, emsx|U20|U_VDP_REGISTER|REG_R18_VERT[2], MSX, 1
instance = comp, \emsx|U20|U_SSG|Add8~4\, emsx|U20|U_SSG|Add8~4, MSX, 1
instance = comp, \emsx|U20|U_SSG|HSYNC~1\, emsx|U20|U_SSG|HSYNC~1, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_MONITOR_LINE[2]\, emsx|U20|U_SSG|FF_MONITOR_LINE[2], MSX, 1
instance = comp, \emsx|U20|U_SSG|Add9~1\, emsx|U20|U_SSG|Add9~1, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_MONITOR_LINE[3]~2\, emsx|U20|U_SSG|FF_MONITOR_LINE[3]~2, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_MONITOR_LINE[3]~feeder\, emsx|U20|U_SSG|FF_MONITOR_LINE[3]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SSG|Add8~1\, emsx|U20|U_SSG|Add8~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R18_VERT[3]\, emsx|U20|U_VDP_REGISTER|REG_R18_VERT[3], MSX, 1
instance = comp, \emsx|U20|U_SSG|Add8~3\, emsx|U20|U_SSG|Add8~3, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_MONITOR_LINE[3]\, emsx|U20|U_SSG|FF_MONITOR_LINE[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|process_3~0\, emsx|U20|U_VDP_TEXT12|process_3~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|Add9~0\, emsx|U20|U_SSG|Add9~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_MONITOR_LINE[5]~0\, emsx|U20|U_SSG|FF_MONITOR_LINE[5]~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_MONITOR_LINE[5]~feeder\, emsx|U20|U_SSG|FF_MONITOR_LINE[5]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SSG|Add8~2\, emsx|U20|U_SSG|Add8~2, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_MONITOR_LINE[5]\, emsx|U20|U_SSG|FF_MONITOR_LINE[5], MSX, 1
instance = comp, \emsx|U20|U_SSG|Add9~5\, emsx|U20|U_SSG|Add9~5, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_MONITOR_LINE~6\, emsx|U20|U_SSG|FF_MONITOR_LINE~6, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_MONITOR_LINE[6]\, emsx|U20|U_SSG|FF_MONITOR_LINE[6], MSX, 1
instance = comp, \emsx|U20|U_SSG|Add9~6\, emsx|U20|U_SSG|Add9~6, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_MONITOR_LINE~7\, emsx|U20|U_SSG|FF_MONITOR_LINE~7, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_MONITOR_LINE[7]\, emsx|U20|U_SSG|FF_MONITOR_LINE[7], MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_MONITOR_LINE~8\, emsx|U20|U_SSG|FF_MONITOR_LINE~8, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_MONITOR_LINE[8]\, emsx|U20|U_SSG|FF_MONITOR_LINE[8], MSX, 1
instance = comp, \emsx|U20|U_SSG|PREDOTCOUNTER_YP_V~3\, emsx|U20|U_SSG|PREDOTCOUNTER_YP_V~3, MSX, 1
instance = comp, \emsx|U20|U_SSG|PREDOTCOUNTER_YP_V[8]\, emsx|U20|U_SSG|PREDOTCOUNTER_YP_V[8], MSX, 1
instance = comp, \emsx|U20|U_SSG|PREDOTCOUNTER_YP_V~2\, emsx|U20|U_SSG|PREDOTCOUNTER_YP_V~2, MSX, 1
instance = comp, \emsx|U20|U_SSG|PREDOTCOUNTER_YP_V[7]\, emsx|U20|U_SSG|PREDOTCOUNTER_YP_V[7], MSX, 1
instance = comp, \emsx|U20|U_SSG|PREDOTCOUNTER_YP_V[5]\, emsx|U20|U_SSG|PREDOTCOUNTER_YP_V[5], MSX, 1
instance = comp, \emsx|U20|U_SSG|PREDOTCOUNTER_YP_V~1\, emsx|U20|U_SSG|PREDOTCOUNTER_YP_V~1, MSX, 1
instance = comp, \emsx|U20|U_SSG|PREDOTCOUNTER_YP_V[6]\, emsx|U20|U_SSG|PREDOTCOUNTER_YP_V[6], MSX, 1
instance = comp, \emsx|U20|U_SSG|Equal14~0\, emsx|U20|U_SSG|Equal14~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|PREDOTCOUNTER_YP_V~0\, emsx|U20|U_SSG|PREDOTCOUNTER_YP_V~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_MONITOR_LINE~5\, emsx|U20|U_SSG|FF_MONITOR_LINE~5, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_MONITOR_LINE[0]\, emsx|U20|U_SSG|FF_MONITOR_LINE[0], MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_MONITOR_LINE[1]~4\, emsx|U20|U_SSG|FF_MONITOR_LINE[1]~4, MSX, 1
instance = comp, \emsx|U20|U_SSG|Add8~5\, emsx|U20|U_SSG|Add8~5, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_MONITOR_LINE[1]\, emsx|U20|U_SSG|FF_MONITOR_LINE[1], MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_MONITOR_LINE[2]~3\, emsx|U20|U_SSG|FF_MONITOR_LINE[2]~3, MSX, 1
instance = comp, \emsx|U20|U_SSG|PREDOTCOUNTER_YP_V[2]\, emsx|U20|U_SSG|PREDOTCOUNTER_YP_V[2], MSX, 1
instance = comp, \emsx|U20|U_SSG|PREDOTCOUNTER_YP_V[1]\, emsx|U20|U_SSG|PREDOTCOUNTER_YP_V[1], MSX, 1
instance = comp, \emsx|U20|U_SSG|PREDOTCOUNTER_YP_V[3]~feeder\, emsx|U20|U_SSG|PREDOTCOUNTER_YP_V[3]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SSG|PREDOTCOUNTER_YP_V[3]\, emsx|U20|U_SSG|PREDOTCOUNTER_YP_V[3], MSX, 1
instance = comp, \emsx|U20|U_SSG|Equal14~1\, emsx|U20|U_SSG|Equal14~1, MSX, 1
instance = comp, \emsx|U20|U_SSG|Equal14~2\, emsx|U20|U_SSG|Equal14~2, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_MONITOR_LINE[4]~1\, emsx|U20|U_SSG|FF_MONITOR_LINE[4]~1, MSX, 1
instance = comp, \emsx|U20|U_SSG|Add8~6\, emsx|U20|U_SSG|Add8~6, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_MONITOR_LINE[4]\, emsx|U20|U_SSG|FF_MONITOR_LINE[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R23_VSTART_LINE[4]\, emsx|U20|U_VDP_REGISTER|REG_R23_VSTART_LINE[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R23_VSTART_LINE[3]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R23_VSTART_LINE[3]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R23_VSTART_LINE[3]\, emsx|U20|U_VDP_REGISTER|REG_R23_VSTART_LINE[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R23_VSTART_LINE[2]\, emsx|U20|U_VDP_REGISTER|REG_R23_VSTART_LINE[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R23_VSTART_LINE[0]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R23_VSTART_LINE[0]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R23_VSTART_LINE[0]\, emsx|U20|U_VDP_REGISTER|REG_R23_VSTART_LINE[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R23_VSTART_LINE[1]\, emsx|U20|U_VDP_REGISTER|REG_R23_VSTART_LINE[1], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add0~0\, emsx|U20|U_SPRITE|Add0~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add0~1\, emsx|U20|U_SPRITE|Add0~1, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add0~2\, emsx|U20|U_SPRITE|Add0~2, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add0~4\, emsx|U20|U_SPRITE|Add0~4, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add0~5\, emsx|U20|U_SPRITE|Add0~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R23_VSTART_LINE[6]\, emsx|U20|U_VDP_REGISTER|REG_R23_VSTART_LINE[6], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add0~6\, emsx|U20|U_SPRITE|Add0~6, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_PRE_Y_CNT[6]~feeder\, emsx|U20|U_SSG|FF_PRE_Y_CNT[6]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_PRE_Y_CNT[6]\, emsx|U20|U_SSG|FF_PRE_Y_CNT[6], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add0~12\, emsx|U20|U_SPRITE|Add0~12, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R23_VSTART_LINE[7]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R23_VSTART_LINE[7]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R23_VSTART_LINE[7]\, emsx|U20|U_VDP_REGISTER|REG_R23_VSTART_LINE[7], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add0~13\, emsx|U20|U_SPRITE|Add0~13, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_PRE_Y_CNT[7]\, emsx|U20|U_SSG|FF_PRE_Y_CNT[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R19_HSYNC_INT_LINE[7]~0\, emsx|U20|U_VDP_REGISTER|REG_R19_HSYNC_INT_LINE[7]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R19_HSYNC_INT_LINE[6]\, emsx|U20|U_VDP_REGISTER|REG_R19_HSYNC_INT_LINE[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R19_HSYNC_INT_LINE[7]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R19_HSYNC_INT_LINE[7]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R19_HSYNC_INT_LINE[7]\, emsx|U20|U_VDP_REGISTER|REG_R19_HSYNC_INT_LINE[7], MSX, 1
instance = comp, \emsx|U20|U_INTERRUPT|process_1~3\, emsx|U20|U_INTERRUPT|process_1~3, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add0~3\, emsx|U20|U_SPRITE|Add0~3, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_PRE_Y_CNT[4]~feeder\, emsx|U20|U_SSG|FF_PRE_Y_CNT[4]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_PRE_Y_CNT[4]\, emsx|U20|U_SSG|FF_PRE_Y_CNT[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R19_HSYNC_INT_LINE[5]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R19_HSYNC_INT_LINE[5]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R19_HSYNC_INT_LINE[5]\, emsx|U20|U_VDP_REGISTER|REG_R19_HSYNC_INT_LINE[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R19_HSYNC_INT_LINE[4]\, emsx|U20|U_VDP_REGISTER|REG_R19_HSYNC_INT_LINE[4], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add0~11\, emsx|U20|U_SPRITE|Add0~11, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_PRE_Y_CNT[5]~feeder\, emsx|U20|U_SSG|FF_PRE_Y_CNT[5]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_PRE_Y_CNT[5]\, emsx|U20|U_SSG|FF_PRE_Y_CNT[5], MSX, 1
instance = comp, \emsx|U20|U_INTERRUPT|process_1~2\, emsx|U20|U_INTERRUPT|process_1~2, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add0~10\, emsx|U20|U_SPRITE|Add0~10, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_PRE_Y_CNT[3]~feeder\, emsx|U20|U_SSG|FF_PRE_Y_CNT[3]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_PRE_Y_CNT[3]\, emsx|U20|U_SSG|FF_PRE_Y_CNT[3], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add0~8\, emsx|U20|U_SPRITE|Add0~8, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_PRE_Y_CNT[2]~feeder\, emsx|U20|U_SSG|FF_PRE_Y_CNT[2]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_PRE_Y_CNT[2]\, emsx|U20|U_SSG|FF_PRE_Y_CNT[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R19_HSYNC_INT_LINE[2]\, emsx|U20|U_VDP_REGISTER|REG_R19_HSYNC_INT_LINE[2], MSX, 1
instance = comp, \emsx|U20|U_INTERRUPT|Equal1~0\, emsx|U20|U_INTERRUPT|Equal1~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R19_HSYNC_INT_LINE[3]\, emsx|U20|U_VDP_REGISTER|REG_R19_HSYNC_INT_LINE[3], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add0~9\, emsx|U20|U_SPRITE|Add0~9, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_PRE_Y_CNT[1]\, emsx|U20|U_SSG|FF_PRE_Y_CNT[1], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add0~7\, emsx|U20|U_SPRITE|Add0~7, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_PRE_Y_CNT[0]\, emsx|U20|U_SSG|FF_PRE_Y_CNT[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R19_HSYNC_INT_LINE[0]\, emsx|U20|U_VDP_REGISTER|REG_R19_HSYNC_INT_LINE[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R19_HSYNC_INT_LINE[1]\, emsx|U20|U_VDP_REGISTER|REG_R19_HSYNC_INT_LINE[1], MSX, 1
instance = comp, \emsx|U20|U_INTERRUPT|process_1~0\, emsx|U20|U_INTERRUPT|process_1~0, MSX, 1
instance = comp, \emsx|U20|U_INTERRUPT|process_1~1\, emsx|U20|U_INTERRUPT|process_1~1, MSX, 1
instance = comp, \emsx|U20|Equal18~2\, emsx|U20|Equal18~2, MSX, 1
instance = comp, \emsx|U20|ACTIVE_LINE\, emsx|U20|ACTIVE_LINE, MSX, 1
instance = comp, \emsx|U20|U_INTERRUPT|process_1~4\, emsx|U20|U_INTERRUPT|process_1~4, MSX, 1
instance = comp, \emsx|U20|U_INTERRUPT|FF_HSYNC_INT_N~0\, emsx|U20|U_INTERRUPT|FF_HSYNC_INT_N~0, MSX, 1
instance = comp, \emsx|U20|U_INTERRUPT|FF_HSYNC_INT_N\, emsx|U20|U_INTERRUPT|FF_HSYNC_INT_N, MSX, 1
instance = comp, \emsx|U20|U_SSG|PREDOTCOUNTERYPSTART~0\, emsx|U20|U_SSG|PREDOTCOUNTERYPSTART~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|ENAHSYNC~4\, emsx|U20|U_SSG|ENAHSYNC~4, MSX, 1
instance = comp, \emsx|U20|U_SSG|ENAHSYNC~5\, emsx|U20|U_SSG|ENAHSYNC~5, MSX, 1
instance = comp, \emsx|U20|U_SSG|ENAHSYNC~7\, emsx|U20|U_SSG|ENAHSYNC~7, MSX, 1
instance = comp, \emsx|U20|U_SSG|ENAHSYNC~6\, emsx|U20|U_SSG|ENAHSYNC~6, MSX, 1
instance = comp, \emsx|U20|U_SSG|ENAHSYNC~8\, emsx|U20|U_SSG|ENAHSYNC~8, MSX, 1
instance = comp, \emsx|U20|U_SSG|Equal15~1\, emsx|U20|U_SSG|Equal15~1, MSX, 1
instance = comp, \emsx|U20|U_SSG|Equal15~0\, emsx|U20|U_SSG|Equal15~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|Equal15~2\, emsx|U20|U_SSG|Equal15~2, MSX, 1
instance = comp, \emsx|U20|U_SSG|ENAHSYNC~0\, emsx|U20|U_SSG|ENAHSYNC~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|ENAHSYNC~1\, emsx|U20|U_SSG|ENAHSYNC~1, MSX, 1
instance = comp, \emsx|U20|U_SSG|ENAHSYNC~2\, emsx|U20|U_SSG|ENAHSYNC~2, MSX, 1
instance = comp, \emsx|U20|U_SSG|ENAHSYNC~3\, emsx|U20|U_SSG|ENAHSYNC~3, MSX, 1
instance = comp, \emsx|U20|U_SSG|ENAHSYNC~9\, emsx|U20|U_SSG|ENAHSYNC~9, MSX, 1
instance = comp, \emsx|U20|U_SSG|ENAHSYNC\, emsx|U20|U_SSG|ENAHSYNC, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux99~2\, emsx|U20|U_VDP_REGISTER|Mux99~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_R0_DISP_MODE[3]~0\, emsx|U20|U_VDP_REGISTER|FF_R0_DISP_MODE[3]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R0_HSYNC_INT_EN\, emsx|U20|U_VDP_REGISTER|REG_R0_HSYNC_INT_EN, MSX, 1
instance = comp, \emsx|U01|u0|process_7~3\, emsx|U01|u0|process_7~3, MSX, 1
instance = comp, \emsx|U01|u0|process_7~4\, emsx|U01|u0|process_7~4, MSX, 1
instance = comp, \emsx|U01|u0|IntE_FF1~2\, emsx|U01|u0|IntE_FF1~2, MSX, 1
instance = comp, \emsx|U01|u0|IntE_FF1~3\, emsx|U01|u0|IntE_FF1~3, MSX, 1
instance = comp, \emsx|U01|u0|IntE_FF1~5\, emsx|U01|u0|IntE_FF1~5, MSX, 1
instance = comp, \emsx|U01|u0|IntE_FF1\, emsx|U01|u0|IntE_FF1, MSX, 1
instance = comp, \emsx|U01|u0|process_7~5\, emsx|U01|u0|process_7~5, MSX, 1
instance = comp, \emsx|U01|u0|IntE_FF2~1\, emsx|U01|u0|IntE_FF2~1, MSX, 1
instance = comp, \emsx|U01|u0|IntE_FF2\, emsx|U01|u0|IntE_FF2, MSX, 1
instance = comp, \emsx|U01|u0|F~32\, emsx|U01|u0|F~32, MSX, 1
instance = comp, \emsx|U01|u0|F~33\, emsx|U01|u0|F~33, MSX, 1
instance = comp, \emsx|U01|u0|F~36\, emsx|U01|u0|F~36, MSX, 1
instance = comp, \emsx|U01|u0|alu|F_Out~7\, emsx|U01|u0|alu|F_Out~7, MSX, 1
instance = comp, \emsx|U01|u0|F~37\, emsx|U01|u0|F~37, MSX, 1
instance = comp, \emsx|U01|u0|F~38\, emsx|U01|u0|F~38, MSX, 1
instance = comp, \emsx|U01|u0|F~39\, emsx|U01|u0|F~39, MSX, 1
instance = comp, \emsx|U01|u0|Fp[2]\, emsx|U01|u0|Fp[2], MSX, 1
instance = comp, \emsx|U01|u0|F~34\, emsx|U01|u0|F~34, MSX, 1
instance = comp, \emsx|U01|u0|F~40\, emsx|U01|u0|F~40, MSX, 1
instance = comp, \emsx|U01|u0|F~41\, emsx|U01|u0|F~41, MSX, 1
instance = comp, \emsx|U01|u0|alu|F_Out~5\, emsx|U01|u0|alu|F_Out~5, MSX, 1
instance = comp, \emsx|U01|u0|alu|F_Out~6\, emsx|U01|u0|alu|F_Out~6, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux28~6\, emsx|U01|u0|alu|Mux28~6, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux28~5\, emsx|U01|u0|alu|Mux28~5, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux28~7\, emsx|U01|u0|alu|Mux28~7, MSX, 1
instance = comp, \emsx|U01|u0|alu|F_Out~8\, emsx|U01|u0|alu|F_Out~8, MSX, 1
instance = comp, \emsx|U01|u0|alu|F_Out~9\, emsx|U01|u0|alu|F_Out~9, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux28~8\, emsx|U01|u0|alu|Mux28~8, MSX, 1
instance = comp, \emsx|U01|u0|alu|F_Out~0\, emsx|U01|u0|alu|F_Out~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux20~0\, emsx|U01|u0|alu|Mux20~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|F_Out~1\, emsx|U01|u0|alu|F_Out~1, MSX, 1
instance = comp, \emsx|U01|u0|alu|Overflow_v\, emsx|U01|u0|alu|Overflow_v, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux28~0\, emsx|U01|u0|alu|Mux28~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux28~1\, emsx|U01|u0|alu|Mux28~1, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux28~2\, emsx|U01|u0|alu|Mux28~2, MSX, 1
instance = comp, \emsx|U01|u0|alu|F_Out~2\, emsx|U01|u0|alu|F_Out~2, MSX, 1
instance = comp, \emsx|U01|u0|alu|F_Out~3\, emsx|U01|u0|alu|F_Out~3, MSX, 1
instance = comp, \emsx|U01|u0|alu|F_Out~4\, emsx|U01|u0|alu|F_Out~4, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux28~4\, emsx|U01|u0|alu|Mux28~4, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux28~9\, emsx|U01|u0|alu|Mux28~9, MSX, 1
instance = comp, \emsx|U01|u0|F~42\, emsx|U01|u0|F~42, MSX, 1
instance = comp, \emsx|U01|u0|F~45\, emsx|U01|u0|F~45, MSX, 1
instance = comp, \emsx|U01|u0|F~31\, emsx|U01|u0|F~31, MSX, 1
instance = comp, \emsx|U01|u0|F~46\, emsx|U01|u0|F~46, MSX, 1
instance = comp, \emsx|U01|u0|F[2]\, emsx|U01|u0|F[2], MSX, 1
instance = comp, \emsx|U01|u0|No_BTR~1\, emsx|U01|u0|No_BTR~1, MSX, 1
instance = comp, \emsx|U01|u0|No_BTR~2\, emsx|U01|u0|No_BTR~2, MSX, 1
instance = comp, \emsx|U01|u0|No_BTR\, emsx|U01|u0|No_BTR, MSX, 1
instance = comp, \emsx|U01|u0|process_0~6\, emsx|U01|u0|process_0~6, MSX, 1
instance = comp, \emsx|U01|u0|A[15]~18\, emsx|U01|u0|A[15]~18, MSX, 1
instance = comp, \emsx|U01|u0|A[15]~56\, emsx|U01|u0|A[15]~56, MSX, 1
instance = comp, \emsx|U01|u0|A[15]~58\, emsx|U01|u0|A[15]~58, MSX, 1
instance = comp, \emsx|U01|u0|A~70\, emsx|U01|u0|A~70, MSX, 1
instance = comp, \emsx|U01|u0|Add6~2\, emsx|U01|u0|Add6~2, MSX, 1
instance = comp, \emsx|U01|u0|A~71\, emsx|U01|u0|A~71, MSX, 1
instance = comp, \emsx|U01|u0|A~72\, emsx|U01|u0|A~72, MSX, 1
instance = comp, \emsx|U01|u0|A~73\, emsx|U01|u0|A~73, MSX, 1
instance = comp, \emsx|U01|u0|A~74\, emsx|U01|u0|A~74, MSX, 1
instance = comp, \emsx|U01|u0|A~75\, emsx|U01|u0|A~75, MSX, 1
instance = comp, \emsx|U01|u0|A[15]\, emsx|U01|u0|A[15], MSX, 1
instance = comp, \emsx|iSltAdr[15]~8\, emsx|iSltAdr[15]~8, MSX, 1
instance = comp, \emsx|iSltAdr[15]\, emsx|iSltAdr[15], MSX, 1
instance = comp, \emsx|Equal32~1\, emsx|Equal32~1, MSX, 1
instance = comp, \emsx|U03|ff_divider~4\, emsx|U03|ff_divider~4, MSX, 1
instance = comp, \emsx|U03|ff_divider[0]\, emsx|U03|ff_divider[0], MSX, 1
instance = comp, \emsx|U03|ff_divider~3\, emsx|U03|ff_divider~3, MSX, 1
instance = comp, \emsx|U03|ff_divider[1]\, emsx|U03|ff_divider[1], MSX, 1
instance = comp, \emsx|U03|ff_divider~2\, emsx|U03|ff_divider~2, MSX, 1
instance = comp, \emsx|U03|ff_divider[2]\, emsx|U03|ff_divider[2], MSX, 1
instance = comp, \emsx|U03|Equal7~1\, emsx|U03|Equal7~1, MSX, 1
instance = comp, \emsx|U03|ff_divider~1\, emsx|U03|ff_divider~1, MSX, 1
instance = comp, \emsx|U03|ff_divider[3]\, emsx|U03|ff_divider[3], MSX, 1
instance = comp, \emsx|U03|Equal7~0\, emsx|U03|Equal7~0, MSX, 1
instance = comp, \emsx|U03|ff_divider~0\, emsx|U03|ff_divider~0, MSX, 1
instance = comp, \emsx|U03|ff_divider[4]\, emsx|U03|ff_divider[4], MSX, 1
instance = comp, \emsx|U03|ff_low_speed_mode~0\, emsx|U03|ff_low_speed_mode~0, MSX, 1
instance = comp, \emsx|U03|always11~0\, emsx|U03|always11~0, MSX, 1
instance = comp, \emsx|U03|always4~0\, emsx|U03|always4~0, MSX, 1
instance = comp, \emsx|U03|ff_low_speed_mode\, emsx|U03|ff_low_speed_mode, MSX, 1
instance = comp, \emsx|U03|w_clk_enable~0\, emsx|U03|w_clk_enable~0, MSX, 1
instance = comp, \emsx|U03|always3~1\, emsx|U03|always3~1, MSX, 1
instance = comp, \emsx|U03|ff_data_en~0\, emsx|U03|ff_data_en~0, MSX, 1
instance = comp, \emsx|U03|ff_data_en\, emsx|U03|ff_data_en, MSX, 1
instance = comp, \emsx|U03|always3~0\, emsx|U03|always3~0, MSX, 1
instance = comp, \emsx|U03|Add1~1\, emsx|U03|Add1~1, MSX, 1
instance = comp, \emsx|U03|ff_data_seq[2]~3\, emsx|U03|ff_data_seq[2]~3, MSX, 1
instance = comp, \emsx|U03|ff_data_seq[2]\, emsx|U03|ff_data_seq[2], MSX, 1
instance = comp, \emsx|U03|ff_data_seq[3]~2\, emsx|U03|ff_data_seq[3]~2, MSX, 1
instance = comp, \emsx|U03|ff_data_seq[3]\, emsx|U03|ff_data_seq[3], MSX, 1
instance = comp, \emsx|U03|Add1~0\, emsx|U03|Add1~0, MSX, 1
instance = comp, \emsx|U03|ff_data_seq[4]~1\, emsx|U03|ff_data_seq[4]~1, MSX, 1
instance = comp, \emsx|U03|ff_data_seq[4]\, emsx|U03|ff_data_seq[4], MSX, 1
instance = comp, \emsx|U03|Equal15~0\, emsx|U03|Equal15~0, MSX, 1
instance = comp, \emsx|U03|ff_data_seq[1]~0\, emsx|U03|ff_data_seq[1]~0, MSX, 1
instance = comp, \emsx|U03|ff_data_seq[1]\, emsx|U03|ff_data_seq[1], MSX, 1
instance = comp, \emsx|U03|Equal18~0\, emsx|U03|Equal18~0, MSX, 1
instance = comp, \emsx|U03|ff_data_seq[0]~4\, emsx|U03|ff_data_seq[0]~4, MSX, 1
instance = comp, \emsx|U03|ff_data_seq[0]\, emsx|U03|ff_data_seq[0], MSX, 1
instance = comp, \emsx|U03|always6~0\, emsx|U03|always6~0, MSX, 1
instance = comp, \emsx|U03|ff_data_active~0\, emsx|U03|ff_data_active~0, MSX, 1
instance = comp, \emsx|U03|ff_data_active~1\, emsx|U03|ff_data_active~1, MSX, 1
instance = comp, \emsx|U03|ff_data_active\, emsx|U03|ff_data_active, MSX, 1
instance = comp, \emsx|wait_n_s~1\, emsx|wait_n_s~1, MSX, 1
instance = comp, \emsx|U01|u0|MCycle[2]~2\, emsx|U01|u0|MCycle[2]~2, MSX, 1
instance = comp, \emsx|U01|u0|Equal76~4\, emsx|U01|u0|Equal76~4, MSX, 1
instance = comp, \emsx|U01|u0|M1_n~1\, emsx|U01|u0|M1_n~1, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~215\, emsx|U01|u0|alu|Q_t~215, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux71~1\, emsx|U01|u0|mcode|Mux71~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux71~2\, emsx|U01|u0|mcode|Mux71~2, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~214\, emsx|U01|u0|alu|Q_t~214, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux71~3\, emsx|U01|u0|mcode|Mux71~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux71~0\, emsx|U01|u0|mcode|Mux71~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux71~4\, emsx|U01|u0|mcode|Mux71~4, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux71~10\, emsx|U01|u0|mcode|Mux71~10, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux71~7\, emsx|U01|u0|mcode|Mux71~7, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux71~8\, emsx|U01|u0|mcode|Mux71~8, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux71~5\, emsx|U01|u0|mcode|Mux71~5, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux71~6\, emsx|U01|u0|mcode|Mux71~6, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux71~9\, emsx|U01|u0|mcode|Mux71~9, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux71~11\, emsx|U01|u0|mcode|Mux71~11, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux71~12\, emsx|U01|u0|mcode|Mux71~12, MSX, 1
instance = comp, \emsx|U01|u0|MCycles[1]~1\, emsx|U01|u0|MCycles[1]~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux254~0\, emsx|U01|u0|mcode|Mux254~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|I_MULU~2\, emsx|U01|u0|mcode|I_MULU~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux208~1\, emsx|U01|u0|mcode|Mux208~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux208~2\, emsx|U01|u0|mcode|Mux208~2, MSX, 1
instance = comp, \emsx|U01|u0|MCycles[1]\, emsx|U01|u0|MCycles[1], MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~217\, emsx|U01|u0|alu|Q_t~217, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~218\, emsx|U01|u0|alu|Q_t~218, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~216\, emsx|U01|u0|alu|Q_t~216, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~219\, emsx|U01|u0|alu|Q_t~219, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~220\, emsx|U01|u0|alu|Q_t~220, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux72~0\, emsx|U01|u0|mcode|Mux72~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux72~1\, emsx|U01|u0|mcode|Mux72~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux72~2\, emsx|U01|u0|mcode|Mux72~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux72~3\, emsx|U01|u0|mcode|Mux72~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux129~0\, emsx|U01|u0|mcode|Mux129~0, MSX, 1
instance = comp, \emsx|U01|u0|MCycles[0]~0\, emsx|U01|u0|MCycles[0]~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux209~2\, emsx|U01|u0|mcode|Mux209~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux209~3\, emsx|U01|u0|mcode|Mux209~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux209~0\, emsx|U01|u0|mcode|Mux209~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux209~1\, emsx|U01|u0|mcode|Mux209~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux209~4\, emsx|U01|u0|mcode|Mux209~4, MSX, 1
instance = comp, \emsx|U01|u0|MCycles[0]\, emsx|U01|u0|MCycles[0], MSX, 1
instance = comp, \emsx|U01|u0|Equal73~0\, emsx|U01|u0|Equal73~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux264~0\, emsx|U01|u0|mcode|Mux264~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux264~1\, emsx|U01|u0|mcode|Mux264~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux70~2\, emsx|U01|u0|mcode|Mux70~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux70~3\, emsx|U01|u0|mcode|Mux70~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux70~4\, emsx|U01|u0|mcode|Mux70~4, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux70~5\, emsx|U01|u0|mcode|Mux70~5, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux70~6\, emsx|U01|u0|mcode|Mux70~6, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux70~7\, emsx|U01|u0|mcode|Mux70~7, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux264~2\, emsx|U01|u0|mcode|Mux264~2, MSX, 1
instance = comp, \emsx|U01|u0|MCycles[2]\, emsx|U01|u0|MCycles[2], MSX, 1
instance = comp, \emsx|U01|u0|process_7~0\, emsx|U01|u0|process_7~0, MSX, 1
instance = comp, \emsx|U01|u0|process_7~1\, emsx|U01|u0|process_7~1, MSX, 1
instance = comp, \emsx|U01|u0|IntE_FF1~0\, emsx|U01|u0|IntE_FF1~0, MSX, 1
instance = comp, \emsx|U01|u0|M1_n~2\, emsx|U01|u0|M1_n~2, MSX, 1
instance = comp, \emsx|U01|u0|M1_n\, emsx|U01|u0|M1_n, MSX, 1
instance = comp, \emsx|iCpuM1_n\, emsx|iCpuM1_n, MSX, 1
instance = comp, \emsx|process_28~7\, emsx|process_28~7, MSX, 1
instance = comp, \emsx|uwifi|Equal0~1\, emsx|uwifi|Equal0~1, MSX, 1
instance = comp, \emsx|uwifi|select_07w\, emsx|uwifi|select_07w, MSX, 1
instance = comp, \emsx|uwifi|select_06w\, emsx|uwifi|select_06w, MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt~40\, emsx|uwifi|qckbase_cnt~40, MSX, 1
instance = comp, \emsx|uwifi|select_06r~0\, emsx|uwifi|select_06r~0, MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt[17]~21\, emsx|uwifi|qckbase_cnt[17]~21, MSX, 1
instance = comp, \emsx|uwifi|my_tx_state~8\, emsx|uwifi|my_tx_state~8, MSX, 1
instance = comp, \emsx|uwifi|my_rx_state~12\, emsx|uwifi|my_rx_state~12, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector80~0\, emsx|uwifi|U1|Selector80~0, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_current_state_s.STATE_TX_DATA\, emsx|uwifi|U1|tx_current_state_s.STATE_TX_DATA, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector77~0\, emsx|uwifi|U1|Selector77~0, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_bit_index_s[0]\, emsx|uwifi|U1|tx_bit_index_s[0], MSX, 1
instance = comp, \emsx|uwifi|U1|Selector76~0\, emsx|uwifi|U1|Selector76~0, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector76~1\, emsx|uwifi|U1|Selector76~1, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_bit_index_s[1]\, emsx|uwifi|U1|tx_bit_index_s[1], MSX, 1
instance = comp, \emsx|uwifi|U1|Selector75~0\, emsx|uwifi|U1|Selector75~0, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector75~1\, emsx|uwifi|U1|Selector75~1, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_bit_index_s[2]\, emsx|uwifi|U1|tx_bit_index_s[2], MSX, 1
instance = comp, \emsx|uwifi|U1|tx_current_state_s.STATE_TX_STOP~0\, emsx|uwifi|U1|tx_current_state_s.STATE_TX_STOP~0, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_current_state_s.STATE_TX_STOP~1\, emsx|uwifi|U1|tx_current_state_s.STATE_TX_STOP~1, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_current_state_s.STATE_TX_STOP\, emsx|uwifi|U1|tx_current_state_s.STATE_TX_STOP, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_current_state_s~7\, emsx|uwifi|U1|tx_current_state_s~7, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_current_state_s.STATE_TX_FINISH\, emsx|uwifi|U1|tx_current_state_s.STATE_TX_FINISH, MSX, 1
instance = comp, \emsx|uwifi|my_tx_state~11\, emsx|uwifi|my_tx_state~11, MSX, 1
instance = comp, \emsx|uwifi|my_tx_state~12\, emsx|uwifi|my_tx_state~12, MSX, 1
instance = comp, \emsx|uwifi|my_tx_state.STATE_TX_DATA\, emsx|uwifi|my_tx_state.STATE_TX_DATA, MSX, 1
instance = comp, \emsx|uwifi|uart_tx_o~0\, emsx|uwifi|uart_tx_o~0, MSX, 1
instance = comp, \emsx|uwifi|out_tx_data[7]~0\, emsx|uwifi|out_tx_data[7]~0, MSX, 1
instance = comp, \emsx|uwifi|uart_tx_o~1\, emsx|uwifi|uart_tx_o~1, MSX, 1
instance = comp, \emsx|uwifi|uart_tx_o\, emsx|uwifi|uart_tx_o, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector78~0\, emsx|uwifi|U1|Selector78~0, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_current_state_s.STATE_TX_IDLE\, emsx|uwifi|U1|tx_current_state_s.STATE_TX_IDLE, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector74~0\, emsx|uwifi|U1|Selector74~0, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_clock_counter_s[0]\, emsx|uwifi|U1|tx_clock_counter_s[0], MSX, 1
instance = comp, \emsx|uwifi|U1|Selector73~0\, emsx|uwifi|U1|Selector73~0, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_clock_counter_s[1]\, emsx|uwifi|U1|tx_clock_counter_s[1], MSX, 1
instance = comp, \emsx|uwifi|U1|Add3~16\, emsx|uwifi|U1|Add3~16, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector72~0\, emsx|uwifi|U1|Selector72~0, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_clock_counter_s[2]\, emsx|uwifi|U1|tx_clock_counter_s[2], MSX, 1
instance = comp, \emsx|uwifi|U1|Add3~17\, emsx|uwifi|U1|Add3~17, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector71~0\, emsx|uwifi|U1|Selector71~0, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_clock_counter_s[3]\, emsx|uwifi|U1|tx_clock_counter_s[3], MSX, 1
instance = comp, \emsx|uwifi|U1|Add3~0\, emsx|uwifi|U1|Add3~0, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector70~0\, emsx|uwifi|U1|Selector70~0, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_clock_counter_s[4]\, emsx|uwifi|U1|tx_clock_counter_s[4], MSX, 1
instance = comp, \emsx|uwifi|U1|Add3~15\, emsx|uwifi|U1|Add3~15, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector69~0\, emsx|uwifi|U1|Selector69~0, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_clock_counter_s[5]\, emsx|uwifi|U1|tx_clock_counter_s[5], MSX, 1
instance = comp, \emsx|uwifi|U1|Add3~18\, emsx|uwifi|U1|Add3~18, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector68~0\, emsx|uwifi|U1|Selector68~0, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_clock_counter_s[6]\, emsx|uwifi|U1|tx_clock_counter_s[6], MSX, 1
instance = comp, \emsx|uwifi|U1|Add3~1\, emsx|uwifi|U1|Add3~1, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector67~0\, emsx|uwifi|U1|Selector67~0, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_clock_counter_s[7]\, emsx|uwifi|U1|tx_clock_counter_s[7], MSX, 1
instance = comp, \emsx|uwifi|U1|Add3~19\, emsx|uwifi|U1|Add3~19, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector66~0\, emsx|uwifi|U1|Selector66~0, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_clock_counter_s[8]\, emsx|uwifi|U1|tx_clock_counter_s[8], MSX, 1
instance = comp, \emsx|uwifi|U1|Add3~20\, emsx|uwifi|U1|Add3~20, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector65~0\, emsx|uwifi|U1|Selector65~0, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_clock_counter_s[9]\, emsx|uwifi|U1|tx_clock_counter_s[9], MSX, 1
instance = comp, \emsx|uwifi|U1|Add3~2\, emsx|uwifi|U1|Add3~2, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector64~0\, emsx|uwifi|U1|Selector64~0, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_clock_counter_s[10]\, emsx|uwifi|U1|tx_clock_counter_s[10], MSX, 1
instance = comp, \emsx|uwifi|U1|Add3~21\, emsx|uwifi|U1|Add3~21, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector63~0\, emsx|uwifi|U1|Selector63~0, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_clock_counter_s[11]\, emsx|uwifi|U1|tx_clock_counter_s[11], MSX, 1
instance = comp, \emsx|uwifi|U1|Add3~22\, emsx|uwifi|U1|Add3~22, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector62~0\, emsx|uwifi|U1|Selector62~0, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_clock_counter_s[12]\, emsx|uwifi|U1|tx_clock_counter_s[12], MSX, 1
instance = comp, \emsx|uwifi|U1|Add3~3\, emsx|uwifi|U1|Add3~3, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector61~0\, emsx|uwifi|U1|Selector61~0, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_clock_counter_s[13]\, emsx|uwifi|U1|tx_clock_counter_s[13], MSX, 1
instance = comp, \emsx|uwifi|U1|Add3~23\, emsx|uwifi|U1|Add3~23, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector60~0\, emsx|uwifi|U1|Selector60~0, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_clock_counter_s[14]\, emsx|uwifi|U1|tx_clock_counter_s[14], MSX, 1
instance = comp, \emsx|uwifi|U1|Add3~24\, emsx|uwifi|U1|Add3~24, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector59~0\, emsx|uwifi|U1|Selector59~0, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_clock_counter_s[15]\, emsx|uwifi|U1|tx_clock_counter_s[15], MSX, 1
instance = comp, \emsx|uwifi|U1|Add3~4\, emsx|uwifi|U1|Add3~4, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector58~0\, emsx|uwifi|U1|Selector58~0, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_clock_counter_s[16]\, emsx|uwifi|U1|tx_clock_counter_s[16], MSX, 1
instance = comp, \emsx|uwifi|U1|Add3~25\, emsx|uwifi|U1|Add3~25, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector57~0\, emsx|uwifi|U1|Selector57~0, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_clock_counter_s[17]\, emsx|uwifi|U1|tx_clock_counter_s[17], MSX, 1
instance = comp, \emsx|uwifi|U1|Add3~26\, emsx|uwifi|U1|Add3~26, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector56~0\, emsx|uwifi|U1|Selector56~0, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_clock_counter_s[18]\, emsx|uwifi|U1|tx_clock_counter_s[18], MSX, 1
instance = comp, \emsx|uwifi|U1|Add3~5\, emsx|uwifi|U1|Add3~5, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector55~0\, emsx|uwifi|U1|Selector55~0, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_clock_counter_s[19]\, emsx|uwifi|U1|tx_clock_counter_s[19], MSX, 1
instance = comp, \emsx|uwifi|U1|Add3~27\, emsx|uwifi|U1|Add3~27, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector54~0\, emsx|uwifi|U1|Selector54~0, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_clock_counter_s[20]\, emsx|uwifi|U1|tx_clock_counter_s[20], MSX, 1
instance = comp, \emsx|uwifi|U1|Add3~28\, emsx|uwifi|U1|Add3~28, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector53~0\, emsx|uwifi|U1|Selector53~0, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_clock_counter_s[21]\, emsx|uwifi|U1|tx_clock_counter_s[21], MSX, 1
instance = comp, \emsx|uwifi|U1|Add3~6\, emsx|uwifi|U1|Add3~6, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector52~0\, emsx|uwifi|U1|Selector52~0, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_clock_counter_s[22]\, emsx|uwifi|U1|tx_clock_counter_s[22], MSX, 1
instance = comp, \emsx|uwifi|U1|Add3~14\, emsx|uwifi|U1|Add3~14, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector51~0\, emsx|uwifi|U1|Selector51~0, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_clock_counter_s[23]\, emsx|uwifi|U1|tx_clock_counter_s[23], MSX, 1
instance = comp, \emsx|uwifi|prescaler_i_s~18\, emsx|uwifi|prescaler_i_s~18, MSX, 1
instance = comp, \emsx|uwifi|prescaler_i_s[8]~feeder\, emsx|uwifi|prescaler_i_s[8]~feeder, MSX, 1
instance = comp, \emsx|uwifi|select_07w~0\, emsx|uwifi|select_07w~0, MSX, 1
instance = comp, \emsx|uwifi|my_cmd_state~7\, emsx|uwifi|my_cmd_state~7, MSX, 1
instance = comp, \emsx|uwifi|my_cmd_state~8\, emsx|uwifi|my_cmd_state~8, MSX, 1
instance = comp, \emsx|uwifi|my_cmd_state.STATE_CMD_IDLE\, emsx|uwifi|my_cmd_state.STATE_CMD_IDLE, MSX, 1
instance = comp, \emsx|uwifi|reset_fifo~0\, emsx|uwifi|reset_fifo~0, MSX, 1
instance = comp, \emsx|uwifi|prescaler_i_s[12]~16\, emsx|uwifi|prescaler_i_s[12]~16, MSX, 1
instance = comp, \emsx|uwifi|prescaler_i_s[12]~17\, emsx|uwifi|prescaler_i_s[12]~17, MSX, 1
instance = comp, \emsx|uwifi|prescaler_i_s[8]\, emsx|uwifi|prescaler_i_s[8], MSX, 1
instance = comp, \emsx|uwifi|prescaler_i_s~22\, emsx|uwifi|prescaler_i_s~22, MSX, 1
instance = comp, \emsx|uwifi|prescaler_i_s[7]\, emsx|uwifi|prescaler_i_s[7], MSX, 1
instance = comp, \emsx|uwifi|prescaler_i_s~15\, emsx|uwifi|prescaler_i_s~15, MSX, 1
instance = comp, \emsx|uwifi|prescaler_i_s[9]\, emsx|uwifi|prescaler_i_s[9], MSX, 1
instance = comp, \emsx|uwifi|prescaler_i_s[4]\, emsx|uwifi|prescaler_i_s[4], MSX, 1
instance = comp, \emsx|uwifi|prescaler_i_s~20\, emsx|uwifi|prescaler_i_s~20, MSX, 1
instance = comp, \emsx|uwifi|prescaler_i_s[6]\, emsx|uwifi|prescaler_i_s[6], MSX, 1
instance = comp, \emsx|uwifi|prescaler_i_s~21\, emsx|uwifi|prescaler_i_s~21, MSX, 1
instance = comp, \emsx|uwifi|prescaler_i_s[5]\, emsx|uwifi|prescaler_i_s[5], MSX, 1
instance = comp, \emsx|uwifi|prescaler_i_s[3]~feeder\, emsx|uwifi|prescaler_i_s[3]~feeder, MSX, 1
instance = comp, \emsx|uwifi|prescaler_i_s[3]\, emsx|uwifi|prescaler_i_s[3], MSX, 1
instance = comp, \emsx|U35|io43_id212~19_wirecell\, emsx|U35|io43_id212~19_wirecell, MSX, 1
instance = comp, \emsx|uwifi|prescaler_i_s[2]\, emsx|uwifi|prescaler_i_s[2], MSX, 1
instance = comp, \emsx|U35|io43_id212~28\, emsx|U35|io43_id212~28, MSX, 1
instance = comp, \emsx|uwifi|prescaler_i_s[0]~feeder\, emsx|uwifi|prescaler_i_s[0]~feeder, MSX, 1
instance = comp, \emsx|uwifi|prescaler_i_s[0]\, emsx|uwifi|prescaler_i_s[0], MSX, 1
instance = comp, \emsx|uwifi|prescaler_i_s~19\, emsx|uwifi|prescaler_i_s~19, MSX, 1
instance = comp, \emsx|uwifi|prescaler_i_s[1]\, emsx|uwifi|prescaler_i_s[1], MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan3~0\, emsx|uwifi|U1|LessThan3~0, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan3~1\, emsx|uwifi|U1|LessThan3~1, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan3~2\, emsx|uwifi|U1|LessThan3~2, MSX, 1
instance = comp, \emsx|uwifi|prescaler_i_s[12]\, emsx|uwifi|prescaler_i_s[12], MSX, 1
instance = comp, \emsx|uwifi|prescaler_i_s~23\, emsx|uwifi|prescaler_i_s~23, MSX, 1
instance = comp, \emsx|uwifi|prescaler_i_s[11]\, emsx|uwifi|prescaler_i_s[11], MSX, 1
instance = comp, \emsx|uwifi|prescaler_i_s[10]~feeder\, emsx|uwifi|prescaler_i_s[10]~feeder, MSX, 1
instance = comp, \emsx|uwifi|prescaler_i_s[10]\, emsx|uwifi|prescaler_i_s[10], MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan3~3\, emsx|uwifi|U1|LessThan3~3, MSX, 1
instance = comp, \emsx|uwifi|U1|Add3~13\, emsx|uwifi|U1|Add3~13, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector50~0\, emsx|uwifi|U1|Selector50~0, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_clock_counter_s[24]\, emsx|uwifi|U1|tx_clock_counter_s[24], MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan3~30\, emsx|uwifi|U1|LessThan3~30, MSX, 1
instance = comp, \emsx|uwifi|U1|Add3~7\, emsx|uwifi|U1|Add3~7, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector49~0\, emsx|uwifi|U1|Selector49~0, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_clock_counter_s[25]\, emsx|uwifi|U1|tx_clock_counter_s[25], MSX, 1
instance = comp, \emsx|uwifi|U1|Add3~12\, emsx|uwifi|U1|Add3~12, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector48~0\, emsx|uwifi|U1|Selector48~0, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_clock_counter_s[26]\, emsx|uwifi|U1|tx_clock_counter_s[26], MSX, 1
instance = comp, \emsx|uwifi|U1|Add3~11\, emsx|uwifi|U1|Add3~11, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector47~0\, emsx|uwifi|U1|Selector47~0, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_clock_counter_s[27]\, emsx|uwifi|U1|tx_clock_counter_s[27], MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan3~31\, emsx|uwifi|U1|LessThan3~31, MSX, 1
instance = comp, \emsx|uwifi|U1|Add3~8\, emsx|uwifi|U1|Add3~8, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector46~0\, emsx|uwifi|U1|Selector46~0, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_clock_counter_s[28]\, emsx|uwifi|U1|tx_clock_counter_s[28], MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan3~32\, emsx|uwifi|U1|LessThan3~32, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan3~25\, emsx|uwifi|U1|LessThan3~25, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan3~24\, emsx|uwifi|U1|LessThan3~24, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan3~26\, emsx|uwifi|U1|LessThan3~26, MSX, 1
instance = comp, \emsx|uwifi|U1|Add5~6\, emsx|uwifi|U1|Add5~6, MSX, 1
instance = comp, \emsx|uwifi|U1|Add5~5\, emsx|uwifi|U1|Add5~5, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan3~18\, emsx|uwifi|U1|LessThan3~18, MSX, 1
instance = comp, \emsx|uwifi|U1|Add5~3\, emsx|uwifi|U1|Add5~3, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan3~9\, emsx|uwifi|U1|LessThan3~9, MSX, 1
instance = comp, \emsx|uwifi|U1|Add5~0\, emsx|uwifi|U1|Add5~0, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan3~11\, emsx|uwifi|U1|LessThan3~11, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan3~12\, emsx|uwifi|U1|LessThan3~12, MSX, 1
instance = comp, \emsx|uwifi|U1|Add5~1\, emsx|uwifi|U1|Add5~1, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan3~13\, emsx|uwifi|U1|LessThan3~13, MSX, 1
instance = comp, \emsx|uwifi|U1|Add5~2\, emsx|uwifi|U1|Add5~2, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan3~10\, emsx|uwifi|U1|LessThan3~10, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan3~14\, emsx|uwifi|U1|LessThan3~14, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan3~15\, emsx|uwifi|U1|LessThan3~15, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan3~16\, emsx|uwifi|U1|LessThan3~16, MSX, 1
instance = comp, \emsx|uwifi|U1|Add5~4\, emsx|uwifi|U1|Add5~4, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan3~17\, emsx|uwifi|U1|LessThan3~17, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan3~19\, emsx|uwifi|U1|LessThan3~19, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan3~20\, emsx|uwifi|U1|LessThan3~20, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan3~21\, emsx|uwifi|U1|LessThan3~21, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan3~22\, emsx|uwifi|U1|LessThan3~22, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan3~23\, emsx|uwifi|U1|LessThan3~23, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan3~27\, emsx|uwifi|U1|LessThan3~27, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan3~28\, emsx|uwifi|U1|LessThan3~28, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan3~29\, emsx|uwifi|U1|LessThan3~29, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan3~7\, emsx|uwifi|U1|LessThan3~7, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan3~6\, emsx|uwifi|U1|LessThan3~6, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan3~8\, emsx|uwifi|U1|LessThan3~8, MSX, 1
instance = comp, \emsx|uwifi|U1|Add3~10\, emsx|uwifi|U1|Add3~10, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector45~0\, emsx|uwifi|U1|Selector45~0, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_clock_counter_s[29]\, emsx|uwifi|U1|tx_clock_counter_s[29], MSX, 1
instance = comp, \emsx|uwifi|U1|Add3~9\, emsx|uwifi|U1|Add3~9, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector44~0\, emsx|uwifi|U1|Selector44~0, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_clock_counter_s[30]\, emsx|uwifi|U1|tx_clock_counter_s[30], MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan3~5\, emsx|uwifi|U1|LessThan3~5, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan3~33\, emsx|uwifi|U1|LessThan3~33, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan3~4\, emsx|uwifi|U1|LessThan3~4, MSX, 1
instance = comp, \emsx|uwifi|U1|Add3~29\, emsx|uwifi|U1|Add3~29, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector43~0\, emsx|uwifi|U1|Selector43~0, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_clock_counter_s[31]\, emsx|uwifi|U1|tx_clock_counter_s[31], MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan3~34\, emsx|uwifi|U1|LessThan3~34, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector79~1\, emsx|uwifi|U1|Selector79~1, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_current_state_s.STATE_TX_START\, emsx|uwifi|U1|tx_current_state_s.STATE_TX_START, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector40~0\, emsx|uwifi|U1|Selector40~0, MSX, 1
instance = comp, \emsx|uwifi|U1|TX_active_o\, emsx|uwifi|U1|TX_active_o, MSX, 1
instance = comp, \emsx|uwifi|my_tx_state~9\, emsx|uwifi|my_tx_state~9, MSX, 1
instance = comp, \emsx|uwifi|my_tx_state~10\, emsx|uwifi|my_tx_state~10, MSX, 1
instance = comp, \emsx|uwifi|my_tx_state.STATE_TX_IDLE\, emsx|uwifi|my_tx_state.STATE_TX_IDLE, MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt[17]~22\, emsx|uwifi|qckbase_cnt[17]~22, MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt[1]\, emsx|uwifi|qckbase_cnt[1], MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt~37\, emsx|uwifi|qckbase_cnt~37, MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt[2]\, emsx|uwifi|qckbase_cnt[2], MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt~36\, emsx|uwifi|qckbase_cnt~36, MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt[3]\, emsx|uwifi|qckbase_cnt[3], MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt~34\, emsx|uwifi|qckbase_cnt~34, MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt[4]\, emsx|uwifi|qckbase_cnt[4], MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt~35\, emsx|uwifi|qckbase_cnt~35, MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt[5]\, emsx|uwifi|qckbase_cnt[5], MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt~33\, emsx|uwifi|qckbase_cnt~33, MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt[6]\, emsx|uwifi|qckbase_cnt[6], MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt~38\, emsx|uwifi|qckbase_cnt~38, MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt[7]\, emsx|uwifi|qckbase_cnt[7], MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt~31\, emsx|uwifi|qckbase_cnt~31, MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt[8]\, emsx|uwifi|qckbase_cnt[8], MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt~30\, emsx|uwifi|qckbase_cnt~30, MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt[9]\, emsx|uwifi|qckbase_cnt[9], MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt~27\, emsx|uwifi|qckbase_cnt~27, MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt[10]\, emsx|uwifi|qckbase_cnt[10], MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt~25\, emsx|uwifi|qckbase_cnt~25, MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt[11]\, emsx|uwifi|qckbase_cnt[11], MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt~24\, emsx|uwifi|qckbase_cnt~24, MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt[12]\, emsx|uwifi|qckbase_cnt[12], MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt~20\, emsx|uwifi|qckbase_cnt~20, MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt[13]\, emsx|uwifi|qckbase_cnt[13], MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt~23\, emsx|uwifi|qckbase_cnt~23, MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt[14]\, emsx|uwifi|qckbase_cnt[14], MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt~39\, emsx|uwifi|qckbase_cnt~39, MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt[15]\, emsx|uwifi|qckbase_cnt[15], MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt~32\, emsx|uwifi|qckbase_cnt~32, MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt[16]\, emsx|uwifi|qckbase_cnt[16], MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt~26\, emsx|uwifi|qckbase_cnt~26, MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt[17]\, emsx|uwifi|qckbase_cnt[17], MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt~28\, emsx|uwifi|qckbase_cnt~28, MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt[18]\, emsx|uwifi|qckbase_cnt[18], MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt~29\, emsx|uwifi|qckbase_cnt~29, MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt[19]\, emsx|uwifi|qckbase_cnt[19], MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt~41\, emsx|uwifi|qckbase_cnt~41, MSX, 1
instance = comp, \emsx|uwifi|qckbase_cnt[0]\, emsx|uwifi|qckbase_cnt[0], MSX, 1
instance = comp, \emsx|uwifi|Equal2~5\, emsx|uwifi|Equal2~5, MSX, 1
instance = comp, \emsx|uwifi|Equal2~4\, emsx|uwifi|Equal2~4, MSX, 1
instance = comp, \emsx|uwifi|Equal2~1\, emsx|uwifi|Equal2~1, MSX, 1
instance = comp, \emsx|uwifi|Equal2~2\, emsx|uwifi|Equal2~2, MSX, 1
instance = comp, \emsx|uwifi|Equal2~3\, emsx|uwifi|Equal2~3, MSX, 1
instance = comp, \emsx|uwifi|Equal2~0\, emsx|uwifi|Equal2~0, MSX, 1
instance = comp, \emsx|uwifi|Equal2~6\, emsx|uwifi|Equal2~6, MSX, 1
instance = comp, \emsx|uwifi|fifo_read~5\, emsx|uwifi|fifo_read~5, MSX, 1
instance = comp, \emsx|uwifi|my_rx_state~14\, emsx|uwifi|my_rx_state~14, MSX, 1
instance = comp, \emsx|uwifi|my_rx_state~20\, emsx|uwifi|my_rx_state~20, MSX, 1
instance = comp, \emsx|uwifi|my_rx_state.STATE_RX_WAITDATA\, emsx|uwifi|my_rx_state.STATE_RX_WAITDATA, MSX, 1
instance = comp, \emsx|uwifi|my_rx_state~15\, emsx|uwifi|my_rx_state~15, MSX, 1
instance = comp, \emsx|uwifi|my_rx_state.STATE_RX_DATA\, emsx|uwifi|my_rx_state.STATE_RX_DATA, MSX, 1
instance = comp, \emsx|uwifi|select_07r\, emsx|uwifi|select_07r, MSX, 1
instance = comp, \emsx|uwifi|my_rx_state~10\, emsx|uwifi|my_rx_state~10, MSX, 1
instance = comp, \emsx|uwifi|my_rx_state~11\, emsx|uwifi|my_rx_state~11, MSX, 1
instance = comp, \emsx|uwifi|my_rx_state~13\, emsx|uwifi|my_rx_state~13, MSX, 1
instance = comp, \emsx|uwifi|my_rx_state.STATE_RX_FINISH\, emsx|uwifi|my_rx_state.STATE_RX_FINISH, MSX, 1
instance = comp, \emsx|uwifi|fifo_read~2\, emsx|uwifi|fifo_read~2, MSX, 1
instance = comp, \emsx|uwifi|fifo_read~3\, emsx|uwifi|fifo_read~3, MSX, 1
instance = comp, \emsx|uwifi|fifo_read~4\, emsx|uwifi|fifo_read~4, MSX, 1
instance = comp, \emsx|uwifi|fifo_read\, emsx|uwifi|fifo_read, MSX, 1
instance = comp, \emsx|uwifi|reset_fifo~1\, emsx|uwifi|reset_fifo~1, MSX, 1
instance = comp, \emsx|uwifi|reset_fifo~2\, emsx|uwifi|reset_fifo~2, MSX, 1
instance = comp, \emsx|uwifi|reset_fifo~feeder\, emsx|uwifi|reset_fifo~feeder, MSX, 1
instance = comp, \emsx|uwifi|reset_fifo\, emsx|uwifi|reset_fifo, MSX, 1
instance = comp, \emsx|uwifi|U2|read_edge[0]\, emsx|uwifi|U2|read_edge[0], MSX, 1
instance = comp, \emsx|uwifi|U2|read_edge[1]\, emsx|uwifi|U2|read_edge[1], MSX, 1
instance = comp, \emsx|uwifi|U2|tail_s~0\, emsx|uwifi|U2|tail_s~0, MSX, 1
instance = comp, \emsx|uwifi|U2|tail_s~1\, emsx|uwifi|U2|tail_s~1, MSX, 1
instance = comp, \emsx|uwifi|U2|tail_s[0]~15\, emsx|uwifi|U2|tail_s[0]~15, MSX, 1
instance = comp, \emsx|uwifi|U2|tail_s[0]\, emsx|uwifi|U2|tail_s[0], MSX, 1
instance = comp, \emsx|uwifi|U2|tail_s~2\, emsx|uwifi|U2|tail_s~2, MSX, 1
instance = comp, \emsx|uwifi|U2|tail_s[1]\, emsx|uwifi|U2|tail_s[1], MSX, 1
instance = comp, \emsx|uwifi|U2|Add2~0\, emsx|uwifi|U2|Add2~0, MSX, 1
instance = comp, \emsx|uwifi|U2|tail_s~3\, emsx|uwifi|U2|tail_s~3, MSX, 1
instance = comp, \emsx|uwifi|U2|tail_s[2]\, emsx|uwifi|U2|tail_s[2], MSX, 1
instance = comp, \emsx|uwifi|U2|Equal2~0\, emsx|uwifi|U2|Equal2~0, MSX, 1
instance = comp, \emsx|uwifi|U2|tail_s~4\, emsx|uwifi|U2|tail_s~4, MSX, 1
instance = comp, \emsx|uwifi|U2|tail_s[3]\, emsx|uwifi|U2|tail_s[3], MSX, 1
instance = comp, \emsx|uwifi|U2|Equal2~1\, emsx|uwifi|U2|Equal2~1, MSX, 1
instance = comp, \emsx|uwifi|U2|tail_s~5\, emsx|uwifi|U2|tail_s~5, MSX, 1
instance = comp, \emsx|uwifi|U2|tail_s[4]\, emsx|uwifi|U2|tail_s[4], MSX, 1
instance = comp, \emsx|uwifi|U2|Equal2~2\, emsx|uwifi|U2|Equal2~2, MSX, 1
instance = comp, \emsx|uwifi|U2|Add0~1\, emsx|uwifi|U2|Add0~1, MSX, 1
instance = comp, \emsx|uwifi|U2|tail_s~9\, emsx|uwifi|U2|tail_s~9, MSX, 1
instance = comp, \emsx|uwifi|U2|tail_s[7]\, emsx|uwifi|U2|tail_s[7], MSX, 1
instance = comp, \emsx|uwifi|U2|Add0~2\, emsx|uwifi|U2|Add0~2, MSX, 1
instance = comp, \emsx|uwifi|U2|tail_s~10\, emsx|uwifi|U2|tail_s~10, MSX, 1
instance = comp, \emsx|uwifi|U2|tail_s[8]\, emsx|uwifi|U2|tail_s[8], MSX, 1
instance = comp, \emsx|uwifi|U2|Add0~3\, emsx|uwifi|U2|Add0~3, MSX, 1
instance = comp, \emsx|uwifi|U2|tail_s~11\, emsx|uwifi|U2|tail_s~11, MSX, 1
instance = comp, \emsx|uwifi|U2|tail_s[9]\, emsx|uwifi|U2|tail_s[9], MSX, 1
instance = comp, \emsx|uwifi|U2|Add0~4\, emsx|uwifi|U2|Add0~4, MSX, 1
instance = comp, \emsx|uwifi|U2|tail_s~12\, emsx|uwifi|U2|tail_s~12, MSX, 1
instance = comp, \emsx|uwifi|U2|tail_s[10]\, emsx|uwifi|U2|tail_s[10], MSX, 1
instance = comp, \emsx|uwifi|U2|Add0~5\, emsx|uwifi|U2|Add0~5, MSX, 1
instance = comp, \emsx|uwifi|U2|tail_s~13\, emsx|uwifi|U2|tail_s~13, MSX, 1
instance = comp, \emsx|uwifi|U2|tail_s~14\, emsx|uwifi|U2|tail_s~14, MSX, 1
instance = comp, \emsx|uwifi|U2|tail_s[11]~feeder\, emsx|uwifi|U2|tail_s[11]~feeder, MSX, 1
instance = comp, \emsx|uwifi|U2|tail_s[11]\, emsx|uwifi|U2|tail_s[11], MSX, 1
instance = comp, \emsx|uwifi|U2|Equal2~3\, emsx|uwifi|U2|Equal2~3, MSX, 1
instance = comp, \emsx|uwifi|U2|Equal2~4\, emsx|uwifi|U2|Equal2~4, MSX, 1
instance = comp, \emsx|uwifi|U2|Equal2~5\, emsx|uwifi|U2|Equal2~5, MSX, 1
instance = comp, \emsx|uwifi|U2|tail_s~6\, emsx|uwifi|U2|tail_s~6, MSX, 1
instance = comp, \emsx|uwifi|U2|tail_s~7\, emsx|uwifi|U2|tail_s~7, MSX, 1
instance = comp, \emsx|uwifi|U2|tail_s[5]\, emsx|uwifi|U2|tail_s[5], MSX, 1
instance = comp, \emsx|uwifi|U2|Add0~0\, emsx|uwifi|U2|Add0~0, MSX, 1
instance = comp, \emsx|uwifi|U2|tail_s~8\, emsx|uwifi|U2|tail_s~8, MSX, 1
instance = comp, \emsx|uwifi|U2|tail_s[6]\, emsx|uwifi|U2|tail_s[6], MSX, 1
instance = comp, \emsx|uwifi|U2|head_s~15\, emsx|uwifi|U2|head_s~15, MSX, 1
instance = comp, \emsx|uwifi|U1|Add0~0\, emsx|uwifi|U1|Add0~0, MSX, 1
instance = comp, \emsx|uwifi|U1|Add0~1\, emsx|uwifi|U1|Add0~1, MSX, 1
instance = comp, \emsx|uwifi|U1|Add0~2\, emsx|uwifi|U1|Add0~2, MSX, 1
instance = comp, \UART_RX~input\, UART_RX~input, MSX, 1
instance = comp, \rxD~feeder\, rxD~feeder, MSX, 1
instance = comp, \rx~feeder\, rx~feeder, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_data_delayed_s~feeder\, emsx|uwifi|U1|rx_data_delayed_s~feeder, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_data_delayed_s\, emsx|uwifi|U1|rx_data_delayed_s, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_data_s\, emsx|uwifi|U1|rx_data_s, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[0]~35\, emsx|uwifi|U1|rx_clock_counter_s[0]~35, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector36~0\, emsx|uwifi|U1|Selector36~0, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_current_state_s.STATE_RX_IDLE\, emsx|uwifi|U1|rx_current_state_s.STATE_RX_IDLE, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector37~0\, emsx|uwifi|U1|Selector37~0, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_current_state_s.STATE_RX_START\, emsx|uwifi|U1|rx_current_state_s.STATE_RX_START, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[0]~34\, emsx|uwifi|U1|rx_clock_counter_s[0]~34, MSX, 1
instance = comp, \emsx|uwifi|U1|Add1~15\, emsx|uwifi|U1|Add1~15, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[9]~46\, emsx|uwifi|U1|rx_clock_counter_s[9]~46, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[9]\, emsx|uwifi|U1|rx_clock_counter_s[9], MSX, 1
instance = comp, \emsx|uwifi|U1|Add1~2\, emsx|uwifi|U1|Add1~2, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[10]~56\, emsx|uwifi|U1|rx_clock_counter_s[10]~56, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[10]\, emsx|uwifi|U1|rx_clock_counter_s[10], MSX, 1
instance = comp, \emsx|uwifi|U1|Add1~21\, emsx|uwifi|U1|Add1~21, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[11]~57\, emsx|uwifi|U1|rx_clock_counter_s[11]~57, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[11]\, emsx|uwifi|U1|rx_clock_counter_s[11], MSX, 1
instance = comp, \emsx|uwifi|U1|Add1~22\, emsx|uwifi|U1|Add1~22, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[12]~58\, emsx|uwifi|U1|rx_clock_counter_s[12]~58, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[12]\, emsx|uwifi|U1|rx_clock_counter_s[12], MSX, 1
instance = comp, \emsx|uwifi|U1|Add1~3\, emsx|uwifi|U1|Add1~3, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[13]~60\, emsx|uwifi|U1|rx_clock_counter_s[13]~60, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[13]\, emsx|uwifi|U1|rx_clock_counter_s[13], MSX, 1
instance = comp, \emsx|uwifi|U1|Add1~23\, emsx|uwifi|U1|Add1~23, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[14]~59\, emsx|uwifi|U1|rx_clock_counter_s[14]~59, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[14]\, emsx|uwifi|U1|rx_clock_counter_s[14], MSX, 1
instance = comp, \emsx|uwifi|U1|Add1~25\, emsx|uwifi|U1|Add1~25, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[15]~63\, emsx|uwifi|U1|rx_clock_counter_s[15]~63, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[15]\, emsx|uwifi|U1|rx_clock_counter_s[15], MSX, 1
instance = comp, \emsx|uwifi|U1|Add1~4\, emsx|uwifi|U1|Add1~4, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[16]~62\, emsx|uwifi|U1|rx_clock_counter_s[16]~62, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[16]\, emsx|uwifi|U1|rx_clock_counter_s[16], MSX, 1
instance = comp, \emsx|uwifi|U1|Add1~24\, emsx|uwifi|U1|Add1~24, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[17]~61\, emsx|uwifi|U1|rx_clock_counter_s[17]~61, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[17]\, emsx|uwifi|U1|rx_clock_counter_s[17], MSX, 1
instance = comp, \emsx|uwifi|U1|Add1~27\, emsx|uwifi|U1|Add1~27, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[18]~65\, emsx|uwifi|U1|rx_clock_counter_s[18]~65, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[18]\, emsx|uwifi|U1|rx_clock_counter_s[18], MSX, 1
instance = comp, \emsx|uwifi|U1|Add1~5\, emsx|uwifi|U1|Add1~5, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[19]~66\, emsx|uwifi|U1|rx_clock_counter_s[19]~66, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[19]\, emsx|uwifi|U1|rx_clock_counter_s[19], MSX, 1
instance = comp, \emsx|uwifi|U1|Add1~26\, emsx|uwifi|U1|Add1~26, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[20]~64\, emsx|uwifi|U1|rx_clock_counter_s[20]~64, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[20]\, emsx|uwifi|U1|rx_clock_counter_s[20], MSX, 1
instance = comp, \emsx|uwifi|U1|Add1~28\, emsx|uwifi|U1|Add1~28, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[21]~67\, emsx|uwifi|U1|rx_clock_counter_s[21]~67, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[21]\, emsx|uwifi|U1|rx_clock_counter_s[21], MSX, 1
instance = comp, \emsx|uwifi|U1|Add1~6\, emsx|uwifi|U1|Add1~6, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[22]~44\, emsx|uwifi|U1|rx_clock_counter_s[22]~44, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[22]\, emsx|uwifi|U1|rx_clock_counter_s[22], MSX, 1
instance = comp, \emsx|uwifi|U1|Add1~14\, emsx|uwifi|U1|Add1~14, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[23]~43\, emsx|uwifi|U1|rx_clock_counter_s[23]~43, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[23]\, emsx|uwifi|U1|rx_clock_counter_s[23], MSX, 1
instance = comp, \emsx|uwifi|U1|Add1~11\, emsx|uwifi|U1|Add1~11, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[24]~39\, emsx|uwifi|U1|rx_clock_counter_s[24]~39, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[24]\, emsx|uwifi|U1|rx_clock_counter_s[24], MSX, 1
instance = comp, \emsx|uwifi|U1|Add1~7\, emsx|uwifi|U1|Add1~7, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[25]~45\, emsx|uwifi|U1|rx_clock_counter_s[25]~45, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[25]\, emsx|uwifi|U1|rx_clock_counter_s[25], MSX, 1
instance = comp, \emsx|uwifi|U1|Add1~13\, emsx|uwifi|U1|Add1~13, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[26]~42\, emsx|uwifi|U1|rx_clock_counter_s[26]~42, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[26]\, emsx|uwifi|U1|rx_clock_counter_s[26], MSX, 1
instance = comp, \emsx|uwifi|U1|Add1~12\, emsx|uwifi|U1|Add1~12, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[27]~41\, emsx|uwifi|U1|rx_clock_counter_s[27]~41, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[27]\, emsx|uwifi|U1|rx_clock_counter_s[27], MSX, 1
instance = comp, \emsx|uwifi|U1|Add1~8\, emsx|uwifi|U1|Add1~8, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[28]~40\, emsx|uwifi|U1|rx_clock_counter_s[28]~40, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[28]\, emsx|uwifi|U1|rx_clock_counter_s[28], MSX, 1
instance = comp, \emsx|uwifi|U1|Add1~10\, emsx|uwifi|U1|Add1~10, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[29]~38\, emsx|uwifi|U1|rx_clock_counter_s[29]~38, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[29]\, emsx|uwifi|U1|rx_clock_counter_s[29], MSX, 1
instance = comp, \emsx|uwifi|U1|Add1~9\, emsx|uwifi|U1|Add1~9, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[30]~37\, emsx|uwifi|U1|rx_clock_counter_s[30]~37, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[30]\, emsx|uwifi|U1|rx_clock_counter_s[30], MSX, 1
instance = comp, \emsx|uwifi|U1|Add1~29\, emsx|uwifi|U1|Add1~29, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[31]~68\, emsx|uwifi|U1|rx_clock_counter_s[31]~68, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[31]\, emsx|uwifi|U1|rx_clock_counter_s[31], MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan1~0\, emsx|uwifi|U1|LessThan1~0, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan1~27\, emsx|uwifi|U1|LessThan1~27, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan1~26\, emsx|uwifi|U1|LessThan1~26, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan1~28\, emsx|uwifi|U1|LessThan1~28, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan1~23\, emsx|uwifi|U1|LessThan1~23, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan1~24\, emsx|uwifi|U1|LessThan1~24, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[0]~48\, emsx|uwifi|U1|rx_clock_counter_s[0]~48, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[0]\, emsx|uwifi|U1|rx_clock_counter_s[0], MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[1]~49\, emsx|uwifi|U1|rx_clock_counter_s[1]~49, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[1]\, emsx|uwifi|U1|rx_clock_counter_s[1], MSX, 1
instance = comp, \emsx|uwifi|U1|Add1~18\, emsx|uwifi|U1|Add1~18, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[3]~51\, emsx|uwifi|U1|rx_clock_counter_s[3]~51, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[3]\, emsx|uwifi|U1|rx_clock_counter_s[3], MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan1~9\, emsx|uwifi|U1|LessThan1~9, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan1~10\, emsx|uwifi|U1|LessThan1~10, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan1~11\, emsx|uwifi|U1|LessThan1~11, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan1~12\, emsx|uwifi|U1|LessThan1~12, MSX, 1
instance = comp, \emsx|uwifi|U1|Add5~7\, emsx|uwifi|U1|Add5~7, MSX, 1
instance = comp, \emsx|uwifi|U1|Add1~19\, emsx|uwifi|U1|Add1~19, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[5]~53\, emsx|uwifi|U1|rx_clock_counter_s[5]~53, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[5]\, emsx|uwifi|U1|rx_clock_counter_s[5], MSX, 1
instance = comp, \emsx|uwifi|U1|Add1~16\, emsx|uwifi|U1|Add1~16, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[6]~47\, emsx|uwifi|U1|rx_clock_counter_s[6]~47, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[6]\, emsx|uwifi|U1|rx_clock_counter_s[6], MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan1~8\, emsx|uwifi|U1|LessThan1~8, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan1~13\, emsx|uwifi|U1|LessThan1~13, MSX, 1
instance = comp, \emsx|uwifi|U1|Add5~8\, emsx|uwifi|U1|Add5~8, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan3~35\, emsx|uwifi|U1|LessThan3~35, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan1~7\, emsx|uwifi|U1|LessThan1~7, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan1~14\, emsx|uwifi|U1|LessThan1~14, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan1~6\, emsx|uwifi|U1|LessThan1~6, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan1~15\, emsx|uwifi|U1|LessThan1~15, MSX, 1
instance = comp, \emsx|uwifi|U1|Add5~9\, emsx|uwifi|U1|Add5~9, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan1~5\, emsx|uwifi|U1|LessThan1~5, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan1~16\, emsx|uwifi|U1|LessThan1~16, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan1~17\, emsx|uwifi|U1|LessThan1~17, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan1~18\, emsx|uwifi|U1|LessThan1~18, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan1~19\, emsx|uwifi|U1|LessThan1~19, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan1~20\, emsx|uwifi|U1|LessThan1~20, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan1~21\, emsx|uwifi|U1|LessThan1~21, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan1~22\, emsx|uwifi|U1|LessThan1~22, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan1~25\, emsx|uwifi|U1|LessThan1~25, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan1~1\, emsx|uwifi|U1|LessThan1~1, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan1~3\, emsx|uwifi|U1|LessThan1~3, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan1~2\, emsx|uwifi|U1|LessThan1~2, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan1~4\, emsx|uwifi|U1|LessThan1~4, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan1~29\, emsx|uwifi|U1|LessThan1~29, MSX, 1
instance = comp, \emsx|uwifi|U1|LessThan1~30\, emsx|uwifi|U1|LessThan1~30, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_current_state_s~7\, emsx|uwifi|U1|rx_current_state_s~7, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_current_state_s.STATE_RX_FINISH\, emsx|uwifi|U1|rx_current_state_s.STATE_RX_FINISH, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[0]~69\, emsx|uwifi|U1|rx_clock_counter_s[0]~69, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[0]~36\, emsx|uwifi|U1|rx_clock_counter_s[0]~36, MSX, 1
instance = comp, \emsx|uwifi|U1|Add1~17\, emsx|uwifi|U1|Add1~17, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[2]~50\, emsx|uwifi|U1|rx_clock_counter_s[2]~50, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[2]\, emsx|uwifi|U1|rx_clock_counter_s[2], MSX, 1
instance = comp, \emsx|uwifi|U1|Add1~0\, emsx|uwifi|U1|Add1~0, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[4]~52\, emsx|uwifi|U1|rx_clock_counter_s[4]~52, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[4]\, emsx|uwifi|U1|rx_clock_counter_s[4], MSX, 1
instance = comp, \emsx|uwifi|U1|Add1~1\, emsx|uwifi|U1|Add1~1, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[7]~54\, emsx|uwifi|U1|rx_clock_counter_s[7]~54, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[7]\, emsx|uwifi|U1|rx_clock_counter_s[7], MSX, 1
instance = comp, \emsx|uwifi|U1|Add1~20\, emsx|uwifi|U1|Add1~20, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[8]~55\, emsx|uwifi|U1|rx_clock_counter_s[8]~55, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_clock_counter_s[8]\, emsx|uwifi|U1|rx_clock_counter_s[8], MSX, 1
instance = comp, \emsx|uwifi|U1|Add5~10\, emsx|uwifi|U1|Add5~10, MSX, 1
instance = comp, \emsx|uwifi|U1|Equal0~19\, emsx|uwifi|U1|Equal0~19, MSX, 1
instance = comp, \emsx|uwifi|U1|Equal0~0\, emsx|uwifi|U1|Equal0~0, MSX, 1
instance = comp, \emsx|uwifi|U1|Add0~3\, emsx|uwifi|U1|Add0~3, MSX, 1
instance = comp, \emsx|uwifi|U1|Equal0~1\, emsx|uwifi|U1|Equal0~1, MSX, 1
instance = comp, \emsx|uwifi|U1|Add0~4\, emsx|uwifi|U1|Add0~4, MSX, 1
instance = comp, \emsx|uwifi|U1|Equal0~12\, emsx|uwifi|U1|Equal0~12, MSX, 1
instance = comp, \emsx|uwifi|U1|Equal0~7\, emsx|uwifi|U1|Equal0~7, MSX, 1
instance = comp, \emsx|uwifi|U1|Equal0~9\, emsx|uwifi|U1|Equal0~9, MSX, 1
instance = comp, \emsx|uwifi|U1|Equal0~8\, emsx|uwifi|U1|Equal0~8, MSX, 1
instance = comp, \emsx|uwifi|U1|Equal0~10\, emsx|uwifi|U1|Equal0~10, MSX, 1
instance = comp, \emsx|uwifi|U1|Equal0~11\, emsx|uwifi|U1|Equal0~11, MSX, 1
instance = comp, \emsx|uwifi|U1|Equal0~6\, emsx|uwifi|U1|Equal0~6, MSX, 1
instance = comp, \emsx|uwifi|U1|Equal0~13\, emsx|uwifi|U1|Equal0~13, MSX, 1
instance = comp, \emsx|uwifi|U1|Equal0~14\, emsx|uwifi|U1|Equal0~14, MSX, 1
instance = comp, \emsx|uwifi|U1|Equal0~15\, emsx|uwifi|U1|Equal0~15, MSX, 1
instance = comp, \emsx|uwifi|U1|Equal0~4\, emsx|uwifi|U1|Equal0~4, MSX, 1
instance = comp, \emsx|uwifi|U1|Equal0~5\, emsx|uwifi|U1|Equal0~5, MSX, 1
instance = comp, \emsx|uwifi|U1|Equal0~2\, emsx|uwifi|U1|Equal0~2, MSX, 1
instance = comp, \emsx|uwifi|U1|Equal0~3\, emsx|uwifi|U1|Equal0~3, MSX, 1
instance = comp, \emsx|uwifi|U1|Equal0~16\, emsx|uwifi|U1|Equal0~16, MSX, 1
instance = comp, \emsx|uwifi|U1|Equal0~17\, emsx|uwifi|U1|Equal0~17, MSX, 1
instance = comp, \emsx|uwifi|U1|Add0~5\, emsx|uwifi|U1|Add0~5, MSX, 1
instance = comp, \emsx|uwifi|U1|Equal0~18\, emsx|uwifi|U1|Equal0~18, MSX, 1
instance = comp, \emsx|uwifi|U1|Equal0~20\, emsx|uwifi|U1|Equal0~20, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector38~0\, emsx|uwifi|U1|Selector38~0, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector38~1\, emsx|uwifi|U1|Selector38~1, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_current_state_s.STATE_RX_DATA\, emsx|uwifi|U1|rx_current_state_s.STATE_RX_DATA, MSX, 1
instance = comp, \emsx|uwifi|U1|Decoder0~0\, emsx|uwifi|U1|Decoder0~0, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector35~0\, emsx|uwifi|U1|Selector35~0, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_bit_index_s[0]\, emsx|uwifi|U1|rx_bit_index_s[0], MSX, 1
instance = comp, \emsx|uwifi|U1|Selector33~1\, emsx|uwifi|U1|Selector33~1, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector34~0\, emsx|uwifi|U1|Selector34~0, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector34~1\, emsx|uwifi|U1|Selector34~1, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_bit_index_s[1]\, emsx|uwifi|U1|rx_bit_index_s[1], MSX, 1
instance = comp, \emsx|uwifi|U1|Selector33~0\, emsx|uwifi|U1|Selector33~0, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector33~2\, emsx|uwifi|U1|Selector33~2, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_bit_index_s[2]\, emsx|uwifi|U1|rx_bit_index_s[2], MSX, 1
instance = comp, \emsx|uwifi|U1|rx_current_state_s.STATE_RX_STOP~0\, emsx|uwifi|U1|rx_current_state_s.STATE_RX_STOP~0, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_current_state_s.STATE_RX_STOP~1\, emsx|uwifi|U1|rx_current_state_s.STATE_RX_STOP~1, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_current_state_s.STATE_RX_STOP\, emsx|uwifi|U1|rx_current_state_s.STATE_RX_STOP, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector0~0\, emsx|uwifi|U1|Selector0~0, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector0~1\, emsx|uwifi|U1|Selector0~1, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_byte_finished_s\, emsx|uwifi|U1|rx_byte_finished_s, MSX, 1
instance = comp, \emsx|uwifi|fifo_data_in[0]~0\, emsx|uwifi|fifo_data_in[0]~0, MSX, 1
instance = comp, \emsx|uwifi|fifo_we\, emsx|uwifi|fifo_we, MSX, 1
instance = comp, \emsx|uwifi|U2|write_edge[0]\, emsx|uwifi|U2|write_edge[0], MSX, 1
instance = comp, \emsx|uwifi|U2|write_edge[1]\, emsx|uwifi|U2|write_edge[1], MSX, 1
instance = comp, \emsx|uwifi|U2|Equal4~0\, emsx|uwifi|U2|Equal4~0, MSX, 1
instance = comp, \emsx|uwifi|U2|Equal1~3\, emsx|uwifi|U2|Equal1~3, MSX, 1
instance = comp, \emsx|uwifi|U2|full_s~8\, emsx|uwifi|U2|full_s~8, MSX, 1
instance = comp, \emsx|uwifi|U2|Equal1~2\, emsx|uwifi|U2|Equal1~2, MSX, 1
instance = comp, \emsx|uwifi|U2|Equal5~2\, emsx|uwifi|U2|Equal5~2, MSX, 1
instance = comp, \emsx|uwifi|U2|Equal4~1\, emsx|uwifi|U2|Equal4~1, MSX, 1
instance = comp, \emsx|uwifi|U2|Equal1~1\, emsx|uwifi|U2|Equal1~1, MSX, 1
instance = comp, \emsx|uwifi|U2|full_s~6\, emsx|uwifi|U2|full_s~6, MSX, 1
instance = comp, \emsx|uwifi|U2|Equal4~2\, emsx|uwifi|U2|Equal4~2, MSX, 1
instance = comp, \emsx|uwifi|U2|Equal5~1\, emsx|uwifi|U2|Equal5~1, MSX, 1
instance = comp, \emsx|uwifi|U2|full_s~7\, emsx|uwifi|U2|full_s~7, MSX, 1
instance = comp, \emsx|uwifi|U2|full_s~9\, emsx|uwifi|U2|full_s~9, MSX, 1
instance = comp, \emsx|uwifi|U2|Add2~1\, emsx|uwifi|U2|Add2~1, MSX, 1
instance = comp, \emsx|uwifi|U2|Add2~3\, emsx|uwifi|U2|Add2~3, MSX, 1
instance = comp, \emsx|uwifi|U2|Add1~3\, emsx|uwifi|U2|Add1~3, MSX, 1
instance = comp, \emsx|uwifi|U2|head_s~25\, emsx|uwifi|U2|head_s~25, MSX, 1
instance = comp, \emsx|uwifi|U2|head_s[10]\, emsx|uwifi|U2|head_s[10], MSX, 1
instance = comp, \emsx|uwifi|U2|Equal5~0\, emsx|uwifi|U2|Equal5~0, MSX, 1
instance = comp, \emsx|uwifi|U2|Equal1~0\, emsx|uwifi|U2|Equal1~0, MSX, 1
instance = comp, \emsx|uwifi|U2|full_s~4\, emsx|uwifi|U2|full_s~4, MSX, 1
instance = comp, \emsx|uwifi|U2|full_s~5\, emsx|uwifi|U2|full_s~5, MSX, 1
instance = comp, \emsx|uwifi|U2|Add2~2\, emsx|uwifi|U2|Add2~2, MSX, 1
instance = comp, \emsx|uwifi|U2|head_s~24\, emsx|uwifi|U2|head_s~24, MSX, 1
instance = comp, \emsx|uwifi|U2|head_s[11]\, emsx|uwifi|U2|head_s[11], MSX, 1
instance = comp, \emsx|uwifi|U2|full_s~3\, emsx|uwifi|U2|full_s~3, MSX, 1
instance = comp, \emsx|uwifi|U2|full_s~10\, emsx|uwifi|U2|full_s~10, MSX, 1
instance = comp, \emsx|uwifi|U2|Equal6~1\, emsx|uwifi|U2|Equal6~1, MSX, 1
instance = comp, \emsx|uwifi|U2|full_s~2\, emsx|uwifi|U2|full_s~2, MSX, 1
instance = comp, \emsx|uwifi|U2|full_s~1\, emsx|uwifi|U2|full_s~1, MSX, 1
instance = comp, \emsx|uwifi|U2|full_s~0\, emsx|uwifi|U2|full_s~0, MSX, 1
instance = comp, \emsx|uwifi|U2|full_s~11\, emsx|uwifi|U2|full_s~11, MSX, 1
instance = comp, \emsx|uwifi|U2|full_s\, emsx|uwifi|U2|full_s, MSX, 1
instance = comp, \emsx|uwifi|U2|head_s[11]~14\, emsx|uwifi|U2|head_s[11]~14, MSX, 1
instance = comp, \emsx|uwifi|U2|head_s[0]\, emsx|uwifi|U2|head_s[0], MSX, 1
instance = comp, \emsx|uwifi|U2|head_s~13\, emsx|uwifi|U2|head_s~13, MSX, 1
instance = comp, \emsx|uwifi|U2|head_s[1]\, emsx|uwifi|U2|head_s[1], MSX, 1
instance = comp, \emsx|uwifi|U2|head_s~17\, emsx|uwifi|U2|head_s~17, MSX, 1
instance = comp, \emsx|uwifi|U2|head_s[2]\, emsx|uwifi|U2|head_s[2], MSX, 1
instance = comp, \emsx|uwifi|U2|Add1~0\, emsx|uwifi|U2|Add1~0, MSX, 1
instance = comp, \emsx|uwifi|U2|head_s~16\, emsx|uwifi|U2|head_s~16, MSX, 1
instance = comp, \emsx|uwifi|U2|head_s[3]\, emsx|uwifi|U2|head_s[3], MSX, 1
instance = comp, \emsx|uwifi|U2|Equal6~2\, emsx|uwifi|U2|Equal6~2, MSX, 1
instance = comp, \emsx|uwifi|U2|head_s~18\, emsx|uwifi|U2|head_s~18, MSX, 1
instance = comp, \emsx|uwifi|U2|head_s[5]\, emsx|uwifi|U2|head_s[5], MSX, 1
instance = comp, \emsx|uwifi|U2|Add1~1\, emsx|uwifi|U2|Add1~1, MSX, 1
instance = comp, \emsx|uwifi|U2|head_s~20\, emsx|uwifi|U2|head_s~20, MSX, 1
instance = comp, \emsx|uwifi|U2|head_s[7]\, emsx|uwifi|U2|head_s[7], MSX, 1
instance = comp, \emsx|uwifi|U2|head_s~23\, emsx|uwifi|U2|head_s~23, MSX, 1
instance = comp, \emsx|uwifi|U2|head_s[8]\, emsx|uwifi|U2|head_s[8], MSX, 1
instance = comp, \emsx|uwifi|U2|Add1~2\, emsx|uwifi|U2|Add1~2, MSX, 1
instance = comp, \emsx|uwifi|U2|head_s~22\, emsx|uwifi|U2|head_s~22, MSX, 1
instance = comp, \emsx|uwifi|U2|head_s[9]\, emsx|uwifi|U2|head_s[9], MSX, 1
instance = comp, \emsx|uwifi|U2|Equal6~0\, emsx|uwifi|U2|Equal6~0, MSX, 1
instance = comp, \emsx|uwifi|U2|head_s[11]~12\, emsx|uwifi|U2|head_s[11]~12, MSX, 1
instance = comp, \emsx|uwifi|U2|head_s~19\, emsx|uwifi|U2|head_s~19, MSX, 1
instance = comp, \emsx|uwifi|U2|head_s[4]\, emsx|uwifi|U2|head_s[4], MSX, 1
instance = comp, \emsx|uwifi|U2|Equal6~3\, emsx|uwifi|U2|Equal6~3, MSX, 1
instance = comp, \emsx|uwifi|U2|head_s~21\, emsx|uwifi|U2|head_s~21, MSX, 1
instance = comp, \emsx|uwifi|U2|head_s[6]\, emsx|uwifi|U2|head_s[6], MSX, 1
instance = comp, \emsx|uwifi|U2|fifo_proc~3\, emsx|uwifi|U2|fifo_proc~3, MSX, 1
instance = comp, \emsx|uwifi|U2|fifo_proc~1\, emsx|uwifi|U2|fifo_proc~1, MSX, 1
instance = comp, \emsx|uwifi|U2|fifo_proc~2\, emsx|uwifi|U2|fifo_proc~2, MSX, 1
instance = comp, \emsx|uwifi|U2|fifo_proc~0\, emsx|uwifi|U2|fifo_proc~0, MSX, 1
instance = comp, \emsx|uwifi|U2|fifo_proc~4\, emsx|uwifi|U2|fifo_proc~4, MSX, 1
instance = comp, \emsx|uwifi|U2|fifo_proc~5\, emsx|uwifi|U2|fifo_proc~5, MSX, 1
instance = comp, \emsx|uwifi|U2|fifo_proc~6\, emsx|uwifi|U2|fifo_proc~6, MSX, 1
instance = comp, \emsx|uwifi|U2|fifo_proc~7\, emsx|uwifi|U2|fifo_proc~7, MSX, 1
instance = comp, \emsx|uwifi|U2|fifo_empty_o~feeder\, emsx|uwifi|U2|fifo_empty_o~feeder, MSX, 1
instance = comp, \emsx|uwifi|U2|fifo_empty_o\, emsx|uwifi|U2|fifo_empty_o, MSX, 1
instance = comp, \emsx|uwifi|my_rx_state~16\, emsx|uwifi|my_rx_state~16, MSX, 1
instance = comp, \emsx|uwifi|my_rx_state~17\, emsx|uwifi|my_rx_state~17, MSX, 1
instance = comp, \emsx|uwifi|my_rx_state~18\, emsx|uwifi|my_rx_state~18, MSX, 1
instance = comp, \emsx|uwifi|my_rx_state~19\, emsx|uwifi|my_rx_state~19, MSX, 1
instance = comp, \emsx|uwifi|my_rx_state.STATE_RX_IDLE\, emsx|uwifi|my_rx_state.STATE_RX_IDLE, MSX, 1
instance = comp, \emsx|uwifi|wait_o~1\, emsx|uwifi|wait_o~1, MSX, 1
instance = comp, \emsx|uwifi|wait_o~2\, emsx|uwifi|wait_o~2, MSX, 1
instance = comp, \emsx|uwifi|wait_o~3\, emsx|uwifi|wait_o~3, MSX, 1
instance = comp, \emsx|uwifi|my_tx_state~13\, emsx|uwifi|my_tx_state~13, MSX, 1
instance = comp, \emsx|uwifi|my_tx_state.STATE_TX_FINISH\, emsx|uwifi|my_tx_state.STATE_TX_FINISH, MSX, 1
instance = comp, \emsx|uwifi|wait_o~0\, emsx|uwifi|wait_o~0, MSX, 1
instance = comp, \emsx|uwifi|wait_o~4\, emsx|uwifi|wait_o~4, MSX, 1
instance = comp, \emsx|uwifi|wait_o\, emsx|uwifi|wait_o, MSX, 1
instance = comp, \emsx|wait_n_s~2\, emsx|wait_n_s~2, MSX, 1
instance = comp, \emsx|wait_n_s~0\, emsx|wait_n_s~0, MSX, 1
instance = comp, \emsx|U35|CustomSpeed[2]~5\, emsx|U35|CustomSpeed[2]~5, MSX, 1
instance = comp, \emsx|U35|CustomSpeed[2]~6\, emsx|U35|CustomSpeed[2]~6, MSX, 1
instance = comp, \emsx|U35|CustomSpeed[2]~3\, emsx|U35|CustomSpeed[2]~3, MSX, 1
instance = comp, \emsx|U35|CustomSpeed[2]~4\, emsx|U35|CustomSpeed[2]~4, MSX, 1
instance = comp, \emsx|U35|CustomSpeed[2]~7\, emsx|U35|CustomSpeed[2]~7, MSX, 1
instance = comp, \emsx|U35|CustomSpeed[2]~8\, emsx|U35|CustomSpeed[2]~8, MSX, 1
instance = comp, \emsx|U35|CustomSpeed[3]~0\, emsx|U35|CustomSpeed[3]~0, MSX, 1
instance = comp, \emsx|U35|CustomSpeed[2]~10\, emsx|U35|CustomSpeed[2]~10, MSX, 1
instance = comp, \emsx|U35|CustomSpeed[2]~11\, emsx|U35|CustomSpeed[2]~11, MSX, 1
instance = comp, \emsx|U35|CustomSpeed[2]~reg0\, emsx|U35|CustomSpeed[2]~reg0, MSX, 1
instance = comp, \emsx|jSltMerq_n\, emsx|jSltMerq_n, MSX, 1
instance = comp, \emsx|process_27~0\, emsx|process_27~0, MSX, 1
instance = comp, \emsx|count~13\, emsx|count~13, MSX, 1
instance = comp, \emsx|jSltIorq_n\, emsx|jSltIorq_n, MSX, 1
instance = comp, \emsx|process_27~1\, emsx|process_27~1, MSX, 1
instance = comp, \emsx|U35|CustomSpeed[1]~2\, emsx|U35|CustomSpeed[1]~2, MSX, 1
instance = comp, \emsx|U35|CustomSpeed[1]~9\, emsx|U35|CustomSpeed[1]~9, MSX, 1
instance = comp, \emsx|U35|CustomSpeed[1]~reg0\, emsx|U35|CustomSpeed[1]~reg0, MSX, 1
instance = comp, \emsx|count~11\, emsx|count~11, MSX, 1
instance = comp, \emsx|count[0]\, emsx|count[0], MSX, 1
instance = comp, \emsx|count~10\, emsx|count~10, MSX, 1
instance = comp, \emsx|count~12\, emsx|count~12, MSX, 1
instance = comp, \emsx|count[1]\, emsx|count[1], MSX, 1
instance = comp, \emsx|Add11~1\, emsx|Add11~1, MSX, 1
instance = comp, \emsx|count~14\, emsx|count~14, MSX, 1
instance = comp, \emsx|count~15\, emsx|count~15, MSX, 1
instance = comp, \emsx|count[2]\, emsx|count[2], MSX, 1
instance = comp, \emsx|count~1\, emsx|count~1, MSX, 1
instance = comp, \emsx|U35|CustomSpeed[3]~14\, emsx|U35|CustomSpeed[3]~14, MSX, 1
instance = comp, \emsx|U35|CustomSpeed[3]~reg0\, emsx|U35|CustomSpeed[3]~reg0, MSX, 1
instance = comp, \emsx|Add11~0\, emsx|Add11~0, MSX, 1
instance = comp, \emsx|count~0\, emsx|count~0, MSX, 1
instance = comp, \emsx|count~7\, emsx|count~7, MSX, 1
instance = comp, \emsx|count[3]\, emsx|count[3], MSX, 1
instance = comp, \emsx|count~5\, emsx|count~5, MSX, 1
instance = comp, \emsx|iSltScc2~0\, emsx|iSltScc2~0, MSX, 1
instance = comp, \emsx|iSltScc2~1\, emsx|iSltScc2~1, MSX, 1
instance = comp, \emsx|SdrAdr[10]~42\, emsx|SdrAdr[10]~42, MSX, 1
instance = comp, \emsx|count~2\, emsx|count~2, MSX, 1
instance = comp, \emsx|count~3\, emsx|count~3, MSX, 1
instance = comp, \emsx|count~4\, emsx|count~4, MSX, 1
instance = comp, \emsx|count~6\, emsx|count~6, MSX, 1
instance = comp, \emsx|U35|CustomSpeed[0]~12\, emsx|U35|CustomSpeed[0]~12, MSX, 1
instance = comp, \emsx|U35|CustomSpeed[0]~13\, emsx|U35|CustomSpeed[0]~13, MSX, 1
instance = comp, \emsx|U35|CustomSpeed[0]~reg0\, emsx|U35|CustomSpeed[0]~reg0, MSX, 1
instance = comp, \emsx|count~8\, emsx|count~8, MSX, 1
instance = comp, \emsx|count~9\, emsx|count~9, MSX, 1
instance = comp, \emsx|wait_n_s~3\, emsx|wait_n_s~3, MSX, 1
instance = comp, \emsx|wait_n_s~4\, emsx|wait_n_s~4, MSX, 1
instance = comp, \emsx|wait_n_s\, emsx|wait_n_s, MSX, 1
instance = comp, \emsx|U01|Wait_s~0\, emsx|U01|Wait_s~0, MSX, 1
instance = comp, \emsx|U01|Wait_s\, emsx|U01|Wait_s, MSX, 1
instance = comp, \emsx|U01|u0|M1_n~0\, emsx|U01|u0|M1_n~0, MSX, 1
instance = comp, \emsx|U01|u0|XY_State[1]~4\, emsx|U01|u0|XY_State[1]~4, MSX, 1
instance = comp, \emsx|U01|u0|XY_State[0]\, emsx|U01|u0|XY_State[0], MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux127~0\, emsx|U01|u0|mcode|Mux127~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux271~5\, emsx|U01|u0|mcode|Mux271~5, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux290~4\, emsx|U01|u0|mcode|Mux290~4, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux290~6\, emsx|U01|u0|mcode|Mux290~6, MSX, 1
instance = comp, \emsx|U01|u0|Save_ALU_r~1\, emsx|U01|u0|Save_ALU_r~1, MSX, 1
instance = comp, \emsx|U01|u0|Save_ALU_r\, emsx|U01|u0|Save_ALU_r, MSX, 1
instance = comp, \emsx|U01|u0|process_3~0\, emsx|U01|u0|process_3~0, MSX, 1
instance = comp, \emsx|U01|u0|process_3~1\, emsx|U01|u0|process_3~1, MSX, 1
instance = comp, \emsx|U01|u0|ACC[4]~19\, emsx|U01|u0|ACC[4]~19, MSX, 1
instance = comp, \emsx|U01|u0|ACC~31\, emsx|U01|u0|ACC~31, MSX, 1
instance = comp, \emsx|U01|u0|ACC~32\, emsx|U01|u0|ACC~32, MSX, 1
instance = comp, \emsx|U01|u0|Ap[1]~feeder\, emsx|U01|u0|Ap[1]~feeder, MSX, 1
instance = comp, \emsx|U01|u0|Ap[1]\, emsx|U01|u0|Ap[1], MSX, 1
instance = comp, \emsx|U01|u0|ACC~33\, emsx|U01|u0|ACC~33, MSX, 1
instance = comp, \emsx|U01|u0|ACC[1]\, emsx|U01|u0|ACC[1], MSX, 1
instance = comp, \emsx|U01|u0|R~11\, emsx|U01|u0|R~11, MSX, 1
instance = comp, \emsx|U01|u0|R[1]\, emsx|U01|u0|R[1], MSX, 1
instance = comp, \emsx|U01|u0|A~21\, emsx|U01|u0|A~21, MSX, 1
instance = comp, \emsx|U01|u0|A~22\, emsx|U01|u0|A~22, MSX, 1
instance = comp, \emsx|U01|u0|A~23\, emsx|U01|u0|A~23, MSX, 1
instance = comp, \emsx|U01|u0|A~24\, emsx|U01|u0|A~24, MSX, 1
instance = comp, \emsx|U01|u0|A~25\, emsx|U01|u0|A~25, MSX, 1
instance = comp, \emsx|U01|u0|A[1]\, emsx|U01|u0|A[1], MSX, 1
instance = comp, \emsx|iSltAdr[1]~1\, emsx|iSltAdr[1]~1, MSX, 1
instance = comp, \emsx|iSltAdr[1]\, emsx|iSltAdr[1], MSX, 1
instance = comp, \emsx|U35|Equal18~5\, emsx|U35|Equal18~5, MSX, 1
instance = comp, \emsx|U35|process_0~6\, emsx|U35|process_0~6, MSX, 1
instance = comp, \emsx|U35|portF4_mode~0\, emsx|U35|portF4_mode~0, MSX, 1
instance = comp, \emsx|U35|portF4_mode~reg0\, emsx|U35|portF4_mode~reg0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux254~2\, emsx|U01|u0|mcode|Mux254~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux254~3\, emsx|U01|u0|mcode|Mux254~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux254~6\, emsx|U01|u0|mcode|Mux254~6, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux254~7\, emsx|U01|u0|mcode|Mux254~7, MSX, 1
instance = comp, \emsx|U01|u0|BusB[2]~11\, emsx|U01|u0|BusB[2]~11, MSX, 1
instance = comp, \emsx|U01|u0|BusB~45\, emsx|U01|u0|BusB~45, MSX, 1
instance = comp, \emsx|U01|u0|BusB~46\, emsx|U01|u0|BusB~46, MSX, 1
instance = comp, \emsx|U01|u0|BusB~43\, emsx|U01|u0|BusB~43, MSX, 1
instance = comp, \emsx|U01|u0|BusB~44\, emsx|U01|u0|BusB~44, MSX, 1
instance = comp, \emsx|U01|u0|BusB~47\, emsx|U01|u0|BusB~47, MSX, 1
instance = comp, \emsx|U01|u0|BusB~48\, emsx|U01|u0|BusB~48, MSX, 1
instance = comp, \emsx|U01|u0|BusB[6]\, emsx|U01|u0|BusB[6], MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~187\, emsx|U01|u0|alu|Q_t~187, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux32~0\, emsx|U01|u0|alu|Mux32~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux32~1\, emsx|U01|u0|alu|Mux32~1, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux32~2\, emsx|U01|u0|alu|Mux32~2, MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux32~3\, emsx|U01|u0|alu|Mux32~3, MSX, 1
instance = comp, \emsx|U01|u0|Save_Mux[6]~14\, emsx|U01|u0|Save_Mux[6]~14, MSX, 1
instance = comp, \emsx|U01|u0|Save_Mux[6]~15\, emsx|U01|u0|Save_Mux[6]~15, MSX, 1
instance = comp, \emsx|U01|u0|F~5\, emsx|U01|u0|F~5, MSX, 1
instance = comp, \emsx|U01|u0|F~6\, emsx|U01|u0|F~6, MSX, 1
instance = comp, \emsx|U01|u0|F~7\, emsx|U01|u0|F~7, MSX, 1
instance = comp, \emsx|U01|u0|F~13\, emsx|U01|u0|F~13, MSX, 1
instance = comp, \emsx|U01|u0|F~10\, emsx|U01|u0|F~10, MSX, 1
instance = comp, \emsx|U01|u0|F~9\, emsx|U01|u0|F~9, MSX, 1
instance = comp, \emsx|U01|u0|F~11\, emsx|U01|u0|F~11, MSX, 1
instance = comp, \emsx|U01|u0|F~12\, emsx|U01|u0|F~12, MSX, 1
instance = comp, \emsx|U01|u0|F~14\, emsx|U01|u0|F~14, MSX, 1
instance = comp, \emsx|U01|u0|Fp[6]\, emsx|U01|u0|Fp[6], MSX, 1
instance = comp, \emsx|U01|u0|F~15\, emsx|U01|u0|F~15, MSX, 1
instance = comp, \emsx|U01|u0|F~16\, emsx|U01|u0|F~16, MSX, 1
instance = comp, \emsx|U01|u0|F~8\, emsx|U01|u0|F~8, MSX, 1
instance = comp, \emsx|U01|u0|F~17\, emsx|U01|u0|F~17, MSX, 1
instance = comp, \emsx|U01|u0|F~19\, emsx|U01|u0|F~19, MSX, 1
instance = comp, \emsx|U01|u0|F[6]\, emsx|U01|u0|F[6], MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux44~0\, emsx|U01|u0|mcode|Mux44~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux44~1\, emsx|U01|u0|mcode|Mux44~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux44~2\, emsx|U01|u0|mcode|Mux44~2, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~149\, emsx|U01|u0|alu|Q_t~149, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~150\, emsx|U01|u0|alu|Q_t~150, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~142\, emsx|U01|u0|alu|Q_t~142, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~9\, emsx|U01|u0|alu|Q_t~9, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~148\, emsx|U01|u0|alu|Q_t~148, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux22~0\, emsx|U01|u0|mcode|Mux22~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~146\, emsx|U01|u0|alu|Q_t~146, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~143\, emsx|U01|u0|alu|Q_t~143, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~147\, emsx|U01|u0|alu|Q_t~147, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux84~0\, emsx|U01|u0|mcode|Mux84~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux84~1\, emsx|U01|u0|mcode|Mux84~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux278~4\, emsx|U01|u0|mcode|Mux278~4, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux278~3\, emsx|U01|u0|mcode|Mux278~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux278~5\, emsx|U01|u0|mcode|Mux278~5, MSX, 1
instance = comp, \emsx|U01|u0|Equal0~4\, emsx|U01|u0|Equal0~4, MSX, 1
instance = comp, \emsx|U01|u0|Read_To_Reg_r~0\, emsx|U01|u0|Read_To_Reg_r~0, MSX, 1
instance = comp, \emsx|U01|u0|Read_To_Reg_r[0]\, emsx|U01|u0|Read_To_Reg_r[0], MSX, 1
instance = comp, \emsx|U01|u0|ACC[7]~13\, emsx|U01|u0|ACC[7]~13, MSX, 1
instance = comp, \emsx|U01|u0|ACC~34\, emsx|U01|u0|ACC~34, MSX, 1
instance = comp, \emsx|U01|u0|ACC~35\, emsx|U01|u0|ACC~35, MSX, 1
instance = comp, \emsx|U01|u0|ACC~36\, emsx|U01|u0|ACC~36, MSX, 1
instance = comp, \emsx|U01|u0|ACC[0]\, emsx|U01|u0|ACC[0], MSX, 1
instance = comp, \emsx|U01|u0|R~8\, emsx|U01|u0|R~8, MSX, 1
instance = comp, \emsx|U01|u0|R[0]\, emsx|U01|u0|R[0], MSX, 1
instance = comp, \emsx|U01|u0|A~13\, emsx|U01|u0|A~13, MSX, 1
instance = comp, \emsx|U01|u0|A~14\, emsx|U01|u0|A~14, MSX, 1
instance = comp, \emsx|U01|u0|A~15\, emsx|U01|u0|A~15, MSX, 1
instance = comp, \emsx|U01|u0|A~16\, emsx|U01|u0|A~16, MSX, 1
instance = comp, \emsx|U01|u0|A~17\, emsx|U01|u0|A~17, MSX, 1
instance = comp, \emsx|U01|u0|A[0]\, emsx|U01|u0|A[0], MSX, 1
instance = comp, \emsx|iSltAdr[0]~0\, emsx|iSltAdr[0]~0, MSX, 1
instance = comp, \emsx|iSltAdr[0]\, emsx|iSltAdr[0], MSX, 1
instance = comp, \emsx|process_28~2\, emsx|process_28~2, MSX, 1
instance = comp, \emsx|process_28~1\, emsx|process_28~1, MSX, 1
instance = comp, \emsx|PpiReq~0\, emsx|PpiReq~0, MSX, 1
instance = comp, \emsx|PpiPortA[7]~0\, emsx|PpiPortA[7]~0, MSX, 1
instance = comp, \emsx|ff_ldbios_n\, emsx|ff_ldbios_n, MSX, 1
instance = comp, \emsx|U35|Mux22~0\, emsx|U35|Mux22~0, MSX, 1
instance = comp, \emsx|U35|MegaSD_req~1\, emsx|U35|MegaSD_req~1, MSX, 1
instance = comp, \emsx|U35|MegaSD_req~2\, emsx|U35|MegaSD_req~2, MSX, 1
instance = comp, \emsx|U35|io43_id212~31\, emsx|U35|io43_id212~31, MSX, 1
instance = comp, \emsx|U35|io43_id212~32\, emsx|U35|io43_id212~32, MSX, 1
instance = comp, \emsx|U35|io43_id212~33\, emsx|U35|io43_id212~33, MSX, 1
instance = comp, \emsx|U35|Equal18~4\, emsx|U35|Equal18~4, MSX, 1
instance = comp, \emsx|U35|Mux7~1\, emsx|U35|Mux7~1, MSX, 1
instance = comp, \emsx|U35|io43_id212~29\, emsx|U35|io43_id212~29, MSX, 1
instance = comp, \emsx|U35|io43_id212~30\, emsx|U35|io43_id212~30, MSX, 1
instance = comp, \emsx|U35|io43_id212~34\, emsx|U35|io43_id212~34, MSX, 1
instance = comp, \emsx|U35|io43_id212~35\, emsx|U35|io43_id212~35, MSX, 1
instance = comp, \emsx|U35|io43_id212[7]~reg0\, emsx|U35|io43_id212[7]~reg0, MSX, 1
instance = comp, \emsx|U35|ff_dip_ack~13\, emsx|U35|ff_dip_ack~13, MSX, 1
instance = comp, \emsx|U35|ff_dip_ack[7]~reg0\, emsx|U35|ff_dip_ack[7]~reg0, MSX, 1
instance = comp, \emsx|U35|MegaSD_req~0\, emsx|U35|MegaSD_req~0, MSX, 1
instance = comp, \emsx|U35|Mux22~1\, emsx|U35|Mux22~1, MSX, 1
instance = comp, \emsx|U35|MegaSD_req~3\, emsx|U35|MegaSD_req~3, MSX, 1
instance = comp, \emsx|U35|MegaSD_req~4\, emsx|U35|MegaSD_req~4, MSX, 1
instance = comp, \emsx|U35|MegaSD_req~5\, emsx|U35|MegaSD_req~5, MSX, 1
instance = comp, \emsx|U35|MegaSD_req~reg0\, emsx|U35|MegaSD_req~reg0, MSX, 1
instance = comp, \emsx|U35|io42_id212~32\, emsx|U35|io42_id212~32, MSX, 1
instance = comp, \emsx|U35|MegaSD_ack\, emsx|U35|MegaSD_ack, MSX, 1
instance = comp, \emsx|jSltMem~0\, emsx|jSltMem~0, MSX, 1
instance = comp, \emsx|jSltMem~1\, emsx|jSltMem~1, MSX, 1
instance = comp, \emsx|process_29~0\, emsx|process_29~0, MSX, 1
instance = comp, \emsx|jSltMem~2\, emsx|jSltMem~2, MSX, 1
instance = comp, \emsx|jSltMem\, emsx|jSltMem, MSX, 1
instance = comp, \emsx|dbi[1]~3\, emsx|dbi[1]~3, MSX, 1
instance = comp, \emsx|dbi[1]~4\, emsx|dbi[1]~4, MSX, 1
instance = comp, \emsx|dbi[1]~7\, emsx|dbi[1]~7, MSX, 1
instance = comp, \emsx|U31_1|SccCh|w_wave_we~0\, emsx|U31_1|SccCh|w_wave_we~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ch_num[0]~2\, emsx|U31_1|SccCh|ff_ch_num[0]~2, MSX, 1
instance = comp, \emsx|U31_1|SccCh|w_wave_we~1\, emsx|U31_1|SccCh|w_wave_we~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_wave_ce~feeder\, emsx|U31_1|SccCh|ff_wave_ce~feeder, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_wave_ce\, emsx|U31_1|SccCh|ff_wave_ce, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ch_num[0]\, emsx|U31_1|SccCh|ff_ch_num[0], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ch_num~0\, emsx|U31_1|SccCh|ff_ch_num~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ch_num[1]\, emsx|U31_1|SccCh|ff_ch_num[1], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ch_num~1\, emsx|U31_1|SccCh|ff_ch_num~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ch_num[2]\, emsx|U31_1|SccCh|ff_ch_num[2], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_e[7]~6\, emsx|U31_1|SccCh|reg_freq_ch_e[7]~6, MSX, 1
instance = comp, \emsx|U31_1|SccCh|process_0~1\, emsx|U31_1|SccCh|process_0~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|process_0~0\, emsx|U31_1|SccCh|process_0~0, MSX, 1
instance = comp, \emsx|U35|Equal18~13\, emsx|U35|Equal18~13, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_e[7]~1\, emsx|U31_1|SccCh|reg_freq_ch_e[7]~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_e[7]\, emsx|U31_1|SccCh|reg_freq_ch_e[7], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_e[5]~8\, emsx|U31_1|SccCh|reg_freq_ch_e[5]~8, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_e[5]\, emsx|U31_1|SccCh|reg_freq_ch_e[5], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_e[4]~9\, emsx|U31_1|SccCh|reg_freq_ch_e[4]~9, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_e[4]\, emsx|U31_1|SccCh|reg_freq_ch_e[4], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_e[6]~7\, emsx|U31_1|SccCh|reg_freq_ch_e[6]~7, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_e[6]\, emsx|U31_1|SccCh|reg_freq_ch_e[6], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal10~1\, emsx|U31_1|SccCh|Equal10~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_e[11]~2\, emsx|U31_1|SccCh|reg_freq_ch_e[11]~2, MSX, 1
instance = comp, \emsx|U35|Equal18~12\, emsx|U35|Equal18~12, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_e[11]~0\, emsx|U31_1|SccCh|reg_freq_ch_e[11]~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_e[11]\, emsx|U31_1|SccCh|reg_freq_ch_e[11], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_e[8]~5\, emsx|U31_1|SccCh|reg_freq_ch_e[8]~5, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_e[8]\, emsx|U31_1|SccCh|reg_freq_ch_e[8], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_e[10]~3\, emsx|U31_1|SccCh|reg_freq_ch_e[10]~3, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_e[10]\, emsx|U31_1|SccCh|reg_freq_ch_e[10], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_e[9]~4\, emsx|U31_1|SccCh|reg_freq_ch_e[9]~4, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_e[9]\, emsx|U31_1|SccCh|reg_freq_ch_e[9], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal10~0\, emsx|U31_1|SccCh|Equal10~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|process_0~2\, emsx|U31_1|SccCh|process_0~2, MSX, 1
instance = comp, \emsx|PpiReq~1\, emsx|PpiReq~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_rst_ch_e~0\, emsx|U31_1|SccCh|ff_rst_ch_e~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|process_0~3\, emsx|U31_1|SccCh|process_0~3, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_mode_sel[5]~0\, emsx|U31_1|SccCh|reg_mode_sel[5]~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_mode_sel[5]\, emsx|U31_1|SccCh|reg_mode_sel[5], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_rst_ch_e~1\, emsx|U31_1|SccCh|ff_rst_ch_e~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_rst_ch_e\, emsx|U31_1|SccCh|ff_rst_ch_e, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_e[3]~10\, emsx|U31_1|SccCh|reg_freq_ch_e[3]~10, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_e[3]\, emsx|U31_1|SccCh|reg_freq_ch_e[3], MSX, 1
instance = comp, \emsx|U31_1|SccCh|process_1~0\, emsx|U31_1|SccCh|process_1~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_e~5\, emsx|U31_1|SccCh|ff_ptr_ch_e~5, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_e[0]~13\, emsx|U31_1|SccCh|reg_freq_ch_e[0]~13, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_e[0]\, emsx|U31_1|SccCh|reg_freq_ch_e[0], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_e~3\, emsx|U31_1|SccCh|ff_cnt_ch_e~3, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_e[0]\, emsx|U31_1|SccCh|ff_cnt_ch_e[0], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_e[1]~12\, emsx|U31_1|SccCh|reg_freq_ch_e[1]~12, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_e[1]\, emsx|U31_1|SccCh|reg_freq_ch_e[1], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_e~2\, emsx|U31_1|SccCh|ff_cnt_ch_e~2, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_e[1]\, emsx|U31_1|SccCh|ff_cnt_ch_e[1], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal11~5\, emsx|U31_1|SccCh|Equal11~5, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_e[2]~11\, emsx|U31_1|SccCh|reg_freq_ch_e[2]~11, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_e[2]\, emsx|U31_1|SccCh|reg_freq_ch_e[2], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_e~1\, emsx|U31_1|SccCh|ff_cnt_ch_e~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_e[2]\, emsx|U31_1|SccCh|ff_cnt_ch_e[2], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal11~4\, emsx|U31_1|SccCh|Equal11~4, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_e~0\, emsx|U31_1|SccCh|ff_cnt_ch_e~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_e[3]\, emsx|U31_1|SccCh|ff_cnt_ch_e[3], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal11~0\, emsx|U31_1|SccCh|Equal11~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_e~6\, emsx|U31_1|SccCh|ff_cnt_ch_e~6, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_e[4]\, emsx|U31_1|SccCh|ff_cnt_ch_e[4], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal11~7\, emsx|U31_1|SccCh|Equal11~7, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_e~5\, emsx|U31_1|SccCh|ff_cnt_ch_e~5, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_e[5]\, emsx|U31_1|SccCh|ff_cnt_ch_e[5], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal11~6\, emsx|U31_1|SccCh|Equal11~6, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_e~4\, emsx|U31_1|SccCh|ff_cnt_ch_e~4, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_e[6]\, emsx|U31_1|SccCh|ff_cnt_ch_e[6], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal11~1\, emsx|U31_1|SccCh|Equal11~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_e~9\, emsx|U31_1|SccCh|ff_cnt_ch_e~9, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_e[7]\, emsx|U31_1|SccCh|ff_cnt_ch_e[7], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal11~9\, emsx|U31_1|SccCh|Equal11~9, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_e~8\, emsx|U31_1|SccCh|ff_cnt_ch_e~8, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_e[8]\, emsx|U31_1|SccCh|ff_cnt_ch_e[8], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal11~8\, emsx|U31_1|SccCh|Equal11~8, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_e~7\, emsx|U31_1|SccCh|ff_cnt_ch_e~7, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_e[9]\, emsx|U31_1|SccCh|ff_cnt_ch_e[9], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal11~2\, emsx|U31_1|SccCh|Equal11~2, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_e[2]~11\, emsx|U31_1|SccCh|ff_ptr_ch_e[2]~11, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_e~10\, emsx|U31_1|SccCh|ff_cnt_ch_e~10, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_e[10]\, emsx|U31_1|SccCh|ff_cnt_ch_e[10], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal11~3\, emsx|U31_1|SccCh|Equal11~3, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_e~11\, emsx|U31_1|SccCh|ff_cnt_ch_e~11, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_e[11]\, emsx|U31_1|SccCh|ff_cnt_ch_e[11], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_e[0]~6\, emsx|U31_1|SccCh|ff_ptr_ch_e[0]~6, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_e[0]\, emsx|U31_1|SccCh|ff_ptr_ch_e[0], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_d[11]~2\, emsx|U31_1|SccCh|reg_freq_ch_d[11]~2, MSX, 1
instance = comp, \emsx|U35|Equal18~14\, emsx|U35|Equal18~14, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_d[11]~0\, emsx|U31_1|SccCh|reg_freq_ch_d[11]~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_d[11]\, emsx|U31_1|SccCh|reg_freq_ch_d[11], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_d[9]~4\, emsx|U31_1|SccCh|reg_freq_ch_d[9]~4, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_d[9]\, emsx|U31_1|SccCh|reg_freq_ch_d[9], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_d[10]~3\, emsx|U31_1|SccCh|reg_freq_ch_d[10]~3, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_d[10]\, emsx|U31_1|SccCh|reg_freq_ch_d[10], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_d[8]~5\, emsx|U31_1|SccCh|reg_freq_ch_d[8]~5, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_d[8]\, emsx|U31_1|SccCh|reg_freq_ch_d[8], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal8~0\, emsx|U31_1|SccCh|Equal8~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_d[4]~9\, emsx|U31_1|SccCh|reg_freq_ch_d[4]~9, MSX, 1
instance = comp, \emsx|U35|Equal18~11\, emsx|U35|Equal18~11, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_d[7]~1\, emsx|U31_1|SccCh|reg_freq_ch_d[7]~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_d[4]\, emsx|U31_1|SccCh|reg_freq_ch_d[4], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_d[7]~6\, emsx|U31_1|SccCh|reg_freq_ch_d[7]~6, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_d[7]\, emsx|U31_1|SccCh|reg_freq_ch_d[7], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_d[6]~7\, emsx|U31_1|SccCh|reg_freq_ch_d[6]~7, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_d[6]\, emsx|U31_1|SccCh|reg_freq_ch_d[6], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_d[5]~8\, emsx|U31_1|SccCh|reg_freq_ch_d[5]~8, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_d[5]\, emsx|U31_1|SccCh|reg_freq_ch_d[5], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal8~1\, emsx|U31_1|SccCh|Equal8~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_d[3]~10\, emsx|U31_1|SccCh|reg_freq_ch_d[3]~10, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_d[3]\, emsx|U31_1|SccCh|reg_freq_ch_d[3], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_rst_ch_d~0\, emsx|U31_1|SccCh|ff_rst_ch_d~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_rst_ch_d~1\, emsx|U31_1|SccCh|ff_rst_ch_d~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_rst_ch_d\, emsx|U31_1|SccCh|ff_rst_ch_d, MSX, 1
instance = comp, \emsx|U31_1|SccCh|process_1~4\, emsx|U31_1|SccCh|process_1~4, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_d~5\, emsx|U31_1|SccCh|ff_ptr_ch_d~5, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_d[0]~13\, emsx|U31_1|SccCh|reg_freq_ch_d[0]~13, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_d[0]\, emsx|U31_1|SccCh|reg_freq_ch_d[0], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_d~3\, emsx|U31_1|SccCh|ff_cnt_ch_d~3, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_d[0]\, emsx|U31_1|SccCh|ff_cnt_ch_d[0], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_d[1]~12\, emsx|U31_1|SccCh|reg_freq_ch_d[1]~12, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_d[1]\, emsx|U31_1|SccCh|reg_freq_ch_d[1], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_d~2\, emsx|U31_1|SccCh|ff_cnt_ch_d~2, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_d[1]\, emsx|U31_1|SccCh|ff_cnt_ch_d[1], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal9~5\, emsx|U31_1|SccCh|Equal9~5, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_d[2]~11\, emsx|U31_1|SccCh|reg_freq_ch_d[2]~11, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_d[2]\, emsx|U31_1|SccCh|reg_freq_ch_d[2], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_d~1\, emsx|U31_1|SccCh|ff_cnt_ch_d~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_d[2]\, emsx|U31_1|SccCh|ff_cnt_ch_d[2], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal9~4\, emsx|U31_1|SccCh|Equal9~4, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_d~0\, emsx|U31_1|SccCh|ff_cnt_ch_d~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_d[3]\, emsx|U31_1|SccCh|ff_cnt_ch_d[3], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal9~0\, emsx|U31_1|SccCh|Equal9~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_d~6\, emsx|U31_1|SccCh|ff_cnt_ch_d~6, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_d[4]\, emsx|U31_1|SccCh|ff_cnt_ch_d[4], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal9~7\, emsx|U31_1|SccCh|Equal9~7, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_d~5\, emsx|U31_1|SccCh|ff_cnt_ch_d~5, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_d[5]\, emsx|U31_1|SccCh|ff_cnt_ch_d[5], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal9~6\, emsx|U31_1|SccCh|Equal9~6, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_d~4\, emsx|U31_1|SccCh|ff_cnt_ch_d~4, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_d[6]\, emsx|U31_1|SccCh|ff_cnt_ch_d[6], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal9~1\, emsx|U31_1|SccCh|Equal9~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_d~9\, emsx|U31_1|SccCh|ff_cnt_ch_d~9, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_d[7]\, emsx|U31_1|SccCh|ff_cnt_ch_d[7], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal9~9\, emsx|U31_1|SccCh|Equal9~9, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_d~8\, emsx|U31_1|SccCh|ff_cnt_ch_d~8, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_d[8]\, emsx|U31_1|SccCh|ff_cnt_ch_d[8], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal9~8\, emsx|U31_1|SccCh|Equal9~8, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_d~7\, emsx|U31_1|SccCh|ff_cnt_ch_d~7, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_d[9]\, emsx|U31_1|SccCh|ff_cnt_ch_d[9], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal9~2\, emsx|U31_1|SccCh|Equal9~2, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_d[2]~11\, emsx|U31_1|SccCh|ff_ptr_ch_d[2]~11, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_d~10\, emsx|U31_1|SccCh|ff_cnt_ch_d~10, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_d[10]\, emsx|U31_1|SccCh|ff_cnt_ch_d[10], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal9~3\, emsx|U31_1|SccCh|Equal9~3, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_d~11\, emsx|U31_1|SccCh|ff_cnt_ch_d~11, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_d[11]\, emsx|U31_1|SccCh|ff_cnt_ch_d[11], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_d[0]~6\, emsx|U31_1|SccCh|ff_ptr_ch_d[0]~6, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_d[0]\, emsx|U31_1|SccCh|ff_ptr_ch_d[0], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_b[8]~5\, emsx|U31_1|SccCh|reg_freq_ch_b[8]~5, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_b[11]~0\, emsx|U31_1|SccCh|reg_freq_ch_b[11]~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_b[8]\, emsx|U31_1|SccCh|reg_freq_ch_b[8], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_b[9]~4\, emsx|U31_1|SccCh|reg_freq_ch_b[9]~4, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_b[9]\, emsx|U31_1|SccCh|reg_freq_ch_b[9], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_b[10]~3\, emsx|U31_1|SccCh|reg_freq_ch_b[10]~3, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_b[10]\, emsx|U31_1|SccCh|reg_freq_ch_b[10], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_b[11]~2\, emsx|U31_1|SccCh|reg_freq_ch_b[11]~2, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_b[11]\, emsx|U31_1|SccCh|reg_freq_ch_b[11], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal4~0\, emsx|U31_1|SccCh|Equal4~0, MSX, 1
instance = comp, \emsx|process_28~8\, emsx|process_28~8, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_rst_ch_b~0\, emsx|U31_1|SccCh|ff_rst_ch_b~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_rst_ch_b~1\, emsx|U31_1|SccCh|ff_rst_ch_b~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_rst_ch_b\, emsx|U31_1|SccCh|ff_rst_ch_b, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_b[3]~10\, emsx|U31_1|SccCh|reg_freq_ch_b[3]~10, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_b[7]~1\, emsx|U31_1|SccCh|reg_freq_ch_b[7]~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_b[3]\, emsx|U31_1|SccCh|reg_freq_ch_b[3], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_b[4]~9\, emsx|U31_1|SccCh|reg_freq_ch_b[4]~9, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_b[4]\, emsx|U31_1|SccCh|reg_freq_ch_b[4], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_b[5]~8\, emsx|U31_1|SccCh|reg_freq_ch_b[5]~8, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_b[5]\, emsx|U31_1|SccCh|reg_freq_ch_b[5], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_b[7]~6\, emsx|U31_1|SccCh|reg_freq_ch_b[7]~6, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_b[7]\, emsx|U31_1|SccCh|reg_freq_ch_b[7], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_b[6]~7\, emsx|U31_1|SccCh|reg_freq_ch_b[6]~7, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_b[6]\, emsx|U31_1|SccCh|reg_freq_ch_b[6], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal4~1\, emsx|U31_1|SccCh|Equal4~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|process_1~2\, emsx|U31_1|SccCh|process_1~2, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_b~5\, emsx|U31_1|SccCh|ff_ptr_ch_b~5, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_b~11\, emsx|U31_1|SccCh|ff_cnt_ch_b~11, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_b[11]\, emsx|U31_1|SccCh|ff_cnt_ch_b[11], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_b[2]~11\, emsx|U31_1|SccCh|ff_ptr_ch_b[2]~11, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_b[0]~13\, emsx|U31_1|SccCh|reg_freq_ch_b[0]~13, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_b[0]\, emsx|U31_1|SccCh|reg_freq_ch_b[0], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_b~3\, emsx|U31_1|SccCh|ff_cnt_ch_b~3, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_b[0]\, emsx|U31_1|SccCh|ff_cnt_ch_b[0], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_b[1]~12\, emsx|U31_1|SccCh|reg_freq_ch_b[1]~12, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_b[1]\, emsx|U31_1|SccCh|reg_freq_ch_b[1], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_b~2\, emsx|U31_1|SccCh|ff_cnt_ch_b~2, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_b[1]\, emsx|U31_1|SccCh|ff_cnt_ch_b[1], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal5~5\, emsx|U31_1|SccCh|Equal5~5, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_b[2]~11\, emsx|U31_1|SccCh|reg_freq_ch_b[2]~11, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_b[2]\, emsx|U31_1|SccCh|reg_freq_ch_b[2], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_b~1\, emsx|U31_1|SccCh|ff_cnt_ch_b~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_b[2]\, emsx|U31_1|SccCh|ff_cnt_ch_b[2], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal5~4\, emsx|U31_1|SccCh|Equal5~4, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_b~0\, emsx|U31_1|SccCh|ff_cnt_ch_b~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_b[3]\, emsx|U31_1|SccCh|ff_cnt_ch_b[3], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal5~0\, emsx|U31_1|SccCh|Equal5~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_b~6\, emsx|U31_1|SccCh|ff_cnt_ch_b~6, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_b[4]\, emsx|U31_1|SccCh|ff_cnt_ch_b[4], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal5~7\, emsx|U31_1|SccCh|Equal5~7, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_b~5\, emsx|U31_1|SccCh|ff_cnt_ch_b~5, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_b[5]\, emsx|U31_1|SccCh|ff_cnt_ch_b[5], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal5~6\, emsx|U31_1|SccCh|Equal5~6, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_b~4\, emsx|U31_1|SccCh|ff_cnt_ch_b~4, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_b[6]\, emsx|U31_1|SccCh|ff_cnt_ch_b[6], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal5~1\, emsx|U31_1|SccCh|Equal5~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_b~9\, emsx|U31_1|SccCh|ff_cnt_ch_b~9, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_b[7]\, emsx|U31_1|SccCh|ff_cnt_ch_b[7], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal5~9\, emsx|U31_1|SccCh|Equal5~9, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_b~8\, emsx|U31_1|SccCh|ff_cnt_ch_b~8, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_b[8]\, emsx|U31_1|SccCh|ff_cnt_ch_b[8], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal5~8\, emsx|U31_1|SccCh|Equal5~8, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_b~7\, emsx|U31_1|SccCh|ff_cnt_ch_b~7, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_b[9]\, emsx|U31_1|SccCh|ff_cnt_ch_b[9], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal5~2\, emsx|U31_1|SccCh|Equal5~2, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_b~10\, emsx|U31_1|SccCh|ff_cnt_ch_b~10, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_b[10]\, emsx|U31_1|SccCh|ff_cnt_ch_b[10], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal5~3\, emsx|U31_1|SccCh|Equal5~3, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_b[0]~6\, emsx|U31_1|SccCh|ff_ptr_ch_b[0]~6, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_b[0]\, emsx|U31_1|SccCh|ff_ptr_ch_b[0], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_a[10]~3\, emsx|U31_1|SccCh|reg_freq_ch_a[10]~3, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_a[11]~0\, emsx|U31_1|SccCh|reg_freq_ch_a[11]~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_a[10]\, emsx|U31_1|SccCh|reg_freq_ch_a[10], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_a[9]~4\, emsx|U31_1|SccCh|reg_freq_ch_a[9]~4, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_a[9]\, emsx|U31_1|SccCh|reg_freq_ch_a[9], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_a[8]~5\, emsx|U31_1|SccCh|reg_freq_ch_a[8]~5, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_a[8]\, emsx|U31_1|SccCh|reg_freq_ch_a[8], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_a[11]~2\, emsx|U31_1|SccCh|reg_freq_ch_a[11]~2, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_a[11]\, emsx|U31_1|SccCh|reg_freq_ch_a[11], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal2~0\, emsx|U31_1|SccCh|Equal2~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_a[3]~10\, emsx|U31_1|SccCh|reg_freq_ch_a[3]~10, MSX, 1
instance = comp, \emsx|U35|Equal18~3\, emsx|U35|Equal18~3, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_a[7]~1\, emsx|U31_1|SccCh|reg_freq_ch_a[7]~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_a[3]\, emsx|U31_1|SccCh|reg_freq_ch_a[3], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_rst_ch_a~0\, emsx|U31_1|SccCh|ff_rst_ch_a~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_rst_ch_a~1\, emsx|U31_1|SccCh|ff_rst_ch_a~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_rst_ch_a\, emsx|U31_1|SccCh|ff_rst_ch_a, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_a[4]~9\, emsx|U31_1|SccCh|reg_freq_ch_a[4]~9, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_a[4]\, emsx|U31_1|SccCh|reg_freq_ch_a[4], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_a[5]~8\, emsx|U31_1|SccCh|reg_freq_ch_a[5]~8, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_a[5]\, emsx|U31_1|SccCh|reg_freq_ch_a[5], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_a[7]~6\, emsx|U31_1|SccCh|reg_freq_ch_a[7]~6, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_a[7]\, emsx|U31_1|SccCh|reg_freq_ch_a[7], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_a[6]~7\, emsx|U31_1|SccCh|reg_freq_ch_a[6]~7, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_a[6]\, emsx|U31_1|SccCh|reg_freq_ch_a[6], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal2~1\, emsx|U31_1|SccCh|Equal2~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|process_1~3\, emsx|U31_1|SccCh|process_1~3, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_a~5\, emsx|U31_1|SccCh|ff_ptr_ch_a~5, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_a[1]~12\, emsx|U31_1|SccCh|reg_freq_ch_a[1]~12, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_a[1]\, emsx|U31_1|SccCh|reg_freq_ch_a[1], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_a~11\, emsx|U31_1|SccCh|ff_cnt_ch_a~11, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_a[11]\, emsx|U31_1|SccCh|ff_cnt_ch_a[11], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_a[0]~11\, emsx|U31_1|SccCh|ff_ptr_ch_a[0]~11, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_a[0]~13\, emsx|U31_1|SccCh|reg_freq_ch_a[0]~13, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_a[0]\, emsx|U31_1|SccCh|reg_freq_ch_a[0], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_a~3\, emsx|U31_1|SccCh|ff_cnt_ch_a~3, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_a[0]\, emsx|U31_1|SccCh|ff_cnt_ch_a[0], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_a~2\, emsx|U31_1|SccCh|ff_cnt_ch_a~2, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_a[1]\, emsx|U31_1|SccCh|ff_cnt_ch_a[1], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_a[2]~11\, emsx|U31_1|SccCh|reg_freq_ch_a[2]~11, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_a[2]\, emsx|U31_1|SccCh|reg_freq_ch_a[2], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal3~5\, emsx|U31_1|SccCh|Equal3~5, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_a~1\, emsx|U31_1|SccCh|ff_cnt_ch_a~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_a[2]\, emsx|U31_1|SccCh|ff_cnt_ch_a[2], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal3~4\, emsx|U31_1|SccCh|Equal3~4, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_a~0\, emsx|U31_1|SccCh|ff_cnt_ch_a~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_a[3]\, emsx|U31_1|SccCh|ff_cnt_ch_a[3], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal3~0\, emsx|U31_1|SccCh|Equal3~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_a~6\, emsx|U31_1|SccCh|ff_cnt_ch_a~6, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_a[4]\, emsx|U31_1|SccCh|ff_cnt_ch_a[4], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal3~7\, emsx|U31_1|SccCh|Equal3~7, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_a~5\, emsx|U31_1|SccCh|ff_cnt_ch_a~5, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_a[5]\, emsx|U31_1|SccCh|ff_cnt_ch_a[5], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal3~6\, emsx|U31_1|SccCh|Equal3~6, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_a~4\, emsx|U31_1|SccCh|ff_cnt_ch_a~4, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_a[6]\, emsx|U31_1|SccCh|ff_cnt_ch_a[6], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal3~1\, emsx|U31_1|SccCh|Equal3~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_a~9\, emsx|U31_1|SccCh|ff_cnt_ch_a~9, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_a[7]\, emsx|U31_1|SccCh|ff_cnt_ch_a[7], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal3~9\, emsx|U31_1|SccCh|Equal3~9, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_a~8\, emsx|U31_1|SccCh|ff_cnt_ch_a~8, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_a[8]\, emsx|U31_1|SccCh|ff_cnt_ch_a[8], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal3~8\, emsx|U31_1|SccCh|Equal3~8, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_a~7\, emsx|U31_1|SccCh|ff_cnt_ch_a~7, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_a[9]\, emsx|U31_1|SccCh|ff_cnt_ch_a[9], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal3~2\, emsx|U31_1|SccCh|Equal3~2, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_a~10\, emsx|U31_1|SccCh|ff_cnt_ch_a~10, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_a[10]\, emsx|U31_1|SccCh|ff_cnt_ch_a[10], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal3~3\, emsx|U31_1|SccCh|Equal3~3, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_a[0]~6\, emsx|U31_1|SccCh|ff_ptr_ch_a[0]~6, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_a[0]\, emsx|U31_1|SccCh|ff_ptr_ch_a[0], MSX, 1
instance = comp, \emsx|U31_1|SccCh|w_wave_adr[0]~0\, emsx|U31_1|SccCh|w_wave_adr[0]~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_c[10]~3\, emsx|U31_1|SccCh|reg_freq_ch_c[10]~3, MSX, 1
instance = comp, \emsx|U35|Equal18~10\, emsx|U35|Equal18~10, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_c[11]~0\, emsx|U31_1|SccCh|reg_freq_ch_c[11]~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_c[10]\, emsx|U31_1|SccCh|reg_freq_ch_c[10], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_c[8]~5\, emsx|U31_1|SccCh|reg_freq_ch_c[8]~5, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_c[8]\, emsx|U31_1|SccCh|reg_freq_ch_c[8], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_c[9]~4\, emsx|U31_1|SccCh|reg_freq_ch_c[9]~4, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_c[9]\, emsx|U31_1|SccCh|reg_freq_ch_c[9], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_c[11]~2\, emsx|U31_1|SccCh|reg_freq_ch_c[11]~2, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_c[11]\, emsx|U31_1|SccCh|reg_freq_ch_c[11], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal6~0\, emsx|U31_1|SccCh|Equal6~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_c[3]~10\, emsx|U31_1|SccCh|reg_freq_ch_c[3]~10, MSX, 1
instance = comp, \emsx|U35|Equal18~1\, emsx|U35|Equal18~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_c[7]~1\, emsx|U31_1|SccCh|reg_freq_ch_c[7]~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_c[3]\, emsx|U31_1|SccCh|reg_freq_ch_c[3], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_rst_ch_c~0\, emsx|U31_1|SccCh|ff_rst_ch_c~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_rst_ch_c~1\, emsx|U31_1|SccCh|ff_rst_ch_c~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_rst_ch_c\, emsx|U31_1|SccCh|ff_rst_ch_c, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_c[6]~7\, emsx|U31_1|SccCh|reg_freq_ch_c[6]~7, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_c[6]\, emsx|U31_1|SccCh|reg_freq_ch_c[6], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_c[7]~6\, emsx|U31_1|SccCh|reg_freq_ch_c[7]~6, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_c[7]\, emsx|U31_1|SccCh|reg_freq_ch_c[7], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_c[5]~8\, emsx|U31_1|SccCh|reg_freq_ch_c[5]~8, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_c[5]\, emsx|U31_1|SccCh|reg_freq_ch_c[5], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_c[4]~9\, emsx|U31_1|SccCh|reg_freq_ch_c[4]~9, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_c[4]\, emsx|U31_1|SccCh|reg_freq_ch_c[4], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal6~1\, emsx|U31_1|SccCh|Equal6~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|process_1~1\, emsx|U31_1|SccCh|process_1~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_c~5\, emsx|U31_1|SccCh|ff_ptr_ch_c~5, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_c~10\, emsx|U31_1|SccCh|ff_cnt_ch_c~10, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_c[10]\, emsx|U31_1|SccCh|ff_cnt_ch_c[10], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_c[4]~11\, emsx|U31_1|SccCh|ff_ptr_ch_c[4]~11, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_c[0]~13\, emsx|U31_1|SccCh|reg_freq_ch_c[0]~13, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_c[0]\, emsx|U31_1|SccCh|reg_freq_ch_c[0], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_c~3\, emsx|U31_1|SccCh|ff_cnt_ch_c~3, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_c[0]\, emsx|U31_1|SccCh|ff_cnt_ch_c[0], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_c[1]~12\, emsx|U31_1|SccCh|reg_freq_ch_c[1]~12, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_c[1]\, emsx|U31_1|SccCh|reg_freq_ch_c[1], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_c~2\, emsx|U31_1|SccCh|ff_cnt_ch_c~2, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_c[1]\, emsx|U31_1|SccCh|ff_cnt_ch_c[1], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal7~5\, emsx|U31_1|SccCh|Equal7~5, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_c[2]~11\, emsx|U31_1|SccCh|reg_freq_ch_c[2]~11, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_freq_ch_c[2]\, emsx|U31_1|SccCh|reg_freq_ch_c[2], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_c~1\, emsx|U31_1|SccCh|ff_cnt_ch_c~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_c[2]\, emsx|U31_1|SccCh|ff_cnt_ch_c[2], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal7~4\, emsx|U31_1|SccCh|Equal7~4, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_c~0\, emsx|U31_1|SccCh|ff_cnt_ch_c~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_c[3]\, emsx|U31_1|SccCh|ff_cnt_ch_c[3], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal7~0\, emsx|U31_1|SccCh|Equal7~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_c~6\, emsx|U31_1|SccCh|ff_cnt_ch_c~6, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_c[4]\, emsx|U31_1|SccCh|ff_cnt_ch_c[4], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal7~7\, emsx|U31_1|SccCh|Equal7~7, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_c~5\, emsx|U31_1|SccCh|ff_cnt_ch_c~5, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_c[5]\, emsx|U31_1|SccCh|ff_cnt_ch_c[5], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal7~6\, emsx|U31_1|SccCh|Equal7~6, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_c~4\, emsx|U31_1|SccCh|ff_cnt_ch_c~4, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_c[6]\, emsx|U31_1|SccCh|ff_cnt_ch_c[6], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal7~1\, emsx|U31_1|SccCh|Equal7~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_c~9\, emsx|U31_1|SccCh|ff_cnt_ch_c~9, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_c[7]\, emsx|U31_1|SccCh|ff_cnt_ch_c[7], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal7~9\, emsx|U31_1|SccCh|Equal7~9, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_c~8\, emsx|U31_1|SccCh|ff_cnt_ch_c~8, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_c[8]\, emsx|U31_1|SccCh|ff_cnt_ch_c[8], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal7~8\, emsx|U31_1|SccCh|Equal7~8, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_c~7\, emsx|U31_1|SccCh|ff_cnt_ch_c~7, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_c[9]\, emsx|U31_1|SccCh|ff_cnt_ch_c[9], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal7~2\, emsx|U31_1|SccCh|Equal7~2, MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal7~3\, emsx|U31_1|SccCh|Equal7~3, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_c~11\, emsx|U31_1|SccCh|ff_cnt_ch_c~11, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_cnt_ch_c[11]\, emsx|U31_1|SccCh|ff_cnt_ch_c[11], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_c[0]~6\, emsx|U31_1|SccCh|ff_ptr_ch_c[0]~6, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_c[0]\, emsx|U31_1|SccCh|ff_ptr_ch_c[0], MSX, 1
instance = comp, \emsx|U31_1|SccCh|w_wave_adr[0]~1\, emsx|U31_1|SccCh|w_wave_adr[0]~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|w_wave_adr[0]~2\, emsx|U31_1|SccCh|w_wave_adr[0]~2, MSX, 1
instance = comp, \emsx|U31_1|SccCh|w_wave_adr[0]~3\, emsx|U31_1|SccCh|w_wave_adr[0]~3, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_d~7\, emsx|U31_1|SccCh|ff_ptr_ch_d~7, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_d[1]\, emsx|U31_1|SccCh|ff_ptr_ch_d[1], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_c~7\, emsx|U31_1|SccCh|ff_ptr_ch_c~7, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_c[1]\, emsx|U31_1|SccCh|ff_ptr_ch_c[1], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_a~7\, emsx|U31_1|SccCh|ff_ptr_ch_a~7, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_a[1]\, emsx|U31_1|SccCh|ff_ptr_ch_a[1], MSX, 1
instance = comp, \emsx|U31_1|SccCh|w_wave_adr[1]~4\, emsx|U31_1|SccCh|w_wave_adr[1]~4, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_b~7\, emsx|U31_1|SccCh|ff_ptr_ch_b~7, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_b[1]\, emsx|U31_1|SccCh|ff_ptr_ch_b[1], MSX, 1
instance = comp, \emsx|U31_1|SccCh|w_wave_adr[1]~5\, emsx|U31_1|SccCh|w_wave_adr[1]~5, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_e~7\, emsx|U31_1|SccCh|ff_ptr_ch_e~7, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_e[1]\, emsx|U31_1|SccCh|ff_ptr_ch_e[1], MSX, 1
instance = comp, \emsx|U31_1|SccCh|w_wave_adr[1]~6\, emsx|U31_1|SccCh|w_wave_adr[1]~6, MSX, 1
instance = comp, \emsx|U31_1|SccCh|w_wave_adr[1]~7\, emsx|U31_1|SccCh|w_wave_adr[1]~7, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_e~8\, emsx|U31_1|SccCh|ff_ptr_ch_e~8, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_e[2]\, emsx|U31_1|SccCh|ff_ptr_ch_e[2], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_d~8\, emsx|U31_1|SccCh|ff_ptr_ch_d~8, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_d[2]\, emsx|U31_1|SccCh|ff_ptr_ch_d[2], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_b~8\, emsx|U31_1|SccCh|ff_ptr_ch_b~8, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_b[2]\, emsx|U31_1|SccCh|ff_ptr_ch_b[2], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_a~8\, emsx|U31_1|SccCh|ff_ptr_ch_a~8, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_a[2]\, emsx|U31_1|SccCh|ff_ptr_ch_a[2], MSX, 1
instance = comp, \emsx|U31_1|SccCh|w_wave_adr[2]~8\, emsx|U31_1|SccCh|w_wave_adr[2]~8, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_c~8\, emsx|U31_1|SccCh|ff_ptr_ch_c~8, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_c[2]\, emsx|U31_1|SccCh|ff_ptr_ch_c[2], MSX, 1
instance = comp, \emsx|U31_1|SccCh|w_wave_adr[2]~9\, emsx|U31_1|SccCh|w_wave_adr[2]~9, MSX, 1
instance = comp, \emsx|U31_1|SccCh|w_wave_adr[2]~10\, emsx|U31_1|SccCh|w_wave_adr[2]~10, MSX, 1
instance = comp, \emsx|U31_1|SccCh|w_wave_adr[2]~11\, emsx|U31_1|SccCh|w_wave_adr[2]~11, MSX, 1
instance = comp, \emsx|U31_1|SccCh|Add8~0\, emsx|U31_1|SccCh|Add8~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_e~9\, emsx|U31_1|SccCh|ff_ptr_ch_e~9, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_e[3]\, emsx|U31_1|SccCh|ff_ptr_ch_e[3], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Add4~0\, emsx|U31_1|SccCh|Add4~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_c~9\, emsx|U31_1|SccCh|ff_ptr_ch_c~9, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_c[3]\, emsx|U31_1|SccCh|ff_ptr_ch_c[3], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Add0~0\, emsx|U31_1|SccCh|Add0~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_a~9\, emsx|U31_1|SccCh|ff_ptr_ch_a~9, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_a[3]\, emsx|U31_1|SccCh|ff_ptr_ch_a[3], MSX, 1
instance = comp, \emsx|U31_1|SccCh|w_wave_adr[3]~12\, emsx|U31_1|SccCh|w_wave_adr[3]~12, MSX, 1
instance = comp, \emsx|U31_1|SccCh|Add6~0\, emsx|U31_1|SccCh|Add6~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_d~9\, emsx|U31_1|SccCh|ff_ptr_ch_d~9, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_d[3]\, emsx|U31_1|SccCh|ff_ptr_ch_d[3], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Add2~0\, emsx|U31_1|SccCh|Add2~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_b~9\, emsx|U31_1|SccCh|ff_ptr_ch_b~9, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_b[3]\, emsx|U31_1|SccCh|ff_ptr_ch_b[3], MSX, 1
instance = comp, \emsx|U31_1|SccCh|w_wave_adr[3]~13\, emsx|U31_1|SccCh|w_wave_adr[3]~13, MSX, 1
instance = comp, \emsx|U31_1|SccCh|w_wave_adr[3]~14\, emsx|U31_1|SccCh|w_wave_adr[3]~14, MSX, 1
instance = comp, \emsx|U31_1|SccCh|w_wave_adr[3]~15\, emsx|U31_1|SccCh|w_wave_adr[3]~15, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_e~10\, emsx|U31_1|SccCh|ff_ptr_ch_e~10, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_e[4]\, emsx|U31_1|SccCh|ff_ptr_ch_e[4], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_d~10\, emsx|U31_1|SccCh|ff_ptr_ch_d~10, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_d[4]\, emsx|U31_1|SccCh|ff_ptr_ch_d[4], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_a~10\, emsx|U31_1|SccCh|ff_ptr_ch_a~10, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_a[4]\, emsx|U31_1|SccCh|ff_ptr_ch_a[4], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_b~10\, emsx|U31_1|SccCh|ff_ptr_ch_b~10, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_b[4]\, emsx|U31_1|SccCh|ff_ptr_ch_b[4], MSX, 1
instance = comp, \emsx|U31_1|SccCh|w_wave_adr[4]~16\, emsx|U31_1|SccCh|w_wave_adr[4]~16, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_c~10\, emsx|U31_1|SccCh|ff_ptr_ch_c~10, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ptr_ch_c[4]\, emsx|U31_1|SccCh|ff_ptr_ch_c[4], MSX, 1
instance = comp, \emsx|U31_1|SccCh|w_wave_adr[4]~17\, emsx|U31_1|SccCh|w_wave_adr[4]~17, MSX, 1
instance = comp, \emsx|U31_1|SccCh|w_wave_adr[4]~18\, emsx|U31_1|SccCh|w_wave_adr[4]~18, MSX, 1
instance = comp, \emsx|U31_1|SccCh|w_wave_adr[4]~19\, emsx|U31_1|SccCh|w_wave_adr[4]~19, MSX, 1
instance = comp, \emsx|U31_1|SccCh|w_wave_adr[5]~20\, emsx|U31_1|SccCh|w_wave_adr[5]~20, MSX, 1
instance = comp, \emsx|U31_1|WavAdr[6]~0\, emsx|U31_1|WavAdr[6]~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|w_wave_adr[6]~21\, emsx|U31_1|SccCh|w_wave_adr[6]~21, MSX, 1
instance = comp, \emsx|U31_1|SccCh|w_wave_adr[7]~22\, emsx|U31_1|SccCh|w_wave_adr[7]~22, MSX, 1
instance = comp, \emsx|iSltDat[1]~_wirecell\, emsx|iSltDat[1]~_wirecell, MSX, 1
instance = comp, \emsx|iSltDat[2]~_wirecell\, emsx|iSltDat[2]~_wirecell, MSX, 1
instance = comp, \emsx|iSltDat[3]~_wirecell\, emsx|iSltDat[3]~_wirecell, MSX, 1
instance = comp, \emsx|iSltDat[4]~_wirecell\, emsx|iSltDat[4]~_wirecell, MSX, 1
instance = comp, \emsx|iSltDat[5]~_wirecell\, emsx|iSltDat[5]~_wirecell, MSX, 1
instance = comp, \emsx|iSltDat[6]~_wirecell\, emsx|iSltDat[6]~_wirecell, MSX, 1
instance = comp, \emsx|iSltDat[7]~_wirecell\, emsx|iSltDat[7]~_wirecell, MSX, 1
instance = comp, \emsx|U31_1|SccCh|wavemem|blkram_rtl_0|auto_generated|ram_block1a0\, emsx|U31_1|SccCh|wavemem|blkram_rtl_0|auto_generated|ram_block1a0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|dbi[2]~2\, emsx|U31_1|SccCh|dbi[2]~2, MSX, 1
instance = comp, \emsx|U31_1|SccCh|dbi[2]\, emsx|U31_1|SccCh|dbi[2], MSX, 1
instance = comp, \emsx|U08|process_3~0\, emsx|U08|process_3~0, MSX, 1
instance = comp, \emsx|U08|kanjiptr1~12\, emsx|U08|kanjiptr1~12, MSX, 1
instance = comp, \emsx|U08|kanjisel~0\, emsx|U08|kanjisel~0, MSX, 1
instance = comp, \emsx|U08|process_1~0\, emsx|U08|process_1~0, MSX, 1
instance = comp, \emsx|U08|kanjisel\, emsx|U08|kanjisel, MSX, 1
instance = comp, \emsx|U08|updatereq~0\, emsx|U08|updatereq~0, MSX, 1
instance = comp, \emsx|U08|updatereq\, emsx|U08|updatereq, MSX, 1
instance = comp, \emsx|U08|updateack~0\, emsx|U08|updateack~0, MSX, 1
instance = comp, \emsx|U08|updateack\, emsx|U08|updateack, MSX, 1
instance = comp, \emsx|U08|process_5~0\, emsx|U08|process_5~0, MSX, 1
instance = comp, \emsx|U08|kanjiptr1[2]~7\, emsx|U08|kanjiptr1[2]~7, MSX, 1
instance = comp, \emsx|U08|kanjiptr1[0]\, emsx|U08|kanjiptr1[0], MSX, 1
instance = comp, \emsx|U08|process_4~0\, emsx|U08|process_4~0, MSX, 1
instance = comp, \emsx|U08|kanjiptr2~12\, emsx|U08|kanjiptr2~12, MSX, 1
instance = comp, \emsx|U08|kanjiptr2[2]~7\, emsx|U08|kanjiptr2[2]~7, MSX, 1
instance = comp, \emsx|U08|kanjiptr2[0]\, emsx|U08|kanjiptr2[0], MSX, 1
instance = comp, \emsx|CpuAdr[0]~7\, emsx|CpuAdr[0]~7, MSX, 1
instance = comp, \emsx|CpuAdr[0]~83\, emsx|CpuAdr[0]~83, MSX, 1
instance = comp, \emsx|FreeCounter[13]~19\, emsx|FreeCounter[13]~19, MSX, 1
instance = comp, \emsx|FreeCounter[13]\, emsx|FreeCounter[13], MSX, 1
instance = comp, \emsx|FreeCounter[14]~18\, emsx|FreeCounter[14]~18, MSX, 1
instance = comp, \emsx|FreeCounter[14]\, emsx|FreeCounter[14], MSX, 1
instance = comp, \emsx|RstSeq[0]~13\, emsx|RstSeq[0]~13, MSX, 1
instance = comp, \emsx|RstSeq[0]~14\, emsx|RstSeq[0]~14, MSX, 1
instance = comp, \emsx|RstSeq[0]\, emsx|RstSeq[0], MSX, 1
instance = comp, \emsx|RstSeq[1]~15\, emsx|RstSeq[1]~15, MSX, 1
instance = comp, \emsx|RstSeq[1]~16\, emsx|RstSeq[1]~16, MSX, 1
instance = comp, \emsx|RstSeq[1]\, emsx|RstSeq[1], MSX, 1
instance = comp, \emsx|RstSeq[2]~7\, emsx|RstSeq[2]~7, MSX, 1
instance = comp, \emsx|RstSeq[2]~8\, emsx|RstSeq[2]~8, MSX, 1
instance = comp, \emsx|RstSeq[2]~9\, emsx|RstSeq[2]~9, MSX, 1
instance = comp, \emsx|RstSeq[2]\, emsx|RstSeq[2], MSX, 1
instance = comp, \emsx|Equal18~0\, emsx|Equal18~0, MSX, 1
instance = comp, \emsx|FreeCounter[15]~17\, emsx|FreeCounter[15]~17, MSX, 1
instance = comp, \emsx|FreeCounter[15]\, emsx|FreeCounter[15], MSX, 1
instance = comp, \emsx|process_16~3\, emsx|process_16~3, MSX, 1
instance = comp, \emsx|RstSeq[3]~5\, emsx|RstSeq[3]~5, MSX, 1
instance = comp, \emsx|RstSeq[3]~6\, emsx|RstSeq[3]~6, MSX, 1
instance = comp, \emsx|RstSeq[3]\, emsx|RstSeq[3], MSX, 1
instance = comp, \emsx|SdrSta~1\, emsx|SdrSta~1, MSX, 1
instance = comp, \emsx|Mux107~0\, emsx|Mux107~0, MSX, 1
instance = comp, \emsx|Mux107~1\, emsx|Mux107~1, MSX, 1
instance = comp, \emsx|ff_sdr_seq[0]\, emsx|ff_sdr_seq[0], MSX, 1
instance = comp, \emsx|ff_sdr_seq[2]~2\, emsx|ff_sdr_seq[2]~2, MSX, 1
instance = comp, \emsx|ff_sdr_seq[1]~4\, emsx|ff_sdr_seq[1]~4, MSX, 1
instance = comp, \emsx|ff_sdr_seq[1]\, emsx|ff_sdr_seq[1], MSX, 1
instance = comp, \emsx|Equal83~0\, emsx|Equal83~0, MSX, 1
instance = comp, \emsx|ff_sdr_seq[2]~3\, emsx|ff_sdr_seq[2]~3, MSX, 1
instance = comp, \emsx|ff_sdr_seq[2]\, emsx|ff_sdr_seq[2], MSX, 1
instance = comp, \emsx|U01|u0|process_6~0\, emsx|U01|u0|process_6~0, MSX, 1
instance = comp, \emsx|U01|u0|RFSH_n\, emsx|U01|u0|RFSH_n, MSX, 1
instance = comp, \emsx|iSltRfsh_n\, emsx|iSltRfsh_n, MSX, 1
instance = comp, \emsx|SdrSta~15\, emsx|SdrSta~15, MSX, 1
instance = comp, \emsx|Equal83~1\, emsx|Equal83~1, MSX, 1
instance = comp, \emsx|SdrSta~13\, emsx|SdrSta~13, MSX, 1
instance = comp, \emsx|SdrSta~14\, emsx|SdrSta~14, MSX, 1
instance = comp, \emsx|SdrSta~16\, emsx|SdrSta~16, MSX, 1
instance = comp, \emsx|SdrSta[2]~2\, emsx|SdrSta[2]~2, MSX, 1
instance = comp, \emsx|SdrSta[2]~3\, emsx|SdrSta[2]~3, MSX, 1
instance = comp, \emsx|SdrSta[2]\, emsx|SdrSta[2], MSX, 1
instance = comp, \emsx|SdrSta~11\, emsx|SdrSta~11, MSX, 1
instance = comp, \emsx|SdrSta~12\, emsx|SdrSta~12, MSX, 1
instance = comp, \emsx|SdrSta[1]\, emsx|SdrSta[1], MSX, 1
instance = comp, \emsx|RamDbi[0]~1\, emsx|RamDbi[0]~1, MSX, 1
instance = comp, \emsx|SdrSta~4\, emsx|SdrSta~4, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_X_CNT[8]~0\, emsx|U20|U_SSG|FF_X_CNT[8]~0, MSX, 1
instance = comp, \emsx|U20|PREWINDOW_X~1\, emsx|U20|PREWINDOW_X~1, MSX, 1
instance = comp, \emsx|U20|PREWINDOW_X\, emsx|U20|PREWINDOW_X, MSX, 1
instance = comp, \emsx|U20|U_SSG|process_8~0\, emsx|U20|U_SSG|process_8~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|process_8~1\, emsx|U20|U_SSG|process_8~1, MSX, 1
instance = comp, \emsx|U20|U_SSG|process_8~2\, emsx|U20|U_SSG|process_8~2, MSX, 1
instance = comp, \emsx|U20|U_SSG|PREWINDOW_Y~0\, emsx|U20|U_SSG|PREWINDOW_Y~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|PREWINDOW_Y~1\, emsx|U20|U_SSG|PREWINDOW_Y~1, MSX, 1
instance = comp, \emsx|U20|U_SSG|PREWINDOW_Y\, emsx|U20|U_SSG|PREWINDOW_Y, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_R1_DISP_ON\, emsx|U20|U_VDP_REGISTER|FF_R1_DISP_ON, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R1_DISP_ON\, emsx|U20|U_VDP_REGISTER|REG_R1_DISP_ON, MSX, 1
instance = comp, \emsx|U20|process_7~0\, emsx|U20|process_7~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|Equal1~0\, emsx|U20|U_VDP_GRAPHIC123M|Equal1~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Equal8~0\, emsx|U20|U_VDP_TEXT12|Equal8~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Equal9~0\, emsx|U20|U_SPRITE|Equal9~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Equal9~2\, emsx|U20|U_SPRITE|Equal9~2, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_EIGHTDOTSTATE~2\, emsx|U20|U_SSG|FF_EIGHTDOTSTATE~2, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_EIGHTDOTSTATE[0]\, emsx|U20|U_SSG|FF_EIGHTDOTSTATE[0], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Equal9~1\, emsx|U20|U_SPRITE|Equal9~1, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_EIGHTDOTSTATE~1\, emsx|U20|U_SSG|FF_EIGHTDOTSTATE~1, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_EIGHTDOTSTATE[1]\, emsx|U20|U_SSG|FF_EIGHTDOTSTATE[1], MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_EIGHTDOTSTATE~0\, emsx|U20|U_SSG|FF_EIGHTDOTSTATE~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_EIGHTDOTSTATE[2]\, emsx|U20|U_SSG|FF_EIGHTDOTSTATE[2], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[0]~16\, emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[0]~16, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Equal1~0\, emsx|U20|U_VDP_TEXT12|Equal1~0, MSX, 1
instance = comp, \emsx|U20|Equal18~3\, emsx|U20|Equal18~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Equal3~0\, emsx|U20|U_VDP_TEXT12|Equal3~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|TXPREWINDOWX~0\, emsx|U20|U_VDP_TEXT12|TXPREWINDOWX~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|TXPREWINDOWX\, emsx|U20|U_VDP_TEXT12|TXPREWINDOWX, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|DOTCOUNTER24~1\, emsx|U20|U_VDP_TEXT12|DOTCOUNTER24~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|DOTCOUNTER24[0]\, emsx|U20|U_VDP_TEXT12|DOTCOUNTER24[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|DOTCOUNTER24~2\, emsx|U20|U_VDP_TEXT12|DOTCOUNTER24~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|DOTCOUNTER24[2]\, emsx|U20|U_VDP_TEXT12|DOTCOUNTER24[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|DOTCOUNTER24~0\, emsx|U20|U_VDP_TEXT12|DOTCOUNTER24~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|DOTCOUNTER24[1]\, emsx|U20|U_VDP_TEXT12|DOTCOUNTER24[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|DOTCOUNTER24~6\, emsx|U20|U_VDP_TEXT12|DOTCOUNTER24~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|DOTCOUNTER24[0]~4\, emsx|U20|U_VDP_TEXT12|DOTCOUNTER24[0]~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|DOTCOUNTER24[4]~5\, emsx|U20|U_VDP_TEXT12|DOTCOUNTER24[4]~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|DOTCOUNTER24[3]\, emsx|U20|U_VDP_TEXT12|DOTCOUNTER24[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|DOTCOUNTER24~3\, emsx|U20|U_VDP_TEXT12|DOTCOUNTER24~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|DOTCOUNTER24[4]\, emsx|U20|U_VDP_TEXT12|DOTCOUNTER24[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|ITXVRAMREADEN2~0\, emsx|U20|U_VDP_TEXT12|ITXVRAMREADEN2~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|ITXVRAMREADEN2~1\, emsx|U20|U_VDP_TEXT12|ITXVRAMREADEN2~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|ITXVRAMREADEN2\, emsx|U20|U_VDP_TEXT12|ITXVRAMREADEN2, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_R0_DISP_MODE[2]\, emsx|U20|U_VDP_REGISTER|FF_R0_DISP_MODE[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R0_DISP_MODE[2]\, emsx|U20|U_VDP_REGISTER|REG_R0_DISP_MODE[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_R1_DISP_MODE[0]~feeder\, emsx|U20|U_VDP_REGISTER|FF_R1_DISP_MODE[0]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_R1_DISP_MODE[0]\, emsx|U20|U_VDP_REGISTER|FF_R1_DISP_MODE[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R1_DISP_MODE[0]\, emsx|U20|U_VDP_REGISTER|REG_R1_DISP_MODE[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_R1_DISP_MODE[1]\, emsx|U20|U_VDP_REGISTER|FF_R1_DISP_MODE[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R1_DISP_MODE[1]\, emsx|U20|U_VDP_REGISTER|REG_R1_DISP_MODE[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_R0_DISP_MODE[3]\, emsx|U20|U_VDP_REGISTER|FF_R0_DISP_MODE[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R0_DISP_MODE[3]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R0_DISP_MODE[3]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R0_DISP_MODE[3]\, emsx|U20|U_VDP_REGISTER|REG_R0_DISP_MODE[3], MSX, 1
instance = comp, \emsx|U20|TEXT_MODE~2\, emsx|U20|TEXT_MODE~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Equal1~0\, emsx|U20|U_VDP_REGISTER|Equal1~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_R0_DISP_MODE[1]~feeder\, emsx|U20|U_VDP_REGISTER|FF_R0_DISP_MODE[1]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_R0_DISP_MODE[1]\, emsx|U20|U_VDP_REGISTER|FF_R0_DISP_MODE[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R0_DISP_MODE[1]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R0_DISP_MODE[1]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R0_DISP_MODE[1]\, emsx|U20|U_VDP_REGISTER|REG_R0_DISP_MODE[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Equal7~0\, emsx|U20|U_VDP_REGISTER|Equal7~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Mux18~0\, emsx|U20|U_VDP_TEXT12|Mux18~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|ITXVRAMREADEN~0\, emsx|U20|U_VDP_TEXT12|ITXVRAMREADEN~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|ITXVRAMREADEN\, emsx|U20|U_VDP_TEXT12|ITXVRAMREADEN, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|TXVRAMREADEN~0\, emsx|U20|U_VDP_TEXT12|TXVRAMREADEN~0, MSX, 1
instance = comp, \emsx|U20|VRAMACCESSSWITCH~0\, emsx|U20|VRAMACCESSSWITCH~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPSTATE.SPSTATE_IDLE~0\, emsx|U20|U_SPRITE|SPSTATE.SPSTATE_IDLE~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADRPREPARE[5]~30\, emsx|U20|U_SPRITE|IRAMADRPREPARE[5]~30, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux110~0\, emsx|U20|U_SPRITE|Mux110~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux111~0\, emsx|U20|U_SPRITE|Mux111~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPLANENUM[0]~13\, emsx|U20|U_SPRITE|SPPREPAREPLANENUM[0]~13, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPARELOCALPLANENUM[0]\, emsx|U20|U_SPRITE|SPPREPARELOCALPLANENUM[0], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux109~0\, emsx|U20|U_SPRITE|Mux109~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPARELOCALPLANENUM[1]\, emsx|U20|U_SPRITE|SPPREPARELOCALPLANENUM[1], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux108~0\, emsx|U20|U_SPRITE|Mux108~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPARELOCALPLANENUM[2]\, emsx|U20|U_SPRITE|SPPREPARELOCALPLANENUM[2], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPLANENUM[4]~5\, emsx|U20|U_SPRITE|SPPREPAREPLANENUM[4]~5, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux64~0\, emsx|U20|U_SPRITE|Mux64~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREEND\, emsx|U20|U_SPRITE|SPPREPAREEND, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Equal6~0\, emsx|U20|U_VDP_TEXT12|Equal6~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPVRAMACCESSING~0\, emsx|U20|U_SPRITE|SPVRAMACCESSING~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPVRAMACCESSING~1\, emsx|U20|U_SPRITE|SPVRAMACCESSING~1, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPSTATE.SPSTATE_IDLE\, emsx|U20|U_SPRITE|SPSTATE.SPSTATE_IDLE, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPSTATE.SPSTATE_YTEST_DRAW~0\, emsx|U20|U_SPRITE|SPSTATE.SPSTATE_YTEST_DRAW~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPSTATE.SPSTATE_YTEST_DRAW\, emsx|U20|U_SPRITE|SPSTATE.SPSTATE_YTEST_DRAW, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPSTATE.SPSTATE_PREPARE~feeder\, emsx|U20|U_SPRITE|SPSTATE.SPSTATE_PREPARE~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPSTATE.SPSTATE_PREPARE\, emsx|U20|U_SPRITE|SPSTATE.SPSTATE_PREPARE, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME~10\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME~10, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME[0]\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME[0], MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME~0\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME[1]\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME[1], MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|process_0~1\, emsx|U20|U_SSG|U_HVCOUNTER|process_0~1, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME~3\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME~3, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME[2]\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME[2], MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|Add2~2\, emsx|U20|U_SSG|U_HVCOUNTER|Add2~2, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME~4\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME~4, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME[3]\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME[3], MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|Add2~0\, emsx|U20|U_SSG|U_HVCOUNTER|Add2~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME~5\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME~5, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME[4]\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME[4], MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME~2\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME~2, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME[5]\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME[5], MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|Add2~3\, emsx|U20|U_SSG|U_HVCOUNTER|Add2~3, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME~9\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME~9, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME[6]\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME[6], MSX, 1
instance = comp, \emsx|U20|BWINDOW_Y~8\, emsx|U20|BWINDOW_Y~8, MSX, 1
instance = comp, \emsx|U20|BWINDOW_Y~9\, emsx|U20|BWINDOW_Y~9, MSX, 1
instance = comp, \emsx|U20|BWINDOW_Y~10\, emsx|U20|BWINDOW_Y~10, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|Add2~1\, emsx|U20|U_SSG|U_HVCOUNTER|Add2~1, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME~1\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME~1, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME[7]\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME[7], MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME~7\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME~7, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME[8]\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME[8], MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|Add2~4\, emsx|U20|U_SSG|U_HVCOUNTER|Add2~4, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME~6\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME~6, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME[9]\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME[9], MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME~8\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME~8, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME[10]\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_CNT_IN_FRAME[10], MSX, 1
instance = comp, \emsx|U20|BWINDOW_Y~7\, emsx|U20|BWINDOW_Y~7, MSX, 1
instance = comp, \emsx|U20|BWINDOW_Y~11\, emsx|U20|BWINDOW_Y~11, MSX, 1
instance = comp, \emsx|U20|BWINDOW_Y~0\, emsx|U20|BWINDOW_Y~0, MSX, 1
instance = comp, \emsx|U20|BWINDOW_Y~1\, emsx|U20|BWINDOW_Y~1, MSX, 1
instance = comp, \emsx|U20|BWINDOW_Y~2\, emsx|U20|BWINDOW_Y~2, MSX, 1
instance = comp, \emsx|U20|BWINDOW_Y~3\, emsx|U20|BWINDOW_Y~3, MSX, 1
instance = comp, \emsx|U20|BWINDOW_Y~4\, emsx|U20|BWINDOW_Y~4, MSX, 1
instance = comp, \emsx|U20|BWINDOW_Y~5\, emsx|U20|BWINDOW_Y~5, MSX, 1
instance = comp, \emsx|U20|BWINDOW_Y~6\, emsx|U20|BWINDOW_Y~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Equal6~0\, emsx|U20|U_VDP_VGA|Equal6~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Equal12~0\, emsx|U20|U_VDP_VGA|Equal12~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Equal7~0\, emsx|U20|U_VDP_VGA|Equal7~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|Equal0~0\, emsx|U20|U_VDP_NTSC_PAL|Equal0~0, MSX, 1
instance = comp, \emsx|U20|BWINDOW_Y~12\, emsx|U20|BWINDOW_Y~12, MSX, 1
instance = comp, \emsx|U20|BWINDOW_Y\, emsx|U20|BWINDOW_Y, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R8_SP_OFF~feeder\, emsx|U20|U_VDP_REGISTER|REG_R8_SP_OFF~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R8_COL0_ON~0\, emsx|U20|U_VDP_REGISTER|REG_R8_COL0_ON~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R8_SP_OFF\, emsx|U20|U_VDP_REGISTER|REG_R8_SP_OFF, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPVRAMACCESSING~4\, emsx|U20|U_SPRITE|SPVRAMACCESSING~4, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|process_0~0\, emsx|U20|U_SPRITE|process_0~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_SP_EN\, emsx|U20|U_SPRITE|FF_SP_EN, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPVRAMACCESSING~2\, emsx|U20|U_SPRITE|SPVRAMACCESSING~2, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPVRAMACCESSING~3\, emsx|U20|U_SPRITE|SPVRAMACCESSING~3, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPVRAMACCESSING\, emsx|U20|U_SPRITE|SPVRAMACCESSING, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR[1]~0\, emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR[1]~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|PREWINDOW_Y_SP~1\, emsx|U20|U_SSG|PREWINDOW_Y_SP~1, MSX, 1
instance = comp, \emsx|U20|U_SSG|PREWINDOW_Y_SP~0\, emsx|U20|U_SSG|PREWINDOW_Y_SP~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|PREWINDOW_Y_SP~2\, emsx|U20|U_SSG|PREWINDOW_Y_SP~2, MSX, 1
instance = comp, \emsx|U20|U_SSG|PREWINDOW_Y_SP\, emsx|U20|U_SSG|PREWINDOW_Y_SP, MSX, 1
instance = comp, \emsx|U20|VRAMACCESSSWITCH~1\, emsx|U20|VRAMACCESSSWITCH~1, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR~36\, emsx|U20|VDPVRAMACCESSADDR~36, MSX, 1
instance = comp, \emsx|U35|Mux21~1\, emsx|U35|Mux21~1, MSX, 1
instance = comp, \emsx|U35|Mux21~2\, emsx|U35|Mux21~2, MSX, 1
instance = comp, \emsx|U35|VdpSpeedMode~2\, emsx|U35|VdpSpeedMode~2, MSX, 1
instance = comp, \emsx|U35|VdpSpeedMode~1\, emsx|U35|VdpSpeedMode~1, MSX, 1
instance = comp, \emsx|U35|VdpSpeedMode~3\, emsx|U35|VdpSpeedMode~3, MSX, 1
instance = comp, \emsx|U35|VdpSpeedMode~reg0\, emsx|U35|VdpSpeedMode~reg0, MSX, 1
instance = comp, \emsx|U20|VDPCMDVRAMREADINGR~0\, emsx|U20|VDPCMDVRAMREADINGR~0, MSX, 1
instance = comp, \emsx|U20|VDPCMDVRAMREADINGR\, emsx|U20|VDPCMDVRAMREADINGR, MSX, 1
instance = comp, \emsx|U20|VDPCMDVRAMREADINGA\, emsx|U20|VDPCMDVRAMREADINGA, MSX, 1
instance = comp, \emsx|U20|VDPCMDVRAMRDACK~0\, emsx|U20|VDPCMDVRAMRDACK~0, MSX, 1
instance = comp, \emsx|U20|VDPCMDVRAMRDACK\, emsx|U20|VDPCMDVRAMRDACK, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMRDREQ~1\, emsx|U20|U_VDP_COMMAND|VRAMRDREQ~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|REGWRACK\, emsx|U20|U_VDP_COMMAND|REGWRACK, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPCMDREGWRREQ~0\, emsx|U20|U_VDP_REGISTER|VDPCMDREGWRREQ~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPCMDREGNUM[3]~0\, emsx|U20|U_VDP_REGISTER|VDPCMDREGNUM[3]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPCMDREGWRREQ\, emsx|U20|U_VDP_REGISTER|VDPCMDREGWRREQ, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|TRCLRACK~0\, emsx|U20|U_VDP_COMMAND|TRCLRACK~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|TRCLRACK\, emsx|U20|U_VDP_COMMAND|TRCLRACK, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPCMDTRCLRREQ~1\, emsx|U20|U_VDP_REGISTER|VDPCMDTRCLRREQ~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPCMDTRCLRREQ~3\, emsx|U20|U_VDP_REGISTER|VDPCMDTRCLRREQ~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPCMDTRCLRREQ\, emsx|U20|U_VDP_REGISTER|VDPCMDTRCLRREQ, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CMRWR~0\, emsx|U20|U_VDP_COMMAND|CMRWR~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPCMDREGDATA[6]\, emsx|U20|U_VDP_REGISTER|VDPCMDREGDATA[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CMR~11\, emsx|U20|U_VDP_COMMAND|CMR~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPCMDREGNUM[0]\, emsx|U20|U_VDP_REGISTER|VDPCMDREGNUM[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPCMDREGNUM[2]~feeder\, emsx|U20|U_VDP_REGISTER|VDPCMDREGNUM[2]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPCMDREGNUM[2]\, emsx|U20|U_VDP_REGISTER|VDPCMDREGNUM[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPCMDREGNUM[3]~feeder\, emsx|U20|U_VDP_REGISTER|VDPCMDREGNUM[3]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPCMDREGNUM[3]\, emsx|U20|U_VDP_REGISTER|VDPCMDREGNUM[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPCMDREGNUM[1]\, emsx|U20|U_VDP_REGISTER|VDPCMDREGNUM[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux27~0\, emsx|U20|U_VDP_COMMAND|Mux27~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|process_0~14\, emsx|U20|U_VDP_COMMAND|process_0~14, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R25_CMD\, emsx|U20|U_VDP_REGISTER|REG_R25_CMD, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|W_VDPCMD_EN~0\, emsx|U20|U_VDP_COMMAND|W_VDPCMD_EN~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|W_VDPCMD_EN~1\, emsx|U20|U_VDP_COMMAND|W_VDPCMD_EN~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|process_0~15\, emsx|U20|U_VDP_COMMAND|process_0~15, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CMRWR~1\, emsx|U20|U_VDP_COMMAND|CMRWR~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CMRWR~2\, emsx|U20|U_VDP_COMMAND|CMRWR~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CMRWR\, emsx|U20|U_VDP_COMMAND|CMRWR, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE~59\, emsx|U20|U_VDP_COMMAND|STATE~59, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE~27\, emsx|U20|U_VDP_COMMAND|STATE~27, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE.STIDLE\, emsx|U20|U_VDP_COMMAND|STATE.STIDLE, MSX, 1
instance = comp, \emsx|U20|VRAMACCESSSWITCH~9\, emsx|U20|VRAMACCESSSWITCH~9, MSX, 1
instance = comp, \emsx|U20|VRAMACCESSSWITCH~10\, emsx|U20|VRAMACCESSSWITCH~10, MSX, 1
instance = comp, \emsx|U20|VDPCMDVRAMWRACK~0\, emsx|U20|VDPCMDVRAMWRACK~0, MSX, 1
instance = comp, \emsx|U20|VDPCMDVRAMWRACK\, emsx|U20|VDPCMDVRAMWRACK, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPCMDREGDATA[7]~feeder\, emsx|U20|U_VDP_REGISTER|VDPCMDREGDATA[7]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPCMDREGDATA[7]\, emsx|U20|U_VDP_REGISTER|VDPCMDREGDATA[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CMR~12\, emsx|U20|U_VDP_COMMAND|CMR~12, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CMR[7]\, emsx|U20|U_VDP_COMMAND|CMR[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPCMDREGDATA[4]\, emsx|U20|U_VDP_REGISTER|VDPCMDREGDATA[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CMR~8\, emsx|U20|U_VDP_COMMAND|CMR~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CMR[4]\, emsx|U20|U_VDP_COMMAND|CMR[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPCMDREGDATA[5]~feeder\, emsx|U20|U_VDP_REGISTER|VDPCMDREGDATA[5]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPCMDREGDATA[5]\, emsx|U20|U_VDP_REGISTER|VDPCMDREGDATA[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CMR~10\, emsx|U20|U_VDP_COMMAND|CMR~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CMR[5]\, emsx|U20|U_VDP_COMMAND|CMR[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux210~0\, emsx|U20|U_VDP_COMMAND|Mux210~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPCMDREGDATA[3]~feeder\, emsx|U20|U_VDP_REGISTER|VDPCMDREGDATA[3]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPCMDREGDATA[3]\, emsx|U20|U_VDP_REGISTER|VDPCMDREGDATA[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux27~8\, emsx|U20|U_VDP_COMMAND|Mux27~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DIY~0\, emsx|U20|U_VDP_COMMAND|DIY~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DIY\, emsx|U20|U_VDP_COMMAND|DIY, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPCMDREGDATA[2]~feeder\, emsx|U20|U_VDP_REGISTER|VDPCMDREGDATA[2]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPCMDREGDATA[2]\, emsx|U20|U_VDP_REGISTER|VDPCMDREGDATA[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DIX\, emsx|U20|U_VDP_COMMAND|DIX, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add1~7\, emsx|U20|U_VDP_COMMAND|Add1~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPCMDREGDATA[0]~feeder\, emsx|U20|U_VDP_REGISTER|VDPCMDREGDATA[0]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPCMDREGDATA[0]\, emsx|U20|U_VDP_REGISTER|VDPCMDREGDATA[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NX[8]~feeder\, emsx|U20|U_VDP_COMMAND|NX[8]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux27~9\, emsx|U20|U_VDP_COMMAND|Mux27~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NX[9]~0\, emsx|U20|U_VDP_COMMAND|NX[9]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NX[8]\, emsx|U20|U_VDP_COMMAND|NX[8], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux27~10\, emsx|U20|U_VDP_COMMAND|Mux27~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NX[7]~1\, emsx|U20|U_VDP_COMMAND|NX[7]~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NX[7]\, emsx|U20|U_VDP_COMMAND|NX[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NX[4]\, emsx|U20|U_VDP_COMMAND|NX[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NX[5]~feeder\, emsx|U20|U_VDP_COMMAND|NX[5]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NX[5]\, emsx|U20|U_VDP_COMMAND|NX[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NX[6]~feeder\, emsx|U20|U_VDP_COMMAND|NX[6]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NX[6]\, emsx|U20|U_VDP_COMMAND|NX[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPCMDREGDATA[1]~feeder\, emsx|U20|U_VDP_REGISTER|VDPCMDREGDATA[1]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPCMDREGDATA[1]\, emsx|U20|U_VDP_REGISTER|VDPCMDREGDATA[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NX[1]\, emsx|U20|U_VDP_COMMAND|NX[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NX[2]\, emsx|U20|U_VDP_COMMAND|NX[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NX[3]\, emsx|U20|U_VDP_COMMAND|NX[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NX[0]\, emsx|U20|U_VDP_COMMAND|NX[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add0~2\, emsx|U20|U_VDP_COMMAND|Add0~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add0~4\, emsx|U20|U_VDP_COMMAND|Add0~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux163~0\, emsx|U20|U_VDP_COMMAND|Mux163~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NXTMP[1]~8\, emsx|U20|U_VDP_COMMAND|NXTMP[1]~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector5~2\, emsx|U20|U_VDP_COMMAND|Selector5~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux27~11\, emsx|U20|U_VDP_COMMAND|Mux27~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DX[0]~0\, emsx|U20|U_VDP_COMMAND|DX[0]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DX[7]\, emsx|U20|U_VDP_COMMAND|DX[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SXTMP[4]~11\, emsx|U20|U_VDP_COMMAND|SXTMP[4]~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux27~12\, emsx|U20|U_VDP_COMMAND|Mux27~12, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SX[0]~0\, emsx|U20|U_VDP_COMMAND|SX[0]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SX[7]\, emsx|U20|U_VDP_COMMAND|SX[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SXTMP[4]~10\, emsx|U20|U_VDP_COMMAND|SXTMP[4]~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector5~3\, emsx|U20|U_VDP_COMMAND|Selector5~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector33~0\, emsx|U20|U_VDP_COMMAND|Selector33~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|INITIALIZING\, emsx|U20|U_VDP_COMMAND|INITIALIZING, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SY[6]~10\, emsx|U20|U_VDP_COMMAND|SY[6]~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux27~6\, emsx|U20|U_VDP_COMMAND|Mux27~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NY[7]~10\, emsx|U20|U_VDP_COMMAND|NY[7]~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NY[0]~11\, emsx|U20|U_VDP_COMMAND|NY[0]~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NY[0]\, emsx|U20|U_VDP_COMMAND|NY[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add8~9\, emsx|U20|U_VDP_COMMAND|Add8~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NY[1]\, emsx|U20|U_VDP_COMMAND|NY[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add8~11\, emsx|U20|U_VDP_COMMAND|Add8~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NY[2]\, emsx|U20|U_VDP_COMMAND|NY[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add8~6\, emsx|U20|U_VDP_COMMAND|Add8~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add8~10\, emsx|U20|U_VDP_COMMAND|Add8~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NY[3]\, emsx|U20|U_VDP_COMMAND|NY[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add8~7\, emsx|U20|U_VDP_COMMAND|Add8~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NY[4]\, emsx|U20|U_VDP_COMMAND|NY[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add8~8\, emsx|U20|U_VDP_COMMAND|Add8~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NY[5]\, emsx|U20|U_VDP_COMMAND|NY[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add8~0\, emsx|U20|U_VDP_COMMAND|Add8~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add8~5\, emsx|U20|U_VDP_COMMAND|Add8~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NY[6]\, emsx|U20|U_VDP_COMMAND|NY[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add3~6\, emsx|U20|U_VDP_COMMAND|Add3~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux164~0\, emsx|U20|U_VDP_COMMAND|Mux164~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE~57\, emsx|U20|U_VDP_COMMAND|STATE~57, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE.STWAITWRVRAM\, emsx|U20|U_VDP_COMMAND|STATE.STWAITWRVRAM, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE~58\, emsx|U20|U_VDP_COMMAND|STATE~58, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE.STLINENEWPOS\, emsx|U20|U_VDP_COMMAND|STATE.STLINENEWPOS, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE~56\, emsx|U20|U_VDP_COMMAND|STATE~56, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE.STLINECHKLOOP\, emsx|U20|U_VDP_COMMAND|STATE.STLINECHKLOOP, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux210~1\, emsx|U20|U_VDP_COMMAND|Mux210~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE~60\, emsx|U20|U_VDP_COMMAND|STATE~60, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE~37\, emsx|U20|U_VDP_COMMAND|STATE~37, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux133~1\, emsx|U20|U_VDP_COMMAND|Mux133~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE~36\, emsx|U20|U_VDP_COMMAND|STATE~36, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE.STRDCPU\, emsx|U20|U_VDP_COMMAND|STATE.STRDCPU, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|TR~1\, emsx|U20|U_VDP_COMMAND|TR~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux27~5\, emsx|U20|U_VDP_COMMAND|Mux27~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|TR~0\, emsx|U20|U_VDP_COMMAND|TR~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux133~0\, emsx|U20|U_VDP_COMMAND|Mux133~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE~34\, emsx|U20|U_VDP_COMMAND|STATE~34, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|TR~2\, emsx|U20|U_VDP_COMMAND|TR~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|TR\, emsx|U20|U_VDP_COMMAND|TR, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector22~1\, emsx|U20|U_VDP_COMMAND|Selector22~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE~54\, emsx|U20|U_VDP_COMMAND|STATE~54, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE.STWAITCPU\, emsx|U20|U_VDP_COMMAND|STATE.STWAITCPU, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE~41\, emsx|U20|U_VDP_COMMAND|STATE~41, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE~35\, emsx|U20|U_VDP_COMMAND|STATE~35, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE.STWAITPRERDVRAM\, emsx|U20|U_VDP_COMMAND|STATE.STWAITPRERDVRAM, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE~61\, emsx|U20|U_VDP_COMMAND|STATE~61, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE.STPOINTWAITRDVRAM\, emsx|U20|U_VDP_COMMAND|STATE.STPOINTWAITRDVRAM, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE~42\, emsx|U20|U_VDP_COMMAND|STATE~42, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE~43\, emsx|U20|U_VDP_COMMAND|STATE~43, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux208~0\, emsx|U20|U_VDP_COMMAND|Mux208~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE~28\, emsx|U20|U_VDP_COMMAND|STATE~28, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE~29\, emsx|U20|U_VDP_COMMAND|STATE~29, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE.STRDVRAM\, emsx|U20|U_VDP_COMMAND|STATE.STRDVRAM, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE~40\, emsx|U20|U_VDP_COMMAND|STATE~40, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE~44\, emsx|U20|U_VDP_COMMAND|STATE~44, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE~62\, emsx|U20|U_VDP_COMMAND|STATE~62, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE.STSRCHWAITRDVRAM\, emsx|U20|U_VDP_COMMAND|STATE.STSRCHWAITRDVRAM, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Equal0~0\, emsx|U20|U_VDP_REGISTER|Equal0~0, MSX, 1
instance = comp, \emsx|U20|IRAMADR[11]~30\, emsx|U20|IRAMADR[11]~30, MSX, 1
instance = comp, \SDRAM_DQ[5]~input\, SDRAM_DQ[5]~input, MSX, 1
instance = comp, \emsx|VrmDbi[0]~0\, emsx|VrmDbi[0]~0, MSX, 1
instance = comp, \emsx|Mux87~0\, emsx|Mux87~0, MSX, 1
instance = comp, \emsx|VrmDbi[0]~1\, emsx|VrmDbi[0]~1, MSX, 1
instance = comp, \emsx|VrmDbi[5]\, emsx|VrmDbi[5], MSX, 1
instance = comp, \SDRAM_DQ[13]~input\, SDRAM_DQ[13]~input, MSX, 1
instance = comp, \emsx|VrmDbi[13]\, emsx|VrmDbi[13], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|process_4~2\, emsx|U20|U_VDP_GRAPHIC4567|process_4~2, MSX, 1
instance = comp, \emsx|U20|Equal28~2\, emsx|U20|Equal28~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|Equal1~1\, emsx|U20|U_VDP_GRAPHIC123M|Equal1~1, MSX, 1
instance = comp, \emsx|U20|VDPVRAMADDRSETACK~0\, emsx|U20|VDPVRAMADDRSETACK~0, MSX, 1
instance = comp, \emsx|U20|VDPVRAMADDRSETACK~1\, emsx|U20|VDPVRAMADDRSETACK~1, MSX, 1
instance = comp, \emsx|U20|VDPVRAMADDRSETACK\, emsx|U20|VDPVRAMADDRSETACK, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux99~1\, emsx|U20|U_VDP_REGISTER|Mux99~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMADDRSETREQ~4\, emsx|U20|U_VDP_REGISTER|VDPVRAMADDRSETREQ~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMRDREQ~0\, emsx|U20|U_VDP_REGISTER|VDPVRAMRDREQ~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMADDRSETREQ~2\, emsx|U20|U_VDP_REGISTER|VDPVRAMADDRSETREQ~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMADDRSETREQ~3\, emsx|U20|U_VDP_REGISTER|VDPVRAMADDRSETREQ~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMADDRSETREQ\, emsx|U20|U_VDP_REGISTER|VDPVRAMADDRSETREQ, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[16]~14\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[16]~14, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[16]\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[16], MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDRV~10\, emsx|U20|VDPVRAMACCESSADDRV~10, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR~39\, emsx|U20|VDPVRAMACCESSADDR~39, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[13]~17\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[13]~17, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMRDREQ~1\, emsx|U20|U_VDP_REGISTER|VDPVRAMRDREQ~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[13]\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[13], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[7]\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[4]\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[3]\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[1]\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[0]\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[0], MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[0]~17\, emsx|U20|VDPVRAMACCESSADDR[0]~17, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[0]~_wirecell\, emsx|U20|VDPVRAMACCESSADDR[0]~_wirecell, MSX, 1
instance = comp, \emsx|U20|VRAMACCESSSWITCH~8\, emsx|U20|VRAMACCESSSWITCH~8, MSX, 1
instance = comp, \emsx|U20|VRAMACCESSSWITCH~4\, emsx|U20|VRAMACCESSSWITCH~4, MSX, 1
instance = comp, \emsx|U20|process_7~4\, emsx|U20|process_7~4, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR~41\, emsx|U20|VDPVRAMACCESSADDR~41, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR~42\, emsx|U20|VDPVRAMACCESSADDR~42, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[1]~43\, emsx|U20|VDPVRAMACCESSADDR[1]~43, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR~45\, emsx|U20|VDPVRAMACCESSADDR~45, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR~46\, emsx|U20|VDPVRAMACCESSADDR~46, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR~44\, emsx|U20|VDPVRAMACCESSADDR~44, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[1]~47\, emsx|U20|VDPVRAMACCESSADDR[1]~47, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[0]\, emsx|U20|VDPVRAMACCESSADDR[0], MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDRV~2\, emsx|U20|VDPVRAMACCESSADDRV~2, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[1]~19\, emsx|U20|VDPVRAMACCESSADDR[1]~19, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[1]~feeder\, emsx|U20|VDPVRAMACCESSADDR[1]~feeder, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR~51\, emsx|U20|VDPVRAMACCESSADDR~51, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[1]\, emsx|U20|VDPVRAMACCESSADDR[1], MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDRV~3\, emsx|U20|VDPVRAMACCESSADDRV~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[2]\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[2], MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR~52\, emsx|U20|VDPVRAMACCESSADDR~52, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[2]~22\, emsx|U20|VDPVRAMACCESSADDR[2]~22, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR~53\, emsx|U20|VDPVRAMACCESSADDR~53, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[2]\, emsx|U20|VDPVRAMACCESSADDR[2], MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDRV~4\, emsx|U20|VDPVRAMACCESSADDRV~4, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR~58\, emsx|U20|VDPVRAMACCESSADDR~58, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[3]~24\, emsx|U20|VDPVRAMACCESSADDR[3]~24, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR~59\, emsx|U20|VDPVRAMACCESSADDR~59, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[3]\, emsx|U20|VDPVRAMACCESSADDR[3], MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDRV~7\, emsx|U20|VDPVRAMACCESSADDRV~7, MSX, 1
instance = comp, \emsx|U20|Add4~0\, emsx|U20|Add4~0, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[4]~26\, emsx|U20|VDPVRAMACCESSADDR[4]~26, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[4]~feeder\, emsx|U20|VDPVRAMACCESSADDR[4]~feeder, MSX, 1
instance = comp, \emsx|U20|Add2~0\, emsx|U20|Add2~0, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR~61\, emsx|U20|VDPVRAMACCESSADDR~61, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[4]\, emsx|U20|VDPVRAMACCESSADDR[4], MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDRV~9\, emsx|U20|VDPVRAMACCESSADDRV~9, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR~62\, emsx|U20|VDPVRAMACCESSADDR~62, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[5]\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[5], MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[5]~28\, emsx|U20|VDPVRAMACCESSADDR[5]~28, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR~63\, emsx|U20|VDPVRAMACCESSADDR~63, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[5]\, emsx|U20|VDPVRAMACCESSADDR[5], MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDRV~11\, emsx|U20|VDPVRAMACCESSADDRV~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[6]~feeder\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[6]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[6]\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[6], MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR~64\, emsx|U20|VDPVRAMACCESSADDR~64, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[6]~29\, emsx|U20|VDPVRAMACCESSADDR[6]~29, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR~65\, emsx|U20|VDPVRAMACCESSADDR~65, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[6]\, emsx|U20|VDPVRAMACCESSADDR[6], MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDRV~12\, emsx|U20|VDPVRAMACCESSADDRV~12, MSX, 1
instance = comp, \emsx|U20|Add4~1\, emsx|U20|Add4~1, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[7]~30\, emsx|U20|VDPVRAMACCESSADDR[7]~30, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[7]~feeder\, emsx|U20|VDPVRAMACCESSADDR[7]~feeder, MSX, 1
instance = comp, \emsx|U20|Add2~1\, emsx|U20|Add2~1, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR~67\, emsx|U20|VDPVRAMACCESSADDR~67, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[7]\, emsx|U20|VDPVRAMACCESSADDR[7], MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDRV~13\, emsx|U20|VDPVRAMACCESSADDRV~13, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[8]~18\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[8]~18, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[8]\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[8], MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR~68\, emsx|U20|VDPVRAMACCESSADDR~68, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[8]~31\, emsx|U20|VDPVRAMACCESSADDR[8]~31, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR~69\, emsx|U20|VDPVRAMACCESSADDR~69, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[8]\, emsx|U20|VDPVRAMACCESSADDR[8], MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDRV~14\, emsx|U20|VDPVRAMACCESSADDRV~14, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[9]~19\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[9]~19, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[9]\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[9], MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR~70\, emsx|U20|VDPVRAMACCESSADDR~70, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[9]~32\, emsx|U20|VDPVRAMACCESSADDR[9]~32, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR~71\, emsx|U20|VDPVRAMACCESSADDR~71, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[9]\, emsx|U20|VDPVRAMACCESSADDR[9], MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDRV~15\, emsx|U20|VDPVRAMACCESSADDRV~15, MSX, 1
instance = comp, \emsx|U20|Add4~2\, emsx|U20|Add4~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[10]~20\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[10]~20, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[10]\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[10], MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[10]~33\, emsx|U20|VDPVRAMACCESSADDR[10]~33, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[10]~feeder\, emsx|U20|VDPVRAMACCESSADDR[10]~feeder, MSX, 1
instance = comp, \emsx|U20|Add2~2\, emsx|U20|Add2~2, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR~73\, emsx|U20|VDPVRAMACCESSADDR~73, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[10]\, emsx|U20|VDPVRAMACCESSADDR[10], MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDRV~16\, emsx|U20|VDPVRAMACCESSADDRV~16, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[11]~15\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[11]~15, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[11]\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[11], MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR~48\, emsx|U20|VDPVRAMACCESSADDR~48, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[11]~21\, emsx|U20|VDPVRAMACCESSADDR[11]~21, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR~49\, emsx|U20|VDPVRAMACCESSADDR~49, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[11]\, emsx|U20|VDPVRAMACCESSADDR[11], MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDRV~0\, emsx|U20|VDPVRAMACCESSADDRV~0, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR~38\, emsx|U20|VDPVRAMACCESSADDR~38, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[12]~16\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[12]~16, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[12]\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[12], MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[12]~20\, emsx|U20|VDPVRAMACCESSADDR[12]~20, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR~40\, emsx|U20|VDPVRAMACCESSADDR~40, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[12]\, emsx|U20|VDPVRAMACCESSADDR[12], MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDRV~1\, emsx|U20|VDPVRAMACCESSADDRV~1, MSX, 1
instance = comp, \emsx|U20|Add4~3\, emsx|U20|Add4~3, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[13]~23\, emsx|U20|VDPVRAMACCESSADDR[13]~23, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[13]~feeder\, emsx|U20|VDPVRAMACCESSADDR[13]~feeder, MSX, 1
instance = comp, \emsx|U20|Add2~3\, emsx|U20|Add2~3, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR~55\, emsx|U20|VDPVRAMACCESSADDR~55, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[13]\, emsx|U20|VDPVRAMACCESSADDR[13], MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDRV~5\, emsx|U20|VDPVRAMACCESSADDRV~5, MSX, 1
instance = comp, \emsx|U20|Add4~4\, emsx|U20|Add4~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[14]\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[14], MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[14]~25\, emsx|U20|VDPVRAMACCESSADDR[14]~25, MSX, 1
instance = comp, \emsx|U20|Add2~4\, emsx|U20|Add2~4, MSX, 1
instance = comp, \emsx|U20|Add2~5\, emsx|U20|Add2~5, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[14]~74\, emsx|U20|VDPVRAMACCESSADDR[14]~74, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[14]~56\, emsx|U20|VDPVRAMACCESSADDR[14]~56, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[14]~57\, emsx|U20|VDPVRAMACCESSADDR[14]~57, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[14]\, emsx|U20|VDPVRAMACCESSADDR[14], MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDRV~6\, emsx|U20|VDPVRAMACCESSADDRV~6, MSX, 1
instance = comp, \emsx|U20|Add4~5\, emsx|U20|Add4~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[15]\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[15], MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[15]~27\, emsx|U20|VDPVRAMACCESSADDR[15]~27, MSX, 1
instance = comp, \emsx|U20|Add2~6\, emsx|U20|Add2~6, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[15]\, emsx|U20|VDPVRAMACCESSADDR[15], MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDRV~8\, emsx|U20|VDPVRAMACCESSADDRV~8, MSX, 1
instance = comp, \emsx|U20|Add4~6\, emsx|U20|Add4~6, MSX, 1
instance = comp, \emsx|U20|Add4~7\, emsx|U20|Add4~7, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[16]~18\, emsx|U20|VDPVRAMACCESSADDR[16]~18, MSX, 1
instance = comp, \emsx|U20|Add2~7\, emsx|U20|Add2~7, MSX, 1
instance = comp, \emsx|U20|Add2~8\, emsx|U20|Add2~8, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR[16]\, emsx|U20|VDPVRAMACCESSADDR[16], MSX, 1
instance = comp, \emsx|U20|IRAMADR~141\, emsx|U20|IRAMADR~141, MSX, 1
instance = comp, \emsx|U20|IRAMADR~142\, emsx|U20|IRAMADR~142, MSX, 1
instance = comp, \emsx|U20|IRAMADR[11]~21\, emsx|U20|IRAMADR[11]~21, MSX, 1
instance = comp, \emsx|U20|IRAMADR[11]~22\, emsx|U20|IRAMADR[11]~22, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_R2_PT_NAM_ADDR[6]~feeder\, emsx|U20|U_VDP_REGISTER|FF_R2_PT_NAM_ADDR[6]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux99~6\, emsx|U20|U_VDP_REGISTER|Mux99~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_R2_PT_NAM_ADDR[6]~0\, emsx|U20|U_VDP_REGISTER|FF_R2_PT_NAM_ADDR[6]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_R2_PT_NAM_ADDR[6]\, emsx|U20|U_VDP_REGISTER|FF_R2_PT_NAM_ADDR[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R2_PT_NAM_ADDR[6]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R2_PT_NAM_ADDR[6]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R2_PT_NAM_ADDR[6]\, emsx|U20|U_VDP_REGISTER|REG_R2_PT_NAM_ADDR[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R10R3_COL_ADDR[10]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R10R3_COL_ADDR[10]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R10R3_COL_ADDR[10]~1\, emsx|U20|U_VDP_REGISTER|REG_R10R3_COL_ADDR[10]~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R10R3_COL_ADDR[10]\, emsx|U20|U_VDP_REGISTER|REG_R10R3_COL_ADDR[10], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[16]~16\, emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[16]~16, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R4_PT_GEN_ADDR[5]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R4_PT_GEN_ADDR[5]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux99~5\, emsx|U20|U_VDP_REGISTER|Mux99~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R4_PT_GEN_ADDR[5]~2\, emsx|U20|U_VDP_REGISTER|REG_R4_PT_GEN_ADDR[5]~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R4_PT_GEN_ADDR[5]\, emsx|U20|U_VDP_REGISTER|REG_R4_PT_GEN_ADDR[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Equal2~0\, emsx|U20|U_VDP_REGISTER|Equal2~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[15]~25\, emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[15]~25, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[16]~21\, emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[16]~21, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[16]\, emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[16], MSX, 1
instance = comp, \emsx|U20|IRAMADR~143\, emsx|U20|IRAMADR~143, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PRAMADR[14]~31\, emsx|U20|U_VDP_TEXT12|PRAMADR[14]~31, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PRAMADR[16]~15\, emsx|U20|U_VDP_TEXT12|PRAMADR[16]~15, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PRAMADR[14]~33\, emsx|U20|U_VDP_TEXT12|PRAMADR[14]~33, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Equal13~0\, emsx|U20|U_VDP_TEXT12|Equal13~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Equal14~0\, emsx|U20|U_VDP_TEXT12|Equal14~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PRAMADR[14]~32\, emsx|U20|U_VDP_TEXT12|PRAMADR[14]~32, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PRAMADR[8]~34\, emsx|U20|U_VDP_TEXT12|PRAMADR[8]~34, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PRAMADR[8]~35\, emsx|U20|U_VDP_TEXT12|PRAMADR[8]~35, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PRAMADR[16]\, emsx|U20|U_VDP_TEXT12|PRAMADR[16], MSX, 1
instance = comp, \emsx|U20|IRAMADR[11]~17\, emsx|U20|IRAMADR[11]~17, MSX, 1
instance = comp, \emsx|U20|IRAMADR[11]~18\, emsx|U20|IRAMADR[11]~18, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Equal9~0\, emsx|U20|U_VDP_REGISTER|Equal9~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY~1\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX[2]\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector3~0\, emsx|U20|U_VDP_COMMAND|Selector3~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux9~0\, emsx|U20|U_VDP_COMMAND|Mux9~0, MSX, 1
instance = comp, \emsx|U20|IRAMADR[11]~146\, emsx|U20|IRAMADR[11]~146, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux10~0\, emsx|U20|U_VDP_COMMAND|Mux10~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NXTMP[1]~7\, emsx|U20|U_VDP_COMMAND|NXTMP[1]~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux11~0\, emsx|U20|U_VDP_COMMAND|Mux11~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DX[1]\, emsx|U20|U_VDP_COMMAND|DX[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SX[1]\, emsx|U20|U_VDP_COMMAND|SX[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector11~1\, emsx|U20|U_VDP_COMMAND|Selector11~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector12~3\, emsx|U20|U_VDP_COMMAND|Selector12~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector12~4\, emsx|U20|U_VDP_COMMAND|Selector12~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector12~0\, emsx|U20|U_VDP_COMMAND|Selector12~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DX[0]~feeder\, emsx|U20|U_VDP_COMMAND|DX[0]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DX[0]\, emsx|U20|U_VDP_COMMAND|DX[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SX[0]\, emsx|U20|U_VDP_COMMAND|SX[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector12~1\, emsx|U20|U_VDP_COMMAND|Selector12~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector12~2\, emsx|U20|U_VDP_COMMAND|Selector12~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector12~5\, emsx|U20|U_VDP_COMMAND|Selector12~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SXTMP[4]~9\, emsx|U20|U_VDP_COMMAND|SXTMP[4]~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DXTMP[8]~10\, emsx|U20|U_VDP_COMMAND|DXTMP[8]~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SXTMP[8]~12\, emsx|U20|U_VDP_COMMAND|SXTMP[8]~12, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE~33\, emsx|U20|U_VDP_COMMAND|STATE~33, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SXTMP[8]~13\, emsx|U20|U_VDP_COMMAND|SXTMP[8]~13, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SXTMP[8]~14\, emsx|U20|U_VDP_COMMAND|SXTMP[8]~14, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SXTMP[0]\, emsx|U20|U_VDP_COMMAND|SXTMP[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add1~1\, emsx|U20|U_VDP_COMMAND|Add1~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector11~2\, emsx|U20|U_VDP_COMMAND|Selector11~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add0~1\, emsx|U20|U_VDP_COMMAND|Add0~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add3~1\, emsx|U20|U_VDP_COMMAND|Add3~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add6~1\, emsx|U20|U_VDP_COMMAND|Add6~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector11~0\, emsx|U20|U_VDP_COMMAND|Selector11~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector11~3\, emsx|U20|U_VDP_COMMAND|Selector11~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SXTMP[1]\, emsx|U20|U_VDP_COMMAND|SXTMP[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add1~0\, emsx|U20|U_VDP_COMMAND|Add1~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector10~0\, emsx|U20|U_VDP_COMMAND|Selector10~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add0~0\, emsx|U20|U_VDP_COMMAND|Add0~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add3~0\, emsx|U20|U_VDP_COMMAND|Add3~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector10~3\, emsx|U20|U_VDP_COMMAND|Selector10~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector10~4\, emsx|U20|U_VDP_COMMAND|Selector10~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add6~0\, emsx|U20|U_VDP_COMMAND|Add6~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector10~2\, emsx|U20|U_VDP_COMMAND|Selector10~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SX[2]\, emsx|U20|U_VDP_COMMAND|SX[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DX[2]\, emsx|U20|U_VDP_COMMAND|DX[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector10~1\, emsx|U20|U_VDP_COMMAND|Selector10~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector10~5\, emsx|U20|U_VDP_COMMAND|Selector10~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SXTMP[2]\, emsx|U20|U_VDP_COMMAND|SXTMP[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DXTMP[0]~9\, emsx|U20|U_VDP_COMMAND|DXTMP[0]~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector32~0\, emsx|U20|U_VDP_COMMAND|Selector32~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|MM~feeder\, emsx|U20|U_VDP_COMMAND|MM~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|MM\, emsx|U20|U_VDP_COMMAND|MM, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DXTMP[0]~11\, emsx|U20|U_VDP_COMMAND|DXTMP[0]~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DXTMP[8]~12\, emsx|U20|U_VDP_COMMAND|DXTMP[8]~12, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DXTMP[8]~13\, emsx|U20|U_VDP_COMMAND|DXTMP[8]~13, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DXTMP[0]\, emsx|U20|U_VDP_COMMAND|DXTMP[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add5~2\, emsx|U20|U_VDP_COMMAND|Add5~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector31~0\, emsx|U20|U_VDP_COMMAND|Selector31~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DXTMP[1]\, emsx|U20|U_VDP_COMMAND|DXTMP[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add5~0\, emsx|U20|U_VDP_COMMAND|Add5~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add5~1\, emsx|U20|U_VDP_COMMAND|Add5~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector30~0\, emsx|U20|U_VDP_COMMAND|Selector30~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DXTMP[2]\, emsx|U20|U_VDP_COMMAND|DXTMP[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX~2\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX~3\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX[0]\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX~0\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX~1\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[0]~1\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[0]~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX[1]\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX~4\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX~5\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[0]\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R11R5_SP_ATR_ADDR[9]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R11R5_SP_ATR_ADDR[9]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux99~4\, emsx|U20|U_VDP_REGISTER|Mux99~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R11R5_SP_ATR_ADDR[9]~1\, emsx|U20|U_VDP_REGISTER|REG_R11R5_SP_ATR_ADDR[9]~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R11R5_SP_ATR_ADDR[9]\, emsx|U20|U_VDP_REGISTER|REG_R11R5_SP_ATR_ADDR[9], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPATTRTBLBASEADDR[9]\, emsx|U20|U_SPRITE|SPATTRTBLBASEADDR[9], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_VRAM_ADDR[16]\, emsx|U20|U_SPRITE|FF_Y_TEST_VRAM_ADDR[16], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R6_SP_GEN_ADDR[5]~0\, emsx|U20|U_VDP_REGISTER|REG_R6_SP_GEN_ADDR[5]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R6_SP_GEN_ADDR[5]\, emsx|U20|U_VDP_REGISTER|REG_R6_SP_GEN_ADDR[5], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPTNGENETBLBASEADDR[5]~feeder\, emsx|U20|U_SPRITE|SPPTNGENETBLBASEADDR[5]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPTNGENETBLBASEADDR[5]\, emsx|U20|U_SPRITE|SPPTNGENETBLBASEADDR[5], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADRPREPARE[16]~21\, emsx|U20|U_SPRITE|IRAMADRPREPARE[16]~21, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux0~0\, emsx|U20|U_SPRITE|Mux0~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADRPREPARE[0]~22\, emsx|U20|U_SPRITE|IRAMADRPREPARE[0]~22, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADRPREPARE[16]\, emsx|U20|U_SPRITE|IRAMADRPREPARE[16], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADR[16]~10\, emsx|U20|U_SPRITE|IRAMADR[16]~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[12]~24\, emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[12]~24, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_CUR_Y[0]~0\, emsx|U20|U_SPRITE|FF_CUR_Y[0]~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_CUR_Y[0]\, emsx|U20|U_SPRITE|FF_CUR_Y[0], MSX, 1
instance = comp, \SDRAM_DQ[0]~input\, SDRAM_DQ[0]~input, MSX, 1
instance = comp, \emsx|VrmDbi[0]\, emsx|VrmDbi[0], MSX, 1
instance = comp, \SDRAM_DQ[8]~input\, SDRAM_DQ[8]~input, MSX, 1
instance = comp, \emsx|VrmDbi[8]\, emsx|VrmDbi[8], MSX, 1
instance = comp, \emsx|U20|PRAMDAT[0]~1\, emsx|U20|PRAMDAT[0]~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R1_SP_ZOOM\, emsx|U20|U_VDP_REGISTER|REG_R1_SP_ZOOM, MSX, 1
instance = comp, \SDRAM_DQ[1]~input\, SDRAM_DQ[1]~input, MSX, 1
instance = comp, \emsx|VrmDbi[1]\, emsx|VrmDbi[1], MSX, 1
instance = comp, \SDRAM_DQ[9]~input\, SDRAM_DQ[9]~input, MSX, 1
instance = comp, \emsx|VrmDbi[9]\, emsx|VrmDbi[9], MSX, 1
instance = comp, \emsx|U20|PRAMDAT[1]~2\, emsx|U20|PRAMDAT[1]~2, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add1~0\, emsx|U20|U_SPRITE|Add1~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_CUR_Y[1]\, emsx|U20|U_SPRITE|FF_CUR_Y[1], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add2~0\, emsx|U20|U_SPRITE|Add2~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux68~0\, emsx|U20|U_SPRITE|Mux68~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMX_IN[8]~11\, emsx|U20|U_SPRITE|SPINFORAMX_IN[8]~11, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPARELINENUM[0]~4\, emsx|U20|U_SPRITE|SPPREPARELINENUM[0]~4, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPARELINENUM[0]\, emsx|U20|U_SPRITE|SPPREPARELINENUM[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|SPMODE2\, emsx|U20|U_VDP_REGISTER|SPMODE2, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADRPREPARE[1]~23\, emsx|U20|U_SPRITE|IRAMADRPREPARE[1]~23, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux16~0\, emsx|U20|U_SPRITE|Mux16~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADRPREPARE[0]\, emsx|U20|U_SPRITE|IRAMADRPREPARE[0], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADR[0]~2\, emsx|U20|U_SPRITE|IRAMADR[0]~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY[8]\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY[8], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux27~2\, emsx|U20|U_VDP_COMMAND|Mux27~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|process_0~18\, emsx|U20|U_VDP_COMMAND|process_0~18, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SY[6]~11\, emsx|U20|U_VDP_COMMAND|SY[6]~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SY[0]~13\, emsx|U20|U_VDP_COMMAND|SY[0]~13, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SY[0]\, emsx|U20|U_VDP_COMMAND|SY[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add9~12\, emsx|U20|U_VDP_COMMAND|Add9~12, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SY[1]\, emsx|U20|U_VDP_COMMAND|SY[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add9~13\, emsx|U20|U_VDP_COMMAND|Add9~13, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SY[2]\, emsx|U20|U_VDP_COMMAND|SY[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add9~0\, emsx|U20|U_VDP_COMMAND|Add9~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add9~1\, emsx|U20|U_VDP_COMMAND|Add9~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SY[3]\, emsx|U20|U_VDP_COMMAND|SY[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add9~2\, emsx|U20|U_VDP_COMMAND|Add9~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SY[4]\, emsx|U20|U_VDP_COMMAND|SY[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add9~3\, emsx|U20|U_VDP_COMMAND|Add9~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add9~4\, emsx|U20|U_VDP_COMMAND|Add9~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SY[5]\, emsx|U20|U_VDP_COMMAND|SY[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add9~6\, emsx|U20|U_VDP_COMMAND|Add9~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add9~5\, emsx|U20|U_VDP_COMMAND|Add9~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SY[6]\, emsx|U20|U_VDP_COMMAND|SY[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add9~7\, emsx|U20|U_VDP_COMMAND|Add9~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SY[7]\, emsx|U20|U_VDP_COMMAND|SY[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add9~8\, emsx|U20|U_VDP_COMMAND|Add9~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add9~9\, emsx|U20|U_VDP_COMMAND|Add9~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux27~4\, emsx|U20|U_VDP_COMMAND|Mux27~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SY[9]~12\, emsx|U20|U_VDP_COMMAND|SY[9]~12, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SY[8]\, emsx|U20|U_VDP_COMMAND|SY[8], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DY[1]~11\, emsx|U20|U_VDP_COMMAND|DY[1]~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DY[1]~12\, emsx|U20|U_VDP_COMMAND|DY[1]~12, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DY[1]~10\, emsx|U20|U_VDP_COMMAND|DY[1]~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DY[1]~13\, emsx|U20|U_VDP_COMMAND|DY[1]~13, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux27~1\, emsx|U20|U_VDP_COMMAND|Mux27~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DY[1]~14\, emsx|U20|U_VDP_COMMAND|DY[1]~14, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DY[0]~16\, emsx|U20|U_VDP_COMMAND|DY[0]~16, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DY[0]\, emsx|U20|U_VDP_COMMAND|DY[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add4~12\, emsx|U20|U_VDP_COMMAND|Add4~12, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DY[1]\, emsx|U20|U_VDP_COMMAND|DY[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add4~13\, emsx|U20|U_VDP_COMMAND|Add4~13, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DY[2]\, emsx|U20|U_VDP_COMMAND|DY[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add4~0\, emsx|U20|U_VDP_COMMAND|Add4~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add4~1\, emsx|U20|U_VDP_COMMAND|Add4~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DY[3]\, emsx|U20|U_VDP_COMMAND|DY[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add4~2\, emsx|U20|U_VDP_COMMAND|Add4~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DY[4]\, emsx|U20|U_VDP_COMMAND|DY[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add4~3\, emsx|U20|U_VDP_COMMAND|Add4~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add4~4\, emsx|U20|U_VDP_COMMAND|Add4~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DY[5]\, emsx|U20|U_VDP_COMMAND|DY[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add4~5\, emsx|U20|U_VDP_COMMAND|Add4~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DY[6]\, emsx|U20|U_VDP_COMMAND|DY[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add4~8\, emsx|U20|U_VDP_COMMAND|Add4~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add4~6\, emsx|U20|U_VDP_COMMAND|Add4~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add4~7\, emsx|U20|U_VDP_COMMAND|Add4~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DY[7]\, emsx|U20|U_VDP_COMMAND|DY[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add4~9\, emsx|U20|U_VDP_COMMAND|Add4~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux27~3\, emsx|U20|U_VDP_COMMAND|Mux27~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DY[9]~15\, emsx|U20|U_VDP_COMMAND|DY[9]~15, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DY[8]\, emsx|U20|U_VDP_COMMAND|DY[8], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY~6\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[16]~0\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[16]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[16]~feeder\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[16]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY[9]\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY[9], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add9~10\, emsx|U20|U_VDP_COMMAND|Add9~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add9~11\, emsx|U20|U_VDP_COMMAND|Add9~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SY[9]\, emsx|U20|U_VDP_COMMAND|SY[9], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add4~10\, emsx|U20|U_VDP_COMMAND|Add4~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add4~11\, emsx|U20|U_VDP_COMMAND|Add4~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DY[9]\, emsx|U20|U_VDP_COMMAND|DY[9], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY~7\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY~8\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|process_3~0\, emsx|U20|U_VDP_GRAPHIC4567|process_3~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[16]\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[16], MSX, 1
instance = comp, \emsx|U20|IRAMADR~139\, emsx|U20|IRAMADR~139, MSX, 1
instance = comp, \emsx|U20|IRAMADR~140\, emsx|U20|IRAMADR~140, MSX, 1
instance = comp, \emsx|U20|IRAMADR~144\, emsx|U20|IRAMADR~144, MSX, 1
instance = comp, \emsx|U20|IRAMADR[11]~28\, emsx|U20|IRAMADR[11]~28, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR~1\, emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR~1, MSX, 1
instance = comp, \emsx|U20|IRAMADR[11]~27\, emsx|U20|IRAMADR[11]~27, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|LATCHEDPTNNAMETBLBASEADDR[6]~feeder\, emsx|U20|U_VDP_GRAPHIC4567|LATCHEDPTNNAMETBLBASEADDR[6]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Equal4~0\, emsx|U20|U_VDP_GRAPHIC4567|Equal4~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|process_0~0\, emsx|U20|U_VDP_GRAPHIC123M|process_0~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|LATCHEDPTNNAMETBLBASEADDR[6]\, emsx|U20|U_VDP_GRAPHIC4567|LATCHEDPTNNAMETBLBASEADDR[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PRAMADR~5\, emsx|U20|U_VDP_GRAPHIC4567|PRAMADR~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[16]\, emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[16], MSX, 1
instance = comp, \emsx|U20|IRAMADR~145\, emsx|U20|IRAMADR~145, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|W_EVEN_DOTSTATE~0\, emsx|U20|U_VDP_COLORDEC|W_EVEN_DOTSTATE~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Equal11~0\, emsx|U20|U_VDP_REGISTER|Equal11~0, MSX, 1
instance = comp, \emsx|U20|IRAMADR[11]~31\, emsx|U20|IRAMADR[11]~31, MSX, 1
instance = comp, \emsx|U20|IRAMADR[11]~32\, emsx|U20|IRAMADR[11]~32, MSX, 1
instance = comp, \emsx|U20|IRAMADR[11]~33\, emsx|U20|IRAMADR[11]~33, MSX, 1
instance = comp, \emsx|U20|IRAMADR[16]\, emsx|U20|IRAMADR[16], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMX_IN[5]~8\, emsx|U20|U_SPRITE|SPINFORAMX_IN[5]~8, MSX, 1
instance = comp, \emsx|U20|VDPCMDVRAMRDDATA[7]~0\, emsx|U20|VDPCMDVRAMRDDATA[7]~0, MSX, 1
instance = comp, \emsx|U20|VDPCMDVRAMRDDATA[5]\, emsx|U20|VDPCMDVRAMRDDATA[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|RDPOINT~9\, emsx|U20|U_VDP_COMMAND|RDPOINT~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CLR[4]~35\, emsx|U20|U_VDP_COMMAND|CLR[4]~35, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector0~0\, emsx|U20|U_VDP_COMMAND|Selector0~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CE\, emsx|U20|U_VDP_COMMAND|CE, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|WideOr3~0\, emsx|U20|U_VDP_COMMAND|WideOr3~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CLR[2]~18\, emsx|U20|U_VDP_COMMAND|CLR[2]~18, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Equal9~1\, emsx|U20|U_VDP_REGISTER|Equal9~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CLR[3]~19\, emsx|U20|U_VDP_COMMAND|CLR[3]~19, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector79~0\, emsx|U20|U_VDP_COMMAND|Selector79~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|RDXLOW[0]\, emsx|U20|U_VDP_COMMAND|RDXLOW[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|RDPOINT~7\, emsx|U20|U_VDP_COMMAND|RDPOINT~7, MSX, 1
instance = comp, \SDRAM_DQ[11]~input\, SDRAM_DQ[11]~input, MSX, 1
instance = comp, \emsx|VrmDbi[11]\, emsx|VrmDbi[11], MSX, 1
instance = comp, \SDRAM_DQ[3]~input\, SDRAM_DQ[3]~input, MSX, 1
instance = comp, \emsx|VrmDbi[3]\, emsx|VrmDbi[3], MSX, 1
instance = comp, \emsx|U20|PRAMDAT[3]~0\, emsx|U20|PRAMDAT[3]~0, MSX, 1
instance = comp, \emsx|U20|VDPCMDVRAMRDDATA[3]\, emsx|U20|VDPCMDVRAMRDDATA[3], MSX, 1
instance = comp, \SDRAM_DQ[15]~input\, SDRAM_DQ[15]~input, MSX, 1
instance = comp, \emsx|VrmDbi[15]\, emsx|VrmDbi[15], MSX, 1
instance = comp, \SDRAM_DQ[7]~input\, SDRAM_DQ[7]~input, MSX, 1
instance = comp, \emsx|VrmDbi[7]\, emsx|VrmDbi[7], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMX_IN[7]~10\, emsx|U20|U_SPRITE|SPINFORAMX_IN[7]~10, MSX, 1
instance = comp, \emsx|U20|VDPCMDVRAMRDDATA[7]\, emsx|U20|VDPCMDVRAMRDDATA[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|RDPOINT~10\, emsx|U20|U_VDP_COMMAND|RDPOINT~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CMR~13\, emsx|U20|U_VDP_COMMAND|CMR~13, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CLR[3]~20\, emsx|U20|U_VDP_COMMAND|CLR[3]~20, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CLR[2]~36\, emsx|U20|U_VDP_COMMAND|CLR[2]~36, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux27~13\, emsx|U20|U_VDP_COMMAND|Mux27~13, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DX[8]~1\, emsx|U20|U_VDP_COMMAND|DX[8]~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DX[8]\, emsx|U20|U_VDP_COMMAND|DX[8], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add5~3\, emsx|U20|U_VDP_COMMAND|Add5~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add5~4\, emsx|U20|U_VDP_COMMAND|Add5~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DX[3]\, emsx|U20|U_VDP_COMMAND|DX[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector29~0\, emsx|U20|U_VDP_COMMAND|Selector29~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DXTMP[3]\, emsx|U20|U_VDP_COMMAND|DXTMP[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add5~5\, emsx|U20|U_VDP_COMMAND|Add5~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DX[4]\, emsx|U20|U_VDP_COMMAND|DX[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector28~0\, emsx|U20|U_VDP_COMMAND|Selector28~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DXTMP[4]\, emsx|U20|U_VDP_COMMAND|DXTMP[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add5~6\, emsx|U20|U_VDP_COMMAND|Add5~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add5~7\, emsx|U20|U_VDP_COMMAND|Add5~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DX[5]~feeder\, emsx|U20|U_VDP_COMMAND|DX[5]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DX[5]\, emsx|U20|U_VDP_COMMAND|DX[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector27~0\, emsx|U20|U_VDP_COMMAND|Selector27~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DXTMP[5]\, emsx|U20|U_VDP_COMMAND|DXTMP[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add5~8\, emsx|U20|U_VDP_COMMAND|Add5~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DX[6]\, emsx|U20|U_VDP_COMMAND|DX[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector26~0\, emsx|U20|U_VDP_COMMAND|Selector26~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DXTMP[6]\, emsx|U20|U_VDP_COMMAND|DXTMP[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add5~9\, emsx|U20|U_VDP_COMMAND|Add5~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add5~10\, emsx|U20|U_VDP_COMMAND|Add5~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector25~0\, emsx|U20|U_VDP_COMMAND|Selector25~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DXTMP[7]\, emsx|U20|U_VDP_COMMAND|DXTMP[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add5~11\, emsx|U20|U_VDP_COMMAND|Add5~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector24~0\, emsx|U20|U_VDP_COMMAND|Selector24~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DXTMP[8]\, emsx|U20|U_VDP_COMMAND|DXTMP[8], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DXTMP~14\, emsx|U20|U_VDP_COMMAND|DXTMP~14, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector3~1\, emsx|U20|U_VDP_COMMAND|Selector3~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector23~2\, emsx|U20|U_VDP_COMMAND|Selector23~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector23~3\, emsx|U20|U_VDP_COMMAND|Selector23~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector23~0\, emsx|U20|U_VDP_COMMAND|Selector23~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add5~12\, emsx|U20|U_VDP_COMMAND|Add5~12, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector23~1\, emsx|U20|U_VDP_COMMAND|Selector23~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector23~4\, emsx|U20|U_VDP_COMMAND|Selector23~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector23~5\, emsx|U20|U_VDP_COMMAND|Selector23~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|DXTMP[9]\, emsx|U20|U_VDP_COMMAND|DXTMP[9], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Equal7~0\, emsx|U20|U_VDP_COMMAND|Equal7~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector22~0\, emsx|U20|U_VDP_COMMAND|Selector22~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector22~4\, emsx|U20|U_VDP_COMMAND|Selector22~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector22~5\, emsx|U20|U_VDP_COMMAND|Selector22~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector22~6\, emsx|U20|U_VDP_COMMAND|Selector22~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector13~0\, emsx|U20|U_VDP_COMMAND|Selector13~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux9~1\, emsx|U20|U_VDP_COMMAND|Mux9~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux9~2\, emsx|U20|U_VDP_COMMAND|Mux9~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector22~2\, emsx|U20|U_VDP_COMMAND|Selector22~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|WideOr3~1\, emsx|U20|U_VDP_COMMAND|WideOr3~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector22~3\, emsx|U20|U_VDP_COMMAND|Selector22~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector22~7\, emsx|U20|U_VDP_COMMAND|Selector22~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NXTMP[0]~11\, emsx|U20|U_VDP_COMMAND|NXTMP[0]~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NXTMP[0]\, emsx|U20|U_VDP_COMMAND|NXTMP[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add2~1\, emsx|U20|U_VDP_COMMAND|Add2~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NXTMP[1]~9\, emsx|U20|U_VDP_COMMAND|NXTMP[1]~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NXTMP[1]~10\, emsx|U20|U_VDP_COMMAND|NXTMP[1]~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector21~0\, emsx|U20|U_VDP_COMMAND|Selector21~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector21~1\, emsx|U20|U_VDP_COMMAND|Selector21~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector21~2\, emsx|U20|U_VDP_COMMAND|Selector21~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NXTMP[1]~12\, emsx|U20|U_VDP_COMMAND|NXTMP[1]~12, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NXTMP[1]~13\, emsx|U20|U_VDP_COMMAND|NXTMP[1]~13, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NXTMP[1]~14\, emsx|U20|U_VDP_COMMAND|NXTMP[1]~14, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NXTMP[1]\, emsx|U20|U_VDP_COMMAND|NXTMP[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Equal6~1\, emsx|U20|U_VDP_COMMAND|Equal6~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector18~1\, emsx|U20|U_VDP_COMMAND|Selector18~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector20~0\, emsx|U20|U_VDP_COMMAND|Selector20~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector20~1\, emsx|U20|U_VDP_COMMAND|Selector20~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector20~2\, emsx|U20|U_VDP_COMMAND|Selector20~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector20~3\, emsx|U20|U_VDP_COMMAND|Selector20~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NXTMP[2]\, emsx|U20|U_VDP_COMMAND|NXTMP[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add2~0\, emsx|U20|U_VDP_COMMAND|Add2~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector19~0\, emsx|U20|U_VDP_COMMAND|Selector19~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector19~1\, emsx|U20|U_VDP_COMMAND|Selector19~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add7~0\, emsx|U20|U_VDP_COMMAND|Add7~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector19~2\, emsx|U20|U_VDP_COMMAND|Selector19~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NXTMP[3]\, emsx|U20|U_VDP_COMMAND|NXTMP[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Equal0~0\, emsx|U20|U_VDP_COMMAND|Equal0~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add7~1\, emsx|U20|U_VDP_COMMAND|Add7~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector18~0\, emsx|U20|U_VDP_COMMAND|Selector18~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector18~2\, emsx|U20|U_VDP_COMMAND|Selector18~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector18~3\, emsx|U20|U_VDP_COMMAND|Selector18~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NXTMP[4]\, emsx|U20|U_VDP_COMMAND|NXTMP[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add2~3\, emsx|U20|U_VDP_COMMAND|Add2~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector17~0\, emsx|U20|U_VDP_COMMAND|Selector17~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector17~1\, emsx|U20|U_VDP_COMMAND|Selector17~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add7~3\, emsx|U20|U_VDP_COMMAND|Add7~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector17~2\, emsx|U20|U_VDP_COMMAND|Selector17~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NXTMP[5]\, emsx|U20|U_VDP_COMMAND|NXTMP[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add7~2\, emsx|U20|U_VDP_COMMAND|Add7~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add2~2\, emsx|U20|U_VDP_COMMAND|Add2~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector16~0\, emsx|U20|U_VDP_COMMAND|Selector16~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector16~1\, emsx|U20|U_VDP_COMMAND|Selector16~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector16~2\, emsx|U20|U_VDP_COMMAND|Selector16~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NXTMP[6]\, emsx|U20|U_VDP_COMMAND|NXTMP[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Equal0~1\, emsx|U20|U_VDP_COMMAND|Equal0~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add7~4\, emsx|U20|U_VDP_COMMAND|Add7~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector15~0\, emsx|U20|U_VDP_COMMAND|Selector15~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NX[9]\, emsx|U20|U_VDP_COMMAND|NX[9], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector15~1\, emsx|U20|U_VDP_COMMAND|Selector15~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector15~2\, emsx|U20|U_VDP_COMMAND|Selector15~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector15~3\, emsx|U20|U_VDP_COMMAND|Selector15~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NXTMP[7]\, emsx|U20|U_VDP_COMMAND|NXTMP[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Equal6~4\, emsx|U20|U_VDP_COMMAND|Equal6~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Equal6~2\, emsx|U20|U_VDP_COMMAND|Equal6~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Equal6~3\, emsx|U20|U_VDP_COMMAND|Equal6~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Equal6~5\, emsx|U20|U_VDP_COMMAND|Equal6~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector14~3\, emsx|U20|U_VDP_COMMAND|Selector14~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector14~0\, emsx|U20|U_VDP_COMMAND|Selector14~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector14~2\, emsx|U20|U_VDP_COMMAND|Selector14~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux1~0\, emsx|U20|U_VDP_COMMAND|Mux1~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector14~1\, emsx|U20|U_VDP_COMMAND|Selector14~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector14~4\, emsx|U20|U_VDP_COMMAND|Selector14~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NXTMP[8]\, emsx|U20|U_VDP_COMMAND|NXTMP[8], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector13~3\, emsx|U20|U_VDP_COMMAND|Selector13~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector13~1\, emsx|U20|U_VDP_COMMAND|Selector13~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add2~4\, emsx|U20|U_VDP_COMMAND|Add2~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add7~5\, emsx|U20|U_VDP_COMMAND|Add7~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector13~2\, emsx|U20|U_VDP_COMMAND|Selector13~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector13~4\, emsx|U20|U_VDP_COMMAND|Selector13~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NXTMP[9]\, emsx|U20|U_VDP_COMMAND|NXTMP[9], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Equal6~0\, emsx|U20|U_VDP_COMMAND|Equal6~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|process_0~16\, emsx|U20|U_VDP_COMMAND|process_0~16, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CLR[2]~22\, emsx|U20|U_VDP_COMMAND|CLR[2]~22, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CLR[0]~21\, emsx|U20|U_VDP_COMMAND|CLR[0]~21, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CLR[2]~23\, emsx|U20|U_VDP_COMMAND|CLR[2]~23, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CLR[2]~24\, emsx|U20|U_VDP_COMMAND|CLR[2]~24, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CLR[2]~25\, emsx|U20|U_VDP_COMMAND|CLR[2]~25, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CLR[3]\, emsx|U20|U_VDP_COMMAND|CLR[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CLR[4]~28\, emsx|U20|U_VDP_COMMAND|CLR[4]~28, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CLR[5]~29\, emsx|U20|U_VDP_COMMAND|CLR[5]~29, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CLR[4]~30\, emsx|U20|U_VDP_COMMAND|CLR[4]~30, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CLR[5]\, emsx|U20|U_VDP_COMMAND|CLR[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Equal5~3\, emsx|U20|U_VDP_COMMAND|Equal5~3, MSX, 1
instance = comp, \SDRAM_DQ[14]~input\, SDRAM_DQ[14]~input, MSX, 1
instance = comp, \emsx|VrmDbi[14]\, emsx|VrmDbi[14], MSX, 1
instance = comp, \SDRAM_DQ[6]~input\, SDRAM_DQ[6]~input, MSX, 1
instance = comp, \emsx|VrmDbi[6]\, emsx|VrmDbi[6], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMX_IN[6]~9\, emsx|U20|U_SPRITE|SPINFORAMX_IN[6]~9, MSX, 1
instance = comp, \emsx|U20|VDPCMDVRAMRDDATA[6]\, emsx|U20|VDPCMDVRAMRDDATA[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|RDPOINT~11\, emsx|U20|U_VDP_COMMAND|RDPOINT~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|RDPOINT~12\, emsx|U20|U_VDP_COMMAND|RDPOINT~12, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CLR[7]~32\, emsx|U20|U_VDP_COMMAND|CLR[7]~32, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CLR[7]\, emsx|U20|U_VDP_COMMAND|CLR[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CLR[6]~33\, emsx|U20|U_VDP_COMMAND|CLR[6]~33, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CLR[6]\, emsx|U20|U_VDP_COMMAND|CLR[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Equal5~4\, emsx|U20|U_VDP_COMMAND|Equal5~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|EQ\, emsx|U20|U_VDP_COMMAND|EQ, MSX, 1
instance = comp, \SDRAM_DQ[12]~input\, SDRAM_DQ[12]~input, MSX, 1
instance = comp, \emsx|VrmDbi[12]\, emsx|VrmDbi[12], MSX, 1
instance = comp, \SDRAM_DQ[4]~input\, SDRAM_DQ[4]~input, MSX, 1
instance = comp, \emsx|VrmDbi[4]\, emsx|VrmDbi[4], MSX, 1
instance = comp, \emsx|U20|PRAMDAT[4]~4\, emsx|U20|PRAMDAT[4]~4, MSX, 1
instance = comp, \emsx|U20|VDPCMDVRAMRDDATA[4]\, emsx|U20|VDPCMDVRAMRDDATA[4], MSX, 1
instance = comp, \emsx|U20|VDPCMDVRAMRDDATA[0]\, emsx|U20|VDPCMDVRAMRDDATA[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|RDPOINT~3\, emsx|U20|U_VDP_COMMAND|RDPOINT~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRDATA[3]~8\, emsx|U20|U_VDP_COMMAND|VRAMWRDATA[3]~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector78~0\, emsx|U20|U_VDP_COMMAND|Selector78~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|RDXLOW[1]\, emsx|U20|U_VDP_COMMAND|RDXLOW[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|RDPOINT~0\, emsx|U20|U_VDP_COMMAND|RDPOINT~0, MSX, 1
instance = comp, \SDRAM_DQ[2]~input\, SDRAM_DQ[2]~input, MSX, 1
instance = comp, \emsx|VrmDbi[2]\, emsx|VrmDbi[2], MSX, 1
instance = comp, \SDRAM_DQ[10]~input\, SDRAM_DQ[10]~input, MSX, 1
instance = comp, \emsx|VrmDbi[10]\, emsx|VrmDbi[10], MSX, 1
instance = comp, \emsx|U20|PRAMDAT[2]~3\, emsx|U20|PRAMDAT[2]~3, MSX, 1
instance = comp, \emsx|U20|VDPCMDVRAMRDDATA[2]\, emsx|U20|VDPCMDVRAMRDDATA[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|RDPOINT~1\, emsx|U20|U_VDP_COMMAND|RDPOINT~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|RDPOINT~2\, emsx|U20|U_VDP_COMMAND|RDPOINT~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CLR[0]~8\, emsx|U20|U_VDP_COMMAND|CLR[0]~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CLR[0]~feeder\, emsx|U20|U_VDP_COMMAND|CLR[0]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CLR[0]~26\, emsx|U20|U_VDP_COMMAND|CLR[0]~26, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CLR[0]\, emsx|U20|U_VDP_COMMAND|CLR[0], MSX, 1
instance = comp, \emsx|U20|VDPCMDVRAMRDDATA[1]\, emsx|U20|VDPCMDVRAMRDDATA[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|RDPOINT~6\, emsx|U20|U_VDP_COMMAND|RDPOINT~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|RDPOINT~4\, emsx|U20|U_VDP_COMMAND|RDPOINT~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|RDPOINT~5\, emsx|U20|U_VDP_COMMAND|RDPOINT~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CLR[1]~9\, emsx|U20|U_VDP_COMMAND|CLR[1]~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CLR[1]~feeder\, emsx|U20|U_VDP_COMMAND|CLR[1]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CLR[1]\, emsx|U20|U_VDP_COMMAND|CLR[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Equal5~0\, emsx|U20|U_VDP_COMMAND|Equal5~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|RDPOINT~13\, emsx|U20|U_VDP_COMMAND|RDPOINT~13, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CLR[4]~31\, emsx|U20|U_VDP_COMMAND|CLR[4]~31, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CLR[4]\, emsx|U20|U_VDP_COMMAND|CLR[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Equal5~1\, emsx|U20|U_VDP_COMMAND|Equal5~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CMR~14\, emsx|U20|U_VDP_COMMAND|CMR~14, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|RDPOINT~8\, emsx|U20|U_VDP_COMMAND|RDPOINT~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CLR[2]~27\, emsx|U20|U_VDP_COMMAND|CLR[2]~27, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CLR[2]\, emsx|U20|U_VDP_COMMAND|CLR[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Equal5~2\, emsx|U20|U_VDP_COMMAND|Equal5~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|process_0~19\, emsx|U20|U_VDP_COMMAND|process_0~19, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE~55\, emsx|U20|U_VDP_COMMAND|STATE~55, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE.STSRCHCHKLOOP\, emsx|U20|U_VDP_COMMAND|STATE.STSRCHCHKLOOP, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE~38\, emsx|U20|U_VDP_COMMAND|STATE~38, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE~39\, emsx|U20|U_VDP_COMMAND|STATE~39, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE~45\, emsx|U20|U_VDP_COMMAND|STATE~45, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE~46\, emsx|U20|U_VDP_COMMAND|STATE~46, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE.STWAITRDVRAM\, emsx|U20|U_VDP_COMMAND|STATE.STWAITRDVRAM, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add1~2\, emsx|U20|U_VDP_COMMAND|Add1~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector9~0\, emsx|U20|U_VDP_COMMAND|Selector9~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add6~2\, emsx|U20|U_VDP_COMMAND|Add6~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector9~1\, emsx|U20|U_VDP_COMMAND|Selector9~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SX[3]\, emsx|U20|U_VDP_COMMAND|SX[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector9~3\, emsx|U20|U_VDP_COMMAND|Selector9~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector9~4\, emsx|U20|U_VDP_COMMAND|Selector9~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add3~2\, emsx|U20|U_VDP_COMMAND|Add3~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector9~2\, emsx|U20|U_VDP_COMMAND|Selector9~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector9~5\, emsx|U20|U_VDP_COMMAND|Selector9~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SXTMP[3]\, emsx|U20|U_VDP_COMMAND|SXTMP[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add1~3\, emsx|U20|U_VDP_COMMAND|Add1~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add3~3\, emsx|U20|U_VDP_COMMAND|Add3~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector8~1\, emsx|U20|U_VDP_COMMAND|Selector8~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector8~2\, emsx|U20|U_VDP_COMMAND|Selector8~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SX[4]\, emsx|U20|U_VDP_COMMAND|SX[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector8~3\, emsx|U20|U_VDP_COMMAND|Selector8~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add6~3\, emsx|U20|U_VDP_COMMAND|Add6~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector8~0\, emsx|U20|U_VDP_COMMAND|Selector8~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector8~4\, emsx|U20|U_VDP_COMMAND|Selector8~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector8~5\, emsx|U20|U_VDP_COMMAND|Selector8~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SXTMP[4]\, emsx|U20|U_VDP_COMMAND|SXTMP[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add3~4\, emsx|U20|U_VDP_COMMAND|Add3~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add0~3\, emsx|U20|U_VDP_COMMAND|Add0~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector7~3\, emsx|U20|U_VDP_COMMAND|Selector7~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector7~4\, emsx|U20|U_VDP_COMMAND|Selector7~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add6~4\, emsx|U20|U_VDP_COMMAND|Add6~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector7~1\, emsx|U20|U_VDP_COMMAND|Selector7~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add1~4\, emsx|U20|U_VDP_COMMAND|Add1~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector7~0\, emsx|U20|U_VDP_COMMAND|Selector7~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SX[5]\, emsx|U20|U_VDP_COMMAND|SX[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector7~2\, emsx|U20|U_VDP_COMMAND|Selector7~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector7~5\, emsx|U20|U_VDP_COMMAND|Selector7~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SXTMP[5]\, emsx|U20|U_VDP_COMMAND|SXTMP[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add3~5\, emsx|U20|U_VDP_COMMAND|Add3~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add6~5\, emsx|U20|U_VDP_COMMAND|Add6~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector6~2\, emsx|U20|U_VDP_COMMAND|Selector6~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector6~3\, emsx|U20|U_VDP_COMMAND|Selector6~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add1~5\, emsx|U20|U_VDP_COMMAND|Add1~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SX[6]\, emsx|U20|U_VDP_COMMAND|SX[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector6~0\, emsx|U20|U_VDP_COMMAND|Selector6~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector6~1\, emsx|U20|U_VDP_COMMAND|Selector6~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector6~4\, emsx|U20|U_VDP_COMMAND|Selector6~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SXTMP[6]\, emsx|U20|U_VDP_COMMAND|SXTMP[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add6~6\, emsx|U20|U_VDP_COMMAND|Add6~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector5~0\, emsx|U20|U_VDP_COMMAND|Selector5~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add3~7\, emsx|U20|U_VDP_COMMAND|Add3~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add8~1\, emsx|U20|U_VDP_COMMAND|Add8~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add8~4\, emsx|U20|U_VDP_COMMAND|Add8~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NY[7]\, emsx|U20|U_VDP_COMMAND|NY[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector5~1\, emsx|U20|U_VDP_COMMAND|Selector5~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector5~4\, emsx|U20|U_VDP_COMMAND|Selector5~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add1~6\, emsx|U20|U_VDP_COMMAND|Add1~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector5~5\, emsx|U20|U_VDP_COMMAND|Selector5~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SXTMP[7]\, emsx|U20|U_VDP_COMMAND|SXTMP[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add1~8\, emsx|U20|U_VDP_COMMAND|Add1~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add3~8\, emsx|U20|U_VDP_COMMAND|Add3~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add8~3\, emsx|U20|U_VDP_COMMAND|Add8~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux27~7\, emsx|U20|U_VDP_COMMAND|Mux27~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NY[9]~12\, emsx|U20|U_VDP_COMMAND|NY[9]~12, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NY[8]\, emsx|U20|U_VDP_COMMAND|NY[8], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector4~0\, emsx|U20|U_VDP_COMMAND|Selector4~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add0~5\, emsx|U20|U_VDP_COMMAND|Add0~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux27~14\, emsx|U20|U_VDP_COMMAND|Mux27~14, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SX[8]~1\, emsx|U20|U_VDP_COMMAND|SX[8]~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SX[8]\, emsx|U20|U_VDP_COMMAND|SX[8], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector4~2\, emsx|U20|U_VDP_COMMAND|Selector4~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add6~7\, emsx|U20|U_VDP_COMMAND|Add6~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector4~1\, emsx|U20|U_VDP_COMMAND|Selector4~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector4~3\, emsx|U20|U_VDP_COMMAND|Selector4~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector4~4\, emsx|U20|U_VDP_COMMAND|Selector4~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SXTMP[8]\, emsx|U20|U_VDP_COMMAND|SXTMP[8], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add1~9\, emsx|U20|U_VDP_COMMAND|Add1~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add1~11\, emsx|U20|U_VDP_COMMAND|Add1~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector3~4\, emsx|U20|U_VDP_COMMAND|Selector3~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector3~3\, emsx|U20|U_VDP_COMMAND|Selector3~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector3~5\, emsx|U20|U_VDP_COMMAND|Selector3~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector3~6\, emsx|U20|U_VDP_COMMAND|Selector3~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add3~9\, emsx|U20|U_VDP_COMMAND|Add3~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add8~2\, emsx|U20|U_VDP_COMMAND|Add8~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|NY[9]\, emsx|U20|U_VDP_COMMAND|NY[9], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add3~10\, emsx|U20|U_VDP_COMMAND|Add3~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector2~0\, emsx|U20|U_VDP_COMMAND|Selector2~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector2~1\, emsx|U20|U_VDP_COMMAND|Selector2~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SXTMP[10]\, emsx|U20|U_VDP_COMMAND|SXTMP[10], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector3~2\, emsx|U20|U_VDP_COMMAND|Selector3~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector3~7\, emsx|U20|U_VDP_COMMAND|Selector3~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add1~10\, emsx|U20|U_VDP_COMMAND|Add1~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector3~8\, emsx|U20|U_VDP_COMMAND|Selector3~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add6~8\, emsx|U20|U_VDP_COMMAND|Add6~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Add6~9\, emsx|U20|U_VDP_COMMAND|Add6~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector3~9\, emsx|U20|U_VDP_COMMAND|Selector3~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector3~10\, emsx|U20|U_VDP_COMMAND|Selector3~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|SXTMP[9]\, emsx|U20|U_VDP_COMMAND|SXTMP[9], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Equal1~0\, emsx|U20|U_VDP_COMMAND|Equal1~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Equal0~2\, emsx|U20|U_VDP_COMMAND|Equal0~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux15~3\, emsx|U20|U_VDP_COMMAND|Mux15~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux15~2\, emsx|U20|U_VDP_COMMAND|Mux15~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux15~0\, emsx|U20|U_VDP_COMMAND|Mux15~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux15~1\, emsx|U20|U_VDP_COMMAND|Mux15~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux15~4\, emsx|U20|U_VDP_COMMAND|Mux15~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|process_0~12\, emsx|U20|U_VDP_COMMAND|process_0~12, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|process_0~9\, emsx|U20|U_VDP_COMMAND|process_0~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|process_0~8\, emsx|U20|U_VDP_COMMAND|process_0~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|process_0~6\, emsx|U20|U_VDP_COMMAND|process_0~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|process_0~5\, emsx|U20|U_VDP_COMMAND|process_0~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|process_0~4\, emsx|U20|U_VDP_COMMAND|process_0~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|process_0~7\, emsx|U20|U_VDP_COMMAND|process_0~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|process_0~10\, emsx|U20|U_VDP_COMMAND|process_0~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|process_0~11\, emsx|U20|U_VDP_COMMAND|process_0~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|process_0~1\, emsx|U20|U_VDP_COMMAND|process_0~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|process_0~2\, emsx|U20|U_VDP_COMMAND|process_0~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|process_0~3\, emsx|U20|U_VDP_COMMAND|process_0~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|process_0~13\, emsx|U20|U_VDP_COMMAND|process_0~13, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE~25\, emsx|U20|U_VDP_COMMAND|STATE~25, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux135~0\, emsx|U20|U_VDP_COMMAND|Mux135~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE~23\, emsx|U20|U_VDP_COMMAND|STATE~23, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector44~0\, emsx|U20|U_VDP_COMMAND|Selector44~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE~24\, emsx|U20|U_VDP_COMMAND|STATE~24, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE~26\, emsx|U20|U_VDP_COMMAND|STATE~26, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE.STWRVRAM\, emsx|U20|U_VDP_COMMAND|STATE.STWRVRAM, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRREQ~0\, emsx|U20|U_VDP_COMMAND|VRAMWRREQ~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRREQ\, emsx|U20|U_VDP_COMMAND|VRAMWRREQ, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|process_0~17\, emsx|U20|U_VDP_COMMAND|process_0~17, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE~47\, emsx|U20|U_VDP_COMMAND|STATE~47, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE~48\, emsx|U20|U_VDP_COMMAND|STATE~48, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE.STCHKLOOP\, emsx|U20|U_VDP_COMMAND|STATE.STCHKLOOP, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE~50\, emsx|U20|U_VDP_COMMAND|STATE~50, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE~49\, emsx|U20|U_VDP_COMMAND|STATE~49, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CLR[2]~34\, emsx|U20|U_VDP_COMMAND|CLR[2]~34, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE~51\, emsx|U20|U_VDP_COMMAND|STATE~51, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE~52\, emsx|U20|U_VDP_COMMAND|STATE~52, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE~53\, emsx|U20|U_VDP_COMMAND|STATE~53, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE.STEXECEND\, emsx|U20|U_VDP_COMMAND|STATE.STEXECEND, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CMR[7]~9\, emsx|U20|U_VDP_COMMAND|CMR[7]~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CMR[6]\, emsx|U20|U_VDP_COMMAND|CMR[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux209~0\, emsx|U20|U_VDP_COMMAND|Mux209~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux40~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux40~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE~30\, emsx|U20|U_VDP_COMMAND|STATE~30, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE~31\, emsx|U20|U_VDP_COMMAND|STATE~31, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE~32\, emsx|U20|U_VDP_COMMAND|STATE~32, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|STATE.STPRERDVRAM\, emsx|U20|U_VDP_COMMAND|STATE.STPRERDVRAM, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMRDREQ~0\, emsx|U20|U_VDP_COMMAND|VRAMRDREQ~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMRDREQ\, emsx|U20|U_VDP_COMMAND|VRAMRDREQ, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|process_0~0\, emsx|U20|U_VDP_COMMAND|process_0~0, MSX, 1
instance = comp, \emsx|U20|process_7~2\, emsx|U20|process_7~2, MSX, 1
instance = comp, \emsx|U20|process_7~1\, emsx|U20|process_7~1, MSX, 1
instance = comp, \emsx|U20|VDPVRAMACCESSADDR~37\, emsx|U20|VDPVRAMACCESSADDR~37, MSX, 1
instance = comp, \emsx|U20|VRAMACCESSSWITCH~5\, emsx|U20|VRAMACCESSSWITCH~5, MSX, 1
instance = comp, \emsx|U20|Equal28~1\, emsx|U20|Equal28~1, MSX, 1
instance = comp, \emsx|U20|VDPVRAMRDACK~0\, emsx|U20|VDPVRAMRDACK~0, MSX, 1
instance = comp, \emsx|U20|VDPVRAMRDACK\, emsx|U20|VDPVRAMRDACK, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMRDREQ~2\, emsx|U20|U_VDP_REGISTER|VDPVRAMRDREQ~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMRDREQ~3\, emsx|U20|U_VDP_REGISTER|VDPVRAMRDREQ~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMRDREQ\, emsx|U20|U_VDP_REGISTER|VDPVRAMRDREQ, MSX, 1
instance = comp, \emsx|U20|process_7~3\, emsx|U20|process_7~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux45~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux45~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux18~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux18~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux19~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux19~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux34~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux34~0, MSX, 1
instance = comp, \emsx|U20|process_7~5\, emsx|U20|process_7~5, MSX, 1
instance = comp, \emsx|U20|VDP_COMMAND_DRIVE\, emsx|U20|VDP_COMMAND_DRIVE, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux56~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux56~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~132\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~132, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux41~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux41~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~133\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~133, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux42~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux42~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~131\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~131, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux31~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux31~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~134\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~134, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add2~19\, emsx|U20|U_VDP_WAIT_CONTROL|Add2~19, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux14~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux14~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~137\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~137, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~138\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~138, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~135\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~135, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~136\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~136, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT[2]\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux43~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux43~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux55~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux55~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add9~18\, emsx|U20|U_VDP_WAIT_CONTROL|Add9~18, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add4~19\, emsx|U20|U_VDP_WAIT_CONTROL|Add4~19, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~127\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~127, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~123\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~123, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux27~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux27~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux44~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux44~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~124\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~124, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~125\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~125, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~126\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~126, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add3~17\, emsx|U20|U_VDP_WAIT_CONTROL|Add3~17, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux17~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux17~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux8~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux8~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add2~18\, emsx|U20|U_VDP_WAIT_CONTROL|Add2~18, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux16~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux16~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add1~16\, emsx|U20|U_VDP_WAIT_CONTROL|Add1~16, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux48~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux48~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add0~17\, emsx|U20|U_VDP_WAIT_CONTROL|Add0~17, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~128\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~128, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~129\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~129, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~130\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~130, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT[4]~21\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT[4]~21, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT[3]\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add5~0\, emsx|U20|U_VDP_WAIT_CONTROL|Add5~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add8~0\, emsx|U20|U_VDP_WAIT_CONTROL|Add8~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add7~0\, emsx|U20|U_VDP_WAIT_CONTROL|Add7~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux32~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux32~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~116\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~116, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~117\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~117, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add6~0\, emsx|U20|U_VDP_WAIT_CONTROL|Add6~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux20~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux20~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~115\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~115, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~118\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~118, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add1~0\, emsx|U20|U_VDP_WAIT_CONTROL|Add1~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add1~15\, emsx|U20|U_VDP_WAIT_CONTROL|Add1~15, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux23~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux23~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add0~0\, emsx|U20|U_VDP_WAIT_CONTROL|Add0~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add0~16\, emsx|U20|U_VDP_WAIT_CONTROL|Add0~16, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~120\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~120, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux21~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux21~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add2~0\, emsx|U20|U_VDP_WAIT_CONTROL|Add2~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add2~17\, emsx|U20|U_VDP_WAIT_CONTROL|Add2~17, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add3~0\, emsx|U20|U_VDP_WAIT_CONTROL|Add3~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add3~16\, emsx|U20|U_VDP_WAIT_CONTROL|Add3~16, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~121\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~121, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add9~0\, emsx|U20|U_VDP_WAIT_CONTROL|Add9~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add9~17\, emsx|U20|U_VDP_WAIT_CONTROL|Add9~17, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux38~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux38~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add4~0\, emsx|U20|U_VDP_WAIT_CONTROL|Add4~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add4~18\, emsx|U20|U_VDP_WAIT_CONTROL|Add4~18, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~119\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~119, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~122\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~122, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT[4]\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add5~1\, emsx|U20|U_VDP_WAIT_CONTROL|Add5~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux22~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux22~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add7~1\, emsx|U20|U_VDP_WAIT_CONTROL|Add7~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~101\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~101, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~102\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~102, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~103\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~103, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~104\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~104, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~105\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~105, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~106\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~106, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux2~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux2~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add0~1\, emsx|U20|U_VDP_WAIT_CONTROL|Add0~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux15~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux15~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~110\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~110, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~111\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~111, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~112\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~112, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add2~1\, emsx|U20|U_VDP_WAIT_CONTROL|Add2~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add2~16\, emsx|U20|U_VDP_WAIT_CONTROL|Add2~16, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux12~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux12~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add3~1\, emsx|U20|U_VDP_WAIT_CONTROL|Add3~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add3~15\, emsx|U20|U_VDP_WAIT_CONTROL|Add3~15, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~113\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~113, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add9~1\, emsx|U20|U_VDP_WAIT_CONTROL|Add9~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~107\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~107, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~108\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~108, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux53~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux53~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~109\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~109, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~114\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~114, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT[5]\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add5~2\, emsx|U20|U_VDP_WAIT_CONTROL|Add5~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add7~2\, emsx|U20|U_VDP_WAIT_CONTROL|Add7~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add7~14\, emsx|U20|U_VDP_WAIT_CONTROL|Add7~14, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux26~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux26~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add6~1\, emsx|U20|U_VDP_WAIT_CONTROL|Add6~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add6~2\, emsx|U20|U_VDP_WAIT_CONTROL|Add6~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add6~13\, emsx|U20|U_VDP_WAIT_CONTROL|Add6~13, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add5~14\, emsx|U20|U_VDP_WAIT_CONTROL|Add5~14, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~93\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~93, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add8~1\, emsx|U20|U_VDP_WAIT_CONTROL|Add8~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add8~2\, emsx|U20|U_VDP_WAIT_CONTROL|Add8~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add8~14\, emsx|U20|U_VDP_WAIT_CONTROL|Add8~14, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~94\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~94, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add3~2\, emsx|U20|U_VDP_WAIT_CONTROL|Add3~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add1~1\, emsx|U20|U_VDP_WAIT_CONTROL|Add1~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add1~2\, emsx|U20|U_VDP_WAIT_CONTROL|Add1~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux13~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux13~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~97\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~97, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~98\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~98, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add0~2\, emsx|U20|U_VDP_WAIT_CONTROL|Add0~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add2~2\, emsx|U20|U_VDP_WAIT_CONTROL|Add2~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~96\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~96, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~99\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~99, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux28~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux28~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add4~1\, emsx|U20|U_VDP_WAIT_CONTROL|Add4~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add4~2\, emsx|U20|U_VDP_WAIT_CONTROL|Add4~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add4~17\, emsx|U20|U_VDP_WAIT_CONTROL|Add4~17, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux52~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux52~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add9~2\, emsx|U20|U_VDP_WAIT_CONTROL|Add9~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add9~16\, emsx|U20|U_VDP_WAIT_CONTROL|Add9~16, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~95\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~95, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~100\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~100, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT[6]\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add5~3\, emsx|U20|U_VDP_WAIT_CONTROL|Add5~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add5~13\, emsx|U20|U_VDP_WAIT_CONTROL|Add5~13, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux25~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux25~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add6~3\, emsx|U20|U_VDP_WAIT_CONTROL|Add6~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add6~12\, emsx|U20|U_VDP_WAIT_CONTROL|Add6~12, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~87\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~87, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add7~3\, emsx|U20|U_VDP_WAIT_CONTROL|Add7~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux30~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux30~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add7~13\, emsx|U20|U_VDP_WAIT_CONTROL|Add7~13, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux7~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux7~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add8~3\, emsx|U20|U_VDP_WAIT_CONTROL|Add8~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add8~13\, emsx|U20|U_VDP_WAIT_CONTROL|Add8~13, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~88\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~88, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add2~3\, emsx|U20|U_VDP_WAIT_CONTROL|Add2~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add2~15\, emsx|U20|U_VDP_WAIT_CONTROL|Add2~15, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux4~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux4~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add1~3\, emsx|U20|U_VDP_WAIT_CONTROL|Add1~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add1~14\, emsx|U20|U_VDP_WAIT_CONTROL|Add1~14, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add0~3\, emsx|U20|U_VDP_WAIT_CONTROL|Add0~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux1~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux1~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add0~15\, emsx|U20|U_VDP_WAIT_CONTROL|Add0~15, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~90\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~90, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add3~3\, emsx|U20|U_VDP_WAIT_CONTROL|Add3~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux11~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux11~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add3~14\, emsx|U20|U_VDP_WAIT_CONTROL|Add3~14, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~91\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~91, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add4~3\, emsx|U20|U_VDP_WAIT_CONTROL|Add4~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add4~16\, emsx|U20|U_VDP_WAIT_CONTROL|Add4~16, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux51~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux51~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add9~3\, emsx|U20|U_VDP_WAIT_CONTROL|Add9~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add9~15\, emsx|U20|U_VDP_WAIT_CONTROL|Add9~15, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~89\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~89, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~92\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~92, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT[7]\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add5~4\, emsx|U20|U_VDP_WAIT_CONTROL|Add5~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux29~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux29~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add7~4\, emsx|U20|U_VDP_WAIT_CONTROL|Add7~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~79\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~79, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add5~12\, emsx|U20|U_VDP_WAIT_CONTROL|Add5~12, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux39~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux39~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add6~4\, emsx|U20|U_VDP_WAIT_CONTROL|Add6~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add8~4\, emsx|U20|U_VDP_WAIT_CONTROL|Add8~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~80\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~80, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux24~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux24~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~81\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~81, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~82\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~82, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add9~4\, emsx|U20|U_VDP_WAIT_CONTROL|Add9~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux50~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux50~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add9~14\, emsx|U20|U_VDP_WAIT_CONTROL|Add9~14, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add4~4\, emsx|U20|U_VDP_WAIT_CONTROL|Add4~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add4~15\, emsx|U20|U_VDP_WAIT_CONTROL|Add4~15, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~83\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~83, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux6~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux6~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add2~4\, emsx|U20|U_VDP_WAIT_CONTROL|Add2~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add2~14\, emsx|U20|U_VDP_WAIT_CONTROL|Add2~14, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add1~4\, emsx|U20|U_VDP_WAIT_CONTROL|Add1~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add1~13\, emsx|U20|U_VDP_WAIT_CONTROL|Add1~13, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add0~4\, emsx|U20|U_VDP_WAIT_CONTROL|Add0~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux0~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux0~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add0~14\, emsx|U20|U_VDP_WAIT_CONTROL|Add0~14, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~84\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~84, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux10~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux10~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add3~4\, emsx|U20|U_VDP_WAIT_CONTROL|Add3~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add3~13\, emsx|U20|U_VDP_WAIT_CONTROL|Add3~13, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~85\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~85, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~86\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~86, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT[8]\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT[8], MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add5~5\, emsx|U20|U_VDP_WAIT_CONTROL|Add5~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add5~11\, emsx|U20|U_VDP_WAIT_CONTROL|Add5~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add6~5\, emsx|U20|U_VDP_WAIT_CONTROL|Add6~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add6~11\, emsx|U20|U_VDP_WAIT_CONTROL|Add6~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~73\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~73, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add7~5\, emsx|U20|U_VDP_WAIT_CONTROL|Add7~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add7~12\, emsx|U20|U_VDP_WAIT_CONTROL|Add7~12, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add8~5\, emsx|U20|U_VDP_WAIT_CONTROL|Add8~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add8~12\, emsx|U20|U_VDP_WAIT_CONTROL|Add8~12, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~74\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~74, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux49~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux49~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add9~5\, emsx|U20|U_VDP_WAIT_CONTROL|Add9~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add9~13\, emsx|U20|U_VDP_WAIT_CONTROL|Add9~13, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux35~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux35~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add4~5\, emsx|U20|U_VDP_WAIT_CONTROL|Add4~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add4~14\, emsx|U20|U_VDP_WAIT_CONTROL|Add4~14, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~75\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~75, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux5~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux5~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add2~5\, emsx|U20|U_VDP_WAIT_CONTROL|Add2~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add2~13\, emsx|U20|U_VDP_WAIT_CONTROL|Add2~13, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add3~5\, emsx|U20|U_VDP_WAIT_CONTROL|Add3~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux9~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux9~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add3~12\, emsx|U20|U_VDP_WAIT_CONTROL|Add3~12, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add1~5\, emsx|U20|U_VDP_WAIT_CONTROL|Add1~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add1~12\, emsx|U20|U_VDP_WAIT_CONTROL|Add1~12, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add0~5\, emsx|U20|U_VDP_WAIT_CONTROL|Add0~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add0~13\, emsx|U20|U_VDP_WAIT_CONTROL|Add0~13, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~76\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~76, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~77\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~77, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~78\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~78, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT[9]\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT[9], MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add7~6\, emsx|U20|U_VDP_WAIT_CONTROL|Add7~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux46~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux46~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux37~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux37~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add2~11\, emsx|U20|U_VDP_WAIT_CONTROL|Add2~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add2~12\, emsx|U20|U_VDP_WAIT_CONTROL|Add2~12, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add3~6\, emsx|U20|U_VDP_WAIT_CONTROL|Add3~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add3~11\, emsx|U20|U_VDP_WAIT_CONTROL|Add3~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add0~11\, emsx|U20|U_VDP_WAIT_CONTROL|Add0~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add1~11\, emsx|U20|U_VDP_WAIT_CONTROL|Add1~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add0~12\, emsx|U20|U_VDP_WAIT_CONTROL|Add0~12, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~70\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~70, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~71\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~71, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add7~11\, emsx|U20|U_VDP_WAIT_CONTROL|Add7~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~65\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~65, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add6~6\, emsx|U20|U_VDP_WAIT_CONTROL|Add6~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~66\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~66, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~67\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~67, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add8~11\, emsx|U20|U_VDP_WAIT_CONTROL|Add8~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~68\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~68, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add4~12\, emsx|U20|U_VDP_WAIT_CONTROL|Add4~12, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add4~13\, emsx|U20|U_VDP_WAIT_CONTROL|Add4~13, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add9~12\, emsx|U20|U_VDP_WAIT_CONTROL|Add9~12, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~69\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~69, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~72\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~72, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT[10]\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT[10], MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~49\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~49, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add5~6\, emsx|U20|U_VDP_WAIT_CONTROL|Add5~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add5~7\, emsx|U20|U_VDP_WAIT_CONTROL|Add5~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~50\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~50, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~51\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~51, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add8~6\, emsx|U20|U_VDP_WAIT_CONTROL|Add8~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~52\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~52, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux36~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux36~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~53\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~53, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~54\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~54, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add2~6\, emsx|U20|U_VDP_WAIT_CONTROL|Add2~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add2~7\, emsx|U20|U_VDP_WAIT_CONTROL|Add2~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Mux47~0\, emsx|U20|U_VDP_WAIT_CONTROL|Mux47~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~61\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~61, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add1~6\, emsx|U20|U_VDP_WAIT_CONTROL|Add1~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add0~6\, emsx|U20|U_VDP_WAIT_CONTROL|Add0~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~58\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~58, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~59\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~59, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~60\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~60, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~62\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~62, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~63\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~63, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add9~6\, emsx|U20|U_VDP_WAIT_CONTROL|Add9~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add4~6\, emsx|U20|U_VDP_WAIT_CONTROL|Add4~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~55\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~55, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~56\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~56, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~57\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~57, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~64\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~64, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT[11]\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT[11], MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add7~7\, emsx|U20|U_VDP_WAIT_CONTROL|Add7~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add7~8\, emsx|U20|U_VDP_WAIT_CONTROL|Add7~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add4~7\, emsx|U20|U_VDP_WAIT_CONTROL|Add4~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add9~7\, emsx|U20|U_VDP_WAIT_CONTROL|Add9~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~39\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~39, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~40\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~40, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~41\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~41, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add1~7\, emsx|U20|U_VDP_WAIT_CONTROL|Add1~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add0~7\, emsx|U20|U_VDP_WAIT_CONTROL|Add0~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~42\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~42, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~43\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~43, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~44\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~44, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add3~7\, emsx|U20|U_VDP_WAIT_CONTROL|Add3~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~45\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~45, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add2~8\, emsx|U20|U_VDP_WAIT_CONTROL|Add2~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~46\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~46, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~47\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~47, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add8~7\, emsx|U20|U_VDP_WAIT_CONTROL|Add8~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add5~8\, emsx|U20|U_VDP_WAIT_CONTROL|Add5~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add6~7\, emsx|U20|U_VDP_WAIT_CONTROL|Add6~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~33\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~33, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~34\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~34, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~35\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~35, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~36\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~36, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~37\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~37, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~38\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~38, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~48\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~48, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT[12]\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT[12], MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add7~9\, emsx|U20|U_VDP_WAIT_CONTROL|Add7~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add6~8\, emsx|U20|U_VDP_WAIT_CONTROL|Add6~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add6~9\, emsx|U20|U_VDP_WAIT_CONTROL|Add6~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add5~9\, emsx|U20|U_VDP_WAIT_CONTROL|Add5~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~28\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~28, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add8~8\, emsx|U20|U_VDP_WAIT_CONTROL|Add8~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add8~9\, emsx|U20|U_VDP_WAIT_CONTROL|Add8~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~141\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~141, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add4~8\, emsx|U20|U_VDP_WAIT_CONTROL|Add4~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add4~11\, emsx|U20|U_VDP_WAIT_CONTROL|Add4~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add9~8\, emsx|U20|U_VDP_WAIT_CONTROL|Add9~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add9~11\, emsx|U20|U_VDP_WAIT_CONTROL|Add9~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~24\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~24, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add6~10\, emsx|U20|U_VDP_WAIT_CONTROL|Add6~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add5~10\, emsx|U20|U_VDP_WAIT_CONTROL|Add5~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~22\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~22, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add7~10\, emsx|U20|U_VDP_WAIT_CONTROL|Add7~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add8~10\, emsx|U20|U_VDP_WAIT_CONTROL|Add8~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~23\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~23, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add2~10\, emsx|U20|U_VDP_WAIT_CONTROL|Add2~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add1~8\, emsx|U20|U_VDP_WAIT_CONTROL|Add1~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add1~10\, emsx|U20|U_VDP_WAIT_CONTROL|Add1~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add3~8\, emsx|U20|U_VDP_WAIT_CONTROL|Add3~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add3~10\, emsx|U20|U_VDP_WAIT_CONTROL|Add3~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~25\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~25, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add0~8\, emsx|U20|U_VDP_WAIT_CONTROL|Add0~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add0~10\, emsx|U20|U_VDP_WAIT_CONTROL|Add0~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~26\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~26, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~27\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~27, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT[13]\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT[13], MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~142\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~142, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add1~9\, emsx|U20|U_VDP_WAIT_CONTROL|Add1~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add3~9\, emsx|U20|U_VDP_WAIT_CONTROL|Add3~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~31\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~31, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add2~9\, emsx|U20|U_VDP_WAIT_CONTROL|Add2~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add0~9\, emsx|U20|U_VDP_WAIT_CONTROL|Add0~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~139\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~139, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~140\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~140, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add9~9\, emsx|U20|U_VDP_WAIT_CONTROL|Add9~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add4~9\, emsx|U20|U_VDP_WAIT_CONTROL|Add4~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~29\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~29, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~30\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~30, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~32\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~32, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT[14]\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT[14], MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~13\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~13, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~14\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~14, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~15\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~15, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~17\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~17, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~18\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~18, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~19\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~19, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add4~10\, emsx|U20|U_VDP_WAIT_CONTROL|Add4~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|Add9~10\, emsx|U20|U_VDP_WAIT_CONTROL|Add9~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~16\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~16, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~20\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT~20, MSX, 1
instance = comp, \emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT[15]\, emsx|U20|U_VDP_WAIT_CONTROL|FF_WAIT_CNT[15], MSX, 1
instance = comp, \emsx|U20|VRAMACCESSSWITCH~2\, emsx|U20|VRAMACCESSSWITCH~2, MSX, 1
instance = comp, \emsx|U20|VRAMACCESSSWITCH~3\, emsx|U20|VRAMACCESSSWITCH~3, MSX, 1
instance = comp, \emsx|U20|Equal28~0\, emsx|U20|Equal28~0, MSX, 1
instance = comp, \emsx|U20|VDPVRAMWRACK~0\, emsx|U20|VDPVRAMWRACK~0, MSX, 1
instance = comp, \emsx|U20|VDPVRAMWRACK\, emsx|U20|VDPVRAMWRACK, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMWRREQ~1\, emsx|U20|U_VDP_REGISTER|VDPVRAMWRREQ~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMWRREQ~0\, emsx|U20|U_VDP_REGISTER|VDPVRAMWRREQ~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMWRREQ\, emsx|U20|U_VDP_REGISTER|VDPVRAMWRREQ, MSX, 1
instance = comp, \emsx|U20|VRAMACCESSSWITCH~6\, emsx|U20|VRAMACCESSSWITCH~6, MSX, 1
instance = comp, \emsx|U20|VRAMACCESSSWITCH~7\, emsx|U20|VRAMACCESSSWITCH~7, MSX, 1
instance = comp, \emsx|U20|VRAMACCESSSWITCH~11\, emsx|U20|VRAMACCESSSWITCH~11, MSX, 1
instance = comp, \emsx|U20|PRAMWE_N~0\, emsx|U20|PRAMWE_N~0, MSX, 1
instance = comp, \emsx|U20|PRAMWE_N~1\, emsx|U20|PRAMWE_N~1, MSX, 1
instance = comp, \emsx|U20|PRAMWE_N\, emsx|U20|PRAMWE_N, MSX, 1
instance = comp, \emsx|SdrSta~5\, emsx|SdrSta~5, MSX, 1
instance = comp, \emsx|iSltMap0~2\, emsx|iSltMap0~2, MSX, 1
instance = comp, \emsx|SdrSta~0\, emsx|SdrSta~0, MSX, 1
instance = comp, \emsx|SdrSta~6\, emsx|SdrSta~6, MSX, 1
instance = comp, \emsx|SdrSta~7\, emsx|SdrSta~7, MSX, 1
instance = comp, \emsx|SdrSta~8\, emsx|SdrSta~8, MSX, 1
instance = comp, \emsx|SdrSta~9\, emsx|SdrSta~9, MSX, 1
instance = comp, \emsx|SdrSta~10\, emsx|SdrSta~10, MSX, 1
instance = comp, \emsx|SdrSta[0]\, emsx|SdrSta[0], MSX, 1
instance = comp, \emsx|RamDbi[0]~2\, emsx|RamDbi[0]~2, MSX, 1
instance = comp, \emsx|RamDbi[6]_NEW_REG4\, emsx|RamDbi[6]_NEW_REG4, MSX, 1
instance = comp, \emsx|RamDbi[2]_OTERM29~feeder\, emsx|RamDbi[2]_OTERM29~feeder, MSX, 1
instance = comp, \emsx|RamDbi[2]_NEW_REG28\, emsx|RamDbi[2]_NEW_REG28, MSX, 1
instance = comp, \emsx|SdrAdr~3\, emsx|SdrAdr~3, MSX, 1
instance = comp, \emsx|rom_main~2\, emsx|rom_main~2, MSX, 1
instance = comp, \emsx|CpuAdr~2\, emsx|CpuAdr~2, MSX, 1
instance = comp, \emsx|CpuAdr~67\, emsx|CpuAdr~67, MSX, 1
instance = comp, \emsx|CpuAdr[0]~84\, emsx|CpuAdr[0]~84, MSX, 1
instance = comp, \emsx|RamDbi[6]_OTERM7~feeder\, emsx|RamDbi[6]_OTERM7~feeder, MSX, 1
instance = comp, \emsx|RamDbi[6]_NEW_REG6\, emsx|RamDbi[6]_NEW_REG6, MSX, 1
instance = comp, \emsx|RamDbi[2]_OTERM31~feeder\, emsx|RamDbi[2]_OTERM31~feeder, MSX, 1
instance = comp, \emsx|RamDbi[2]_NEW_REG30\, emsx|RamDbi[2]_NEW_REG30, MSX, 1
instance = comp, \emsx|RamDbi~4\, emsx|RamDbi~4, MSX, 1
instance = comp, \emsx|dbi[1]~5\, emsx|dbi[1]~5, MSX, 1
instance = comp, \emsx|dbi[1]~6\, emsx|dbi[1]~6, MSX, 1
instance = comp, \emsx|dbi[2]~14\, emsx|dbi[2]~14, MSX, 1
instance = comp, \emsx|ExpDec\, emsx|ExpDec, MSX, 1
instance = comp, \emsx|process_28~5\, emsx|process_28~5, MSX, 1
instance = comp, \emsx|RtcReq~0\, emsx|RtcReq~0, MSX, 1
instance = comp, \emsx|RtcReq~1\, emsx|RtcReq~1, MSX, 1
instance = comp, \emsx|U07|w_mem_we~0\, emsx|U07|w_mem_we~0, MSX, 1
instance = comp, \emsx|U07|reg_ptr[0]~0\, emsx|U07|reg_ptr[0]~0, MSX, 1
instance = comp, \emsx|U07|process_1~0\, emsx|U07|process_1~0, MSX, 1
instance = comp, \emsx|U07|reg_ptr[0]\, emsx|U07|reg_ptr[0], MSX, 1
instance = comp, \emsx|U07|reg_ptr[1]~2\, emsx|U07|reg_ptr[1]~2, MSX, 1
instance = comp, \emsx|U07|reg_ptr[1]\, emsx|U07|reg_ptr[1], MSX, 1
instance = comp, \emsx|U07|reg_ptr[2]~1\, emsx|U07|reg_ptr[2]~1, MSX, 1
instance = comp, \emsx|U07|reg_ptr[2]\, emsx|U07|reg_ptr[2], MSX, 1
instance = comp, \emsx|U07|reg_ptr[3]~3\, emsx|U07|reg_ptr[3]~3, MSX, 1
instance = comp, \emsx|U07|reg_ptr[3]\, emsx|U07|reg_ptr[3], MSX, 1
instance = comp, \emsx|U07|reg_mode[0]~1\, emsx|U07|reg_mode[0]~1, MSX, 1
instance = comp, \emsx|U07|Mux13~1\, emsx|U07|Mux13~1, MSX, 1
instance = comp, \emsx|U07|process_2~0\, emsx|U07|process_2~0, MSX, 1
instance = comp, \emsx|U07|reg_mode[0]\, emsx|U07|reg_mode[0], MSX, 1
instance = comp, \emsx|U07|reg_mode[1]~0\, emsx|U07|reg_mode[1]~0, MSX, 1
instance = comp, \emsx|U07|reg_mode[1]\, emsx|U07|reg_mode[1], MSX, 1
instance = comp, \emsx|U07|u_mem|blkram_rtl_0|auto_generated|ram_block1a0\, emsx|U07|u_mem|blkram_rtl_0|auto_generated|ram_block1a0, MSX, 1
instance = comp, \emsx|U07|Mux13~0\, emsx|U07|Mux13~0, MSX, 1
instance = comp, \emsx|U07|dbi[2]~3\, emsx|U07|dbi[2]~3, MSX, 1
instance = comp, \emsx|U07|dbi[2]~4\, emsx|U07|dbi[2]~4, MSX, 1
instance = comp, \emsx|U07|dbi[2]~5\, emsx|U07|dbi[2]~5, MSX, 1
instance = comp, \emsx|U07|dbi[2]~35\, emsx|U07|dbi[2]~35, MSX, 1
instance = comp, \emsx|U07|dbi[0]~0\, emsx|U07|dbi[0]~0, MSX, 1
instance = comp, \emsx|U07|dbi[0]~1\, emsx|U07|dbi[0]~1, MSX, 1
instance = comp, \user_io|Add9~0\, user_io|Add9~0, MSX, 1
instance = comp, \user_io|mouse_flags~0\, user_io|mouse_flags~0, MSX, 1
instance = comp, \user_io|joystick_1[3]~0\, user_io|joystick_1[3]~0, MSX, 1
instance = comp, \user_io|rtc[44]~0\, user_io|rtc[44]~0, MSX, 1
instance = comp, \user_io|LessThan9~0\, user_io|LessThan9~0, MSX, 1
instance = comp, \user_io|rtc[44]~1\, user_io|rtc[44]~1, MSX, 1
instance = comp, \user_io|rtc[24]~2\, user_io|rtc[24]~2, MSX, 1
instance = comp, \user_io|rtc[26]\, user_io|rtc[26], MSX, 1
instance = comp, \user_io|rtc[45]~4\, user_io|rtc[45]~4, MSX, 1
instance = comp, \user_io|rtc[47]\, user_io|rtc[47], MSX, 1
instance = comp, \emsx|U07|dbi[2]~36\, emsx|U07|dbi[2]~36, MSX, 1
instance = comp, \user_io|rtc[4]~5\, user_io|rtc[4]~5, MSX, 1
instance = comp, \user_io|rtc[2]\, user_io|rtc[2], MSX, 1
instance = comp, \emsx|U07|dbi[0]~10\, emsx|U07|dbi[0]~10, MSX, 1
instance = comp, \emsx|U07|dbi[0]~11\, emsx|U07|dbi[0]~11, MSX, 1
instance = comp, \emsx|U07|dbi[2]~38\, emsx|U07|dbi[2]~38, MSX, 1
instance = comp, \emsx|U07|dbi[0]~25\, emsx|U07|dbi[0]~25, MSX, 1
instance = comp, \user_io|rtc[6]\, user_io|rtc[6], MSX, 1
instance = comp, \user_io|rtc[42]\, user_io|rtc[42], MSX, 1
instance = comp, \user_io|rtc[32]~3\, user_io|rtc[32]~3, MSX, 1
instance = comp, \user_io|rtc[34]\, user_io|rtc[34], MSX, 1
instance = comp, \emsx|U07|dbi[0]~2\, emsx|U07|dbi[0]~2, MSX, 1
instance = comp, \emsx|U07|dbi[2]~37\, emsx|U07|dbi[2]~37, MSX, 1
instance = comp, \emsx|U07|dbi[2]~39\, emsx|U07|dbi[2]~39, MSX, 1
instance = comp, \user_io|rtc[45]\, user_io|rtc[45], MSX, 1
instance = comp, \user_io|rtc[16]~7\, user_io|rtc[16]~7, MSX, 1
instance = comp, \user_io|rtc[18]\, user_io|rtc[18], MSX, 1
instance = comp, \emsx|U07|dbi[0]~13\, emsx|U07|dbi[0]~13, MSX, 1
instance = comp, \emsx|U07|dbi[2]~41\, emsx|U07|dbi[2]~41, MSX, 1
instance = comp, \user_io|rtc[46]\, user_io|rtc[46], MSX, 1
instance = comp, \emsx|U07|dbi[0]~17\, emsx|U07|dbi[0]~17, MSX, 1
instance = comp, \emsx|U07|dbi[2]~42\, emsx|U07|dbi[2]~42, MSX, 1
instance = comp, \emsx|U07|reg_mode[2]~2\, emsx|U07|reg_mode[2]~2, MSX, 1
instance = comp, \emsx|U07|reg_mode[2]\, emsx|U07|reg_mode[2], MSX, 1
instance = comp, \emsx|U07|dbi[0]~28\, emsx|U07|dbi[0]~28, MSX, 1
instance = comp, \emsx|U07|dbi[0]~15\, emsx|U07|dbi[0]~15, MSX, 1
instance = comp, \user_io|rtc[8]~6\, user_io|rtc[8]~6, MSX, 1
instance = comp, \user_io|rtc[10]\, user_io|rtc[10], MSX, 1
instance = comp, \user_io|rtc[14]\, user_io|rtc[14], MSX, 1
instance = comp, \emsx|U07|dbi[2]~40\, emsx|U07|dbi[2]~40, MSX, 1
instance = comp, \emsx|U07|dbi[2]~43\, emsx|U07|dbi[2]~43, MSX, 1
instance = comp, \emsx|U07|dbi[2]~44\, emsx|U07|dbi[2]~44, MSX, 1
instance = comp, \emsx|process_28~11\, emsx|process_28~11, MSX, 1
instance = comp, \emsx|process_28~12\, emsx|process_28~12, MSX, 1
instance = comp, \emsx|process_28~9\, emsx|process_28~9, MSX, 1
instance = comp, \emsx|process_28~10\, emsx|process_28~10, MSX, 1
instance = comp, \emsx|U40|ff_filt~0\, emsx|U40|ff_filt~0, MSX, 1
instance = comp, \emsx|U40|always4~0\, emsx|U40|always4~0, MSX, 1
instance = comp, \emsx|U40|ff_filt\, emsx|U40|ff_filt, MSX, 1
instance = comp, \emsx|U34|ff_div_counter[2]\, emsx|U34|ff_div_counter[2], MSX, 1
instance = comp, \emsx|U34|ff_div_counter[3]~5\, emsx|U34|ff_div_counter[3]~5, MSX, 1
instance = comp, \emsx|U34|ff_div_counter[3]\, emsx|U34|ff_div_counter[3], MSX, 1
instance = comp, \emsx|U34|ff_div_counter~1\, emsx|U34|ff_div_counter~1, MSX, 1
instance = comp, \emsx|U34|ff_div_counter[4]\, emsx|U34|ff_div_counter[4], MSX, 1
instance = comp, \emsx|U34|ff_div_counter[5]~4\, emsx|U34|ff_div_counter[5]~4, MSX, 1
instance = comp, \emsx|U34|ff_div_counter[5]\, emsx|U34|ff_div_counter[5], MSX, 1
instance = comp, \emsx|U34|ff_div_counter~0\, emsx|U34|ff_div_counter~0, MSX, 1
instance = comp, \emsx|U34|ff_div_counter[6]\, emsx|U34|ff_div_counter[6], MSX, 1
instance = comp, \emsx|U34|Equal0~0\, emsx|U34|Equal0~0, MSX, 1
instance = comp, \emsx|U34|ff_div_counter~3\, emsx|U34|ff_div_counter~3, MSX, 1
instance = comp, \emsx|U34|ff_div_counter[0]\, emsx|U34|ff_div_counter[0], MSX, 1
instance = comp, \emsx|U34|ff_div_counter~2\, emsx|U34|ff_div_counter~2, MSX, 1
instance = comp, \emsx|U34|ff_div_counter[1]\, emsx|U34|ff_div_counter[1], MSX, 1
instance = comp, \emsx|U34|Equal0~1\, emsx|U34|Equal0~1, MSX, 1
instance = comp, \emsx|U34|ff_freerun_counter[0]~26\, emsx|U34|ff_freerun_counter[0]~26, MSX, 1
instance = comp, \emsx|U34|ff_freerun_counter[0]\, emsx|U34|ff_freerun_counter[0], MSX, 1
instance = comp, \emsx|U34|ff_freerun_counter[1]~22\, emsx|U34|ff_freerun_counter[1]~22, MSX, 1
instance = comp, \emsx|U34|ff_freerun_counter[1]\, emsx|U34|ff_freerun_counter[1], MSX, 1
instance = comp, \emsx|U34|ff_freerun_counter[2]~24\, emsx|U34|ff_freerun_counter[2]~24, MSX, 1
instance = comp, \emsx|U34|ff_freerun_counter[2]\, emsx|U34|ff_freerun_counter[2], MSX, 1
instance = comp, \emsx|U34|ff_freerun_counter[3]~16\, emsx|U34|ff_freerun_counter[3]~16, MSX, 1
instance = comp, \emsx|U34|ff_freerun_counter[3]~20\, emsx|U34|ff_freerun_counter[3]~20, MSX, 1
instance = comp, \emsx|U34|ff_freerun_counter[3]\, emsx|U34|ff_freerun_counter[3], MSX, 1
instance = comp, \emsx|U34|ff_freerun_counter[4]~31\, emsx|U34|ff_freerun_counter[4]~31, MSX, 1
instance = comp, \emsx|U34|ff_freerun_counter[4]\, emsx|U34|ff_freerun_counter[4], MSX, 1
instance = comp, \emsx|U34|ff_freerun_counter[5]~27\, emsx|U34|ff_freerun_counter[5]~27, MSX, 1
instance = comp, \emsx|U34|ff_freerun_counter[5]\, emsx|U34|ff_freerun_counter[5], MSX, 1
instance = comp, \emsx|U34|ff_freerun_counter[8]~17\, emsx|U34|ff_freerun_counter[8]~17, MSX, 1
instance = comp, \emsx|U34|ff_freerun_counter[6]~35\, emsx|U34|ff_freerun_counter[6]~35, MSX, 1
instance = comp, \emsx|U34|ff_freerun_counter[6]\, emsx|U34|ff_freerun_counter[6], MSX, 1
instance = comp, \emsx|U34|ff_freerun_counter[7]~32\, emsx|U34|ff_freerun_counter[7]~32, MSX, 1
instance = comp, \emsx|U34|ff_freerun_counter[7]\, emsx|U34|ff_freerun_counter[7], MSX, 1
instance = comp, \emsx|U34|ff_freerun_counter[8]~25\, emsx|U34|ff_freerun_counter[8]~25, MSX, 1
instance = comp, \emsx|U34|ff_freerun_counter[8]\, emsx|U34|ff_freerun_counter[8], MSX, 1
instance = comp, \emsx|U34|ff_freerun_counter[9]~18\, emsx|U34|ff_freerun_counter[9]~18, MSX, 1
instance = comp, \emsx|U34|ff_freerun_counter[9]~21\, emsx|U34|ff_freerun_counter[9]~21, MSX, 1
instance = comp, \emsx|U34|ff_freerun_counter[9]\, emsx|U34|ff_freerun_counter[9], MSX, 1
instance = comp, \emsx|U34|ff_freerun_counter[10]~23\, emsx|U34|ff_freerun_counter[10]~23, MSX, 1
instance = comp, \emsx|U34|ff_freerun_counter[10]\, emsx|U34|ff_freerun_counter[10], MSX, 1
instance = comp, \emsx|dlydbi~59\, emsx|dlydbi~59, MSX, 1
instance = comp, \emsx|portF2~3\, emsx|portF2~3, MSX, 1
instance = comp, \emsx|portF2[6]~1\, emsx|portF2[6]~1, MSX, 1
instance = comp, \emsx|portF2[2]\, emsx|portF2[2], MSX, 1
instance = comp, \emsx|dlydbi~60\, emsx|dlydbi~60, MSX, 1
instance = comp, \emsx|MapReq~0\, emsx|MapReq~0, MSX, 1
instance = comp, \emsx|U05|MapBank1[2]~2\, emsx|U05|MapBank1[2]~2, MSX, 1
instance = comp, \emsx|U05|MapBank1[0]~0\, emsx|U05|MapBank1[0]~0, MSX, 1
instance = comp, \emsx|U05|MapBank1[2]\, emsx|U05|MapBank1[2], MSX, 1
instance = comp, \emsx|U05|MapBank0[2]~1\, emsx|U05|MapBank0[2]~1, MSX, 1
instance = comp, \emsx|U05|MapBank0[0]~0\, emsx|U05|MapBank0[0]~0, MSX, 1
instance = comp, \emsx|U05|MapBank0[2]\, emsx|U05|MapBank0[2], MSX, 1
instance = comp, \emsx|U05|dbi~4\, emsx|U05|dbi~4, MSX, 1
instance = comp, \emsx|U05|MapBank2[2]~2\, emsx|U05|MapBank2[2]~2, MSX, 1
instance = comp, \emsx|U05|Equal4~0\, emsx|U05|Equal4~0, MSX, 1
instance = comp, \emsx|U05|MapBank2[0]~0\, emsx|U05|MapBank2[0]~0, MSX, 1
instance = comp, \emsx|U05|MapBank2[2]\, emsx|U05|MapBank2[2], MSX, 1
instance = comp, \emsx|U05|MapBank3[2]~3\, emsx|U05|MapBank3[2]~3, MSX, 1
instance = comp, \emsx|U05|MapBank3[0]~0\, emsx|U05|MapBank3[0]~0, MSX, 1
instance = comp, \emsx|U05|MapBank3[2]\, emsx|U05|MapBank3[2], MSX, 1
instance = comp, \emsx|U05|dbi~5\, emsx|U05|dbi~5, MSX, 1
instance = comp, \emsx|dlydbi~11\, emsx|dlydbi~11, MSX, 1
instance = comp, \emsx|dlydbi~61\, emsx|dlydbi~61, MSX, 1
instance = comp, \emsx|dlydbi~62\, emsx|dlydbi~62, MSX, 1
instance = comp, \emsx|uwifi|U2|memory~21\, emsx|uwifi|U2|memory~21, MSX, 1
instance = comp, \emsx|uwifi|U2|fifo_data_o[0]~0\, emsx|uwifi|U2|fifo_data_o[0]~0, MSX, 1
instance = comp, \emsx|uwifi|U1|Decoder0~2\, emsx|uwifi|U1|Decoder0~2, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_byte_s[0]~5\, emsx|uwifi|U1|rx_byte_s[0]~5, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_byte_s[0]\, emsx|uwifi|U1|rx_byte_s[0], MSX, 1
instance = comp, \emsx|uwifi|fifo_data_in[0]\, emsx|uwifi|fifo_data_in[0], MSX, 1
instance = comp, \emsx|uwifi|U2|tail_s~1_wirecell\, emsx|uwifi|U2|tail_s~1_wirecell, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_byte_s[2]~3\, emsx|uwifi|U1|rx_byte_s[2]~3, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_byte_s[2]~4\, emsx|uwifi|U1|rx_byte_s[2]~4, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_byte_s[2]\, emsx|uwifi|U1|rx_byte_s[2], MSX, 1
instance = comp, \emsx|uwifi|fifo_data_in[2]~feeder\, emsx|uwifi|fifo_data_in[2]~feeder, MSX, 1
instance = comp, \emsx|uwifi|fifo_data_in[2]\, emsx|uwifi|fifo_data_in[2], MSX, 1
instance = comp, \emsx|uwifi|U2|memory_rtl_0|auto_generated|ram_block1a0\, emsx|uwifi|U2|memory_rtl_0|auto_generated|ram_block1a0, MSX, 1
instance = comp, \emsx|uwifi|U2|fifo_full_o~0\, emsx|uwifi|U2|fifo_full_o~0, MSX, 1
instance = comp, \emsx|uwifi|U2|fifo_full_o\, emsx|uwifi|U2|fifo_full_o, MSX, 1
instance = comp, \emsx|uwifi|out_uart_status[2]~feeder\, emsx|uwifi|out_uart_status[2]~feeder, MSX, 1
instance = comp, \emsx|uwifi|out_uart_status[0]~2\, emsx|uwifi|out_uart_status[0]~2, MSX, 1
instance = comp, \emsx|uwifi|out_uart_status[2]\, emsx|uwifi|out_uart_status[2], MSX, 1
instance = comp, \emsx|uwifi|db_o~12\, emsx|uwifi|db_o~12, MSX, 1
instance = comp, \emsx|uwifi|db_o[2]~8\, emsx|uwifi|db_o[2]~8, MSX, 1
instance = comp, \emsx|uwifi|db_o[2]~9\, emsx|uwifi|db_o[2]~9, MSX, 1
instance = comp, \emsx|uwifi|db_o[0]~10\, emsx|uwifi|db_o[0]~10, MSX, 1
instance = comp, \emsx|uwifi|db_o[2]\, emsx|uwifi|db_o[2], MSX, 1
instance = comp, \emsx|dlydbi~56\, emsx|dlydbi~56, MSX, 1
instance = comp, \emsx|process_28~14\, emsx|process_28~14, MSX, 1
instance = comp, \emsx|process_28~15\, emsx|process_28~15, MSX, 1
instance = comp, \emsx|process_28~13\, emsx|process_28~13, MSX, 1
instance = comp, \emsx|dlydbi~14\, emsx|dlydbi~14, MSX, 1
instance = comp, \emsx|Equal71~0\, emsx|Equal71~0, MSX, 1
instance = comp, \emsx|process_28~6\, emsx|process_28~6, MSX, 1
instance = comp, \emsx|dlydbi~15\, emsx|dlydbi~15, MSX, 1
instance = comp, \emsx|dlydbi~16\, emsx|dlydbi~16, MSX, 1
instance = comp, \emsx|process_28~16\, emsx|process_28~16, MSX, 1
instance = comp, \emsx|process_28~17\, emsx|process_28~17, MSX, 1
instance = comp, \emsx|umidi|U1|LessThan3~10\, emsx|umidi|U1|LessThan3~10, MSX, 1
instance = comp, \emsx|umidi|U1|tx_clock_counter_s[21]~32\, emsx|umidi|U1|tx_clock_counter_s[21]~32, MSX, 1
instance = comp, \emsx|umidi|U1|Selector61~0\, emsx|umidi|U1|Selector61~0, MSX, 1
instance = comp, \emsx|umidi|U1|tx_clock_counter_s[13]\, emsx|umidi|U1|tx_clock_counter_s[13], MSX, 1
instance = comp, \emsx|umidi|U1|Add3~4\, emsx|umidi|U1|Add3~4, MSX, 1
instance = comp, \emsx|umidi|U1|Selector59~0\, emsx|umidi|U1|Selector59~0, MSX, 1
instance = comp, \emsx|umidi|U1|tx_clock_counter_s[15]\, emsx|umidi|U1|tx_clock_counter_s[15], MSX, 1
instance = comp, \emsx|umidi|U1|Selector58~0\, emsx|umidi|U1|Selector58~0, MSX, 1
instance = comp, \emsx|umidi|U1|tx_clock_counter_s[16]\, emsx|umidi|U1|tx_clock_counter_s[16], MSX, 1
instance = comp, \emsx|umidi|U1|Add3~6\, emsx|umidi|U1|Add3~6, MSX, 1
instance = comp, \emsx|umidi|U1|Selector56~0\, emsx|umidi|U1|Selector56~0, MSX, 1
instance = comp, \emsx|umidi|U1|tx_clock_counter_s[18]\, emsx|umidi|U1|tx_clock_counter_s[18], MSX, 1
instance = comp, \emsx|umidi|U1|Selector55~0\, emsx|umidi|U1|Selector55~0, MSX, 1
instance = comp, \emsx|umidi|U1|tx_clock_counter_s[19]\, emsx|umidi|U1|tx_clock_counter_s[19], MSX, 1
instance = comp, \emsx|umidi|U1|Add3~10\, emsx|umidi|U1|Add3~10, MSX, 1
instance = comp, \emsx|umidi|U1|Selector54~0\, emsx|umidi|U1|Selector54~0, MSX, 1
instance = comp, \emsx|umidi|U1|tx_clock_counter_s[20]\, emsx|umidi|U1|tx_clock_counter_s[20], MSX, 1
instance = comp, \emsx|umidi|U1|Add3~11\, emsx|umidi|U1|Add3~11, MSX, 1
instance = comp, \emsx|umidi|U1|Selector53~0\, emsx|umidi|U1|Selector53~0, MSX, 1
instance = comp, \emsx|umidi|U1|tx_clock_counter_s[21]\, emsx|umidi|U1|tx_clock_counter_s[21], MSX, 1
instance = comp, \emsx|umidi|U1|Add3~12\, emsx|umidi|U1|Add3~12, MSX, 1
instance = comp, \emsx|umidi|U1|Selector52~0\, emsx|umidi|U1|Selector52~0, MSX, 1
instance = comp, \emsx|umidi|U1|tx_clock_counter_s[22]\, emsx|umidi|U1|tx_clock_counter_s[22], MSX, 1
instance = comp, \emsx|umidi|U1|Selector51~0\, emsx|umidi|U1|Selector51~0, MSX, 1
instance = comp, \emsx|umidi|U1|tx_clock_counter_s[23]\, emsx|umidi|U1|tx_clock_counter_s[23], MSX, 1
instance = comp, \emsx|umidi|U1|Add3~13\, emsx|umidi|U1|Add3~13, MSX, 1
instance = comp, \emsx|umidi|U1|Selector50~0\, emsx|umidi|U1|Selector50~0, MSX, 1
instance = comp, \emsx|umidi|U1|tx_clock_counter_s[24]\, emsx|umidi|U1|tx_clock_counter_s[24], MSX, 1
instance = comp, \emsx|umidi|U1|Add3~14\, emsx|umidi|U1|Add3~14, MSX, 1
instance = comp, \emsx|umidi|U1|Selector49~0\, emsx|umidi|U1|Selector49~0, MSX, 1
instance = comp, \emsx|umidi|U1|tx_clock_counter_s[25]\, emsx|umidi|U1|tx_clock_counter_s[25], MSX, 1
instance = comp, \emsx|umidi|U1|Selector48~0\, emsx|umidi|U1|Selector48~0, MSX, 1
instance = comp, \emsx|umidi|U1|tx_clock_counter_s[26]\, emsx|umidi|U1|tx_clock_counter_s[26], MSX, 1
instance = comp, \emsx|umidi|U1|Add3~15\, emsx|umidi|U1|Add3~15, MSX, 1
instance = comp, \emsx|umidi|U1|Selector47~0\, emsx|umidi|U1|Selector47~0, MSX, 1
instance = comp, \emsx|umidi|U1|tx_clock_counter_s[27]\, emsx|umidi|U1|tx_clock_counter_s[27], MSX, 1
instance = comp, \emsx|umidi|U1|Selector46~0\, emsx|umidi|U1|Selector46~0, MSX, 1
instance = comp, \emsx|umidi|U1|tx_clock_counter_s[28]\, emsx|umidi|U1|tx_clock_counter_s[28], MSX, 1
instance = comp, \emsx|umidi|U1|Add3~16\, emsx|umidi|U1|Add3~16, MSX, 1
instance = comp, \emsx|umidi|U1|Selector45~0\, emsx|umidi|U1|Selector45~0, MSX, 1
instance = comp, \emsx|umidi|U1|tx_clock_counter_s[29]\, emsx|umidi|U1|tx_clock_counter_s[29], MSX, 1
instance = comp, \emsx|umidi|U1|Add3~17\, emsx|umidi|U1|Add3~17, MSX, 1
instance = comp, \emsx|umidi|U1|Selector44~0\, emsx|umidi|U1|Selector44~0, MSX, 1
instance = comp, \emsx|umidi|U1|tx_clock_counter_s[30]\, emsx|umidi|U1|tx_clock_counter_s[30], MSX, 1
instance = comp, \emsx|umidi|U1|Selector43~0\, emsx|umidi|U1|Selector43~0, MSX, 1
instance = comp, \emsx|umidi|U1|tx_clock_counter_s[31]\, emsx|umidi|U1|tx_clock_counter_s[31], MSX, 1
instance = comp, \emsx|umidi|U1|Selector74~0\, emsx|umidi|U1|Selector74~0, MSX, 1
instance = comp, \emsx|umidi|U1|tx_clock_counter_s[0]\, emsx|umidi|U1|tx_clock_counter_s[0], MSX, 1
instance = comp, \emsx|umidi|U1|Selector73~0\, emsx|umidi|U1|Selector73~0, MSX, 1
instance = comp, \emsx|umidi|U1|tx_clock_counter_s[1]\, emsx|umidi|U1|tx_clock_counter_s[1], MSX, 1
instance = comp, \emsx|umidi|U1|Selector72~0\, emsx|umidi|U1|Selector72~0, MSX, 1
instance = comp, \emsx|umidi|U1|tx_clock_counter_s[2]\, emsx|umidi|U1|tx_clock_counter_s[2], MSX, 1
instance = comp, \emsx|umidi|U1|Add3~7\, emsx|umidi|U1|Add3~7, MSX, 1
instance = comp, \emsx|umidi|U1|Selector71~0\, emsx|umidi|U1|Selector71~0, MSX, 1
instance = comp, \emsx|umidi|U1|tx_clock_counter_s[3]\, emsx|umidi|U1|tx_clock_counter_s[3], MSX, 1
instance = comp, \emsx|umidi|U1|Add3~0\, emsx|umidi|U1|Add3~0, MSX, 1
instance = comp, \emsx|umidi|U1|Selector70~0\, emsx|umidi|U1|Selector70~0, MSX, 1
instance = comp, \emsx|umidi|U1|tx_clock_counter_s[4]\, emsx|umidi|U1|tx_clock_counter_s[4], MSX, 1
instance = comp, \emsx|umidi|U1|Selector69~0\, emsx|umidi|U1|Selector69~0, MSX, 1
instance = comp, \emsx|umidi|U1|tx_clock_counter_s[5]\, emsx|umidi|U1|tx_clock_counter_s[5], MSX, 1
instance = comp, \emsx|umidi|U1|Add3~8\, emsx|umidi|U1|Add3~8, MSX, 1
instance = comp, \emsx|umidi|U1|Selector68~0\, emsx|umidi|U1|Selector68~0, MSX, 1
instance = comp, \emsx|umidi|U1|tx_clock_counter_s[6]\, emsx|umidi|U1|tx_clock_counter_s[6], MSX, 1
instance = comp, \emsx|umidi|U1|Add3~1\, emsx|umidi|U1|Add3~1, MSX, 1
instance = comp, \emsx|umidi|U1|Selector67~0\, emsx|umidi|U1|Selector67~0, MSX, 1
instance = comp, \emsx|umidi|U1|tx_clock_counter_s[7]\, emsx|umidi|U1|tx_clock_counter_s[7], MSX, 1
instance = comp, \emsx|umidi|U1|Selector66~0\, emsx|umidi|U1|Selector66~0, MSX, 1
instance = comp, \emsx|umidi|U1|tx_clock_counter_s[8]\, emsx|umidi|U1|tx_clock_counter_s[8], MSX, 1
instance = comp, \emsx|umidi|U1|Add3~9\, emsx|umidi|U1|Add3~9, MSX, 1
instance = comp, \emsx|umidi|U1|Selector65~0\, emsx|umidi|U1|Selector65~0, MSX, 1
instance = comp, \emsx|umidi|U1|tx_clock_counter_s[9]\, emsx|umidi|U1|tx_clock_counter_s[9], MSX, 1
instance = comp, \emsx|umidi|U1|Add3~2\, emsx|umidi|U1|Add3~2, MSX, 1
instance = comp, \emsx|umidi|U1|Selector64~0\, emsx|umidi|U1|Selector64~0, MSX, 1
instance = comp, \emsx|umidi|U1|tx_clock_counter_s[10]\, emsx|umidi|U1|tx_clock_counter_s[10], MSX, 1
instance = comp, \emsx|umidi|U1|Selector63~0\, emsx|umidi|U1|Selector63~0, MSX, 1
instance = comp, \emsx|umidi|U1|tx_clock_counter_s[11]\, emsx|umidi|U1|tx_clock_counter_s[11], MSX, 1
instance = comp, \emsx|umidi|U1|Add3~18\, emsx|umidi|U1|Add3~18, MSX, 1
instance = comp, \emsx|umidi|U1|Selector62~0\, emsx|umidi|U1|Selector62~0, MSX, 1
instance = comp, \emsx|umidi|U1|tx_clock_counter_s[12]\, emsx|umidi|U1|tx_clock_counter_s[12], MSX, 1
instance = comp, \emsx|umidi|U1|Add3~3\, emsx|umidi|U1|Add3~3, MSX, 1
instance = comp, \emsx|umidi|U1|Selector60~0\, emsx|umidi|U1|Selector60~0, MSX, 1
instance = comp, \emsx|umidi|U1|tx_clock_counter_s[14]\, emsx|umidi|U1|tx_clock_counter_s[14], MSX, 1
instance = comp, \emsx|umidi|U1|Add3~5\, emsx|umidi|U1|Add3~5, MSX, 1
instance = comp, \emsx|umidi|U1|Selector57~0\, emsx|umidi|U1|Selector57~0, MSX, 1
instance = comp, \emsx|umidi|U1|tx_clock_counter_s[17]\, emsx|umidi|U1|tx_clock_counter_s[17], MSX, 1
instance = comp, \emsx|umidi|U1|LessThan3~0\, emsx|umidi|U1|LessThan3~0, MSX, 1
instance = comp, \emsx|umidi|U1|LessThan3~6\, emsx|umidi|U1|LessThan3~6, MSX, 1
instance = comp, \emsx|umidi|U1|LessThan3~5\, emsx|umidi|U1|LessThan3~5, MSX, 1
instance = comp, \emsx|umidi|U1|LessThan3~7\, emsx|umidi|U1|LessThan3~7, MSX, 1
instance = comp, \emsx|umidi|U1|LessThan3~4\, emsx|umidi|U1|LessThan3~4, MSX, 1
instance = comp, \emsx|umidi|U1|LessThan3~8\, emsx|umidi|U1|LessThan3~8, MSX, 1
instance = comp, \emsx|umidi|U1|LessThan3~1\, emsx|umidi|U1|LessThan3~1, MSX, 1
instance = comp, \emsx|umidi|U1|LessThan3~2\, emsx|umidi|U1|LessThan3~2, MSX, 1
instance = comp, \emsx|umidi|U1|LessThan3~3\, emsx|umidi|U1|LessThan3~3, MSX, 1
instance = comp, \emsx|umidi|U1|LessThan3~9\, emsx|umidi|U1|LessThan3~9, MSX, 1
instance = comp, \emsx|umidi|U1|Selector80~0\, emsx|umidi|U1|Selector80~0, MSX, 1
instance = comp, \emsx|umidi|U1|tx_current_state_s.STATE_TX_DATA\, emsx|umidi|U1|tx_current_state_s.STATE_TX_DATA, MSX, 1
instance = comp, \emsx|umidi|U1|Selector77~0\, emsx|umidi|U1|Selector77~0, MSX, 1
instance = comp, \emsx|umidi|U1|Selector77~1\, emsx|umidi|U1|Selector77~1, MSX, 1
instance = comp, \emsx|umidi|U1|tx_bit_index_s[0]\, emsx|umidi|U1|tx_bit_index_s[0], MSX, 1
instance = comp, \emsx|umidi|U1|Selector76~1\, emsx|umidi|U1|Selector76~1, MSX, 1
instance = comp, \emsx|umidi|U1|Selector76~0\, emsx|umidi|U1|Selector76~0, MSX, 1
instance = comp, \emsx|umidi|U1|Selector76~2\, emsx|umidi|U1|Selector76~2, MSX, 1
instance = comp, \emsx|umidi|U1|tx_bit_index_s[1]\, emsx|umidi|U1|tx_bit_index_s[1], MSX, 1
instance = comp, \emsx|umidi|U1|Selector75~2\, emsx|umidi|U1|Selector75~2, MSX, 1
instance = comp, \emsx|umidi|U1|Selector75~1\, emsx|umidi|U1|Selector75~1, MSX, 1
instance = comp, \emsx|umidi|U1|Selector75~0\, emsx|umidi|U1|Selector75~0, MSX, 1
instance = comp, \emsx|umidi|U1|Selector75~3\, emsx|umidi|U1|Selector75~3, MSX, 1
instance = comp, \emsx|umidi|U1|tx_bit_index_s[2]\, emsx|umidi|U1|tx_bit_index_s[2], MSX, 1
instance = comp, \emsx|umidi|U1|tx_current_state_s.STATE_TX_STOP~0\, emsx|umidi|U1|tx_current_state_s.STATE_TX_STOP~0, MSX, 1
instance = comp, \emsx|umidi|U1|tx_current_state_s.STATE_TX_STOP~1\, emsx|umidi|U1|tx_current_state_s.STATE_TX_STOP~1, MSX, 1
instance = comp, \emsx|umidi|U1|tx_current_state_s.STATE_TX_STOP\, emsx|umidi|U1|tx_current_state_s.STATE_TX_STOP, MSX, 1
instance = comp, \emsx|umidi|U1|tx_current_state_s~7\, emsx|umidi|U1|tx_current_state_s~7, MSX, 1
instance = comp, \emsx|umidi|U1|tx_current_state_s.STATE_TX_FINISH\, emsx|umidi|U1|tx_current_state_s.STATE_TX_FINISH, MSX, 1
instance = comp, \emsx|process_28~21\, emsx|process_28~21, MSX, 1
instance = comp, \emsx|umidi|select_e8w~0\, emsx|umidi|select_e8w~0, MSX, 1
instance = comp, \emsx|umidi|my_tx_state~11\, emsx|umidi|my_tx_state~11, MSX, 1
instance = comp, \emsx|umidi|my_tx_state~8\, emsx|umidi|my_tx_state~8, MSX, 1
instance = comp, \emsx|umidi|my_tx_state.STATE_TX_DATA\, emsx|umidi|my_tx_state.STATE_TX_DATA, MSX, 1
instance = comp, \emsx|umidi|my_tx_state~12\, emsx|umidi|my_tx_state~12, MSX, 1
instance = comp, \emsx|umidi|my_tx_state.STATE_TX_FINISH\, emsx|umidi|my_tx_state.STATE_TX_FINISH, MSX, 1
instance = comp, \emsx|umidi|my_tx_state~9\, emsx|umidi|my_tx_state~9, MSX, 1
instance = comp, \emsx|umidi|my_tx_state~10\, emsx|umidi|my_tx_state~10, MSX, 1
instance = comp, \emsx|umidi|my_tx_state.STATE_TX_IDLE\, emsx|umidi|my_tx_state.STATE_TX_IDLE, MSX, 1
instance = comp, \emsx|umidi|uart_tx_o~0\, emsx|umidi|uart_tx_o~0, MSX, 1
instance = comp, \emsx|umidi|out_tx_data[7]~0\, emsx|umidi|out_tx_data[7]~0, MSX, 1
instance = comp, \emsx|umidi|uart_tx_o~1\, emsx|umidi|uart_tx_o~1, MSX, 1
instance = comp, \emsx|umidi|uart_tx_o\, emsx|umidi|uart_tx_o, MSX, 1
instance = comp, \emsx|umidi|U1|Selector78~0\, emsx|umidi|U1|Selector78~0, MSX, 1
instance = comp, \emsx|umidi|U1|tx_current_state_s.STATE_TX_IDLE\, emsx|umidi|U1|tx_current_state_s.STATE_TX_IDLE, MSX, 1
instance = comp, \emsx|umidi|U1|Selector79~0\, emsx|umidi|U1|Selector79~0, MSX, 1
instance = comp, \emsx|umidi|U1|Selector79~1\, emsx|umidi|U1|Selector79~1, MSX, 1
instance = comp, \emsx|umidi|U1|tx_current_state_s.STATE_TX_START\, emsx|umidi|U1|tx_current_state_s.STATE_TX_START, MSX, 1
instance = comp, \emsx|umidi|U1|Selector40~0\, emsx|umidi|U1|Selector40~0, MSX, 1
instance = comp, \emsx|umidi|U1|TX_active_o\, emsx|umidi|U1|TX_active_o, MSX, 1
instance = comp, \emsx|umidi|TxEM~0\, emsx|umidi|TxEM~0, MSX, 1
instance = comp, \emsx|umidi|TxEM\, emsx|umidi|TxEM, MSX, 1
instance = comp, \emsx|umidi|db_o~0\, emsx|umidi|db_o~0, MSX, 1
instance = comp, \emsx|umidi|db_o[0]\, emsx|umidi|db_o[0], MSX, 1
instance = comp, \emsx|dlydbi~57\, emsx|dlydbi~57, MSX, 1
instance = comp, \emsx|U35|dbi~19\, emsx|U35|dbi~19, MSX, 1
instance = comp, \emsx|U35|dbi~35\, emsx|U35|dbi~35, MSX, 1
instance = comp, \emsx|U35|CustomSpeed[2]~1\, emsx|U35|CustomSpeed[2]~1, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[2]~30\, emsx|U35|io41_id212_n[2]~30, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[1]~22\, emsx|U35|io41_id212_n[1]~22, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[2]~31\, emsx|U35|io41_id212_n[2]~31, MSX, 1
instance = comp, \emsx|U35|Mux35~1\, emsx|U35|Mux35~1, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[2]~28\, emsx|U35|io41_id212_n[2]~28, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[5]~14\, emsx|U35|io41_id212_n[5]~14, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[2]~19\, emsx|U35|io41_id212_n[2]~19, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[2]~29\, emsx|U35|io41_id212_n[2]~29, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[0]~20\, emsx|U35|io41_id212_n[0]~20, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[2]~2\, emsx|U35|io41_id212_n[2]~2, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[0]~21\, emsx|U35|io41_id212_n[0]~21, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[2]~reg0\, emsx|U35|io41_id212_n[2]~reg0, MSX, 1
instance = comp, \emsx|U35|Mux52~4\, emsx|U35|Mux52~4, MSX, 1
instance = comp, \emsx|U35|Mux52~5\, emsx|U35|Mux52~5, MSX, 1
instance = comp, \emsx|U35|io43_id212~8\, emsx|U35|io43_id212~8, MSX, 1
instance = comp, \emsx|U35|io43_id212~9\, emsx|U35|io43_id212~9, MSX, 1
instance = comp, \emsx|U35|io43_id212~10\, emsx|U35|io43_id212~10, MSX, 1
instance = comp, \emsx|U35|io43_id212[2]~reg0\, emsx|U35|io43_id212[2]~reg0, MSX, 1
instance = comp, \emsx|U35|dbi~24\, emsx|U35|dbi~24, MSX, 1
instance = comp, \emsx|U35|dbi[2]~44\, emsx|U35|dbi[2]~44, MSX, 1
instance = comp, \emsx|U35|dbi~22\, emsx|U35|dbi~22, MSX, 1
instance = comp, \emsx|U35|Add1~0\, emsx|U35|Add1~0, MSX, 1
instance = comp, \emsx|U35|dbi~21\, emsx|U35|dbi~21, MSX, 1
instance = comp, \emsx|U35|OpllVol[2]~2\, emsx|U35|OpllVol[2]~2, MSX, 1
instance = comp, \emsx|U35|Mux37~0\, emsx|U35|Mux37~0, MSX, 1
instance = comp, \emsx|U35|OpllVol[2]~5\, emsx|U35|OpllVol[2]~5, MSX, 1
instance = comp, \emsx|U35|OpllVol[2]~6\, emsx|U35|OpllVol[2]~6, MSX, 1
instance = comp, \emsx|U35|OpllVol[2]~3\, emsx|U35|OpllVol[2]~3, MSX, 1
instance = comp, \emsx|U35|OpllVol[2]~4\, emsx|U35|OpllVol[2]~4, MSX, 1
instance = comp, \emsx|U35|OpllVol[2]~7\, emsx|U35|OpllVol[2]~7, MSX, 1
instance = comp, \emsx|U35|OpllVol[2]~28\, emsx|U35|OpllVol[2]~28, MSX, 1
instance = comp, \emsx|U35|OpllVol[2]~18\, emsx|U35|OpllVol[2]~18, MSX, 1
instance = comp, \emsx|U06|oFkeys[1]~6\, emsx|U06|oFkeys[1]~6, MSX, 1
instance = comp, \emsx|U06|oFkeys[1]\, emsx|U06|oFkeys[1], MSX, 1
instance = comp, \emsx|vFKeys[1]\, emsx|vFKeys[1], MSX, 1
instance = comp, \emsx|U35|OpllVol~10\, emsx|U35|OpllVol~10, MSX, 1
instance = comp, \emsx|U35|OpllVol[2]~8\, emsx|U35|OpllVol[2]~8, MSX, 1
instance = comp, \emsx|U35|OpllVol[2]~11\, emsx|U35|OpllVol[2]~11, MSX, 1
instance = comp, \emsx|U35|OpllVol[2]~13\, emsx|U35|OpllVol[2]~13, MSX, 1
instance = comp, \emsx|U35|OpllVol[2]~15\, emsx|U35|OpllVol[2]~15, MSX, 1
instance = comp, \emsx|U35|OpllVol[2]~14\, emsx|U35|OpllVol[2]~14, MSX, 1
instance = comp, \emsx|U35|OpllVol[1]~20\, emsx|U35|OpllVol[1]~20, MSX, 1
instance = comp, \emsx|U35|OpllVol[2]~12\, emsx|U35|OpllVol[2]~12, MSX, 1
instance = comp, \emsx|U35|OpllVol[1]~21\, emsx|U35|OpllVol[1]~21, MSX, 1
instance = comp, \emsx|U35|OpllVol[1]~22\, emsx|U35|OpllVol[1]~22, MSX, 1
instance = comp, \emsx|U35|OpllVol[1]~23\, emsx|U35|OpllVol[1]~23, MSX, 1
instance = comp, \emsx|U35|OpllVol[1]~reg0\, emsx|U35|OpllVol[1]~reg0, MSX, 1
instance = comp, \emsx|U35|OpllVol[2]~9\, emsx|U35|OpllVol[2]~9, MSX, 1
instance = comp, \emsx|U35|OpllVol~24\, emsx|U35|OpllVol~24, MSX, 1
instance = comp, \emsx|U35|Mux28~0\, emsx|U35|Mux28~0, MSX, 1
instance = comp, \emsx|U35|Mux28~3\, emsx|U35|Mux28~3, MSX, 1
instance = comp, \emsx|U35|Mux28~4\, emsx|U35|Mux28~4, MSX, 1
instance = comp, \emsx|U35|Mux28~5\, emsx|U35|Mux28~5, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[4]~12\, emsx|U35|io41_id212_n[4]~12, MSX, 1
instance = comp, \emsx|U35|Mux28~1\, emsx|U35|Mux28~1, MSX, 1
instance = comp, \emsx|U35|Mux28~2\, emsx|U35|Mux28~2, MSX, 1
instance = comp, \emsx|U35|Mux28~6\, emsx|U35|Mux28~6, MSX, 1
instance = comp, \emsx|U35|OpllVol~25\, emsx|U35|OpllVol~25, MSX, 1
instance = comp, \emsx|U35|OpllVol~26\, emsx|U35|OpllVol~26, MSX, 1
instance = comp, \emsx|U35|OpllVol~27\, emsx|U35|OpllVol~27, MSX, 1
instance = comp, \emsx|U35|OpllVol[0]~reg0\, emsx|U35|OpllVol[0]~reg0, MSX, 1
instance = comp, \emsx|U35|Add4~0\, emsx|U35|Add4~0, MSX, 1
instance = comp, \emsx|U35|Add7~0\, emsx|U35|Add7~0, MSX, 1
instance = comp, \emsx|U35|OpllVol[2]~16\, emsx|U35|OpllVol[2]~16, MSX, 1
instance = comp, \emsx|U35|OpllVol[2]~17\, emsx|U35|OpllVol[2]~17, MSX, 1
instance = comp, \emsx|U35|OpllVol[2]~19\, emsx|U35|OpllVol[2]~19, MSX, 1
instance = comp, \emsx|U35|OpllVol[2]~reg0\, emsx|U35|OpllVol[2]~reg0, MSX, 1
instance = comp, \emsx|U35|dbi[2]~45\, emsx|U35|dbi[2]~45, MSX, 1
instance = comp, \emsx|U35|PsgVol[2]~4\, emsx|U35|PsgVol[2]~4, MSX, 1
instance = comp, \emsx|U35|PsgVol[2]~5\, emsx|U35|PsgVol[2]~5, MSX, 1
instance = comp, \emsx|U35|PsgVol[2]~7\, emsx|U35|PsgVol[2]~7, MSX, 1
instance = comp, \emsx|U35|PsgVol[2]~6\, emsx|U35|PsgVol[2]~6, MSX, 1
instance = comp, \emsx|U35|PsgVol[2]~31\, emsx|U35|PsgVol[2]~31, MSX, 1
instance = comp, \emsx|U35|PsgVol[2]~8\, emsx|U35|PsgVol[2]~8, MSX, 1
instance = comp, \emsx|U35|PsgVol[2]~32\, emsx|U35|PsgVol[2]~32, MSX, 1
instance = comp, \emsx|U06|oFkeys[3]~5\, emsx|U06|oFkeys[3]~5, MSX, 1
instance = comp, \emsx|U06|oFkeys[3]\, emsx|U06|oFkeys[3], MSX, 1
instance = comp, \emsx|vFKeys[3]~feeder\, emsx|vFKeys[3]~feeder, MSX, 1
instance = comp, \emsx|vFKeys[3]\, emsx|vFKeys[3], MSX, 1
instance = comp, \emsx|U35|Equal25~0\, emsx|U35|Equal25~0, MSX, 1
instance = comp, \emsx|U35|PsgVol[1]~24\, emsx|U35|PsgVol[1]~24, MSX, 1
instance = comp, \emsx|U35|PsgVol[2]~12\, emsx|U35|PsgVol[2]~12, MSX, 1
instance = comp, \emsx|U35|PsgVol~26\, emsx|U35|PsgVol~26, MSX, 1
instance = comp, \emsx|U35|PsgVol[2]~10\, emsx|U35|PsgVol[2]~10, MSX, 1
instance = comp, \emsx|U35|PsgVol~27\, emsx|U35|PsgVol~27, MSX, 1
instance = comp, \emsx|U35|Mux34~1\, emsx|U35|Mux34~1, MSX, 1
instance = comp, \emsx|U35|Mux34~2\, emsx|U35|Mux34~2, MSX, 1
instance = comp, \emsx|U35|Mux34~3\, emsx|U35|Mux34~3, MSX, 1
instance = comp, \emsx|U35|Mux34~4\, emsx|U35|Mux34~4, MSX, 1
instance = comp, \emsx|U35|Mux34~0\, emsx|U35|Mux34~0, MSX, 1
instance = comp, \emsx|U35|Mux34~5\, emsx|U35|Mux34~5, MSX, 1
instance = comp, \emsx|U35|PsgVol~28\, emsx|U35|PsgVol~28, MSX, 1
instance = comp, \emsx|U35|PsgVol~29\, emsx|U35|PsgVol~29, MSX, 1
instance = comp, \emsx|U35|PsgVol~30\, emsx|U35|PsgVol~30, MSX, 1
instance = comp, \emsx|U35|PsgVol[0]~reg0\, emsx|U35|PsgVol[0]~reg0, MSX, 1
instance = comp, \emsx|U35|PsgVol[2]~14\, emsx|U35|PsgVol[2]~14, MSX, 1
instance = comp, \emsx|U35|PsgVol[1]~21\, emsx|U35|PsgVol[1]~21, MSX, 1
instance = comp, \emsx|U35|PsgVol[1]~22\, emsx|U35|PsgVol[1]~22, MSX, 1
instance = comp, \emsx|U35|PsgVol[1]~23\, emsx|U35|PsgVol[1]~23, MSX, 1
instance = comp, \emsx|U35|PsgVol[1]~25\, emsx|U35|PsgVol[1]~25, MSX, 1
instance = comp, \emsx|U35|PsgVol[1]~reg0\, emsx|U35|PsgVol[1]~reg0, MSX, 1
instance = comp, \emsx|U35|PsgVol[2]~9\, emsx|U35|PsgVol[2]~9, MSX, 1
instance = comp, \emsx|U35|PsgVol[2]~11\, emsx|U35|PsgVol[2]~11, MSX, 1
instance = comp, \emsx|U35|PsgVol[2]~13\, emsx|U35|PsgVol[2]~13, MSX, 1
instance = comp, \emsx|U35|PsgVol[2]~15\, emsx|U35|PsgVol[2]~15, MSX, 1
instance = comp, \emsx|U35|PsgVol[2]~16\, emsx|U35|PsgVol[2]~16, MSX, 1
instance = comp, \emsx|U35|PsgVol[2]~17\, emsx|U35|PsgVol[2]~17, MSX, 1
instance = comp, \emsx|U35|PsgVol[2]~18\, emsx|U35|PsgVol[2]~18, MSX, 1
instance = comp, \emsx|U35|PsgVol[2]~19\, emsx|U35|PsgVol[2]~19, MSX, 1
instance = comp, \emsx|U35|PsgVol[2]~20\, emsx|U35|PsgVol[2]~20, MSX, 1
instance = comp, \emsx|U35|PsgVol[2]~reg0\, emsx|U35|PsgVol[2]~reg0, MSX, 1
instance = comp, \emsx|U35|bios_reload_req~0\, emsx|U35|bios_reload_req~0, MSX, 1
instance = comp, \emsx|U35|RatioMode[2]~0\, emsx|U35|RatioMode[2]~0, MSX, 1
instance = comp, \emsx|U35|RatioMode[2]~1\, emsx|U35|RatioMode[2]~1, MSX, 1
instance = comp, \emsx|U35|RatioMode[0]~3\, emsx|U35|RatioMode[0]~3, MSX, 1
instance = comp, \emsx|U35|RatioMode[0]~reg0\, emsx|U35|RatioMode[0]~reg0, MSX, 1
instance = comp, \emsx|U35|RatioMode[1]~2\, emsx|U35|RatioMode[1]~2, MSX, 1
instance = comp, \emsx|U35|RatioMode[1]~reg0\, emsx|U35|RatioMode[1]~reg0, MSX, 1
instance = comp, \emsx|U35|Add10~0\, emsx|U35|Add10~0, MSX, 1
instance = comp, \emsx|U35|dbi~15\, emsx|U35|dbi~15, MSX, 1
instance = comp, \emsx|U35|dbi~17\, emsx|U35|dbi~17, MSX, 1
instance = comp, \emsx|U35|dbi[2]~43\, emsx|U35|dbi[2]~43, MSX, 1
instance = comp, \emsx|U35|dbi~12\, emsx|U35|dbi~12, MSX, 1
instance = comp, \emsx|U35|dbi~13\, emsx|U35|dbi~13, MSX, 1
instance = comp, \user_io|but_sw[4]~feeder\, user_io|but_sw[4]~feeder, MSX, 1
instance = comp, \user_io|but_sw[4]~0\, user_io|but_sw[4]~0, MSX, 1
instance = comp, \user_io|but_sw[4]\, user_io|but_sw[4], MSX, 1
instance = comp, \user_io|Selector344~0\, user_io|Selector344~0, MSX, 1
instance = comp, \user_io|status[9]~11\, user_io|status[9]~11, MSX, 1
instance = comp, \user_io|status[9]~12\, user_io|status[9]~12, MSX, 1
instance = comp, \user_io|status[8]\, user_io|status[8], MSX, 1
instance = comp, \dipsw~0\, dipsw~0, MSX, 1
instance = comp, \dipsw[2]\, dipsw[2], MSX, 1
instance = comp, \emsx|ff_dip_req[2]~4\, emsx|ff_dip_req[2]~4, MSX, 1
instance = comp, \emsx|ff_dip_req[2]\, emsx|ff_dip_req[2], MSX, 1
instance = comp, \emsx|U35|io42_id212~44\, emsx|U35|io42_id212~44, MSX, 1
instance = comp, \emsx|U06|process_0~9\, emsx|U06|process_0~9, MSX, 1
instance = comp, \emsx|U06|Reso~0\, emsx|U06|Reso~0, MSX, 1
instance = comp, \emsx|U06|Reso~reg0\, emsx|U06|Reso~reg0, MSX, 1
instance = comp, \emsx|ff_Reso~feeder\, emsx|ff_Reso~feeder, MSX, 1
instance = comp, \emsx|ff_Reso\, emsx|ff_Reso, MSX, 1
instance = comp, \emsx|U35|io43_id212~25\, emsx|U35|io43_id212~25, MSX, 1
instance = comp, \emsx|U35|io43_id212~24\, emsx|U35|io43_id212~24, MSX, 1
instance = comp, \emsx|U35|io43_id212~26\, emsx|U35|io43_id212~26, MSX, 1
instance = comp, \emsx|U35|io43_id212~27\, emsx|U35|io43_id212~27, MSX, 1
instance = comp, \emsx|U35|io43_id212[1]~reg0\, emsx|U35|io43_id212[1]~reg0, MSX, 1
instance = comp, \emsx|U35|ff_dip_ack~10\, emsx|U35|ff_dip_ack~10, MSX, 1
instance = comp, \emsx|U35|ff_dip_ack~12\, emsx|U35|ff_dip_ack~12, MSX, 1
instance = comp, \emsx|U35|ff_dip_ack[2]~reg0\, emsx|U35|ff_dip_ack[2]~reg0, MSX, 1
instance = comp, \emsx|U35|io42_id212~45\, emsx|U35|io42_id212~45, MSX, 1
instance = comp, \emsx|U35|io42_id212~46\, emsx|U35|io42_id212~46, MSX, 1
instance = comp, \emsx|U35|io42_id212~47\, emsx|U35|io42_id212~47, MSX, 1
instance = comp, \emsx|U35|Mux10~1\, emsx|U35|Mux10~1, MSX, 1
instance = comp, \emsx|U35|io42_id212~48\, emsx|U35|io42_id212~48, MSX, 1
instance = comp, \emsx|U35|Mux11~0\, emsx|U35|Mux11~0, MSX, 1
instance = comp, \emsx|U35|Mux10~3\, emsx|U35|Mux10~3, MSX, 1
instance = comp, \emsx|U35|io42_id212~36\, emsx|U35|io42_id212~36, MSX, 1
instance = comp, \emsx|U35|Mux10~2\, emsx|U35|Mux10~2, MSX, 1
instance = comp, \emsx|U35|io42_id212~49\, emsx|U35|io42_id212~49, MSX, 1
instance = comp, \emsx|U35|io42_id212~50\, emsx|U35|io42_id212~50, MSX, 1
instance = comp, \emsx|U35|io42_id212~51\, emsx|U35|io42_id212~51, MSX, 1
instance = comp, \emsx|U35|io42_id212~52\, emsx|U35|io42_id212~52, MSX, 1
instance = comp, \emsx|U35|io42_id212[2]~reg0\, emsx|U35|io42_id212[2]~reg0, MSX, 1
instance = comp, \emsx|U35|io44_id212[0]~1\, emsx|U35|io44_id212[0]~1, MSX, 1
instance = comp, \emsx|U35|io44_id212[0]~0\, emsx|U35|io44_id212[0]~0, MSX, 1
instance = comp, \emsx|U35|io44_id212[2]~7\, emsx|U35|io44_id212[2]~7, MSX, 1
instance = comp, \emsx|U35|io44_id212[2]~reg0\, emsx|U35|io44_id212[2]~reg0, MSX, 1
instance = comp, \emsx|U35|dbi[2]~42\, emsx|U35|dbi[2]~42, MSX, 1
instance = comp, \emsx|U35|dbi[2]~46\, emsx|U35|dbi[2]~46, MSX, 1
instance = comp, \emsx|U35|dbi[0]~4\, emsx|U35|dbi[0]~4, MSX, 1
instance = comp, \emsx|U35|dbi[0]~3\, emsx|U35|dbi[0]~3, MSX, 1
instance = comp, \emsx|U35|dbi[0]~5\, emsx|U35|dbi[0]~5, MSX, 1
instance = comp, \emsx|U35|Equal18~7\, emsx|U35|Equal18~7, MSX, 1
instance = comp, \emsx|U35|Equal18~6\, emsx|U35|Equal18~6, MSX, 1
instance = comp, \emsx|U35|dbi[3]~47\, emsx|U35|dbi[3]~47, MSX, 1
instance = comp, \emsx|U35|dbi~48\, emsx|U35|dbi~48, MSX, 1
instance = comp, \emsx|U35|io44_id212[1]~8\, emsx|U35|io44_id212[1]~8, MSX, 1
instance = comp, \emsx|U35|io44_id212[1]~reg0\, emsx|U35|io44_id212[1]~reg0, MSX, 1
instance = comp, \emsx|U35|Equal18~9\, emsx|U35|Equal18~9, MSX, 1
instance = comp, \emsx|U35|io44_id212[0]~2\, emsx|U35|io44_id212[0]~2, MSX, 1
instance = comp, \emsx|U35|io44_id212[0]~reg0\, emsx|U35|io44_id212[0]~reg0, MSX, 1
instance = comp, \emsx|U35|dbi~9\, emsx|U35|dbi~9, MSX, 1
instance = comp, \emsx|U35|io44_id212[3]~6\, emsx|U35|io44_id212[3]~6, MSX, 1
instance = comp, \emsx|U35|io44_id212[3]~reg0\, emsx|U35|io44_id212[3]~reg0, MSX, 1
instance = comp, \emsx|U35|io44_id212[6]~3\, emsx|U35|io44_id212[6]~3, MSX, 1
instance = comp, \emsx|U35|io44_id212[6]~reg0\, emsx|U35|io44_id212[6]~reg0, MSX, 1
instance = comp, \emsx|U35|io44_id212[4]~5\, emsx|U35|io44_id212[4]~5, MSX, 1
instance = comp, \emsx|U35|io44_id212[4]~reg0\, emsx|U35|io44_id212[4]~reg0, MSX, 1
instance = comp, \emsx|U35|io44_id212[5]~4\, emsx|U35|io44_id212[5]~4, MSX, 1
instance = comp, \emsx|U35|io44_id212[5]~reg0\, emsx|U35|io44_id212[5]~reg0, MSX, 1
instance = comp, \emsx|U35|dbi~8\, emsx|U35|dbi~8, MSX, 1
instance = comp, \emsx|U35|io44_id212[7]~9\, emsx|U35|io44_id212[7]~9, MSX, 1
instance = comp, \emsx|U35|io44_id212[7]~reg0\, emsx|U35|io44_id212[7]~reg0, MSX, 1
instance = comp, \emsx|U35|dbi~10\, emsx|U35|dbi~10, MSX, 1
instance = comp, \emsx|U35|iPsg2_ena~0\, emsx|U35|iPsg2_ena~0, MSX, 1
instance = comp, \emsx|U35|iPsg2_ena~reg0\, emsx|U35|iPsg2_ena~reg0, MSX, 1
instance = comp, \emsx|U35|dbi~28\, emsx|U35|dbi~28, MSX, 1
instance = comp, \emsx|U35|vram_slot_ids[7]~0\, emsx|U35|vram_slot_ids[7]~0, MSX, 1
instance = comp, \emsx|U35|vram_slot_ids[7]~1\, emsx|U35|vram_slot_ids[7]~1, MSX, 1
instance = comp, \emsx|U35|vram_slot_ids[2]~6\, emsx|U35|vram_slot_ids[2]~6, MSX, 1
instance = comp, \emsx|U35|vram_slot_ids[2]~reg0\, emsx|U35|vram_slot_ids[2]~reg0, MSX, 1
instance = comp, \emsx|U35|dbi~29\, emsx|U35|dbi~29, MSX, 1
instance = comp, \emsx|U35|dbi[2]~49\, emsx|U35|dbi[2]~49, MSX, 1
instance = comp, \emsx|U35|dbi[2]~50\, emsx|U35|dbi[2]~50, MSX, 1
instance = comp, \emsx|U35|dbi~1\, emsx|U35|dbi~1, MSX, 1
instance = comp, \emsx|U35|Mux38~0\, emsx|U35|Mux38~0, MSX, 1
instance = comp, \emsx|U35|Mux38~3\, emsx|U35|Mux38~3, MSX, 1
instance = comp, \emsx|U35|Mux38~1\, emsx|U35|Mux38~1, MSX, 1
instance = comp, \emsx|U35|Mux38~2\, emsx|U35|Mux38~2, MSX, 1
instance = comp, \emsx|U35|process_0~7\, emsx|U35|process_0~7, MSX, 1
instance = comp, \emsx|U35|swioCmt~0\, emsx|U35|swioCmt~0, MSX, 1
instance = comp, \emsx|U35|swioCmt~1\, emsx|U35|swioCmt~1, MSX, 1
instance = comp, \emsx|U35|swioCmt~2\, emsx|U35|swioCmt~2, MSX, 1
instance = comp, \emsx|U35|swioCmt~reg0\, emsx|U35|swioCmt~reg0, MSX, 1
instance = comp, \emsx|CmtScro\, emsx|CmtScro, MSX, 1
instance = comp, \emsx|U35|dbi[2]~41\, emsx|U35|dbi[2]~41, MSX, 1
instance = comp, \emsx|U35|dbi[2]~51\, emsx|U35|dbi[2]~51, MSX, 1
instance = comp, \emsx|dlydbi~58\, emsx|dlydbi~58, MSX, 1
instance = comp, \user_io|status[6]~feeder\, user_io|status[6]~feeder, MSX, 1
instance = comp, \user_io|status[6]\, user_io|status[6], MSX, 1
instance = comp, \dipsw[6]~5\, dipsw[6]~5, MSX, 1
instance = comp, \dipsw[6]\, dipsw[6], MSX, 1
instance = comp, \emsx|ff_dip_req[6]~3\, emsx|ff_dip_req[6]~3, MSX, 1
instance = comp, \emsx|ff_dip_req[6]\, emsx|ff_dip_req[6], MSX, 1
instance = comp, \emsx|U35|Mapper_req~0\, emsx|U35|Mapper_req~0, MSX, 1
instance = comp, \emsx|U35|Mux48~0\, emsx|U35|Mux48~0, MSX, 1
instance = comp, \emsx|U35|Mux48~1\, emsx|U35|Mux48~1, MSX, 1
instance = comp, \emsx|U35|io43_id212~36\, emsx|U35|io43_id212~36, MSX, 1
instance = comp, \emsx|U35|io43_id212~37\, emsx|U35|io43_id212~37, MSX, 1
instance = comp, \emsx|U35|io43_id212~38\, emsx|U35|io43_id212~38, MSX, 1
instance = comp, \emsx|U35|io43_id212[6]~reg0\, emsx|U35|io43_id212[6]~reg0, MSX, 1
instance = comp, \emsx|U35|ff_dip_ack~8\, emsx|U35|ff_dip_ack~8, MSX, 1
instance = comp, \emsx|U35|ff_dip_ack~9\, emsx|U35|ff_dip_ack~9, MSX, 1
instance = comp, \emsx|U35|ff_dip_ack[6]~reg0\, emsx|U35|ff_dip_ack[6]~reg0, MSX, 1
instance = comp, \emsx|U35|Mapper_req~1\, emsx|U35|Mapper_req~1, MSX, 1
instance = comp, \emsx|U35|Mux84~3\, emsx|U35|Mux84~3, MSX, 1
instance = comp, \emsx|U35|Mux84~4\, emsx|U35|Mux84~4, MSX, 1
instance = comp, \emsx|U35|Mux84~1\, emsx|U35|Mux84~1, MSX, 1
instance = comp, \emsx|U35|Mux84~2\, emsx|U35|Mux84~2, MSX, 1
instance = comp, \emsx|U35|Mapper_req~2\, emsx|U35|Mapper_req~2, MSX, 1
instance = comp, \emsx|U35|Mapper_req~3\, emsx|U35|Mapper_req~3, MSX, 1
instance = comp, \emsx|U35|Mapper_req~4\, emsx|U35|Mapper_req~4, MSX, 1
instance = comp, \emsx|U35|Mapper_req~reg0\, emsx|U35|Mapper_req~reg0, MSX, 1
instance = comp, \emsx|U35|io42_id212[6]~0\, emsx|U35|io42_id212[6]~0, MSX, 1
instance = comp, \emsx|U35|Mapper_ack~feeder\, emsx|U35|Mapper_ack~feeder, MSX, 1
instance = comp, \emsx|U35|Mapper_ack\, emsx|U35|Mapper_ack, MSX, 1
instance = comp, \emsx|process_28~4\, emsx|process_28~4, MSX, 1
instance = comp, \emsx|dlydbi~54\, emsx|dlydbi~54, MSX, 1
instance = comp, \emsx|U08|dbi[2]\, emsx|U08|dbi[2], MSX, 1
instance = comp, \emsx|dlydbi~55\, emsx|dlydbi~55, MSX, 1
instance = comp, \emsx|dlydbi~19\, emsx|dlydbi~19, MSX, 1
instance = comp, \emsx|dlydbi~63\, emsx|dlydbi~63, MSX, 1
instance = comp, \emsx|U03|ff_bank0[6]~7\, emsx|U03|ff_bank0[6]~7, MSX, 1
instance = comp, \emsx|U03|Decoder0~4\, emsx|U03|Decoder0~4, MSX, 1
instance = comp, \emsx|U03|Decoder0~5\, emsx|U03|Decoder0~5, MSX, 1
instance = comp, \emsx|U03|ff_bank0[6]\, emsx|U03|ff_bank0[6], MSX, 1
instance = comp, \emsx|process_28~18\, emsx|process_28~18, MSX, 1
instance = comp, \emsx|process_32~0\, emsx|process_32~0, MSX, 1
instance = comp, \emsx|PpiPortC~12\, emsx|PpiPortC~12, MSX, 1
instance = comp, \emsx|PpiPortC[2]~2\, emsx|PpiPortC[2]~2, MSX, 1
instance = comp, \emsx|process_32~1\, emsx|process_32~1, MSX, 1
instance = comp, \emsx|PpiPortC[5]~8\, emsx|PpiPortC[5]~8, MSX, 1
instance = comp, \emsx|PpiPortC[2]\, emsx|PpiPortC[2], MSX, 1
instance = comp, \emsx|U06|Selector26~0\, emsx|U06|Selector26~0, MSX, 1
instance = comp, \emsx|U06|KeyWe\, emsx|U06|KeyWe, MSX, 1
instance = comp, \emsx|U06|Selector34~1\, emsx|U06|Selector34~1, MSX, 1
instance = comp, \emsx|U06|Selector34~0\, emsx|U06|Selector34~0, MSX, 1
instance = comp, \emsx|U06|WideOr10~0\, emsx|U06|WideOr10~0, MSX, 1
instance = comp, \emsx|U06|Selector25~3\, emsx|U06|Selector25~3, MSX, 1
instance = comp, \emsx|U06|U2|ff_dbi[6]~4feeder\, emsx|U06|U2|ff_dbi[6]~4feeder, MSX, 1
instance = comp, \emsx|U06|U2|ff_dbi[6]~4\, emsx|U06|U2|ff_dbi[6]~4, MSX, 1
instance = comp, \emsx|U06|Selector25~1\, emsx|U06|Selector25~1, MSX, 1
instance = comp, \emsx|U06|MtxIdx[10]~9\, emsx|U06|MtxIdx[10]~9, MSX, 1
instance = comp, \emsx|U06|Selector7~0\, emsx|U06|Selector7~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.ML[1]~4\, emsx|U32|U1|ct|user_voice_wdata.ML[1]~4, MSX, 1
instance = comp, \emsx|U06|MtxIdx[10]\, emsx|U06|MtxIdx[10], MSX, 1
instance = comp, \emsx|U06|U2|ff_dbi[6]~35\, emsx|U06|U2|ff_dbi[6]~35, MSX, 1
instance = comp, \emsx|U06|U2|ff_dbi[6]~7\, emsx|U06|U2|ff_dbi[6]~7, MSX, 1
instance = comp, \emsx|U06|KeyId[0]~1\, emsx|U06|KeyId[0]~1, MSX, 1
instance = comp, \emsx|U06|KeyId[0]~0\, emsx|U06|KeyId[0]~0, MSX, 1
instance = comp, \emsx|U06|KeyId[0]\, emsx|U06|KeyId[0], MSX, 1
instance = comp, \emsx|U06|Selector17~0\, emsx|U06|Selector17~0, MSX, 1
instance = comp, \emsx|U06|MtxIdx[0]~10\, emsx|U06|MtxIdx[0]~10, MSX, 1
instance = comp, \emsx|U06|MtxIdx[0]\, emsx|U06|MtxIdx[0], MSX, 1
instance = comp, \emsx|U06|KeyId[1]~2\, emsx|U06|KeyId[1]~2, MSX, 1
instance = comp, \emsx|U06|KeyId[1]\, emsx|U06|KeyId[1], MSX, 1
instance = comp, \emsx|U06|Selector16~0\, emsx|U06|Selector16~0, MSX, 1
instance = comp, \emsx|U06|MtxIdx[1]\, emsx|U06|MtxIdx[1], MSX, 1
instance = comp, \emsx|U06|KeyId[2]~3\, emsx|U06|KeyId[2]~3, MSX, 1
instance = comp, \emsx|U06|KeyId[2]\, emsx|U06|KeyId[2], MSX, 1
instance = comp, \emsx|U06|Selector15~0\, emsx|U06|Selector15~0, MSX, 1
instance = comp, \emsx|U06|MtxIdx[2]\, emsx|U06|MtxIdx[2], MSX, 1
instance = comp, \emsx|U06|KeyId[3]~4\, emsx|U06|KeyId[3]~4, MSX, 1
instance = comp, \emsx|U06|KeyId[3]\, emsx|U06|KeyId[3], MSX, 1
instance = comp, \emsx|U06|Selector14~0\, emsx|U06|Selector14~0, MSX, 1
instance = comp, \emsx|U06|MtxIdx[3]\, emsx|U06|MtxIdx[3], MSX, 1
instance = comp, \emsx|U06|KeyId[4]~5\, emsx|U06|KeyId[4]~5, MSX, 1
instance = comp, \emsx|U06|KeyId[4]\, emsx|U06|KeyId[4], MSX, 1
instance = comp, \emsx|U06|Selector13~0\, emsx|U06|Selector13~0, MSX, 1
instance = comp, \emsx|U06|MtxIdx[4]\, emsx|U06|MtxIdx[4], MSX, 1
instance = comp, \emsx|U06|KeyId[5]~6\, emsx|U06|KeyId[5]~6, MSX, 1
instance = comp, \emsx|U06|KeyId[5]\, emsx|U06|KeyId[5], MSX, 1
instance = comp, \emsx|U06|Selector12~0\, emsx|U06|Selector12~0, MSX, 1
instance = comp, \emsx|U06|MtxIdx[5]\, emsx|U06|MtxIdx[5], MSX, 1
instance = comp, \emsx|U06|KeyId[6]~7\, emsx|U06|KeyId[6]~7, MSX, 1
instance = comp, \emsx|U06|KeyId[6]\, emsx|U06|KeyId[6], MSX, 1
instance = comp, \emsx|U06|Selector11~0\, emsx|U06|Selector11~0, MSX, 1
instance = comp, \emsx|U06|MtxIdx[6]\, emsx|U06|MtxIdx[6], MSX, 1
instance = comp, \emsx|U06|KeyId[7]~8\, emsx|U06|KeyId[7]~8, MSX, 1
instance = comp, \emsx|U06|KeyId[7]\, emsx|U06|KeyId[7], MSX, 1
instance = comp, \emsx|U06|Selector10~0\, emsx|U06|Selector10~0, MSX, 1
instance = comp, \emsx|U06|MtxIdx[7]\, emsx|U06|MtxIdx[7], MSX, 1
instance = comp, \emsx|U06|KeyId[8]\, emsx|U06|KeyId[8], MSX, 1
instance = comp, \emsx|U06|Selector9~0\, emsx|U06|Selector9~0, MSX, 1
instance = comp, \emsx|U06|MtxIdx[8]\, emsx|U06|MtxIdx[8], MSX, 1
instance = comp, \emsx|U06|Ps2Shif~0\, emsx|U06|Ps2Shif~0, MSX, 1
instance = comp, \emsx|U06|Ps2Shif~1\, emsx|U06|Ps2Shif~1, MSX, 1
instance = comp, \emsx|U06|Ps2Shif\, emsx|U06|Ps2Shif, MSX, 1
instance = comp, \emsx|U06|MtxIdx[9]~11\, emsx|U06|MtxIdx[9]~11, MSX, 1
instance = comp, \emsx|U06|MtxIdx[9]~12\, emsx|U06|MtxIdx[9]~12, MSX, 1
instance = comp, \emsx|U06|MtxIdx[9]\, emsx|U06|MtxIdx[9], MSX, 1
instance = comp, \emsx|U06|U2|Mux0_rtl_0|auto_generated|ram_block1a0\, emsx|U06|U2|Mux0_rtl_0|auto_generated|ram_block1a0, MSX, 1
instance = comp, \emsx|U06|U2|Mux0_rtl_0|auto_generated|ram_block1a5\, emsx|U06|U2|Mux0_rtl_0|auto_generated|ram_block1a5, MSX, 1
instance = comp, \emsx|U06|Selector25~2\, emsx|U06|Selector25~2, MSX, 1
instance = comp, \emsx|PpiPortC~13\, emsx|PpiPortC~13, MSX, 1
instance = comp, \emsx|PpiPortC~14\, emsx|PpiPortC~14, MSX, 1
instance = comp, \emsx|PpiPortC[0]\, emsx|PpiPortC[0], MSX, 1
instance = comp, \emsx|U06|Selector25~4\, emsx|U06|Selector25~4, MSX, 1
instance = comp, \emsx|U06|KeyRow[0]\, emsx|U06|KeyRow[0], MSX, 1
instance = comp, \emsx|U06|Selector24~0\, emsx|U06|Selector24~0, MSX, 1
instance = comp, \emsx|PpiPortC~11\, emsx|PpiPortC~11, MSX, 1
instance = comp, \emsx|PpiPortC[1]~1\, emsx|PpiPortC[1]~1, MSX, 1
instance = comp, \emsx|PpiPortC[1]\, emsx|PpiPortC[1], MSX, 1
instance = comp, \emsx|U06|Selector24~1\, emsx|U06|Selector24~1, MSX, 1
instance = comp, \emsx|U06|Selector24~2\, emsx|U06|Selector24~2, MSX, 1
instance = comp, \emsx|U06|KeyRow[1]\, emsx|U06|KeyRow[1], MSX, 1
instance = comp, \emsx|U06|Selector23~0\, emsx|U06|Selector23~0, MSX, 1
instance = comp, \emsx|U06|Selector23~1\, emsx|U06|Selector23~1, MSX, 1
instance = comp, \emsx|U06|Selector23~2\, emsx|U06|Selector23~2, MSX, 1
instance = comp, \emsx|U06|KeyRow[2]\, emsx|U06|KeyRow[2], MSX, 1
instance = comp, \emsx|PpiPortC~10\, emsx|PpiPortC~10, MSX, 1
instance = comp, \emsx|PpiPortC[3]~3\, emsx|PpiPortC[3]~3, MSX, 1
instance = comp, \emsx|PpiPortC[3]\, emsx|PpiPortC[3], MSX, 1
instance = comp, \emsx|U06|Selector22~0\, emsx|U06|Selector22~0, MSX, 1
instance = comp, \emsx|U06|Selector22~1\, emsx|U06|Selector22~1, MSX, 1
instance = comp, \emsx|U06|Selector22~2\, emsx|U06|Selector22~2, MSX, 1
instance = comp, \emsx|U06|KeyRow[3]\, emsx|U06|KeyRow[3], MSX, 1
instance = comp, \emsx|U06|U2|ff_dbi[5]~33\, emsx|U06|U2|ff_dbi[5]~33, MSX, 1
instance = comp, \emsx|U06|U2|ff_dbi[6]~34\, emsx|U06|U2|ff_dbi[6]~34, MSX, 1
instance = comp, \emsx|U06|U2|ff_dbi[4]~32\, emsx|U06|U2|ff_dbi[4]~32, MSX, 1
instance = comp, \emsx|U06|Decoder0~1\, emsx|U06|Decoder0~1, MSX, 1
instance = comp, \emsx|U06|Selector33~0\, emsx|U06|Selector33~0, MSX, 1
instance = comp, \emsx|U06|Decoder0~2\, emsx|U06|Decoder0~2, MSX, 1
instance = comp, \emsx|U06|Selector32~0\, emsx|U06|Selector32~0, MSX, 1
instance = comp, \emsx|U06|Selector32~1\, emsx|U06|Selector32~1, MSX, 1
instance = comp, \emsx|U06|Selector32~2\, emsx|U06|Selector32~2, MSX, 1
instance = comp, \emsx|U06|iKeyCol[2]\, emsx|U06|iKeyCol[2], MSX, 1
instance = comp, \emsx|U06|Decoder0~4\, emsx|U06|Decoder0~4, MSX, 1
instance = comp, \emsx|U06|Decoder0~6\, emsx|U06|Decoder0~6, MSX, 1
instance = comp, \emsx|U06|Selector27~0\, emsx|U06|Selector27~0, MSX, 1
instance = comp, \emsx|U06|U1|blkram_rtl_0|auto_generated|ram_block1a0\, emsx|U06|U1|blkram_rtl_0|auto_generated|ram_block1a0, MSX, 1
instance = comp, \emsx|U06|Selector27~1\, emsx|U06|Selector27~1, MSX, 1
instance = comp, \emsx|U06|Selector27~2\, emsx|U06|Selector27~2, MSX, 1
instance = comp, \emsx|U06|iKeyCol[7]\, emsx|U06|iKeyCol[7], MSX, 1
instance = comp, \emsx|U06|Selector28~1\, emsx|U06|Selector28~1, MSX, 1
instance = comp, \emsx|U06|Decoder0~7\, emsx|U06|Decoder0~7, MSX, 1
instance = comp, \emsx|U06|Selector28~0\, emsx|U06|Selector28~0, MSX, 1
instance = comp, \emsx|U06|Selector28~2\, emsx|U06|Selector28~2, MSX, 1
instance = comp, \emsx|U06|iKeyCol[6]\, emsx|U06|iKeyCol[6], MSX, 1
instance = comp, \emsx|U06|Selector29~1\, emsx|U06|Selector29~1, MSX, 1
instance = comp, \emsx|U06|Selector29~0\, emsx|U06|Selector29~0, MSX, 1
instance = comp, \emsx|U06|Selector29~2\, emsx|U06|Selector29~2, MSX, 1
instance = comp, \emsx|U06|iKeyCol[5]\, emsx|U06|iKeyCol[5], MSX, 1
instance = comp, \emsx|U06|Selector30~1\, emsx|U06|Selector30~1, MSX, 1
instance = comp, \emsx|U06|Selector30~0\, emsx|U06|Selector30~0, MSX, 1
instance = comp, \emsx|U06|Decoder0~5\, emsx|U06|Decoder0~5, MSX, 1
instance = comp, \emsx|U06|Selector30~2\, emsx|U06|Selector30~2, MSX, 1
instance = comp, \emsx|U06|iKeyCol[4]\, emsx|U06|iKeyCol[4], MSX, 1
instance = comp, \emsx|U06|Selector31~1\, emsx|U06|Selector31~1, MSX, 1
instance = comp, \emsx|U06|Decoder0~0\, emsx|U06|Decoder0~0, MSX, 1
instance = comp, \emsx|U06|Selector31~0\, emsx|U06|Selector31~0, MSX, 1
instance = comp, \emsx|U06|Selector31~2\, emsx|U06|Selector31~2, MSX, 1
instance = comp, \emsx|U06|iKeyCol[3]\, emsx|U06|iKeyCol[3], MSX, 1
instance = comp, \emsx|U06|Selector33~1\, emsx|U06|Selector33~1, MSX, 1
instance = comp, \emsx|U06|Selector33~2\, emsx|U06|Selector33~2, MSX, 1
instance = comp, \emsx|U06|iKeyCol[1]\, emsx|U06|iKeyCol[1], MSX, 1
instance = comp, \emsx|U06|Selector34~2\, emsx|U06|Selector34~2, MSX, 1
instance = comp, \emsx|U06|Decoder0~3\, emsx|U06|Decoder0~3, MSX, 1
instance = comp, \emsx|U06|Selector34~3\, emsx|U06|Selector34~3, MSX, 1
instance = comp, \emsx|U06|iKeyCol[0]\, emsx|U06|iKeyCol[0], MSX, 1
instance = comp, \emsx|U06|pKeyX~3\, emsx|U06|pKeyX~3, MSX, 1
instance = comp, \emsx|U06|pKeyX[0]~1\, emsx|U06|pKeyX[0]~1, MSX, 1
instance = comp, \emsx|U06|pKeyX[2]\, emsx|U06|pKeyX[2], MSX, 1
instance = comp, \emsx|dlydbi~49\, emsx|dlydbi~49, MSX, 1
instance = comp, \emsx|dlydbi~50\, emsx|dlydbi~50, MSX, 1
instance = comp, \emsx|U35|JIS2_ena~0\, emsx|U35|JIS2_ena~0, MSX, 1
instance = comp, \emsx|U35|JIS2_ena~reg0\, emsx|U35|JIS2_ena~reg0, MSX, 1
instance = comp, \emsx|dlydbi~51\, emsx|dlydbi~51, MSX, 1
instance = comp, \emsx|U20|VDPVRAMRDDATA[2]~feeder\, emsx|U20|VDPVRAMRDDATA[2]~feeder, MSX, 1
instance = comp, \emsx|U20|VDPVRAMREADINGA\, emsx|U20|VDPVRAMREADINGA, MSX, 1
instance = comp, \emsx|U20|VDPVRAMREADINGR~0\, emsx|U20|VDPVRAMREADINGR~0, MSX, 1
instance = comp, \emsx|U20|VDPVRAMREADINGR\, emsx|U20|VDPVRAMREADINGR, MSX, 1
instance = comp, \emsx|U20|VDPVRAMRDDATA[0]~0\, emsx|U20|VDPVRAMRDDATA[0]~0, MSX, 1
instance = comp, \emsx|U20|VDPVRAMRDDATA[2]\, emsx|U20|VDPVRAMRDDATA[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPCMDTRCLRREQ~0\, emsx|U20|U_VDP_REGISTER|VDPCMDTRCLRREQ~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|SPVDPS5RESETREQ~0\, emsx|U20|U_VDP_REGISTER|SPVDPS5RESETREQ~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_VDPS5RESETACK~0\, emsx|U20|U_SPRITE|FF_VDPS5RESETACK~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_VDPS5RESETACK\, emsx|U20|U_SPRITE|FF_VDPS5RESETACK, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|SPVDPS5RESETREQ~1\, emsx|U20|U_VDP_REGISTER|SPVDPS5RESETREQ~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|SPVDPS5RESETREQ\, emsx|U20|U_VDP_REGISTER|SPVDPS5RESETREQ, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|process_16~4\, emsx|U20|U_SPRITE|process_16~4, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDRAWWE~0\, emsx|U20|U_SPRITE|SPLINEBUFDRAWWE~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux188~0\, emsx|U20|U_SPRITE|Mux188~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Equal14~0\, emsx|U20|U_SPRITE|Equal14~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREDRAWLOCALPLANENUM[0]~3\, emsx|U20|U_SPRITE|SPPREDRAWLOCALPLANENUM[0]~3, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREDRAWLOCALPLANENUM[0]\, emsx|U20|U_SPRITE|SPPREDRAWLOCALPLANENUM[0], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux187~0\, emsx|U20|U_SPRITE|Mux187~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREDRAWLOCALPLANENUM[1]\, emsx|U20|U_SPRITE|SPPREDRAWLOCALPLANENUM[1], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux186~0\, emsx|U20|U_SPRITE|Mux186~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREDRAWLOCALPLANENUM[2]\, emsx|U20|U_SPRITE|SPPREDRAWLOCALPLANENUM[2], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREDRAWEND~0\, emsx|U20|U_SPRITE|SPPREDRAWEND~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREDRAWEND~1\, emsx|U20|U_SPRITE|SPPREDRAWEND~1, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREDRAWEND~2\, emsx|U20|U_SPRITE|SPPREDRAWEND~2, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREDRAWEND\, emsx|U20|U_SPRITE|SPPREDRAWEND, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Equal4~1\, emsx|U20|U_VDP_GRAPHIC4567|Equal4~1, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux17~0\, emsx|U20|U_SPRITE|Mux17~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMWE\, emsx|U20|U_SPRITE|SPINFORAMWE, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R1_SP_SIZE\, emsx|U20|U_VDP_REGISTER|REG_R1_SP_SIZE, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux101~0\, emsx|U20|U_SPRITE|Mux101~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_LISTUP_ADDR~9\, emsx|U20|U_SPRITE|FF_Y_TEST_LISTUP_ADDR~9, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_LISTUP_ADDR~10\, emsx|U20|U_SPRITE|FF_Y_TEST_LISTUP_ADDR~10, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_LISTUP_ADDR[1]\, emsx|U20|U_SPRITE|FF_Y_TEST_LISTUP_ADDR[1], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add4~0\, emsx|U20|U_SPRITE|Add4~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_LISTUP_ADDR~5\, emsx|U20|U_SPRITE|FF_Y_TEST_LISTUP_ADDR~5, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_LISTUP_ADDR[3]\, emsx|U20|U_SPRITE|FF_Y_TEST_LISTUP_ADDR[3], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|W_SP_OVERMAP\, emsx|U20|U_SPRITE|W_SP_OVERMAP, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Equal6~0\, emsx|U20|U_SPRITE|Equal6~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Equal6~1\, emsx|U20|U_SPRITE|Equal6~1, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Equal6~2\, emsx|U20|U_SPRITE|Equal6~2, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_SP_NUM[0]~8\, emsx|U20|U_SPRITE|FF_Y_TEST_SP_NUM[0]~8, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_SP_NUM[4]~13\, emsx|U20|U_SPRITE|FF_Y_TEST_SP_NUM[4]~13, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_SP_NUM[4]\, emsx|U20|U_SPRITE|FF_Y_TEST_SP_NUM[4], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_SP_NUM[0]~6\, emsx|U20|U_SPRITE|FF_Y_TEST_SP_NUM[0]~6, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_SP_NUM[0]~7\, emsx|U20|U_SPRITE|FF_Y_TEST_SP_NUM[0]~7, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_SP_NUM[0]\, emsx|U20|U_SPRITE|FF_Y_TEST_SP_NUM[0], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_SP_NUM[1]~9\, emsx|U20|U_SPRITE|FF_Y_TEST_SP_NUM[1]~9, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_SP_NUM[1]\, emsx|U20|U_SPRITE|FF_Y_TEST_SP_NUM[1], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add3~0\, emsx|U20|U_SPRITE|Add3~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_SP_NUM[2]~10\, emsx|U20|U_SPRITE|FF_Y_TEST_SP_NUM[2]~10, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_SP_NUM[2]\, emsx|U20|U_SPRITE|FF_Y_TEST_SP_NUM[2], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_SP_NUM[0]~11\, emsx|U20|U_SPRITE|FF_Y_TEST_SP_NUM[0]~11, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_SP_NUM[3]~12\, emsx|U20|U_SPRITE|FF_Y_TEST_SP_NUM[3]~12, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_SP_NUM[3]\, emsx|U20|U_SPRITE|FF_Y_TEST_SP_NUM[3], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_SP_NUM[0]~5\, emsx|U20|U_SPRITE|FF_Y_TEST_SP_NUM[0]~5, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_EN~0\, emsx|U20|U_SPRITE|FF_Y_TEST_EN~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add1~1\, emsx|U20|U_SPRITE|Add1~1, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add1~4\, emsx|U20|U_SPRITE|Add1~4, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_CUR_Y[4]\, emsx|U20|U_SPRITE|FF_CUR_Y[4], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add1~3\, emsx|U20|U_SPRITE|Add1~3, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_CUR_Y[3]\, emsx|U20|U_SPRITE|FF_CUR_Y[3], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add1~2\, emsx|U20|U_SPRITE|Add1~2, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_CUR_Y[2]\, emsx|U20|U_SPRITE|FF_CUR_Y[2], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add2~1\, emsx|U20|U_SPRITE|Add2~1, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add2~3\, emsx|U20|U_SPRITE|Add2~3, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add2~5\, emsx|U20|U_SPRITE|Add2~5, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|W_TARGET_SP_EN~1\, emsx|U20|U_SPRITE|W_TARGET_SP_EN~1, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add1~5\, emsx|U20|U_SPRITE|Add1~5, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add1~7\, emsx|U20|U_SPRITE|Add1~7, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_CUR_Y[6]\, emsx|U20|U_SPRITE|FF_CUR_Y[6], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add1~6\, emsx|U20|U_SPRITE|Add1~6, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_CUR_Y[5]\, emsx|U20|U_SPRITE|FF_CUR_Y[5], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|W_TARGET_SP_EN~2\, emsx|U20|U_SPRITE|W_TARGET_SP_EN~2, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add2~6\, emsx|U20|U_SPRITE|Add2~6, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add2~4\, emsx|U20|U_SPRITE|Add2~4, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|W_TARGET_SP_EN~0\, emsx|U20|U_SPRITE|W_TARGET_SP_EN~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add1~8\, emsx|U20|U_SPRITE|Add1~8, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_CUR_Y[7]\, emsx|U20|U_SPRITE|FF_CUR_Y[7], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|W_TARGET_SP_EN~3\, emsx|U20|U_SPRITE|W_TARGET_SP_EN~3, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|W_TARGET_SP_EN~4\, emsx|U20|U_SPRITE|W_TARGET_SP_EN~4, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|W_TARGET_SP_EN~5\, emsx|U20|U_SPRITE|W_TARGET_SP_EN~5, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_EN~1\, emsx|U20|U_SPRITE|FF_Y_TEST_EN~1, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_EN~2\, emsx|U20|U_SPRITE|FF_Y_TEST_EN~2, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_EN\, emsx|U20|U_SPRITE|FF_Y_TEST_EN, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_LISTUP_ADDR[0]~6\, emsx|U20|U_SPRITE|FF_Y_TEST_LISTUP_ADDR[0]~6, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_LISTUP_ADDR[0]~7\, emsx|U20|U_SPRITE|FF_Y_TEST_LISTUP_ADDR[0]~7, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_LISTUP_ADDR[0]\, emsx|U20|U_SPRITE|FF_Y_TEST_LISTUP_ADDR[0], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_LISTUP_ADDR~8\, emsx|U20|U_SPRITE|FF_Y_TEST_LISTUP_ADDR~8, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_LISTUP_ADDR[2]\, emsx|U20|U_SPRITE|FF_Y_TEST_LISTUP_ADDR[2], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[11]~17\, emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[11]~17, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[11]~18\, emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[11]~18, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[8]~19\, emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[8]~19, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[0]~21\, emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[0]~21, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[0]\, emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[0], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMADDR[0]~0\, emsx|U20|U_SPRITE|SPINFORAMADDR[0]~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMADDR[1]~1\, emsx|U20|U_SPRITE|SPINFORAMADDR[1]~1, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMADDR[2]~2\, emsx|U20|U_SPRITE|SPINFORAMADDR[2]~2, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux100~0\, emsx|U20|U_SPRITE|Mux100~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[1]\, emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[1], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux99~0\, emsx|U20|U_SPRITE|Mux99~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[2]\, emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[2], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux98~0\, emsx|U20|U_SPRITE|Mux98~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[3]\, emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[3], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux97~0\, emsx|U20|U_SPRITE|Mux97~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[4]\, emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[4], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux96~0\, emsx|U20|U_SPRITE|Mux96~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[5]\, emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[5], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux95~0\, emsx|U20|U_SPRITE|Mux95~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[6]\, emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[6], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux94~0\, emsx|U20|U_SPRITE|Mux94~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[7]\, emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[7], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux93~0\, emsx|U20|U_SPRITE|Mux93~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[8]~20\, emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[8]~20, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[8]\, emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[8], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux92~0\, emsx|U20|U_SPRITE|Mux92~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[9]\, emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[9], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux91~0\, emsx|U20|U_SPRITE|Mux91~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[10]\, emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[10], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux90~0\, emsx|U20|U_SPRITE|Mux90~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[11]\, emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[11], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux89~0\, emsx|U20|U_SPRITE|Mux89~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[12]\, emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[12], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux88~0\, emsx|U20|U_SPRITE|Mux88~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[13]\, emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[13], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux87~0\, emsx|U20|U_SPRITE|Mux87~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[14]\, emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[14], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMX_IN[0]~feeder\, emsx|U20|U_SPRITE|SPINFORAMX_IN[0]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMX_IN[0]~16\, emsx|U20|U_SPRITE|SPINFORAMX_IN[0]~16, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMX_IN[0]\, emsx|U20|U_SPRITE|SPINFORAMX_IN[0], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMX_IN[4]~feeder\, emsx|U20|U_SPRITE|SPINFORAMX_IN[4]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMX_IN[4]\, emsx|U20|U_SPRITE|SPINFORAMX_IN[4], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMX_IN[5]~feeder\, emsx|U20|U_SPRITE|SPINFORAMX_IN[5]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMX_IN[5]~_wirecell\, emsx|U20|U_SPRITE|SPINFORAMX_IN[5]~_wirecell, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Equal4~3\, emsx|U20|U_VDP_GRAPHIC4567|Equal4~3, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMX_IN[5]~17\, emsx|U20|U_SPRITE|SPINFORAMX_IN[5]~17, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMX_IN[5]\, emsx|U20|U_SPRITE|SPINFORAMX_IN[5], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|ISPINFORAM|IMEM_rtl_0|auto_generated|ram_block1a6\, emsx|U20|U_SPRITE|ISPINFORAM|IMEM_rtl_0|auto_generated|ram_block1a6, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWXV~8\, emsx|U20|U_SPRITE|SPDRAWXV~8, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWX[8]~0\, emsx|U20|U_SPRITE|SPDRAWX[8]~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWX[0]\, emsx|U20|U_SPRITE|SPDRAWX[0], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMIC_IN~1\, emsx|U20|U_SPRITE|SPINFORAMIC_IN~1, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMCC_IN~0\, emsx|U20|U_SPRITE|SPINFORAMCC_IN~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMIC_IN\, emsx|U20|U_SPRITE|SPINFORAMIC_IN, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMCC_IN~1\, emsx|U20|U_SPRITE|SPINFORAMCC_IN~1, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMCC_IN\, emsx|U20|U_SPRITE|SPINFORAMCC_IN, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMCOLOR_IN[0]~feeder\, emsx|U20|U_SPRITE|SPINFORAMCOLOR_IN[0]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMCOLOR_IN[0]\, emsx|U20|U_SPRITE|SPINFORAMCOLOR_IN[0], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMCOLOR_IN[1]~feeder\, emsx|U20|U_SPRITE|SPINFORAMCOLOR_IN[1]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMCOLOR_IN[1]\, emsx|U20|U_SPRITE|SPINFORAMCOLOR_IN[1], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMCOLOR_IN[2]~feeder\, emsx|U20|U_SPRITE|SPINFORAMCOLOR_IN[2]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMCOLOR_IN[2]\, emsx|U20|U_SPRITE|SPINFORAMCOLOR_IN[2], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMCOLOR_IN[3]~feeder\, emsx|U20|U_SPRITE|SPINFORAMCOLOR_IN[3]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMCOLOR_IN[3]\, emsx|U20|U_SPRITE|SPINFORAMCOLOR_IN[3], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux86~0\, emsx|U20|U_SPRITE|Mux86~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[15]\, emsx|U20|U_SPRITE|SPINFORAMPATTERN_IN[15], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMX_IN[1]~feeder\, emsx|U20|U_SPRITE|SPINFORAMX_IN[1]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMX_IN[1]\, emsx|U20|U_SPRITE|SPINFORAMX_IN[1], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMX_IN[2]~feeder\, emsx|U20|U_SPRITE|SPINFORAMX_IN[2]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMX_IN[2]\, emsx|U20|U_SPRITE|SPINFORAMX_IN[2], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMX_IN[3]~feeder\, emsx|U20|U_SPRITE|SPINFORAMX_IN[3]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMX_IN[3]\, emsx|U20|U_SPRITE|SPINFORAMX_IN[3], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMX_IN[6]~feeder\, emsx|U20|U_SPRITE|SPINFORAMX_IN[6]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add5~2\, emsx|U20|U_SPRITE|Add5~2, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMX_IN[6]\, emsx|U20|U_SPRITE|SPINFORAMX_IN[6], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMX_IN[7]~feeder\, emsx|U20|U_SPRITE|SPINFORAMX_IN[7]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add5~1\, emsx|U20|U_SPRITE|Add5~1, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMX_IN[7]\, emsx|U20|U_SPRITE|SPINFORAMX_IN[7], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMX_IN[8]~14\, emsx|U20|U_SPRITE|SPINFORAMX_IN[8]~14, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMX_IN[8]~13\, emsx|U20|U_SPRITE|SPINFORAMX_IN[8]~13, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add5~0\, emsx|U20|U_SPRITE|Add5~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMX_IN[8]~12\, emsx|U20|U_SPRITE|SPINFORAMX_IN[8]~12, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMX_IN[8]~15\, emsx|U20|U_SPRITE|SPINFORAMX_IN[8]~15, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPINFORAMX_IN[8]\, emsx|U20|U_SPRITE|SPINFORAMX_IN[8], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|ISPINFORAM|IMEM_rtl_0|auto_generated|ram_block1a0\, emsx|U20|U_SPRITE|ISPINFORAM|IMEM_rtl_0|auto_generated|ram_block1a0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Equal14~1\, emsx|U20|U_SPRITE|Equal14~1, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWXV~3\, emsx|U20|U_SPRITE|SPDRAWXV~3, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWX[1]\, emsx|U20|U_SPRITE|SPDRAWX[1], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add7~3\, emsx|U20|U_SPRITE|Add7~3, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWXV~2\, emsx|U20|U_SPRITE|SPDRAWXV~2, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWX[2]\, emsx|U20|U_SPRITE|SPDRAWX[2], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add7~0\, emsx|U20|U_SPRITE|Add7~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWXV~1\, emsx|U20|U_SPRITE|SPDRAWXV~1, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWX[3]\, emsx|U20|U_SPRITE|SPDRAWX[3], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add7~4\, emsx|U20|U_SPRITE|Add7~4, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWXV~7\, emsx|U20|U_SPRITE|SPDRAWXV~7, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWX[4]\, emsx|U20|U_SPRITE|SPDRAWX[4], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add7~6\, emsx|U20|U_SPRITE|Add7~6, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWXV~6\, emsx|U20|U_SPRITE|SPDRAWXV~6, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWX[5]\, emsx|U20|U_SPRITE|SPDRAWX[5], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add7~1\, emsx|U20|U_SPRITE|Add7~1, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWXV~5\, emsx|U20|U_SPRITE|SPDRAWXV~5, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWX[6]\, emsx|U20|U_SPRITE|SPDRAWX[6], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add7~5\, emsx|U20|U_SPRITE|Add7~5, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWXV~4\, emsx|U20|U_SPRITE|SPDRAWXV~4, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWX[7]\, emsx|U20|U_SPRITE|SPDRAWX[7], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add7~2\, emsx|U20|U_SPRITE|Add7~2, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWXV~0\, emsx|U20|U_SPRITE|SPDRAWXV~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWX[8]\, emsx|U20|U_SPRITE|SPDRAWX[8], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWPATTERN~16\, emsx|U20|U_SPRITE|SPDRAWPATTERN~16, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWPATTERN~17\, emsx|U20|U_SPRITE|SPDRAWPATTERN~17, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDRAWX[0]~0\, emsx|U20|U_SPRITE|SPLINEBUFDRAWX[0]~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWPATTERN[0]\, emsx|U20|U_SPRITE|SPDRAWPATTERN[0], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux132~0\, emsx|U20|U_SPRITE|Mux132~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Mux119~0\, emsx|U20|U_VDP_TEXT12|Mux119~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWPATTERN[15]~15\, emsx|U20|U_SPRITE|SPDRAWPATTERN[15]~15, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWPATTERN[1]\, emsx|U20|U_SPRITE|SPDRAWPATTERN[1], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux131~0\, emsx|U20|U_SPRITE|Mux131~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWPATTERN[2]\, emsx|U20|U_SPRITE|SPDRAWPATTERN[2], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux130~0\, emsx|U20|U_SPRITE|Mux130~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWPATTERN[3]\, emsx|U20|U_SPRITE|SPDRAWPATTERN[3], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux129~0\, emsx|U20|U_SPRITE|Mux129~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWPATTERN[4]\, emsx|U20|U_SPRITE|SPDRAWPATTERN[4], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux128~0\, emsx|U20|U_SPRITE|Mux128~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWPATTERN[5]\, emsx|U20|U_SPRITE|SPDRAWPATTERN[5], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux127~0\, emsx|U20|U_SPRITE|Mux127~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWPATTERN[6]\, emsx|U20|U_SPRITE|SPDRAWPATTERN[6], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux126~0\, emsx|U20|U_SPRITE|Mux126~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWPATTERN[7]\, emsx|U20|U_SPRITE|SPDRAWPATTERN[7], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux125~0\, emsx|U20|U_SPRITE|Mux125~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWPATTERN[8]\, emsx|U20|U_SPRITE|SPDRAWPATTERN[8], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux124~0\, emsx|U20|U_SPRITE|Mux124~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWPATTERN[9]\, emsx|U20|U_SPRITE|SPDRAWPATTERN[9], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux123~0\, emsx|U20|U_SPRITE|Mux123~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWPATTERN[10]\, emsx|U20|U_SPRITE|SPDRAWPATTERN[10], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux122~0\, emsx|U20|U_SPRITE|Mux122~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWPATTERN[11]\, emsx|U20|U_SPRITE|SPDRAWPATTERN[11], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux121~0\, emsx|U20|U_SPRITE|Mux121~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWPATTERN[12]\, emsx|U20|U_SPRITE|SPDRAWPATTERN[12], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux120~0\, emsx|U20|U_SPRITE|Mux120~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWPATTERN[13]\, emsx|U20|U_SPRITE|SPDRAWPATTERN[13], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux119~0\, emsx|U20|U_SPRITE|Mux119~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWPATTERN[14]\, emsx|U20|U_SPRITE|SPDRAWPATTERN[14], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux118~0\, emsx|U20|U_SPRITE|Mux118~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWPATTERN[15]\, emsx|U20|U_SPRITE|SPDRAWPATTERN[15], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDRAWWE~1\, emsx|U20|U_SPRITE|SPLINEBUFDRAWWE~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R8_COL0_ON~feeder\, emsx|U20|U_VDP_REGISTER|REG_R8_COL0_ON~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R8_COL0_ON\, emsx|U20|U_VDP_REGISTER|REG_R8_COL0_ON, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWCOLOR[3]~0\, emsx|U20|U_SPRITE|SPDRAWCOLOR[3]~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWCOLOR[3]\, emsx|U20|U_SPRITE|SPDRAWCOLOR[3], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWCOLOR[1]~feeder\, emsx|U20|U_SPRITE|SPDRAWCOLOR[1]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWCOLOR[1]\, emsx|U20|U_SPRITE|SPDRAWCOLOR[1], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWCOLOR[2]~feeder\, emsx|U20|U_SPRITE|SPDRAWCOLOR[2]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWCOLOR[2]\, emsx|U20|U_SPRITE|SPDRAWCOLOR[2], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWCOLOR[0]~feeder\, emsx|U20|U_SPRITE|SPDRAWCOLOR[0]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPDRAWCOLOR[0]\, emsx|U20|U_SPRITE|SPDRAWCOLOR[0], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|process_16~3\, emsx|U20|U_SPRITE|process_16~3, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDRAWWE~2\, emsx|U20|U_SPRITE|SPLINEBUFDRAWWE~2, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDRAWWE~3\, emsx|U20|U_SPRITE|SPLINEBUFDRAWWE~3, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Equal19~0\, emsx|U20|U_SPRITE|Equal19~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDISPX~0\, emsx|U20|U_SPRITE|SPLINEBUFDISPX~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDISPX[0]\, emsx|U20|U_SPRITE|SPLINEBUFDISPX[0], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDISPX~1\, emsx|U20|U_SPRITE|SPLINEBUFDISPX~1, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDISPX[1]\, emsx|U20|U_SPRITE|SPLINEBUFDISPX[1], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add11~0\, emsx|U20|U_SPRITE|Add11~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDISPX~2\, emsx|U20|U_SPRITE|SPLINEBUFDISPX~2, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDISPX[2]\, emsx|U20|U_SPRITE|SPLINEBUFDISPX[2], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDISPX~3\, emsx|U20|U_SPRITE|SPLINEBUFDISPX~3, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDISPX[3]\, emsx|U20|U_SPRITE|SPLINEBUFDISPX[3], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Equal20~1\, emsx|U20|U_SPRITE|Equal20~1, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Equal20~0\, emsx|U20|U_SPRITE|Equal20~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDISPX~4\, emsx|U20|U_SPRITE|SPLINEBUFDISPX~4, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDISPX[4]\, emsx|U20|U_SPRITE|SPLINEBUFDISPX[4], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDISPX~5\, emsx|U20|U_SPRITE|SPLINEBUFDISPX~5, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDISPX[5]\, emsx|U20|U_SPRITE|SPLINEBUFDISPX[5], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Equal20~2\, emsx|U20|U_SPRITE|Equal20~2, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDISPX~6\, emsx|U20|U_SPRITE|SPLINEBUFDISPX~6, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDISPX[6]\, emsx|U20|U_SPRITE|SPLINEBUFDISPX[6], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDISPX~7\, emsx|U20|U_SPRITE|SPLINEBUFDISPX~7, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDISPX[7]\, emsx|U20|U_SPRITE|SPLINEBUFDISPX[7], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Equal20~3\, emsx|U20|U_SPRITE|Equal20~3, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPWINDOWX~0\, emsx|U20|U_SPRITE|SPWINDOWX~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPWINDOWX\, emsx|U20|U_SPRITE|SPWINDOWX, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDISPWE~0\, emsx|U20|U_SPRITE|SPLINEBUFDISPWE~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDISPWE\, emsx|U20|U_SPRITE|SPLINEBUFDISPWE, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFWE_O~0\, emsx|U20|U_SPRITE|SPLINEBUFWE_O~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDRAWX[0]\, emsx|U20|U_SPRITE|SPLINEBUFDRAWX[0], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFADDR_O[0]~0\, emsx|U20|U_SPRITE|SPLINEBUFADDR_O[0]~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDRAWX[1]\, emsx|U20|U_SPRITE|SPLINEBUFDRAWX[1], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFADDR_O[1]~1\, emsx|U20|U_SPRITE|SPLINEBUFADDR_O[1]~1, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDRAWX[2]\, emsx|U20|U_SPRITE|SPLINEBUFDRAWX[2], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFADDR_O[2]~2\, emsx|U20|U_SPRITE|SPLINEBUFADDR_O[2]~2, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDRAWX[3]\, emsx|U20|U_SPRITE|SPLINEBUFDRAWX[3], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFADDR_O[3]~3\, emsx|U20|U_SPRITE|SPLINEBUFADDR_O[3]~3, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDRAWX[4]\, emsx|U20|U_SPRITE|SPLINEBUFDRAWX[4], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFADDR_O[4]~4\, emsx|U20|U_SPRITE|SPLINEBUFADDR_O[4]~4, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDRAWX[5]\, emsx|U20|U_SPRITE|SPLINEBUFDRAWX[5], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFADDR_O[5]~5\, emsx|U20|U_SPRITE|SPLINEBUFADDR_O[5]~5, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDRAWX[6]\, emsx|U20|U_SPRITE|SPLINEBUFDRAWX[6], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFADDR_O[6]~6\, emsx|U20|U_SPRITE|SPLINEBUFADDR_O[6]~6, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDRAWX[7]\, emsx|U20|U_SPRITE|SPLINEBUFDRAWX[7], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFADDR_O[7]~7\, emsx|U20|U_SPRITE|SPLINEBUFADDR_O[7]~7, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDATA_IN_E[0]~4\, emsx|U20|U_SPRITE|SPLINEBUFDATA_IN_E[0]~4, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFADDR_E[0]~0\, emsx|U20|U_SPRITE|SPLINEBUFADDR_E[0]~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFADDR_E[1]~1\, emsx|U20|U_SPRITE|SPLINEBUFADDR_E[1]~1, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFADDR_E[2]~2\, emsx|U20|U_SPRITE|SPLINEBUFADDR_E[2]~2, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFADDR_E[3]~3\, emsx|U20|U_SPRITE|SPLINEBUFADDR_E[3]~3, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFADDR_E[4]~4\, emsx|U20|U_SPRITE|SPLINEBUFADDR_E[4]~4, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFADDR_E[5]~5\, emsx|U20|U_SPRITE|SPLINEBUFADDR_E[5]~5, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFADDR_E[6]~6\, emsx|U20|U_SPRITE|SPLINEBUFADDR_E[6]~6, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFADDR_E[7]~7\, emsx|U20|U_SPRITE|SPLINEBUFADDR_E[7]~7, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDATA_IN_E[1]~6\, emsx|U20|U_SPRITE|SPLINEBUFDATA_IN_E[1]~6, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDATA_IN_E[2]~7\, emsx|U20|U_SPRITE|SPLINEBUFDATA_IN_E[2]~7, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDATA_IN_E[3]~5\, emsx|U20|U_SPRITE|SPLINEBUFDATA_IN_E[3]~5, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDATA_IN_E[4]~0\, emsx|U20|U_SPRITE|SPLINEBUFDATA_IN_E[4]~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDATA_IN_O[5]~1\, emsx|U20|U_SPRITE|SPLINEBUFDATA_IN_O[5]~1, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDRAWCOLOR[7]~10\, emsx|U20|U_SPRITE|SPLINEBUFDRAWCOLOR[7]~10, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDRAWCOLOR[7]~11\, emsx|U20|U_SPRITE|SPLINEBUFDRAWCOLOR[7]~11, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDRAWCOLOR[7]~12\, emsx|U20|U_SPRITE|SPLINEBUFDRAWCOLOR[7]~12, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDRAWCOLOR[7]\, emsx|U20|U_SPRITE|SPLINEBUFDRAWCOLOR[7], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDATA_IN_O[7]~2\, emsx|U20|U_SPRITE|SPLINEBUFDATA_IN_O[7]~2, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|U_ODD_LINE_BUF|blkram_rtl_0|auto_generated|ram_block1a0\, emsx|U20|U_SPRITE|U_ODD_LINE_BUF|blkram_rtl_0|auto_generated|ram_block1a0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDATA_IN_E[6]~3\, emsx|U20|U_SPRITE|SPLINEBUFDATA_IN_E[6]~3, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDATA_IN_E[7]~2\, emsx|U20|U_SPRITE|SPLINEBUFDATA_IN_E[7]~2, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|U_EVEN_LINE_BUF|blkram_rtl_0|auto_generated|ram_block1a0\, emsx|U20|U_SPRITE|U_EVEN_LINE_BUF|blkram_rtl_0|auto_generated|ram_block1a0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDRAWCOLOR[6]~9\, emsx|U20|U_SPRITE|SPLINEBUFDRAWCOLOR[6]~9, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDRAWCOLOR[6]~feeder\, emsx|U20|U_SPRITE|SPLINEBUFDRAWCOLOR[6]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux155~0\, emsx|U20|U_SPRITE|Mux155~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|LASTCC0LOCALPLANENUMV[2]\, emsx|U20|U_SPRITE|LASTCC0LOCALPLANENUMV[2], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|LASTCC0LOCALPLANENUMV~5\, emsx|U20|U_SPRITE|LASTCC0LOCALPLANENUMV~5, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDRAWCOLOR[6]\, emsx|U20|U_SPRITE|SPLINEBUFDRAWCOLOR[6], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDATA_IN_O[6]~3\, emsx|U20|U_SPRITE|SPLINEBUFDATA_IN_O[6]~3, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDRAWCOLOR[5]~8\, emsx|U20|U_SPRITE|SPLINEBUFDRAWCOLOR[5]~8, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDRAWCOLOR[5]~feeder\, emsx|U20|U_SPRITE|SPLINEBUFDRAWCOLOR[5]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux156~0\, emsx|U20|U_SPRITE|Mux156~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|LASTCC0LOCALPLANENUMV[1]\, emsx|U20|U_SPRITE|LASTCC0LOCALPLANENUMV[1], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|LASTCC0LOCALPLANENUMV~3\, emsx|U20|U_SPRITE|LASTCC0LOCALPLANENUMV~3, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDRAWCOLOR[5]\, emsx|U20|U_SPRITE|SPLINEBUFDRAWCOLOR[5], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDATA_IN_E[5]~1\, emsx|U20|U_SPRITE|SPLINEBUFDATA_IN_E[5]~1, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDRAWCOLOR[4]~7\, emsx|U20|U_SPRITE|SPLINEBUFDRAWCOLOR[4]~7, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDRAWCOLOR[4]~feeder\, emsx|U20|U_SPRITE|SPLINEBUFDRAWCOLOR[4]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux157~0\, emsx|U20|U_SPRITE|Mux157~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|LASTCC0LOCALPLANENUMV[0]\, emsx|U20|U_SPRITE|LASTCC0LOCALPLANENUMV[0], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|LASTCC0LOCALPLANENUMV~4\, emsx|U20|U_SPRITE|LASTCC0LOCALPLANENUMV~4, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDRAWCOLOR[4]\, emsx|U20|U_SPRITE|SPLINEBUFDRAWCOLOR[4], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDATA_IN_O[4]~0\, emsx|U20|U_SPRITE|SPLINEBUFDATA_IN_O[4]~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux163~0\, emsx|U20|U_SPRITE|Mux163~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux163~1\, emsx|U20|U_SPRITE|Mux163~1, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDRAWCOLOR[3]\, emsx|U20|U_SPRITE|SPLINEBUFDRAWCOLOR[3], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDATA_IN_O[3]~5\, emsx|U20|U_SPRITE|SPLINEBUFDATA_IN_O[3]~5, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux164~0\, emsx|U20|U_SPRITE|Mux164~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux164~1\, emsx|U20|U_SPRITE|Mux164~1, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDRAWCOLOR[2]\, emsx|U20|U_SPRITE|SPLINEBUFDRAWCOLOR[2], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDATA_IN_O[2]~7\, emsx|U20|U_SPRITE|SPLINEBUFDATA_IN_O[2]~7, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux165~0\, emsx|U20|U_SPRITE|Mux165~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux165~1\, emsx|U20|U_SPRITE|Mux165~1, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDRAWCOLOR[1]\, emsx|U20|U_SPRITE|SPLINEBUFDRAWCOLOR[1], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDATA_IN_O[1]~6\, emsx|U20|U_SPRITE|SPLINEBUFDATA_IN_O[1]~6, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux166~0\, emsx|U20|U_SPRITE|Mux166~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux166~1\, emsx|U20|U_SPRITE|Mux166~1, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDRAWCOLOR[0]\, emsx|U20|U_SPRITE|SPLINEBUFDRAWCOLOR[0], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDATA_IN_O[0]~4\, emsx|U20|U_SPRITE|SPLINEBUFDATA_IN_O[0]~4, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDRAWDATA_OUT[7]~0\, emsx|U20|U_SPRITE|SPLINEBUFDRAWDATA_OUT[7]~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux158~0\, emsx|U20|U_SPRITE|Mux158~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPCC0FOUNDV\, emsx|U20|U_SPRITE|SPCC0FOUNDV, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|process_16~5\, emsx|U20|U_SPRITE|process_16~5, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDRAWWE~4\, emsx|U20|U_SPRITE|SPLINEBUFDRAWWE~4, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFDRAWWE\, emsx|U20|U_SPRITE|SPLINEBUFDRAWWE, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPLINEBUFWE_E~0\, emsx|U20|U_SPRITE|SPLINEBUFWE_E~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|process_16~1\, emsx|U20|U_SPRITE|process_16~1, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|process_16~0\, emsx|U20|U_SPRITE|process_16~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|process_16~2\, emsx|U20|U_SPRITE|process_16~2, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS5S6SPCOLLISIONYV~1\, emsx|U20|U_SPRITE|VDPS5S6SPCOLLISIONYV~1, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS3S4SPCOLLISIONXV[2]\, emsx|U20|U_SPRITE|VDPS3S4SPCOLLISIONXV[2], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS3S4SPCOLLISIONXV~2\, emsx|U20|U_SPRITE|VDPS3S4SPCOLLISIONXV~2, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|PVDPS3S4SPCOLLISIONX[2]\, emsx|U20|U_SPRITE|PVDPS3S4SPCOLLISIONX[2], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_VDPS0RESETACK~0\, emsx|U20|U_SPRITE|FF_VDPS0RESETACK~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_VDPS0RESETACK\, emsx|U20|U_SPRITE|FF_VDPS0RESETACK, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_SPVDPS0RESETREQ~0\, emsx|U20|U_VDP_REGISTER|FF_SPVDPS0RESETREQ~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_SPVDPS0RESETREQ\, emsx|U20|U_VDP_REGISTER|FF_SPVDPS0RESETREQ, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_SP_OVERMAP_NUM~8\, emsx|U20|U_SPRITE|FF_SP_OVERMAP_NUM~8, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_LISTUP_ADDR[0]~4\, emsx|U20|U_SPRITE|FF_Y_TEST_LISTUP_ADDR[0]~4, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Decoder0~0\, emsx|U20|U_SPRITE|Decoder0~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_SP_OVERMAP~0\, emsx|U20|U_SPRITE|FF_SP_OVERMAP~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_SP_OVERMAP~1\, emsx|U20|U_SPRITE|FF_SP_OVERMAP~1, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_SP_OVERMAP\, emsx|U20|U_SPRITE|FF_SP_OVERMAP, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_SP_OVERMAP_NUM[3]~6\, emsx|U20|U_SPRITE|FF_SP_OVERMAP_NUM[3]~6, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_SP_OVERMAP_NUM[2]\, emsx|U20|U_SPRITE|FF_SP_OVERMAP_NUM[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux13~1\, emsx|U20|U_VDP_REGISTER|Mux13~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux13~2\, emsx|U20|U_VDP_REGISTER|Mux13~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux13~3\, emsx|U20|U_VDP_REGISTER|Mux13~3, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add9~1\, emsx|U20|U_SPRITE|Add9~1, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS5S6SPCOLLISIONYV[2]\, emsx|U20|U_SPRITE|VDPS5S6SPCOLLISIONYV[2], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS5S6SPCOLLISIONYV~4\, emsx|U20|U_SPRITE|VDPS5S6SPCOLLISIONYV~4, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|PVDPS5S6SPCOLLISIONY[2]\, emsx|U20|U_SPRITE|PVDPS5S6SPCOLLISIONY[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux13~0\, emsx|U20|U_VDP_REGISTER|Mux13~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux13~4\, emsx|U20|U_VDP_REGISTER|Mux13~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux13~5\, emsx|U20|U_VDP_REGISTER|Mux13~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|DBI[2]\, emsx|U20|U_VDP_REGISTER|DBI[2], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgRegPtr[1]~3\, emsx|U30|u_psgch|PsgRegPtr[1]~3, MSX, 1
instance = comp, \emsx|U30|u_psgch|process_1~0\, emsx|U30|u_psgch|process_1~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgRegPtr[1]\, emsx|U30|u_psgch|PsgRegPtr[1], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgRegPtr[3]~2\, emsx|U30|u_psgch|PsgRegPtr[3]~2, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgRegPtr[3]\, emsx|U30|u_psgch|PsgRegPtr[3], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgRegPtr[0]~0\, emsx|U30|u_psgch|PsgRegPtr[0]~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgRegPtr[0]\, emsx|U30|u_psgch|PsgRegPtr[0], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgRegPtr[2]~1\, emsx|U30|u_psgch|PsgRegPtr[2]~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgRegPtr[2]\, emsx|U30|u_psgch|PsgRegPtr[2], MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal14~11\, emsx|U30|u_psgch|Equal14~11, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChC[8]~1\, emsx|U30|u_psgch|PsgFreqChC[8]~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChC[10]\, emsx|U30|u_psgch|PsgFreqChC[10], MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal14~0\, emsx|U30|u_psgch|Equal14~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgShapeEnv[0]~0\, emsx|U30|u_psgch|PsgShapeEnv[0]~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgShapeEnv[2]\, emsx|U30|u_psgch|PsgShapeEnv[2], MSX, 1
instance = comp, \emsx|U30|dbi[2]~27\, emsx|U30|dbi[2]~27, MSX, 1
instance = comp, \emsx|U30|regb[2]~3\, emsx|U30|regb[2]~3, MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal14~14\, emsx|U30|u_psgch|Equal14~14, MSX, 1
instance = comp, \emsx|U30|regb[0]~0\, emsx|U30|regb[0]~0, MSX, 1
instance = comp, \emsx|U30|regb[2]\, emsx|U30|regb[2], MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal14~7\, emsx|U30|u_psgch|Equal14~7, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgChanSel[0]~0\, emsx|U30|u_psgch|PsgChanSel[0]~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgChanSel[2]\, emsx|U30|u_psgch|PsgChanSel[2], MSX, 1
instance = comp, \emsx|U30|dbi[2]~28\, emsx|U30|dbi[2]~28, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgVolChB[2]~feeder\, emsx|U30|u_psgch|PsgVolChB[2]~feeder, MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal14~1\, emsx|U30|u_psgch|Equal14~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgVolChB[0]~0\, emsx|U30|u_psgch|PsgVolChB[0]~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgVolChB[2]\, emsx|U30|u_psgch|PsgVolChB[2], MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal14~12\, emsx|U30|u_psgch|Equal14~12, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqEnv[0]~1\, emsx|U30|u_psgch|PsgFreqEnv[0]~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqEnv[2]\, emsx|U30|u_psgch|PsgFreqEnv[2], MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal14~8\, emsx|U30|u_psgch|Equal14~8, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChA[8]~0\, emsx|U30|u_psgch|PsgFreqChA[8]~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChA[10]\, emsx|U30|u_psgch|PsgFreqChA[10], MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal14~5\, emsx|U30|u_psgch|Equal14~5, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChB[8]~0\, emsx|U30|u_psgch|PsgFreqChB[8]~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChB[10]\, emsx|U30|u_psgch|PsgFreqChB[10], MSX, 1
instance = comp, \emsx|U30|dbi[2]~22\, emsx|U30|dbi[2]~22, MSX, 1
instance = comp, \emsx|U30|dbi[2]~23\, emsx|U30|dbi[2]~23, MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal14~10\, emsx|U30|u_psgch|Equal14~10, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChA[0]~1\, emsx|U30|u_psgch|PsgFreqChA[0]~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChA[2]\, emsx|U30|u_psgch|PsgFreqChA[2], MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal14~6\, emsx|U30|u_psgch|Equal14~6, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChB[0]~1\, emsx|U30|u_psgch|PsgFreqChB[0]~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChB[2]\, emsx|U30|u_psgch|PsgFreqChB[2], MSX, 1
instance = comp, \emsx|U30|dbi[2]~24\, emsx|U30|dbi[2]~24, MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal14~3\, emsx|U30|u_psgch|Equal14~3, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgVolChA[0]~0\, emsx|U30|u_psgch|PsgVolChA[0]~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgVolChA[2]\, emsx|U30|u_psgch|PsgVolChA[2], MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal14~13\, emsx|U30|u_psgch|Equal14~13, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgVolChC[0]~0\, emsx|U30|u_psgch|PsgVolChC[0]~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgVolChC[2]\, emsx|U30|u_psgch|PsgVolChC[2], MSX, 1
instance = comp, \emsx|U30|dbi[2]~25\, emsx|U30|dbi[2]~25, MSX, 1
instance = comp, \emsx|U30|dbi[2]~26\, emsx|U30|dbi[2]~26, MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal14~4\, emsx|U30|u_psgch|Equal14~4, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqNoise[0]~0\, emsx|U30|u_psgch|PsgFreqNoise[0]~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqNoise[2]\, emsx|U30|u_psgch|PsgFreqNoise[2], MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal14~9\, emsx|U30|u_psgch|Equal14~9, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChC[0]~0\, emsx|U30|u_psgch|PsgFreqChC[0]~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChC[2]\, emsx|U30|u_psgch|PsgFreqChC[2], MSX, 1
instance = comp, \emsx|U30|dbi[2]~20\, emsx|U30|dbi[2]~20, MSX, 1
instance = comp, \emsx|U30|regb[6]~8\, emsx|U30|regb[6]~8, MSX, 1
instance = comp, \emsx|U30|regb[6]\, emsx|U30|regb[6], MSX, 1
instance = comp, \emsx|U30|regb[4]~6\, emsx|U30|regb[4]~6, MSX, 1
instance = comp, \emsx|U30|regb[4]\, emsx|U30|regb[4], MSX, 1
instance = comp, \emsx|U30|stra~feeder\, emsx|U30|stra~feeder, MSX, 1
instance = comp, \emsx|U30|stra\, emsx|U30|stra, MSX, 1
instance = comp, \user_io|sd_block.abyte_cnt[4]~14\, user_io|sd_block.abyte_cnt[4]~14, MSX, 1
instance = comp, \user_io|sd_block.abyte_cnt[4]\, user_io|sd_block.abyte_cnt[4], MSX, 1
instance = comp, \user_io|WideNand2~3\, user_io|WideNand2~3, MSX, 1
instance = comp, \user_io|sd_block.abyte_cnt[5]~11\, user_io|sd_block.abyte_cnt[5]~11, MSX, 1
instance = comp, \user_io|sd_block.abyte_cnt[5]\, user_io|sd_block.abyte_cnt[5], MSX, 1
instance = comp, \user_io|WideNand2~4\, user_io|WideNand2~4, MSX, 1
instance = comp, \user_io|sd_block.abyte_cnt[7]~13\, user_io|sd_block.abyte_cnt[7]~13, MSX, 1
instance = comp, \user_io|sd_block.abyte_cnt[7]\, user_io|sd_block.abyte_cnt[7], MSX, 1
instance = comp, \user_io|sd_block.abyte_cnt[5]~8\, user_io|sd_block.abyte_cnt[5]~8, MSX, 1
instance = comp, \user_io|sd_block.abyte_cnt[0]~16\, user_io|sd_block.abyte_cnt[0]~16, MSX, 1
instance = comp, \user_io|sd_block.abyte_cnt[0]\, user_io|sd_block.abyte_cnt[0], MSX, 1
instance = comp, \user_io|sd_block.abyte_cnt[1]~9\, user_io|sd_block.abyte_cnt[1]~9, MSX, 1
instance = comp, \user_io|sd_block.abyte_cnt[1]\, user_io|sd_block.abyte_cnt[1], MSX, 1
instance = comp, \user_io|WideNand2~2\, user_io|WideNand2~2, MSX, 1
instance = comp, \user_io|sd_block.abyte_cnt[2]~10\, user_io|sd_block.abyte_cnt[2]~10, MSX, 1
instance = comp, \user_io|sd_block.abyte_cnt[2]\, user_io|sd_block.abyte_cnt[2], MSX, 1
instance = comp, \user_io|WideNand2~5\, user_io|WideNand2~5, MSX, 1
instance = comp, \user_io|sd_block.abyte_cnt[3]~15\, user_io|sd_block.abyte_cnt[3]~15, MSX, 1
instance = comp, \user_io|sd_block.abyte_cnt[3]\, user_io|sd_block.abyte_cnt[3], MSX, 1
instance = comp, \user_io|WideNand2~0\, user_io|WideNand2~0, MSX, 1
instance = comp, \user_io|WideNand2~1\, user_io|WideNand2~1, MSX, 1
instance = comp, \user_io|sd_block.abyte_cnt[6]~12\, user_io|sd_block.abyte_cnt[6]~12, MSX, 1
instance = comp, \user_io|sd_block.abyte_cnt[6]\, user_io|sd_block.abyte_cnt[6], MSX, 1
instance = comp, \user_io|Equal21~1\, user_io|Equal21~1, MSX, 1
instance = comp, \user_io|Equal21~0\, user_io|Equal21~0, MSX, 1
instance = comp, \user_io|Equal21~2\, user_io|Equal21~2, MSX, 1
instance = comp, \user_io|sd_block.acmd[0]~0\, user_io|sd_block.acmd[0]~0, MSX, 1
instance = comp, \user_io|sd_block.acmd[0]\, user_io|sd_block.acmd[0], MSX, 1
instance = comp, \user_io|sd_block.acmd[1]\, user_io|sd_block.acmd[1], MSX, 1
instance = comp, \user_io|sd_block.acmd[3]\, user_io|sd_block.acmd[3], MSX, 1
instance = comp, \user_io|sd_buff_addr[0]~9\, user_io|sd_buff_addr[0]~9, MSX, 1
instance = comp, \user_io|sd_block.acmd[4]\, user_io|sd_block.acmd[4], MSX, 1
instance = comp, \user_io|sd_block.acmd[6]~feeder\, user_io|sd_block.acmd[6]~feeder, MSX, 1
instance = comp, \user_io|sd_block.acmd[6]\, user_io|sd_block.acmd[6], MSX, 1
instance = comp, \user_io|sd_block.acmd[5]\, user_io|sd_block.acmd[5], MSX, 1
instance = comp, \user_io|sd_block.acmd[7]~feeder\, user_io|sd_block.acmd[7]~feeder, MSX, 1
instance = comp, \user_io|sd_block.acmd[7]\, user_io|sd_block.acmd[7], MSX, 1
instance = comp, \user_io|Decoder7~0\, user_io|Decoder7~0, MSX, 1
instance = comp, \user_io|sd_buff_addr[0]~10\, user_io|sd_buff_addr[0]~10, MSX, 1
instance = comp, \user_io|sd_block.acmd[2]\, user_io|sd_block.acmd[2], MSX, 1
instance = comp, \user_io|img_mounted~0\, user_io|img_mounted~0, MSX, 1
instance = comp, \user_io|img_mounted[0]\, user_io|img_mounted[0], MSX, 1
instance = comp, \img_reset_cnt[0]~2\, img_reset_cnt[0]~2, MSX, 1
instance = comp, \img_reset_cnt[0]~5\, img_reset_cnt[0]~5, MSX, 1
instance = comp, \img_reset_cnt[0]\, img_reset_cnt[0], MSX, 1
instance = comp, \img_reset_cnt[1]~6\, img_reset_cnt[1]~6, MSX, 1
instance = comp, \img_reset_cnt[1]\, img_reset_cnt[1], MSX, 1
instance = comp, \img_reset_cnt[2]~4\, img_reset_cnt[2]~4, MSX, 1
instance = comp, \img_reset_cnt[2]\, img_reset_cnt[2], MSX, 1
instance = comp, \Equal0~9\, Equal0~9, MSX, 1
instance = comp, \img_reset_cnt[3]~3\, img_reset_cnt[3]~3, MSX, 1
instance = comp, \img_reset_cnt[3]\, img_reset_cnt[3], MSX, 1
instance = comp, \Equal0~0\, Equal0~0, MSX, 1
instance = comp, \img_reset_cnt[4]~9\, img_reset_cnt[4]~9, MSX, 1
instance = comp, \img_reset_cnt[4]\, img_reset_cnt[4], MSX, 1
instance = comp, \Equal0~10\, Equal0~10, MSX, 1
instance = comp, \img_reset_cnt[5]~8\, img_reset_cnt[5]~8, MSX, 1
instance = comp, \img_reset_cnt[5]\, img_reset_cnt[5], MSX, 1
instance = comp, \img_reset_cnt[6]~7\, img_reset_cnt[6]~7, MSX, 1
instance = comp, \img_reset_cnt[6]\, img_reset_cnt[6], MSX, 1
instance = comp, \Equal0~1\, Equal0~1, MSX, 1
instance = comp, \img_reset_cnt[7]~12\, img_reset_cnt[7]~12, MSX, 1
instance = comp, \img_reset_cnt[7]\, img_reset_cnt[7], MSX, 1
instance = comp, \img_reset_cnt[8]~11\, img_reset_cnt[8]~11, MSX, 1
instance = comp, \img_reset_cnt[8]\, img_reset_cnt[8], MSX, 1
instance = comp, \Equal0~11\, Equal0~11, MSX, 1
instance = comp, \img_reset_cnt[9]~10\, img_reset_cnt[9]~10, MSX, 1
instance = comp, \img_reset_cnt[9]\, img_reset_cnt[9], MSX, 1
instance = comp, \Equal0~2\, Equal0~2, MSX, 1
instance = comp, \img_reset_cnt[10]~15\, img_reset_cnt[10]~15, MSX, 1
instance = comp, \img_reset_cnt[10]\, img_reset_cnt[10], MSX, 1
instance = comp, \img_reset_cnt[11]~14\, img_reset_cnt[11]~14, MSX, 1
instance = comp, \img_reset_cnt[11]\, img_reset_cnt[11], MSX, 1
instance = comp, \Equal0~12\, Equal0~12, MSX, 1
instance = comp, \img_reset_cnt[12]~13\, img_reset_cnt[12]~13, MSX, 1
instance = comp, \img_reset_cnt[12]\, img_reset_cnt[12], MSX, 1
instance = comp, \Equal0~3\, Equal0~3, MSX, 1
instance = comp, \img_reset_cnt[13]~18\, img_reset_cnt[13]~18, MSX, 1
instance = comp, \img_reset_cnt[13]\, img_reset_cnt[13], MSX, 1
instance = comp, \Equal0~13\, Equal0~13, MSX, 1
instance = comp, \img_reset_cnt[14]~17\, img_reset_cnt[14]~17, MSX, 1
instance = comp, \img_reset_cnt[14]\, img_reset_cnt[14], MSX, 1
instance = comp, \img_reset_cnt[15]~16\, img_reset_cnt[15]~16, MSX, 1
instance = comp, \img_reset_cnt[15]\, img_reset_cnt[15], MSX, 1
instance = comp, \Equal0~4\, Equal0~4, MSX, 1
instance = comp, \img_reset_cnt[16]~21\, img_reset_cnt[16]~21, MSX, 1
instance = comp, \img_reset_cnt[16]\, img_reset_cnt[16], MSX, 1
instance = comp, \img_reset_cnt[17]~20\, img_reset_cnt[17]~20, MSX, 1
instance = comp, \img_reset_cnt[17]\, img_reset_cnt[17], MSX, 1
instance = comp, \Equal0~14\, Equal0~14, MSX, 1
instance = comp, \img_reset_cnt[18]~19\, img_reset_cnt[18]~19, MSX, 1
instance = comp, \img_reset_cnt[18]\, img_reset_cnt[18], MSX, 1
instance = comp, \Equal0~5\, Equal0~5, MSX, 1
instance = comp, \img_reset_cnt[19]~24\, img_reset_cnt[19]~24, MSX, 1
instance = comp, \img_reset_cnt[19]\, img_reset_cnt[19], MSX, 1
instance = comp, \img_reset_cnt[20]~23\, img_reset_cnt[20]~23, MSX, 1
instance = comp, \img_reset_cnt[20]\, img_reset_cnt[20], MSX, 1
instance = comp, \Equal0~15\, Equal0~15, MSX, 1
instance = comp, \img_reset_cnt[21]~22\, img_reset_cnt[21]~22, MSX, 1
instance = comp, \img_reset_cnt[21]\, img_reset_cnt[21], MSX, 1
instance = comp, \Equal0~6\, Equal0~6, MSX, 1
instance = comp, \img_reset_cnt[22]~25\, img_reset_cnt[22]~25, MSX, 1
instance = comp, \img_reset_cnt[22]\, img_reset_cnt[22], MSX, 1
instance = comp, \Equal0~7\, Equal0~7, MSX, 1
instance = comp, \img_reset_cnt[23]~28\, img_reset_cnt[23]~28, MSX, 1
instance = comp, \img_reset_cnt[23]\, img_reset_cnt[23], MSX, 1
instance = comp, \img_reset_cnt[24]~27\, img_reset_cnt[24]~27, MSX, 1
instance = comp, \img_reset_cnt[24]\, img_reset_cnt[24], MSX, 1
instance = comp, \Equal0~16\, Equal0~16, MSX, 1
instance = comp, \img_reset_cnt[25]~26\, img_reset_cnt[25]~26, MSX, 1
instance = comp, \img_reset_cnt[25]\, img_reset_cnt[25], MSX, 1
instance = comp, \Equal0~8\, Equal0~8, MSX, 1
instance = comp, \img_reset_cnt[26]~1\, img_reset_cnt[26]~1, MSX, 1
instance = comp, \img_reset_cnt[26]\, img_reset_cnt[26], MSX, 1
instance = comp, \img_reset_cnt[27]~0\, img_reset_cnt[27]~0, MSX, 1
instance = comp, \img_reset_cnt[27]\, img_reset_cnt[27], MSX, 1
instance = comp, \user_io|status[0]~14\, user_io|status[0]~14, MSX, 1
instance = comp, \user_io|status[0]~15\, user_io|status[0]~15, MSX, 1
instance = comp, \user_io|status[0]~16\, user_io|status[0]~16, MSX, 1
instance = comp, \user_io|status[0]\, user_io|status[0], MSX, 1
instance = comp, \user_io|but_sw[1]\, user_io|but_sw[1], MSX, 1
instance = comp, \resetW~0\, resetW~0, MSX, 1
instance = comp, \user_io|joystick_1[3]~1\, user_io|joystick_1[3]~1, MSX, 1
instance = comp, \user_io|mouse_strobe~0\, user_io|mouse_strobe~0, MSX, 1
instance = comp, \user_io|mouse_strobe~1\, user_io|mouse_strobe~1, MSX, 1
instance = comp, \user_io|mouse_strobe\, user_io|mouse_strobe, MSX, 1
instance = comp, \user_io|joystick_1[3]~2\, user_io|joystick_1[3]~2, MSX, 1
instance = comp, \user_io|joystick_1[3]~3\, user_io|joystick_1[3]~3, MSX, 1
instance = comp, \user_io|joystick_1[5]\, user_io|joystick_1[5], MSX, 1
instance = comp, \user_io|joystick_0[3]~1\, user_io|joystick_0[3]~1, MSX, 1
instance = comp, \user_io|joystick_0[5]\, user_io|joystick_0[5], MSX, 1
instance = comp, \user_io|status[7]\, user_io|status[7], MSX, 1
instance = comp, \joya[5]~3\, joya[5]~3, MSX, 1
instance = comp, \user_io|joystick_0[4]\, user_io|joystick_0[4], MSX, 1
instance = comp, \user_io|joystick_1[4]\, user_io|joystick_1[4], MSX, 1
instance = comp, \mouse_en~2\, mouse_en~2, MSX, 1
instance = comp, \user_io|joystick_0[3]\, user_io|joystick_0[3], MSX, 1
instance = comp, \user_io|joystick_1[3]\, user_io|joystick_1[3], MSX, 1
instance = comp, \mouse_en~0\, mouse_en~0, MSX, 1
instance = comp, \user_io|joystick_1[2]~feeder\, user_io|joystick_1[2]~feeder, MSX, 1
instance = comp, \user_io|joystick_1[2]\, user_io|joystick_1[2], MSX, 1
instance = comp, \user_io|joystick_0[2]~feeder\, user_io|joystick_0[2]~feeder, MSX, 1
instance = comp, \user_io|joystick_0[2]\, user_io|joystick_0[2], MSX, 1
instance = comp, \joya[2]~1\, joya[2]~1, MSX, 1
instance = comp, \user_io|joystick_1[0]~4\, user_io|joystick_1[0]~4, MSX, 1
instance = comp, \user_io|joystick_1[0]\, user_io|joystick_1[0], MSX, 1
instance = comp, \user_io|joystick_0[0]~2\, user_io|joystick_0[0]~2, MSX, 1
instance = comp, \user_io|joystick_0[0]\, user_io|joystick_0[0], MSX, 1
instance = comp, \joya[0]~0\, joya[0]~0, MSX, 1
instance = comp, \user_io|joystick_1[1]\, user_io|joystick_1[1], MSX, 1
instance = comp, \user_io|joystick_0[1]\, user_io|joystick_0[1], MSX, 1
instance = comp, \joya[1]~2\, joya[1]~2, MSX, 1
instance = comp, \mouse_en~1\, mouse_en~1, MSX, 1
instance = comp, \mouse_en~3\, mouse_en~3, MSX, 1
instance = comp, \mouse_state~2\, mouse_state~2, MSX, 1
instance = comp, \always2~0\, always2~0, MSX, 1
instance = comp, \mouse_timeout[0]~6\, mouse_timeout[0]~6, MSX, 1
instance = comp, \mouse_timeout[0]\, mouse_timeout[0], MSX, 1
instance = comp, \mouse_timeout[4]~7\, mouse_timeout[4]~7, MSX, 1
instance = comp, \mouse_timeout[4]~12\, mouse_timeout[4]~12, MSX, 1
instance = comp, \mouse_timeout[1]~11\, mouse_timeout[1]~11, MSX, 1
instance = comp, \mouse_timeout[1]\, mouse_timeout[1], MSX, 1
instance = comp, \Add2~2\, Add2~2, MSX, 1
instance = comp, \mouse_timeout[2]~10\, mouse_timeout[2]~10, MSX, 1
instance = comp, \mouse_timeout[2]\, mouse_timeout[2], MSX, 1
instance = comp, \Add2~1\, Add2~1, MSX, 1
instance = comp, \mouse_timeout[3]~9\, mouse_timeout[3]~9, MSX, 1
instance = comp, \mouse_timeout[3]\, mouse_timeout[3], MSX, 1
instance = comp, \Add2~0\, Add2~0, MSX, 1
instance = comp, \mouse_timeout[4]~8\, mouse_timeout[4]~8, MSX, 1
instance = comp, \mouse_timeout[4]\, mouse_timeout[4], MSX, 1
instance = comp, \mouse_timeout[5]~13\, mouse_timeout[5]~13, MSX, 1
instance = comp, \mouse_timeout[5]~14\, mouse_timeout[5]~14, MSX, 1
instance = comp, \mouse_timeout[5]\, mouse_timeout[5], MSX, 1
instance = comp, \Add2~3\, Add2~3, MSX, 1
instance = comp, \mouse_timeout[6]~15\, mouse_timeout[6]~15, MSX, 1
instance = comp, \mouse_timeout[6]\, mouse_timeout[6], MSX, 1
instance = comp, \mouse_timeout[7]~16\, mouse_timeout[7]~16, MSX, 1
instance = comp, \mouse_timeout[7]~17\, mouse_timeout[7]~17, MSX, 1
instance = comp, \mouse_timeout[7]\, mouse_timeout[7], MSX, 1
instance = comp, \Add2~4\, Add2~4, MSX, 1
instance = comp, \mouse_timeout[8]~18\, mouse_timeout[8]~18, MSX, 1
instance = comp, \mouse_timeout[8]\, mouse_timeout[8], MSX, 1
instance = comp, \mouse_timeout[9]~19\, mouse_timeout[9]~19, MSX, 1
instance = comp, \mouse_timeout[9]~20\, mouse_timeout[9]~20, MSX, 1
instance = comp, \mouse_timeout[9]\, mouse_timeout[9], MSX, 1
instance = comp, \Add2~5\, Add2~5, MSX, 1
instance = comp, \mouse_timeout[10]~21\, mouse_timeout[10]~21, MSX, 1
instance = comp, \mouse_timeout[10]~22\, mouse_timeout[10]~22, MSX, 1
instance = comp, \mouse_timeout[10]\, mouse_timeout[10], MSX, 1
instance = comp, \Add2~6\, Add2~6, MSX, 1
instance = comp, \mouse_timeout[11]~23\, mouse_timeout[11]~23, MSX, 1
instance = comp, \mouse_timeout[11]\, mouse_timeout[11], MSX, 1
instance = comp, \Add2~7\, Add2~7, MSX, 1
instance = comp, \mouse_timeout[12]~24\, mouse_timeout[12]~24, MSX, 1
instance = comp, \mouse_timeout[12]\, mouse_timeout[12], MSX, 1
instance = comp, \Add2~8\, Add2~8, MSX, 1
instance = comp, \mouse_timeout[13]~25\, mouse_timeout[13]~25, MSX, 1
instance = comp, \mouse_timeout[13]\, mouse_timeout[13], MSX, 1
instance = comp, \Add2~9\, Add2~9, MSX, 1
instance = comp, \mouse_timeout[14]~26\, mouse_timeout[14]~26, MSX, 1
instance = comp, \mouse_timeout[14]\, mouse_timeout[14], MSX, 1
instance = comp, \mouse_timeout[15]~27\, mouse_timeout[15]~27, MSX, 1
instance = comp, \mouse_timeout[15]~28\, mouse_timeout[15]~28, MSX, 1
instance = comp, \mouse_timeout[15]\, mouse_timeout[15], MSX, 1
instance = comp, \Add2~10\, Add2~10, MSX, 1
instance = comp, \mouse_timeout[16]~29\, mouse_timeout[16]~29, MSX, 1
instance = comp, \mouse_timeout[16]~30\, mouse_timeout[16]~30, MSX, 1
instance = comp, \mouse_timeout[16]\, mouse_timeout[16], MSX, 1
instance = comp, \Add2~11\, Add2~11, MSX, 1
instance = comp, \mouse_timeout[17]~31\, mouse_timeout[17]~31, MSX, 1
instance = comp, \mouse_timeout[17]\, mouse_timeout[17], MSX, 1
instance = comp, \mouse_timeout[8]~4\, mouse_timeout[8]~4, MSX, 1
instance = comp, \mouse_timeout[8]~0\, mouse_timeout[8]~0, MSX, 1
instance = comp, \mouse_timeout[8]~1\, mouse_timeout[8]~1, MSX, 1
instance = comp, \mouse_timeout[8]~2\, mouse_timeout[8]~2, MSX, 1
instance = comp, \mouse_timeout[8]~3\, mouse_timeout[8]~3, MSX, 1
instance = comp, \mouse_timeout[8]~5\, mouse_timeout[8]~5, MSX, 1
instance = comp, \mouse_state[0]~3\, mouse_state[0]~3, MSX, 1
instance = comp, \mouse_state[0]~4\, mouse_state[0]~4, MSX, 1
instance = comp, \mouse_state[0]\, mouse_state[0], MSX, 1
instance = comp, \mouse_state~5\, mouse_state~5, MSX, 1
instance = comp, \mouse_state[1]\, mouse_state[1], MSX, 1
instance = comp, \mouse[0]~0\, mouse[0]~0, MSX, 1
instance = comp, \user_io|cmd_block.mouse_y_r[7]~feeder\, user_io|cmd_block.mouse_y_r[7]~feeder, MSX, 1
instance = comp, \user_io|mouse_flags[0]~1\, user_io|mouse_flags[0]~1, MSX, 1
instance = comp, \user_io|cmd_block.mouse_y_r[5]~0\, user_io|cmd_block.mouse_y_r[5]~0, MSX, 1
instance = comp, \user_io|cmd_block.mouse_y_r[7]\, user_io|cmd_block.mouse_y_r[7], MSX, 1
instance = comp, \user_io|mouse_y[7]~feeder\, user_io|mouse_y[7]~feeder, MSX, 1
instance = comp, \user_io|mouse_flags[0]~2\, user_io|mouse_flags[0]~2, MSX, 1
instance = comp, \user_io|mouse_y[7]\, user_io|mouse_y[7], MSX, 1
instance = comp, \mouse_y_latch~14\, mouse_y_latch~14, MSX, 1
instance = comp, \mouse_y_latch[4]~9\, mouse_y_latch[4]~9, MSX, 1
instance = comp, \mouse_y_latch[7]\, mouse_y_latch[7], MSX, 1
instance = comp, \user_io|cmd_block.mouse_y_r[3]~feeder\, user_io|cmd_block.mouse_y_r[3]~feeder, MSX, 1
instance = comp, \user_io|cmd_block.mouse_y_r[3]\, user_io|cmd_block.mouse_y_r[3], MSX, 1
instance = comp, \user_io|mouse_y[3]~feeder\, user_io|mouse_y[3]~feeder, MSX, 1
instance = comp, \user_io|mouse_y[3]\, user_io|mouse_y[3], MSX, 1
instance = comp, \mouse_y_latch~15\, mouse_y_latch~15, MSX, 1
instance = comp, \mouse_y_latch[3]\, mouse_y_latch[3], MSX, 1
instance = comp, \mouse_y_latch[4]~8\, mouse_y_latch[4]~8, MSX, 1
instance = comp, \user_io|cmd_block.mouse_x_r[5]~0\, user_io|cmd_block.mouse_x_r[5]~0, MSX, 1
instance = comp, \user_io|cmd_block.mouse_x_r[7]\, user_io|cmd_block.mouse_x_r[7], MSX, 1
instance = comp, \user_io|mouse_x[7]~feeder\, user_io|mouse_x[7]~feeder, MSX, 1
instance = comp, \user_io|mouse_x[7]\, user_io|mouse_x[7], MSX, 1
instance = comp, \user_io|cmd_block.mouse_x_r[5]\, user_io|cmd_block.mouse_x_r[5], MSX, 1
instance = comp, \user_io|mouse_x[5]~feeder\, user_io|mouse_x[5]~feeder, MSX, 1
instance = comp, \user_io|mouse_x[5]\, user_io|mouse_x[5], MSX, 1
instance = comp, \user_io|cmd_block.mouse_x_r[4]\, user_io|cmd_block.mouse_x_r[4], MSX, 1
instance = comp, \user_io|mouse_x[4]~feeder\, user_io|mouse_x[4]~feeder, MSX, 1
instance = comp, \user_io|mouse_x[4]\, user_io|mouse_x[4], MSX, 1
instance = comp, \user_io|cmd_block.mouse_x_r[2]~feeder\, user_io|cmd_block.mouse_x_r[2]~feeder, MSX, 1
instance = comp, \user_io|cmd_block.mouse_x_r[2]\, user_io|cmd_block.mouse_x_r[2], MSX, 1
instance = comp, \user_io|mouse_x[2]~feeder\, user_io|mouse_x[2]~feeder, MSX, 1
instance = comp, \user_io|mouse_x[2]\, user_io|mouse_x[2], MSX, 1
instance = comp, \user_io|cmd_block.mouse_x_r[3]~feeder\, user_io|cmd_block.mouse_x_r[3]~feeder, MSX, 1
instance = comp, \user_io|cmd_block.mouse_x_r[3]\, user_io|cmd_block.mouse_x_r[3], MSX, 1
instance = comp, \user_io|mouse_x[3]~feeder\, user_io|mouse_x[3]~feeder, MSX, 1
instance = comp, \user_io|mouse_x[3]\, user_io|mouse_x[3], MSX, 1
instance = comp, \user_io|cmd_block.mouse_x_r[1]~feeder\, user_io|cmd_block.mouse_x_r[1]~feeder, MSX, 1
instance = comp, \user_io|cmd_block.mouse_x_r[1]\, user_io|cmd_block.mouse_x_r[1], MSX, 1
instance = comp, \user_io|mouse_x[1]\, user_io|mouse_x[1], MSX, 1
instance = comp, \user_io|cmd_block.mouse_x_r[0]~feeder\, user_io|cmd_block.mouse_x_r[0]~feeder, MSX, 1
instance = comp, \user_io|cmd_block.mouse_x_r[0]\, user_io|cmd_block.mouse_x_r[0], MSX, 1
instance = comp, \user_io|mouse_x[0]~feeder\, user_io|mouse_x[0]~feeder, MSX, 1
instance = comp, \user_io|mouse_x[0]\, user_io|mouse_x[0], MSX, 1
instance = comp, \Add1~1\, Add1~1, MSX, 1
instance = comp, \Add1~3\, Add1~3, MSX, 1
instance = comp, \user_io|cmd_block.mouse_x_r[6]\, user_io|cmd_block.mouse_x_r[6], MSX, 1
instance = comp, \user_io|mouse_x[6]~feeder\, user_io|mouse_x[6]~feeder, MSX, 1
instance = comp, \user_io|mouse_x[6]\, user_io|mouse_x[6], MSX, 1
instance = comp, \mouse_x_latch~13\, mouse_x_latch~13, MSX, 1
instance = comp, \mouse_x_latch[7]\, mouse_x_latch[7], MSX, 1
instance = comp, \Add1~0\, Add1~0, MSX, 1
instance = comp, \mouse_x_latch~12\, mouse_x_latch~12, MSX, 1
instance = comp, \mouse_x_latch[3]\, mouse_x_latch[3], MSX, 1
instance = comp, \Mux2~0\, Mux2~0, MSX, 1
instance = comp, \Mux2~1\, Mux2~1, MSX, 1
instance = comp, \mouse[1]\, mouse[1], MSX, 1
instance = comp, \emsx|U30|rega~7\, emsx|U30|rega~7, MSX, 1
instance = comp, \emsx|U30|regb[5]~5\, emsx|U30|regb[5]~5, MSX, 1
instance = comp, \emsx|U30|regb[5]\, emsx|U30|regb[5], MSX, 1
instance = comp, \emsx|U30|strb~feeder\, emsx|U30|strb~feeder, MSX, 1
instance = comp, \emsx|U30|strb\, emsx|U30|strb, MSX, 1
instance = comp, \emsx|U30|rega~6\, emsx|U30|rega~6, MSX, 1
instance = comp, \emsx|U30|rega~8\, emsx|U30|rega~8, MSX, 1
instance = comp, \emsx|U30|rega[2]\, emsx|U30|rega[2], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqEnv[10]~feeder\, emsx|U30|u_psgch|PsgFreqEnv[10]~feeder, MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal14~2\, emsx|U30|u_psgch|Equal14~2, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqEnv[8]~0\, emsx|U30|u_psgch|PsgFreqEnv[8]~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqEnv[10]\, emsx|U30|u_psgch|PsgFreqEnv[10], MSX, 1
instance = comp, \emsx|U30|dbi[2]~21\, emsx|U30|dbi[2]~21, MSX, 1
instance = comp, \emsx|U30|dbi[2]~29\, emsx|U30|dbi[2]~29, MSX, 1
instance = comp, \emsx|dlydbi~52\, emsx|dlydbi~52, MSX, 1
instance = comp, \emsx|dlydbi~53\, emsx|dlydbi~53, MSX, 1
instance = comp, \emsx|dlydbi~21\, emsx|dlydbi~21, MSX, 1
instance = comp, \emsx|dlydbi~22\, emsx|dlydbi~22, MSX, 1
instance = comp, \emsx|dlydbi~64\, emsx|dlydbi~64, MSX, 1
instance = comp, \emsx|iSltAdr[0]~_wirecell\, emsx|iSltAdr[0]~_wirecell, MSX, 1
instance = comp, \emsx|iSltAdr[1]~_wirecell\, emsx|iSltAdr[1]~_wirecell, MSX, 1
instance = comp, \emsx|iSltAdr[2]~_wirecell\, emsx|iSltAdr[2]~_wirecell, MSX, 1
instance = comp, \emsx|iSltAdr[3]~_wirecell\, emsx|iSltAdr[3]~_wirecell, MSX, 1
instance = comp, \emsx|iSltAdr[4]~_wirecell\, emsx|iSltAdr[4]~_wirecell, MSX, 1
instance = comp, \emsx|iSltAdr[5]~_wirecell\, emsx|iSltAdr[5]~_wirecell, MSX, 1
instance = comp, \emsx|iSltAdr[6]~_wirecell\, emsx|iSltAdr[6]~_wirecell, MSX, 1
instance = comp, \emsx|iSltAdr[7]~_wirecell\, emsx|iSltAdr[7]~_wirecell, MSX, 1
instance = comp, \emsx|iSltAdr[8]~_wirecell\, emsx|iSltAdr[8]~_wirecell, MSX, 1
instance = comp, \emsx|iSltAdr[9]~_wirecell\, emsx|iSltAdr[9]~_wirecell, MSX, 1
instance = comp, \emsx|U02|Ram0_rtl_0|auto_generated|ram_block1a0\, emsx|U02|Ram0_rtl_0|auto_generated|ram_block1a0, MSX, 1
instance = comp, \emsx|U03|ff_bank0[4]~4\, emsx|U03|ff_bank0[4]~4, MSX, 1
instance = comp, \emsx|U03|ff_bank0[4]\, emsx|U03|ff_bank0[4], MSX, 1
instance = comp, \emsx|U03|ff_bank0[5]~5\, emsx|U03|ff_bank0[5]~5, MSX, 1
instance = comp, \emsx|U03|ff_bank0[5]\, emsx|U03|ff_bank0[5], MSX, 1
instance = comp, \emsx|U03|ff_mmc_cs~0\, emsx|U03|ff_mmc_cs~0, MSX, 1
instance = comp, \emsx|U03|always11~1\, emsx|U03|always11~1, MSX, 1
instance = comp, \emsx|U03|ff_mmc_cs~1\, emsx|U03|ff_mmc_cs~1, MSX, 1
instance = comp, \emsx|U03|ff_mmc_cs\, emsx|U03|ff_mmc_cs, MSX, 1
instance = comp, \emsx|U03|ff_send_data~15\, emsx|U03|ff_send_data~15, MSX, 1
instance = comp, \emsx|U03|ff_send_data~16\, emsx|U03|ff_send_data~16, MSX, 1
instance = comp, \emsx|U03|ff_send_data[0]\, emsx|U03|ff_send_data[0], MSX, 1
instance = comp, \emsx|U03|ff_send_data~14\, emsx|U03|ff_send_data~14, MSX, 1
instance = comp, \emsx|U03|always10~0\, emsx|U03|always10~0, MSX, 1
instance = comp, \emsx|U03|ff_send_data[5]~8\, emsx|U03|ff_send_data[5]~8, MSX, 1
instance = comp, \emsx|U03|ff_send_data[1]\, emsx|U03|ff_send_data[1], MSX, 1
instance = comp, \emsx|U03|ff_send_data~13\, emsx|U03|ff_send_data~13, MSX, 1
instance = comp, \emsx|U03|ff_send_data[2]\, emsx|U03|ff_send_data[2], MSX, 1
instance = comp, \emsx|U03|ff_send_data~12\, emsx|U03|ff_send_data~12, MSX, 1
instance = comp, \emsx|U03|ff_send_data[3]\, emsx|U03|ff_send_data[3], MSX, 1
instance = comp, \emsx|U03|ff_send_data~11\, emsx|U03|ff_send_data~11, MSX, 1
instance = comp, \emsx|U03|ff_send_data[4]\, emsx|U03|ff_send_data[4], MSX, 1
instance = comp, \emsx|U03|ff_send_data~10\, emsx|U03|ff_send_data~10, MSX, 1
instance = comp, \emsx|U03|ff_send_data[5]\, emsx|U03|ff_send_data[5], MSX, 1
instance = comp, \emsx|U03|ff_send_data~9\, emsx|U03|ff_send_data~9, MSX, 1
instance = comp, \emsx|U03|ff_send_data[6]\, emsx|U03|ff_send_data[6], MSX, 1
instance = comp, \emsx|U03|ff_send_data~7\, emsx|U03|ff_send_data~7, MSX, 1
instance = comp, \emsx|U03|ff_send_data[7]\, emsx|U03|ff_send_data[7], MSX, 1
instance = comp, \emsx|U03|mmc_di~0\, emsx|U03|mmc_di~0, MSX, 1
instance = comp, \emsx|U03|mmc_di~reg0\, emsx|U03|mmc_di~reg0, MSX, 1
instance = comp, \emsx|U03|ff_mmc_ck~0\, emsx|U03|ff_mmc_ck~0, MSX, 1
instance = comp, \emsx|U03|ff_mmc_ck~1\, emsx|U03|ff_mmc_ck~1, MSX, 1
instance = comp, \emsx|U03|ff_mmc_ck~2\, emsx|U03|ff_mmc_ck~2, MSX, 1
instance = comp, \emsx|U03|ff_mmc_ck\, emsx|U03|ff_mmc_ck, MSX, 1
instance = comp, \sd_card|old_sd_sck\, sd_card|old_sd_sck, MSX, 1
instance = comp, \sd_card|write_state~19\, sd_card|write_state~19, MSX, 1
instance = comp, \sd_card|bit_cnt[0]~1\, sd_card|bit_cnt[0]~1, MSX, 1
instance = comp, \sd_card|bit_cnt[0]\, sd_card|bit_cnt[0], MSX, 1
instance = comp, \sd_card|Add6~1\, sd_card|Add6~1, MSX, 1
instance = comp, \sd_card|bit_cnt[2]~0\, sd_card|bit_cnt[2]~0, MSX, 1
instance = comp, \sd_card|bit_cnt[1]\, sd_card|bit_cnt[1], MSX, 1
instance = comp, \sd_card|Add6~0\, sd_card|Add6~0, MSX, 1
instance = comp, \sd_card|bit_cnt[2]\, sd_card|bit_cnt[2], MSX, 1
instance = comp, \sd_card|sbuf[6]~0\, sd_card|sbuf[6]~0, MSX, 1
instance = comp, \sd_card|sbuf[0]\, sd_card|sbuf[0], MSX, 1
instance = comp, \sd_card|sbuf[1]~feeder\, sd_card|sbuf[1]~feeder, MSX, 1
instance = comp, \sd_card|sbuf[1]\, sd_card|sbuf[1], MSX, 1
instance = comp, \sd_card|sbuf[2]~feeder\, sd_card|sbuf[2]~feeder, MSX, 1
instance = comp, \sd_card|sbuf[2]\, sd_card|sbuf[2], MSX, 1
instance = comp, \sd_card|sbuf[3]~feeder\, sd_card|sbuf[3]~feeder, MSX, 1
instance = comp, \sd_card|sbuf[3]\, sd_card|sbuf[3], MSX, 1
instance = comp, \sd_card|sbuf[4]\, sd_card|sbuf[4], MSX, 1
instance = comp, \sd_card|sbuf[5]\, sd_card|sbuf[5], MSX, 1
instance = comp, \sd_card|Equal18~0\, sd_card|Equal18~0, MSX, 1
instance = comp, \sd_card|sbuf[6]\, sd_card|sbuf[6], MSX, 1
instance = comp, \sd_card|Equal18~1\, sd_card|Equal18~1, MSX, 1
instance = comp, \sd_card|Equal18~2\, sd_card|Equal18~2, MSX, 1
instance = comp, \sd_card|byte_cnt~4\, sd_card|byte_cnt~4, MSX, 1
instance = comp, \sd_card|byte_cnt~3\, sd_card|byte_cnt~3, MSX, 1
instance = comp, \sd_card|byte_cnt[1]\, sd_card|byte_cnt[1], MSX, 1
instance = comp, \sd_card|Equal20~6\, sd_card|Equal20~6, MSX, 1
instance = comp, \sd_card|terminate_cmd~0\, sd_card|terminate_cmd~0, MSX, 1
instance = comp, \sd_card|byte_cnt[0]~1\, sd_card|byte_cnt[0]~1, MSX, 1
instance = comp, \sd_card|byte_cnt[0]\, sd_card|byte_cnt[0], MSX, 1
instance = comp, \sd_card|byte_cnt~2\, sd_card|byte_cnt~2, MSX, 1
instance = comp, \sd_card|byte_cnt[2]\, sd_card|byte_cnt[2], MSX, 1
instance = comp, \sd_card|Add7~0\, sd_card|Add7~0, MSX, 1
instance = comp, \sd_card|byte_cnt~0\, sd_card|byte_cnt~0, MSX, 1
instance = comp, \sd_card|byte_cnt[3]\, sd_card|byte_cnt[3], MSX, 1
instance = comp, \sd_card|always1~3\, sd_card|always1~3, MSX, 1
instance = comp, \sd_card|Equal20~4\, sd_card|Equal20~4, MSX, 1
instance = comp, \sd_card|cmd~9\, sd_card|cmd~9, MSX, 1
instance = comp, \user_io|sd_ack~0\, user_io|sd_ack~0, MSX, 1
instance = comp, \user_io|Equal24~1\, user_io|Equal24~1, MSX, 1
instance = comp, \user_io|Equal24~2\, user_io|Equal24~2, MSX, 1
instance = comp, \user_io|sd_ack~1\, user_io|sd_ack~1, MSX, 1
instance = comp, \user_io|sd_ack_conf~0\, user_io|sd_ack_conf~0, MSX, 1
instance = comp, \user_io|sd_ack\, user_io|sd_ack, MSX, 1
instance = comp, \sd_card|ack[0]~feeder\, sd_card|ack[0]~feeder, MSX, 1
instance = comp, \sd_card|ack[0]\, sd_card|ack[0], MSX, 1
instance = comp, \sd_card|ack[1]~feeder\, sd_card|ack[1]~feeder, MSX, 1
instance = comp, \sd_card|ack[1]\, sd_card|ack[1], MSX, 1
instance = comp, \sd_card|ack[2]~feeder\, sd_card|ack[2]~feeder, MSX, 1
instance = comp, \sd_card|ack[2]\, sd_card|ack[2], MSX, 1
instance = comp, \sd_card|ack[3]\, sd_card|ack[3], MSX, 1
instance = comp, \sd_card|ack[4]~feeder\, sd_card|ack[4]~feeder, MSX, 1
instance = comp, \sd_card|ack[4]\, sd_card|ack[4], MSX, 1
instance = comp, \sd_card|ack[5]\, sd_card|ack[5], MSX, 1
instance = comp, \sd_card|sd_busy~1\, sd_card|sd_busy~1, MSX, 1
instance = comp, \sd_card|cmd~18\, sd_card|cmd~18, MSX, 1
instance = comp, \sd_card|cmd[0]\, sd_card|cmd[0], MSX, 1
instance = comp, \sd_card|cmd~14\, sd_card|cmd~14, MSX, 1
instance = comp, \sd_card|cmd[1]\, sd_card|cmd[1], MSX, 1
instance = comp, \sd_card|cmd~16\, sd_card|cmd~16, MSX, 1
instance = comp, \sd_card|cmd[3]\, sd_card|cmd[3], MSX, 1
instance = comp, \sd_card|Equal12~0\, sd_card|Equal12~0, MSX, 1
instance = comp, \sd_card|cmd~17\, sd_card|cmd~17, MSX, 1
instance = comp, \sd_card|cmd[5]\, sd_card|cmd[5], MSX, 1
instance = comp, \sd_card|cmd~19\, sd_card|cmd~19, MSX, 1
instance = comp, \sd_card|cmd[2]\, sd_card|cmd[2], MSX, 1
instance = comp, \sd_card|Equal12~1\, sd_card|Equal12~1, MSX, 1
instance = comp, \sd_card|read_state~17\, sd_card|read_state~17, MSX, 1
instance = comp, \sd_card|terminate_cmd~1\, sd_card|terminate_cmd~1, MSX, 1
instance = comp, \sd_card|terminate_cmd~7\, sd_card|terminate_cmd~7, MSX, 1
instance = comp, \sd_card|terminate_cmd~2\, sd_card|terminate_cmd~2, MSX, 1
instance = comp, \sd_card|terminate_cmd~8\, sd_card|terminate_cmd~8, MSX, 1
instance = comp, \sd_card|terminate_cmd\, sd_card|terminate_cmd, MSX, 1
instance = comp, \sd_card|Equal8~0\, sd_card|Equal8~0, MSX, 1
instance = comp, \sd_card|write_state~17\, sd_card|write_state~17, MSX, 1
instance = comp, \sd_card|Equal25~1\, sd_card|Equal25~1, MSX, 1
instance = comp, \sd_card|Equal20~5\, sd_card|Equal20~5, MSX, 1
instance = comp, \sd_card|reply[0]~5\, sd_card|reply[0]~5, MSX, 1
instance = comp, \sd_card|card_is_reset~0\, sd_card|card_is_reset~0, MSX, 1
instance = comp, \sd_card|card_is_reset\, sd_card|card_is_reset, MSX, 1
instance = comp, \sd_card|reply3[0]~8\, sd_card|reply3[0]~8, MSX, 1
instance = comp, \sd_card|Selector360~0\, sd_card|Selector360~0, MSX, 1
instance = comp, \sd_card|buffer_din[0]~0\, sd_card|buffer_din[0]~0, MSX, 1
instance = comp, \sd_card|Equal29~0\, sd_card|Equal29~0, MSX, 1
instance = comp, \sd_card|Equal28~1\, sd_card|Equal28~1, MSX, 1
instance = comp, \sd_card|Selector360~4\, sd_card|Selector360~4, MSX, 1
instance = comp, \sd_card|Selector365~1\, sd_card|Selector365~1, MSX, 1
instance = comp, \sd_card|Equal29~1\, sd_card|Equal29~1, MSX, 1
instance = comp, \sd_card|Selector365~2\, sd_card|Selector365~2, MSX, 1
instance = comp, \sd_card|always1~11\, sd_card|always1~11, MSX, 1
instance = comp, \sd_card|Selector365~0\, sd_card|Selector365~0, MSX, 1
instance = comp, \sd_card|Selector365~3\, sd_card|Selector365~3, MSX, 1
instance = comp, \sd_card|Selector365~4\, sd_card|Selector365~4, MSX, 1
instance = comp, \sd_card|Selector365~6\, sd_card|Selector365~6, MSX, 1
instance = comp, \sd_card|always1~12\, sd_card|always1~12, MSX, 1
instance = comp, \sd_card|Selector358~0\, sd_card|Selector358~0, MSX, 1
instance = comp, \sd_card|Selector359~0\, sd_card|Selector359~0, MSX, 1
instance = comp, \sd_card|Selector365~7\, sd_card|Selector365~7, MSX, 1
instance = comp, \sd_card|Selector365~8\, sd_card|Selector365~8, MSX, 1
instance = comp, \sd_card|sd_busy~0\, sd_card|sd_busy~0, MSX, 1
instance = comp, \sd_card|Selector365~9\, sd_card|Selector365~9, MSX, 1
instance = comp, \sd_card|write_state.WR_STATE_BUSY\, sd_card|write_state.WR_STATE_BUSY, MSX, 1
instance = comp, \sd_card|Selector360~2\, sd_card|Selector360~2, MSX, 1
instance = comp, \sd_card|Selector365~5\, sd_card|Selector365~5, MSX, 1
instance = comp, \sd_card|Selector359~1\, sd_card|Selector359~1, MSX, 1
instance = comp, \sd_card|Selector359~2\, sd_card|Selector359~2, MSX, 1
instance = comp, \sd_card|Selector359~3\, sd_card|Selector359~3, MSX, 1
instance = comp, \sd_card|write_state.WR_STATE_EXP_DTOKEN\, sd_card|write_state.WR_STATE_EXP_DTOKEN, MSX, 1
instance = comp, \sd_card|Selector360~5\, sd_card|Selector360~5, MSX, 1
instance = comp, \sd_card|Selector360~7\, sd_card|Selector360~7, MSX, 1
instance = comp, \sd_card|Selector360~8\, sd_card|Selector360~8, MSX, 1
instance = comp, \sd_card|Selector360~3\, sd_card|Selector360~3, MSX, 1
instance = comp, \sd_card|Selector360~9\, sd_card|Selector360~9, MSX, 1
instance = comp, \sd_card|Selector360~10\, sd_card|Selector360~10, MSX, 1
instance = comp, \sd_card|Selector360~11\, sd_card|Selector360~11, MSX, 1
instance = comp, \sd_card|Selector360~12\, sd_card|Selector360~12, MSX, 1
instance = comp, \sd_card|Selector360~13\, sd_card|Selector360~13, MSX, 1
instance = comp, \sd_card|Selector360~14\, sd_card|Selector360~14, MSX, 1
instance = comp, \sd_card|write_state.WR_STATE_RECV_DATA\, sd_card|write_state.WR_STATE_RECV_DATA, MSX, 1
instance = comp, \sd_card|buffer_write_strobe\, sd_card|buffer_write_strobe, MSX, 1
instance = comp, \sd_card|Equal12~2\, sd_card|Equal12~2, MSX, 1
instance = comp, \sd_card|Equal8~1\, sd_card|Equal8~1, MSX, 1
instance = comp, \sd_card|read_state~32\, sd_card|read_state~32, MSX, 1
instance = comp, \sd_card|Add5~3\, sd_card|Add5~3, MSX, 1
instance = comp, \sd_card|delay_cnt[4]\, sd_card|delay_cnt[4], MSX, 1
instance = comp, \sd_card|delay_cnt[0]~6\, sd_card|delay_cnt[0]~6, MSX, 1
instance = comp, \sd_card|delay_cnt[0]~5\, sd_card|delay_cnt[0]~5, MSX, 1
instance = comp, \sd_card|delay_cnt[0]~7\, sd_card|delay_cnt[0]~7, MSX, 1
instance = comp, \sd_card|delay_cnt[0]~8\, sd_card|delay_cnt[0]~8, MSX, 1
instance = comp, \sd_card|delay_cnt[0]\, sd_card|delay_cnt[0], MSX, 1
instance = comp, \sd_card|Add5~2\, sd_card|Add5~2, MSX, 1
instance = comp, \sd_card|delay_cnt[1]\, sd_card|delay_cnt[1], MSX, 1
instance = comp, \sd_card|Add5~1\, sd_card|Add5~1, MSX, 1
instance = comp, \sd_card|delay_cnt[2]\, sd_card|delay_cnt[2], MSX, 1
instance = comp, \sd_card|Add5~0\, sd_card|Add5~0, MSX, 1
instance = comp, \sd_card|delay_cnt[3]\, sd_card|delay_cnt[3], MSX, 1
instance = comp, \sd_card|read_state~22\, sd_card|read_state~22, MSX, 1
instance = comp, \sd_card|read_state~23\, sd_card|read_state~23, MSX, 1
instance = comp, \sd_card|read_state~24\, sd_card|read_state~24, MSX, 1
instance = comp, \sd_card|read_state~18\, sd_card|read_state~18, MSX, 1
instance = comp, \sd_card|conf_buff_ptr[0]~4\, sd_card|conf_buff_ptr[0]~4, MSX, 1
instance = comp, \sd_card|conf_buff_ptr[0]~5\, sd_card|conf_buff_ptr[0]~5, MSX, 1
instance = comp, \sd_card|conf_buff_ptr[0]\, sd_card|conf_buff_ptr[0], MSX, 1
instance = comp, \sd_card|Add4~1\, sd_card|Add4~1, MSX, 1
instance = comp, \sd_card|conf_buff_ptr[1]\, sd_card|conf_buff_ptr[1], MSX, 1
instance = comp, \sd_card|Add4~3\, sd_card|Add4~3, MSX, 1
instance = comp, \sd_card|conf_buff_ptr[2]\, sd_card|conf_buff_ptr[2], MSX, 1
instance = comp, \sd_card|Add4~2\, sd_card|Add4~2, MSX, 1
instance = comp, \sd_card|conf_buff_ptr[3]\, sd_card|conf_buff_ptr[3], MSX, 1
instance = comp, \sd_card|always1~7\, sd_card|always1~7, MSX, 1
instance = comp, \sd_card|always1~8\, sd_card|always1~8, MSX, 1
instance = comp, \sd_card|read_state~19\, sd_card|read_state~19, MSX, 1
instance = comp, \sd_card|read_state~45\, sd_card|read_state~45, MSX, 1
instance = comp, \sd_card|read_state~46\, sd_card|read_state~46, MSX, 1
instance = comp, \sd_card|read_state~47\, sd_card|read_state~47, MSX, 1
instance = comp, \sd_card|read_state.RD_STATE_WAIT_BUSY\, sd_card|read_state.RD_STATE_WAIT_BUSY, MSX, 1
instance = comp, \sd_card|Selector255~0\, sd_card|Selector255~0, MSX, 1
instance = comp, \sd_card|read_state~57\, sd_card|read_state~57, MSX, 1
instance = comp, \sd_card|read_state.RD_STATE_WAIT_IO\, sd_card|read_state.RD_STATE_WAIT_IO, MSX, 1
instance = comp, \sd_card|buffer_ptr~0\, sd_card|buffer_ptr~0, MSX, 1
instance = comp, \sd_card|buffer_ptr~1\, sd_card|buffer_ptr~1, MSX, 1
instance = comp, \sd_card|buffer_ptr~2\, sd_card|buffer_ptr~2, MSX, 1
instance = comp, \sd_card|buffer_ptr[0]\, sd_card|buffer_ptr[0], MSX, 1
instance = comp, \sd_card|buffer_ptr~3\, sd_card|buffer_ptr~3, MSX, 1
instance = comp, \sd_card|buffer_ptr~5\, sd_card|buffer_ptr~5, MSX, 1
instance = comp, \sd_card|buffer_ptr~6\, sd_card|buffer_ptr~6, MSX, 1
instance = comp, \sd_card|buffer_ptr~7\, sd_card|buffer_ptr~7, MSX, 1
instance = comp, \sd_card|buffer_ptr[1]\, sd_card|buffer_ptr[1], MSX, 1
instance = comp, \sd_card|buffer_ptr~8\, sd_card|buffer_ptr~8, MSX, 1
instance = comp, \sd_card|buffer_ptr~9\, sd_card|buffer_ptr~9, MSX, 1
instance = comp, \sd_card|buffer_ptr[2]\, sd_card|buffer_ptr[2], MSX, 1
instance = comp, \sd_card|Add2~0\, sd_card|Add2~0, MSX, 1
instance = comp, \sd_card|buffer_ptr~10\, sd_card|buffer_ptr~10, MSX, 1
instance = comp, \sd_card|buffer_ptr~11\, sd_card|buffer_ptr~11, MSX, 1
instance = comp, \sd_card|buffer_ptr[3]\, sd_card|buffer_ptr[3], MSX, 1
instance = comp, \sd_card|Add2~1\, sd_card|Add2~1, MSX, 1
instance = comp, \sd_card|buffer_ptr~12\, sd_card|buffer_ptr~12, MSX, 1
instance = comp, \sd_card|buffer_ptr~13\, sd_card|buffer_ptr~13, MSX, 1
instance = comp, \sd_card|buffer_ptr[4]\, sd_card|buffer_ptr[4], MSX, 1
instance = comp, \sd_card|Add2~2\, sd_card|Add2~2, MSX, 1
instance = comp, \sd_card|buffer_ptr~14\, sd_card|buffer_ptr~14, MSX, 1
instance = comp, \sd_card|buffer_ptr~15\, sd_card|buffer_ptr~15, MSX, 1
instance = comp, \sd_card|buffer_ptr[5]\, sd_card|buffer_ptr[5], MSX, 1
instance = comp, \sd_card|buffer_ptr~16\, sd_card|buffer_ptr~16, MSX, 1
instance = comp, \sd_card|buffer_ptr~17\, sd_card|buffer_ptr~17, MSX, 1
instance = comp, \sd_card|buffer_ptr[6]\, sd_card|buffer_ptr[6], MSX, 1
instance = comp, \sd_card|Equal13~1\, sd_card|Equal13~1, MSX, 1
instance = comp, \sd_card|Add2~3\, sd_card|Add2~3, MSX, 1
instance = comp, \sd_card|buffer_ptr~20\, sd_card|buffer_ptr~20, MSX, 1
instance = comp, \sd_card|buffer_ptr~21\, sd_card|buffer_ptr~21, MSX, 1
instance = comp, \sd_card|buffer_ptr[8]\, sd_card|buffer_ptr[8], MSX, 1
instance = comp, \sd_card|Equal13~0\, sd_card|Equal13~0, MSX, 1
instance = comp, \sd_card|Equal13~2\, sd_card|Equal13~2, MSX, 1
instance = comp, \sd_card|sd_lba[22]~55\, sd_card|sd_lba[22]~55, MSX, 1
instance = comp, \sd_card|sd_rd~0\, sd_card|sd_rd~0, MSX, 1
instance = comp, \sd_card|sd_busy~2\, sd_card|sd_busy~2, MSX, 1
instance = comp, \sd_card|sd_busy\, sd_card|sd_busy, MSX, 1
instance = comp, \sd_card|read_state~29\, sd_card|read_state~29, MSX, 1
instance = comp, \sd_card|read_state~26\, sd_card|read_state~26, MSX, 1
instance = comp, \sd_card|read_state~30\, sd_card|read_state~30, MSX, 1
instance = comp, \sd_card|read_state~25\, sd_card|read_state~25, MSX, 1
instance = comp, \sd_card|read_state~34\, sd_card|read_state~34, MSX, 1
instance = comp, \sd_card|read_state~20\, sd_card|read_state~20, MSX, 1
instance = comp, \sd_card|read_state~55\, sd_card|read_state~55, MSX, 1
instance = comp, \sd_card|read_state~56\, sd_card|read_state~56, MSX, 1
instance = comp, \sd_card|read_state.RD_STATE_DELAY\, sd_card|read_state.RD_STATE_DELAY, MSX, 1
instance = comp, \sd_card|cmd[7]~11\, sd_card|cmd[7]~11, MSX, 1
instance = comp, \sd_card|cmd[7]~10\, sd_card|cmd[7]~10, MSX, 1
instance = comp, \sd_card|cmd[7]~12\, sd_card|cmd[7]~12, MSX, 1
instance = comp, \sd_card|cmd[7]~13\, sd_card|cmd[7]~13, MSX, 1
instance = comp, \sd_card|cmd[6]\, sd_card|cmd[6], MSX, 1
instance = comp, \sd_card|reply~0\, sd_card|reply~0, MSX, 1
instance = comp, \sd_card|always1~5\, sd_card|always1~5, MSX, 1
instance = comp, \sd_card|always1~6\, sd_card|always1~6, MSX, 1
instance = comp, \sd_card|read_state~33\, sd_card|read_state~33, MSX, 1
instance = comp, \sd_card|read_state~38\, sd_card|read_state~38, MSX, 1
instance = comp, \sd_card|read_state~39\, sd_card|read_state~39, MSX, 1
instance = comp, \sd_card|read_state~40\, sd_card|read_state~40, MSX, 1
instance = comp, \sd_card|read_state~41\, sd_card|read_state~41, MSX, 1
instance = comp, \sd_card|read_state~42\, sd_card|read_state~42, MSX, 1
instance = comp, \sd_card|read_state~52\, sd_card|read_state~52, MSX, 1
instance = comp, \sd_card|read_state~50\, sd_card|read_state~50, MSX, 1
instance = comp, \sd_card|read_state~48\, sd_card|read_state~48, MSX, 1
instance = comp, \sd_card|read_state~49\, sd_card|read_state~49, MSX, 1
instance = comp, \sd_card|read_state~51\, sd_card|read_state~51, MSX, 1
instance = comp, \sd_card|read_state~53\, sd_card|read_state~53, MSX, 1
instance = comp, \sd_card|read_state~54\, sd_card|read_state~54, MSX, 1
instance = comp, \sd_card|read_state.RD_STATE_SEND_TOKEN\, sd_card|read_state.RD_STATE_SEND_TOKEN, MSX, 1
instance = comp, \sd_card|read_state~36\, sd_card|read_state~36, MSX, 1
instance = comp, \sd_card|read_state~37\, sd_card|read_state~37, MSX, 1
instance = comp, \sd_card|read_state~43\, sd_card|read_state~43, MSX, 1
instance = comp, \sd_card|read_state~44\, sd_card|read_state~44, MSX, 1
instance = comp, \sd_card|read_state.RD_STATE_SEND_DATA\, sd_card|read_state.RD_STATE_SEND_DATA, MSX, 1
instance = comp, \sd_card|buffer_ptr~4\, sd_card|buffer_ptr~4, MSX, 1
instance = comp, \sd_card|buffer_ptr~18\, sd_card|buffer_ptr~18, MSX, 1
instance = comp, \sd_card|buffer_ptr~19\, sd_card|buffer_ptr~19, MSX, 1
instance = comp, \sd_card|buffer_ptr[7]\, sd_card|buffer_ptr[7], MSX, 1
instance = comp, \sd_card|WideAnd0~1\, sd_card|WideAnd0~1, MSX, 1
instance = comp, \sd_card|WideAnd0~0\, sd_card|WideAnd0~0, MSX, 1
instance = comp, \sd_card|WideAnd0~2\, sd_card|WideAnd0~2, MSX, 1
instance = comp, \sd_card|Selector360~6\, sd_card|Selector360~6, MSX, 1
instance = comp, \sd_card|Selector361~0\, sd_card|Selector361~0, MSX, 1
instance = comp, \sd_card|write_state.WR_STATE_RECV_CRC0\, sd_card|write_state.WR_STATE_RECV_CRC0, MSX, 1
instance = comp, \sd_card|Selector363~0\, sd_card|Selector363~0, MSX, 1
instance = comp, \sd_card|Selector362~0\, sd_card|Selector362~0, MSX, 1
instance = comp, \sd_card|write_state.WR_STATE_RECV_CRC1\, sd_card|write_state.WR_STATE_RECV_CRC1, MSX, 1
instance = comp, \sd_card|Selector363~1\, sd_card|Selector363~1, MSX, 1
instance = comp, \sd_card|write_state.WR_STATE_SEND_DRESP\, sd_card|write_state.WR_STATE_SEND_DRESP, MSX, 1
instance = comp, \sd_card|Selector360~1\, sd_card|Selector360~1, MSX, 1
instance = comp, \sd_card|Selector358~1\, sd_card|Selector358~1, MSX, 1
instance = comp, \sd_card|Selector358~2\, sd_card|Selector358~2, MSX, 1
instance = comp, \sd_card|Equal25~0\, sd_card|Equal25~0, MSX, 1
instance = comp, \sd_card|Selector358~3\, sd_card|Selector358~3, MSX, 1
instance = comp, \sd_card|write_state.WR_STATE_IDLE\, sd_card|write_state.WR_STATE_IDLE, MSX, 1
instance = comp, \sd_card|Selector325~0\, sd_card|Selector325~0, MSX, 1
instance = comp, \sd_card|reply_len~2\, sd_card|reply_len~2, MSX, 1
instance = comp, \sd_card|reply_len~6\, sd_card|reply_len~6, MSX, 1
instance = comp, \sd_card|reply_len[0]~5\, sd_card|reply_len[0]~5, MSX, 1
instance = comp, \sd_card|reply_len[0]\, sd_card|reply_len[0], MSX, 1
instance = comp, \sd_card|terminate_cmd~5\, sd_card|terminate_cmd~5, MSX, 1
instance = comp, \sd_card|terminate_cmd~4\, sd_card|terminate_cmd~4, MSX, 1
instance = comp, \sd_card|terminate_cmd~3\, sd_card|terminate_cmd~3, MSX, 1
instance = comp, \sd_card|reply_len~3\, sd_card|reply_len~3, MSX, 1
instance = comp, \sd_card|reply_len~4\, sd_card|reply_len~4, MSX, 1
instance = comp, \sd_card|reply_len[2]\, sd_card|reply_len[2], MSX, 1
instance = comp, \sd_card|terminate_cmd~6\, sd_card|terminate_cmd~6, MSX, 1
instance = comp, \sd_card|read_state~21\, sd_card|read_state~21, MSX, 1
instance = comp, \sd_card|read_state~27\, sd_card|read_state~27, MSX, 1
instance = comp, \sd_card|read_state~28\, sd_card|read_state~28, MSX, 1
instance = comp, \sd_card|read_state~31\, sd_card|read_state~31, MSX, 1
instance = comp, \sd_card|read_state~35\, sd_card|read_state~35, MSX, 1
instance = comp, \sd_card|read_state.RD_STATE_IDLE\, sd_card|read_state.RD_STATE_IDLE, MSX, 1
instance = comp, \sd_card|always1~9\, sd_card|always1~9, MSX, 1
instance = comp, \sd_card|always1~10\, sd_card|always1~10, MSX, 1
instance = comp, \sd_card|cmd[7]~8\, sd_card|cmd[7]~8, MSX, 1
instance = comp, \sd_card|cmd~15\, sd_card|cmd~15, MSX, 1
instance = comp, \sd_card|cmd[4]\, sd_card|cmd[4], MSX, 1
instance = comp, \sd_card|Equal28~0\, sd_card|Equal28~0, MSX, 1
instance = comp, \sd_card|write_state~18\, sd_card|write_state~18, MSX, 1
instance = comp, \sd_card|Selector364~0\, sd_card|Selector364~0, MSX, 1
instance = comp, \sd_card|Selector364~1\, sd_card|Selector364~1, MSX, 1
instance = comp, \sd_card|write_state.WR_STATE_WRITE\, sd_card|write_state.WR_STATE_WRITE, MSX, 1
instance = comp, \sd_card|sd_sdo~2\, sd_card|sd_sdo~2, MSX, 1
instance = comp, \sd_card|sd_sdo~1\, sd_card|sd_sdo~1, MSX, 1
instance = comp, \sd_card|sd_sdo~16\, sd_card|sd_sdo~16, MSX, 1
instance = comp, \sd_card|Equal20~0\, sd_card|Equal20~0, MSX, 1
instance = comp, \sd_card|Equal20~9\, sd_card|Equal20~9, MSX, 1
instance = comp, \sd_card|args[8]~2\, sd_card|args[8]~2, MSX, 1
instance = comp, \sd_card|args[8]\, sd_card|args[8], MSX, 1
instance = comp, \sd_card|Selector357~0\, sd_card|Selector357~0, MSX, 1
instance = comp, \sd_card|reply2[0]~4\, sd_card|reply2[0]~4, MSX, 1
instance = comp, \sd_card|reply0[7]~0\, sd_card|reply0[7]~0, MSX, 1
instance = comp, \sd_card|reply2[0]~5\, sd_card|reply2[0]~5, MSX, 1
instance = comp, \sd_card|reply3[0]\, sd_card|reply3[0], MSX, 1
instance = comp, \sd_card|args[10]~feeder\, sd_card|args[10]~feeder, MSX, 1
instance = comp, \sd_card|args[10]\, sd_card|args[10], MSX, 1
instance = comp, \sd_card|Selector355~0\, sd_card|Selector355~0, MSX, 1
instance = comp, \sd_card|reply3[2]\, sd_card|reply3[2], MSX, 1
instance = comp, \sd_card|args[11]\, sd_card|args[11], MSX, 1
instance = comp, \sd_card|Selector354~0\, sd_card|Selector354~0, MSX, 1
instance = comp, \sd_card|reply3[3]\, sd_card|reply3[3], MSX, 1
instance = comp, \sd_card|args[9]\, sd_card|args[9], MSX, 1
instance = comp, \sd_card|Selector356~0\, sd_card|Selector356~0, MSX, 1
instance = comp, \sd_card|reply3[1]\, sd_card|reply3[1], MSX, 1
instance = comp, \sd_card|Mux28~0\, sd_card|Mux28~0, MSX, 1
instance = comp, \sd_card|Mux28~1\, sd_card|Mux28~1, MSX, 1
instance = comp, \sd_card|args[12]~feeder\, sd_card|args[12]~feeder, MSX, 1
instance = comp, \sd_card|args[12]\, sd_card|args[12], MSX, 1
instance = comp, \sd_card|Selector353~0\, sd_card|Selector353~0, MSX, 1
instance = comp, \sd_card|reply3[4]\, sd_card|reply3[4], MSX, 1
instance = comp, \sd_card|args[14]~feeder\, sd_card|args[14]~feeder, MSX, 1
instance = comp, \sd_card|args[14]\, sd_card|args[14], MSX, 1
instance = comp, \sd_card|Selector351~0\, sd_card|Selector351~0, MSX, 1
instance = comp, \sd_card|reply3[6]\, sd_card|reply3[6], MSX, 1
instance = comp, \sd_card|args[15]\, sd_card|args[15], MSX, 1
instance = comp, \sd_card|Selector350~0\, sd_card|Selector350~0, MSX, 1
instance = comp, \sd_card|reply3[7]\, sd_card|reply3[7], MSX, 1
instance = comp, \sd_card|Mux28~2\, sd_card|Mux28~2, MSX, 1
instance = comp, \sd_card|args[13]\, sd_card|args[13], MSX, 1
instance = comp, \sd_card|Selector352~0\, sd_card|Selector352~0, MSX, 1
instance = comp, \sd_card|reply3[5]\, sd_card|reply3[5], MSX, 1
instance = comp, \sd_card|Mux28~3\, sd_card|Mux28~3, MSX, 1
instance = comp, \sd_card|sd_sdo~10\, sd_card|sd_sdo~10, MSX, 1
instance = comp, \sd_card|Equal20~1\, sd_card|Equal20~1, MSX, 1
instance = comp, \sd_card|args[17]~feeder\, sd_card|args[17]~feeder, MSX, 1
instance = comp, \sd_card|Equal20~8\, sd_card|Equal20~8, MSX, 1
instance = comp, \sd_card|args[16]~1\, sd_card|args[16]~1, MSX, 1
instance = comp, \sd_card|args[17]\, sd_card|args[17], MSX, 1
instance = comp, \sd_card|Selector348~0\, sd_card|Selector348~0, MSX, 1
instance = comp, \sd_card|reply2[1]\, sd_card|reply2[1], MSX, 1
instance = comp, \sd_card|args[18]~feeder\, sd_card|args[18]~feeder, MSX, 1
instance = comp, \sd_card|args[18]\, sd_card|args[18], MSX, 1
instance = comp, \sd_card|Selector347~0\, sd_card|Selector347~0, MSX, 1
instance = comp, \sd_card|reply2[2]\, sd_card|reply2[2], MSX, 1
instance = comp, \sd_card|args[16]\, sd_card|args[16], MSX, 1
instance = comp, \sd_card|Selector349~0\, sd_card|Selector349~0, MSX, 1
instance = comp, \sd_card|reply2[0]\, sd_card|reply2[0], MSX, 1
instance = comp, \sd_card|sd_sdo~7\, sd_card|sd_sdo~7, MSX, 1
instance = comp, \sd_card|reply1[0]~0\, sd_card|reply1[0]~0, MSX, 1
instance = comp, \sd_card|reply1[0]\, sd_card|reply1[0], MSX, 1
instance = comp, \sd_card|args[19]\, sd_card|args[19], MSX, 1
instance = comp, \sd_card|Selector346~0\, sd_card|Selector346~0, MSX, 1
instance = comp, \sd_card|reply2[3]\, sd_card|reply2[3], MSX, 1
instance = comp, \sd_card|sd_sdo~8\, sd_card|sd_sdo~8, MSX, 1
instance = comp, \sd_card|sd_sdo~9\, sd_card|sd_sdo~9, MSX, 1
instance = comp, \sd_card|Equal20~2\, sd_card|Equal20~2, MSX, 1
instance = comp, \sd_card|sd_sdo~11\, sd_card|sd_sdo~11, MSX, 1
instance = comp, \sd_card|Equal20~3\, sd_card|Equal20~3, MSX, 1
instance = comp, \sd_card|always1~4\, sd_card|always1~4, MSX, 1
instance = comp, \sd_card|sd_sdo~12\, sd_card|sd_sdo~12, MSX, 1
instance = comp, \user_io|sd_dout[0]~feeder\, user_io|sd_dout[0]~feeder, MSX, 1
instance = comp, \user_io|sd_dout~0\, user_io|sd_dout~0, MSX, 1
instance = comp, \user_io|sd_dout[0]~1\, user_io|sd_dout[0]~1, MSX, 1
instance = comp, \user_io|sd_dout[0]\, user_io|sd_dout[0], MSX, 1
instance = comp, \sd_card|sd_wr~0\, sd_card|sd_wr~0, MSX, 1
instance = comp, \sd_card|sd_wr\, sd_card|sd_wr, MSX, 1
instance = comp, \user_io|sd_block.sd_wrD[0]\, user_io|sd_block.sd_wrD[0], MSX, 1
instance = comp, \user_io|sd_buff_addr[0]~15\, user_io|sd_buff_addr[0]~15, MSX, 1
instance = comp, \user_io|sd_buff_addr[0]~12\, user_io|sd_buff_addr[0]~12, MSX, 1
instance = comp, \user_io|sd_buff_addr[0]~13\, user_io|sd_buff_addr[0]~13, MSX, 1
instance = comp, \user_io|sd_buff_addr[0]~11\, user_io|sd_buff_addr[0]~11, MSX, 1
instance = comp, \user_io|sd_dout_strobe~0\, user_io|sd_dout_strobe~0, MSX, 1
instance = comp, \user_io|sd_dout_strobe\, user_io|sd_dout_strobe, MSX, 1
instance = comp, \user_io|sd_buff_addr[0]~14\, user_io|sd_buff_addr[0]~14, MSX, 1
instance = comp, \user_io|sd_buff_addr[0]~17\, user_io|sd_buff_addr[0]~17, MSX, 1
instance = comp, \user_io|sd_buff_addr[0]\, user_io|sd_buff_addr[0], MSX, 1
instance = comp, \user_io|sd_buff_addr[1]~18\, user_io|sd_buff_addr[1]~18, MSX, 1
instance = comp, \user_io|sd_buff_addr[1]\, user_io|sd_buff_addr[1], MSX, 1
instance = comp, \user_io|WideNand3~2\, user_io|WideNand3~2, MSX, 1
instance = comp, \user_io|sd_buff_addr[2]~19\, user_io|sd_buff_addr[2]~19, MSX, 1
instance = comp, \user_io|sd_buff_addr[2]\, user_io|sd_buff_addr[2], MSX, 1
instance = comp, \user_io|WideNand3~0\, user_io|WideNand3~0, MSX, 1
instance = comp, \user_io|sd_buff_addr[3]~20\, user_io|sd_buff_addr[3]~20, MSX, 1
instance = comp, \user_io|sd_buff_addr[3]\, user_io|sd_buff_addr[3], MSX, 1
instance = comp, \user_io|WideNand3~3\, user_io|WideNand3~3, MSX, 1
instance = comp, \user_io|sd_buff_addr[4]~21\, user_io|sd_buff_addr[4]~21, MSX, 1
instance = comp, \user_io|sd_buff_addr[4]\, user_io|sd_buff_addr[4], MSX, 1
instance = comp, \user_io|WideNand3~4\, user_io|WideNand3~4, MSX, 1
instance = comp, \user_io|sd_buff_addr[5]~22\, user_io|sd_buff_addr[5]~22, MSX, 1
instance = comp, \user_io|sd_buff_addr[5]\, user_io|sd_buff_addr[5], MSX, 1
instance = comp, \user_io|WideNand3~1\, user_io|WideNand3~1, MSX, 1
instance = comp, \user_io|sd_buff_addr[6]~23\, user_io|sd_buff_addr[6]~23, MSX, 1
instance = comp, \user_io|sd_buff_addr[6]\, user_io|sd_buff_addr[6], MSX, 1
instance = comp, \user_io|WideNand3~5\, user_io|WideNand3~5, MSX, 1
instance = comp, \user_io|sd_buff_addr[7]~24\, user_io|sd_buff_addr[7]~24, MSX, 1
instance = comp, \user_io|sd_buff_addr[7]\, user_io|sd_buff_addr[7], MSX, 1
instance = comp, \user_io|WideNand3\, user_io|WideNand3, MSX, 1
instance = comp, \user_io|sd_buff_addr[8]~16\, user_io|sd_buff_addr[8]~16, MSX, 1
instance = comp, \user_io|WideNand3~6\, user_io|WideNand3~6, MSX, 1
instance = comp, \user_io|sd_buff_addr[8]~25\, user_io|sd_buff_addr[8]~25, MSX, 1
instance = comp, \user_io|sd_buff_addr[8]\, user_io|sd_buff_addr[8], MSX, 1
instance = comp, \user_io|sd_ack_conf~1\, user_io|sd_ack_conf~1, MSX, 1
instance = comp, \user_io|sd_ack_conf\, user_io|sd_ack_conf, MSX, 1
instance = comp, \sd_card|conf[0]~0\, sd_card|conf[0]~0, MSX, 1
instance = comp, \sd_card|conf[0]~1\, sd_card|conf[0]~1, MSX, 1
instance = comp, \sd_card|conf[0]~2\, sd_card|conf[0]~2, MSX, 1
instance = comp, \sd_card|conf[0]~3\, sd_card|conf[0]~3, MSX, 1
instance = comp, \sd_card|conf[0]\, sd_card|conf[0], MSX, 1
instance = comp, \user_io|img_size[15]~feeder\, user_io|img_size[15]~feeder, MSX, 1
instance = comp, \user_io|img_size[31]~1\, user_io|img_size[31]~1, MSX, 1
instance = comp, \user_io|img_size[31]~0\, user_io|img_size[31]~0, MSX, 1
instance = comp, \user_io|img_size[31]~2\, user_io|img_size[31]~2, MSX, 1
instance = comp, \user_io|img_size[31]~3\, user_io|img_size[31]~3, MSX, 1
instance = comp, \user_io|img_size[15]~6\, user_io|img_size[15]~6, MSX, 1
instance = comp, \user_io|img_size[15]\, user_io|img_size[15], MSX, 1
instance = comp, \user_io|img_size[14]~feeder\, user_io|img_size[14]~feeder, MSX, 1
instance = comp, \user_io|img_size[14]\, user_io|img_size[14], MSX, 1
instance = comp, \user_io|img_size[12]\, user_io|img_size[12], MSX, 1
instance = comp, \user_io|img_size[13]~feeder\, user_io|img_size[13]~feeder, MSX, 1
instance = comp, \user_io|img_size[13]\, user_io|img_size[13], MSX, 1
instance = comp, \sd_card|WideOr255~5\, sd_card|WideOr255~5, MSX, 1
instance = comp, \user_io|img_size[0]~8\, user_io|img_size[0]~8, MSX, 1
instance = comp, \user_io|img_size[0]~9\, user_io|img_size[0]~9, MSX, 1
instance = comp, \user_io|img_size[0]\, user_io|img_size[0], MSX, 1
instance = comp, \user_io|img_size[7]~7\, user_io|img_size[7]~7, MSX, 1
instance = comp, \user_io|img_size[3]\, user_io|img_size[3], MSX, 1
instance = comp, \user_io|img_size[1]\, user_io|img_size[1], MSX, 1
instance = comp, \user_io|img_size[2]\, user_io|img_size[2], MSX, 1
instance = comp, \sd_card|WideOr255~8\, sd_card|WideOr255~8, MSX, 1
instance = comp, \user_io|img_size[10]~feeder\, user_io|img_size[10]~feeder, MSX, 1
instance = comp, \user_io|img_size[10]\, user_io|img_size[10], MSX, 1
instance = comp, \user_io|img_size[11]~feeder\, user_io|img_size[11]~feeder, MSX, 1
instance = comp, \user_io|img_size[11]\, user_io|img_size[11], MSX, 1
instance = comp, \user_io|img_size[8]\, user_io|img_size[8], MSX, 1
instance = comp, \user_io|img_size[9]\, user_io|img_size[9], MSX, 1
instance = comp, \sd_card|WideOr255~6\, sd_card|WideOr255~6, MSX, 1
instance = comp, \user_io|img_size[7]\, user_io|img_size[7], MSX, 1
instance = comp, \user_io|img_size[5]\, user_io|img_size[5], MSX, 1
instance = comp, \user_io|img_size[4]\, user_io|img_size[4], MSX, 1
instance = comp, \user_io|img_size[6]~feeder\, user_io|img_size[6]~feeder, MSX, 1
instance = comp, \user_io|img_size[6]\, user_io|img_size[6], MSX, 1
instance = comp, \sd_card|WideOr255~7\, sd_card|WideOr255~7, MSX, 1
instance = comp, \sd_card|WideOr255~9\, sd_card|WideOr255~9, MSX, 1
instance = comp, \user_io|img_size[32]~feeder\, user_io|img_size[32]~feeder, MSX, 1
instance = comp, \user_io|img_size[32]~10\, user_io|img_size[32]~10, MSX, 1
instance = comp, \user_io|img_size[32]\, user_io|img_size[32], MSX, 1
instance = comp, \user_io|img_size[35]~feeder\, user_io|img_size[35]~feeder, MSX, 1
instance = comp, \user_io|img_size[35]\, user_io|img_size[35], MSX, 1
instance = comp, \user_io|img_size[34]~feeder\, user_io|img_size[34]~feeder, MSX, 1
instance = comp, \user_io|img_size[34]\, user_io|img_size[34], MSX, 1
instance = comp, \user_io|img_size[33]\, user_io|img_size[33], MSX, 1
instance = comp, \sd_card|WideOr255~10\, sd_card|WideOr255~10, MSX, 1
instance = comp, \user_io|img_size[36]\, user_io|img_size[36], MSX, 1
instance = comp, \user_io|img_size[39]~feeder\, user_io|img_size[39]~feeder, MSX, 1
instance = comp, \user_io|img_size[39]\, user_io|img_size[39], MSX, 1
instance = comp, \user_io|img_size[37]\, user_io|img_size[37], MSX, 1
instance = comp, \user_io|img_size[38]\, user_io|img_size[38], MSX, 1
instance = comp, \sd_card|WideOr255~11\, sd_card|WideOr255~11, MSX, 1
instance = comp, \user_io|img_size[40]~11\, user_io|img_size[40]~11, MSX, 1
instance = comp, \user_io|img_size[45]\, user_io|img_size[45], MSX, 1
instance = comp, \user_io|img_size[46]~feeder\, user_io|img_size[46]~feeder, MSX, 1
instance = comp, \user_io|img_size[46]\, user_io|img_size[46], MSX, 1
instance = comp, \user_io|img_size[47]\, user_io|img_size[47], MSX, 1
instance = comp, \user_io|img_size[44]~feeder\, user_io|img_size[44]~feeder, MSX, 1
instance = comp, \user_io|img_size[44]\, user_io|img_size[44], MSX, 1
instance = comp, \sd_card|WideOr255~13\, sd_card|WideOr255~13, MSX, 1
instance = comp, \user_io|img_size[42]\, user_io|img_size[42], MSX, 1
instance = comp, \user_io|img_size[40]~feeder\, user_io|img_size[40]~feeder, MSX, 1
instance = comp, \user_io|img_size[40]\, user_io|img_size[40], MSX, 1
instance = comp, \user_io|img_size[43]\, user_io|img_size[43], MSX, 1
instance = comp, \user_io|img_size[41]~feeder\, user_io|img_size[41]~feeder, MSX, 1
instance = comp, \user_io|img_size[41]\, user_io|img_size[41], MSX, 1
instance = comp, \sd_card|WideOr255~12\, sd_card|WideOr255~12, MSX, 1
instance = comp, \sd_card|WideOr255~14\, sd_card|WideOr255~14, MSX, 1
instance = comp, \user_io|img_size[56]~feeder\, user_io|img_size[56]~feeder, MSX, 1
instance = comp, \user_io|img_size[56]~13\, user_io|img_size[56]~13, MSX, 1
instance = comp, \user_io|img_size[56]\, user_io|img_size[56], MSX, 1
instance = comp, \user_io|img_size[57]~feeder\, user_io|img_size[57]~feeder, MSX, 1
instance = comp, \user_io|img_size[57]\, user_io|img_size[57], MSX, 1
instance = comp, \user_io|img_size[59]\, user_io|img_size[59], MSX, 1
instance = comp, \user_io|img_size[58]~feeder\, user_io|img_size[58]~feeder, MSX, 1
instance = comp, \user_io|img_size[58]\, user_io|img_size[58], MSX, 1
instance = comp, \sd_card|WideOr255~17\, sd_card|WideOr255~17, MSX, 1
instance = comp, \user_io|img_size[48]~feeder\, user_io|img_size[48]~feeder, MSX, 1
instance = comp, \user_io|img_size[48]~12\, user_io|img_size[48]~12, MSX, 1
instance = comp, \user_io|img_size[48]\, user_io|img_size[48], MSX, 1
instance = comp, \user_io|img_size[49]\, user_io|img_size[49], MSX, 1
instance = comp, \user_io|img_size[51]\, user_io|img_size[51], MSX, 1
instance = comp, \user_io|img_size[50]\, user_io|img_size[50], MSX, 1
instance = comp, \sd_card|WideOr255~15\, sd_card|WideOr255~15, MSX, 1
instance = comp, \user_io|img_size[62]\, user_io|img_size[62], MSX, 1
instance = comp, \user_io|img_size[61]\, user_io|img_size[61], MSX, 1
instance = comp, \user_io|img_size[63]\, user_io|img_size[63], MSX, 1
instance = comp, \user_io|img_size[60]\, user_io|img_size[60], MSX, 1
instance = comp, \sd_card|WideOr255~18\, sd_card|WideOr255~18, MSX, 1
instance = comp, \user_io|img_size[53]\, user_io|img_size[53], MSX, 1
instance = comp, \user_io|img_size[54]~feeder\, user_io|img_size[54]~feeder, MSX, 1
instance = comp, \user_io|img_size[54]\, user_io|img_size[54], MSX, 1
instance = comp, \user_io|img_size[55]\, user_io|img_size[55], MSX, 1
instance = comp, \user_io|img_size[52]~feeder\, user_io|img_size[52]~feeder, MSX, 1
instance = comp, \user_io|img_size[52]\, user_io|img_size[52], MSX, 1
instance = comp, \sd_card|WideOr255~16\, sd_card|WideOr255~16, MSX, 1
instance = comp, \sd_card|WideOr255~19\, sd_card|WideOr255~19, MSX, 1
instance = comp, \user_io|img_size[21]~feeder\, user_io|img_size[21]~feeder, MSX, 1
instance = comp, \user_io|img_size[23]~5\, user_io|img_size[23]~5, MSX, 1
instance = comp, \user_io|img_size[21]\, user_io|img_size[21], MSX, 1
instance = comp, \user_io|img_size[23]\, user_io|img_size[23], MSX, 1
instance = comp, \user_io|img_size[20]\, user_io|img_size[20], MSX, 1
instance = comp, \user_io|img_size[22]~feeder\, user_io|img_size[22]~feeder, MSX, 1
instance = comp, \user_io|img_size[22]\, user_io|img_size[22], MSX, 1
instance = comp, \sd_card|WideOr255~2\, sd_card|WideOr255~2, MSX, 1
instance = comp, \user_io|img_size[31]~4\, user_io|img_size[31]~4, MSX, 1
instance = comp, \user_io|img_size[29]\, user_io|img_size[29], MSX, 1
instance = comp, \user_io|img_size[31]~feeder\, user_io|img_size[31]~feeder, MSX, 1
instance = comp, \user_io|img_size[31]\, user_io|img_size[31], MSX, 1
instance = comp, \user_io|img_size[28]\, user_io|img_size[28], MSX, 1
instance = comp, \user_io|img_size[30]~feeder\, user_io|img_size[30]~feeder, MSX, 1
instance = comp, \user_io|img_size[30]\, user_io|img_size[30], MSX, 1
instance = comp, \sd_card|WideOr255~0\, sd_card|WideOr255~0, MSX, 1
instance = comp, \user_io|img_size[26]~feeder\, user_io|img_size[26]~feeder, MSX, 1
instance = comp, \user_io|img_size[26]\, user_io|img_size[26], MSX, 1
instance = comp, \user_io|img_size[25]\, user_io|img_size[25], MSX, 1
instance = comp, \user_io|img_size[24]\, user_io|img_size[24], MSX, 1
instance = comp, \user_io|img_size[27]~feeder\, user_io|img_size[27]~feeder, MSX, 1
instance = comp, \user_io|img_size[27]\, user_io|img_size[27], MSX, 1
instance = comp, \sd_card|WideOr255~1\, sd_card|WideOr255~1, MSX, 1
instance = comp, \user_io|img_size[17]\, user_io|img_size[17], MSX, 1
instance = comp, \user_io|img_size[19]~feeder\, user_io|img_size[19]~feeder, MSX, 1
instance = comp, \user_io|img_size[19]\, user_io|img_size[19], MSX, 1
instance = comp, \user_io|img_size[16]\, user_io|img_size[16], MSX, 1
instance = comp, \user_io|img_size[18]~feeder\, user_io|img_size[18]~feeder, MSX, 1
instance = comp, \user_io|img_size[18]\, user_io|img_size[18], MSX, 1
instance = comp, \sd_card|WideOr255~3\, sd_card|WideOr255~3, MSX, 1
instance = comp, \sd_card|WideOr255~4\, sd_card|WideOr255~4, MSX, 1
instance = comp, \sd_card|WideOr255~20\, sd_card|WideOr255~20, MSX, 1
instance = comp, \sd_card|old_mounted\, sd_card|old_mounted, MSX, 1
instance = comp, \sd_card|always0~0\, sd_card|always0~0, MSX, 1
instance = comp, \sd_card|vhd\, sd_card|vhd, MSX, 1
instance = comp, \sd_card|sd_sdhc\, sd_card|sd_sdhc, MSX, 1
instance = comp, \sd_card|Selector327~1\, sd_card|Selector327~1, MSX, 1
instance = comp, \sd_card|Selector327~0\, sd_card|Selector327~0, MSX, 1
instance = comp, \sd_card|reply0[6]~1\, sd_card|reply0[6]~1, MSX, 1
instance = comp, \sd_card|reply0[6]~2\, sd_card|reply0[6]~2, MSX, 1
instance = comp, \sd_card|reply0[6]\, sd_card|reply0[6], MSX, 1
instance = comp, \sd_card|reply0[7]~3\, sd_card|reply0[7]~3, MSX, 1
instance = comp, \sd_card|reply0[7]~4\, sd_card|reply0[7]~4, MSX, 1
instance = comp, \sd_card|reply0[7]\, sd_card|reply0[7], MSX, 1
instance = comp, \sd_card|sd_sdo~5\, sd_card|sd_sdo~5, MSX, 1
instance = comp, \sd_card|sd_sdo~6\, sd_card|sd_sdo~6, MSX, 1
instance = comp, \sd_card|sd_sdo~13\, sd_card|sd_sdo~13, MSX, 1
instance = comp, \sd_card|reply~2\, sd_card|reply~2, MSX, 1
instance = comp, \sd_card|Equal8~2\, sd_card|Equal8~2, MSX, 1
instance = comp, \sd_card|reply~3\, sd_card|reply~3, MSX, 1
instance = comp, \sd_card|reply~1\, sd_card|reply~1, MSX, 1
instance = comp, \sd_card|reply~4\, sd_card|reply~4, MSX, 1
instance = comp, \sd_card|reply[0]\, sd_card|reply[0], MSX, 1
instance = comp, \sd_card|Equal26~1\, sd_card|Equal26~1, MSX, 1
instance = comp, \sd_card|Equal26~0\, sd_card|Equal26~0, MSX, 1
instance = comp, \sd_card|args[21]\, sd_card|args[21], MSX, 1
instance = comp, \sd_card|args[20]~feeder\, sd_card|args[20]~feeder, MSX, 1
instance = comp, \sd_card|args[20]\, sd_card|args[20], MSX, 1
instance = comp, \sd_card|args[23]\, sd_card|args[23], MSX, 1
instance = comp, \sd_card|args[22]\, sd_card|args[22], MSX, 1
instance = comp, \sd_card|Equal26~3\, sd_card|Equal26~3, MSX, 1
instance = comp, \sd_card|Equal26~2\, sd_card|Equal26~2, MSX, 1
instance = comp, \sd_card|Equal26~4\, sd_card|Equal26~4, MSX, 1
instance = comp, \sd_card|Equal20~10\, sd_card|Equal20~10, MSX, 1
instance = comp, \sd_card|args[25]~3\, sd_card|args[25]~3, MSX, 1
instance = comp, \sd_card|args[24]\, sd_card|args[24], MSX, 1
instance = comp, \sd_card|args[25]~feeder\, sd_card|args[25]~feeder, MSX, 1
instance = comp, \sd_card|args[25]\, sd_card|args[25], MSX, 1
instance = comp, \sd_card|args[27]\, sd_card|args[27], MSX, 1
instance = comp, \sd_card|args[26]~feeder\, sd_card|args[26]~feeder, MSX, 1
instance = comp, \sd_card|args[26]\, sd_card|args[26], MSX, 1
instance = comp, \sd_card|Equal26~5\, sd_card|Equal26~5, MSX, 1
instance = comp, \sd_card|Equal20~7\, sd_card|Equal20~7, MSX, 1
instance = comp, \sd_card|args[32]~0\, sd_card|args[32]~0, MSX, 1
instance = comp, \sd_card|args[32]\, sd_card|args[32], MSX, 1
instance = comp, \sd_card|args[35]\, sd_card|args[35], MSX, 1
instance = comp, \sd_card|args[34]\, sd_card|args[34], MSX, 1
instance = comp, \sd_card|args[33]~feeder\, sd_card|args[33]~feeder, MSX, 1
instance = comp, \sd_card|args[33]\, sd_card|args[33], MSX, 1
instance = comp, \sd_card|Equal26~7\, sd_card|Equal26~7, MSX, 1
instance = comp, \sd_card|args[30]\, sd_card|args[30], MSX, 1
instance = comp, \sd_card|args[28]~feeder\, sd_card|args[28]~feeder, MSX, 1
instance = comp, \sd_card|args[28]\, sd_card|args[28], MSX, 1
instance = comp, \sd_card|args[31]\, sd_card|args[31], MSX, 1
instance = comp, \sd_card|args[29]\, sd_card|args[29], MSX, 1
instance = comp, \sd_card|Equal26~6\, sd_card|Equal26~6, MSX, 1
instance = comp, \sd_card|args[39]~feeder\, sd_card|args[39]~feeder, MSX, 1
instance = comp, \sd_card|args[39]\, sd_card|args[39], MSX, 1
instance = comp, \sd_card|args[38]\, sd_card|args[38], MSX, 1
instance = comp, \sd_card|args[37]\, sd_card|args[37], MSX, 1
instance = comp, \sd_card|args[36]\, sd_card|args[36], MSX, 1
instance = comp, \sd_card|Equal26~8\, sd_card|Equal26~8, MSX, 1
instance = comp, \sd_card|Equal26~9\, sd_card|Equal26~9, MSX, 1
instance = comp, \sd_card|reply~8\, sd_card|reply~8, MSX, 1
instance = comp, \sd_card|reply~9\, sd_card|reply~9, MSX, 1
instance = comp, \sd_card|reply[6]\, sd_card|reply[6], MSX, 1
instance = comp, \sd_card|cmd55~0\, sd_card|cmd55~0, MSX, 1
instance = comp, \sd_card|cmd55\, sd_card|cmd55, MSX, 1
instance = comp, \sd_card|Selector325~1\, sd_card|Selector325~1, MSX, 1
instance = comp, \sd_card|Selector325~2\, sd_card|Selector325~2, MSX, 1
instance = comp, \sd_card|Selector325~3\, sd_card|Selector325~3, MSX, 1
instance = comp, \sd_card|Selector325~4\, sd_card|Selector325~4, MSX, 1
instance = comp, \sd_card|Selector325~5\, sd_card|Selector325~5, MSX, 1
instance = comp, \sd_card|Selector325~6\, sd_card|Selector325~6, MSX, 1
instance = comp, \sd_card|reply~6\, sd_card|reply~6, MSX, 1
instance = comp, \sd_card|reply~7\, sd_card|reply~7, MSX, 1
instance = comp, \sd_card|reply[2]\, sd_card|reply[2], MSX, 1
instance = comp, \sd_card|sd_sdo~3\, sd_card|sd_sdo~3, MSX, 1
instance = comp, \sd_card|sd_sdo~4\, sd_card|sd_sdo~4, MSX, 1
instance = comp, \sd_card|sd_sdo~14\, sd_card|sd_sdo~14, MSX, 1
instance = comp, \sd_card|Selector314~5\, sd_card|Selector314~5, MSX, 1
instance = comp, \sd_card|Selector314~2\, sd_card|Selector314~2, MSX, 1
instance = comp, \sd_card|comb~0\, sd_card|comb~0, MSX, 1
instance = comp, \sd_card|wr_first~0\, sd_card|wr_first~0, MSX, 1
instance = comp, \sd_card|wr_first\, sd_card|wr_first, MSX, 1
instance = comp, \sd_card|sd_buff_sel~0\, sd_card|sd_buff_sel~0, MSX, 1
instance = comp, \sd_card|sd_lba[22]~56\, sd_card|sd_lba[22]~56, MSX, 1
instance = comp, \sd_card|sd_buff_sel~1\, sd_card|sd_buff_sel~1, MSX, 1
instance = comp, \sd_card|sd_buff_sel~2\, sd_card|sd_buff_sel~2, MSX, 1
instance = comp, \sd_card|sd_buff_sel\, sd_card|sd_buff_sel, MSX, 1
instance = comp, \sd_card|buffer_din[0]~1\, sd_card|buffer_din[0]~1, MSX, 1
instance = comp, \sd_card|buffer_din[0]\, sd_card|buffer_din[0], MSX, 1
instance = comp, \sd_card|buffer_ptr~22\, sd_card|buffer_ptr~22, MSX, 1
instance = comp, \sd_card|Add2~4\, sd_card|Add2~4, MSX, 1
instance = comp, \sd_card|buffer_ptr~23\, sd_card|buffer_ptr~23, MSX, 1
instance = comp, \sd_card|buffer_ptr[9]\, sd_card|buffer_ptr[9], MSX, 1
instance = comp, \user_io|sd_dout[1]~feeder\, user_io|sd_dout[1]~feeder, MSX, 1
instance = comp, \user_io|sd_dout[1]\, user_io|sd_dout[1], MSX, 1
instance = comp, \user_io|sd_dout[2]~feeder\, user_io|sd_dout[2]~feeder, MSX, 1
instance = comp, \user_io|sd_dout[2]\, user_io|sd_dout[2], MSX, 1
instance = comp, \user_io|sd_dout[3]~feeder\, user_io|sd_dout[3]~feeder, MSX, 1
instance = comp, \user_io|sd_dout[3]\, user_io|sd_dout[3], MSX, 1
instance = comp, \user_io|sd_dout[4]\, user_io|sd_dout[4], MSX, 1
instance = comp, \user_io|sd_dout[5]\, user_io|sd_dout[5], MSX, 1
instance = comp, \user_io|sd_dout[6]\, user_io|sd_dout[6], MSX, 1
instance = comp, \user_io|sd_dout[7]~feeder\, user_io|sd_dout[7]~feeder, MSX, 1
instance = comp, \user_io|sd_dout[7]\, user_io|sd_dout[7], MSX, 1
instance = comp, \sd_card|buffer_din[1]\, sd_card|buffer_din[1], MSX, 1
instance = comp, \sd_card|buffer_din[2]~feeder\, sd_card|buffer_din[2]~feeder, MSX, 1
instance = comp, \sd_card|buffer_din[2]\, sd_card|buffer_din[2], MSX, 1
instance = comp, \sd_card|buffer_din[3]~feeder\, sd_card|buffer_din[3]~feeder, MSX, 1
instance = comp, \sd_card|buffer_din[3]\, sd_card|buffer_din[3], MSX, 1
instance = comp, \sd_card|buffer_din[4]\, sd_card|buffer_din[4], MSX, 1
instance = comp, \sd_card|buffer_din[5]\, sd_card|buffer_din[5], MSX, 1
instance = comp, \sd_card|buffer_din[6]\, sd_card|buffer_din[6], MSX, 1
instance = comp, \sd_card|buffer_din[7]~feeder\, sd_card|buffer_din[7]~feeder, MSX, 1
instance = comp, \sd_card|buffer_din[7]\, sd_card|buffer_din[7], MSX, 1
instance = comp, \sd_card|buffer_dpram|ram_rtl_0|auto_generated|ram_block1a0\, sd_card|buffer_dpram|ram_rtl_0|auto_generated|ram_block1a0, MSX, 1
instance = comp, \sd_card|Mux30~2\, sd_card|Mux30~2, MSX, 1
instance = comp, \sd_card|Mux30~3\, sd_card|Mux30~3, MSX, 1
instance = comp, \sd_card|Mux30~0\, sd_card|Mux30~0, MSX, 1
instance = comp, \sd_card|Mux30~1\, sd_card|Mux30~1, MSX, 1
instance = comp, \sd_card|Selector314~0\, sd_card|Selector314~0, MSX, 1
instance = comp, \sd_card|csdcid[136]~feeder\, sd_card|csdcid[136]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[248]~17\, sd_card|csdcid[248]~17, MSX, 1
instance = comp, \sd_card|Decoder0~7\, sd_card|Decoder0~7, MSX, 1
instance = comp, \sd_card|csdcid[136]~30\, sd_card|csdcid[136]~30, MSX, 1
instance = comp, \sd_card|csdcid[136]\, sd_card|csdcid[136], MSX, 1
instance = comp, \sd_card|Decoder0~6\, sd_card|Decoder0~6, MSX, 1
instance = comp, \sd_card|csdcid[184]~26\, sd_card|csdcid[184]~26, MSX, 1
instance = comp, \sd_card|csdcid[184]\, sd_card|csdcid[184], MSX, 1
instance = comp, \sd_card|Decoder0~4\, sd_card|Decoder0~4, MSX, 1
instance = comp, \sd_card|csdcid[168]~19\, sd_card|csdcid[168]~19, MSX, 1
instance = comp, \sd_card|csdcid[168]\, sd_card|csdcid[168], MSX, 1
instance = comp, \sd_card|Mux0~10\, sd_card|Mux0~10, MSX, 1
instance = comp, \sd_card|Decoder0~5\, sd_card|Decoder0~5, MSX, 1
instance = comp, \sd_card|csdcid[152]~22\, sd_card|csdcid[152]~22, MSX, 1
instance = comp, \sd_card|csdcid[152]\, sd_card|csdcid[152], MSX, 1
instance = comp, \sd_card|Mux0~11\, sd_card|Mux0~11, MSX, 1
instance = comp, \sd_card|csdcid[160]~feeder\, sd_card|csdcid[160]~feeder, MSX, 1
instance = comp, \sd_card|Decoder0~12\, sd_card|Decoder0~12, MSX, 1
instance = comp, \sd_card|csdcid[160]~21\, sd_card|csdcid[160]~21, MSX, 1
instance = comp, \sd_card|csdcid[160]\, sd_card|csdcid[160], MSX, 1
instance = comp, \sd_card|Decoder0~14\, sd_card|Decoder0~14, MSX, 1
instance = comp, \sd_card|csdcid[176]~29\, sd_card|csdcid[176]~29, MSX, 1
instance = comp, \sd_card|csdcid[176]\, sd_card|csdcid[176], MSX, 1
instance = comp, \sd_card|Mux0~17\, sd_card|Mux0~17, MSX, 1
instance = comp, \sd_card|Decoder0~15\, sd_card|Decoder0~15, MSX, 1
instance = comp, \sd_card|csdcid[128]~33\, sd_card|csdcid[128]~33, MSX, 1
instance = comp, \sd_card|csdcid[128]\, sd_card|csdcid[128], MSX, 1
instance = comp, \sd_card|csdcid[144]~feeder\, sd_card|csdcid[144]~feeder, MSX, 1
instance = comp, \sd_card|Decoder0~13\, sd_card|Decoder0~13, MSX, 1
instance = comp, \sd_card|csdcid[144]~25\, sd_card|csdcid[144]~25, MSX, 1
instance = comp, \sd_card|csdcid[144]\, sd_card|csdcid[144], MSX, 1
instance = comp, \sd_card|Mux0~18\, sd_card|Mux0~18, MSX, 1
instance = comp, \sd_card|csdcid[224]~feeder\, sd_card|csdcid[224]~feeder, MSX, 1
instance = comp, \sd_card|Decoder0~1\, sd_card|Decoder0~1, MSX, 1
instance = comp, \sd_card|csdcid[224]~18\, sd_card|csdcid[224]~18, MSX, 1
instance = comp, \sd_card|csdcid[224]\, sd_card|csdcid[224], MSX, 1
instance = comp, \sd_card|Decoder0~3\, sd_card|Decoder0~3, MSX, 1
instance = comp, \sd_card|csdcid[192]~31\, sd_card|csdcid[192]~31, MSX, 1
instance = comp, \sd_card|csdcid[192]\, sd_card|csdcid[192], MSX, 1
instance = comp, \sd_card|Decoder0~0\, sd_card|Decoder0~0, MSX, 1
instance = comp, \sd_card|csdcid[208]~23\, sd_card|csdcid[208]~23, MSX, 1
instance = comp, \sd_card|csdcid[208]\, sd_card|csdcid[208], MSX, 1
instance = comp, \sd_card|Decoder0~2\, sd_card|Decoder0~2, MSX, 1
instance = comp, \sd_card|csdcid[240]~27\, sd_card|csdcid[240]~27, MSX, 1
instance = comp, \sd_card|csdcid[240]\, sd_card|csdcid[240], MSX, 1
instance = comp, \sd_card|Mux0~12\, sd_card|Mux0~12, MSX, 1
instance = comp, \sd_card|Mux0~13\, sd_card|Mux0~13, MSX, 1
instance = comp, \sd_card|Decoder0~8\, sd_card|Decoder0~8, MSX, 1
instance = comp, \sd_card|csdcid[232]~20\, sd_card|csdcid[232]~20, MSX, 1
instance = comp, \sd_card|csdcid[232]\, sd_card|csdcid[232], MSX, 1
instance = comp, \sd_card|Decoder0~11\, sd_card|Decoder0~11, MSX, 1
instance = comp, \sd_card|csdcid[200]~32\, sd_card|csdcid[200]~32, MSX, 1
instance = comp, \sd_card|csdcid[200]\, sd_card|csdcid[200], MSX, 1
instance = comp, \sd_card|csdcid[216]~feeder\, sd_card|csdcid[216]~feeder, MSX, 1
instance = comp, \sd_card|Decoder0~9\, sd_card|Decoder0~9, MSX, 1
instance = comp, \sd_card|csdcid[216]~24\, sd_card|csdcid[216]~24, MSX, 1
instance = comp, \sd_card|csdcid[216]\, sd_card|csdcid[216], MSX, 1
instance = comp, \sd_card|Decoder0~10\, sd_card|Decoder0~10, MSX, 1
instance = comp, \sd_card|csdcid[248]~28\, sd_card|csdcid[248]~28, MSX, 1
instance = comp, \sd_card|csdcid[248]\, sd_card|csdcid[248], MSX, 1
instance = comp, \sd_card|Mux0~14\, sd_card|Mux0~14, MSX, 1
instance = comp, \sd_card|Mux0~15\, sd_card|Mux0~15, MSX, 1
instance = comp, \sd_card|Mux0~16\, sd_card|Mux0~16, MSX, 1
instance = comp, \sd_card|Mux0~19\, sd_card|Mux0~19, MSX, 1
instance = comp, \sd_card|conf_buff_ptr[4]~7\, sd_card|conf_buff_ptr[4]~7, MSX, 1
instance = comp, \sd_card|Add4~0\, sd_card|Add4~0, MSX, 1
instance = comp, \sd_card|conf_buff_ptr[4]~6\, sd_card|conf_buff_ptr[4]~6, MSX, 1
instance = comp, \sd_card|conf_buff_ptr[4]~8\, sd_card|conf_buff_ptr[4]~8, MSX, 1
instance = comp, \sd_card|conf_buff_ptr[4]\, sd_card|conf_buff_ptr[4], MSX, 1
instance = comp, \sd_card|csdcid[0]~0\, sd_card|csdcid[0]~0, MSX, 1
instance = comp, \sd_card|csdcid[112]~3\, sd_card|csdcid[112]~3, MSX, 1
instance = comp, \sd_card|csdcid[112]\, sd_card|csdcid[112], MSX, 1
instance = comp, \sd_card|csdcid[80]~1\, sd_card|csdcid[80]~1, MSX, 1
instance = comp, \sd_card|csdcid[80]\, sd_card|csdcid[80], MSX, 1
instance = comp, \sd_card|Mux0~0\, sd_card|Mux0~0, MSX, 1
instance = comp, \sd_card|csdcid[48]~15\, sd_card|csdcid[48]~15, MSX, 1
instance = comp, \sd_card|csdcid[48]\, sd_card|csdcid[48], MSX, 1
instance = comp, \sd_card|csdcid[16]~feeder\, sd_card|csdcid[16]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[16]~14\, sd_card|csdcid[16]~14, MSX, 1
instance = comp, \sd_card|csdcid[16]\, sd_card|csdcid[16], MSX, 1
instance = comp, \sd_card|Mux0~1\, sd_card|Mux0~1, MSX, 1
instance = comp, \sd_card|csdcid[64]~4\, sd_card|csdcid[64]~4, MSX, 1
instance = comp, \sd_card|csdcid[64]\, sd_card|csdcid[64], MSX, 1
instance = comp, \sd_card|csdcid[96]~2\, sd_card|csdcid[96]~2, MSX, 1
instance = comp, \sd_card|csdcid[96]\, sd_card|csdcid[96], MSX, 1
instance = comp, \sd_card|Mux0~7\, sd_card|Mux0~7, MSX, 1
instance = comp, \sd_card|csdcid[32]~13\, sd_card|csdcid[32]~13, MSX, 1
instance = comp, \sd_card|csdcid[32]\, sd_card|csdcid[32], MSX, 1
instance = comp, \sd_card|csdcid[0]~34\, sd_card|csdcid[0]~34, MSX, 1
instance = comp, \sd_card|csdcid[0]\, sd_card|csdcid[0], MSX, 1
instance = comp, \sd_card|Mux0~8\, sd_card|Mux0~8, MSX, 1
instance = comp, \sd_card|csdcid[40]~5\, sd_card|csdcid[40]~5, MSX, 1
instance = comp, \sd_card|csdcid[40]\, sd_card|csdcid[40], MSX, 1
instance = comp, \sd_card|csdcid[104]~9\, sd_card|csdcid[104]~9, MSX, 1
instance = comp, \sd_card|csdcid[104]\, sd_card|csdcid[104], MSX, 1
instance = comp, \sd_card|csdcid[72]~12\, sd_card|csdcid[72]~12, MSX, 1
instance = comp, \sd_card|csdcid[72]\, sd_card|csdcid[72], MSX, 1
instance = comp, \sd_card|Mux0~2\, sd_card|Mux0~2, MSX, 1
instance = comp, \sd_card|csdcid[8]~8\, sd_card|csdcid[8]~8, MSX, 1
instance = comp, \sd_card|csdcid[8]\, sd_card|csdcid[8], MSX, 1
instance = comp, \sd_card|Mux0~3\, sd_card|Mux0~3, MSX, 1
instance = comp, \sd_card|csdcid[88]~feeder\, sd_card|csdcid[88]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[88]~10\, sd_card|csdcid[88]~10, MSX, 1
instance = comp, \sd_card|csdcid[88]\, sd_card|csdcid[88], MSX, 1
instance = comp, \sd_card|csdcid[120]~11\, sd_card|csdcid[120]~11, MSX, 1
instance = comp, \sd_card|csdcid[120]\, sd_card|csdcid[120], MSX, 1
instance = comp, \sd_card|Mux0~4\, sd_card|Mux0~4, MSX, 1
instance = comp, \sd_card|csdcid[24]~6\, sd_card|csdcid[24]~6, MSX, 1
instance = comp, \sd_card|csdcid[24]\, sd_card|csdcid[24], MSX, 1
instance = comp, \sd_card|csdcid[56]~7\, sd_card|csdcid[56]~7, MSX, 1
instance = comp, \sd_card|csdcid[56]\, sd_card|csdcid[56], MSX, 1
instance = comp, \sd_card|Mux0~5\, sd_card|Mux0~5, MSX, 1
instance = comp, \sd_card|Mux0~6\, sd_card|Mux0~6, MSX, 1
instance = comp, \sd_card|Mux0~9\, sd_card|Mux0~9, MSX, 1
instance = comp, \sd_card|Mux0~20\, sd_card|Mux0~20, MSX, 1
instance = comp, \sd_card|conf_byte_orig[0]\, sd_card|conf_byte_orig[0], MSX, 1
instance = comp, \sd_card|vhd_size[25]\, sd_card|vhd_size[25], MSX, 1
instance = comp, \sd_card|vhd_size[20]\, sd_card|vhd_size[20], MSX, 1
instance = comp, \sd_card|vhd_size[21]\, sd_card|vhd_size[21], MSX, 1
instance = comp, \sd_card|vhd_size[22]\, sd_card|vhd_size[22], MSX, 1
instance = comp, \sd_card|vhd_size[19]\, sd_card|vhd_size[19], MSX, 1
instance = comp, \sd_card|Add1~0\, sd_card|Add1~0, MSX, 1
instance = comp, \sd_card|vhd_size[23]\, sd_card|vhd_size[23], MSX, 1
instance = comp, \sd_card|vhd_size[24]\, sd_card|vhd_size[24], MSX, 1
instance = comp, \sd_card|Add1~1\, sd_card|Add1~1, MSX, 1
instance = comp, \sd_card|vhd_size[26]\, sd_card|vhd_size[26], MSX, 1
instance = comp, \sd_card|vhd_size[27]\, sd_card|vhd_size[27], MSX, 1
instance = comp, \sd_card|Add1~10\, sd_card|Add1~10, MSX, 1
instance = comp, \sd_card|conf_byte[0]~8\, sd_card|conf_byte[0]~8, MSX, 1
instance = comp, \sd_card|conf_byte[0]~9\, sd_card|conf_byte[0]~9, MSX, 1
instance = comp, \sd_card|vhd_size[29]\, sd_card|vhd_size[29], MSX, 1
instance = comp, \sd_card|vhd_size[30]\, sd_card|vhd_size[30], MSX, 1
instance = comp, \sd_card|vhd_size[31]\, sd_card|vhd_size[31], MSX, 1
instance = comp, \sd_card|Add1~3\, sd_card|Add1~3, MSX, 1
instance = comp, \sd_card|vhd_size[28]\, sd_card|vhd_size[28], MSX, 1
instance = comp, \sd_card|Add1~4\, sd_card|Add1~4, MSX, 1
instance = comp, \sd_card|vhd_size[33]\, sd_card|vhd_size[33], MSX, 1
instance = comp, \sd_card|vhd_size[32]\, sd_card|vhd_size[32], MSX, 1
instance = comp, \sd_card|vhd_size[34]\, sd_card|vhd_size[34], MSX, 1
instance = comp, \sd_card|Add1~5\, sd_card|Add1~5, MSX, 1
instance = comp, \sd_card|vhd_size[35]\, sd_card|vhd_size[35], MSX, 1
instance = comp, \sd_card|conf_byte[0]~10\, sd_card|conf_byte[0]~10, MSX, 1
instance = comp, \sd_card|conf_byte[0]~11\, sd_card|conf_byte[0]~11, MSX, 1
instance = comp, \sd_card|comb~1\, sd_card|comb~1, MSX, 1
instance = comp, \sd_card|conf_byte[0]~12\, sd_card|conf_byte[0]~12, MSX, 1
instance = comp, \sd_card|Add1~2\, sd_card|Add1~2, MSX, 1
instance = comp, \sd_card|conf_byte[2]~2\, sd_card|conf_byte[2]~2, MSX, 1
instance = comp, \sd_card|conf_byte[2]~0\, sd_card|conf_byte[2]~0, MSX, 1
instance = comp, \sd_card|conf_byte[2]~1\, sd_card|conf_byte[2]~1, MSX, 1
instance = comp, \sd_card|conf_byte[2]~3\, sd_card|conf_byte[2]~3, MSX, 1
instance = comp, \sd_card|csdcid[234]\, sd_card|csdcid[234], MSX, 1
instance = comp, \sd_card|csdcid[170]~feeder\, sd_card|csdcid[170]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[170]\, sd_card|csdcid[170], MSX, 1
instance = comp, \sd_card|Mux2~10\, sd_card|Mux2~10, MSX, 1
instance = comp, \sd_card|csdcid[162]~feeder\, sd_card|csdcid[162]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[162]\, sd_card|csdcid[162], MSX, 1
instance = comp, \sd_card|csdcid[226]\, sd_card|csdcid[226], MSX, 1
instance = comp, \sd_card|Mux2~11\, sd_card|Mux2~11, MSX, 1
instance = comp, \sd_card|csdcid[250]\, sd_card|csdcid[250], MSX, 1
instance = comp, \sd_card|csdcid[242]~feeder\, sd_card|csdcid[242]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[242]\, sd_card|csdcid[242], MSX, 1
instance = comp, \sd_card|Mux2~14\, sd_card|Mux2~14, MSX, 1
instance = comp, \sd_card|csdcid[178]\, sd_card|csdcid[178], MSX, 1
instance = comp, \sd_card|csdcid[186]\, sd_card|csdcid[186], MSX, 1
instance = comp, \sd_card|Mux2~15\, sd_card|Mux2~15, MSX, 1
instance = comp, \sd_card|csdcid[210]\, sd_card|csdcid[210], MSX, 1
instance = comp, \sd_card|csdcid[218]\, sd_card|csdcid[218], MSX, 1
instance = comp, \sd_card|Mux2~12\, sd_card|Mux2~12, MSX, 1
instance = comp, \sd_card|csdcid[154]\, sd_card|csdcid[154], MSX, 1
instance = comp, \sd_card|csdcid[146]\, sd_card|csdcid[146], MSX, 1
instance = comp, \sd_card|Mux2~13\, sd_card|Mux2~13, MSX, 1
instance = comp, \sd_card|Mux2~16\, sd_card|Mux2~16, MSX, 1
instance = comp, \sd_card|csdcid[202]\, sd_card|csdcid[202], MSX, 1
instance = comp, \sd_card|csdcid[194]\, sd_card|csdcid[194], MSX, 1
instance = comp, \sd_card|Mux2~17\, sd_card|Mux2~17, MSX, 1
instance = comp, \sd_card|csdcid[130]\, sd_card|csdcid[130], MSX, 1
instance = comp, \sd_card|csdcid[138]\, sd_card|csdcid[138], MSX, 1
instance = comp, \sd_card|Mux2~18\, sd_card|Mux2~18, MSX, 1
instance = comp, \sd_card|Mux2~19\, sd_card|Mux2~19, MSX, 1
instance = comp, \sd_card|csdcid[34]\, sd_card|csdcid[34], MSX, 1
instance = comp, \sd_card|csdcid[1]~16\, sd_card|csdcid[1]~16, MSX, 1
instance = comp, \sd_card|csdcid[2]\, sd_card|csdcid[2], MSX, 1
instance = comp, \sd_card|csdcid[50]\, sd_card|csdcid[50], MSX, 1
instance = comp, \sd_card|csdcid[18]\, sd_card|csdcid[18], MSX, 1
instance = comp, \sd_card|Mux2~7\, sd_card|Mux2~7, MSX, 1
instance = comp, \sd_card|Mux2~8\, sd_card|Mux2~8, MSX, 1
instance = comp, \sd_card|csdcid[122]\, sd_card|csdcid[122], MSX, 1
instance = comp, \sd_card|csdcid[90]~feeder\, sd_card|csdcid[90]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[90]\, sd_card|csdcid[90], MSX, 1
instance = comp, \sd_card|Mux2~4\, sd_card|Mux2~4, MSX, 1
instance = comp, \sd_card|csdcid[74]\, sd_card|csdcid[74], MSX, 1
instance = comp, \sd_card|csdcid[106]\, sd_card|csdcid[106], MSX, 1
instance = comp, \sd_card|Mux2~5\, sd_card|Mux2~5, MSX, 1
instance = comp, \sd_card|csdcid[42]\, sd_card|csdcid[42], MSX, 1
instance = comp, \sd_card|csdcid[10]\, sd_card|csdcid[10], MSX, 1
instance = comp, \sd_card|csdcid[58]\, sd_card|csdcid[58], MSX, 1
instance = comp, \sd_card|csdcid[26]\, sd_card|csdcid[26], MSX, 1
instance = comp, \sd_card|Mux2~2\, sd_card|Mux2~2, MSX, 1
instance = comp, \sd_card|Mux2~3\, sd_card|Mux2~3, MSX, 1
instance = comp, \sd_card|Mux2~6\, sd_card|Mux2~6, MSX, 1
instance = comp, \sd_card|csdcid[114]\, sd_card|csdcid[114], MSX, 1
instance = comp, \sd_card|csdcid[98]\, sd_card|csdcid[98], MSX, 1
instance = comp, \sd_card|Mux2~0\, sd_card|Mux2~0, MSX, 1
instance = comp, \sd_card|csdcid[82]\, sd_card|csdcid[82], MSX, 1
instance = comp, \sd_card|csdcid[66]\, sd_card|csdcid[66], MSX, 1
instance = comp, \sd_card|Mux2~1\, sd_card|Mux2~1, MSX, 1
instance = comp, \sd_card|Mux2~9\, sd_card|Mux2~9, MSX, 1
instance = comp, \sd_card|Mux2~20\, sd_card|Mux2~20, MSX, 1
instance = comp, \sd_card|conf_byte_orig[2]\, sd_card|conf_byte_orig[2], MSX, 1
instance = comp, \sd_card|vhd_size[37]~feeder\, sd_card|vhd_size[37]~feeder, MSX, 1
instance = comp, \sd_card|vhd_size[37]\, sd_card|vhd_size[37], MSX, 1
instance = comp, \sd_card|vhd_size[36]~feeder\, sd_card|vhd_size[36]~feeder, MSX, 1
instance = comp, \sd_card|vhd_size[36]\, sd_card|vhd_size[36], MSX, 1
instance = comp, \sd_card|Add1~6\, sd_card|Add1~6, MSX, 1
instance = comp, \sd_card|conf_byte[2]~4\, sd_card|conf_byte[2]~4, MSX, 1
instance = comp, \sd_card|conf_byte[2]~5\, sd_card|conf_byte[2]~5, MSX, 1
instance = comp, \sd_card|Add1~8\, sd_card|Add1~8, MSX, 1
instance = comp, \sd_card|Mux9~0\, sd_card|Mux9~0, MSX, 1
instance = comp, \sd_card|Add1~7\, sd_card|Add1~7, MSX, 1
instance = comp, \sd_card|Mux11~1\, sd_card|Mux11~1, MSX, 1
instance = comp, \sd_card|Mux11~2\, sd_card|Mux11~2, MSX, 1
instance = comp, \sd_card|vhd_size[38]\, sd_card|vhd_size[38], MSX, 1
instance = comp, \sd_card|Add1~9\, sd_card|Add1~9, MSX, 1
instance = comp, \sd_card|Mux11~3\, sd_card|Mux11~3, MSX, 1
instance = comp, \sd_card|Mux11~0\, sd_card|Mux11~0, MSX, 1
instance = comp, \sd_card|Mux11~4\, sd_card|Mux11~4, MSX, 1
instance = comp, \sd_card|csdcid[155]\, sd_card|csdcid[155], MSX, 1
instance = comp, \sd_card|csdcid[219]\, sd_card|csdcid[219], MSX, 1
instance = comp, \sd_card|Mux3~10\, sd_card|Mux3~10, MSX, 1
instance = comp, \sd_card|csdcid[211]\, sd_card|csdcid[211], MSX, 1
instance = comp, \sd_card|csdcid[147]~feeder\, sd_card|csdcid[147]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[147]\, sd_card|csdcid[147], MSX, 1
instance = comp, \sd_card|Mux3~11\, sd_card|Mux3~11, MSX, 1
instance = comp, \sd_card|csdcid[195]~feeder\, sd_card|csdcid[195]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[195]\, sd_card|csdcid[195], MSX, 1
instance = comp, \sd_card|csdcid[203]\, sd_card|csdcid[203], MSX, 1
instance = comp, \sd_card|csdcid[139]\, sd_card|csdcid[139], MSX, 1
instance = comp, \sd_card|Mux3~17\, sd_card|Mux3~17, MSX, 1
instance = comp, \sd_card|csdcid[131]\, sd_card|csdcid[131], MSX, 1
instance = comp, \sd_card|Mux3~18\, sd_card|Mux3~18, MSX, 1
instance = comp, \sd_card|csdcid[187]\, sd_card|csdcid[187], MSX, 1
instance = comp, \sd_card|csdcid[179]\, sd_card|csdcid[179], MSX, 1
instance = comp, \sd_card|csdcid[251]\, sd_card|csdcid[251], MSX, 1
instance = comp, \sd_card|csdcid[243]~feeder\, sd_card|csdcid[243]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[243]\, sd_card|csdcid[243], MSX, 1
instance = comp, \sd_card|Mux3~14\, sd_card|Mux3~14, MSX, 1
instance = comp, \sd_card|Mux3~15\, sd_card|Mux3~15, MSX, 1
instance = comp, \sd_card|csdcid[235]\, sd_card|csdcid[235], MSX, 1
instance = comp, \sd_card|csdcid[227]\, sd_card|csdcid[227], MSX, 1
instance = comp, \sd_card|Mux3~12\, sd_card|Mux3~12, MSX, 1
instance = comp, \sd_card|csdcid[171]\, sd_card|csdcid[171], MSX, 1
instance = comp, \sd_card|csdcid[163]\, sd_card|csdcid[163], MSX, 1
instance = comp, \sd_card|Mux3~13\, sd_card|Mux3~13, MSX, 1
instance = comp, \sd_card|Mux3~16\, sd_card|Mux3~16, MSX, 1
instance = comp, \sd_card|Mux3~19\, sd_card|Mux3~19, MSX, 1
instance = comp, \sd_card|csdcid[99]\, sd_card|csdcid[99], MSX, 1
instance = comp, \sd_card|csdcid[67]\, sd_card|csdcid[67], MSX, 1
instance = comp, \sd_card|csdcid[115]\, sd_card|csdcid[115], MSX, 1
instance = comp, \sd_card|csdcid[83]\, sd_card|csdcid[83], MSX, 1
instance = comp, \sd_card|Mux3~2\, sd_card|Mux3~2, MSX, 1
instance = comp, \sd_card|Mux3~3\, sd_card|Mux3~3, MSX, 1
instance = comp, \sd_card|csdcid[123]\, sd_card|csdcid[123], MSX, 1
instance = comp, \sd_card|csdcid[91]~feeder\, sd_card|csdcid[91]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[91]\, sd_card|csdcid[91], MSX, 1
instance = comp, \sd_card|Mux3~4\, sd_card|Mux3~4, MSX, 1
instance = comp, \sd_card|csdcid[75]\, sd_card|csdcid[75], MSX, 1
instance = comp, \sd_card|csdcid[107]\, sd_card|csdcid[107], MSX, 1
instance = comp, \sd_card|Mux3~5\, sd_card|Mux3~5, MSX, 1
instance = comp, \sd_card|Mux3~6\, sd_card|Mux3~6, MSX, 1
instance = comp, \sd_card|csdcid[51]\, sd_card|csdcid[51], MSX, 1
instance = comp, \sd_card|csdcid[35]~feeder\, sd_card|csdcid[35]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[35]\, sd_card|csdcid[35], MSX, 1
instance = comp, \sd_card|Mux3~7\, sd_card|Mux3~7, MSX, 1
instance = comp, \sd_card|csdcid[3]\, sd_card|csdcid[3], MSX, 1
instance = comp, \sd_card|csdcid[19]\, sd_card|csdcid[19], MSX, 1
instance = comp, \sd_card|Mux3~8\, sd_card|Mux3~8, MSX, 1
instance = comp, \sd_card|csdcid[59]\, sd_card|csdcid[59], MSX, 1
instance = comp, \sd_card|csdcid[43]\, sd_card|csdcid[43], MSX, 1
instance = comp, \sd_card|Mux3~0\, sd_card|Mux3~0, MSX, 1
instance = comp, \sd_card|csdcid[27]\, sd_card|csdcid[27], MSX, 1
instance = comp, \sd_card|csdcid[11]\, sd_card|csdcid[11], MSX, 1
instance = comp, \sd_card|Mux3~1\, sd_card|Mux3~1, MSX, 1
instance = comp, \sd_card|Mux3~9\, sd_card|Mux3~9, MSX, 1
instance = comp, \sd_card|Mux3~20\, sd_card|Mux3~20, MSX, 1
instance = comp, \sd_card|conf_byte_orig[3]\, sd_card|conf_byte_orig[3], MSX, 1
instance = comp, \sd_card|conf_byte[3]~7\, sd_card|conf_byte[3]~7, MSX, 1
instance = comp, \sd_card|csdcid[121]\, sd_card|csdcid[121], MSX, 1
instance = comp, \sd_card|csdcid[89]\, sd_card|csdcid[89], MSX, 1
instance = comp, \sd_card|Mux1~4\, sd_card|Mux1~4, MSX, 1
instance = comp, \sd_card|csdcid[73]\, sd_card|csdcid[73], MSX, 1
instance = comp, \sd_card|csdcid[105]\, sd_card|csdcid[105], MSX, 1
instance = comp, \sd_card|Mux1~5\, sd_card|Mux1~5, MSX, 1
instance = comp, \sd_card|csdcid[97]\, sd_card|csdcid[97], MSX, 1
instance = comp, \sd_card|csdcid[65]\, sd_card|csdcid[65], MSX, 1
instance = comp, \sd_card|csdcid[113]\, sd_card|csdcid[113], MSX, 1
instance = comp, \sd_card|csdcid[81]\, sd_card|csdcid[81], MSX, 1
instance = comp, \sd_card|Mux1~2\, sd_card|Mux1~2, MSX, 1
instance = comp, \sd_card|Mux1~3\, sd_card|Mux1~3, MSX, 1
instance = comp, \sd_card|Mux1~6\, sd_card|Mux1~6, MSX, 1
instance = comp, \sd_card|csdcid[49]\, sd_card|csdcid[49], MSX, 1
instance = comp, \sd_card|csdcid[17]\, sd_card|csdcid[17], MSX, 1
instance = comp, \sd_card|Mux1~7\, sd_card|Mux1~7, MSX, 1
instance = comp, \sd_card|csdcid[1]\, sd_card|csdcid[1], MSX, 1
instance = comp, \sd_card|csdcid[33]\, sd_card|csdcid[33], MSX, 1
instance = comp, \sd_card|Mux1~8\, sd_card|Mux1~8, MSX, 1
instance = comp, \sd_card|csdcid[57]\, sd_card|csdcid[57], MSX, 1
instance = comp, \sd_card|csdcid[25]\, sd_card|csdcid[25], MSX, 1
instance = comp, \sd_card|Mux1~0\, sd_card|Mux1~0, MSX, 1
instance = comp, \sd_card|csdcid[41]\, sd_card|csdcid[41], MSX, 1
instance = comp, \sd_card|csdcid[9]\, sd_card|csdcid[9], MSX, 1
instance = comp, \sd_card|Mux1~1\, sd_card|Mux1~1, MSX, 1
instance = comp, \sd_card|Mux1~9\, sd_card|Mux1~9, MSX, 1
instance = comp, \sd_card|csdcid[217]~feeder\, sd_card|csdcid[217]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[217]\, sd_card|csdcid[217], MSX, 1
instance = comp, \sd_card|csdcid[249]\, sd_card|csdcid[249], MSX, 1
instance = comp, \sd_card|Mux1~14\, sd_card|Mux1~14, MSX, 1
instance = comp, \sd_card|csdcid[241]~feeder\, sd_card|csdcid[241]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[241]\, sd_card|csdcid[241], MSX, 1
instance = comp, \sd_card|csdcid[209]\, sd_card|csdcid[209], MSX, 1
instance = comp, \sd_card|Mux1~15\, sd_card|Mux1~15, MSX, 1
instance = comp, \sd_card|csdcid[233]\, sd_card|csdcid[233], MSX, 1
instance = comp, \sd_card|csdcid[201]\, sd_card|csdcid[201], MSX, 1
instance = comp, \sd_card|Mux1~12\, sd_card|Mux1~12, MSX, 1
instance = comp, \sd_card|csdcid[225]~feeder\, sd_card|csdcid[225]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[225]\, sd_card|csdcid[225], MSX, 1
instance = comp, \sd_card|csdcid[193]\, sd_card|csdcid[193], MSX, 1
instance = comp, \sd_card|Mux1~13\, sd_card|Mux1~13, MSX, 1
instance = comp, \sd_card|Mux1~16\, sd_card|Mux1~16, MSX, 1
instance = comp, \sd_card|csdcid[153]\, sd_card|csdcid[153], MSX, 1
instance = comp, \sd_card|csdcid[185]\, sd_card|csdcid[185], MSX, 1
instance = comp, \sd_card|Mux1~10\, sd_card|Mux1~10, MSX, 1
instance = comp, \sd_card|csdcid[177]\, sd_card|csdcid[177], MSX, 1
instance = comp, \sd_card|csdcid[145]~feeder\, sd_card|csdcid[145]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[145]\, sd_card|csdcid[145], MSX, 1
instance = comp, \sd_card|Mux1~11\, sd_card|Mux1~11, MSX, 1
instance = comp, \sd_card|csdcid[161]\, sd_card|csdcid[161], MSX, 1
instance = comp, \sd_card|csdcid[129]\, sd_card|csdcid[129], MSX, 1
instance = comp, \sd_card|csdcid[137]\, sd_card|csdcid[137], MSX, 1
instance = comp, \sd_card|csdcid[169]\, sd_card|csdcid[169], MSX, 1
instance = comp, \sd_card|Mux1~17\, sd_card|Mux1~17, MSX, 1
instance = comp, \sd_card|Mux1~18\, sd_card|Mux1~18, MSX, 1
instance = comp, \sd_card|Mux1~19\, sd_card|Mux1~19, MSX, 1
instance = comp, \sd_card|Mux1~20\, sd_card|Mux1~20, MSX, 1
instance = comp, \sd_card|conf_byte_orig[1]\, sd_card|conf_byte_orig[1], MSX, 1
instance = comp, \sd_card|Mux9~4\, sd_card|Mux9~4, MSX, 1
instance = comp, \sd_card|Mux9~1\, sd_card|Mux9~1, MSX, 1
instance = comp, \sd_card|Mux9~2\, sd_card|Mux9~2, MSX, 1
instance = comp, \sd_card|Mux9~5\, sd_card|Mux9~5, MSX, 1
instance = comp, \sd_card|Mux9~3\, sd_card|Mux9~3, MSX, 1
instance = comp, \sd_card|conf_byte[1]~6\, sd_card|conf_byte[1]~6, MSX, 1
instance = comp, \sd_card|Mux31~0\, sd_card|Mux31~0, MSX, 1
instance = comp, \sd_card|Mux31~1\, sd_card|Mux31~1, MSX, 1
instance = comp, \sd_card|csdcid[229]\, sd_card|csdcid[229], MSX, 1
instance = comp, \sd_card|csdcid[237]\, sd_card|csdcid[237], MSX, 1
instance = comp, \sd_card|Mux5~12\, sd_card|Mux5~12, MSX, 1
instance = comp, \sd_card|csdcid[173]\, sd_card|csdcid[173], MSX, 1
instance = comp, \sd_card|csdcid[165]\, sd_card|csdcid[165], MSX, 1
instance = comp, \sd_card|Mux5~13\, sd_card|Mux5~13, MSX, 1
instance = comp, \sd_card|csdcid[189]\, sd_card|csdcid[189], MSX, 1
instance = comp, \sd_card|csdcid[181]\, sd_card|csdcid[181], MSX, 1
instance = comp, \sd_card|csdcid[253]\, sd_card|csdcid[253], MSX, 1
instance = comp, \sd_card|csdcid[245]~feeder\, sd_card|csdcid[245]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[245]\, sd_card|csdcid[245], MSX, 1
instance = comp, \sd_card|Mux5~14\, sd_card|Mux5~14, MSX, 1
instance = comp, \sd_card|Mux5~15\, sd_card|Mux5~15, MSX, 1
instance = comp, \sd_card|Mux5~16\, sd_card|Mux5~16, MSX, 1
instance = comp, \sd_card|csdcid[197]\, sd_card|csdcid[197], MSX, 1
instance = comp, \sd_card|csdcid[205]\, sd_card|csdcid[205], MSX, 1
instance = comp, \sd_card|csdcid[141]\, sd_card|csdcid[141], MSX, 1
instance = comp, \sd_card|Mux5~17\, sd_card|Mux5~17, MSX, 1
instance = comp, \sd_card|csdcid[133]\, sd_card|csdcid[133], MSX, 1
instance = comp, \sd_card|Mux5~18\, sd_card|Mux5~18, MSX, 1
instance = comp, \sd_card|csdcid[149]\, sd_card|csdcid[149], MSX, 1
instance = comp, \sd_card|csdcid[221]\, sd_card|csdcid[221], MSX, 1
instance = comp, \sd_card|csdcid[157]\, sd_card|csdcid[157], MSX, 1
instance = comp, \sd_card|Mux5~10\, sd_card|Mux5~10, MSX, 1
instance = comp, \sd_card|csdcid[213]\, sd_card|csdcid[213], MSX, 1
instance = comp, \sd_card|Mux5~11\, sd_card|Mux5~11, MSX, 1
instance = comp, \sd_card|Mux5~19\, sd_card|Mux5~19, MSX, 1
instance = comp, \sd_card|csdcid[21]\, sd_card|csdcid[21], MSX, 1
instance = comp, \sd_card|csdcid[5]\, sd_card|csdcid[5], MSX, 1
instance = comp, \sd_card|csdcid[53]\, sd_card|csdcid[53], MSX, 1
instance = comp, \sd_card|csdcid[37]~feeder\, sd_card|csdcid[37]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[37]\, sd_card|csdcid[37], MSX, 1
instance = comp, \sd_card|Mux5~7\, sd_card|Mux5~7, MSX, 1
instance = comp, \sd_card|Mux5~8\, sd_card|Mux5~8, MSX, 1
instance = comp, \sd_card|csdcid[61]\, sd_card|csdcid[61], MSX, 1
instance = comp, \sd_card|csdcid[45]~feeder\, sd_card|csdcid[45]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[45]\, sd_card|csdcid[45], MSX, 1
instance = comp, \sd_card|Mux5~0\, sd_card|Mux5~0, MSX, 1
instance = comp, \sd_card|csdcid[29]\, sd_card|csdcid[29], MSX, 1
instance = comp, \sd_card|csdcid[13]~feeder\, sd_card|csdcid[13]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[13]\, sd_card|csdcid[13], MSX, 1
instance = comp, \sd_card|Mux5~1\, sd_card|Mux5~1, MSX, 1
instance = comp, \sd_card|csdcid[117]\, sd_card|csdcid[117], MSX, 1
instance = comp, \sd_card|csdcid[85]\, sd_card|csdcid[85], MSX, 1
instance = comp, \sd_card|Mux5~2\, sd_card|Mux5~2, MSX, 1
instance = comp, \sd_card|csdcid[69]\, sd_card|csdcid[69], MSX, 1
instance = comp, \sd_card|csdcid[101]\, sd_card|csdcid[101], MSX, 1
instance = comp, \sd_card|Mux5~3\, sd_card|Mux5~3, MSX, 1
instance = comp, \sd_card|csdcid[125]\, sd_card|csdcid[125], MSX, 1
instance = comp, \sd_card|csdcid[93]~feeder\, sd_card|csdcid[93]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[93]\, sd_card|csdcid[93], MSX, 1
instance = comp, \sd_card|Mux5~4\, sd_card|Mux5~4, MSX, 1
instance = comp, \sd_card|csdcid[77]\, sd_card|csdcid[77], MSX, 1
instance = comp, \sd_card|csdcid[109]\, sd_card|csdcid[109], MSX, 1
instance = comp, \sd_card|Mux5~5\, sd_card|Mux5~5, MSX, 1
instance = comp, \sd_card|Mux5~6\, sd_card|Mux5~6, MSX, 1
instance = comp, \sd_card|Mux5~9\, sd_card|Mux5~9, MSX, 1
instance = comp, \sd_card|Mux5~20\, sd_card|Mux5~20, MSX, 1
instance = comp, \sd_card|conf_byte_orig[5]\, sd_card|conf_byte_orig[5], MSX, 1
instance = comp, \sd_card|vhd_size[40]\, sd_card|vhd_size[40], MSX, 1
instance = comp, \sd_card|vhd_size[39]\, sd_card|vhd_size[39], MSX, 1
instance = comp, \sd_card|conf_byte[5]~13\, sd_card|conf_byte[5]~13, MSX, 1
instance = comp, \sd_card|conf_byte[5]~14\, sd_card|conf_byte[5]~14, MSX, 1
instance = comp, \sd_card|conf_byte[5]~15\, sd_card|conf_byte[5]~15, MSX, 1
instance = comp, \sd_card|Add1~11\, sd_card|Add1~11, MSX, 1
instance = comp, \sd_card|Mux13~0\, sd_card|Mux13~0, MSX, 1
instance = comp, \sd_card|conf_byte[5]~16\, sd_card|conf_byte[5]~16, MSX, 1
instance = comp, \sd_card|conf_byte[7]~17\, sd_card|conf_byte[7]~17, MSX, 1
instance = comp, \sd_card|conf_byte[5]~18\, sd_card|conf_byte[5]~18, MSX, 1
instance = comp, \sd_card|conf_byte[5]~19\, sd_card|conf_byte[5]~19, MSX, 1
instance = comp, \sd_card|csdcid[172]~feeder\, sd_card|csdcid[172]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[172]\, sd_card|csdcid[172], MSX, 1
instance = comp, \sd_card|csdcid[236]\, sd_card|csdcid[236], MSX, 1
instance = comp, \sd_card|Mux4~10\, sd_card|Mux4~10, MSX, 1
instance = comp, \sd_card|csdcid[164]~feeder\, sd_card|csdcid[164]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[164]\, sd_card|csdcid[164], MSX, 1
instance = comp, \sd_card|csdcid[228]\, sd_card|csdcid[228], MSX, 1
instance = comp, \sd_card|Mux4~11\, sd_card|Mux4~11, MSX, 1
instance = comp, \sd_card|csdcid[252]\, sd_card|csdcid[252], MSX, 1
instance = comp, \sd_card|csdcid[188]~feeder\, sd_card|csdcid[188]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[188]\, sd_card|csdcid[188], MSX, 1
instance = comp, \sd_card|Mux4~14\, sd_card|Mux4~14, MSX, 1
instance = comp, \sd_card|csdcid[180]\, sd_card|csdcid[180], MSX, 1
instance = comp, \sd_card|csdcid[244]~feeder\, sd_card|csdcid[244]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[244]\, sd_card|csdcid[244], MSX, 1
instance = comp, \sd_card|Mux4~15\, sd_card|Mux4~15, MSX, 1
instance = comp, \sd_card|csdcid[212]~feeder\, sd_card|csdcid[212]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[212]\, sd_card|csdcid[212], MSX, 1
instance = comp, \sd_card|csdcid[220]\, sd_card|csdcid[220], MSX, 1
instance = comp, \sd_card|Mux4~12\, sd_card|Mux4~12, MSX, 1
instance = comp, \sd_card|csdcid[148]\, sd_card|csdcid[148], MSX, 1
instance = comp, \sd_card|csdcid[156]\, sd_card|csdcid[156], MSX, 1
instance = comp, \sd_card|Mux4~13\, sd_card|Mux4~13, MSX, 1
instance = comp, \sd_card|Mux4~16\, sd_card|Mux4~16, MSX, 1
instance = comp, \sd_card|csdcid[140]\, sd_card|csdcid[140], MSX, 1
instance = comp, \sd_card|csdcid[204]\, sd_card|csdcid[204], MSX, 1
instance = comp, \sd_card|csdcid[196]~feeder\, sd_card|csdcid[196]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[196]\, sd_card|csdcid[196], MSX, 1
instance = comp, \sd_card|Mux4~17\, sd_card|Mux4~17, MSX, 1
instance = comp, \sd_card|csdcid[132]\, sd_card|csdcid[132], MSX, 1
instance = comp, \sd_card|Mux4~18\, sd_card|Mux4~18, MSX, 1
instance = comp, \sd_card|Mux4~19\, sd_card|Mux4~19, MSX, 1
instance = comp, \sd_card|csdcid[68]\, sd_card|csdcid[68], MSX, 1
instance = comp, \sd_card|csdcid[84]\, sd_card|csdcid[84], MSX, 1
instance = comp, \sd_card|csdcid[116]\, sd_card|csdcid[116], MSX, 1
instance = comp, \sd_card|csdcid[100]\, sd_card|csdcid[100], MSX, 1
instance = comp, \sd_card|Mux4~0\, sd_card|Mux4~0, MSX, 1
instance = comp, \sd_card|Mux4~1\, sd_card|Mux4~1, MSX, 1
instance = comp, \sd_card|csdcid[92]\, sd_card|csdcid[92], MSX, 1
instance = comp, \sd_card|csdcid[76]\, sd_card|csdcid[76], MSX, 1
instance = comp, \sd_card|csdcid[108]\, sd_card|csdcid[108], MSX, 1
instance = comp, \sd_card|csdcid[124]\, sd_card|csdcid[124], MSX, 1
instance = comp, \sd_card|Mux4~4\, sd_card|Mux4~4, MSX, 1
instance = comp, \sd_card|Mux4~5\, sd_card|Mux4~5, MSX, 1
instance = comp, \sd_card|csdcid[60]\, sd_card|csdcid[60], MSX, 1
instance = comp, \sd_card|csdcid[28]\, sd_card|csdcid[28], MSX, 1
instance = comp, \sd_card|Mux4~2\, sd_card|Mux4~2, MSX, 1
instance = comp, \sd_card|csdcid[12]\, sd_card|csdcid[12], MSX, 1
instance = comp, \sd_card|csdcid[44]~feeder\, sd_card|csdcid[44]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[44]\, sd_card|csdcid[44], MSX, 1
instance = comp, \sd_card|Mux4~3\, sd_card|Mux4~3, MSX, 1
instance = comp, \sd_card|Mux4~6\, sd_card|Mux4~6, MSX, 1
instance = comp, \sd_card|csdcid[52]\, sd_card|csdcid[52], MSX, 1
instance = comp, \sd_card|csdcid[20]\, sd_card|csdcid[20], MSX, 1
instance = comp, \sd_card|Mux4~7\, sd_card|Mux4~7, MSX, 1
instance = comp, \sd_card|csdcid[4]\, sd_card|csdcid[4], MSX, 1
instance = comp, \sd_card|csdcid[36]~feeder\, sd_card|csdcid[36]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[36]\, sd_card|csdcid[36], MSX, 1
instance = comp, \sd_card|Mux4~8\, sd_card|Mux4~8, MSX, 1
instance = comp, \sd_card|Mux4~9\, sd_card|Mux4~9, MSX, 1
instance = comp, \sd_card|Mux4~20\, sd_card|Mux4~20, MSX, 1
instance = comp, \sd_card|conf_byte_orig[4]\, sd_card|conf_byte_orig[4], MSX, 1
instance = comp, \sd_card|conf_byte[5]~27\, sd_card|conf_byte[5]~27, MSX, 1
instance = comp, \sd_card|Mux12~3\, sd_card|Mux12~3, MSX, 1
instance = comp, \sd_card|Mux12~1\, sd_card|Mux12~1, MSX, 1
instance = comp, \sd_card|Mux12~2\, sd_card|Mux12~2, MSX, 1
instance = comp, \sd_card|Mux12~0\, sd_card|Mux12~0, MSX, 1
instance = comp, \sd_card|Mux12~4\, sd_card|Mux12~4, MSX, 1
instance = comp, \sd_card|conf_byte[4]~28\, sd_card|conf_byte[4]~28, MSX, 1
instance = comp, \sd_card|conf_byte[6]~22\, sd_card|conf_byte[6]~22, MSX, 1
instance = comp, \sd_card|Add1~13\, sd_card|Add1~13, MSX, 1
instance = comp, \sd_card|Add1~12\, sd_card|Add1~12, MSX, 1
instance = comp, \sd_card|conf_byte[6]~20\, sd_card|conf_byte[6]~20, MSX, 1
instance = comp, \sd_card|conf_byte[6]~21\, sd_card|conf_byte[6]~21, MSX, 1
instance = comp, \sd_card|csdcid[38]~feeder\, sd_card|csdcid[38]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[38]\, sd_card|csdcid[38], MSX, 1
instance = comp, \sd_card|csdcid[6]\, sd_card|csdcid[6], MSX, 1
instance = comp, \sd_card|csdcid[54]\, sd_card|csdcid[54], MSX, 1
instance = comp, \sd_card|csdcid[22]\, sd_card|csdcid[22], MSX, 1
instance = comp, \sd_card|Mux6~7\, sd_card|Mux6~7, MSX, 1
instance = comp, \sd_card|Mux6~8\, sd_card|Mux6~8, MSX, 1
instance = comp, \sd_card|csdcid[118]\, sd_card|csdcid[118], MSX, 1
instance = comp, \sd_card|csdcid[102]~feeder\, sd_card|csdcid[102]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[102]\, sd_card|csdcid[102], MSX, 1
instance = comp, \sd_card|Mux6~0\, sd_card|Mux6~0, MSX, 1
instance = comp, \sd_card|csdcid[86]\, sd_card|csdcid[86], MSX, 1
instance = comp, \sd_card|csdcid[70]\, sd_card|csdcid[70], MSX, 1
instance = comp, \sd_card|Mux6~1\, sd_card|Mux6~1, MSX, 1
instance = comp, \sd_card|csdcid[94]\, sd_card|csdcid[94], MSX, 1
instance = comp, \sd_card|csdcid[78]\, sd_card|csdcid[78], MSX, 1
instance = comp, \sd_card|csdcid[126]\, sd_card|csdcid[126], MSX, 1
instance = comp, \sd_card|csdcid[110]\, sd_card|csdcid[110], MSX, 1
instance = comp, \sd_card|Mux6~4\, sd_card|Mux6~4, MSX, 1
instance = comp, \sd_card|Mux6~5\, sd_card|Mux6~5, MSX, 1
instance = comp, \sd_card|csdcid[46]\, sd_card|csdcid[46], MSX, 1
instance = comp, \sd_card|csdcid[14]\, sd_card|csdcid[14], MSX, 1
instance = comp, \sd_card|csdcid[30]\, sd_card|csdcid[30], MSX, 1
instance = comp, \sd_card|csdcid[62]\, sd_card|csdcid[62], MSX, 1
instance = comp, \sd_card|Mux6~2\, sd_card|Mux6~2, MSX, 1
instance = comp, \sd_card|Mux6~3\, sd_card|Mux6~3, MSX, 1
instance = comp, \sd_card|Mux6~6\, sd_card|Mux6~6, MSX, 1
instance = comp, \sd_card|Mux6~9\, sd_card|Mux6~9, MSX, 1
instance = comp, \sd_card|csdcid[166]\, sd_card|csdcid[166], MSX, 1
instance = comp, \sd_card|csdcid[174]\, sd_card|csdcid[174], MSX, 1
instance = comp, \sd_card|csdcid[238]\, sd_card|csdcid[238], MSX, 1
instance = comp, \sd_card|Mux6~10\, sd_card|Mux6~10, MSX, 1
instance = comp, \sd_card|csdcid[230]\, sd_card|csdcid[230], MSX, 1
instance = comp, \sd_card|Mux6~11\, sd_card|Mux6~11, MSX, 1
instance = comp, \sd_card|csdcid[246]~feeder\, sd_card|csdcid[246]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[246]\, sd_card|csdcid[246], MSX, 1
instance = comp, \sd_card|csdcid[182]\, sd_card|csdcid[182], MSX, 1
instance = comp, \sd_card|csdcid[254]\, sd_card|csdcid[254], MSX, 1
instance = comp, \sd_card|csdcid[190]\, sd_card|csdcid[190], MSX, 1
instance = comp, \sd_card|Mux6~14\, sd_card|Mux6~14, MSX, 1
instance = comp, \sd_card|Mux6~15\, sd_card|Mux6~15, MSX, 1
instance = comp, \sd_card|csdcid[214]~feeder\, sd_card|csdcid[214]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[214]\, sd_card|csdcid[214], MSX, 1
instance = comp, \sd_card|csdcid[222]\, sd_card|csdcid[222], MSX, 1
instance = comp, \sd_card|Mux6~12\, sd_card|Mux6~12, MSX, 1
instance = comp, \sd_card|csdcid[150]\, sd_card|csdcid[150], MSX, 1
instance = comp, \sd_card|csdcid[158]~feeder\, sd_card|csdcid[158]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[158]\, sd_card|csdcid[158], MSX, 1
instance = comp, \sd_card|Mux6~13\, sd_card|Mux6~13, MSX, 1
instance = comp, \sd_card|Mux6~16\, sd_card|Mux6~16, MSX, 1
instance = comp, \sd_card|csdcid[206]\, sd_card|csdcid[206], MSX, 1
instance = comp, \sd_card|csdcid[198]~feeder\, sd_card|csdcid[198]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[198]\, sd_card|csdcid[198], MSX, 1
instance = comp, \sd_card|Mux6~17\, sd_card|Mux6~17, MSX, 1
instance = comp, \sd_card|csdcid[134]\, sd_card|csdcid[134], MSX, 1
instance = comp, \sd_card|csdcid[142]~feeder\, sd_card|csdcid[142]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[142]\, sd_card|csdcid[142], MSX, 1
instance = comp, \sd_card|Mux6~18\, sd_card|Mux6~18, MSX, 1
instance = comp, \sd_card|Mux6~19\, sd_card|Mux6~19, MSX, 1
instance = comp, \sd_card|Mux6~20\, sd_card|Mux6~20, MSX, 1
instance = comp, \sd_card|conf_byte_orig[6]\, sd_card|conf_byte_orig[6], MSX, 1
instance = comp, \sd_card|conf_byte[6]~23\, sd_card|conf_byte[6]~23, MSX, 1
instance = comp, \sd_card|conf_byte[7]~24\, sd_card|conf_byte[7]~24, MSX, 1
instance = comp, \sd_card|Add1~14\, sd_card|Add1~14, MSX, 1
instance = comp, \sd_card|conf_byte[7]~25\, sd_card|conf_byte[7]~25, MSX, 1
instance = comp, \sd_card|csdcid[55]\, sd_card|csdcid[55], MSX, 1
instance = comp, \sd_card|csdcid[39]~feeder\, sd_card|csdcid[39]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[39]\, sd_card|csdcid[39], MSX, 1
instance = comp, \sd_card|Mux7~7\, sd_card|Mux7~7, MSX, 1
instance = comp, \sd_card|csdcid[7]\, sd_card|csdcid[7], MSX, 1
instance = comp, \sd_card|csdcid[23]\, sd_card|csdcid[23], MSX, 1
instance = comp, \sd_card|Mux7~8\, sd_card|Mux7~8, MSX, 1
instance = comp, \sd_card|csdcid[63]\, sd_card|csdcid[63], MSX, 1
instance = comp, \sd_card|csdcid[47]~feeder\, sd_card|csdcid[47]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[47]\, sd_card|csdcid[47], MSX, 1
instance = comp, \sd_card|Mux7~0\, sd_card|Mux7~0, MSX, 1
instance = comp, \sd_card|csdcid[15]~feeder\, sd_card|csdcid[15]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[15]\, sd_card|csdcid[15], MSX, 1
instance = comp, \sd_card|csdcid[31]\, sd_card|csdcid[31], MSX, 1
instance = comp, \sd_card|Mux7~1\, sd_card|Mux7~1, MSX, 1
instance = comp, \sd_card|csdcid[111]\, sd_card|csdcid[111], MSX, 1
instance = comp, \sd_card|csdcid[79]\, sd_card|csdcid[79], MSX, 1
instance = comp, \sd_card|csdcid[127]\, sd_card|csdcid[127], MSX, 1
instance = comp, \sd_card|csdcid[95]\, sd_card|csdcid[95], MSX, 1
instance = comp, \sd_card|Mux7~4\, sd_card|Mux7~4, MSX, 1
instance = comp, \sd_card|Mux7~5\, sd_card|Mux7~5, MSX, 1
instance = comp, \sd_card|csdcid[103]\, sd_card|csdcid[103], MSX, 1
instance = comp, \sd_card|csdcid[71]\, sd_card|csdcid[71], MSX, 1
instance = comp, \sd_card|csdcid[119]\, sd_card|csdcid[119], MSX, 1
instance = comp, \sd_card|csdcid[87]\, sd_card|csdcid[87], MSX, 1
instance = comp, \sd_card|Mux7~2\, sd_card|Mux7~2, MSX, 1
instance = comp, \sd_card|Mux7~3\, sd_card|Mux7~3, MSX, 1
instance = comp, \sd_card|Mux7~6\, sd_card|Mux7~6, MSX, 1
instance = comp, \sd_card|Mux7~9\, sd_card|Mux7~9, MSX, 1
instance = comp, \sd_card|csdcid[207]\, sd_card|csdcid[207], MSX, 1
instance = comp, \sd_card|csdcid[143]\, sd_card|csdcid[143], MSX, 1
instance = comp, \sd_card|Mux7~17\, sd_card|Mux7~17, MSX, 1
instance = comp, \sd_card|csdcid[135]\, sd_card|csdcid[135], MSX, 1
instance = comp, \sd_card|csdcid[199]~feeder\, sd_card|csdcid[199]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[199]\, sd_card|csdcid[199], MSX, 1
instance = comp, \sd_card|Mux7~18\, sd_card|Mux7~18, MSX, 1
instance = comp, \sd_card|csdcid[151]\, sd_card|csdcid[151], MSX, 1
instance = comp, \sd_card|csdcid[215]\, sd_card|csdcid[215], MSX, 1
instance = comp, \sd_card|csdcid[159]\, sd_card|csdcid[159], MSX, 1
instance = comp, \sd_card|csdcid[223]\, sd_card|csdcid[223], MSX, 1
instance = comp, \sd_card|Mux7~10\, sd_card|Mux7~10, MSX, 1
instance = comp, \sd_card|Mux7~11\, sd_card|Mux7~11, MSX, 1
instance = comp, \sd_card|csdcid[231]\, sd_card|csdcid[231], MSX, 1
instance = comp, \sd_card|csdcid[239]\, sd_card|csdcid[239], MSX, 1
instance = comp, \sd_card|Mux7~12\, sd_card|Mux7~12, MSX, 1
instance = comp, \sd_card|csdcid[175]\, sd_card|csdcid[175], MSX, 1
instance = comp, \sd_card|csdcid[167]\, sd_card|csdcid[167], MSX, 1
instance = comp, \sd_card|Mux7~13\, sd_card|Mux7~13, MSX, 1
instance = comp, \sd_card|csdcid[255]\, sd_card|csdcid[255], MSX, 1
instance = comp, \sd_card|csdcid[247]~feeder\, sd_card|csdcid[247]~feeder, MSX, 1
instance = comp, \sd_card|csdcid[247]\, sd_card|csdcid[247], MSX, 1
instance = comp, \sd_card|Mux7~14\, sd_card|Mux7~14, MSX, 1
instance = comp, \sd_card|csdcid[183]\, sd_card|csdcid[183], MSX, 1
instance = comp, \sd_card|csdcid[191]\, sd_card|csdcid[191], MSX, 1
instance = comp, \sd_card|Mux7~15\, sd_card|Mux7~15, MSX, 1
instance = comp, \sd_card|Mux7~16\, sd_card|Mux7~16, MSX, 1
instance = comp, \sd_card|Mux7~19\, sd_card|Mux7~19, MSX, 1
instance = comp, \sd_card|Mux7~20\, sd_card|Mux7~20, MSX, 1
instance = comp, \sd_card|conf_byte_orig[7]\, sd_card|conf_byte_orig[7], MSX, 1
instance = comp, \sd_card|conf_byte[7]~26\, sd_card|conf_byte[7]~26, MSX, 1
instance = comp, \sd_card|Mux31~2\, sd_card|Mux31~2, MSX, 1
instance = comp, \sd_card|Mux31~3\, sd_card|Mux31~3, MSX, 1
instance = comp, \sd_card|Selector314~3\, sd_card|Selector314~3, MSX, 1
instance = comp, \sd_card|Selector314~1\, sd_card|Selector314~1, MSX, 1
instance = comp, \sd_card|Selector314~4\, sd_card|Selector314~4, MSX, 1
instance = comp, \sd_card|sd_sdo~15\, sd_card|sd_sdo~15, MSX, 1
instance = comp, \sd_card|sd_sdo~17\, sd_card|sd_sdo~17, MSX, 1
instance = comp, \sd_card|sd_sdo\, sd_card|sd_sdo, MSX, 1
instance = comp, \emsx|U03|ff_recv_data~0\, emsx|U03|ff_recv_data~0, MSX, 1
instance = comp, \emsx|U03|ff_recv_data[0]\, emsx|U03|ff_recv_data[0], MSX, 1
instance = comp, \emsx|U03|ff_recv_data[1]\, emsx|U03|ff_recv_data[1], MSX, 1
instance = comp, \emsx|U03|ff_recv_data[2]\, emsx|U03|ff_recv_data[2], MSX, 1
instance = comp, \emsx|U03|Equal15~1\, emsx|U03|Equal15~1, MSX, 1
instance = comp, \emsx|U03|ff_mmcdbi[2]\, emsx|U03|ff_mmcdbi[2], MSX, 1
instance = comp, \emsx|U03|ff_read_busy~0\, emsx|U03|ff_read_busy~0, MSX, 1
instance = comp, \emsx|U03|always5~0\, emsx|U03|always5~0, MSX, 1
instance = comp, \emsx|U03|ff_read_busy~1\, emsx|U03|ff_read_busy~1, MSX, 1
instance = comp, \emsx|U03|ff_read_busy\, emsx|U03|ff_read_busy, MSX, 1
instance = comp, \emsx|dlydbi~48\, emsx|dlydbi~48, MSX, 1
instance = comp, \emsx|rom_xbas~2\, emsx|rom_xbas~2, MSX, 1
instance = comp, \emsx|iSltBot~0\, emsx|iSltBot~0, MSX, 1
instance = comp, \emsx|dlydbi~65\, emsx|dlydbi~65, MSX, 1
instance = comp, \emsx|dlydbi~66\, emsx|dlydbi~66, MSX, 1
instance = comp, \emsx|dlydbi~67\, emsx|dlydbi~67, MSX, 1
instance = comp, \emsx|dlydbi[2]\, emsx|dlydbi[2], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ch_num[0]~2\, emsx|U31_2|SccCh|ff_ch_num[0]~2, MSX, 1
instance = comp, \emsx|U31_2|SccCh|w_wave_we~1\, emsx|U31_2|SccCh|w_wave_we~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_wave_ce\, emsx|U31_2|SccCh|ff_wave_ce, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ch_num[0]\, emsx|U31_2|SccCh|ff_ch_num[0], MSX, 1
instance = comp, \emsx|U31_2|flag~0\, emsx|U31_2|flag~0, MSX, 1
instance = comp, \emsx|U31_2|flag~1\, emsx|U31_2|flag~1, MSX, 1
instance = comp, \emsx|U31_2|flag~2\, emsx|U31_2|flag~2, MSX, 1
instance = comp, \emsx|U31_2|flag\, emsx|U31_2|flag, MSX, 1
instance = comp, \emsx|U31_2|WavCpy~0\, emsx|U31_2|WavCpy~0, MSX, 1
instance = comp, \emsx|U31_2|WavCpy\, emsx|U31_2|WavCpy, MSX, 1
instance = comp, \emsx|U31_2|SccCh|process_0~0\, emsx|U31_2|SccCh|process_0~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|process_0~1\, emsx|U31_2|SccCh|process_0~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|process_0~2\, emsx|U31_2|SccCh|process_0~2, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_rst_ch_a~0\, emsx|U31_2|SccCh|ff_rst_ch_a~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|process_0~3\, emsx|U31_2|SccCh|process_0~3, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_mode_sel[5]~0\, emsx|U31_2|SccCh|reg_mode_sel[5]~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_mode_sel[5]\, emsx|U31_2|SccCh|reg_mode_sel[5], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_rst_ch_a~1\, emsx|U31_2|SccCh|ff_rst_ch_a~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_rst_ch_a\, emsx|U31_2|SccCh|ff_rst_ch_a, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_a[6]~7\, emsx|U31_2|SccCh|reg_freq_ch_a[6]~7, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_a[7]~1\, emsx|U31_2|SccCh|reg_freq_ch_a[7]~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_a[6]\, emsx|U31_2|SccCh|reg_freq_ch_a[6], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_a[4]~9\, emsx|U31_2|SccCh|reg_freq_ch_a[4]~9, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_a[4]\, emsx|U31_2|SccCh|reg_freq_ch_a[4], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_a[5]~8\, emsx|U31_2|SccCh|reg_freq_ch_a[5]~8, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_a[5]\, emsx|U31_2|SccCh|reg_freq_ch_a[5], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_a[7]~6\, emsx|U31_2|SccCh|reg_freq_ch_a[7]~6, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_a[7]\, emsx|U31_2|SccCh|reg_freq_ch_a[7], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal2~1\, emsx|U31_2|SccCh|Equal2~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_a[9]~4\, emsx|U31_2|SccCh|reg_freq_ch_a[9]~4, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_a[11]~0\, emsx|U31_2|SccCh|reg_freq_ch_a[11]~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_a[9]\, emsx|U31_2|SccCh|reg_freq_ch_a[9], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_a[10]~3\, emsx|U31_2|SccCh|reg_freq_ch_a[10]~3, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_a[10]\, emsx|U31_2|SccCh|reg_freq_ch_a[10], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_a[8]~5\, emsx|U31_2|SccCh|reg_freq_ch_a[8]~5, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_a[8]\, emsx|U31_2|SccCh|reg_freq_ch_a[8], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_a[11]~2\, emsx|U31_2|SccCh|reg_freq_ch_a[11]~2, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_a[11]\, emsx|U31_2|SccCh|reg_freq_ch_a[11], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal2~0\, emsx|U31_2|SccCh|Equal2~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_a[3]~10\, emsx|U31_2|SccCh|reg_freq_ch_a[3]~10, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_a[3]\, emsx|U31_2|SccCh|reg_freq_ch_a[3], MSX, 1
instance = comp, \emsx|U31_2|SccCh|process_1~3\, emsx|U31_2|SccCh|process_1~3, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_a~5\, emsx|U31_2|SccCh|ff_ptr_ch_a~5, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_a[0]~13\, emsx|U31_2|SccCh|reg_freq_ch_a[0]~13, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_a[0]\, emsx|U31_2|SccCh|reg_freq_ch_a[0], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_a~3\, emsx|U31_2|SccCh|ff_cnt_ch_a~3, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_a[0]\, emsx|U31_2|SccCh|ff_cnt_ch_a[0], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_a[1]~12\, emsx|U31_2|SccCh|reg_freq_ch_a[1]~12, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_a[1]\, emsx|U31_2|SccCh|reg_freq_ch_a[1], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_a~2\, emsx|U31_2|SccCh|ff_cnt_ch_a~2, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_a[1]\, emsx|U31_2|SccCh|ff_cnt_ch_a[1], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal3~5\, emsx|U31_2|SccCh|Equal3~5, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_a[2]~11\, emsx|U31_2|SccCh|reg_freq_ch_a[2]~11, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_a[2]\, emsx|U31_2|SccCh|reg_freq_ch_a[2], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_a~1\, emsx|U31_2|SccCh|ff_cnt_ch_a~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_a[2]\, emsx|U31_2|SccCh|ff_cnt_ch_a[2], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal3~4\, emsx|U31_2|SccCh|Equal3~4, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_a~0\, emsx|U31_2|SccCh|ff_cnt_ch_a~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_a[3]\, emsx|U31_2|SccCh|ff_cnt_ch_a[3], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal3~0\, emsx|U31_2|SccCh|Equal3~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_a~6\, emsx|U31_2|SccCh|ff_cnt_ch_a~6, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_a[4]\, emsx|U31_2|SccCh|ff_cnt_ch_a[4], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal3~7\, emsx|U31_2|SccCh|Equal3~7, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_a~5\, emsx|U31_2|SccCh|ff_cnt_ch_a~5, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_a[5]\, emsx|U31_2|SccCh|ff_cnt_ch_a[5], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal3~6\, emsx|U31_2|SccCh|Equal3~6, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_a~4\, emsx|U31_2|SccCh|ff_cnt_ch_a~4, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_a[6]\, emsx|U31_2|SccCh|ff_cnt_ch_a[6], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal3~1\, emsx|U31_2|SccCh|Equal3~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_a~9\, emsx|U31_2|SccCh|ff_cnt_ch_a~9, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_a[7]\, emsx|U31_2|SccCh|ff_cnt_ch_a[7], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal3~9\, emsx|U31_2|SccCh|Equal3~9, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_a~8\, emsx|U31_2|SccCh|ff_cnt_ch_a~8, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_a[8]\, emsx|U31_2|SccCh|ff_cnt_ch_a[8], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal3~8\, emsx|U31_2|SccCh|Equal3~8, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_a~7\, emsx|U31_2|SccCh|ff_cnt_ch_a~7, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_a[9]\, emsx|U31_2|SccCh|ff_cnt_ch_a[9], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal3~2\, emsx|U31_2|SccCh|Equal3~2, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_a~11\, emsx|U31_2|SccCh|ff_cnt_ch_a~11, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_a[11]\, emsx|U31_2|SccCh|ff_cnt_ch_a[11], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_a[2]~11\, emsx|U31_2|SccCh|ff_ptr_ch_a[2]~11, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_a~10\, emsx|U31_2|SccCh|ff_cnt_ch_a~10, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_a[10]\, emsx|U31_2|SccCh|ff_cnt_ch_a[10], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal3~3\, emsx|U31_2|SccCh|Equal3~3, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_a[0]~6\, emsx|U31_2|SccCh|ff_ptr_ch_a[0]~6, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_a[0]\, emsx|U31_2|SccCh|ff_ptr_ch_a[0], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_a~7\, emsx|U31_2|SccCh|ff_ptr_ch_a~7, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_a[1]\, emsx|U31_2|SccCh|ff_ptr_ch_a[1], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ch_num~1\, emsx|U31_2|SccCh|ff_ch_num~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ch_num[2]\, emsx|U31_2|SccCh|ff_ch_num[2], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ch_num~0\, emsx|U31_2|SccCh|ff_ch_num~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ch_num[1]\, emsx|U31_2|SccCh|ff_ch_num[1], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_c[5]~8\, emsx|U31_2|SccCh|reg_freq_ch_c[5]~8, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_c[7]~1\, emsx|U31_2|SccCh|reg_freq_ch_c[7]~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_c[5]\, emsx|U31_2|SccCh|reg_freq_ch_c[5], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_c[7]~6\, emsx|U31_2|SccCh|reg_freq_ch_c[7]~6, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_c[7]\, emsx|U31_2|SccCh|reg_freq_ch_c[7], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_c[4]~9\, emsx|U31_2|SccCh|reg_freq_ch_c[4]~9, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_c[4]\, emsx|U31_2|SccCh|reg_freq_ch_c[4], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_c[6]~7\, emsx|U31_2|SccCh|reg_freq_ch_c[6]~7, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_c[6]\, emsx|U31_2|SccCh|reg_freq_ch_c[6], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal6~1\, emsx|U31_2|SccCh|Equal6~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_rst_ch_c~0\, emsx|U31_2|SccCh|ff_rst_ch_c~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_rst_ch_c~1\, emsx|U31_2|SccCh|ff_rst_ch_c~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_rst_ch_c\, emsx|U31_2|SccCh|ff_rst_ch_c, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_c[10]~3\, emsx|U31_2|SccCh|reg_freq_ch_c[10]~3, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_c[11]~0\, emsx|U31_2|SccCh|reg_freq_ch_c[11]~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_c[10]\, emsx|U31_2|SccCh|reg_freq_ch_c[10], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_c[8]~5\, emsx|U31_2|SccCh|reg_freq_ch_c[8]~5, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_c[8]\, emsx|U31_2|SccCh|reg_freq_ch_c[8], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_c[9]~4\, emsx|U31_2|SccCh|reg_freq_ch_c[9]~4, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_c[9]\, emsx|U31_2|SccCh|reg_freq_ch_c[9], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_c[11]~2\, emsx|U31_2|SccCh|reg_freq_ch_c[11]~2, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_c[11]\, emsx|U31_2|SccCh|reg_freq_ch_c[11], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal6~0\, emsx|U31_2|SccCh|Equal6~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_c[3]~10\, emsx|U31_2|SccCh|reg_freq_ch_c[3]~10, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_c[3]\, emsx|U31_2|SccCh|reg_freq_ch_c[3], MSX, 1
instance = comp, \emsx|U31_2|SccCh|process_1~1\, emsx|U31_2|SccCh|process_1~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_c~5\, emsx|U31_2|SccCh|ff_ptr_ch_c~5, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_c~10\, emsx|U31_2|SccCh|ff_cnt_ch_c~10, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_c[10]\, emsx|U31_2|SccCh|ff_cnt_ch_c[10], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_c~11\, emsx|U31_2|SccCh|ff_cnt_ch_c~11, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_c[11]\, emsx|U31_2|SccCh|ff_cnt_ch_c[11], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_c[2]~11\, emsx|U31_2|SccCh|ff_ptr_ch_c[2]~11, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_c[1]~12\, emsx|U31_2|SccCh|reg_freq_ch_c[1]~12, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_c[1]\, emsx|U31_2|SccCh|reg_freq_ch_c[1], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_c[0]~13\, emsx|U31_2|SccCh|reg_freq_ch_c[0]~13, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_c[0]\, emsx|U31_2|SccCh|reg_freq_ch_c[0], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_c~3\, emsx|U31_2|SccCh|ff_cnt_ch_c~3, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_c[0]\, emsx|U31_2|SccCh|ff_cnt_ch_c[0], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_c~2\, emsx|U31_2|SccCh|ff_cnt_ch_c~2, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_c[1]\, emsx|U31_2|SccCh|ff_cnt_ch_c[1], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_c[2]~11\, emsx|U31_2|SccCh|reg_freq_ch_c[2]~11, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_c[2]\, emsx|U31_2|SccCh|reg_freq_ch_c[2], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal7~5\, emsx|U31_2|SccCh|Equal7~5, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_c~1\, emsx|U31_2|SccCh|ff_cnt_ch_c~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_c[2]\, emsx|U31_2|SccCh|ff_cnt_ch_c[2], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal7~4\, emsx|U31_2|SccCh|Equal7~4, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_c~0\, emsx|U31_2|SccCh|ff_cnt_ch_c~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_c[3]\, emsx|U31_2|SccCh|ff_cnt_ch_c[3], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal7~0\, emsx|U31_2|SccCh|Equal7~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_c~6\, emsx|U31_2|SccCh|ff_cnt_ch_c~6, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_c[4]\, emsx|U31_2|SccCh|ff_cnt_ch_c[4], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal7~7\, emsx|U31_2|SccCh|Equal7~7, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_c~5\, emsx|U31_2|SccCh|ff_cnt_ch_c~5, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_c[5]\, emsx|U31_2|SccCh|ff_cnt_ch_c[5], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal7~6\, emsx|U31_2|SccCh|Equal7~6, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_c~4\, emsx|U31_2|SccCh|ff_cnt_ch_c~4, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_c[6]\, emsx|U31_2|SccCh|ff_cnt_ch_c[6], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal7~1\, emsx|U31_2|SccCh|Equal7~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_c~9\, emsx|U31_2|SccCh|ff_cnt_ch_c~9, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_c[7]\, emsx|U31_2|SccCh|ff_cnt_ch_c[7], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal7~9\, emsx|U31_2|SccCh|Equal7~9, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_c~8\, emsx|U31_2|SccCh|ff_cnt_ch_c~8, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_c[8]\, emsx|U31_2|SccCh|ff_cnt_ch_c[8], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal7~8\, emsx|U31_2|SccCh|Equal7~8, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_c~7\, emsx|U31_2|SccCh|ff_cnt_ch_c~7, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_c[9]\, emsx|U31_2|SccCh|ff_cnt_ch_c[9], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal7~2\, emsx|U31_2|SccCh|Equal7~2, MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal7~3\, emsx|U31_2|SccCh|Equal7~3, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_c[0]~6\, emsx|U31_2|SccCh|ff_ptr_ch_c[0]~6, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_c[0]\, emsx|U31_2|SccCh|ff_ptr_ch_c[0], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_c~7\, emsx|U31_2|SccCh|ff_ptr_ch_c~7, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_c[1]\, emsx|U31_2|SccCh|ff_ptr_ch_c[1], MSX, 1
instance = comp, \emsx|U31_2|SccCh|w_wave_adr[1]~4\, emsx|U31_2|SccCh|w_wave_adr[1]~4, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_d[6]~7\, emsx|U31_2|SccCh|reg_freq_ch_d[6]~7, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_d[7]~1\, emsx|U31_2|SccCh|reg_freq_ch_d[7]~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_d[6]\, emsx|U31_2|SccCh|reg_freq_ch_d[6], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_d[5]~8\, emsx|U31_2|SccCh|reg_freq_ch_d[5]~8, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_d[5]\, emsx|U31_2|SccCh|reg_freq_ch_d[5], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_d[4]~9\, emsx|U31_2|SccCh|reg_freq_ch_d[4]~9, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_d[4]\, emsx|U31_2|SccCh|reg_freq_ch_d[4], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_d[7]~6\, emsx|U31_2|SccCh|reg_freq_ch_d[7]~6, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_d[7]\, emsx|U31_2|SccCh|reg_freq_ch_d[7], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal8~1\, emsx|U31_2|SccCh|Equal8~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_rst_ch_d~0\, emsx|U31_2|SccCh|ff_rst_ch_d~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_rst_ch_d~1\, emsx|U31_2|SccCh|ff_rst_ch_d~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_rst_ch_d\, emsx|U31_2|SccCh|ff_rst_ch_d, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_d[3]~10\, emsx|U31_2|SccCh|reg_freq_ch_d[3]~10, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_d[3]\, emsx|U31_2|SccCh|reg_freq_ch_d[3], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_d[8]~5\, emsx|U31_2|SccCh|reg_freq_ch_d[8]~5, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_d[11]~0\, emsx|U31_2|SccCh|reg_freq_ch_d[11]~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_d[8]\, emsx|U31_2|SccCh|reg_freq_ch_d[8], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_d[11]~2\, emsx|U31_2|SccCh|reg_freq_ch_d[11]~2, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_d[11]\, emsx|U31_2|SccCh|reg_freq_ch_d[11], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_d[10]~3\, emsx|U31_2|SccCh|reg_freq_ch_d[10]~3, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_d[10]\, emsx|U31_2|SccCh|reg_freq_ch_d[10], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_d[9]~4\, emsx|U31_2|SccCh|reg_freq_ch_d[9]~4, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_d[9]\, emsx|U31_2|SccCh|reg_freq_ch_d[9], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal8~0\, emsx|U31_2|SccCh|Equal8~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|process_1~4\, emsx|U31_2|SccCh|process_1~4, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_d~5\, emsx|U31_2|SccCh|ff_ptr_ch_d~5, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_d[1]~11\, emsx|U31_2|SccCh|ff_ptr_ch_d[1]~11, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_d[0]~13\, emsx|U31_2|SccCh|reg_freq_ch_d[0]~13, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_d[0]\, emsx|U31_2|SccCh|reg_freq_ch_d[0], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_d~3\, emsx|U31_2|SccCh|ff_cnt_ch_d~3, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_d[0]\, emsx|U31_2|SccCh|ff_cnt_ch_d[0], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_d[2]~11\, emsx|U31_2|SccCh|reg_freq_ch_d[2]~11, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_d[2]\, emsx|U31_2|SccCh|reg_freq_ch_d[2], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_d[1]~12\, emsx|U31_2|SccCh|reg_freq_ch_d[1]~12, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_d[1]\, emsx|U31_2|SccCh|reg_freq_ch_d[1], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_d~2\, emsx|U31_2|SccCh|ff_cnt_ch_d~2, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_d[1]\, emsx|U31_2|SccCh|ff_cnt_ch_d[1], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal9~5\, emsx|U31_2|SccCh|Equal9~5, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_d~1\, emsx|U31_2|SccCh|ff_cnt_ch_d~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_d[2]\, emsx|U31_2|SccCh|ff_cnt_ch_d[2], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal9~4\, emsx|U31_2|SccCh|Equal9~4, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_d~0\, emsx|U31_2|SccCh|ff_cnt_ch_d~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_d[3]\, emsx|U31_2|SccCh|ff_cnt_ch_d[3], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal9~0\, emsx|U31_2|SccCh|Equal9~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_d~6\, emsx|U31_2|SccCh|ff_cnt_ch_d~6, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_d[4]\, emsx|U31_2|SccCh|ff_cnt_ch_d[4], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal9~7\, emsx|U31_2|SccCh|Equal9~7, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_d~5\, emsx|U31_2|SccCh|ff_cnt_ch_d~5, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_d[5]\, emsx|U31_2|SccCh|ff_cnt_ch_d[5], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal9~6\, emsx|U31_2|SccCh|Equal9~6, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_d~4\, emsx|U31_2|SccCh|ff_cnt_ch_d~4, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_d[6]\, emsx|U31_2|SccCh|ff_cnt_ch_d[6], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal9~1\, emsx|U31_2|SccCh|Equal9~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_d~9\, emsx|U31_2|SccCh|ff_cnt_ch_d~9, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_d[7]\, emsx|U31_2|SccCh|ff_cnt_ch_d[7], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal9~9\, emsx|U31_2|SccCh|Equal9~9, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_d~8\, emsx|U31_2|SccCh|ff_cnt_ch_d~8, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_d[8]\, emsx|U31_2|SccCh|ff_cnt_ch_d[8], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal9~8\, emsx|U31_2|SccCh|Equal9~8, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_d~7\, emsx|U31_2|SccCh|ff_cnt_ch_d~7, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_d[9]\, emsx|U31_2|SccCh|ff_cnt_ch_d[9], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal9~2\, emsx|U31_2|SccCh|Equal9~2, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_d~10\, emsx|U31_2|SccCh|ff_cnt_ch_d~10, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_d[10]\, emsx|U31_2|SccCh|ff_cnt_ch_d[10], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal9~3\, emsx|U31_2|SccCh|Equal9~3, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_d~11\, emsx|U31_2|SccCh|ff_cnt_ch_d~11, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_d[11]\, emsx|U31_2|SccCh|ff_cnt_ch_d[11], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_d[0]~6\, emsx|U31_2|SccCh|ff_ptr_ch_d[0]~6, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_d[0]\, emsx|U31_2|SccCh|ff_ptr_ch_d[0], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_d~7\, emsx|U31_2|SccCh|ff_ptr_ch_d~7, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_d[1]\, emsx|U31_2|SccCh|ff_ptr_ch_d[1], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_b[8]~5\, emsx|U31_2|SccCh|reg_freq_ch_b[8]~5, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_b[11]~0\, emsx|U31_2|SccCh|reg_freq_ch_b[11]~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_b[8]\, emsx|U31_2|SccCh|reg_freq_ch_b[8], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_b[10]~3\, emsx|U31_2|SccCh|reg_freq_ch_b[10]~3, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_b[10]\, emsx|U31_2|SccCh|reg_freq_ch_b[10], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_b[9]~4\, emsx|U31_2|SccCh|reg_freq_ch_b[9]~4, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_b[9]\, emsx|U31_2|SccCh|reg_freq_ch_b[9], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_b[11]~2\, emsx|U31_2|SccCh|reg_freq_ch_b[11]~2, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_b[11]\, emsx|U31_2|SccCh|reg_freq_ch_b[11], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal4~0\, emsx|U31_2|SccCh|Equal4~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_b[3]~10\, emsx|U31_2|SccCh|reg_freq_ch_b[3]~10, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_b[7]~1\, emsx|U31_2|SccCh|reg_freq_ch_b[7]~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_b[3]\, emsx|U31_2|SccCh|reg_freq_ch_b[3], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_rst_ch_b~0\, emsx|U31_2|SccCh|ff_rst_ch_b~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_rst_ch_b~1\, emsx|U31_2|SccCh|ff_rst_ch_b~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_rst_ch_b\, emsx|U31_2|SccCh|ff_rst_ch_b, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_b[5]~8\, emsx|U31_2|SccCh|reg_freq_ch_b[5]~8, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_b[5]\, emsx|U31_2|SccCh|reg_freq_ch_b[5], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_b[7]~6\, emsx|U31_2|SccCh|reg_freq_ch_b[7]~6, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_b[7]\, emsx|U31_2|SccCh|reg_freq_ch_b[7], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_b[6]~7\, emsx|U31_2|SccCh|reg_freq_ch_b[6]~7, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_b[6]\, emsx|U31_2|SccCh|reg_freq_ch_b[6], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_b[4]~9\, emsx|U31_2|SccCh|reg_freq_ch_b[4]~9, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_b[4]\, emsx|U31_2|SccCh|reg_freq_ch_b[4], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal4~1\, emsx|U31_2|SccCh|Equal4~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|process_1~2\, emsx|U31_2|SccCh|process_1~2, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_b~5\, emsx|U31_2|SccCh|ff_ptr_ch_b~5, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_b~11\, emsx|U31_2|SccCh|ff_cnt_ch_b~11, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_b[11]\, emsx|U31_2|SccCh|ff_cnt_ch_b[11], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_b~10\, emsx|U31_2|SccCh|ff_cnt_ch_b~10, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_b[10]\, emsx|U31_2|SccCh|ff_cnt_ch_b[10], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_b[1]~11\, emsx|U31_2|SccCh|ff_ptr_ch_b[1]~11, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_b[0]~13\, emsx|U31_2|SccCh|reg_freq_ch_b[0]~13, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_b[0]\, emsx|U31_2|SccCh|reg_freq_ch_b[0], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_b~3\, emsx|U31_2|SccCh|ff_cnt_ch_b~3, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_b[0]\, emsx|U31_2|SccCh|ff_cnt_ch_b[0], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_b[1]~12\, emsx|U31_2|SccCh|reg_freq_ch_b[1]~12, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_b[1]\, emsx|U31_2|SccCh|reg_freq_ch_b[1], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_b~2\, emsx|U31_2|SccCh|ff_cnt_ch_b~2, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_b[1]\, emsx|U31_2|SccCh|ff_cnt_ch_b[1], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_b[2]~11\, emsx|U31_2|SccCh|reg_freq_ch_b[2]~11, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_b[2]\, emsx|U31_2|SccCh|reg_freq_ch_b[2], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal5~5\, emsx|U31_2|SccCh|Equal5~5, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_b~1\, emsx|U31_2|SccCh|ff_cnt_ch_b~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_b[2]\, emsx|U31_2|SccCh|ff_cnt_ch_b[2], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal5~4\, emsx|U31_2|SccCh|Equal5~4, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_b~0\, emsx|U31_2|SccCh|ff_cnt_ch_b~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_b[3]\, emsx|U31_2|SccCh|ff_cnt_ch_b[3], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal5~0\, emsx|U31_2|SccCh|Equal5~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_b~6\, emsx|U31_2|SccCh|ff_cnt_ch_b~6, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_b[4]\, emsx|U31_2|SccCh|ff_cnt_ch_b[4], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal5~7\, emsx|U31_2|SccCh|Equal5~7, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_b~5\, emsx|U31_2|SccCh|ff_cnt_ch_b~5, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_b[5]\, emsx|U31_2|SccCh|ff_cnt_ch_b[5], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal5~6\, emsx|U31_2|SccCh|Equal5~6, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_b~4\, emsx|U31_2|SccCh|ff_cnt_ch_b~4, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_b[6]\, emsx|U31_2|SccCh|ff_cnt_ch_b[6], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal5~1\, emsx|U31_2|SccCh|Equal5~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_b~9\, emsx|U31_2|SccCh|ff_cnt_ch_b~9, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_b[7]\, emsx|U31_2|SccCh|ff_cnt_ch_b[7], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal5~9\, emsx|U31_2|SccCh|Equal5~9, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_b~8\, emsx|U31_2|SccCh|ff_cnt_ch_b~8, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_b[8]\, emsx|U31_2|SccCh|ff_cnt_ch_b[8], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal5~8\, emsx|U31_2|SccCh|Equal5~8, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_b~7\, emsx|U31_2|SccCh|ff_cnt_ch_b~7, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_b[9]\, emsx|U31_2|SccCh|ff_cnt_ch_b[9], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal5~2\, emsx|U31_2|SccCh|Equal5~2, MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal5~3\, emsx|U31_2|SccCh|Equal5~3, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_b[0]~6\, emsx|U31_2|SccCh|ff_ptr_ch_b[0]~6, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_b[0]\, emsx|U31_2|SccCh|ff_ptr_ch_b[0], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_b~7\, emsx|U31_2|SccCh|ff_ptr_ch_b~7, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_b[1]\, emsx|U31_2|SccCh|ff_ptr_ch_b[1], MSX, 1
instance = comp, \emsx|U31_2|SccCh|w_wave_adr[1]~5\, emsx|U31_2|SccCh|w_wave_adr[1]~5, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_e[3]~10\, emsx|U31_2|SccCh|reg_freq_ch_e[3]~10, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_e[7]~1\, emsx|U31_2|SccCh|reg_freq_ch_e[7]~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_e[3]\, emsx|U31_2|SccCh|reg_freq_ch_e[3], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_e[10]~3\, emsx|U31_2|SccCh|reg_freq_ch_e[10]~3, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_e[11]~0\, emsx|U31_2|SccCh|reg_freq_ch_e[11]~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_e[10]\, emsx|U31_2|SccCh|reg_freq_ch_e[10], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_e[8]~5\, emsx|U31_2|SccCh|reg_freq_ch_e[8]~5, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_e[8]\, emsx|U31_2|SccCh|reg_freq_ch_e[8], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_e[9]~4\, emsx|U31_2|SccCh|reg_freq_ch_e[9]~4, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_e[9]\, emsx|U31_2|SccCh|reg_freq_ch_e[9], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_e[11]~2\, emsx|U31_2|SccCh|reg_freq_ch_e[11]~2, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_e[11]\, emsx|U31_2|SccCh|reg_freq_ch_e[11], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal10~0\, emsx|U31_2|SccCh|Equal10~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_rst_ch_e~0\, emsx|U31_2|SccCh|ff_rst_ch_e~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_rst_ch_e~1\, emsx|U31_2|SccCh|ff_rst_ch_e~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_rst_ch_e\, emsx|U31_2|SccCh|ff_rst_ch_e, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_e[4]~9\, emsx|U31_2|SccCh|reg_freq_ch_e[4]~9, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_e[4]\, emsx|U31_2|SccCh|reg_freq_ch_e[4], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_e[7]~6\, emsx|U31_2|SccCh|reg_freq_ch_e[7]~6, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_e[7]\, emsx|U31_2|SccCh|reg_freq_ch_e[7], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_e[5]~8\, emsx|U31_2|SccCh|reg_freq_ch_e[5]~8, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_e[5]\, emsx|U31_2|SccCh|reg_freq_ch_e[5], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_e[6]~7\, emsx|U31_2|SccCh|reg_freq_ch_e[6]~7, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_e[6]\, emsx|U31_2|SccCh|reg_freq_ch_e[6], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal10~1\, emsx|U31_2|SccCh|Equal10~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|process_1~0\, emsx|U31_2|SccCh|process_1~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_e~5\, emsx|U31_2|SccCh|ff_ptr_ch_e~5, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_e~10\, emsx|U31_2|SccCh|ff_cnt_ch_e~10, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_e[10]\, emsx|U31_2|SccCh|ff_cnt_ch_e[10], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_e[1]~11\, emsx|U31_2|SccCh|ff_ptr_ch_e[1]~11, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_e[0]~13\, emsx|U31_2|SccCh|reg_freq_ch_e[0]~13, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_e[0]\, emsx|U31_2|SccCh|reg_freq_ch_e[0], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_e~3\, emsx|U31_2|SccCh|ff_cnt_ch_e~3, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_e[0]\, emsx|U31_2|SccCh|ff_cnt_ch_e[0], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_e[1]~12\, emsx|U31_2|SccCh|reg_freq_ch_e[1]~12, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_e[1]\, emsx|U31_2|SccCh|reg_freq_ch_e[1], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_e~2\, emsx|U31_2|SccCh|ff_cnt_ch_e~2, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_e[1]\, emsx|U31_2|SccCh|ff_cnt_ch_e[1], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal11~5\, emsx|U31_2|SccCh|Equal11~5, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_e[2]~11\, emsx|U31_2|SccCh|reg_freq_ch_e[2]~11, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_freq_ch_e[2]\, emsx|U31_2|SccCh|reg_freq_ch_e[2], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_e~1\, emsx|U31_2|SccCh|ff_cnt_ch_e~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_e[2]\, emsx|U31_2|SccCh|ff_cnt_ch_e[2], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal11~4\, emsx|U31_2|SccCh|Equal11~4, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_e~0\, emsx|U31_2|SccCh|ff_cnt_ch_e~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_e[3]\, emsx|U31_2|SccCh|ff_cnt_ch_e[3], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal11~0\, emsx|U31_2|SccCh|Equal11~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_e~6\, emsx|U31_2|SccCh|ff_cnt_ch_e~6, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_e[4]\, emsx|U31_2|SccCh|ff_cnt_ch_e[4], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal11~7\, emsx|U31_2|SccCh|Equal11~7, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_e~5\, emsx|U31_2|SccCh|ff_cnt_ch_e~5, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_e[5]\, emsx|U31_2|SccCh|ff_cnt_ch_e[5], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal11~6\, emsx|U31_2|SccCh|Equal11~6, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_e~4\, emsx|U31_2|SccCh|ff_cnt_ch_e~4, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_e[6]\, emsx|U31_2|SccCh|ff_cnt_ch_e[6], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal11~1\, emsx|U31_2|SccCh|Equal11~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_e~9\, emsx|U31_2|SccCh|ff_cnt_ch_e~9, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_e[7]\, emsx|U31_2|SccCh|ff_cnt_ch_e[7], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal11~9\, emsx|U31_2|SccCh|Equal11~9, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_e~8\, emsx|U31_2|SccCh|ff_cnt_ch_e~8, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_e[8]\, emsx|U31_2|SccCh|ff_cnt_ch_e[8], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal11~8\, emsx|U31_2|SccCh|Equal11~8, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_e~7\, emsx|U31_2|SccCh|ff_cnt_ch_e~7, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_e[9]\, emsx|U31_2|SccCh|ff_cnt_ch_e[9], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal11~2\, emsx|U31_2|SccCh|Equal11~2, MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal11~3\, emsx|U31_2|SccCh|Equal11~3, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_e~11\, emsx|U31_2|SccCh|ff_cnt_ch_e~11, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_cnt_ch_e[11]\, emsx|U31_2|SccCh|ff_cnt_ch_e[11], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_e[0]~6\, emsx|U31_2|SccCh|ff_ptr_ch_e[0]~6, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_e[0]\, emsx|U31_2|SccCh|ff_ptr_ch_e[0], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_e~7\, emsx|U31_2|SccCh|ff_ptr_ch_e~7, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_e[1]\, emsx|U31_2|SccCh|ff_ptr_ch_e[1], MSX, 1
instance = comp, \emsx|U31_2|SccCh|w_wave_adr[1]~6\, emsx|U31_2|SccCh|w_wave_adr[1]~6, MSX, 1
instance = comp, \emsx|U31_2|SccCh|w_wave_adr[1]~7\, emsx|U31_2|SccCh|w_wave_adr[1]~7, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_e~8\, emsx|U31_2|SccCh|ff_ptr_ch_e~8, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_e[2]\, emsx|U31_2|SccCh|ff_ptr_ch_e[2], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_a~8\, emsx|U31_2|SccCh|ff_ptr_ch_a~8, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_a[2]\, emsx|U31_2|SccCh|ff_ptr_ch_a[2], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_b~8\, emsx|U31_2|SccCh|ff_ptr_ch_b~8, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_b[2]\, emsx|U31_2|SccCh|ff_ptr_ch_b[2], MSX, 1
instance = comp, \emsx|U31_2|SccCh|w_wave_adr[2]~8\, emsx|U31_2|SccCh|w_wave_adr[2]~8, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_c~8\, emsx|U31_2|SccCh|ff_ptr_ch_c~8, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_c[2]\, emsx|U31_2|SccCh|ff_ptr_ch_c[2], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_d~8\, emsx|U31_2|SccCh|ff_ptr_ch_d~8, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_d[2]\, emsx|U31_2|SccCh|ff_ptr_ch_d[2], MSX, 1
instance = comp, \emsx|U31_2|SccCh|w_wave_adr[2]~9\, emsx|U31_2|SccCh|w_wave_adr[2]~9, MSX, 1
instance = comp, \emsx|U31_2|SccCh|w_wave_adr[2]~10\, emsx|U31_2|SccCh|w_wave_adr[2]~10, MSX, 1
instance = comp, \emsx|U31_2|SccCh|w_wave_adr[2]~11\, emsx|U31_2|SccCh|w_wave_adr[2]~11, MSX, 1
instance = comp, \emsx|U31_2|SccCh|Add8~0\, emsx|U31_2|SccCh|Add8~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_e~9\, emsx|U31_2|SccCh|ff_ptr_ch_e~9, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_e[3]\, emsx|U31_2|SccCh|ff_ptr_ch_e[3], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Add6~0\, emsx|U31_2|SccCh|Add6~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_d~9\, emsx|U31_2|SccCh|ff_ptr_ch_d~9, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_d[3]\, emsx|U31_2|SccCh|ff_ptr_ch_d[3], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Add4~0\, emsx|U31_2|SccCh|Add4~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_c~9\, emsx|U31_2|SccCh|ff_ptr_ch_c~9, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_c[3]\, emsx|U31_2|SccCh|ff_ptr_ch_c[3], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Add0~0\, emsx|U31_2|SccCh|Add0~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_a~9\, emsx|U31_2|SccCh|ff_ptr_ch_a~9, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_a[3]\, emsx|U31_2|SccCh|ff_ptr_ch_a[3], MSX, 1
instance = comp, \emsx|U31_2|SccCh|w_wave_adr[3]~12\, emsx|U31_2|SccCh|w_wave_adr[3]~12, MSX, 1
instance = comp, \emsx|U31_2|SccCh|Add2~0\, emsx|U31_2|SccCh|Add2~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_b~9\, emsx|U31_2|SccCh|ff_ptr_ch_b~9, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_b[3]\, emsx|U31_2|SccCh|ff_ptr_ch_b[3], MSX, 1
instance = comp, \emsx|U31_2|SccCh|w_wave_adr[3]~13\, emsx|U31_2|SccCh|w_wave_adr[3]~13, MSX, 1
instance = comp, \emsx|U31_2|SccCh|w_wave_adr[3]~14\, emsx|U31_2|SccCh|w_wave_adr[3]~14, MSX, 1
instance = comp, \emsx|U31_2|SccCh|w_wave_adr[3]~15\, emsx|U31_2|SccCh|w_wave_adr[3]~15, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_d~10\, emsx|U31_2|SccCh|ff_ptr_ch_d~10, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_d[4]\, emsx|U31_2|SccCh|ff_ptr_ch_d[4], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_c~10\, emsx|U31_2|SccCh|ff_ptr_ch_c~10, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_c[4]\, emsx|U31_2|SccCh|ff_ptr_ch_c[4], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_a~10\, emsx|U31_2|SccCh|ff_ptr_ch_a~10, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_a[4]\, emsx|U31_2|SccCh|ff_ptr_ch_a[4], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_b~10\, emsx|U31_2|SccCh|ff_ptr_ch_b~10, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_b[4]\, emsx|U31_2|SccCh|ff_ptr_ch_b[4], MSX, 1
instance = comp, \emsx|U31_2|SccCh|w_wave_adr[4]~16\, emsx|U31_2|SccCh|w_wave_adr[4]~16, MSX, 1
instance = comp, \emsx|U31_2|SccCh|w_wave_adr[4]~17\, emsx|U31_2|SccCh|w_wave_adr[4]~17, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_e~10\, emsx|U31_2|SccCh|ff_ptr_ch_e~10, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ptr_ch_e[4]\, emsx|U31_2|SccCh|ff_ptr_ch_e[4], MSX, 1
instance = comp, \emsx|U31_2|SccCh|w_wave_adr[4]~18\, emsx|U31_2|SccCh|w_wave_adr[4]~18, MSX, 1
instance = comp, \emsx|U31_2|SccCh|w_wave_adr[4]~19\, emsx|U31_2|SccCh|w_wave_adr[4]~19, MSX, 1
instance = comp, \emsx|U31_2|SccCh|w_wave_adr[5]~20\, emsx|U31_2|SccCh|w_wave_adr[5]~20, MSX, 1
instance = comp, \emsx|U31_2|WavAdr[6]~0\, emsx|U31_2|WavAdr[6]~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|w_wave_adr[6]~21\, emsx|U31_2|SccCh|w_wave_adr[6]~21, MSX, 1
instance = comp, \emsx|U31_2|SccCh|w_wave_adr[7]~22\, emsx|U31_2|SccCh|w_wave_adr[7]~22, MSX, 1
instance = comp, \emsx|U31_2|SccCh|wavemem|blkram_rtl_0|auto_generated|ram_block1a0\, emsx|U31_2|SccCh|wavemem|blkram_rtl_0|auto_generated|ram_block1a0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|dbi[2]~2\, emsx|U31_2|SccCh|dbi[2]~2, MSX, 1
instance = comp, \emsx|U31_2|SccCh|dbi[2]\, emsx|U31_2|SccCh|dbi[2], MSX, 1
instance = comp, \emsx|dbi[2]~13\, emsx|dbi[2]~13, MSX, 1
instance = comp, \emsx|dbi[2]~15\, emsx|dbi[2]~15, MSX, 1
instance = comp, \emsx|U01|u0|DO[2]~2\, emsx|U01|u0|DO[2]~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux246~2\, emsx|U01|u0|mcode|Mux246~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux247~0\, emsx|U01|u0|mcode|Mux247~0, MSX, 1
instance = comp, \emsx|U01|u0|DO[7]~8\, emsx|U01|u0|DO[7]~8, MSX, 1
instance = comp, \emsx|U01|u0|I_RXDD~0\, emsx|U01|u0|I_RXDD~0, MSX, 1
instance = comp, \emsx|U01|u0|I_RXDD\, emsx|U01|u0|I_RXDD, MSX, 1
instance = comp, \emsx|U01|u0|DO[7]~9\, emsx|U01|u0|DO[7]~9, MSX, 1
instance = comp, \emsx|U01|u0|DO[7]~11\, emsx|U01|u0|DO[7]~11, MSX, 1
instance = comp, \emsx|U01|u0|DO[7]~10\, emsx|U01|u0|DO[7]~10, MSX, 1
instance = comp, \emsx|U01|u0|DO~18\, emsx|U01|u0|DO~18, MSX, 1
instance = comp, \emsx|U01|u0|DO~19\, emsx|U01|u0|DO~19, MSX, 1
instance = comp, \emsx|U01|u0|DO[7]~15\, emsx|U01|u0|DO[7]~15, MSX, 1
instance = comp, \emsx|U01|u0|DO[2]\, emsx|U01|u0|DO[2], MSX, 1
instance = comp, \emsx|pSltDat[2]~2\, emsx|pSltDat[2]~2, MSX, 1
instance = comp, \emsx|iSltDat[2]~2\, emsx|iSltDat[2]~2, MSX, 1
instance = comp, \emsx|iSltDat[2]\, emsx|iSltDat[2], MSX, 1
instance = comp, \emsx|U35|Mux7~0\, emsx|U35|Mux7~0, MSX, 1
instance = comp, \emsx|U35|Mux7~2\, emsx|U35|Mux7~2, MSX, 1
instance = comp, \emsx|U35|Mux8~0\, emsx|U35|Mux8~0, MSX, 1
instance = comp, \emsx|U35|Mux8~1\, emsx|U35|Mux8~1, MSX, 1
instance = comp, \emsx|U35|io42_id212~24\, emsx|U35|io42_id212~24, MSX, 1
instance = comp, \emsx|U35|io42_id212~25\, emsx|U35|io42_id212~25, MSX, 1
instance = comp, \emsx|U35|Mux2~0\, emsx|U35|Mux2~0, MSX, 1
instance = comp, \emsx|U35|io42_id212~17\, emsx|U35|io42_id212~17, MSX, 1
instance = comp, \emsx|U35|io42_id212~18\, emsx|U35|io42_id212~18, MSX, 1
instance = comp, \emsx|U35|io42_id212~54\, emsx|U35|io42_id212~54, MSX, 1
instance = comp, \emsx|U35|io42_id212~19\, emsx|U35|io42_id212~19, MSX, 1
instance = comp, \emsx|U35|io42_id212~20\, emsx|U35|io42_id212~20, MSX, 1
instance = comp, \emsx|U35|Mux8~2\, emsx|U35|Mux8~2, MSX, 1
instance = comp, \emsx|U35|Mux8~3\, emsx|U35|Mux8~3, MSX, 1
instance = comp, \emsx|U35|Mux8~4\, emsx|U35|Mux8~4, MSX, 1
instance = comp, \emsx|U35|io42_id212~21\, emsx|U35|io42_id212~21, MSX, 1
instance = comp, \emsx|U35|io42_id212~22\, emsx|U35|io42_id212~22, MSX, 1
instance = comp, \emsx|U35|io42_id212~23\, emsx|U35|io42_id212~23, MSX, 1
instance = comp, \emsx|U35|io42_id212~26\, emsx|U35|io42_id212~26, MSX, 1
instance = comp, \emsx|U35|io42_id212[4]~reg0\, emsx|U35|io42_id212[4]~reg0, MSX, 1
instance = comp, \emsx|Slot2Mode[1]\, emsx|Slot2Mode[1], MSX, 1
instance = comp, \emsx|iSltLin2~0\, emsx|iSltLin2~0, MSX, 1
instance = comp, \emsx|iSltScc2~2\, emsx|iSltScc2~2, MSX, 1
instance = comp, \emsx|U31_2|WavReq~0\, emsx|U31_2|WavReq~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_req_dl\, emsx|U31_2|SccCh|ff_req_dl, MSX, 1
instance = comp, \emsx|U31_2|SccCh|w_wave_adr[0]~0\, emsx|U31_2|SccCh|w_wave_adr[0]~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|w_wave_adr[0]~1\, emsx|U31_2|SccCh|w_wave_adr[0]~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|w_wave_adr[0]~2\, emsx|U31_2|SccCh|w_wave_adr[0]~2, MSX, 1
instance = comp, \emsx|U31_2|SccCh|w_wave_adr[0]~3\, emsx|U31_2|SccCh|w_wave_adr[0]~3, MSX, 1
instance = comp, \emsx|U31_2|SccCh|dbi[3]~0\, emsx|U31_2|SccCh|dbi[3]~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|dbi[3]\, emsx|U31_2|SccCh|dbi[3], MSX, 1
instance = comp, \emsx|dbi[3]~1\, emsx|dbi[3]~1, MSX, 1
instance = comp, \emsx|dlydbi~25\, emsx|dlydbi~25, MSX, 1
instance = comp, \emsx|U03|ff_recv_data[3]~feeder\, emsx|U03|ff_recv_data[3]~feeder, MSX, 1
instance = comp, \emsx|U03|ff_recv_data[3]\, emsx|U03|ff_recv_data[3], MSX, 1
instance = comp, \emsx|U03|ff_mmcdbi[3]\, emsx|U03|ff_mmcdbi[3], MSX, 1
instance = comp, \emsx|dlydbi~0\, emsx|dlydbi~0, MSX, 1
instance = comp, \emsx|RamDbi[3]_OTERM37~feeder\, emsx|RamDbi[3]_OTERM37~feeder, MSX, 1
instance = comp, \emsx|RamDbi[3]_NEW_REG36\, emsx|RamDbi[3]_NEW_REG36, MSX, 1
instance = comp, \emsx|RamDbi[3]_OTERM39~feeder\, emsx|RamDbi[3]_OTERM39~feeder, MSX, 1
instance = comp, \emsx|RamDbi[3]_NEW_REG38\, emsx|RamDbi[3]_NEW_REG38, MSX, 1
instance = comp, \emsx|RamDbi~0\, emsx|RamDbi~0, MSX, 1
instance = comp, \emsx|U08|dbi[3]~feeder\, emsx|U08|dbi[3]~feeder, MSX, 1
instance = comp, \emsx|U08|dbi[3]\, emsx|U08|dbi[3], MSX, 1
instance = comp, \emsx|U05|MapBank0[3]~2\, emsx|U05|MapBank0[3]~2, MSX, 1
instance = comp, \emsx|U05|MapBank0[3]\, emsx|U05|MapBank0[3], MSX, 1
instance = comp, \emsx|U05|MapBank1[3]~3\, emsx|U05|MapBank1[3]~3, MSX, 1
instance = comp, \emsx|U05|MapBank1[3]\, emsx|U05|MapBank1[3], MSX, 1
instance = comp, \emsx|U05|dbi~0\, emsx|U05|dbi~0, MSX, 1
instance = comp, \emsx|U05|MapBank3[3]~4\, emsx|U05|MapBank3[3]~4, MSX, 1
instance = comp, \emsx|U05|MapBank3[3]\, emsx|U05|MapBank3[3], MSX, 1
instance = comp, \emsx|U05|MapBank2[3]~3\, emsx|U05|MapBank2[3]~3, MSX, 1
instance = comp, \emsx|U05|MapBank2[3]\, emsx|U05|MapBank2[3], MSX, 1
instance = comp, \emsx|U05|dbi~1\, emsx|U05|dbi~1, MSX, 1
instance = comp, \emsx|dlydbi~6\, emsx|dlydbi~6, MSX, 1
instance = comp, \emsx|dlydbi~7\, emsx|dlydbi~7, MSX, 1
instance = comp, \emsx|U07|reg_mode[3]\, emsx|U07|reg_mode[3], MSX, 1
instance = comp, \emsx|U07|Add0~0\, emsx|U07|Add0~0, MSX, 1
instance = comp, \emsx|U07|dbi[3]~18\, emsx|U07|dbi[3]~18, MSX, 1
instance = comp, \user_io|rtc[27]\, user_io|rtc[27], MSX, 1
instance = comp, \emsx|U07|dbi[3]~6\, emsx|U07|dbi[3]~6, MSX, 1
instance = comp, \user_io|rtc[35]\, user_io|rtc[35], MSX, 1
instance = comp, \emsx|U07|dbi[3]~7\, emsx|U07|dbi[3]~7, MSX, 1
instance = comp, \emsx|U07|dbi[3]~8\, emsx|U07|dbi[3]~8, MSX, 1
instance = comp, \user_io|rtc[11]\, user_io|rtc[11], MSX, 1
instance = comp, \user_io|rtc[19]\, user_io|rtc[19], MSX, 1
instance = comp, \emsx|U07|dbi[0]~14\, emsx|U07|dbi[0]~14, MSX, 1
instance = comp, \emsx|U07|dbi[3]~16\, emsx|U07|dbi[3]~16, MSX, 1
instance = comp, \user_io|rtc[43]\, user_io|rtc[43], MSX, 1
instance = comp, \emsx|U07|dbi[3]~9\, emsx|U07|dbi[3]~9, MSX, 1
instance = comp, \user_io|rtc[3]\, user_io|rtc[3], MSX, 1
instance = comp, \emsx|U07|dbi[3]~12\, emsx|U07|dbi[3]~12, MSX, 1
instance = comp, \emsx|U07|dbi[3]~19\, emsx|U07|dbi[3]~19, MSX, 1
instance = comp, \emsx|SdrSize[0]~0\, emsx|SdrSize[0]~0, MSX, 1
instance = comp, \emsx|SdrSize[0]\, emsx|SdrSize[0], MSX, 1
instance = comp, \emsx|U35|vram_slot_ids[3]~8\, emsx|U35|vram_slot_ids[3]~8, MSX, 1
instance = comp, \emsx|U35|vram_slot_ids[3]~reg0\, emsx|U35|vram_slot_ids[3]~reg0, MSX, 1
instance = comp, \emsx|U35|dbi[3]~6\, emsx|U35|dbi[3]~6, MSX, 1
instance = comp, \emsx|U35|dbi[3]~7\, emsx|U35|dbi[3]~7, MSX, 1
instance = comp, \emsx|U35|dbi[3]~11\, emsx|U35|dbi[3]~11, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[3]~15\, emsx|U35|io41_id212_n[3]~15, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[3]~13\, emsx|U35|io41_id212_n[3]~13, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[3]~16\, emsx|U35|io41_id212_n[3]~16, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[3]~17\, emsx|U35|io41_id212_n[3]~17, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[3]~18\, emsx|U35|io41_id212_n[3]~18, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[3]~3\, emsx|U35|io41_id212_n[3]~3, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[3]~reg0\, emsx|U35|io41_id212_n[3]~reg0, MSX, 1
instance = comp, \emsx|U35|dbi[3]~20\, emsx|U35|dbi[3]~20, MSX, 1
instance = comp, \emsx|U35|Mux17~0\, emsx|U35|Mux17~0, MSX, 1
instance = comp, \emsx|U35|Mux17~2\, emsx|U35|Mux17~2, MSX, 1
instance = comp, \emsx|U35|Mux17~3\, emsx|U35|Mux17~3, MSX, 1
instance = comp, \emsx|U35|Mux17~4\, emsx|U35|Mux17~4, MSX, 1
instance = comp, \emsx|U35|Mux17~1\, emsx|U35|Mux17~1, MSX, 1
instance = comp, \emsx|U35|Mux17~5\, emsx|U35|Mux17~5, MSX, 1
instance = comp, \emsx|U35|Mux17~6\, emsx|U35|Mux17~6, MSX, 1
instance = comp, \emsx|U35|tMegaSD~0\, emsx|U35|tMegaSD~0, MSX, 1
instance = comp, \emsx|U35|tMegaSD~1\, emsx|U35|tMegaSD~1, MSX, 1
instance = comp, \emsx|U35|tMegaSD~reg0\, emsx|U35|tMegaSD~reg0, MSX, 1
instance = comp, \emsx|U35|Equal26~0\, emsx|U35|Equal26~0, MSX, 1
instance = comp, \emsx|U35|dbi[3]~23\, emsx|U35|dbi[3]~23, MSX, 1
instance = comp, \emsx|U35|dbi[3]~25\, emsx|U35|dbi[3]~25, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Equal0~0\, emsx|U20|U_VDP_VGA|Equal0~0, MSX, 1
instance = comp, \emsx|U35|RatioMode[2]~4\, emsx|U35|RatioMode[2]~4, MSX, 1
instance = comp, \emsx|U35|RatioMode[2]~reg0\, emsx|U35|RatioMode[2]~reg0, MSX, 1
instance = comp, \emsx|U35|dbi[3]~16\, emsx|U35|dbi[3]~16, MSX, 1
instance = comp, \emsx|U35|Equal28~0\, emsx|U35|Equal28~0, MSX, 1
instance = comp, \emsx|U35|dbi[3]~14\, emsx|U35|dbi[3]~14, MSX, 1
instance = comp, \emsx|U35|dbi[3]~18\, emsx|U35|dbi[3]~18, MSX, 1
instance = comp, \emsx|U35|Mux5~1\, emsx|U35|Mux5~1, MSX, 1
instance = comp, \emsx|U35|Mux24~1\, emsx|U35|Mux24~1, MSX, 1
instance = comp, \emsx|U35|Mux24~3\, emsx|U35|Mux24~3, MSX, 1
instance = comp, \emsx|U35|Mux24~4\, emsx|U35|Mux24~4, MSX, 1
instance = comp, \emsx|U35|LightsMode~0\, emsx|U35|LightsMode~0, MSX, 1
instance = comp, \emsx|U35|LightsMode~reg0\, emsx|U35|LightsMode~reg0, MSX, 1
instance = comp, \emsx|U35|dbi[3]~2\, emsx|U35|dbi[3]~2, MSX, 1
instance = comp, \emsx|U35|dbi[3]~26\, emsx|U35|dbi[3]~26, MSX, 1
instance = comp, \emsx|dlydbi~8\, emsx|dlydbi~8, MSX, 1
instance = comp, \emsx|umidi|select_e9r\, emsx|umidi|select_e9r, MSX, 1
instance = comp, \emsx|umidi|db_o[1]\, emsx|umidi|db_o[1], MSX, 1
instance = comp, \emsx|dlydbi~17\, emsx|dlydbi~17, MSX, 1
instance = comp, \emsx|uwifi|out_uart_status[0]~0\, emsx|uwifi|out_uart_status[0]~0, MSX, 1
instance = comp, \emsx|uwifi|out_uart_status[3]~1\, emsx|uwifi|out_uart_status[3]~1, MSX, 1
instance = comp, \emsx|uwifi|out_uart_status[3]\, emsx|uwifi|out_uart_status[3], MSX, 1
instance = comp, \emsx|uwifi|U1|rx_byte_s[1]~1\, emsx|uwifi|U1|rx_byte_s[1]~1, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_byte_s[1]~2\, emsx|uwifi|U1|rx_byte_s[1]~2, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_byte_s[1]\, emsx|uwifi|U1|rx_byte_s[1], MSX, 1
instance = comp, \emsx|uwifi|fifo_data_in[1]~feeder\, emsx|uwifi|fifo_data_in[1]~feeder, MSX, 1
instance = comp, \emsx|uwifi|fifo_data_in[1]\, emsx|uwifi|fifo_data_in[1], MSX, 1
instance = comp, \emsx|uwifi|U1|Decoder0~1\, emsx|uwifi|U1|Decoder0~1, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_byte_s[3]~0\, emsx|uwifi|U1|rx_byte_s[3]~0, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_byte_s[3]\, emsx|uwifi|U1|rx_byte_s[3], MSX, 1
instance = comp, \emsx|uwifi|fifo_data_in[3]~feeder\, emsx|uwifi|fifo_data_in[3]~feeder, MSX, 1
instance = comp, \emsx|uwifi|fifo_data_in[3]\, emsx|uwifi|fifo_data_in[3], MSX, 1
instance = comp, \emsx|uwifi|U2|memory_rtl_0|auto_generated|ram_block1a1\, emsx|uwifi|U2|memory_rtl_0|auto_generated|ram_block1a1, MSX, 1
instance = comp, \emsx|uwifi|db_o~7\, emsx|uwifi|db_o~7, MSX, 1
instance = comp, \emsx|uwifi|db_o[3]\, emsx|uwifi|db_o[3], MSX, 1
instance = comp, \emsx|dlydbi~13\, emsx|dlydbi~13, MSX, 1
instance = comp, \emsx|portF2~0\, emsx|portF2~0, MSX, 1
instance = comp, \emsx|portF2[3]\, emsx|portF2[3], MSX, 1
instance = comp, \emsx|U40|ff_sel~0\, emsx|U40|ff_sel~0, MSX, 1
instance = comp, \emsx|U40|ff_sel\, emsx|U40|ff_sel, MSX, 1
instance = comp, \emsx|U34|ff_freerun_counter[11]~19\, emsx|U34|ff_freerun_counter[11]~19, MSX, 1
instance = comp, \emsx|U34|ff_freerun_counter[11]\, emsx|U34|ff_freerun_counter[11], MSX, 1
instance = comp, \emsx|dlydbi~9\, emsx|dlydbi~9, MSX, 1
instance = comp, \emsx|dlydbi~10\, emsx|dlydbi~10, MSX, 1
instance = comp, \emsx|dlydbi~12\, emsx|dlydbi~12, MSX, 1
instance = comp, \emsx|dlydbi~18\, emsx|dlydbi~18, MSX, 1
instance = comp, \emsx|dlydbi~20\, emsx|dlydbi~20, MSX, 1
instance = comp, \emsx|U20|VDPVRAMRDDATA[3]~feeder\, emsx|U20|VDPVRAMRDDATA[3]~feeder, MSX, 1
instance = comp, \emsx|U20|VDPVRAMRDDATA[3]\, emsx|U20|VDPVRAMRDDATA[3], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS5S6SPCOLLISIONYV~0\, emsx|U20|U_SPRITE|VDPS5S6SPCOLLISIONYV~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS5S6SPCOLLISIONYV[3]\, emsx|U20|U_SPRITE|VDPS5S6SPCOLLISIONYV[3], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS5S6SPCOLLISIONYV~2\, emsx|U20|U_SPRITE|VDPS5S6SPCOLLISIONYV~2, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|PVDPS5S6SPCOLLISIONY[3]\, emsx|U20|U_SPRITE|PVDPS5S6SPCOLLISIONY[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux12~0\, emsx|U20|U_VDP_REGISTER|Mux12~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_SP_OVERMAP_NUM~5\, emsx|U20|U_SPRITE|FF_SP_OVERMAP_NUM~5, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_SP_OVERMAP_NUM[3]\, emsx|U20|U_SPRITE|FF_SP_OVERMAP_NUM[3], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS3S4SPCOLLISIONXV[3]\, emsx|U20|U_SPRITE|VDPS3S4SPCOLLISIONXV[3], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add8~0\, emsx|U20|U_SPRITE|Add8~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS3S4SPCOLLISIONXV~0\, emsx|U20|U_SPRITE|VDPS3S4SPCOLLISIONXV~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|PVDPS3S4SPCOLLISIONX[3]\, emsx|U20|U_SPRITE|PVDPS3S4SPCOLLISIONX[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux12~1\, emsx|U20|U_VDP_REGISTER|Mux12~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux12~2\, emsx|U20|U_VDP_REGISTER|Mux12~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux15~0\, emsx|U20|U_VDP_REGISTER|Mux15~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux12~3\, emsx|U20|U_VDP_REGISTER|Mux12~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux12~4\, emsx|U20|U_VDP_REGISTER|Mux12~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|DBI[3]\, emsx|U20|U_VDP_REGISTER|DBI[3], MSX, 1
instance = comp, \emsx|U06|pKeyX~0\, emsx|U06|pKeyX~0, MSX, 1
instance = comp, \emsx|U06|pKeyX[3]\, emsx|U06|pKeyX[3], MSX, 1
instance = comp, \emsx|dlydbi~1\, emsx|dlydbi~1, MSX, 1
instance = comp, \emsx|dlydbi~2\, emsx|dlydbi~2, MSX, 1
instance = comp, \emsx|dlydbi~3\, emsx|dlydbi~3, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChA[11]~feeder\, emsx|U30|u_psgch|PsgFreqChA[11]~feeder, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChA[11]\, emsx|U30|u_psgch|PsgFreqChA[11], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChA[3]\, emsx|U30|u_psgch|PsgFreqChA[3], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChC[3]\, emsx|U30|u_psgch|PsgFreqChC[3], MSX, 1
instance = comp, \emsx|U30|dbi[3]~4\, emsx|U30|dbi[3]~4, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChC[11]\, emsx|U30|u_psgch|PsgFreqChC[11], MSX, 1
instance = comp, \emsx|U30|dbi[3]~5\, emsx|U30|dbi[3]~5, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgChanSel[3]~feeder\, emsx|U30|u_psgch|PsgChanSel[3]~feeder, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgChanSel[3]\, emsx|U30|u_psgch|PsgChanSel[3], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqNoise[3]\, emsx|U30|u_psgch|PsgFreqNoise[3], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChB[11]\, emsx|U30|u_psgch|PsgFreqChB[11], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChB[3]\, emsx|U30|u_psgch|PsgFreqChB[3], MSX, 1
instance = comp, \emsx|U30|dbi[3]~2\, emsx|U30|dbi[3]~2, MSX, 1
instance = comp, \emsx|U30|dbi[3]~3\, emsx|U30|dbi[3]~3, MSX, 1
instance = comp, \emsx|U30|dbi[3]~6\, emsx|U30|dbi[3]~6, MSX, 1
instance = comp, \emsx|U30|regb[3]~1\, emsx|U30|regb[3]~1, MSX, 1
instance = comp, \emsx|U30|regb[3]\, emsx|U30|regb[3], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqEnv[3]~feeder\, emsx|U30|u_psgch|PsgFreqEnv[3]~feeder, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqEnv[3]\, emsx|U30|u_psgch|PsgFreqEnv[3], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgVolChC[3]\, emsx|U30|u_psgch|PsgVolChC[3], MSX, 1
instance = comp, \emsx|U30|dbi[3]~7\, emsx|U30|dbi[3]~7, MSX, 1
instance = comp, \user_io|cmd_block.mouse_flags_r[5]~feeder\, user_io|cmd_block.mouse_flags_r[5]~feeder, MSX, 1
instance = comp, \user_io|cmd_block.mouse_flags_r[0]~0\, user_io|cmd_block.mouse_flags_r[0]~0, MSX, 1
instance = comp, \user_io|cmd_block.mouse_flags_r[5]\, user_io|cmd_block.mouse_flags_r[5], MSX, 1
instance = comp, \user_io|mouse_y[8]~feeder\, user_io|mouse_y[8]~feeder, MSX, 1
instance = comp, \user_io|mouse_y[8]\, user_io|mouse_y[8], MSX, 1
instance = comp, \mouse_y_latch~10\, mouse_y_latch~10, MSX, 1
instance = comp, \mouse_y_latch[8]\, mouse_y_latch[8], MSX, 1
instance = comp, \user_io|cmd_block.mouse_flags_r[4]\, user_io|cmd_block.mouse_flags_r[4], MSX, 1
instance = comp, \user_io|mouse_x[8]~feeder\, user_io|mouse_x[8]~feeder, MSX, 1
instance = comp, \user_io|mouse_x[8]\, user_io|mouse_x[8], MSX, 1
instance = comp, \Add1~2\, Add1~2, MSX, 1
instance = comp, \mouse_x_latch~9\, mouse_x_latch~9, MSX, 1
instance = comp, \mouse_x_latch[8]\, mouse_x_latch[8], MSX, 1
instance = comp, \Mux3~0\, Mux3~0, MSX, 1
instance = comp, \mouse_x_latch~8\, mouse_x_latch~8, MSX, 1
instance = comp, \mouse_x_latch[4]\, mouse_x_latch[4], MSX, 1
instance = comp, \user_io|cmd_block.mouse_y_r[4]\, user_io|cmd_block.mouse_y_r[4], MSX, 1
instance = comp, \user_io|mouse_y[4]~feeder\, user_io|mouse_y[4]~feeder, MSX, 1
instance = comp, \user_io|mouse_y[4]\, user_io|mouse_y[4], MSX, 1
instance = comp, \mouse_y_latch~11\, mouse_y_latch~11, MSX, 1
instance = comp, \mouse_y_latch[4]\, mouse_y_latch[4], MSX, 1
instance = comp, \Mux3~1\, Mux3~1, MSX, 1
instance = comp, \mouse[0]\, mouse[0], MSX, 1
instance = comp, \emsx|U30|rega~1\, emsx|U30|rega~1, MSX, 1
instance = comp, \emsx|U30|rega~0\, emsx|U30|rega~0, MSX, 1
instance = comp, \emsx|U30|rega~2\, emsx|U30|rega~2, MSX, 1
instance = comp, \emsx|U30|rega[3]\, emsx|U30|rega[3], MSX, 1
instance = comp, \emsx|U30|dbi[3]~8\, emsx|U30|dbi[3]~8, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqEnv[11]~feeder\, emsx|U30|u_psgch|PsgFreqEnv[11]~feeder, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqEnv[11]\, emsx|U30|u_psgch|PsgFreqEnv[11], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgVolChA[3]\, emsx|U30|u_psgch|PsgVolChA[3], MSX, 1
instance = comp, \emsx|U30|dbi[3]~0\, emsx|U30|dbi[3]~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgShapeEnv[3]\, emsx|U30|u_psgch|PsgShapeEnv[3], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgVolChB[3]\, emsx|U30|u_psgch|PsgVolChB[3], MSX, 1
instance = comp, \emsx|U30|dbi[3]~1\, emsx|U30|dbi[3]~1, MSX, 1
instance = comp, \emsx|U30|dbi[3]~9\, emsx|U30|dbi[3]~9, MSX, 1
instance = comp, \emsx|dlydbi~4\, emsx|dlydbi~4, MSX, 1
instance = comp, \emsx|dlydbi~5\, emsx|dlydbi~5, MSX, 1
instance = comp, \emsx|dlydbi~23\, emsx|dlydbi~23, MSX, 1
instance = comp, \emsx|dlydbi~24\, emsx|dlydbi~24, MSX, 1
instance = comp, \emsx|dlydbi~26\, emsx|dlydbi~26, MSX, 1
instance = comp, \emsx|dlydbi[3]\, emsx|dlydbi[3], MSX, 1
instance = comp, \emsx|U31_1|SccCh|dbi[3]~0\, emsx|U31_1|SccCh|dbi[3]~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|dbi[3]\, emsx|U31_1|SccCh|dbi[3], MSX, 1
instance = comp, \emsx|dbi[3]~8\, emsx|dbi[3]~8, MSX, 1
instance = comp, \emsx|dbi[3]~9\, emsx|dbi[3]~9, MSX, 1
instance = comp, \emsx|U01|u0|DO[3]~3\, emsx|U01|u0|DO[3]~3, MSX, 1
instance = comp, \emsx|U01|u0|DO~12\, emsx|U01|u0|DO~12, MSX, 1
instance = comp, \emsx|U01|u0|DO~13\, emsx|U01|u0|DO~13, MSX, 1
instance = comp, \emsx|U01|u0|DO[3]\, emsx|U01|u0|DO[3], MSX, 1
instance = comp, \emsx|pSltDat[3]~0\, emsx|pSltDat[3]~0, MSX, 1
instance = comp, \emsx|U01|u0|IR~13\, emsx|U01|u0|IR~13, MSX, 1
instance = comp, \emsx|U01|u0|IR[7]~10\, emsx|U01|u0|IR[7]~10, MSX, 1
instance = comp, \emsx|U01|u0|IR[3]\, emsx|U01|u0|IR[3], MSX, 1
instance = comp, \emsx|U01|u0|mcode|IMode[1]~1\, emsx|U01|u0|mcode|IMode[1]~1, MSX, 1
instance = comp, \emsx|U01|u0|IStatus[1]\, emsx|U01|u0|IStatus[1], MSX, 1
instance = comp, \emsx|U01|u0|process_0~10\, emsx|U01|u0|process_0~10, MSX, 1
instance = comp, \emsx|U01|u0|IR~15\, emsx|U01|u0|IR~15, MSX, 1
instance = comp, \emsx|U01|u0|IR[4]\, emsx|U01|u0|IR[4], MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux206~7\, emsx|U01|u0|mcode|Mux206~7, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux206~8\, emsx|U01|u0|mcode|Mux206~8, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux206~2\, emsx|U01|u0|mcode|Mux206~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux206~1\, emsx|U01|u0|mcode|Mux206~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux206~3\, emsx|U01|u0|mcode|Mux206~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux206~4\, emsx|U01|u0|mcode|Mux206~4, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux206~5\, emsx|U01|u0|mcode|Mux206~5, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux206~9\, emsx|U01|u0|mcode|Mux206~9, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~103\, emsx|U01|u0|alu|Q_t~103, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~113\, emsx|U01|u0|alu|Q_t~113, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~118\, emsx|U01|u0|alu|Q_t~118, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~117\, emsx|U01|u0|alu|Q_t~117, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~119\, emsx|U01|u0|alu|Q_t~119, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~104\, emsx|U01|u0|alu|Q_t~104, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~106\, emsx|U01|u0|alu|Q_t~106, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~115\, emsx|U01|u0|alu|Q_t~115, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~114\, emsx|U01|u0|alu|Q_t~114, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~116\, emsx|U01|u0|alu|Q_t~116, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~110\, emsx|U01|u0|alu|Q_t~110, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~111\, emsx|U01|u0|alu|Q_t~111, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~109\, emsx|U01|u0|alu|Q_t~109, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~107\, emsx|U01|u0|alu|Q_t~107, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~380\, emsx|U01|u0|alu|Q_t~380, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~381\, emsx|U01|u0|alu|Q_t~381, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~108\, emsx|U01|u0|alu|Q_t~108, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~112\, emsx|U01|u0|alu|Q_t~112, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux86~0\, emsx|U01|u0|mcode|Mux86~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux86~1\, emsx|U01|u0|mcode|Mux86~1, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~83\, emsx|U01|u0|alu|Q_t~83, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~130\, emsx|U01|u0|alu|Q_t~130, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~131\, emsx|U01|u0|alu|Q_t~131, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~132\, emsx|U01|u0|alu|Q_t~132, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~128\, emsx|U01|u0|alu|Q_t~128, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~125\, emsx|U01|u0|alu|Q_t~125, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~126\, emsx|U01|u0|alu|Q_t~126, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~127\, emsx|U01|u0|alu|Q_t~127, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~129\, emsx|U01|u0|alu|Q_t~129, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~90\, emsx|U01|u0|alu|Q_t~90, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~124\, emsx|U01|u0|alu|Q_t~124, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux86~2\, emsx|U01|u0|mcode|Mux86~2, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~121\, emsx|U01|u0|alu|Q_t~121, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~122\, emsx|U01|u0|alu|Q_t~122, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~123\, emsx|U01|u0|alu|Q_t~123, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux86~3\, emsx|U01|u0|mcode|Mux86~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux280~1\, emsx|U01|u0|mcode|Mux280~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux280~0\, emsx|U01|u0|mcode|Mux280~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux280~2\, emsx|U01|u0|mcode|Mux280~2, MSX, 1
instance = comp, \emsx|U01|u0|Equal0~1\, emsx|U01|u0|Equal0~1, MSX, 1
instance = comp, \emsx|U01|u0|Read_To_Reg_r~7\, emsx|U01|u0|Read_To_Reg_r~7, MSX, 1
instance = comp, \emsx|U01|u0|Read_To_Reg_r~8\, emsx|U01|u0|Read_To_Reg_r~8, MSX, 1
instance = comp, \emsx|U01|u0|Read_To_Reg_r[3]\, emsx|U01|u0|Read_To_Reg_r[3], MSX, 1
instance = comp, \emsx|U01|u0|DO[7]~14\, emsx|U01|u0|DO[7]~14, MSX, 1
instance = comp, \emsx|U01|u0|ACC[7]~11\, emsx|U01|u0|ACC[7]~11, MSX, 1
instance = comp, \emsx|U01|u0|ACC[7]~12\, emsx|U01|u0|ACC[7]~12, MSX, 1
instance = comp, \emsx|U01|u0|ACC~26\, emsx|U01|u0|ACC~26, MSX, 1
instance = comp, \emsx|U01|u0|Ap[3]~feeder\, emsx|U01|u0|Ap[3]~feeder, MSX, 1
instance = comp, \emsx|U01|u0|Ap[3]\, emsx|U01|u0|Ap[3], MSX, 1
instance = comp, \emsx|U01|u0|ACC~27\, emsx|U01|u0|ACC~27, MSX, 1
instance = comp, \emsx|U01|u0|ACC[3]\, emsx|U01|u0|ACC[3], MSX, 1
instance = comp, \emsx|U01|u0|R~13\, emsx|U01|u0|R~13, MSX, 1
instance = comp, \emsx|U01|u0|R[3]\, emsx|U01|u0|R[3], MSX, 1
instance = comp, \emsx|U01|u0|A~31\, emsx|U01|u0|A~31, MSX, 1
instance = comp, \emsx|U01|u0|A~32\, emsx|U01|u0|A~32, MSX, 1
instance = comp, \emsx|U01|u0|A~33\, emsx|U01|u0|A~33, MSX, 1
instance = comp, \emsx|U01|u0|A~34\, emsx|U01|u0|A~34, MSX, 1
instance = comp, \emsx|U01|u0|A~35\, emsx|U01|u0|A~35, MSX, 1
instance = comp, \emsx|U01|u0|A[3]\, emsx|U01|u0|A[3], MSX, 1
instance = comp, \emsx|iSltAdr[3]~3\, emsx|iSltAdr[3]~3, MSX, 1
instance = comp, \emsx|iSltAdr[3]\, emsx|iSltAdr[3], MSX, 1
instance = comp, \emsx|process_28~3\, emsx|process_28~3, MSX, 1
instance = comp, \emsx|U30|joyb[5]~0\, emsx|U30|joyb[5]~0, MSX, 1
instance = comp, \emsx|U30|joyb[5]~en\, emsx|U30|joyb[5]~en, MSX, 1
instance = comp, \emsx|U30|rega~13\, emsx|U30|rega~13, MSX, 1
instance = comp, \emsx|U30|rega~14\, emsx|U30|rega~14, MSX, 1
instance = comp, \emsx|U30|regb[1]~2\, emsx|U30|regb[1]~2, MSX, 1
instance = comp, \emsx|U30|regb[1]\, emsx|U30|regb[1], MSX, 1
instance = comp, \emsx|U30|joya[5]~0\, emsx|U30|joya[5]~0, MSX, 1
instance = comp, \emsx|U30|joya[5]~en\, emsx|U30|joya[5]~en, MSX, 1
instance = comp, \user_io|cmd_block.mouse_flags_r[1]~feeder\, user_io|cmd_block.mouse_flags_r[1]~feeder, MSX, 1
instance = comp, \user_io|cmd_block.mouse_flags_r[1]\, user_io|cmd_block.mouse_flags_r[1], MSX, 1
instance = comp, \user_io|mouse_flags[1]~feeder\, user_io|mouse_flags[1]~feeder, MSX, 1
instance = comp, \user_io|mouse_flags[1]\, user_io|mouse_flags[1], MSX, 1
instance = comp, \mouse[5]~1\, mouse[5]~1, MSX, 1
instance = comp, \mouse[5]\, mouse[5], MSX, 1
instance = comp, \emsx|U30|rega~15\, emsx|U30|rega~15, MSX, 1
instance = comp, \emsx|U30|rega~16\, emsx|U30|rega~16, MSX, 1
instance = comp, \emsx|U30|rega[5]\, emsx|U30|rega[5], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgChanSel[5]\, emsx|U30|u_psgch|PsgChanSel[5], MSX, 1
instance = comp, \emsx|U30|dbi[5]~44\, emsx|U30|dbi[5]~44, MSX, 1
instance = comp, \emsx|U30|dbi[5]~45\, emsx|U30|dbi[5]~45, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqEnv[13]\, emsx|U30|u_psgch|PsgFreqEnv[13], MSX, 1
instance = comp, \emsx|U30|u_psgch|dbi~0\, emsx|U30|u_psgch|dbi~0, MSX, 1
instance = comp, \emsx|U30|dbi[5]~41\, emsx|U30|dbi[5]~41, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChA[5]\, emsx|U30|u_psgch|PsgFreqChA[5], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChC[5]\, emsx|U30|u_psgch|PsgFreqChC[5], MSX, 1
instance = comp, \emsx|U30|dbi[5]~42\, emsx|U30|dbi[5]~42, MSX, 1
instance = comp, \emsx|U30|dbi[5]~43\, emsx|U30|dbi[5]~43, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqEnv[5]~feeder\, emsx|U30|u_psgch|PsgFreqEnv[5]~feeder, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqEnv[5]\, emsx|U30|u_psgch|PsgFreqEnv[5], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChB[5]\, emsx|U30|u_psgch|PsgFreqChB[5], MSX, 1
instance = comp, \emsx|U30|dbi[5]~40\, emsx|U30|dbi[5]~40, MSX, 1
instance = comp, \emsx|U30|dbi[5]~46\, emsx|U30|dbi[5]~46, MSX, 1
instance = comp, \emsx|dlydbi~94\, emsx|dlydbi~94, MSX, 1
instance = comp, \emsx|RamDbi[5]_OTERM23~feeder\, emsx|RamDbi[5]_OTERM23~feeder, MSX, 1
instance = comp, \emsx|RamDbi[5]_NEW_REG22\, emsx|RamDbi[5]_NEW_REG22, MSX, 1
instance = comp, \emsx|RamDbi[5]_OTERM21~feeder\, emsx|RamDbi[5]_OTERM21~feeder, MSX, 1
instance = comp, \emsx|RamDbi[5]_NEW_REG20\, emsx|RamDbi[5]_NEW_REG20, MSX, 1
instance = comp, \emsx|RamDbi~6\, emsx|RamDbi~6, MSX, 1
instance = comp, \emsx|U08|dbi[5]\, emsx|U08|dbi[5], MSX, 1
instance = comp, \emsx|PpiPortC~7\, emsx|PpiPortC~7, MSX, 1
instance = comp, \emsx|PpiPortC[5]~0\, emsx|PpiPortC[5]~0, MSX, 1
instance = comp, \emsx|PpiPortC[5]\, emsx|PpiPortC[5], MSX, 1
instance = comp, \emsx|U06|pKeyX~7\, emsx|U06|pKeyX~7, MSX, 1
instance = comp, \emsx|U06|pKeyX[5]\, emsx|U06|pKeyX[5], MSX, 1
instance = comp, \emsx|dlydbi~91\, emsx|dlydbi~91, MSX, 1
instance = comp, \emsx|dlydbi~92\, emsx|dlydbi~92, MSX, 1
instance = comp, \emsx|dlydbi~93\, emsx|dlydbi~93, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|DBI[7]~4\, emsx|U20|U_VDP_REGISTER|DBI[7]~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|DBI[7]~0\, emsx|U20|U_VDP_REGISTER|DBI[7]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|DBI[7]~1\, emsx|U20|U_VDP_REGISTER|DBI[7]~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux14~5\, emsx|U20|U_VDP_REGISTER|Mux14~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux10~3\, emsx|U20|U_VDP_REGISTER|Mux10~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|DBI[7]~2\, emsx|U20|U_VDP_REGISTER|DBI[7]~2, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS5S6SPCOLLISIONYV[5]\, emsx|U20|U_SPRITE|VDPS5S6SPCOLLISIONYV[5], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add9~2\, emsx|U20|U_SPRITE|Add9~2, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add9~5\, emsx|U20|U_SPRITE|Add9~5, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS5S6SPCOLLISIONYV~7\, emsx|U20|U_SPRITE|VDPS5S6SPCOLLISIONYV~7, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|PVDPS5S6SPCOLLISIONY[5]\, emsx|U20|U_SPRITE|PVDPS5S6SPCOLLISIONY[5], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS3S4SPCOLLISIONXV[5]\, emsx|U20|U_SPRITE|VDPS3S4SPCOLLISIONXV[5], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add8~2\, emsx|U20|U_SPRITE|Add8~2, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS3S4SPCOLLISIONXV~6\, emsx|U20|U_SPRITE|VDPS3S4SPCOLLISIONXV~6, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|PVDPS3S4SPCOLLISIONX[5]\, emsx|U20|U_SPRITE|PVDPS3S4SPCOLLISIONX[5], MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_H_BLANK~0\, emsx|U20|U_SSG|U_HVCOUNTER|FF_H_BLANK~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_H_BLANK\, emsx|U20|U_SSG|U_HVCOUNTER|FF_H_BLANK, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS0SPCOLLISIONINCIDENCEV\, emsx|U20|U_SPRITE|VDPS0SPCOLLISIONINCIDENCEV, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS0SPCOLLISIONINCIDENCEV~0\, emsx|U20|U_SPRITE|VDPS0SPCOLLISIONINCIDENCEV~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|PVDPS0SPCOLLISIONINCIDENCE\, emsx|U20|U_SPRITE|PVDPS0SPCOLLISIONINCIDENCE, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|DBI[7]~3\, emsx|U20|U_VDP_REGISTER|DBI[7]~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux10~0\, emsx|U20|U_VDP_REGISTER|Mux10~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux10~1\, emsx|U20|U_VDP_REGISTER|Mux10~1, MSX, 1
instance = comp, \emsx|U20|VDPVRAMRDDATA[5]\, emsx|U20|VDPVRAMRDDATA[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux10~2\, emsx|U20|U_VDP_REGISTER|Mux10~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux10~4\, emsx|U20|U_VDP_REGISTER|Mux10~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux10~5\, emsx|U20|U_VDP_REGISTER|Mux10~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|DBI[5]\, emsx|U20|U_VDP_REGISTER|DBI[5], MSX, 1
instance = comp, \emsx|dlydbi~95\, emsx|dlydbi~95, MSX, 1
instance = comp, \emsx|U35|dbi[5]~69\, emsx|U35|dbi[5]~69, MSX, 1
instance = comp, \emsx|U35|SccVol[1]~14\, emsx|U35|SccVol[1]~14, MSX, 1
instance = comp, \emsx|U35|SccVol[1]~15\, emsx|U35|SccVol[1]~15, MSX, 1
instance = comp, \emsx|U35|SccVol[1]~16\, emsx|U35|SccVol[1]~16, MSX, 1
instance = comp, \emsx|U35|SccVol~7\, emsx|U35|SccVol~7, MSX, 1
instance = comp, \emsx|U35|Mux37~5\, emsx|U35|Mux37~5, MSX, 1
instance = comp, \emsx|U35|SccVol~8\, emsx|U35|SccVol~8, MSX, 1
instance = comp, \emsx|U35|SccVol~9\, emsx|U35|SccVol~9, MSX, 1
instance = comp, \emsx|U35|SccVol~10\, emsx|U35|SccVol~10, MSX, 1
instance = comp, \emsx|U06|oFkeys[2]~4\, emsx|U06|oFkeys[2]~4, MSX, 1
instance = comp, \emsx|U06|oFkeys[2]\, emsx|U06|oFkeys[2], MSX, 1
instance = comp, \emsx|vFKeys[2]\, emsx|vFKeys[2], MSX, 1
instance = comp, \emsx|U35|SccVol~2\, emsx|U35|SccVol~2, MSX, 1
instance = comp, \emsx|U35|SccVol~3\, emsx|U35|SccVol~3, MSX, 1
instance = comp, \emsx|U35|SccVol~4\, emsx|U35|SccVol~4, MSX, 1
instance = comp, \emsx|U35|SccVol~5\, emsx|U35|SccVol~5, MSX, 1
instance = comp, \emsx|U35|SccVol~6\, emsx|U35|SccVol~6, MSX, 1
instance = comp, \emsx|U35|SccVol~11\, emsx|U35|SccVol~11, MSX, 1
instance = comp, \emsx|U35|SccVol~12\, emsx|U35|SccVol~12, MSX, 1
instance = comp, \emsx|U35|SccVol~13\, emsx|U35|SccVol~13, MSX, 1
instance = comp, \emsx|U35|SccVol[0]~reg0\, emsx|U35|SccVol[0]~reg0, MSX, 1
instance = comp, \emsx|U35|Add8~0\, emsx|U35|Add8~0, MSX, 1
instance = comp, \emsx|U35|SccVol[1]~19\, emsx|U35|SccVol[1]~19, MSX, 1
instance = comp, \emsx|U35|SccVol[1]~21\, emsx|U35|SccVol[1]~21, MSX, 1
instance = comp, \emsx|U35|SccVol[1]~20\, emsx|U35|SccVol[1]~20, MSX, 1
instance = comp, \emsx|U35|SccVol[2]~22\, emsx|U35|SccVol[2]~22, MSX, 1
instance = comp, \emsx|U35|Add5~1\, emsx|U35|Add5~1, MSX, 1
instance = comp, \emsx|U35|SccVol[2]~23\, emsx|U35|SccVol[2]~23, MSX, 1
instance = comp, \emsx|U35|SccVol[2]~24\, emsx|U35|SccVol[2]~24, MSX, 1
instance = comp, \emsx|U35|SccVol[1]~30\, emsx|U35|SccVol[1]~30, MSX, 1
instance = comp, \emsx|U35|SccVol[2]~25\, emsx|U35|SccVol[2]~25, MSX, 1
instance = comp, \emsx|U35|SccVol[2]~reg0\, emsx|U35|SccVol[2]~reg0, MSX, 1
instance = comp, \emsx|U35|Equal27~0\, emsx|U35|Equal27~0, MSX, 1
instance = comp, \emsx|U35|Equal22~0\, emsx|U35|Equal22~0, MSX, 1
instance = comp, \emsx|U35|SccVol[1]~17\, emsx|U35|SccVol[1]~17, MSX, 1
instance = comp, \emsx|U35|SccVol[1]~18\, emsx|U35|SccVol[1]~18, MSX, 1
instance = comp, \emsx|U35|SccVol[1]~26\, emsx|U35|SccVol[1]~26, MSX, 1
instance = comp, \emsx|U35|SccVol[1]~27\, emsx|U35|SccVol[1]~27, MSX, 1
instance = comp, \emsx|U35|SccVol[1]~28\, emsx|U35|SccVol[1]~28, MSX, 1
instance = comp, \emsx|U35|SccVol[1]~29\, emsx|U35|SccVol[1]~29, MSX, 1
instance = comp, \emsx|U35|SccVol[1]~reg0\, emsx|U35|SccVol[1]~reg0, MSX, 1
instance = comp, \emsx|U35|dbi[5]~67\, emsx|U35|dbi[5]~67, MSX, 1
instance = comp, \emsx|U35|dbi[1]~33\, emsx|U35|dbi[1]~33, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[5]~40\, emsx|U35|io41_id212_n[5]~40, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[5]~41\, emsx|U35|io41_id212_n[5]~41, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[5]~53\, emsx|U35|io41_id212_n[5]~53, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[5]~38\, emsx|U35|io41_id212_n[5]~38, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[5]~39\, emsx|U35|io41_id212_n[5]~39, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[5]~42\, emsx|U35|io41_id212_n[5]~42, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[5]~reg0\, emsx|U35|io41_id212_n[5]~reg0, MSX, 1
instance = comp, \emsx|U35|dbi[5]~68\, emsx|U35|dbi[5]~68, MSX, 1
instance = comp, \emsx|U35|dbi[5]~62\, emsx|U35|dbi[5]~62, MSX, 1
instance = comp, \emsx|U06|process_0~15\, emsx|U06|process_0~15, MSX, 1
instance = comp, \emsx|U06|oFkeys[5]~2\, emsx|U06|oFkeys[5]~2, MSX, 1
instance = comp, \emsx|U06|oFkeys[5]\, emsx|U06|oFkeys[5], MSX, 1
instance = comp, \emsx|vFKeys[5]\, emsx|vFKeys[5], MSX, 1
instance = comp, \emsx|U35|Equal24~1\, emsx|U35|Equal24~1, MSX, 1
instance = comp, \emsx|U06|oFkeys[4]~1\, emsx|U06|oFkeys[4]~1, MSX, 1
instance = comp, \emsx|U06|oFkeys[4]\, emsx|U06|oFkeys[4], MSX, 1
instance = comp, \emsx|vFKeys[4]\, emsx|vFKeys[4], MSX, 1
instance = comp, \emsx|U35|Equal24~0\, emsx|U35|Equal24~0, MSX, 1
instance = comp, \emsx|U35|MstrVol~5\, emsx|U35|MstrVol~5, MSX, 1
instance = comp, \emsx|U35|Equal19~0\, emsx|U35|Equal19~0, MSX, 1
instance = comp, \emsx|U35|MstrVol~4\, emsx|U35|MstrVol~4, MSX, 1
instance = comp, \emsx|U35|MstrVol~6\, emsx|U35|MstrVol~6, MSX, 1
instance = comp, \emsx|U35|MstrVol~2\, emsx|U35|MstrVol~2, MSX, 1
instance = comp, \emsx|U35|MstrVol~3\, emsx|U35|MstrVol~3, MSX, 1
instance = comp, \emsx|U35|MstrVol~7\, emsx|U35|MstrVol~7, MSX, 1
instance = comp, \emsx|U35|Mux37~8\, emsx|U35|Mux37~8, MSX, 1
instance = comp, \emsx|U35|Mux37~6\, emsx|U35|Mux37~6, MSX, 1
instance = comp, \emsx|U35|Mux37~7\, emsx|U35|Mux37~7, MSX, 1
instance = comp, \emsx|U35|Mux37~1\, emsx|U35|Mux37~1, MSX, 1
instance = comp, \emsx|U35|Mux37~3\, emsx|U35|Mux37~3, MSX, 1
instance = comp, \emsx|U35|Mux37~2\, emsx|U35|Mux37~2, MSX, 1
instance = comp, \emsx|U35|Mux37~4\, emsx|U35|Mux37~4, MSX, 1
instance = comp, \emsx|U35|Mux37~9\, emsx|U35|Mux37~9, MSX, 1
instance = comp, \emsx|U35|MstrVol~8\, emsx|U35|MstrVol~8, MSX, 1
instance = comp, \emsx|U35|MstrVol~9\, emsx|U35|MstrVol~9, MSX, 1
instance = comp, \emsx|U35|MstrVol~10\, emsx|U35|MstrVol~10, MSX, 1
instance = comp, \emsx|U35|MstrVol[0]~reg0\, emsx|U35|MstrVol[0]~reg0, MSX, 1
instance = comp, \emsx|U35|MstrVol~18\, emsx|U35|MstrVol~18, MSX, 1
instance = comp, \emsx|U35|MstrVol~19\, emsx|U35|MstrVol~19, MSX, 1
instance = comp, \emsx|U35|LevCtrl~41\, emsx|U35|LevCtrl~41, MSX, 1
instance = comp, \emsx|U35|MstrVol~20\, emsx|U35|MstrVol~20, MSX, 1
instance = comp, \emsx|U35|MstrVol~21\, emsx|U35|MstrVol~21, MSX, 1
instance = comp, \emsx|U35|Mux35~9\, emsx|U35|Mux35~9, MSX, 1
instance = comp, \emsx|U35|Mux35~10\, emsx|U35|Mux35~10, MSX, 1
instance = comp, \emsx|U35|Mux35~7\, emsx|U35|Mux35~7, MSX, 1
instance = comp, \emsx|U35|Mux35~6\, emsx|U35|Mux35~6, MSX, 1
instance = comp, \emsx|U35|Mux35~3\, emsx|U35|Mux35~3, MSX, 1
instance = comp, \emsx|U35|Mux35~4\, emsx|U35|Mux35~4, MSX, 1
instance = comp, \emsx|U35|Mux35~5\, emsx|U35|Mux35~5, MSX, 1
instance = comp, \emsx|U35|Mux35~8\, emsx|U35|Mux35~8, MSX, 1
instance = comp, \emsx|U35|Mux35~11\, emsx|U35|Mux35~11, MSX, 1
instance = comp, \emsx|U35|Mux35~2\, emsx|U35|Mux35~2, MSX, 1
instance = comp, \emsx|U35|Mux35~12\, emsx|U35|Mux35~12, MSX, 1
instance = comp, \emsx|U35|MstrVol~22\, emsx|U35|MstrVol~22, MSX, 1
instance = comp, \emsx|U35|MstrVol~23\, emsx|U35|MstrVol~23, MSX, 1
instance = comp, \emsx|U35|MstrVol~24\, emsx|U35|MstrVol~24, MSX, 1
instance = comp, \emsx|U35|MstrVol[2]~reg0\, emsx|U35|MstrVol[2]~reg0, MSX, 1
instance = comp, \emsx|U35|MstrVol~12\, emsx|U35|MstrVol~12, MSX, 1
instance = comp, \emsx|U35|MstrVol~25\, emsx|U35|MstrVol~25, MSX, 1
instance = comp, \emsx|U35|MstrVol~11\, emsx|U35|MstrVol~11, MSX, 1
instance = comp, \emsx|U35|MstrVol~13\, emsx|U35|MstrVol~13, MSX, 1
instance = comp, \emsx|U35|MstrVol~14\, emsx|U35|MstrVol~14, MSX, 1
instance = comp, \emsx|U35|Mux36~1\, emsx|U35|Mux36~1, MSX, 1
instance = comp, \emsx|U35|Mux36~2\, emsx|U35|Mux36~2, MSX, 1
instance = comp, \emsx|U35|Mux36~0\, emsx|U35|Mux36~0, MSX, 1
instance = comp, \emsx|U35|Mux36~3\, emsx|U35|Mux36~3, MSX, 1
instance = comp, \emsx|U35|Mux36~5\, emsx|U35|Mux36~5, MSX, 1
instance = comp, \emsx|U35|Mux36~4\, emsx|U35|Mux36~4, MSX, 1
instance = comp, \emsx|U35|Mux36~6\, emsx|U35|Mux36~6, MSX, 1
instance = comp, \emsx|U35|MstrVol~15\, emsx|U35|MstrVol~15, MSX, 1
instance = comp, \emsx|U35|MstrVol~16\, emsx|U35|MstrVol~16, MSX, 1
instance = comp, \emsx|U35|MstrVol~17\, emsx|U35|MstrVol~17, MSX, 1
instance = comp, \emsx|U35|MstrVol[1]~reg0\, emsx|U35|MstrVol[1]~reg0, MSX, 1
instance = comp, \emsx|U35|Mux6~7\, emsx|U35|Mux6~7, MSX, 1
instance = comp, \emsx|U35|legacy_sel~3\, emsx|U35|legacy_sel~3, MSX, 1
instance = comp, \emsx|U35|Mux57~4\, emsx|U35|Mux57~4, MSX, 1
instance = comp, \emsx|U35|legacy_sel~0\, emsx|U35|legacy_sel~0, MSX, 1
instance = comp, \emsx|U35|legacy_sel~1\, emsx|U35|legacy_sel~1, MSX, 1
instance = comp, \emsx|U35|legacy_sel~2\, emsx|U35|legacy_sel~2, MSX, 1
instance = comp, \emsx|U35|legacy_sel~4\, emsx|U35|legacy_sel~4, MSX, 1
instance = comp, \emsx|U35|legacy_sel~reg0\, emsx|U35|legacy_sel~reg0, MSX, 1
instance = comp, \emsx|U35|dbi[5]~63\, emsx|U35|dbi[5]~63, MSX, 1
instance = comp, \emsx|U35|Mux79~1\, emsx|U35|Mux79~1, MSX, 1
instance = comp, \emsx|U35|Mux79~0\, emsx|U35|Mux79~0, MSX, 1
instance = comp, \emsx|U35|Mux79~2\, emsx|U35|Mux79~2, MSX, 1
instance = comp, \emsx|U35|bios_reload_req~1\, emsx|U35|bios_reload_req~1, MSX, 1
instance = comp, \emsx|U35|bios_reload_req\, emsx|U35|bios_reload_req, MSX, 1
instance = comp, \emsx|U35|vram_slot_ids[5]~5\, emsx|U35|vram_slot_ids[5]~5, MSX, 1
instance = comp, \emsx|U35|vram_slot_ids[5]~reg0\, emsx|U35|vram_slot_ids[5]~reg0, MSX, 1
instance = comp, \emsx|U35|dbi[5]~64\, emsx|U35|dbi[5]~64, MSX, 1
instance = comp, \emsx|U35|dbi[5]~65\, emsx|U35|dbi[5]~65, MSX, 1
instance = comp, \emsx|U35|dbi[5]~66\, emsx|U35|dbi[5]~66, MSX, 1
instance = comp, \emsx|dlydbi~98\, emsx|dlydbi~98, MSX, 1
instance = comp, \emsx|U05|MapBank2[5]~5\, emsx|U05|MapBank2[5]~5, MSX, 1
instance = comp, \emsx|U05|MapBank2[5]\, emsx|U05|MapBank2[5], MSX, 1
instance = comp, \emsx|U05|MapBank3[5]~6\, emsx|U05|MapBank3[5]~6, MSX, 1
instance = comp, \emsx|U05|MapBank3[5]\, emsx|U05|MapBank3[5], MSX, 1
instance = comp, \emsx|U05|MapBank1[5]~5\, emsx|U05|MapBank1[5]~5, MSX, 1
instance = comp, \emsx|U05|MapBank1[5]\, emsx|U05|MapBank1[5], MSX, 1
instance = comp, \emsx|U05|MapBank0[5]~4\, emsx|U05|MapBank0[5]~4, MSX, 1
instance = comp, \emsx|U05|MapBank0[5]\, emsx|U05|MapBank0[5], MSX, 1
instance = comp, \emsx|U05|dbi~8\, emsx|U05|dbi~8, MSX, 1
instance = comp, \emsx|U05|dbi~9\, emsx|U05|dbi~9, MSX, 1
instance = comp, \emsx|dlydbi~96\, emsx|dlydbi~96, MSX, 1
instance = comp, \emsx|dlydbi~97\, emsx|dlydbi~97, MSX, 1
instance = comp, \emsx|process_28~20\, emsx|process_28~20, MSX, 1
instance = comp, \emsx|U34|ff_freerun_counter[12]~28\, emsx|U34|ff_freerun_counter[12]~28, MSX, 1
instance = comp, \emsx|U34|ff_freerun_counter[12]~30\, emsx|U34|ff_freerun_counter[12]~30, MSX, 1
instance = comp, \emsx|U34|ff_freerun_counter[12]\, emsx|U34|ff_freerun_counter[12], MSX, 1
instance = comp, \emsx|U34|ff_freerun_counter[13]~29\, emsx|U34|ff_freerun_counter[13]~29, MSX, 1
instance = comp, \emsx|U34|ff_freerun_counter[13]\, emsx|U34|ff_freerun_counter[13], MSX, 1
instance = comp, \emsx|dlydbi~99\, emsx|dlydbi~99, MSX, 1
instance = comp, \emsx|portF2~5\, emsx|portF2~5, MSX, 1
instance = comp, \emsx|portF2[5]\, emsx|portF2[5], MSX, 1
instance = comp, \emsx|dlydbi~100\, emsx|dlydbi~100, MSX, 1
instance = comp, \emsx|dlydbi~101\, emsx|dlydbi~101, MSX, 1
instance = comp, \emsx|uwifi|db_o[5]~14\, emsx|uwifi|db_o[5]~14, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_byte_s[4]~7\, emsx|uwifi|U1|rx_byte_s[4]~7, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_byte_s[4]~8\, emsx|uwifi|U1|rx_byte_s[4]~8, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_byte_s[4]\, emsx|uwifi|U1|rx_byte_s[4], MSX, 1
instance = comp, \emsx|uwifi|fifo_data_in[4]~feeder\, emsx|uwifi|fifo_data_in[4]~feeder, MSX, 1
instance = comp, \emsx|uwifi|fifo_data_in[4]\, emsx|uwifi|fifo_data_in[4], MSX, 1
instance = comp, \emsx|uwifi|U1|Decoder0~3\, emsx|uwifi|U1|Decoder0~3, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_byte_s[5]~6\, emsx|uwifi|U1|rx_byte_s[5]~6, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_byte_s[5]\, emsx|uwifi|U1|rx_byte_s[5], MSX, 1
instance = comp, \emsx|uwifi|fifo_data_in[5]~feeder\, emsx|uwifi|fifo_data_in[5]~feeder, MSX, 1
instance = comp, \emsx|uwifi|fifo_data_in[5]\, emsx|uwifi|fifo_data_in[5], MSX, 1
instance = comp, \emsx|uwifi|U2|memory_rtl_0|auto_generated|ram_block1a4\, emsx|uwifi|U2|memory_rtl_0|auto_generated|ram_block1a4, MSX, 1
instance = comp, \emsx|uwifi|db_o[5]~15\, emsx|uwifi|db_o[5]~15, MSX, 1
instance = comp, \emsx|uwifi|db_o[5]~16\, emsx|uwifi|db_o[5]~16, MSX, 1
instance = comp, \emsx|uwifi|db_o[5]~17\, emsx|uwifi|db_o[5]~17, MSX, 1
instance = comp, \emsx|uwifi|db_o[5]\, emsx|uwifi|db_o[5], MSX, 1
instance = comp, \emsx|dlydbi~102\, emsx|dlydbi~102, MSX, 1
instance = comp, \emsx|dlydbi~103\, emsx|dlydbi~103, MSX, 1
instance = comp, \emsx|dlydbi~104\, emsx|dlydbi~104, MSX, 1
instance = comp, \emsx|U03|ff_recv_data[4]~feeder\, emsx|U03|ff_recv_data[4]~feeder, MSX, 1
instance = comp, \emsx|U03|ff_recv_data[4]\, emsx|U03|ff_recv_data[4], MSX, 1
instance = comp, \emsx|U03|ff_recv_data[5]\, emsx|U03|ff_recv_data[5], MSX, 1
instance = comp, \emsx|U03|ff_mmcdbi[5]\, emsx|U03|ff_mmcdbi[5], MSX, 1
instance = comp, \emsx|dlydbi~90\, emsx|dlydbi~90, MSX, 1
instance = comp, \emsx|dlydbi~105\, emsx|dlydbi~105, MSX, 1
instance = comp, \emsx|dlydbi~106\, emsx|dlydbi~106, MSX, 1
instance = comp, \emsx|dlydbi~107\, emsx|dlydbi~107, MSX, 1
instance = comp, \emsx|dlydbi[5]\, emsx|dlydbi[5], MSX, 1
instance = comp, \emsx|U31_2|SccCh|dbi[5]~4\, emsx|U31_2|SccCh|dbi[5]~4, MSX, 1
instance = comp, \emsx|U31_2|SccCh|dbi[5]\, emsx|U31_2|SccCh|dbi[5], MSX, 1
instance = comp, \emsx|dbi[5]~19\, emsx|dbi[5]~19, MSX, 1
instance = comp, \emsx|U31_1|SccCh|dbi[5]~4\, emsx|U31_1|SccCh|dbi[5]~4, MSX, 1
instance = comp, \emsx|U31_1|SccCh|dbi[5]\, emsx|U31_1|SccCh|dbi[5], MSX, 1
instance = comp, \emsx|dbi[5]~20\, emsx|dbi[5]~20, MSX, 1
instance = comp, \emsx|dbi[5]~21\, emsx|dbi[5]~21, MSX, 1
instance = comp, \emsx|U01|u0|DO[5]~5\, emsx|U01|u0|DO[5]~5, MSX, 1
instance = comp, \emsx|U01|u0|DO~22\, emsx|U01|u0|DO~22, MSX, 1
instance = comp, \emsx|U01|u0|DO~23\, emsx|U01|u0|DO~23, MSX, 1
instance = comp, \emsx|U01|u0|DO[5]\, emsx|U01|u0|DO[5], MSX, 1
instance = comp, \emsx|pSltDat[5]~4\, emsx|pSltDat[5]~4, MSX, 1
instance = comp, \emsx|U01|u0|IR~14\, emsx|U01|u0|IR~14, MSX, 1
instance = comp, \emsx|U01|u0|IR[5]\, emsx|U01|u0|IR[5], MSX, 1
instance = comp, \emsx|U01|u0|alu|Mux7~0\, emsx|U01|u0|alu|Mux7~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux312~0\, emsx|U01|u0|mcode|Mux312~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux312~1\, emsx|U01|u0|mcode|Mux312~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux312~2\, emsx|U01|u0|mcode|Mux312~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux312~3\, emsx|U01|u0|mcode|Mux312~3, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~6\, emsx|U01|u0|alu|Q_t~6, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux312~4\, emsx|U01|u0|mcode|Mux312~4, MSX, 1
instance = comp, \emsx|U01|IORQ_t1~0\, emsx|U01|IORQ_t1~0, MSX, 1
instance = comp, \emsx|U01|IORQ_t1\, emsx|U01|IORQ_t1, MSX, 1
instance = comp, \emsx|U01|IORQ_t2\, emsx|U01|IORQ_t2, MSX, 1
instance = comp, \emsx|U01|IORQ_rw~0\, emsx|U01|IORQ_rw~0, MSX, 1
instance = comp, \emsx|U01|WR_n_i~0\, emsx|U01|WR_n_i~0, MSX, 1
instance = comp, \emsx|wrt~0\, emsx|wrt~0, MSX, 1
instance = comp, \emsx|wrt\, emsx|wrt, MSX, 1
instance = comp, \emsx|U31_2|SccCh|w_wave_we~0\, emsx|U31_2|SccCh|w_wave_we~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|dbi[4]~5\, emsx|U31_2|SccCh|dbi[4]~5, MSX, 1
instance = comp, \emsx|U31_2|SccCh|dbi[4]\, emsx|U31_2|SccCh|dbi[4], MSX, 1
instance = comp, \emsx|dbi[4]~22\, emsx|dbi[4]~22, MSX, 1
instance = comp, \emsx|dlydbi~126\, emsx|dlydbi~126, MSX, 1
instance = comp, \emsx|U40|ff_smpl~0\, emsx|U40|ff_smpl~0, MSX, 1
instance = comp, \emsx|U40|ff_smpl\, emsx|U40|ff_smpl, MSX, 1
instance = comp, \emsx|dlydbi~117\, emsx|dlydbi~117, MSX, 1
instance = comp, \emsx|portF2~6\, emsx|portF2~6, MSX, 1
instance = comp, \emsx|portF2[4]\, emsx|portF2[4], MSX, 1
instance = comp, \emsx|dlydbi~118\, emsx|dlydbi~118, MSX, 1
instance = comp, \emsx|uwifi|out_uart_status~3\, emsx|uwifi|out_uart_status~3, MSX, 1
instance = comp, \emsx|uwifi|out_uart_status[4]\, emsx|uwifi|out_uart_status[4], MSX, 1
instance = comp, \emsx|uwifi|db_o~18\, emsx|uwifi|db_o~18, MSX, 1
instance = comp, \emsx|uwifi|db_o[4]\, emsx|uwifi|db_o[4], MSX, 1
instance = comp, \emsx|dlydbi~121\, emsx|dlydbi~121, MSX, 1
instance = comp, \emsx|U05|MapBank3[4]~5\, emsx|U05|MapBank3[4]~5, MSX, 1
instance = comp, \emsx|U05|MapBank3[4]\, emsx|U05|MapBank3[4], MSX, 1
instance = comp, \emsx|U05|MapBank2[4]~4\, emsx|U05|MapBank2[4]~4, MSX, 1
instance = comp, \emsx|U05|MapBank2[4]~feeder\, emsx|U05|MapBank2[4]~feeder, MSX, 1
instance = comp, \emsx|U05|MapBank2[4]\, emsx|U05|MapBank2[4], MSX, 1
instance = comp, \emsx|U05|MapBank1[4]~4\, emsx|U05|MapBank1[4]~4, MSX, 1
instance = comp, \emsx|U05|MapBank1[4]\, emsx|U05|MapBank1[4], MSX, 1
instance = comp, \emsx|U05|MapBank0[4]~3\, emsx|U05|MapBank0[4]~3, MSX, 1
instance = comp, \emsx|U05|MapBank0[4]\, emsx|U05|MapBank0[4], MSX, 1
instance = comp, \emsx|U05|dbi~10\, emsx|U05|dbi~10, MSX, 1
instance = comp, \emsx|U05|dbi~11\, emsx|U05|dbi~11, MSX, 1
instance = comp, \emsx|dlydbi~119\, emsx|dlydbi~119, MSX, 1
instance = comp, \emsx|dlydbi~120\, emsx|dlydbi~120, MSX, 1
instance = comp, \emsx|dlydbi~122\, emsx|dlydbi~122, MSX, 1
instance = comp, \emsx|RamDbi[4]_OTERM19~feeder\, emsx|RamDbi[4]_OTERM19~feeder, MSX, 1
instance = comp, \emsx|RamDbi[4]_NEW_REG18\, emsx|RamDbi[4]_NEW_REG18, MSX, 1
instance = comp, \emsx|RamDbi[4]_OTERM17~feeder\, emsx|RamDbi[4]_OTERM17~feeder, MSX, 1
instance = comp, \emsx|RamDbi[4]_NEW_REG16\, emsx|RamDbi[4]_NEW_REG16, MSX, 1
instance = comp, \emsx|RamDbi~7\, emsx|RamDbi~7, MSX, 1
instance = comp, \emsx|dlydbi~114\, emsx|dlydbi~114, MSX, 1
instance = comp, \emsx|U08|dbi[4]\, emsx|U08|dbi[4], MSX, 1
instance = comp, \emsx|dlydbi~115\, emsx|dlydbi~115, MSX, 1
instance = comp, \emsx|U35|dbi[4]~70\, emsx|U35|dbi[4]~70, MSX, 1
instance = comp, \emsx|U35|dbi[4]~71\, emsx|U35|dbi[4]~71, MSX, 1
instance = comp, \emsx|U35|vram_slot_ids[4]~3\, emsx|U35|vram_slot_ids[4]~3, MSX, 1
instance = comp, \emsx|U35|vram_slot_ids[4]~reg0\, emsx|U35|vram_slot_ids[4]~reg0, MSX, 1
instance = comp, \emsx|U35|dbi~72\, emsx|U35|dbi~72, MSX, 1
instance = comp, \emsx|U35|dbi[4]~73\, emsx|U35|dbi[4]~73, MSX, 1
instance = comp, \emsx|U35|dbi[4]~74\, emsx|U35|dbi[4]~74, MSX, 1
instance = comp, \emsx|U35|dbi[4]~75\, emsx|U35|dbi[4]~75, MSX, 1
instance = comp, \emsx|U35|dbi[4]~76\, emsx|U35|dbi[4]~76, MSX, 1
instance = comp, \emsx|U35|dbi[4]~77\, emsx|U35|dbi[4]~77, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[4]~45\, emsx|U35|io41_id212_n[4]~45, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[4]~43\, emsx|U35|io41_id212_n[4]~43, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[4]~44\, emsx|U35|io41_id212_n[4]~44, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[4]~46\, emsx|U35|io41_id212_n[4]~46, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[4]~reg0\, emsx|U35|io41_id212_n[4]~reg0, MSX, 1
instance = comp, \emsx|U35|dbi[4]~78\, emsx|U35|dbi[4]~78, MSX, 1
instance = comp, \emsx|U35|Mux25~1\, emsx|U35|Mux25~1, MSX, 1
instance = comp, \emsx|U35|Mux25~2\, emsx|U35|Mux25~2, MSX, 1
instance = comp, \emsx|U35|Mux25~0\, emsx|U35|Mux25~0, MSX, 1
instance = comp, \emsx|U35|Red_sta~2\, emsx|U35|Red_sta~2, MSX, 1
instance = comp, \emsx|U35|Red_sta~3\, emsx|U35|Red_sta~3, MSX, 1
instance = comp, \emsx|U35|Red_sta~4\, emsx|U35|Red_sta~4, MSX, 1
instance = comp, \emsx|U35|io41_id008_n~3\, emsx|U35|io41_id008_n~3, MSX, 1
instance = comp, \emsx|U35|io41_id008_n~0\, emsx|U35|io41_id008_n~0, MSX, 1
instance = comp, \emsx|U35|io41_id008_n~1\, emsx|U35|io41_id008_n~1, MSX, 1
instance = comp, \emsx|U35|Mux6~2\, emsx|U35|Mux6~2, MSX, 1
instance = comp, \emsx|U35|Mux6~3\, emsx|U35|Mux6~3, MSX, 1
instance = comp, \emsx|U35|Mux6~6\, emsx|U35|Mux6~6, MSX, 1
instance = comp, \emsx|U35|Mux6~4\, emsx|U35|Mux6~4, MSX, 1
instance = comp, \emsx|U35|Mux6~5\, emsx|U35|Mux6~5, MSX, 1
instance = comp, \emsx|U35|Mux6~8\, emsx|U35|Mux6~8, MSX, 1
instance = comp, \emsx|U35|Mux6~9\, emsx|U35|Mux6~9, MSX, 1
instance = comp, \emsx|U35|Mux6~1\, emsx|U35|Mux6~1, MSX, 1
instance = comp, \emsx|U35|Mux6~10\, emsx|U35|Mux6~10, MSX, 1
instance = comp, \emsx|U35|io41_id008_n~2\, emsx|U35|io41_id008_n~2, MSX, 1
instance = comp, \emsx|U35|io41_id008_n~4\, emsx|U35|io41_id008_n~4, MSX, 1
instance = comp, \emsx|U35|io41_id008_n~reg0\, emsx|U35|io41_id008_n~reg0, MSX, 1
instance = comp, \emsx|U35|Red_sta~7\, emsx|U35|Red_sta~7, MSX, 1
instance = comp, \emsx|U35|Red_sta~5\, emsx|U35|Red_sta~5, MSX, 1
instance = comp, \emsx|U35|Red_sta~6\, emsx|U35|Red_sta~6, MSX, 1
instance = comp, \emsx|U35|Red_sta~reg0\, emsx|U35|Red_sta~reg0, MSX, 1
instance = comp, \emsx|U35|dbi[4]~79\, emsx|U35|dbi[4]~79, MSX, 1
instance = comp, \emsx|dlydbi~116\, emsx|dlydbi~116, MSX, 1
instance = comp, \emsx|dlydbi~123\, emsx|dlydbi~123, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|BD~0\, emsx|U20|U_VDP_COMMAND|BD~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|BD~1\, emsx|U20|U_VDP_COMMAND|BD~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|BD~2\, emsx|U20|U_VDP_COMMAND|BD~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|BD\, emsx|U20|U_VDP_COMMAND|BD, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS3S4SPCOLLISIONXV[4]\, emsx|U20|U_SPRITE|VDPS3S4SPCOLLISIONXV[4], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add8~3\, emsx|U20|U_SPRITE|Add8~3, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS3S4SPCOLLISIONXV~7\, emsx|U20|U_SPRITE|VDPS3S4SPCOLLISIONXV~7, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|PVDPS3S4SPCOLLISIONX[4]\, emsx|U20|U_SPRITE|PVDPS3S4SPCOLLISIONX[4], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_SP_OVERMAP_NUM~10\, emsx|U20|U_SPRITE|FF_SP_OVERMAP_NUM~10, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_SP_OVERMAP_NUM[4]\, emsx|U20|U_SPRITE|FF_SP_OVERMAP_NUM[4], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add9~6\, emsx|U20|U_SPRITE|Add9~6, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS5S6SPCOLLISIONYV[4]\, emsx|U20|U_SPRITE|VDPS5S6SPCOLLISIONYV[4], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS5S6SPCOLLISIONYV~8\, emsx|U20|U_SPRITE|VDPS5S6SPCOLLISIONYV~8, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|PVDPS5S6SPCOLLISIONY[4]\, emsx|U20|U_SPRITE|PVDPS5S6SPCOLLISIONY[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux11~0\, emsx|U20|U_VDP_REGISTER|Mux11~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux11~1\, emsx|U20|U_VDP_REGISTER|Mux11~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux11~2\, emsx|U20|U_VDP_REGISTER|Mux11~2, MSX, 1
instance = comp, \emsx|U20|VDPVRAMRDDATA[4]\, emsx|U20|VDPVRAMRDDATA[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux11~3\, emsx|U20|U_VDP_REGISTER|Mux11~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux11~4\, emsx|U20|U_VDP_REGISTER|Mux11~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux11~5\, emsx|U20|U_VDP_REGISTER|Mux11~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|DBI[4]\, emsx|U20|U_VDP_REGISTER|DBI[4], MSX, 1
instance = comp, \emsx|PpiPortC~15\, emsx|PpiPortC~15, MSX, 1
instance = comp, \emsx|PpiPortC[4]~4\, emsx|PpiPortC[4]~4, MSX, 1
instance = comp, \emsx|PpiPortC[4]\, emsx|PpiPortC[4], MSX, 1
instance = comp, \emsx|U06|pKeyX~8\, emsx|U06|pKeyX~8, MSX, 1
instance = comp, \emsx|U06|pKeyX[4]\, emsx|U06|pKeyX[4], MSX, 1
instance = comp, \emsx|dlydbi~109\, emsx|dlydbi~109, MSX, 1
instance = comp, \emsx|dlydbi~110\, emsx|dlydbi~110, MSX, 1
instance = comp, \emsx|dlydbi~111\, emsx|dlydbi~111, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqEnv[4]\, emsx|U30|u_psgch|PsgFreqEnv[4], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgVolChB[4]\, emsx|U30|u_psgch|PsgVolChB[4], MSX, 1
instance = comp, \emsx|U30|dbi[4]~53\, emsx|U30|dbi[4]~53, MSX, 1
instance = comp, \emsx|U30|dbi[4]~54\, emsx|U30|dbi[4]~54, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChB[4]\, emsx|U30|u_psgch|PsgFreqChB[4], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqNoise[4]\, emsx|U30|u_psgch|PsgFreqNoise[4], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChA[4]\, emsx|U30|u_psgch|PsgFreqChA[4], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChC[4]\, emsx|U30|u_psgch|PsgFreqChC[4], MSX, 1
instance = comp, \emsx|U30|dbi[4]~50\, emsx|U30|dbi[4]~50, MSX, 1
instance = comp, \emsx|U30|dbi[4]~51\, emsx|U30|dbi[4]~51, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgChanSel[4]\, emsx|U30|u_psgch|PsgChanSel[4], MSX, 1
instance = comp, \emsx|U30|dbi[4]~49\, emsx|U30|dbi[4]~49, MSX, 1
instance = comp, \emsx|U30|dbi[4]~52\, emsx|U30|dbi[4]~52, MSX, 1
instance = comp, \emsx|U30|rega~17\, emsx|U30|rega~17, MSX, 1
instance = comp, \emsx|U30|joyb[4]~1\, emsx|U30|joyb[4]~1, MSX, 1
instance = comp, \emsx|U30|joyb[4]~en\, emsx|U30|joyb[4]~en, MSX, 1
instance = comp, \emsx|U30|rega~18\, emsx|U30|rega~18, MSX, 1
instance = comp, \user_io|cmd_block.mouse_flags_r[0]\, user_io|cmd_block.mouse_flags_r[0], MSX, 1
instance = comp, \user_io|mouse_flags[0]~feeder\, user_io|mouse_flags[0]~feeder, MSX, 1
instance = comp, \user_io|mouse_flags[0]\, user_io|mouse_flags[0], MSX, 1
instance = comp, \mouse[4]~2\, mouse[4]~2, MSX, 1
instance = comp, \mouse[4]\, mouse[4], MSX, 1
instance = comp, \emsx|U30|rega~19\, emsx|U30|rega~19, MSX, 1
instance = comp, \emsx|U30|regb[0]~4\, emsx|U30|regb[0]~4, MSX, 1
instance = comp, \emsx|U30|regb[0]\, emsx|U30|regb[0], MSX, 1
instance = comp, \emsx|U30|joya[4]~1\, emsx|U30|joya[4]~1, MSX, 1
instance = comp, \emsx|U30|joya[4]~en\, emsx|U30|joya[4]~en, MSX, 1
instance = comp, \emsx|U30|rega~20\, emsx|U30|rega~20, MSX, 1
instance = comp, \emsx|U30|rega[4]\, emsx|U30|rega[4], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqEnv[12]\, emsx|U30|u_psgch|PsgFreqEnv[12], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgVolChA[4]\, emsx|U30|u_psgch|PsgVolChA[4], MSX, 1
instance = comp, \emsx|U30|dbi[4]~47\, emsx|U30|dbi[4]~47, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgVolChC[4]\, emsx|U30|u_psgch|PsgVolChC[4], MSX, 1
instance = comp, \emsx|U30|dbi[4]~48\, emsx|U30|dbi[4]~48, MSX, 1
instance = comp, \emsx|U30|dbi[4]~55\, emsx|U30|dbi[4]~55, MSX, 1
instance = comp, \emsx|dlydbi~112\, emsx|dlydbi~112, MSX, 1
instance = comp, \emsx|dlydbi~113\, emsx|dlydbi~113, MSX, 1
instance = comp, \emsx|dlydbi~124\, emsx|dlydbi~124, MSX, 1
instance = comp, \emsx|U03|ff_mmcdbi[4]\, emsx|U03|ff_mmcdbi[4], MSX, 1
instance = comp, \emsx|dlydbi~108\, emsx|dlydbi~108, MSX, 1
instance = comp, \emsx|dlydbi~125\, emsx|dlydbi~125, MSX, 1
instance = comp, \emsx|dlydbi~127\, emsx|dlydbi~127, MSX, 1
instance = comp, \emsx|dlydbi[4]\, emsx|dlydbi[4], MSX, 1
instance = comp, \emsx|U31_1|SccCh|dbi[4]~5\, emsx|U31_1|SccCh|dbi[4]~5, MSX, 1
instance = comp, \emsx|U31_1|SccCh|dbi[4]\, emsx|U31_1|SccCh|dbi[4], MSX, 1
instance = comp, \emsx|dbi[4]~23\, emsx|dbi[4]~23, MSX, 1
instance = comp, \emsx|dbi[4]~24\, emsx|dbi[4]~24, MSX, 1
instance = comp, \emsx|U01|u0|DO[4]~4\, emsx|U01|u0|DO[4]~4, MSX, 1
instance = comp, \emsx|U01|u0|DO~24\, emsx|U01|u0|DO~24, MSX, 1
instance = comp, \emsx|U01|u0|DO~25\, emsx|U01|u0|DO~25, MSX, 1
instance = comp, \emsx|U01|u0|DO[4]\, emsx|U01|u0|DO[4], MSX, 1
instance = comp, \emsx|pSltDat[4]~5\, emsx|pSltDat[4]~5, MSX, 1
instance = comp, \emsx|iSltDat[4]~5\, emsx|iSltDat[4]~5, MSX, 1
instance = comp, \emsx|iSltDat[4]\, emsx|iSltDat[4], MSX, 1
instance = comp, \emsx|U35|Mux5~4\, emsx|U35|Mux5~4, MSX, 1
instance = comp, \emsx|U35|Mux85~0\, emsx|U35|Mux85~0, MSX, 1
instance = comp, \emsx|U35|warmRESET~0\, emsx|U35|warmRESET~0, MSX, 1
instance = comp, \emsx|U35|warmRESET~1\, emsx|U35|warmRESET~1, MSX, 1
instance = comp, \emsx|U35|warmRESET~reg0\, emsx|U35|warmRESET~reg0, MSX, 1
instance = comp, \emsx|U35|io40_n[0]~2\, emsx|U35|io40_n[0]~2, MSX, 1
instance = comp, \emsx|U35|io40_n[0]~3\, emsx|U35|io40_n[0]~3, MSX, 1
instance = comp, \emsx|U35|io40_n[3]~1\, emsx|U35|io40_n[3]~1, MSX, 1
instance = comp, \emsx|U35|io40_n[3]~0\, emsx|U35|io40_n[3]~0, MSX, 1
instance = comp, \emsx|U35|io40_n[3]~4\, emsx|U35|io40_n[3]~4, MSX, 1
instance = comp, \emsx|U35|io40_n[3]~reg0\, emsx|U35|io40_n[3]~reg0, MSX, 1
instance = comp, \emsx|U35|Equal1~0\, emsx|U35|Equal1~0, MSX, 1
instance = comp, \emsx|U35|process_0~4\, emsx|U35|process_0~4, MSX, 1
instance = comp, \emsx|U35|Mux7~6\, emsx|U35|Mux7~6, MSX, 1
instance = comp, \emsx|U35|Mux7~7\, emsx|U35|Mux7~7, MSX, 1
instance = comp, \emsx|U35|io42_id212~12\, emsx|U35|io42_id212~12, MSX, 1
instance = comp, \emsx|U35|io42_id212~13\, emsx|U35|io42_id212~13, MSX, 1
instance = comp, \emsx|U35|Mux7~3\, emsx|U35|Mux7~3, MSX, 1
instance = comp, \emsx|U35|Mux7~4\, emsx|U35|Mux7~4, MSX, 1
instance = comp, \emsx|U35|Mux7~5\, emsx|U35|Mux7~5, MSX, 1
instance = comp, \emsx|U35|io42_id212~14\, emsx|U35|io42_id212~14, MSX, 1
instance = comp, \emsx|U35|io42_id212~15\, emsx|U35|io42_id212~15, MSX, 1
instance = comp, \emsx|U35|io42_id212~16\, emsx|U35|io42_id212~16, MSX, 1
instance = comp, \emsx|U35|io42_id212[5]~reg0\, emsx|U35|io42_id212[5]~reg0, MSX, 1
instance = comp, \emsx|Slot2Mode[0]~feeder\, emsx|Slot2Mode[0]~feeder, MSX, 1
instance = comp, \emsx|Slot2Mode[0]\, emsx|Slot2Mode[0], MSX, 1
instance = comp, \emsx|U31_2|SccSel[1]~0\, emsx|U31_2|SccSel[1]~0, MSX, 1
instance = comp, \emsx|U31_2|SccSel[1]~1\, emsx|U31_2|SccSel[1]~1, MSX, 1
instance = comp, \emsx|U31_2|SccSel~14\, emsx|U31_2|SccSel~14, MSX, 1
instance = comp, \emsx|U31_2|SccSel~13\, emsx|U31_2|SccSel~13, MSX, 1
instance = comp, \emsx|dbi[1]~0\, emsx|dbi[1]~0, MSX, 1
instance = comp, \emsx|dbi[1]~2\, emsx|dbi[1]~2, MSX, 1
instance = comp, \emsx|U03|ff_mmcdbi[1]\, emsx|U03|ff_mmcdbi[1], MSX, 1
instance = comp, \emsx|dlydbi~27\, emsx|dlydbi~27, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgVolChC[1]\, emsx|U30|u_psgch|PsgVolChC[1], MSX, 1
instance = comp, \mouse_x_latch~11\, mouse_x_latch~11, MSX, 1
instance = comp, \mouse_x_latch[6]\, mouse_x_latch[6], MSX, 1
instance = comp, \user_io|cmd_block.mouse_y_r[6]~feeder\, user_io|cmd_block.mouse_y_r[6]~feeder, MSX, 1
instance = comp, \user_io|cmd_block.mouse_y_r[6]\, user_io|cmd_block.mouse_y_r[6], MSX, 1
instance = comp, \user_io|mouse_y[6]\, user_io|mouse_y[6], MSX, 1
instance = comp, \mouse_y_latch~12\, mouse_y_latch~12, MSX, 1
instance = comp, \mouse_y_latch[6]\, mouse_y_latch[6], MSX, 1
instance = comp, \Mux1~0\, Mux1~0, MSX, 1
instance = comp, \user_io|cmd_block.mouse_y_r[2]~feeder\, user_io|cmd_block.mouse_y_r[2]~feeder, MSX, 1
instance = comp, \user_io|cmd_block.mouse_y_r[2]\, user_io|cmd_block.mouse_y_r[2], MSX, 1
instance = comp, \user_io|mouse_y[2]~feeder\, user_io|mouse_y[2]~feeder, MSX, 1
instance = comp, \user_io|mouse_y[2]\, user_io|mouse_y[2], MSX, 1
instance = comp, \mouse_y_latch~13\, mouse_y_latch~13, MSX, 1
instance = comp, \mouse_y_latch[2]\, mouse_y_latch[2], MSX, 1
instance = comp, \mouse_x_latch~10\, mouse_x_latch~10, MSX, 1
instance = comp, \mouse_x_latch[2]\, mouse_x_latch[2], MSX, 1
instance = comp, \Mux1~1\, Mux1~1, MSX, 1
instance = comp, \mouse[2]\, mouse[2], MSX, 1
instance = comp, \emsx|U30|rega~4\, emsx|U30|rega~4, MSX, 1
instance = comp, \emsx|U30|rega~3\, emsx|U30|rega~3, MSX, 1
instance = comp, \emsx|U30|rega~5\, emsx|U30|rega~5, MSX, 1
instance = comp, \emsx|U30|rega[1]\, emsx|U30|rega[1], MSX, 1
instance = comp, \emsx|U30|dbi[1]~17\, emsx|U30|dbi[1]~17, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqEnv[1]\, emsx|U30|u_psgch|PsgFreqEnv[1], MSX, 1
instance = comp, \emsx|U30|dbi[1]~18\, emsx|U30|dbi[1]~18, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChB[9]\, emsx|U30|u_psgch|PsgFreqChB[9], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqNoise[1]\, emsx|U30|u_psgch|PsgFreqNoise[1], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChB[1]\, emsx|U30|u_psgch|PsgFreqChB[1], MSX, 1
instance = comp, \emsx|U30|dbi[1]~12\, emsx|U30|dbi[1]~12, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgChanSel[1]\, emsx|U30|u_psgch|PsgChanSel[1], MSX, 1
instance = comp, \emsx|U30|dbi[1]~13\, emsx|U30|dbi[1]~13, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChA[9]~feeder\, emsx|U30|u_psgch|PsgFreqChA[9]~feeder, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChA[9]\, emsx|U30|u_psgch|PsgFreqChA[9], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChA[1]\, emsx|U30|u_psgch|PsgFreqChA[1], MSX, 1
instance = comp, \emsx|U30|dbi[1]~14\, emsx|U30|dbi[1]~14, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChC[9]\, emsx|U30|u_psgch|PsgFreqChC[9], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChC[1]\, emsx|U30|u_psgch|PsgFreqChC[1], MSX, 1
instance = comp, \emsx|U30|dbi[1]~15\, emsx|U30|dbi[1]~15, MSX, 1
instance = comp, \emsx|U30|dbi[1]~16\, emsx|U30|dbi[1]~16, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqEnv[9]\, emsx|U30|u_psgch|PsgFreqEnv[9], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgVolChB[1]~feeder\, emsx|U30|u_psgch|PsgVolChB[1]~feeder, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgVolChB[1]\, emsx|U30|u_psgch|PsgVolChB[1], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgVolChA[1]\, emsx|U30|u_psgch|PsgVolChA[1], MSX, 1
instance = comp, \emsx|U30|dbi[1]~10\, emsx|U30|dbi[1]~10, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgShapeEnv[1]\, emsx|U30|u_psgch|PsgShapeEnv[1], MSX, 1
instance = comp, \emsx|U30|dbi[1]~11\, emsx|U30|dbi[1]~11, MSX, 1
instance = comp, \emsx|U30|dbi[1]~19\, emsx|U30|dbi[1]~19, MSX, 1
instance = comp, \emsx|dlydbi~31\, emsx|dlydbi~31, MSX, 1
instance = comp, \emsx|U06|pKeyX~2\, emsx|U06|pKeyX~2, MSX, 1
instance = comp, \emsx|U06|pKeyX[1]\, emsx|U06|pKeyX[1], MSX, 1
instance = comp, \emsx|dlydbi~28\, emsx|dlydbi~28, MSX, 1
instance = comp, \emsx|dlydbi~29\, emsx|dlydbi~29, MSX, 1
instance = comp, \emsx|RamDbi[1]_OTERM35~feeder\, emsx|RamDbi[1]_OTERM35~feeder, MSX, 1
instance = comp, \emsx|RamDbi[1]_NEW_REG34\, emsx|RamDbi[1]_NEW_REG34, MSX, 1
instance = comp, \emsx|RamDbi[1]_OTERM33~feeder\, emsx|RamDbi[1]_OTERM33~feeder, MSX, 1
instance = comp, \emsx|RamDbi[1]_NEW_REG32\, emsx|RamDbi[1]_NEW_REG32, MSX, 1
instance = comp, \emsx|RamDbi~3\, emsx|RamDbi~3, MSX, 1
instance = comp, \emsx|U08|dbi[1]~feeder\, emsx|U08|dbi[1]~feeder, MSX, 1
instance = comp, \emsx|U08|dbi[1]\, emsx|U08|dbi[1], MSX, 1
instance = comp, \emsx|dlydbi~30\, emsx|dlydbi~30, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux14~3\, emsx|U20|U_VDP_REGISTER|Mux14~3, MSX, 1
instance = comp, \emsx|U20|VDPVRAMRDDATA[1]\, emsx|U20|VDPVRAMRDDATA[1], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS5S6SPCOLLISIONYV[1]\, emsx|U20|U_SPRITE|VDPS5S6SPCOLLISIONYV[1], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add9~0\, emsx|U20|U_SPRITE|Add9~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS5S6SPCOLLISIONYV~3\, emsx|U20|U_SPRITE|VDPS5S6SPCOLLISIONYV~3, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|PVDPS5S6SPCOLLISIONY[1]~feeder\, emsx|U20|U_SPRITE|PVDPS5S6SPCOLLISIONY[1]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|PVDPS5S6SPCOLLISIONY[1]\, emsx|U20|U_SPRITE|PVDPS5S6SPCOLLISIONY[1], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_SP_OVERMAP_NUM~7\, emsx|U20|U_SPRITE|FF_SP_OVERMAP_NUM~7, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_SP_OVERMAP_NUM[1]\, emsx|U20|U_SPRITE|FF_SP_OVERMAP_NUM[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux14~0\, emsx|U20|U_VDP_REGISTER|Mux14~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS3S4SPCOLLISIONXV[1]\, emsx|U20|U_SPRITE|VDPS3S4SPCOLLISIONXV[1], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS3S4SPCOLLISIONXV~1\, emsx|U20|U_SPRITE|VDPS3S4SPCOLLISIONXV~1, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|PVDPS3S4SPCOLLISIONX[1]\, emsx|U20|U_SPRITE|PVDPS3S4SPCOLLISIONX[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux14~1\, emsx|U20|U_VDP_REGISTER|Mux14~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux14~2\, emsx|U20|U_VDP_REGISTER|Mux14~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux14~4\, emsx|U20|U_VDP_REGISTER|Mux14~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux14~6\, emsx|U20|U_VDP_REGISTER|Mux14~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|DBI[1]\, emsx|U20|U_VDP_REGISTER|DBI[1], MSX, 1
instance = comp, \emsx|dlydbi~32\, emsx|dlydbi~32, MSX, 1
instance = comp, \emsx|uwifi|out_uart_status[1]\, emsx|uwifi|out_uart_status[1], MSX, 1
instance = comp, \emsx|uwifi|db_o~11\, emsx|uwifi|db_o~11, MSX, 1
instance = comp, \emsx|uwifi|db_o[1]\, emsx|uwifi|db_o[1], MSX, 1
instance = comp, \emsx|dlydbi~41\, emsx|dlydbi~41, MSX, 1
instance = comp, \emsx|portF2~2\, emsx|portF2~2, MSX, 1
instance = comp, \emsx|portF2[1]\, emsx|portF2[1], MSX, 1
instance = comp, \emsx|U40|ff_mute_off~0\, emsx|U40|ff_mute_off~0, MSX, 1
instance = comp, \emsx|U40|ff_mute_off\, emsx|U40|ff_mute_off, MSX, 1
instance = comp, \emsx|dlydbi~37\, emsx|dlydbi~37, MSX, 1
instance = comp, \emsx|dlydbi~38\, emsx|dlydbi~38, MSX, 1
instance = comp, \emsx|U40|ff_counter_low~1\, emsx|U40|ff_counter_low~1, MSX, 1
instance = comp, \emsx|U40|ff_counter_low[1]\, emsx|U40|ff_counter_low[1], MSX, 1
instance = comp, \emsx|U40|ff_counter_low~3\, emsx|U40|ff_counter_low~3, MSX, 1
instance = comp, \emsx|U40|ff_counter_low[2]\, emsx|U40|ff_counter_low[2], MSX, 1
instance = comp, \emsx|U40|ff_counter_low[3]~feeder\, emsx|U40|ff_counter_low[3]~feeder, MSX, 1
instance = comp, \emsx|U40|ff_counter_low[3]\, emsx|U40|ff_counter_low[3], MSX, 1
instance = comp, \emsx|U40|ff_counter_low[4]~feeder\, emsx|U40|ff_counter_low[4]~feeder, MSX, 1
instance = comp, \emsx|U40|ff_counter_low[4]\, emsx|U40|ff_counter_low[4], MSX, 1
instance = comp, \emsx|U40|ff_counter_low[5]\, emsx|U40|ff_counter_low[5], MSX, 1
instance = comp, \emsx|U40|ff_counter_low[6]\, emsx|U40|ff_counter_low[6], MSX, 1
instance = comp, \emsx|U40|ff_counter_low~0\, emsx|U40|ff_counter_low~0, MSX, 1
instance = comp, \emsx|U40|ff_counter_low[7]\, emsx|U40|ff_counter_low[7], MSX, 1
instance = comp, \emsx|U40|ff_counter_low[8]~feeder\, emsx|U40|ff_counter_low[8]~feeder, MSX, 1
instance = comp, \emsx|U40|ff_counter_low[8]\, emsx|U40|ff_counter_low[8], MSX, 1
instance = comp, \emsx|U40|ff_counter_low[9]~feeder\, emsx|U40|ff_counter_low[9]~feeder, MSX, 1
instance = comp, \emsx|U40|ff_counter_low[9]\, emsx|U40|ff_counter_low[9], MSX, 1
instance = comp, \emsx|U40|ff_counter_low[10]~feeder\, emsx|U40|ff_counter_low[10]~feeder, MSX, 1
instance = comp, \emsx|U40|ff_counter_low[10]\, emsx|U40|ff_counter_low[10], MSX, 1
instance = comp, \emsx|U40|ff_counter_low~2\, emsx|U40|ff_counter_low~2, MSX, 1
instance = comp, \emsx|U40|ff_counter_low[0]\, emsx|U40|ff_counter_low[0], MSX, 1
instance = comp, \emsx|U40|Equal0~2\, emsx|U40|Equal0~2, MSX, 1
instance = comp, \emsx|U40|Equal0~0\, emsx|U40|Equal0~0, MSX, 1
instance = comp, \emsx|U40|Equal0~1\, emsx|U40|Equal0~1, MSX, 1
instance = comp, \emsx|U40|Equal0~3\, emsx|U40|Equal0~3, MSX, 1
instance = comp, \emsx|U40|ff_counter[0]~1\, emsx|U40|ff_counter[0]~1, MSX, 1
instance = comp, \emsx|U40|ff_counter[0]\, emsx|U40|ff_counter[0], MSX, 1
instance = comp, \emsx|U40|ff_counter[1]~0\, emsx|U40|ff_counter[1]~0, MSX, 1
instance = comp, \emsx|U40|ff_counter[1]\, emsx|U40|ff_counter[1], MSX, 1
instance = comp, \emsx|dlydbi~39\, emsx|dlydbi~39, MSX, 1
instance = comp, \emsx|U05|MapBank2[1]~1\, emsx|U05|MapBank2[1]~1, MSX, 1
instance = comp, \emsx|U05|MapBank2[1]\, emsx|U05|MapBank2[1], MSX, 1
instance = comp, \emsx|U05|MapBank0[1]~feeder\, emsx|U05|MapBank0[1]~feeder, MSX, 1
instance = comp, \emsx|U05|MapBank0[1]\, emsx|U05|MapBank0[1], MSX, 1
instance = comp, \emsx|U05|MapBank1[1]\, emsx|U05|MapBank1[1], MSX, 1
instance = comp, \emsx|U05|dbi~2\, emsx|U05|dbi~2, MSX, 1
instance = comp, \emsx|U05|MapBank3[1]~2\, emsx|U05|MapBank3[1]~2, MSX, 1
instance = comp, \emsx|U05|MapBank3[1]\, emsx|U05|MapBank3[1], MSX, 1
instance = comp, \emsx|U05|dbi~3\, emsx|U05|dbi~3, MSX, 1
instance = comp, \emsx|dlydbi~40\, emsx|dlydbi~40, MSX, 1
instance = comp, \emsx|dlydbi~42\, emsx|dlydbi~42, MSX, 1
instance = comp, \user_io|rtc[13]~feeder\, user_io|rtc[13]~feeder, MSX, 1
instance = comp, \user_io|rtc[13]\, user_io|rtc[13], MSX, 1
instance = comp, \user_io|rtc[17]\, user_io|rtc[17], MSX, 1
instance = comp, \emsx|U07|dbi[1]~29\, emsx|U07|dbi[1]~29, MSX, 1
instance = comp, \user_io|rtc[29]\, user_io|rtc[29], MSX, 1
instance = comp, \emsx|U07|dbi[1]~31\, emsx|U07|dbi[1]~31, MSX, 1
instance = comp, \user_io|rtc[21]\, user_io|rtc[21], MSX, 1
instance = comp, \emsx|U07|dbi[1]~30\, emsx|U07|dbi[1]~30, MSX, 1
instance = comp, \emsx|U07|dbi[1]~32\, emsx|U07|dbi[1]~32, MSX, 1
instance = comp, \emsx|U07|dbi[1]~33\, emsx|U07|dbi[1]~33, MSX, 1
instance = comp, \emsx|U07|dbi[1]~34\, emsx|U07|dbi[1]~34, MSX, 1
instance = comp, \dipsw[1]~feeder\, dipsw[1]~feeder, MSX, 1
instance = comp, \dipsw[1]\, dipsw[1], MSX, 1
instance = comp, \emsx|ff_dip_req[1]\, emsx|ff_dip_req[1], MSX, 1
instance = comp, \emsx|U35|vram_slot_ids[1]~4\, emsx|U35|vram_slot_ids[1]~4, MSX, 1
instance = comp, \emsx|U35|vram_slot_ids[1]~reg0\, emsx|U35|vram_slot_ids[1]~reg0, MSX, 1
instance = comp, \emsx|U35|dbi[1]~30\, emsx|U35|dbi[1]~30, MSX, 1
instance = comp, \emsx|U35|dbi[0]~27\, emsx|U35|dbi[0]~27, MSX, 1
instance = comp, \emsx|U35|io42_id212~37\, emsx|U35|io42_id212~37, MSX, 1
instance = comp, \emsx|U35|io42_id212~39\, emsx|U35|io42_id212~39, MSX, 1
instance = comp, \emsx|U35|ff_dip_ack~11\, emsx|U35|ff_dip_ack~11, MSX, 1
instance = comp, \emsx|U35|ff_dip_ack[1]~reg0\, emsx|U35|ff_dip_ack[1]~reg0, MSX, 1
instance = comp, \emsx|U35|io42_id212~38\, emsx|U35|io42_id212~38, MSX, 1
instance = comp, \emsx|U35|io42_id212~40\, emsx|U35|io42_id212~40, MSX, 1
instance = comp, \emsx|U35|io42_id212~41\, emsx|U35|io42_id212~41, MSX, 1
instance = comp, \emsx|U35|io42_id212~33\, emsx|U35|io42_id212~33, MSX, 1
instance = comp, \emsx|U35|io42_id212~34\, emsx|U35|io42_id212~34, MSX, 1
instance = comp, \emsx|U35|io42_id212~35\, emsx|U35|io42_id212~35, MSX, 1
instance = comp, \emsx|U35|io42_id212~42\, emsx|U35|io42_id212~42, MSX, 1
instance = comp, \emsx|U35|io42_id212~43\, emsx|U35|io42_id212~43, MSX, 1
instance = comp, \emsx|U35|io42_id212[1]~reg0\, emsx|U35|io42_id212[1]~reg0, MSX, 1
instance = comp, \emsx|U35|dbi[1]~31\, emsx|U35|dbi[1]~31, MSX, 1
instance = comp, \emsx|U35|dbi[1]~32\, emsx|U35|dbi[1]~32, MSX, 1
instance = comp, \emsx|U35|dbi[1]~34\, emsx|U35|dbi[1]~34, MSX, 1
instance = comp, \emsx|U35|dbi~38\, emsx|U35|dbi~38, MSX, 1
instance = comp, \emsx|U35|dbi[1]~39\, emsx|U35|dbi[1]~39, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[1]~23\, emsx|U35|io41_id212_n[1]~23, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[1]~24\, emsx|U35|io41_id212_n[1]~24, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[1]~26\, emsx|U35|io41_id212_n[1]~26, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[1]~25\, emsx|U35|io41_id212_n[1]~25, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[1]~27\, emsx|U35|io41_id212_n[1]~27, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[1]~1\, emsx|U35|io41_id212_n[1]~1, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[1]~reg0\, emsx|U35|io41_id212_n[1]~reg0, MSX, 1
instance = comp, \emsx|U35|dbi[1]~36\, emsx|U35|dbi[1]~36, MSX, 1
instance = comp, \emsx|U35|dbi[1]~37\, emsx|U35|dbi[1]~37, MSX, 1
instance = comp, \emsx|U35|dbi[1]~40\, emsx|U35|dbi[1]~40, MSX, 1
instance = comp, \emsx|dlydbi~35\, emsx|dlydbi~35, MSX, 1
instance = comp, \user_io|rtc[25]\, user_io|rtc[25], MSX, 1
instance = comp, \emsx|U07|dbi[1]~20\, emsx|U07|dbi[1]~20, MSX, 1
instance = comp, \user_io|rtc[1]\, user_io|rtc[1], MSX, 1
instance = comp, \emsx|U07|dbi[0]~22\, emsx|U07|dbi[0]~22, MSX, 1
instance = comp, \emsx|U07|dbi[1]~23\, emsx|U07|dbi[1]~23, MSX, 1
instance = comp, \emsx|U07|dbi[1]~24\, emsx|U07|dbi[1]~24, MSX, 1
instance = comp, \user_io|rtc[41]\, user_io|rtc[41], MSX, 1
instance = comp, \user_io|rtc[33]\, user_io|rtc[33], MSX, 1
instance = comp, \emsx|U07|dbi[1]~21\, emsx|U07|dbi[1]~21, MSX, 1
instance = comp, \user_io|rtc[5]\, user_io|rtc[5], MSX, 1
instance = comp, \user_io|rtc[9]\, user_io|rtc[9], MSX, 1
instance = comp, \emsx|U07|dbi[1]~26\, emsx|U07|dbi[1]~26, MSX, 1
instance = comp, \emsx|U07|dbi[1]~27\, emsx|U07|dbi[1]~27, MSX, 1
instance = comp, \emsx|dlydbi~36\, emsx|dlydbi~36, MSX, 1
instance = comp, \emsx|dlydbi~33\, emsx|dlydbi~33, MSX, 1
instance = comp, \emsx|dlydbi~34\, emsx|dlydbi~34, MSX, 1
instance = comp, \emsx|dlydbi~43\, emsx|dlydbi~43, MSX, 1
instance = comp, \emsx|dlydbi~44\, emsx|dlydbi~44, MSX, 1
instance = comp, \emsx|dlydbi~45\, emsx|dlydbi~45, MSX, 1
instance = comp, \emsx|dlydbi~46\, emsx|dlydbi~46, MSX, 1
instance = comp, \emsx|dlydbi~47\, emsx|dlydbi~47, MSX, 1
instance = comp, \emsx|dlydbi[1]\, emsx|dlydbi[1], MSX, 1
instance = comp, \emsx|U31_2|SccCh|dbi[1]~1\, emsx|U31_2|SccCh|dbi[1]~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|dbi[1]\, emsx|U31_2|SccCh|dbi[1], MSX, 1
instance = comp, \emsx|dbi[1]~10\, emsx|dbi[1]~10, MSX, 1
instance = comp, \emsx|U31_1|SccCh|dbi[1]~1\, emsx|U31_1|SccCh|dbi[1]~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|dbi[1]\, emsx|U31_1|SccCh|dbi[1], MSX, 1
instance = comp, \emsx|dbi[1]~11\, emsx|dbi[1]~11, MSX, 1
instance = comp, \emsx|dbi[1]~12\, emsx|dbi[1]~12, MSX, 1
instance = comp, \emsx|U01|u0|DO[1]~1\, emsx|U01|u0|DO[1]~1, MSX, 1
instance = comp, \emsx|U01|u0|DO~16\, emsx|U01|u0|DO~16, MSX, 1
instance = comp, \emsx|U01|u0|DO~17\, emsx|U01|u0|DO~17, MSX, 1
instance = comp, \emsx|U01|u0|DO[1]\, emsx|U01|u0|DO[1], MSX, 1
instance = comp, \emsx|pSltDat[1]~1\, emsx|pSltDat[1]~1, MSX, 1
instance = comp, \emsx|U01|u0|IR~9\, emsx|U01|u0|IR~9, MSX, 1
instance = comp, \emsx|U01|u0|IR[1]\, emsx|U01|u0|IR[1], MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux315~0\, emsx|U01|u0|mcode|Mux315~0, MSX, 1
instance = comp, \emsx|U01|u0|DO[0]~0\, emsx|U01|u0|DO[0]~0, MSX, 1
instance = comp, \emsx|U01|u0|DO~20\, emsx|U01|u0|DO~20, MSX, 1
instance = comp, \emsx|U01|u0|DO~21\, emsx|U01|u0|DO~21, MSX, 1
instance = comp, \emsx|U01|u0|DO[0]\, emsx|U01|u0|DO[0], MSX, 1
instance = comp, \emsx|U31_2|SccCh|dbi[0]~3\, emsx|U31_2|SccCh|dbi[0]~3, MSX, 1
instance = comp, \emsx|U31_2|SccCh|dbi[0]\, emsx|U31_2|SccCh|dbi[0], MSX, 1
instance = comp, \emsx|dbi[0]~16\, emsx|dbi[0]~16, MSX, 1
instance = comp, \emsx|dlydbi~68\, emsx|dlydbi~68, MSX, 1
instance = comp, \emsx|process_28~19\, emsx|process_28~19, MSX, 1
instance = comp, \emsx|U03|ff_power_on_reset~0\, emsx|U03|ff_power_on_reset~0, MSX, 1
instance = comp, \emsx|U03|ff_power_on_reset\, emsx|U03|ff_power_on_reset, MSX, 1
instance = comp, \emsx|U03|ff_mmcdbi[0]\, emsx|U03|ff_mmcdbi[0], MSX, 1
instance = comp, \emsx|dlydbi~70\, emsx|dlydbi~70, MSX, 1
instance = comp, \emsx|RamDbi[0]_OTERM25~feeder\, emsx|RamDbi[0]_OTERM25~feeder, MSX, 1
instance = comp, \emsx|RamDbi[0]_NEW_REG24\, emsx|RamDbi[0]_NEW_REG24, MSX, 1
instance = comp, \emsx|RamDbi[0]_OTERM27~feeder\, emsx|RamDbi[0]_OTERM27~feeder, MSX, 1
instance = comp, \emsx|RamDbi[0]_NEW_REG26\, emsx|RamDbi[0]_NEW_REG26, MSX, 1
instance = comp, \emsx|RamDbi~5\, emsx|RamDbi~5, MSX, 1
instance = comp, \emsx|U08|dbi[0]\, emsx|U08|dbi[0], MSX, 1
instance = comp, \emsx|U05|MapBank3[0]~1\, emsx|U05|MapBank3[0]~1, MSX, 1
instance = comp, \emsx|U05|MapBank3[0]\, emsx|U05|MapBank3[0], MSX, 1
instance = comp, \emsx|U05|MapBank2[0]~feeder\, emsx|U05|MapBank2[0]~feeder, MSX, 1
instance = comp, \emsx|U05|MapBank2[0]\, emsx|U05|MapBank2[0], MSX, 1
instance = comp, \emsx|U05|MapBank1[0]~1\, emsx|U05|MapBank1[0]~1, MSX, 1
instance = comp, \emsx|U05|MapBank1[0]\, emsx|U05|MapBank1[0], MSX, 1
instance = comp, \emsx|U05|MapBank0[0]~feeder\, emsx|U05|MapBank0[0]~feeder, MSX, 1
instance = comp, \emsx|U05|MapBank0[0]\, emsx|U05|MapBank0[0], MSX, 1
instance = comp, \emsx|U05|dbi~6\, emsx|U05|dbi~6, MSX, 1
instance = comp, \emsx|U05|dbi~7\, emsx|U05|dbi~7, MSX, 1
instance = comp, \emsx|dlydbi~85\, emsx|dlydbi~85, MSX, 1
instance = comp, \emsx|dlydbi~86\, emsx|dlydbi~86, MSX, 1
instance = comp, \emsx|U35|vram_slot_ids[0]~2\, emsx|U35|vram_slot_ids[0]~2, MSX, 1
instance = comp, \emsx|U35|vram_slot_ids[0]~reg0\, emsx|U35|vram_slot_ids[0]~reg0, MSX, 1
instance = comp, \emsx|U35|dbi[0]~52\, emsx|U35|dbi[0]~52, MSX, 1
instance = comp, \emsx|U35|dbi[0]~53\, emsx|U35|dbi[0]~53, MSX, 1
instance = comp, \emsx|U35|dbi[0]~55\, emsx|U35|dbi[0]~55, MSX, 1
instance = comp, \emsx|U35|Mux57~1\, emsx|U35|Mux57~1, MSX, 1
instance = comp, \emsx|U35|Mux57~5\, emsx|U35|Mux57~5, MSX, 1
instance = comp, \emsx|U35|Mux57~2\, emsx|U35|Mux57~2, MSX, 1
instance = comp, \emsx|U35|Mux57~3\, emsx|U35|Mux57~3, MSX, 1
instance = comp, \emsx|U35|Mux57~6\, emsx|U35|Mux57~6, MSX, 1
instance = comp, \emsx|U35|right_inverse~0\, emsx|U35|right_inverse~0, MSX, 1
instance = comp, \emsx|U35|right_inverse~reg0\, emsx|U35|right_inverse~reg0, MSX, 1
instance = comp, \emsx|U35|dbi[0]~54\, emsx|U35|dbi[0]~54, MSX, 1
instance = comp, \emsx|U35|dbi[0]~56\, emsx|U35|dbi[0]~56, MSX, 1
instance = comp, \emsx|U35|pseudoStereo~0\, emsx|U35|pseudoStereo~0, MSX, 1
instance = comp, \emsx|U35|pseudoStereo~1\, emsx|U35|pseudoStereo~1, MSX, 1
instance = comp, \emsx|U35|pseudoStereo~2\, emsx|U35|pseudoStereo~2, MSX, 1
instance = comp, \emsx|U35|pseudoStereo~3\, emsx|U35|pseudoStereo~3, MSX, 1
instance = comp, \emsx|U35|pseudoStereo~4\, emsx|U35|pseudoStereo~4, MSX, 1
instance = comp, \emsx|U35|pseudoStereo~reg0\, emsx|U35|pseudoStereo~reg0, MSX, 1
instance = comp, \emsx|U35|dbi[0]~60\, emsx|U35|dbi[0]~60, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[6]~35\, emsx|U35|io41_id212_n[6]~35, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[0]~36\, emsx|U35|io41_id212_n[0]~36, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[0]~37\, emsx|U35|io41_id212_n[0]~37, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[0]~33\, emsx|U35|io41_id212_n[0]~33, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[0]~32\, emsx|U35|io41_id212_n[0]~32, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[0]~34\, emsx|U35|io41_id212_n[0]~34, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[0]~0\, emsx|U35|io41_id212_n[0]~0, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[0]~reg0\, emsx|U35|io41_id212_n[0]~reg0, MSX, 1
instance = comp, \emsx|U35|dbi[0]~57\, emsx|U35|dbi[0]~57, MSX, 1
instance = comp, \emsx|U35|dbi[0]~58\, emsx|U35|dbi[0]~58, MSX, 1
instance = comp, \emsx|U35|dbi[0]~59\, emsx|U35|dbi[0]~59, MSX, 1
instance = comp, \emsx|U35|dbi[0]~61\, emsx|U35|dbi[0]~61, MSX, 1
instance = comp, \emsx|dlydbi~77\, emsx|dlydbi~77, MSX, 1
instance = comp, \user_io|rtc[44]\, user_io|rtc[44], MSX, 1
instance = comp, \emsx|U07|dbi[0]~56\, emsx|U07|dbi[0]~56, MSX, 1
instance = comp, \user_io|rtc[36]\, user_io|rtc[36], MSX, 1
instance = comp, \user_io|rtc[28]\, user_io|rtc[28], MSX, 1
instance = comp, \emsx|U07|dbi[0]~45\, emsx|U07|dbi[0]~45, MSX, 1
instance = comp, \user_io|rtc[20]\, user_io|rtc[20], MSX, 1
instance = comp, \emsx|U07|dbi[0]~46\, emsx|U07|dbi[0]~46, MSX, 1
instance = comp, \emsx|U07|dbi[0]~47\, emsx|U07|dbi[0]~47, MSX, 1
instance = comp, \user_io|rtc[40]\, user_io|rtc[40], MSX, 1
instance = comp, \user_io|rtc[32]\, user_io|rtc[32], MSX, 1
instance = comp, \emsx|U07|dbi[0]~49\, emsx|U07|dbi[0]~49, MSX, 1
instance = comp, \user_io|rtc[24]\, user_io|rtc[24], MSX, 1
instance = comp, \emsx|U07|dbi[0]~48\, emsx|U07|dbi[0]~48, MSX, 1
instance = comp, \emsx|U07|dbi[0]~50\, emsx|U07|dbi[0]~50, MSX, 1
instance = comp, \user_io|rtc[0]~8\, user_io|rtc[0]~8, MSX, 1
instance = comp, \user_io|rtc[0]\, user_io|rtc[0], MSX, 1
instance = comp, \emsx|U07|dbi[0]~51\, emsx|U07|dbi[0]~51, MSX, 1
instance = comp, \emsx|U07|dbi[0]~52\, emsx|U07|dbi[0]~52, MSX, 1
instance = comp, \user_io|rtc[4]~feeder\, user_io|rtc[4]~feeder, MSX, 1
instance = comp, \user_io|rtc[4]\, user_io|rtc[4], MSX, 1
instance = comp, \user_io|rtc[8]\, user_io|rtc[8], MSX, 1
instance = comp, \emsx|U07|dbi[0]~53\, emsx|U07|dbi[0]~53, MSX, 1
instance = comp, \user_io|rtc[12]\, user_io|rtc[12], MSX, 1
instance = comp, \user_io|rtc[16]\, user_io|rtc[16], MSX, 1
instance = comp, \emsx|U07|dbi[0]~54\, emsx|U07|dbi[0]~54, MSX, 1
instance = comp, \emsx|U07|dbi[0]~55\, emsx|U07|dbi[0]~55, MSX, 1
instance = comp, \emsx|dlydbi~76\, emsx|dlydbi~76, MSX, 1
instance = comp, \emsx|uwifi|out_uart_status[0]~5\, emsx|uwifi|out_uart_status[0]~5, MSX, 1
instance = comp, \emsx|uwifi|out_uart_status[0]\, emsx|uwifi|out_uart_status[0], MSX, 1
instance = comp, \emsx|uwifi|db_o~13\, emsx|uwifi|db_o~13, MSX, 1
instance = comp, \emsx|uwifi|db_o[0]\, emsx|uwifi|db_o[0], MSX, 1
instance = comp, \emsx|dlydbi~82\, emsx|dlydbi~82, MSX, 1
instance = comp, \emsx|dlydbi~80\, emsx|dlydbi~80, MSX, 1
instance = comp, \emsx|dlydbi~81\, emsx|dlydbi~81, MSX, 1
instance = comp, \emsx|portF2~4\, emsx|portF2~4, MSX, 1
instance = comp, \emsx|portF2[0]\, emsx|portF2[0], MSX, 1
instance = comp, \emsx|U40|ff_adda~0\, emsx|U40|ff_adda~0, MSX, 1
instance = comp, \emsx|U40|ff_adda\, emsx|U40|ff_adda, MSX, 1
instance = comp, \emsx|dlydbi~78\, emsx|dlydbi~78, MSX, 1
instance = comp, \emsx|dlydbi~79\, emsx|dlydbi~79, MSX, 1
instance = comp, \emsx|dlydbi~83\, emsx|dlydbi~83, MSX, 1
instance = comp, \emsx|dlydbi~84\, emsx|dlydbi~84, MSX, 1
instance = comp, \emsx|U20|U_SSG|Add10~0\, emsx|U20|U_SSG|Add10~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add1~9\, emsx|U20|U_SPRITE|Add1~9, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add1~10\, emsx|U20|U_SPRITE|Add1~10, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_CUR_Y[8]\, emsx|U20|U_SPRITE|FF_CUR_Y[8], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add9~3\, emsx|U20|U_SPRITE|Add9~3, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add9~4\, emsx|U20|U_SPRITE|Add9~4, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS5S6SPCOLLISIONYV[8]\, emsx|U20|U_SPRITE|VDPS5S6SPCOLLISIONYV[8], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS5S6SPCOLLISIONYV~6\, emsx|U20|U_SPRITE|VDPS5S6SPCOLLISIONYV~6, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|PVDPS5S6SPCOLLISIONY[8]~feeder\, emsx|U20|U_SPRITE|PVDPS5S6SPCOLLISIONY[8]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|PVDPS5S6SPCOLLISIONY[8]\, emsx|U20|U_SPRITE|PVDPS5S6SPCOLLISIONY[8], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS3S4SPCOLLISIONXV[8]\, emsx|U20|U_SPRITE|VDPS3S4SPCOLLISIONXV[8], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add8~1\, emsx|U20|U_SPRITE|Add8~1, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS3S4SPCOLLISIONXV~3\, emsx|U20|U_SPRITE|VDPS3S4SPCOLLISIONXV~3, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS3S4SPCOLLISIONXV~4\, emsx|U20|U_SPRITE|VDPS3S4SPCOLLISIONXV~4, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|PVDPS3S4SPCOLLISIONX[8]\, emsx|U20|U_SPRITE|PVDPS3S4SPCOLLISIONX[8], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux7~0\, emsx|U20|U_VDP_REGISTER|Mux7~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS5S6SPCOLLISIONYV[0]\, emsx|U20|U_SPRITE|VDPS5S6SPCOLLISIONYV[0], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS5S6SPCOLLISIONYV~5\, emsx|U20|U_SPRITE|VDPS5S6SPCOLLISIONYV~5, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|PVDPS5S6SPCOLLISIONY[0]\, emsx|U20|U_SPRITE|PVDPS5S6SPCOLLISIONY[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux7~1\, emsx|U20|U_VDP_REGISTER|Mux7~1, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS3S4SPCOLLISIONXV[0]\, emsx|U20|U_SPRITE|VDPS3S4SPCOLLISIONXV[0], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS3S4SPCOLLISIONXV~5\, emsx|U20|U_SPRITE|VDPS3S4SPCOLLISIONXV~5, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|PVDPS3S4SPCOLLISIONX[0]\, emsx|U20|U_SPRITE|PVDPS3S4SPCOLLISIONX[0], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_SP_OVERMAP_NUM~9\, emsx|U20|U_SPRITE|FF_SP_OVERMAP_NUM~9, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_SP_OVERMAP_NUM[0]\, emsx|U20|U_SPRITE|FF_SP_OVERMAP_NUM[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux7~2\, emsx|U20|U_VDP_REGISTER|Mux7~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux7~3\, emsx|U20|U_VDP_REGISTER|Mux7~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux15~3\, emsx|U20|U_VDP_REGISTER|Mux15~3, MSX, 1
instance = comp, \emsx|U20|VDPVRAMRDDATA[0]\, emsx|U20|VDPVRAMRDDATA[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux15~1\, emsx|U20|U_VDP_REGISTER|Mux15~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux15~2\, emsx|U20|U_VDP_REGISTER|Mux15~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux15~4\, emsx|U20|U_VDP_REGISTER|Mux15~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|DBI[0]\, emsx|U20|U_VDP_REGISTER|DBI[0], MSX, 1
instance = comp, \emsx|U06|Ps2Vshi~0\, emsx|U06|Ps2Vshi~0, MSX, 1
instance = comp, \emsx|U06|Ps2Vshi~1\, emsx|U06|Ps2Vshi~1, MSX, 1
instance = comp, \emsx|U06|Ps2Vshi~2\, emsx|U06|Ps2Vshi~2, MSX, 1
instance = comp, \emsx|U06|Ps2Vshi\, emsx|U06|Ps2Vshi, MSX, 1
instance = comp, \emsx|U06|pKeyX~4\, emsx|U06|pKeyX~4, MSX, 1
instance = comp, \emsx|U06|pKeyX~5\, emsx|U06|pKeyX~5, MSX, 1
instance = comp, \emsx|U06|pKeyX~6\, emsx|U06|pKeyX~6, MSX, 1
instance = comp, \emsx|U06|pKeyX[0]\, emsx|U06|pKeyX[0], MSX, 1
instance = comp, \emsx|dlydbi~71\, emsx|dlydbi~71, MSX, 1
instance = comp, \emsx|dlydbi~72\, emsx|dlydbi~72, MSX, 1
instance = comp, \emsx|dlydbi~73\, emsx|dlydbi~73, MSX, 1
instance = comp, \mouse_x_latch~15\, mouse_x_latch~15, MSX, 1
instance = comp, \mouse_x_latch[5]\, mouse_x_latch[5], MSX, 1
instance = comp, \mouse_x_latch~14\, mouse_x_latch~14, MSX, 1
instance = comp, \mouse_x_latch[1]\, mouse_x_latch[1], MSX, 1
instance = comp, \Mux0~0\, Mux0~0, MSX, 1
instance = comp, \user_io|cmd_block.mouse_y_r[1]\, user_io|cmd_block.mouse_y_r[1], MSX, 1
instance = comp, \user_io|mouse_y[1]~feeder\, user_io|mouse_y[1]~feeder, MSX, 1
instance = comp, \user_io|mouse_y[1]\, user_io|mouse_y[1], MSX, 1
instance = comp, \mouse_y_latch~17\, mouse_y_latch~17, MSX, 1
instance = comp, \mouse_y_latch[1]\, mouse_y_latch[1], MSX, 1
instance = comp, \user_io|cmd_block.mouse_y_r[5]~feeder\, user_io|cmd_block.mouse_y_r[5]~feeder, MSX, 1
instance = comp, \user_io|cmd_block.mouse_y_r[5]\, user_io|cmd_block.mouse_y_r[5], MSX, 1
instance = comp, \user_io|mouse_y[5]~feeder\, user_io|mouse_y[5]~feeder, MSX, 1
instance = comp, \user_io|mouse_y[5]\, user_io|mouse_y[5], MSX, 1
instance = comp, \mouse_y_latch~16\, mouse_y_latch~16, MSX, 1
instance = comp, \mouse_y_latch[5]\, mouse_y_latch[5], MSX, 1
instance = comp, \Mux0~1\, Mux0~1, MSX, 1
instance = comp, \mouse[3]\, mouse[3], MSX, 1
instance = comp, \emsx|U30|rega~10\, emsx|U30|rega~10, MSX, 1
instance = comp, \emsx|umidi|U1|Selector41~1\, emsx|umidi|U1|Selector41~1, MSX, 1
instance = comp, \emsx|umidi|out_tx_data[4]~3\, emsx|umidi|out_tx_data[4]~3, MSX, 1
instance = comp, \emsx|umidi|out_tx_data[4]\, emsx|umidi|out_tx_data[4], MSX, 1
instance = comp, \emsx|umidi|U1|tx_data_s[4]\, emsx|umidi|U1|tx_data_s[4], MSX, 1
instance = comp, \emsx|umidi|out_tx_data[6]~2\, emsx|umidi|out_tx_data[6]~2, MSX, 1
instance = comp, \emsx|umidi|out_tx_data[6]\, emsx|umidi|out_tx_data[6], MSX, 1
instance = comp, \emsx|umidi|U1|tx_data_s[6]~feeder\, emsx|umidi|U1|tx_data_s[6]~feeder, MSX, 1
instance = comp, \emsx|umidi|U1|tx_data_s[6]\, emsx|umidi|U1|tx_data_s[6], MSX, 1
instance = comp, \emsx|umidi|U1|Mux0~0\, emsx|umidi|U1|Mux0~0, MSX, 1
instance = comp, \emsx|umidi|out_tx_data[7]~4\, emsx|umidi|out_tx_data[7]~4, MSX, 1
instance = comp, \emsx|umidi|out_tx_data[7]\, emsx|umidi|out_tx_data[7], MSX, 1
instance = comp, \emsx|umidi|U1|tx_data_s[7]\, emsx|umidi|U1|tx_data_s[7], MSX, 1
instance = comp, \emsx|umidi|out_tx_data[5]~1\, emsx|umidi|out_tx_data[5]~1, MSX, 1
instance = comp, \emsx|umidi|out_tx_data[5]\, emsx|umidi|out_tx_data[5], MSX, 1
instance = comp, \emsx|umidi|U1|tx_data_s[5]\, emsx|umidi|U1|tx_data_s[5], MSX, 1
instance = comp, \emsx|umidi|U1|Mux0~1\, emsx|umidi|U1|Mux0~1, MSX, 1
instance = comp, \emsx|umidi|out_tx_data[2]~5\, emsx|umidi|out_tx_data[2]~5, MSX, 1
instance = comp, \emsx|umidi|out_tx_data[2]\, emsx|umidi|out_tx_data[2], MSX, 1
instance = comp, \emsx|umidi|U1|tx_data_s[2]~feeder\, emsx|umidi|U1|tx_data_s[2]~feeder, MSX, 1
instance = comp, \emsx|umidi|U1|tx_data_s[2]\, emsx|umidi|U1|tx_data_s[2], MSX, 1
instance = comp, \emsx|umidi|out_tx_data[3]~8\, emsx|umidi|out_tx_data[3]~8, MSX, 1
instance = comp, \emsx|umidi|out_tx_data[3]\, emsx|umidi|out_tx_data[3], MSX, 1
instance = comp, \emsx|umidi|U1|tx_data_s[3]\, emsx|umidi|U1|tx_data_s[3], MSX, 1
instance = comp, \emsx|umidi|out_tx_data[0]~7\, emsx|umidi|out_tx_data[0]~7, MSX, 1
instance = comp, \emsx|umidi|out_tx_data[0]\, emsx|umidi|out_tx_data[0], MSX, 1
instance = comp, \emsx|umidi|U1|tx_data_s[0]\, emsx|umidi|U1|tx_data_s[0], MSX, 1
instance = comp, \emsx|umidi|out_tx_data[1]~6\, emsx|umidi|out_tx_data[1]~6, MSX, 1
instance = comp, \emsx|umidi|out_tx_data[1]\, emsx|umidi|out_tx_data[1], MSX, 1
instance = comp, \emsx|umidi|U1|tx_data_s[1]\, emsx|umidi|U1|tx_data_s[1], MSX, 1
instance = comp, \emsx|umidi|U1|Mux0~2\, emsx|umidi|U1|Mux0~2, MSX, 1
instance = comp, \emsx|umidi|U1|Mux0~3\, emsx|umidi|U1|Mux0~3, MSX, 1
instance = comp, \emsx|umidi|U1|Selector41~0\, emsx|umidi|U1|Selector41~0, MSX, 1
instance = comp, \emsx|umidi|U1|Selector41~2\, emsx|umidi|U1|Selector41~2, MSX, 1
instance = comp, \emsx|umidi|U1|TX_out_o\, emsx|umidi|U1|TX_out_o, MSX, 1
instance = comp, \emsx|umidi|tx_active_o\, emsx|umidi|tx_active_o, MSX, 1
instance = comp, \emsx|U30|rega~9\, emsx|U30|rega~9, MSX, 1
instance = comp, \emsx|U30|rega~11\, emsx|U30|rega~11, MSX, 1
instance = comp, \emsx|U30|rega~12\, emsx|U30|rega~12, MSX, 1
instance = comp, \emsx|U30|rega[0]\, emsx|U30|rega[0], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgVolChC[0]\, emsx|U30|u_psgch|PsgVolChC[0], MSX, 1
instance = comp, \emsx|U30|dbi[0]~37\, emsx|U30|dbi[0]~37, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqEnv[0]\, emsx|U30|u_psgch|PsgFreqEnv[0], MSX, 1
instance = comp, \emsx|U30|dbi[0]~38\, emsx|U30|dbi[0]~38, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChA[0]\, emsx|U30|u_psgch|PsgFreqChA[0], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChC[0]\, emsx|U30|u_psgch|PsgFreqChC[0], MSX, 1
instance = comp, \emsx|U30|dbi[0]~34\, emsx|U30|dbi[0]~34, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChC[8]\, emsx|U30|u_psgch|PsgFreqChC[8], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChA[8]\, emsx|U30|u_psgch|PsgFreqChA[8], MSX, 1
instance = comp, \emsx|U30|dbi[0]~35\, emsx|U30|dbi[0]~35, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqNoise[0]\, emsx|U30|u_psgch|PsgFreqNoise[0], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChB[0]\, emsx|U30|u_psgch|PsgFreqChB[0], MSX, 1
instance = comp, \emsx|U30|dbi[0]~32\, emsx|U30|dbi[0]~32, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChB[8]\, emsx|U30|u_psgch|PsgFreqChB[8], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgChanSel[0]\, emsx|U30|u_psgch|PsgChanSel[0], MSX, 1
instance = comp, \emsx|U30|dbi[0]~33\, emsx|U30|dbi[0]~33, MSX, 1
instance = comp, \emsx|U30|dbi[0]~36\, emsx|U30|dbi[0]~36, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqEnv[8]\, emsx|U30|u_psgch|PsgFreqEnv[8], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgShapeEnv[0]\, emsx|U30|u_psgch|PsgShapeEnv[0], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgVolChA[0]\, emsx|U30|u_psgch|PsgVolChA[0], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgVolChB[0]\, emsx|U30|u_psgch|PsgVolChB[0], MSX, 1
instance = comp, \emsx|U30|dbi[0]~30\, emsx|U30|dbi[0]~30, MSX, 1
instance = comp, \emsx|U30|dbi[0]~31\, emsx|U30|dbi[0]~31, MSX, 1
instance = comp, \emsx|U30|dbi[0]~39\, emsx|U30|dbi[0]~39, MSX, 1
instance = comp, \emsx|dlydbi~74\, emsx|dlydbi~74, MSX, 1
instance = comp, \emsx|dlydbi~75\, emsx|dlydbi~75, MSX, 1
instance = comp, \emsx|dlydbi~87\, emsx|dlydbi~87, MSX, 1
instance = comp, \emsx|dlydbi~88\, emsx|dlydbi~88, MSX, 1
instance = comp, \emsx|dlydbi~69\, emsx|dlydbi~69, MSX, 1
instance = comp, \emsx|dlydbi~89\, emsx|dlydbi~89, MSX, 1
instance = comp, \emsx|dlydbi[0]\, emsx|dlydbi[0], MSX, 1
instance = comp, \emsx|U31_1|SccCh|dbi[0]~3\, emsx|U31_1|SccCh|dbi[0]~3, MSX, 1
instance = comp, \emsx|U31_1|SccCh|dbi[0]\, emsx|U31_1|SccCh|dbi[0], MSX, 1
instance = comp, \emsx|dbi[0]~17\, emsx|dbi[0]~17, MSX, 1
instance = comp, \emsx|dbi[0]~18\, emsx|dbi[0]~18, MSX, 1
instance = comp, \emsx|pSltDat[0]~3\, emsx|pSltDat[0]~3, MSX, 1
instance = comp, \emsx|U01|u0|IR~17\, emsx|U01|u0|IR~17, MSX, 1
instance = comp, \emsx|U01|u0|IR[0]\, emsx|U01|u0|IR[0], MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux271~2\, emsx|U01|u0|mcode|Mux271~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux271~1\, emsx|U01|u0|mcode|Mux271~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux226~0\, emsx|U01|u0|mcode|Mux226~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~8\, emsx|U01|u0|alu|Q_t~8, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux226~2\, emsx|U01|u0|mcode|Mux226~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux226~1\, emsx|U01|u0|mcode|Mux226~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux226~3\, emsx|U01|u0|mcode|Mux226~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux271~3\, emsx|U01|u0|mcode|Mux271~3, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~14\, emsx|U01|u0|alu|Q_t~14, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~13\, emsx|U01|u0|alu|Q_t~13, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~16\, emsx|U01|u0|alu|Q_t~16, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~19\, emsx|U01|u0|alu|Q_t~19, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~20\, emsx|U01|u0|alu|Q_t~20, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux77~0\, emsx|U01|u0|mcode|Mux77~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~22\, emsx|U01|u0|alu|Q_t~22, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~10\, emsx|U01|u0|alu|Q_t~10, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~11\, emsx|U01|u0|alu|Q_t~11, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~12\, emsx|U01|u0|alu|Q_t~12, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux77~1\, emsx|U01|u0|mcode|Mux77~1, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~23\, emsx|U01|u0|alu|Q_t~23, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~24\, emsx|U01|u0|alu|Q_t~24, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~25\, emsx|U01|u0|alu|Q_t~25, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~27\, emsx|U01|u0|alu|Q_t~27, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux77~2\, emsx|U01|u0|mcode|Mux77~2, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~31\, emsx|U01|u0|alu|Q_t~31, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~28\, emsx|U01|u0|alu|Q_t~28, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~29\, emsx|U01|u0|alu|Q_t~29, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~30\, emsx|U01|u0|alu|Q_t~30, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~32\, emsx|U01|u0|alu|Q_t~32, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux77~3\, emsx|U01|u0|mcode|Mux77~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux271~4\, emsx|U01|u0|mcode|Mux271~4, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux271~6\, emsx|U01|u0|mcode|Mux271~6, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux271~7\, emsx|U01|u0|mcode|Mux271~7, MSX, 1
instance = comp, \emsx|dlydbi~173\, emsx|dlydbi~173, MSX, 1
instance = comp, \emsx|U03|ff_recv_data[6]~feeder\, emsx|U03|ff_recv_data[6]~feeder, MSX, 1
instance = comp, \emsx|U03|ff_recv_data[6]\, emsx|U03|ff_recv_data[6], MSX, 1
instance = comp, \emsx|U03|ff_mmcdbi[6]\, emsx|U03|ff_mmcdbi[6], MSX, 1
instance = comp, \emsx|dlydbi~157\, emsx|dlydbi~157, MSX, 1
instance = comp, \emsx|U35|io42_id212[6]~reg0feeder\, emsx|U35|io42_id212[6]~reg0feeder, MSX, 1
instance = comp, \emsx|U35|io42_id212[6]~reg0\, emsx|U35|io42_id212[6]~reg0, MSX, 1
instance = comp, \emsx|U35|dbi[6]~84\, emsx|U35|dbi[6]~84, MSX, 1
instance = comp, \emsx|U35|vram_slot_ids[6]~7\, emsx|U35|vram_slot_ids[6]~7, MSX, 1
instance = comp, \emsx|U35|vram_slot_ids[6]~reg0\, emsx|U35|vram_slot_ids[6]~reg0, MSX, 1
instance = comp, \emsx|U35|dbi[6]~81\, emsx|U35|dbi[6]~81, MSX, 1
instance = comp, \emsx|U35|dbi[6]~82\, emsx|U35|dbi[6]~82, MSX, 1
instance = comp, \emsx|U35|dbi[6]~83\, emsx|U35|dbi[6]~83, MSX, 1
instance = comp, \emsx|U35|dbi[6]~86\, emsx|U35|dbi[6]~86, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[6]~51\, emsx|U35|io41_id212_n[6]~51, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[6]~50\, emsx|U35|io41_id212_n[6]~50, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[6]~52\, emsx|U35|io41_id212_n[6]~52, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[6]~reg0\, emsx|U35|io41_id212_n[6]~reg0, MSX, 1
instance = comp, \emsx|U35|dbi[6]~87\, emsx|U35|dbi[6]~87, MSX, 1
instance = comp, \emsx|U35|dbi[6]~88\, emsx|U35|dbi[6]~88, MSX, 1
instance = comp, \emsx|U35|RstReq_sta~1\, emsx|U35|RstReq_sta~1, MSX, 1
instance = comp, \emsx|U35|io42_id212[7]~53\, emsx|U35|io42_id212[7]~53, MSX, 1
instance = comp, \emsx|U35|io42_id212[7]~reg0\, emsx|U35|io42_id212[7]~reg0, MSX, 1
instance = comp, \emsx|U35|RstReq_sta~0\, emsx|U35|RstReq_sta~0, MSX, 1
instance = comp, \emsx|U35|RstReq_sta~2\, emsx|U35|RstReq_sta~2, MSX, 1
instance = comp, \emsx|U35|RstReq_sta~reg0\, emsx|U35|RstReq_sta~reg0, MSX, 1
instance = comp, \emsx|U35|dbi[6]~89\, emsx|U35|dbi[6]~89, MSX, 1
instance = comp, \emsx|U35|dbi[6]~90\, emsx|U35|dbi[6]~90, MSX, 1
instance = comp, \emsx|U35|dbi[6]~85\, emsx|U35|dbi[6]~85, MSX, 1
instance = comp, \emsx|U35|dbi[6]~91\, emsx|U35|dbi[6]~91, MSX, 1
instance = comp, \emsx|uwifi|out_uart_status[6]~4\, emsx|uwifi|out_uart_status[6]~4, MSX, 1
instance = comp, \emsx|uwifi|out_uart_status[6]\, emsx|uwifi|out_uart_status[6], MSX, 1
instance = comp, \emsx|uwifi|U1|Decoder0~5\, emsx|uwifi|U1|Decoder0~5, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_byte_s[6]~10\, emsx|uwifi|U1|rx_byte_s[6]~10, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_byte_s[6]\, emsx|uwifi|U1|rx_byte_s[6], MSX, 1
instance = comp, \emsx|uwifi|fifo_data_in[6]~feeder\, emsx|uwifi|fifo_data_in[6]~feeder, MSX, 1
instance = comp, \emsx|uwifi|fifo_data_in[6]\, emsx|uwifi|fifo_data_in[6], MSX, 1
instance = comp, \emsx|uwifi|U1|Decoder0~4\, emsx|uwifi|U1|Decoder0~4, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_byte_s[7]~9\, emsx|uwifi|U1|rx_byte_s[7]~9, MSX, 1
instance = comp, \emsx|uwifi|U1|rx_byte_s[7]\, emsx|uwifi|U1|rx_byte_s[7], MSX, 1
instance = comp, \emsx|uwifi|fifo_data_in[7]~feeder\, emsx|uwifi|fifo_data_in[7]~feeder, MSX, 1
instance = comp, \emsx|uwifi|fifo_data_in[7]\, emsx|uwifi|fifo_data_in[7], MSX, 1
instance = comp, \emsx|uwifi|U2|memory_rtl_0|auto_generated|ram_block1a6\, emsx|uwifi|U2|memory_rtl_0|auto_generated|ram_block1a6, MSX, 1
instance = comp, \emsx|uwifi|db_o~20\, emsx|uwifi|db_o~20, MSX, 1
instance = comp, \emsx|uwifi|db_o[6]\, emsx|uwifi|db_o[6], MSX, 1
instance = comp, \emsx|dlydbi~168\, emsx|dlydbi~168, MSX, 1
instance = comp, \emsx|dlydbi~169\, emsx|dlydbi~169, MSX, 1
instance = comp, \emsx|portF2~8\, emsx|portF2~8, MSX, 1
instance = comp, \emsx|portF2[6]\, emsx|portF2[6], MSX, 1
instance = comp, \emsx|U34|ff_freerun_counter[14]~36\, emsx|U34|ff_freerun_counter[14]~36, MSX, 1
instance = comp, \emsx|U34|ff_freerun_counter[14]\, emsx|U34|ff_freerun_counter[14], MSX, 1
instance = comp, \emsx|dlydbi~165\, emsx|dlydbi~165, MSX, 1
instance = comp, \emsx|dlydbi~166\, emsx|dlydbi~166, MSX, 1
instance = comp, \emsx|U05|MapBank3[6]~7\, emsx|U05|MapBank3[6]~7, MSX, 1
instance = comp, \emsx|U05|MapBank3[6]\, emsx|U05|MapBank3[6], MSX, 1
instance = comp, \emsx|U05|MapBank0[6]~5\, emsx|U05|MapBank0[6]~5, MSX, 1
instance = comp, \emsx|U05|MapBank0[6]\, emsx|U05|MapBank0[6], MSX, 1
instance = comp, \emsx|U05|MapBank2[6]~6\, emsx|U05|MapBank2[6]~6, MSX, 1
instance = comp, \emsx|U05|MapBank2[6]\, emsx|U05|MapBank2[6], MSX, 1
instance = comp, \emsx|U05|dbi~14\, emsx|U05|dbi~14, MSX, 1
instance = comp, \emsx|U05|MapBank1[6]~6\, emsx|U05|MapBank1[6]~6, MSX, 1
instance = comp, \emsx|U05|MapBank1[6]\, emsx|U05|MapBank1[6], MSX, 1
instance = comp, \emsx|U05|dbi~15\, emsx|U05|dbi~15, MSX, 1
instance = comp, \emsx|dlydbi~167\, emsx|dlydbi~167, MSX, 1
instance = comp, \emsx|RamDbi[6]_NEW_REG8\, emsx|RamDbi[6]_NEW_REG8, MSX, 1
instance = comp, \emsx|RamDbi[6]_OTERM11~feeder\, emsx|RamDbi[6]_OTERM11~feeder, MSX, 1
instance = comp, \emsx|RamDbi[6]_NEW_REG10\, emsx|RamDbi[6]_NEW_REG10, MSX, 1
instance = comp, \emsx|RamDbi~9\, emsx|RamDbi~9, MSX, 1
instance = comp, \emsx|dlydbi~163\, emsx|dlydbi~163, MSX, 1
instance = comp, \emsx|U08|dbi[6]\, emsx|U08|dbi[6], MSX, 1
instance = comp, \emsx|dlydbi~164\, emsx|dlydbi~164, MSX, 1
instance = comp, \emsx|dlydbi~170\, emsx|dlydbi~170, MSX, 1
instance = comp, \emsx|U06|pKeyX~10\, emsx|U06|pKeyX~10, MSX, 1
instance = comp, \emsx|U06|pKeyX[6]\, emsx|U06|pKeyX[6], MSX, 1
instance = comp, \emsx|dlydbi~158\, emsx|dlydbi~158, MSX, 1
instance = comp, \emsx|PpiPortC~17\, emsx|PpiPortC~17, MSX, 1
instance = comp, \emsx|PpiPortC[6]~5\, emsx|PpiPortC[6]~5, MSX, 1
instance = comp, \emsx|PpiPortC[6]\, emsx|PpiPortC[6], MSX, 1
instance = comp, \emsx|dlydbi~159\, emsx|dlydbi~159, MSX, 1
instance = comp, \emsx|dlydbi~160\, emsx|dlydbi~160, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|Equal4~0\, emsx|U20|U_SSG|U_HVCOUNTER|Equal4~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|W_V_BLANKING_END~6\, emsx|U20|U_SSG|U_HVCOUNTER|W_V_BLANKING_END~6, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_BLANK~0\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_BLANK~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_BLANK~1\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_BLANK~1, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_BLANK~2\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_BLANK~2, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_BLANK~4\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_BLANK~4, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_BLANK~5\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_BLANK~5, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_BLANK~3\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_BLANK~3, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_BLANK~6\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_BLANK~6, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_BLANK~7\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_BLANK~7, MSX, 1
instance = comp, \emsx|U20|U_SSG|U_HVCOUNTER|FF_V_BLANK\, emsx|U20|U_SSG|U_HVCOUNTER|FF_V_BLANK, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|DBI~5\, emsx|U20|U_VDP_REGISTER|DBI~5, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS5S6SPCOLLISIONYV[6]\, emsx|U20|U_SPRITE|VDPS5S6SPCOLLISIONYV[6], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add9~8\, emsx|U20|U_SPRITE|Add9~8, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS5S6SPCOLLISIONYV~10\, emsx|U20|U_SPRITE|VDPS5S6SPCOLLISIONYV~10, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|PVDPS5S6SPCOLLISIONY[6]\, emsx|U20|U_SPRITE|PVDPS5S6SPCOLLISIONY[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux9~0\, emsx|U20|U_VDP_REGISTER|Mux9~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS3S4SPCOLLISIONXV[6]\, emsx|U20|U_SPRITE|VDPS3S4SPCOLLISIONXV[6], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add8~5\, emsx|U20|U_SPRITE|Add8~5, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS3S4SPCOLLISIONXV~9\, emsx|U20|U_SPRITE|VDPS3S4SPCOLLISIONXV~9, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|PVDPS3S4SPCOLLISIONX[6]\, emsx|U20|U_SPRITE|PVDPS3S4SPCOLLISIONX[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux9~1\, emsx|U20|U_VDP_REGISTER|Mux9~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux9~2\, emsx|U20|U_VDP_REGISTER|Mux9~2, MSX, 1
instance = comp, \emsx|U20|VDPVRAMRDDATA[6]\, emsx|U20|VDPVRAMRDDATA[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux9~3\, emsx|U20|U_VDP_REGISTER|Mux9~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux9~4\, emsx|U20|U_VDP_REGISTER|Mux9~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux9~5\, emsx|U20|U_VDP_REGISTER|Mux9~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|DBI[6]\, emsx|U20|U_VDP_REGISTER|DBI[6], MSX, 1
instance = comp, \emsx|U30|dbi[6]~68\, emsx|U30|dbi[6]~68, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqEnv[6]\, emsx|U30|u_psgch|PsgFreqEnv[6], MSX, 1
instance = comp, \emsx|U30|dbi[6]~63\, emsx|U30|dbi[6]~63, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChC[6]~feeder\, emsx|U30|u_psgch|PsgFreqChC[6]~feeder, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChC[6]\, emsx|U30|u_psgch|PsgFreqChC[6], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqEnv[14]~feeder\, emsx|U30|u_psgch|PsgFreqEnv[14]~feeder, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqEnv[14]\, emsx|U30|u_psgch|PsgFreqEnv[14], MSX, 1
instance = comp, \emsx|U30|dbi[6]~64\, emsx|U30|dbi[6]~64, MSX, 1
instance = comp, \emsx|U30|dbi[6]~65\, emsx|U30|dbi[6]~65, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChB[6]\, emsx|U30|u_psgch|PsgFreqChB[6], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChA[6]\, emsx|U30|u_psgch|PsgFreqChA[6], MSX, 1
instance = comp, \emsx|U30|dbi[6]~66\, emsx|U30|dbi[6]~66, MSX, 1
instance = comp, \emsx|U30|dbi[6]~67\, emsx|U30|dbi[6]~67, MSX, 1
instance = comp, \emsx|U30|dbi[6]~69\, emsx|U30|dbi[6]~69, MSX, 1
instance = comp, \emsx|dlydbi~161\, emsx|dlydbi~161, MSX, 1
instance = comp, \emsx|dlydbi~162\, emsx|dlydbi~162, MSX, 1
instance = comp, \emsx|dlydbi~171\, emsx|dlydbi~171, MSX, 1
instance = comp, \emsx|dlydbi~172\, emsx|dlydbi~172, MSX, 1
instance = comp, \emsx|dlydbi~174\, emsx|dlydbi~174, MSX, 1
instance = comp, \emsx|dlydbi[6]\, emsx|dlydbi[6], MSX, 1
instance = comp, \emsx|U31_2|SccCh|dbi[6]~7\, emsx|U31_2|SccCh|dbi[6]~7, MSX, 1
instance = comp, \emsx|U31_2|SccCh|dbi[6]\, emsx|U31_2|SccCh|dbi[6], MSX, 1
instance = comp, \emsx|dbi[6]~28\, emsx|dbi[6]~28, MSX, 1
instance = comp, \emsx|U31_1|SccCh|dbi[6]~7\, emsx|U31_1|SccCh|dbi[6]~7, MSX, 1
instance = comp, \emsx|U31_1|SccCh|dbi[6]\, emsx|U31_1|SccCh|dbi[6], MSX, 1
instance = comp, \emsx|dbi[6]~29\, emsx|dbi[6]~29, MSX, 1
instance = comp, \emsx|dbi[6]~30\, emsx|dbi[6]~30, MSX, 1
instance = comp, \emsx|U01|u0|DO[6]~6\, emsx|U01|u0|DO[6]~6, MSX, 1
instance = comp, \emsx|U01|u0|DO~28\, emsx|U01|u0|DO~28, MSX, 1
instance = comp, \emsx|U01|u0|DO~29\, emsx|U01|u0|DO~29, MSX, 1
instance = comp, \emsx|U01|u0|DO[6]\, emsx|U01|u0|DO[6], MSX, 1
instance = comp, \emsx|pSltDat[6]~7\, emsx|pSltDat[6]~7, MSX, 1
instance = comp, \emsx|U01|u0|IR~11\, emsx|U01|u0|IR~11, MSX, 1
instance = comp, \emsx|U01|u0|IR[6]\, emsx|U01|u0|IR[6], MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux310~0\, emsx|U01|u0|mcode|Mux310~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux119~0\, emsx|U01|u0|mcode|Mux119~0, MSX, 1
instance = comp, \emsx|U01|u0|Equal75~0\, emsx|U01|u0|Equal75~0, MSX, 1
instance = comp, \emsx|U01|u0|Equal75~1\, emsx|U01|u0|Equal75~1, MSX, 1
instance = comp, \emsx|U01|u0|ISet[0]~2\, emsx|U01|u0|ISet[0]~2, MSX, 1
instance = comp, \emsx|U01|u0|ISet[0]~5\, emsx|U01|u0|ISet[0]~5, MSX, 1
instance = comp, \emsx|U01|u0|ISet[0]\, emsx|U01|u0|ISet[0], MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux74~2\, emsx|U01|u0|mcode|Mux74~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux74~3\, emsx|U01|u0|mcode|Mux74~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux74~4\, emsx|U01|u0|mcode|Mux74~4, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~36\, emsx|U01|u0|alu|Q_t~36, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux74~5\, emsx|U01|u0|mcode|Mux74~5, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux74~11\, emsx|U01|u0|mcode|Mux74~11, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux74~13\, emsx|U01|u0|mcode|Mux74~13, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux74~12\, emsx|U01|u0|mcode|Mux74~12, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux74~14\, emsx|U01|u0|mcode|Mux74~14, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux74~15\, emsx|U01|u0|mcode|Mux74~15, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux74~7\, emsx|U01|u0|mcode|Mux74~7, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux74~8\, emsx|U01|u0|mcode|Mux74~8, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux76~0\, emsx|U01|u0|mcode|Mux76~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux76~1\, emsx|U01|u0|mcode|Mux76~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux270~4\, emsx|U01|u0|mcode|Mux270~4, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux270~2\, emsx|U01|u0|mcode|Mux270~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux214~0\, emsx|U01|u0|mcode|Mux214~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux270~1\, emsx|U01|u0|mcode|Mux270~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux270~3\, emsx|U01|u0|mcode|Mux270~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux270~5\, emsx|U01|u0|mcode|Mux270~5, MSX, 1
instance = comp, \emsx|U01|u0|NextIs_XY_Fetch~0\, emsx|U01|u0|NextIs_XY_Fetch~0, MSX, 1
instance = comp, \emsx|U01|u0|NextIs_XY_Fetch~2\, emsx|U01|u0|NextIs_XY_Fetch~2, MSX, 1
instance = comp, \emsx|U01|u0|IntE_FF1~1\, emsx|U01|u0|IntE_FF1~1, MSX, 1
instance = comp, \emsx|U01|u0|IntCycle~0\, emsx|U01|u0|IntCycle~0, MSX, 1
instance = comp, \emsx|U01|u0|IntCycle\, emsx|U01|u0|IntCycle, MSX, 1
instance = comp, \emsx|U01|u0|Halt_FF~0\, emsx|U01|u0|Halt_FF~0, MSX, 1
instance = comp, \emsx|U01|u0|Halt_FF\, emsx|U01|u0|Halt_FF, MSX, 1
instance = comp, \emsx|U01|u0|IR[7]~8\, emsx|U01|u0|IR[7]~8, MSX, 1
instance = comp, \emsx|U01|u0|IR~16\, emsx|U01|u0|IR~16, MSX, 1
instance = comp, \emsx|U01|u0|IR[7]\, emsx|U01|u0|IR[7], MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux310~2\, emsx|U01|u0|mcode|Mux310~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux119~1\, emsx|U01|u0|mcode|Mux119~1, MSX, 1
instance = comp, \emsx|U01|u0|ISet[0]~3\, emsx|U01|u0|ISet[0]~3, MSX, 1
instance = comp, \emsx|U01|u0|ISet[0]~4\, emsx|U01|u0|ISet[0]~4, MSX, 1
instance = comp, \emsx|U01|u0|ISet[0]~6\, emsx|U01|u0|ISet[0]~6, MSX, 1
instance = comp, \emsx|U01|u0|ISet[1]~7\, emsx|U01|u0|ISet[1]~7, MSX, 1
instance = comp, \emsx|U01|u0|ISet[1]~8\, emsx|U01|u0|ISet[1]~8, MSX, 1
instance = comp, \emsx|U01|u0|ISet[1]\, emsx|U01|u0|ISet[1], MSX, 1
instance = comp, \emsx|U01|u0|XY_State~3\, emsx|U01|u0|XY_State~3, MSX, 1
instance = comp, \emsx|U01|u0|XY_State[1]\, emsx|U01|u0|XY_State[1], MSX, 1
instance = comp, \emsx|U01|u0|process_2~2\, emsx|U01|u0|process_2~2, MSX, 1
instance = comp, \emsx|U01|u0|Pre_XY_F_M~2\, emsx|U01|u0|Pre_XY_F_M~2, MSX, 1
instance = comp, \emsx|U01|u0|Pre_XY_F_M[2]~1\, emsx|U01|u0|Pre_XY_F_M[2]~1, MSX, 1
instance = comp, \emsx|U01|u0|Pre_XY_F_M[0]\, emsx|U01|u0|Pre_XY_F_M[0], MSX, 1
instance = comp, \emsx|U01|u0|Pre_XY_F_M~3\, emsx|U01|u0|Pre_XY_F_M~3, MSX, 1
instance = comp, \emsx|U01|u0|Pre_XY_F_M[1]\, emsx|U01|u0|Pre_XY_F_M[1], MSX, 1
instance = comp, \emsx|U01|u0|MCycle~3\, emsx|U01|u0|MCycle~3, MSX, 1
instance = comp, \emsx|U01|u0|MCycle~4\, emsx|U01|u0|MCycle~4, MSX, 1
instance = comp, \emsx|U01|u0|MCycle~5\, emsx|U01|u0|MCycle~5, MSX, 1
instance = comp, \emsx|U01|u0|MCycle[1]\, emsx|U01|u0|MCycle[1], MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux58~0\, emsx|U01|u0|mcode|Mux58~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux213~0\, emsx|U01|u0|mcode|Mux213~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux213~1\, emsx|U01|u0|mcode|Mux213~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux213~2\, emsx|U01|u0|mcode|Mux213~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux213~3\, emsx|U01|u0|mcode|Mux213~3, MSX, 1
instance = comp, \emsx|U01|u0|RegAddrC~0\, emsx|U01|u0|RegAddrC~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~54\, emsx|U01|u0|alu|Q_t~54, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~55\, emsx|U01|u0|alu|Q_t~55, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~41\, emsx|U01|u0|alu|Q_t~41, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~43\, emsx|U01|u0|alu|Q_t~43, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~56\, emsx|U01|u0|alu|Q_t~56, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~38\, emsx|U01|u0|alu|Q_t~38, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~39\, emsx|U01|u0|alu|Q_t~39, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~40\, emsx|U01|u0|alu|Q_t~40, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~44\, emsx|U01|u0|alu|Q_t~44, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~52\, emsx|U01|u0|alu|Q_t~52, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~50\, emsx|U01|u0|alu|Q_t~50, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~51\, emsx|U01|u0|alu|Q_t~51, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~53\, emsx|U01|u0|alu|Q_t~53, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~47\, emsx|U01|u0|alu|Q_t~47, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~46\, emsx|U01|u0|alu|Q_t~46, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~48\, emsx|U01|u0|alu|Q_t~48, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~45\, emsx|U01|u0|alu|Q_t~45, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~49\, emsx|U01|u0|alu|Q_t~49, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux75~0\, emsx|U01|u0|mcode|Mux75~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux75~1\, emsx|U01|u0|mcode|Mux75~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux269~0\, emsx|U01|u0|mcode|Mux269~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux269~1\, emsx|U01|u0|mcode|Mux269~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux269~2\, emsx|U01|u0|mcode|Mux269~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux269~3\, emsx|U01|u0|mcode|Mux269~3, MSX, 1
instance = comp, \emsx|U01|u0|RegAddrC~1\, emsx|U01|u0|RegAddrC~1, MSX, 1
instance = comp, \emsx|U01|u0|NextIs_XY_Fetch~3\, emsx|U01|u0|NextIs_XY_Fetch~3, MSX, 1
instance = comp, \emsx|U01|u0|Add23~0\, emsx|U01|u0|Add23~0, MSX, 1
instance = comp, \emsx|U01|u0|Pre_XY_F_M~0\, emsx|U01|u0|Pre_XY_F_M~0, MSX, 1
instance = comp, \emsx|U01|u0|Pre_XY_F_M[2]\, emsx|U01|u0|Pre_XY_F_M[2], MSX, 1
instance = comp, \emsx|U01|u0|Add22~0\, emsx|U01|u0|Add22~0, MSX, 1
instance = comp, \emsx|U01|u0|MCycle~0\, emsx|U01|u0|MCycle~0, MSX, 1
instance = comp, \emsx|U01|u0|MCycle~1\, emsx|U01|u0|MCycle~1, MSX, 1
instance = comp, \emsx|U01|u0|MCycle[2]\, emsx|U01|u0|MCycle[2], MSX, 1
instance = comp, \emsx|U01|u0|process_0~9\, emsx|U01|u0|process_0~9, MSX, 1
instance = comp, \emsx|U01|u0|IR~12\, emsx|U01|u0|IR~12, MSX, 1
instance = comp, \emsx|U01|u0|IR[2]\, emsx|U01|u0|IR[2], MSX, 1
instance = comp, \emsx|U01|u0|Equal3~2\, emsx|U01|u0|Equal3~2, MSX, 1
instance = comp, \emsx|U01|u0|Equal4~4\, emsx|U01|u0|Equal4~4, MSX, 1
instance = comp, \emsx|U01|u0|mcode|process_0~0\, emsx|U01|u0|mcode|process_0~0, MSX, 1
instance = comp, \emsx|U01|u0|NextIs_XY_Fetch~1\, emsx|U01|u0|NextIs_XY_Fetch~1, MSX, 1
instance = comp, \emsx|U01|u0|MCycle~6\, emsx|U01|u0|MCycle~6, MSX, 1
instance = comp, \emsx|U01|u0|MCycle~7\, emsx|U01|u0|MCycle~7, MSX, 1
instance = comp, \emsx|U01|u0|MCycle[0]\, emsx|U01|u0|MCycle[0], MSX, 1
instance = comp, \emsx|U01|u0|Equal56~5\, emsx|U01|u0|Equal56~5, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux279~2\, emsx|U01|u0|mcode|Mux279~2, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux279~6\, emsx|U01|u0|mcode|Mux279~6, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux279~7\, emsx|U01|u0|mcode|Mux279~7, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux279~8\, emsx|U01|u0|mcode|Mux279~8, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux279~4\, emsx|U01|u0|mcode|Mux279~4, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux279~3\, emsx|U01|u0|mcode|Mux279~3, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux279~5\, emsx|U01|u0|mcode|Mux279~5, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux279~9\, emsx|U01|u0|mcode|Mux279~9, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux279~0\, emsx|U01|u0|mcode|Mux279~0, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux279~1\, emsx|U01|u0|mcode|Mux279~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux279~10\, emsx|U01|u0|mcode|Mux279~10, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~92\, emsx|U01|u0|alu|Q_t~92, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~93\, emsx|U01|u0|alu|Q_t~93, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~88\, emsx|U01|u0|alu|Q_t~88, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~89\, emsx|U01|u0|alu|Q_t~89, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~91\, emsx|U01|u0|alu|Q_t~91, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux85~2\, emsx|U01|u0|mcode|Mux85~2, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~99\, emsx|U01|u0|alu|Q_t~99, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~98\, emsx|U01|u0|alu|Q_t~98, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~100\, emsx|U01|u0|alu|Q_t~100, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~94\, emsx|U01|u0|alu|Q_t~94, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~95\, emsx|U01|u0|alu|Q_t~95, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~101\, emsx|U01|u0|alu|Q_t~101, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~85\, emsx|U01|u0|alu|Q_t~85, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~86\, emsx|U01|u0|alu|Q_t~86, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~87\, emsx|U01|u0|alu|Q_t~87, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux85~3\, emsx|U01|u0|mcode|Mux85~3, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~81\, emsx|U01|u0|alu|Q_t~81, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~82\, emsx|U01|u0|alu|Q_t~82, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~75\, emsx|U01|u0|alu|Q_t~75, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~76\, emsx|U01|u0|alu|Q_t~76, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~78\, emsx|U01|u0|alu|Q_t~78, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~79\, emsx|U01|u0|alu|Q_t~79, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~71\, emsx|U01|u0|alu|Q_t~71, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~72\, emsx|U01|u0|alu|Q_t~72, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~73\, emsx|U01|u0|alu|Q_t~73, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~74\, emsx|U01|u0|alu|Q_t~74, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux85~0\, emsx|U01|u0|mcode|Mux85~0, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~69\, emsx|U01|u0|alu|Q_t~69, MSX, 1
instance = comp, \emsx|U01|u0|alu|Q_t~70\, emsx|U01|u0|alu|Q_t~70, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux85~1\, emsx|U01|u0|mcode|Mux85~1, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux279~11\, emsx|U01|u0|mcode|Mux279~11, MSX, 1
instance = comp, \emsx|U01|u0|mcode|Mux279~12\, emsx|U01|u0|mcode|Mux279~12, MSX, 1
instance = comp, \emsx|U01|u0|Equal0~0\, emsx|U01|u0|Equal0~0, MSX, 1
instance = comp, \emsx|U01|u0|Equal0~3\, emsx|U01|u0|Equal0~3, MSX, 1
instance = comp, \emsx|U01|u0|TState[2]~3\, emsx|U01|u0|TState[2]~3, MSX, 1
instance = comp, \emsx|U01|u0|Auto_Wait_t2~0\, emsx|U01|u0|Auto_Wait_t2~0, MSX, 1
instance = comp, \emsx|U01|u0|Auto_Wait_t2\, emsx|U01|u0|Auto_Wait_t2, MSX, 1
instance = comp, \emsx|U01|u0|TState[2]~4\, emsx|U01|u0|TState[2]~4, MSX, 1
instance = comp, \emsx|U01|u0|TState[0]~8\, emsx|U01|u0|TState[0]~8, MSX, 1
instance = comp, \emsx|U01|u0|TState[0]\, emsx|U01|u0|TState[0], MSX, 1
instance = comp, \emsx|U01|u0|TState[1]~7\, emsx|U01|u0|TState[1]~7, MSX, 1
instance = comp, \emsx|U01|u0|TState[1]\, emsx|U01|u0|TState[1], MSX, 1
instance = comp, \emsx|U01|u0|process_7~2\, emsx|U01|u0|process_7~2, MSX, 1
instance = comp, \emsx|U01|u0|TState[2]~5\, emsx|U01|u0|TState[2]~5, MSX, 1
instance = comp, \emsx|U01|u0|process_3~4\, emsx|U01|u0|process_3~4, MSX, 1
instance = comp, \emsx|U01|u0|TState[2]~6\, emsx|U01|u0|TState[2]~6, MSX, 1
instance = comp, \emsx|U01|u0|TState[2]\, emsx|U01|u0|TState[2], MSX, 1
instance = comp, \emsx|U01|u0|A~46\, emsx|U01|u0|A~46, MSX, 1
instance = comp, \emsx|U01|u0|A~47\, emsx|U01|u0|A~47, MSX, 1
instance = comp, \emsx|U01|u0|A~48\, emsx|U01|u0|A~48, MSX, 1
instance = comp, \emsx|U01|u0|A~49\, emsx|U01|u0|A~49, MSX, 1
instance = comp, \emsx|U01|u0|A~50\, emsx|U01|u0|A~50, MSX, 1
instance = comp, \emsx|U01|u0|A[4]\, emsx|U01|u0|A[4], MSX, 1
instance = comp, \emsx|BusDir_o~11\, emsx|BusDir_o~11, MSX, 1
instance = comp, \emsx|BusDir_o~12\, emsx|BusDir_o~12, MSX, 1
instance = comp, \emsx|BusDir_o~13\, emsx|BusDir_o~13, MSX, 1
instance = comp, \emsx|BusDir_o~9\, emsx|BusDir_o~9, MSX, 1
instance = comp, \emsx|BusDir_o~8\, emsx|BusDir_o~8, MSX, 1
instance = comp, \emsx|BusDir_o~6\, emsx|BusDir_o~6, MSX, 1
instance = comp, \emsx|BusDir_o~5\, emsx|BusDir_o~5, MSX, 1
instance = comp, \emsx|BusDir_o~7\, emsx|BusDir_o~7, MSX, 1
instance = comp, \emsx|BusDir_o~10\, emsx|BusDir_o~10, MSX, 1
instance = comp, \emsx|BusDir_o~3\, emsx|BusDir_o~3, MSX, 1
instance = comp, \emsx|BusDir_o~2\, emsx|BusDir_o~2, MSX, 1
instance = comp, \emsx|BusDir_o~4\, emsx|BusDir_o~4, MSX, 1
instance = comp, \emsx|BusDir_o~14\, emsx|BusDir_o~14, MSX, 1
instance = comp, \emsx|BusDir_o~0\, emsx|BusDir_o~0, MSX, 1
instance = comp, \emsx|BusDir_o~1\, emsx|BusDir_o~1, MSX, 1
instance = comp, \emsx|BusDir_o~15\, emsx|BusDir_o~15, MSX, 1
instance = comp, \emsx|U01|u0|DO[7]~7\, emsx|U01|u0|DO[7]~7, MSX, 1
instance = comp, \emsx|U01|u0|DO~26\, emsx|U01|u0|DO~26, MSX, 1
instance = comp, \emsx|U01|u0|DO~27\, emsx|U01|u0|DO~27, MSX, 1
instance = comp, \emsx|U01|u0|DO[7]\, emsx|U01|u0|DO[7], MSX, 1
instance = comp, \emsx|U31_2|SccCh|dbi[7]~6\, emsx|U31_2|SccCh|dbi[7]~6, MSX, 1
instance = comp, \emsx|U31_2|SccCh|dbi[7]\, emsx|U31_2|SccCh|dbi[7], MSX, 1
instance = comp, \emsx|dbi[7]~25\, emsx|dbi[7]~25, MSX, 1
instance = comp, \emsx|U31_1|SccCh|dbi[7]~6\, emsx|U31_1|SccCh|dbi[7]~6, MSX, 1
instance = comp, \emsx|U31_1|SccCh|dbi[7]\, emsx|U31_1|SccCh|dbi[7], MSX, 1
instance = comp, \emsx|RamDbi[7]_OTERM15~feeder\, emsx|RamDbi[7]_OTERM15~feeder, MSX, 1
instance = comp, \emsx|RamDbi[7]_NEW_REG14\, emsx|RamDbi[7]_NEW_REG14, MSX, 1
instance = comp, \emsx|RamDbi[7]_OTERM13~feeder\, emsx|RamDbi[7]_OTERM13~feeder, MSX, 1
instance = comp, \emsx|RamDbi[7]_NEW_REG12\, emsx|RamDbi[7]_NEW_REG12, MSX, 1
instance = comp, \emsx|RamDbi~8\, emsx|RamDbi~8, MSX, 1
instance = comp, \emsx|dbi[7]~26\, emsx|dbi[7]~26, MSX, 1
instance = comp, \emsx|dlydbi~129\, emsx|dlydbi~129, MSX, 1
instance = comp, \emsx|U03|ff_recv_data[7]~feeder\, emsx|U03|ff_recv_data[7]~feeder, MSX, 1
instance = comp, \emsx|U03|ff_recv_data[7]\, emsx|U03|ff_recv_data[7], MSX, 1
instance = comp, \emsx|U03|ff_mmcdbi[7]\, emsx|U03|ff_mmcdbi[7], MSX, 1
instance = comp, \emsx|dlydbi~130\, emsx|dlydbi~130, MSX, 1
instance = comp, \emsx|U08|dbi[7]~feeder\, emsx|U08|dbi[7]~feeder, MSX, 1
instance = comp, \emsx|U08|dbi[7]\, emsx|U08|dbi[7], MSX, 1
instance = comp, \emsx|U05|MapBank1[7]~7\, emsx|U05|MapBank1[7]~7, MSX, 1
instance = comp, \emsx|U05|MapBank1[7]\, emsx|U05|MapBank1[7], MSX, 1
instance = comp, \emsx|U05|MapBank0[7]~6\, emsx|U05|MapBank0[7]~6, MSX, 1
instance = comp, \emsx|U05|MapBank0[7]\, emsx|U05|MapBank0[7], MSX, 1
instance = comp, \emsx|U05|dbi~12\, emsx|U05|dbi~12, MSX, 1
instance = comp, \emsx|U05|MapBank2[7]~7\, emsx|U05|MapBank2[7]~7, MSX, 1
instance = comp, \emsx|U05|MapBank2[7]\, emsx|U05|MapBank2[7], MSX, 1
instance = comp, \emsx|U05|MapBank3[7]~8\, emsx|U05|MapBank3[7]~8, MSX, 1
instance = comp, \emsx|U05|MapBank3[7]\, emsx|U05|MapBank3[7], MSX, 1
instance = comp, \emsx|U05|dbi~13\, emsx|U05|dbi~13, MSX, 1
instance = comp, \emsx|dlydbi~136\, emsx|dlydbi~136, MSX, 1
instance = comp, \emsx|U35|dbi~80\, emsx|U35|dbi~80, MSX, 1
instance = comp, \emsx|U35|vram_slot_ids[7]~9\, emsx|U35|vram_slot_ids[7]~9, MSX, 1
instance = comp, \emsx|U35|vram_slot_ids[7]~reg0\, emsx|U35|vram_slot_ids[7]~reg0, MSX, 1
instance = comp, \emsx|dlydbi~146\, emsx|dlydbi~146, MSX, 1
instance = comp, \emsx|dlydbi~147\, emsx|dlydbi~147, MSX, 1
instance = comp, \emsx|dlydbi~144\, emsx|dlydbi~144, MSX, 1
instance = comp, \emsx|dlydbi~145\, emsx|dlydbi~145, MSX, 1
instance = comp, \emsx|dlydbi~148\, emsx|dlydbi~148, MSX, 1
instance = comp, \emsx|U35|Mux23~2\, emsx|U35|Mux23~2, MSX, 1
instance = comp, \emsx|U35|Mux23~1\, emsx|U35|Mux23~1, MSX, 1
instance = comp, \emsx|U35|Mux23~3\, emsx|U35|Mux23~3, MSX, 1
instance = comp, \emsx|U35|Mux23~4\, emsx|U35|Mux23~4, MSX, 1
instance = comp, \emsx|U35|Blink_ena~0\, emsx|U35|Blink_ena~0, MSX, 1
instance = comp, \emsx|U35|Blink_ena~1\, emsx|U35|Blink_ena~1, MSX, 1
instance = comp, \emsx|U35|Blink_ena~reg0\, emsx|U35|Blink_ena~reg0, MSX, 1
instance = comp, \emsx|dlydbi~151\, emsx|dlydbi~151, MSX, 1
instance = comp, \emsx|dlydbi~152\, emsx|dlydbi~152, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[7]~47\, emsx|U35|io41_id212_n[7]~47, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[7]~48\, emsx|U35|io41_id212_n[7]~48, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[7]~49\, emsx|U35|io41_id212_n[7]~49, MSX, 1
instance = comp, \emsx|U35|io41_id212_n[7]~reg0\, emsx|U35|io41_id212_n[7]~reg0, MSX, 1
instance = comp, \emsx|dlydbi~149\, emsx|dlydbi~149, MSX, 1
instance = comp, \emsx|dlydbi~150\, emsx|dlydbi~150, MSX, 1
instance = comp, \emsx|portF4_bit7~1\, emsx|portF4_bit7~1, MSX, 1
instance = comp, \emsx|process_31~1\, emsx|process_31~1, MSX, 1
instance = comp, \emsx|portF4_bit7~3\, emsx|portF4_bit7~3, MSX, 1
instance = comp, \emsx|portF4_bit7~_emulated\, emsx|portF4_bit7~_emulated, MSX, 1
instance = comp, \emsx|portF4_bit7~2\, emsx|portF4_bit7~2, MSX, 1
instance = comp, \emsx|dlydbi~139\, emsx|dlydbi~139, MSX, 1
instance = comp, \emsx|U40|ff_da0[7]~0\, emsx|U40|ff_da0[7]~0, MSX, 1
instance = comp, \emsx|U40|always0~0\, emsx|U40|always0~0, MSX, 1
instance = comp, \emsx|U40|ff_da0[7]\, emsx|U40|ff_da0[7], MSX, 1
instance = comp, \emsx|U40|ff_da1[7]\, emsx|U40|ff_da1[7], MSX, 1
instance = comp, \emsx|U40|w_active_buffer[7]~0\, emsx|U40|w_active_buffer[7]~0, MSX, 1
instance = comp, \emsx|U40|ff_wave_out[7]~feeder\, emsx|U40|ff_wave_out[7]~feeder, MSX, 1
instance = comp, \emsx|U40|ff_wave_out[7]\, emsx|U40|ff_wave_out[7], MSX, 1
instance = comp, \emsx|U40|w_sample_hold_in[7]~0\, emsx|U40|w_sample_hold_in[7]~0, MSX, 1
instance = comp, \emsx|U40|ff_sample_hold[7]\, emsx|U40|ff_sample_hold[7], MSX, 1
instance = comp, \emsx|U40|ff_da0[6]~feeder\, emsx|U40|ff_da0[6]~feeder, MSX, 1
instance = comp, \emsx|U40|ff_da0[6]\, emsx|U40|ff_da0[6], MSX, 1
instance = comp, \emsx|U40|ff_da1[6]\, emsx|U40|ff_da1[6], MSX, 1
instance = comp, \emsx|U40|w_active_buffer[6]~1\, emsx|U40|w_active_buffer[6]~1, MSX, 1
instance = comp, \emsx|U40|ff_wave_out[6]~0\, emsx|U40|ff_wave_out[6]~0, MSX, 1
instance = comp, \emsx|U40|ff_wave_out[6]\, emsx|U40|ff_wave_out[6], MSX, 1
instance = comp, \emsx|U40|w_sample_hold_in[6]~1\, emsx|U40|w_sample_hold_in[6]~1, MSX, 1
instance = comp, \emsx|U40|ff_sample_hold[6]\, emsx|U40|ff_sample_hold[6], MSX, 1
instance = comp, \emsx|U40|ff_da0[5]~feeder\, emsx|U40|ff_da0[5]~feeder, MSX, 1
instance = comp, \emsx|U40|ff_da0[5]\, emsx|U40|ff_da0[5], MSX, 1
instance = comp, \emsx|U40|ff_da1[5]\, emsx|U40|ff_da1[5], MSX, 1
instance = comp, \emsx|U40|w_active_buffer[5]~2\, emsx|U40|w_active_buffer[5]~2, MSX, 1
instance = comp, \emsx|U40|ff_wave_out[5]~1\, emsx|U40|ff_wave_out[5]~1, MSX, 1
instance = comp, \emsx|U40|ff_wave_out[5]\, emsx|U40|ff_wave_out[5], MSX, 1
instance = comp, \emsx|U40|w_sample_hold_in[5]~2\, emsx|U40|w_sample_hold_in[5]~2, MSX, 1
instance = comp, \emsx|U40|ff_sample_hold[5]\, emsx|U40|ff_sample_hold[5], MSX, 1
instance = comp, \emsx|U40|ff_da0[4]~feeder\, emsx|U40|ff_da0[4]~feeder, MSX, 1
instance = comp, \emsx|U40|ff_da0[4]\, emsx|U40|ff_da0[4], MSX, 1
instance = comp, \emsx|U40|ff_da1[4]\, emsx|U40|ff_da1[4], MSX, 1
instance = comp, \emsx|U40|w_active_buffer[4]~3\, emsx|U40|w_active_buffer[4]~3, MSX, 1
instance = comp, \emsx|U40|ff_wave_out[4]~2\, emsx|U40|ff_wave_out[4]~2, MSX, 1
instance = comp, \emsx|U40|ff_wave_out[4]\, emsx|U40|ff_wave_out[4], MSX, 1
instance = comp, \emsx|U40|w_sample_hold_in[4]~3\, emsx|U40|w_sample_hold_in[4]~3, MSX, 1
instance = comp, \emsx|U40|ff_sample_hold[4]\, emsx|U40|ff_sample_hold[4], MSX, 1
instance = comp, \emsx|U40|ff_da0[3]~feeder\, emsx|U40|ff_da0[3]~feeder, MSX, 1
instance = comp, \emsx|U40|ff_da0[3]\, emsx|U40|ff_da0[3], MSX, 1
instance = comp, \emsx|U40|ff_da1[3]\, emsx|U40|ff_da1[3], MSX, 1
instance = comp, \emsx|U40|w_active_buffer[3]~4\, emsx|U40|w_active_buffer[3]~4, MSX, 1
instance = comp, \emsx|U40|ff_wave_out[3]~3\, emsx|U40|ff_wave_out[3]~3, MSX, 1
instance = comp, \emsx|U40|ff_wave_out[3]\, emsx|U40|ff_wave_out[3], MSX, 1
instance = comp, \emsx|U40|w_sample_hold_in[3]~4\, emsx|U40|w_sample_hold_in[3]~4, MSX, 1
instance = comp, \emsx|U40|ff_sample_hold[3]\, emsx|U40|ff_sample_hold[3], MSX, 1
instance = comp, \emsx|U40|ff_da0[2]~feeder\, emsx|U40|ff_da0[2]~feeder, MSX, 1
instance = comp, \emsx|U40|ff_da0[2]\, emsx|U40|ff_da0[2], MSX, 1
instance = comp, \emsx|U40|ff_da1[2]\, emsx|U40|ff_da1[2], MSX, 1
instance = comp, \emsx|U40|w_active_buffer[2]~5\, emsx|U40|w_active_buffer[2]~5, MSX, 1
instance = comp, \emsx|U40|ff_wave_out[2]~4\, emsx|U40|ff_wave_out[2]~4, MSX, 1
instance = comp, \emsx|U40|ff_wave_out[2]\, emsx|U40|ff_wave_out[2], MSX, 1
instance = comp, \emsx|U40|w_sample_hold_in[2]~5\, emsx|U40|w_sample_hold_in[2]~5, MSX, 1
instance = comp, \emsx|U40|ff_sample_hold[2]\, emsx|U40|ff_sample_hold[2], MSX, 1
instance = comp, \emsx|U40|ff_da0[1]~feeder\, emsx|U40|ff_da0[1]~feeder, MSX, 1
instance = comp, \emsx|U40|ff_da0[1]\, emsx|U40|ff_da0[1], MSX, 1
instance = comp, \emsx|U40|ff_da1[1]\, emsx|U40|ff_da1[1], MSX, 1
instance = comp, \emsx|U40|w_active_buffer[1]~6\, emsx|U40|w_active_buffer[1]~6, MSX, 1
instance = comp, \emsx|U40|ff_wave_out[1]~5\, emsx|U40|ff_wave_out[1]~5, MSX, 1
instance = comp, \emsx|U40|ff_wave_out[1]\, emsx|U40|ff_wave_out[1], MSX, 1
instance = comp, \emsx|U40|w_sample_hold_in[1]~6\, emsx|U40|w_sample_hold_in[1]~6, MSX, 1
instance = comp, \emsx|U40|ff_sample_hold[1]\, emsx|U40|ff_sample_hold[1], MSX, 1
instance = comp, \emsx|U40|ff_da0[0]~feeder\, emsx|U40|ff_da0[0]~feeder, MSX, 1
instance = comp, \emsx|U40|ff_da0[0]\, emsx|U40|ff_da0[0], MSX, 1
instance = comp, \emsx|U40|ff_da1[0]\, emsx|U40|ff_da1[0], MSX, 1
instance = comp, \emsx|U40|w_active_buffer[0]~7\, emsx|U40|w_active_buffer[0]~7, MSX, 1
instance = comp, \emsx|U40|ff_wave_out[0]~6\, emsx|U40|ff_wave_out[0]~6, MSX, 1
instance = comp, \emsx|U40|ff_wave_out[0]\, emsx|U40|ff_wave_out[0], MSX, 1
instance = comp, \emsx|U40|w_sample_hold_in[0]~7\, emsx|U40|w_sample_hold_in[0]~7, MSX, 1
instance = comp, \emsx|U40|ff_sample_hold[0]\, emsx|U40|ff_sample_hold[0], MSX, 1
instance = comp, \emsx|U40|LessThan0~1\, emsx|U40|LessThan0~1, MSX, 1
instance = comp, \emsx|U40|LessThan0~3\, emsx|U40|LessThan0~3, MSX, 1
instance = comp, \emsx|U40|LessThan0~5\, emsx|U40|LessThan0~5, MSX, 1
instance = comp, \emsx|U40|LessThan0~7\, emsx|U40|LessThan0~7, MSX, 1
instance = comp, \emsx|U40|LessThan0~9\, emsx|U40|LessThan0~9, MSX, 1
instance = comp, \emsx|U40|LessThan0~11\, emsx|U40|LessThan0~11, MSX, 1
instance = comp, \emsx|U40|LessThan0~13\, emsx|U40|LessThan0~13, MSX, 1
instance = comp, \emsx|U40|LessThan0~14\, emsx|U40|LessThan0~14, MSX, 1
instance = comp, \emsx|dlydbi~140\, emsx|dlydbi~140, MSX, 1
instance = comp, \emsx|U34|ff_freerun_counter[13]~33\, emsx|U34|ff_freerun_counter[13]~33, MSX, 1
instance = comp, \emsx|U34|ff_freerun_counter[15]~34\, emsx|U34|ff_freerun_counter[15]~34, MSX, 1
instance = comp, \emsx|U34|ff_freerun_counter[15]\, emsx|U34|ff_freerun_counter[15], MSX, 1
instance = comp, \emsx|dlydbi~141\, emsx|dlydbi~141, MSX, 1
instance = comp, \emsx|portF2~7\, emsx|portF2~7, MSX, 1
instance = comp, \emsx|portF2[7]\, emsx|portF2[7], MSX, 1
instance = comp, \emsx|dlydbi~142\, emsx|dlydbi~142, MSX, 1
instance = comp, \emsx|uwifi|db_o~19\, emsx|uwifi|db_o~19, MSX, 1
instance = comp, \emsx|uwifi|db_o[7]\, emsx|uwifi|db_o[7], MSX, 1
instance = comp, \emsx|dlydbi~137\, emsx|dlydbi~137, MSX, 1
instance = comp, \emsx|dlydbi~138\, emsx|dlydbi~138, MSX, 1
instance = comp, \emsx|dlydbi~143\, emsx|dlydbi~143, MSX, 1
instance = comp, \emsx|dlydbi~153\, emsx|dlydbi~153, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChB[7]\, emsx|U30|u_psgch|PsgFreqChB[7], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChA[7]\, emsx|U30|u_psgch|PsgFreqChA[7], MSX, 1
instance = comp, \emsx|U30|dbi[7]~59\, emsx|U30|dbi[7]~59, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqEnv[15]\, emsx|U30|u_psgch|PsgFreqEnv[15], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChC[7]~feeder\, emsx|U30|u_psgch|PsgFreqChC[7]~feeder, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqChC[7]\, emsx|U30|u_psgch|PsgFreqChC[7], MSX, 1
instance = comp, \emsx|U30|dbi[7]~57\, emsx|U30|dbi[7]~57, MSX, 1
instance = comp, \emsx|U30|rega[7]\, emsx|U30|rega[7], MSX, 1
instance = comp, \emsx|U30|dbi[7]~58\, emsx|U30|dbi[7]~58, MSX, 1
instance = comp, \emsx|U30|dbi[7]~60\, emsx|U30|dbi[7]~60, MSX, 1
instance = comp, \emsx|U30|regb[7]~7\, emsx|U30|regb[7]~7, MSX, 1
instance = comp, \emsx|U30|regb[7]\, emsx|U30|regb[7], MSX, 1
instance = comp, \emsx|U30|dbi[7]~61\, emsx|U30|dbi[7]~61, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgFreqEnv[7]\, emsx|U30|u_psgch|PsgFreqEnv[7], MSX, 1
instance = comp, \emsx|U30|dbi[7]~56\, emsx|U30|dbi[7]~56, MSX, 1
instance = comp, \emsx|U30|dbi[7]~62\, emsx|U30|dbi[7]~62, MSX, 1
instance = comp, \emsx|dlydbi~134\, emsx|dlydbi~134, MSX, 1
instance = comp, \emsx|PpiPortC~16\, emsx|PpiPortC~16, MSX, 1
instance = comp, \emsx|PpiPortC[7]~6\, emsx|PpiPortC[7]~6, MSX, 1
instance = comp, \emsx|PpiPortC[7]\, emsx|PpiPortC[7], MSX, 1
instance = comp, \emsx|U06|pKeyX~9\, emsx|U06|pKeyX~9, MSX, 1
instance = comp, \emsx|U06|pKeyX[7]\, emsx|U06|pKeyX[7], MSX, 1
instance = comp, \emsx|dlydbi~131\, emsx|dlydbi~131, MSX, 1
instance = comp, \emsx|dlydbi~132\, emsx|dlydbi~132, MSX, 1
instance = comp, \emsx|dlydbi~133\, emsx|dlydbi~133, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux8~0\, emsx|U20|U_VDP_REGISTER|Mux8~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add9~7\, emsx|U20|U_SPRITE|Add9~7, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS5S6SPCOLLISIONYV[7]\, emsx|U20|U_SPRITE|VDPS5S6SPCOLLISIONYV[7], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS5S6SPCOLLISIONYV~9\, emsx|U20|U_SPRITE|VDPS5S6SPCOLLISIONYV~9, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|PVDPS5S6SPCOLLISIONY[7]~feeder\, emsx|U20|U_SPRITE|PVDPS5S6SPCOLLISIONY[7]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|PVDPS5S6SPCOLLISIONY[7]\, emsx|U20|U_SPRITE|PVDPS5S6SPCOLLISIONY[7], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add8~4\, emsx|U20|U_SPRITE|Add8~4, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS3S4SPCOLLISIONXV[7]\, emsx|U20|U_SPRITE|VDPS3S4SPCOLLISIONXV[7], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|VDPS3S4SPCOLLISIONXV~8\, emsx|U20|U_SPRITE|VDPS3S4SPCOLLISIONXV~8, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|PVDPS3S4SPCOLLISIONX[7]\, emsx|U20|U_SPRITE|PVDPS3S4SPCOLLISIONX[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux8~1\, emsx|U20|U_VDP_REGISTER|Mux8~1, MSX, 1
instance = comp, \emsx|U20|VDPVRAMRDDATA[7]\, emsx|U20|VDPVRAMRDDATA[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux8~2\, emsx|U20|U_VDP_REGISTER|Mux8~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux8~3\, emsx|U20|U_VDP_REGISTER|Mux8~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux8~4\, emsx|U20|U_VDP_REGISTER|Mux8~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux8~5\, emsx|U20|U_VDP_REGISTER|Mux8~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|DBI[7]\, emsx|U20|U_VDP_REGISTER|DBI[7], MSX, 1
instance = comp, \emsx|dlydbi~135\, emsx|dlydbi~135, MSX, 1
instance = comp, \emsx|dlydbi~154\, emsx|dlydbi~154, MSX, 1
instance = comp, \emsx|dlydbi~155\, emsx|dlydbi~155, MSX, 1
instance = comp, \emsx|dlydbi~128\, emsx|dlydbi~128, MSX, 1
instance = comp, \emsx|dlydbi~156\, emsx|dlydbi~156, MSX, 1
instance = comp, \emsx|dlydbi[7]\, emsx|dlydbi[7], MSX, 1
instance = comp, \emsx|dbi[7]~27\, emsx|dbi[7]~27, MSX, 1
instance = comp, \emsx|pSltDat[7]~6\, emsx|pSltDat[7]~6, MSX, 1
instance = comp, \emsx|iSltDat[7]~6\, emsx|iSltDat[7]~6, MSX, 1
instance = comp, \emsx|iSltDat[7]\, emsx|iSltDat[7], MSX, 1
instance = comp, \emsx|U03|ff_bank0[7]~6\, emsx|U03|ff_bank0[7]~6, MSX, 1
instance = comp, \emsx|U03|ff_bank0[7]\, emsx|U03|ff_bank0[7], MSX, 1
instance = comp, \emsx|U03|Equal5~0\, emsx|U03|Equal5~0, MSX, 1
instance = comp, \emsx|hybtoutcnt[0]~6\, emsx|hybtoutcnt[0]~6, MSX, 1
instance = comp, \emsx|hybtoutcnt[0]\, emsx|hybtoutcnt[0], MSX, 1
instance = comp, \emsx|Add3~0\, emsx|Add3~0, MSX, 1
instance = comp, \emsx|hybtoutcnt[2]~4\, emsx|hybtoutcnt[2]~4, MSX, 1
instance = comp, \emsx|hybtoutcnt[2]\, emsx|hybtoutcnt[2], MSX, 1
instance = comp, \emsx|Equal2~3\, emsx|Equal2~3, MSX, 1
instance = comp, \emsx|Equal2~4\, emsx|Equal2~4, MSX, 1
instance = comp, \emsx|Equal2~0\, emsx|Equal2~0, MSX, 1
instance = comp, \emsx|Equal2~1\, emsx|Equal2~1, MSX, 1
instance = comp, \emsx|Equal2~2\, emsx|Equal2~2, MSX, 1
instance = comp, \emsx|Equal2~5\, emsx|Equal2~5, MSX, 1
instance = comp, \emsx|hybstartcnt[1]~1\, emsx|hybstartcnt[1]~1, MSX, 1
instance = comp, \emsx|hybstartcnt[0]~3\, emsx|hybstartcnt[0]~3, MSX, 1
instance = comp, \emsx|hybstartcnt[0]\, emsx|hybstartcnt[0], MSX, 1
instance = comp, \emsx|hybstartcnt[1]~2\, emsx|hybstartcnt[1]~2, MSX, 1
instance = comp, \emsx|hybstartcnt[1]\, emsx|hybstartcnt[1], MSX, 1
instance = comp, \emsx|Equal3~1\, emsx|Equal3~1, MSX, 1
instance = comp, \emsx|hybstartcnt[2]~0\, emsx|hybstartcnt[2]~0, MSX, 1
instance = comp, \emsx|hybstartcnt[2]\, emsx|hybstartcnt[2], MSX, 1
instance = comp, \emsx|Equal3~0\, emsx|Equal3~0, MSX, 1
instance = comp, \emsx|process_5~0\, emsx|process_5~0, MSX, 1
instance = comp, \emsx|hybtoutcnt[1]~3\, emsx|hybtoutcnt[1]~3, MSX, 1
instance = comp, \emsx|hybtoutcnt[1]~5\, emsx|hybtoutcnt[1]~5, MSX, 1
instance = comp, \emsx|hybtoutcnt[1]\, emsx|hybtoutcnt[1], MSX, 1
instance = comp, \emsx|hybridclk_n~0\, emsx|hybridclk_n~0, MSX, 1
instance = comp, \emsx|hybridclk_n\, emsx|hybridclk_n, MSX, 1
instance = comp, \emsx|ff_clksel5m_n~0\, emsx|ff_clksel5m_n~0, MSX, 1
instance = comp, \emsx|ff_clksel5m_n~1\, emsx|ff_clksel5m_n~1, MSX, 1
instance = comp, \emsx|ff_clksel5m_n\, emsx|ff_clksel5m_n, MSX, 1
instance = comp, \emsx|iCpuClk~2\, emsx|iCpuClk~2, MSX, 1
instance = comp, \emsx|iCpuClk~1\, emsx|iCpuClk~1, MSX, 1
instance = comp, \emsx|Equal11~0\, emsx|Equal11~0, MSX, 1
instance = comp, \emsx|rtcdiv3[0]\, emsx|rtcdiv3[0], MSX, 1
instance = comp, \emsx|Add5~0\, emsx|Add5~0, MSX, 1
instance = comp, \emsx|rtcdiv3[1]\, emsx|rtcdiv3[1], MSX, 1
instance = comp, \emsx|rtcclk~0\, emsx|rtcclk~0, MSX, 1
instance = comp, \emsx|rtcclk\, emsx|rtcclk, MSX, 1
instance = comp, \emsx|iCpuClk~0\, emsx|iCpuClk~0, MSX, 1
instance = comp, \emsx|iCpuClk\, emsx|iCpuClk, MSX, 1
instance = comp, \emsx|iCpuClk~clkctrl\, emsx|iCpuClk~clkctrl, MSX, 1
instance = comp, \emsx|U01|u0|A~41\, emsx|U01|u0|A~41, MSX, 1
instance = comp, \emsx|U01|u0|A~42\, emsx|U01|u0|A~42, MSX, 1
instance = comp, \emsx|U01|u0|A~43\, emsx|U01|u0|A~43, MSX, 1
instance = comp, \emsx|U01|u0|A~44\, emsx|U01|u0|A~44, MSX, 1
instance = comp, \emsx|U01|u0|A~45\, emsx|U01|u0|A~45, MSX, 1
instance = comp, \emsx|U01|u0|A[5]\, emsx|U01|u0|A[5], MSX, 1
instance = comp, \emsx|iSltAdr[5]~5\, emsx|iSltAdr[5]~5, MSX, 1
instance = comp, \emsx|iSltAdr[5]\, emsx|iSltAdr[5], MSX, 1
instance = comp, \emsx|uwifi|Equal0~0\, emsx|uwifi|Equal0~0, MSX, 1
instance = comp, \emsx|U35|process_0~0\, emsx|U35|process_0~0, MSX, 1
instance = comp, \emsx|U35|process_0~1\, emsx|U35|process_0~1, MSX, 1
instance = comp, \emsx|U35|process_0~5\, emsx|U35|process_0~5, MSX, 1
instance = comp, \emsx|U35|Mux49~1\, emsx|U35|Mux49~1, MSX, 1
instance = comp, \emsx|U35|Mux49~2\, emsx|U35|Mux49~2, MSX, 1
instance = comp, \emsx|U35|io43_id212~5\, emsx|U35|io43_id212~5, MSX, 1
instance = comp, \emsx|U35|io43_id212~6\, emsx|U35|io43_id212~6, MSX, 1
instance = comp, \emsx|U35|io43_id212~7\, emsx|U35|io43_id212~7, MSX, 1
instance = comp, \emsx|U35|io43_id212[5]~reg0\, emsx|U35|io43_id212[5]~reg0, MSX, 1
instance = comp, \emsx|xSltRst_n~0\, emsx|xSltRst_n~0, MSX, 1
instance = comp, \emsx|xSltRst_n\, emsx|xSltRst_n, MSX, 1
instance = comp, \emsx|HardRst_cnt[1]~6\, emsx|HardRst_cnt[1]~6, MSX, 1
instance = comp, \emsx|HardRst_cnt[1]\, emsx|HardRst_cnt[1], MSX, 1
instance = comp, \emsx|HardRst_cnt[1]~4\, emsx|HardRst_cnt[1]~4, MSX, 1
instance = comp, \emsx|Equal14~0\, emsx|Equal14~0, MSX, 1
instance = comp, \emsx|HardRst_cnt[1]~5\, emsx|HardRst_cnt[1]~5, MSX, 1
instance = comp, \emsx|HardRst_cnt[0]~12\, emsx|HardRst_cnt[0]~12, MSX, 1
instance = comp, \emsx|HardRst_cnt[0]\, emsx|HardRst_cnt[0], MSX, 1
instance = comp, \emsx|Add7~0\, emsx|Add7~0, MSX, 1
instance = comp, \emsx|process_16~5\, emsx|process_16~5, MSX, 1
instance = comp, \emsx|ff_reload_n~0\, emsx|ff_reload_n~0, MSX, 1
instance = comp, \emsx|ff_reload_n\, emsx|ff_reload_n, MSX, 1
instance = comp, \emsx|HardRst_cnt[2]~7\, emsx|HardRst_cnt[2]~7, MSX, 1
instance = comp, \emsx|HardRst_cnt[2]~8\, emsx|HardRst_cnt[2]~8, MSX, 1
instance = comp, \emsx|HardRst_cnt[2]\, emsx|HardRst_cnt[2], MSX, 1
instance = comp, \emsx|HardRst_cnt[3]~10\, emsx|HardRst_cnt[3]~10, MSX, 1
instance = comp, \emsx|HardRst_cnt[3]~9\, emsx|HardRst_cnt[3]~9, MSX, 1
instance = comp, \emsx|HardRst_cnt[3]~11\, emsx|HardRst_cnt[3]~11, MSX, 1
instance = comp, \emsx|HardRst_cnt[3]\, emsx|HardRst_cnt[3], MSX, 1
instance = comp, \emsx|Equal16~0\, emsx|Equal16~0, MSX, 1
instance = comp, \emsx|U35|Mux82~0\, emsx|U35|Mux82~0, MSX, 1
instance = comp, \emsx|U35|Mux82~2\, emsx|U35|Mux82~2, MSX, 1
instance = comp, \emsx|U35|bios_reload_ack\, emsx|U35|bios_reload_ack, MSX, 1
instance = comp, \emsx|process_16~0\, emsx|process_16~0, MSX, 1
instance = comp, \emsx|RstSeq[4]~10\, emsx|RstSeq[4]~10, MSX, 1
instance = comp, \emsx|RstSeq[4]~11\, emsx|RstSeq[4]~11, MSX, 1
instance = comp, \emsx|RstSeq[4]~12\, emsx|RstSeq[4]~12, MSX, 1
instance = comp, \emsx|RstSeq[4]\, emsx|RstSeq[4], MSX, 1
instance = comp, \emsx|Equal90~0\, emsx|Equal90~0, MSX, 1
instance = comp, \emsx|U35|Mux82~1\, emsx|U35|Mux82~1, MSX, 1
instance = comp, \emsx|U35|swioRESET_n~0\, emsx|U35|swioRESET_n~0, MSX, 1
instance = comp, \emsx|U35|swioRESET_n~reg0\, emsx|U35|swioRESET_n~reg0, MSX, 1
instance = comp, \emsx|iSltRst_n~0\, emsx|iSltRst_n~0, MSX, 1
instance = comp, \emsx|iSltRst_n\, emsx|iSltRst_n, MSX, 1
instance = comp, \emsx|reset~0\, emsx|reset~0, MSX, 1
instance = comp, \emsx|reset\, emsx|reset, MSX, 1
instance = comp, \emsx|reset~clkctrl\, emsx|reset~clkctrl, MSX, 1
instance = comp, \emsx|clkdiv3[0]\, emsx|clkdiv3[0], MSX, 1
instance = comp, \emsx|Add0~0\, emsx|Add0~0, MSX, 1
instance = comp, \emsx|clkdiv3[1]\, emsx|clkdiv3[1], MSX, 1
instance = comp, \emsx|clkena~0\, emsx|clkena~0, MSX, 1
instance = comp, \emsx|clkena\, emsx|clkena, MSX, 1
instance = comp, \emsx|u_interpo|FF_WEIGHT~0\, emsx|u_interpo|FF_WEIGHT~0, MSX, 1
instance = comp, \emsx|u_interpo|FF_WEIGHT[0]\, emsx|u_interpo|FF_WEIGHT[0], MSX, 1
instance = comp, \emsx|u_interpo|Add0~0\, emsx|u_interpo|Add0~0, MSX, 1
instance = comp, \emsx|u_interpo|FF_WEIGHT[1]\, emsx|u_interpo|FF_WEIGHT[1], MSX, 1
instance = comp, \emsx|u_interpo|Add0~1\, emsx|u_interpo|Add0~1, MSX, 1
instance = comp, \emsx|u_interpo|FF_WEIGHT[2]\, emsx|u_interpo|FF_WEIGHT[2], MSX, 1
instance = comp, \emsx|U40|wave_out[7]~0\, emsx|U40|wave_out[7]~0, MSX, 1
instance = comp, \emsx|ff_tr_pcm[10]~feeder\, emsx|ff_tr_pcm[10]~feeder, MSX, 1
instance = comp, \emsx|ff_tr_pcm[10]\, emsx|ff_tr_pcm[10], MSX, 1
instance = comp, \emsx|Add13~0\, emsx|Add13~0, MSX, 1
instance = comp, \emsx|U32|U1|s0|ff_count[0]~6\, emsx|U32|U1|s0|ff_count[0]~6, MSX, 1
instance = comp, \emsx|U32|U1|s0|ff_count[0]\, emsx|U32|U1|s0|ff_count[0], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgClkEna[1]~0\, emsx|U30|u_psgch|PsgClkEna[1]~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgClkEna[1]\, emsx|U30|u_psgch|PsgClkEna[1], MSX, 1
instance = comp, \emsx|U30|u_psgch|Mux86~0\, emsx|U30|u_psgch|Mux86~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgIndex~0\, emsx|U30|u_psgch|PsgIndex~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgIndex~2\, emsx|U30|u_psgch|PsgIndex~2, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgIndex~1\, emsx|U30|u_psgch|PsgIndex~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgClkEna[2]~3\, emsx|U30|u_psgch|PsgClkEna[2]~3, MSX, 1
instance = comp, \emsx|U30|u_psgch|wave[2]~0\, emsx|U30|u_psgch|wave[2]~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgClkEna[2]\, emsx|U30|u_psgch|PsgClkEna[2], MSX, 1
instance = comp, \emsx|U32|U1|s0|ff_count[1]~5\, emsx|U32|U1|s0|ff_count[1]~5, MSX, 1
instance = comp, \emsx|U32|U1|pg|memwr~0\, emsx|U32|U1|pg|memwr~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgClkEna[3]~1\, emsx|U30|u_psgch|PsgClkEna[3]~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgClkEna[3]\, emsx|U30|u_psgch|PsgClkEna[3], MSX, 1
instance = comp, \emsx|U30|u_psgch|process_2~0\, emsx|U30|u_psgch|process_2~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgClkEna[4]~2\, emsx|U30|u_psgch|PsgClkEna[4]~2, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgClkEna[4]\, emsx|U30|u_psgch|PsgClkEna[4], MSX, 1
instance = comp, \emsx|U30|u_psgch|process_3~0\, emsx|U30|u_psgch|process_3~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv[3]\, emsx|U30|u_psgch|PsgCntEnv[3], MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal33~0\, emsx|U30|u_psgch|Equal33~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal33~1\, emsx|U30|u_psgch|Equal33~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal33~3\, emsx|U30|u_psgch|Equal33~3, MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal33~4\, emsx|U30|u_psgch|Equal33~4, MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal33~5\, emsx|U30|u_psgch|Equal33~5, MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal33~10\, emsx|U30|u_psgch|Equal33~10, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv~20\, emsx|U30|u_psgch|PsgCntEnv~20, MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal33~6\, emsx|U30|u_psgch|Equal33~6, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv~31\, emsx|U30|u_psgch|PsgCntEnv~31, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv~7\, emsx|U30|u_psgch|PsgCntEnv~7, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv~13\, emsx|U30|u_psgch|PsgCntEnv~13, MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal33~2\, emsx|U30|u_psgch|Equal33~2, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv~0\, emsx|U30|u_psgch|PsgCntEnv~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal33~11\, emsx|U30|u_psgch|Equal33~11, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv~27\, emsx|U30|u_psgch|PsgCntEnv~27, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv~17\, emsx|U30|u_psgch|PsgCntEnv~17, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv[0]\, emsx|U30|u_psgch|PsgCntEnv[0], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv~18\, emsx|U30|u_psgch|PsgCntEnv~18, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv~19\, emsx|U30|u_psgch|PsgCntEnv~19, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv[1]\, emsx|U30|u_psgch|PsgCntEnv[1], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv~3\, emsx|U30|u_psgch|PsgCntEnv~3, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv~2\, emsx|U30|u_psgch|PsgCntEnv~2, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv~4\, emsx|U30|u_psgch|PsgCntEnv~4, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv[2]\, emsx|U30|u_psgch|PsgCntEnv[2], MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal32~0\, emsx|U30|u_psgch|Equal32~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv~22\, emsx|U30|u_psgch|PsgCntEnv~22, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv~23\, emsx|U30|u_psgch|PsgCntEnv~23, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv[4]\, emsx|U30|u_psgch|PsgCntEnv[4], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv~25\, emsx|U30|u_psgch|PsgCntEnv~25, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv~24\, emsx|U30|u_psgch|PsgCntEnv~24, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv~26\, emsx|U30|u_psgch|PsgCntEnv~26, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv[5]\, emsx|U30|u_psgch|PsgCntEnv[5], MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal32~1\, emsx|U30|u_psgch|Equal32~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv~28\, emsx|U30|u_psgch|PsgCntEnv~28, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv[6]\, emsx|U30|u_psgch|PsgCntEnv[6], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv~29\, emsx|U30|u_psgch|PsgCntEnv~29, MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal32~7\, emsx|U30|u_psgch|Equal32~7, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv~30\, emsx|U30|u_psgch|PsgCntEnv~30, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv[7]\, emsx|U30|u_psgch|PsgCntEnv[7], MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal32~5\, emsx|U30|u_psgch|Equal32~5, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv~1\, emsx|U30|u_psgch|PsgCntEnv~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv[8]\, emsx|U30|u_psgch|PsgCntEnv[8], MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal32~2\, emsx|U30|u_psgch|Equal32~2, MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal33~9\, emsx|U30|u_psgch|Equal33~9, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv~15\, emsx|U30|u_psgch|PsgCntEnv~15, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv~16\, emsx|U30|u_psgch|PsgCntEnv~16, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv[9]\, emsx|U30|u_psgch|PsgCntEnv[9], MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal32~8\, emsx|U30|u_psgch|Equal32~8, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv~14\, emsx|U30|u_psgch|PsgCntEnv~14, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv[10]\, emsx|U30|u_psgch|PsgCntEnv[10], MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal33~8\, emsx|U30|u_psgch|Equal33~8, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv~11\, emsx|U30|u_psgch|PsgCntEnv~11, MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal32~10\, emsx|U30|u_psgch|Equal32~10, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv~12\, emsx|U30|u_psgch|PsgCntEnv~12, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv[11]\, emsx|U30|u_psgch|PsgCntEnv[11], MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal32~3\, emsx|U30|u_psgch|Equal32~3, MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal33~7\, emsx|U30|u_psgch|Equal33~7, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv~9\, emsx|U30|u_psgch|PsgCntEnv~9, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv~10\, emsx|U30|u_psgch|PsgCntEnv~10, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv[12]\, emsx|U30|u_psgch|PsgCntEnv[12], MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal32~9\, emsx|U30|u_psgch|Equal32~9, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv~8\, emsx|U30|u_psgch|PsgCntEnv~8, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv[13]\, emsx|U30|u_psgch|PsgCntEnv[13], MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal32~6\, emsx|U30|u_psgch|Equal32~6, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv~5\, emsx|U30|u_psgch|PsgCntEnv~5, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv~6\, emsx|U30|u_psgch|PsgCntEnv~6, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv[14]\, emsx|U30|u_psgch|PsgCntEnv[14], MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal32~4\, emsx|U30|u_psgch|Equal32~4, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv~32\, emsx|U30|u_psgch|PsgCntEnv~32, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv[15]\, emsx|U30|u_psgch|PsgCntEnv[15], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgEnvAck\, emsx|U30|u_psgch|PsgEnvAck, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgEnvReq~0\, emsx|U30|u_psgch|PsgEnvReq~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgEnvReq\, emsx|U30|u_psgch|PsgEnvReq, MSX, 1
instance = comp, \emsx|U30|u_psgch|process_4~1\, emsx|U30|u_psgch|process_4~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal32~11\, emsx|U30|u_psgch|Equal32~11, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntEnv~21\, emsx|U30|u_psgch|PsgCntEnv~21, MSX, 1
instance = comp, \emsx|U30|u_psgch|process_4~5\, emsx|U30|u_psgch|process_4~5, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgPtrEnv[4]\, emsx|U30|u_psgch|PsgPtrEnv[4], MSX, 1
instance = comp, \emsx|U30|u_psgch|process_4~2\, emsx|U30|u_psgch|process_4~2, MSX, 1
instance = comp, \emsx|U30|u_psgch|process_4~3\, emsx|U30|u_psgch|process_4~3, MSX, 1
instance = comp, \emsx|U30|u_psgch|process_4~6\, emsx|U30|u_psgch|process_4~6, MSX, 1
instance = comp, \emsx|U30|u_psgch|process_4~4\, emsx|U30|u_psgch|process_4~4, MSX, 1
instance = comp, \emsx|U30|u_psgch|process_4~7\, emsx|U30|u_psgch|process_4~7, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgPtrEnv~1\, emsx|U30|u_psgch|PsgPtrEnv~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgPtrEnv[0]\, emsx|U30|u_psgch|PsgPtrEnv[0], MSX, 1
instance = comp, \emsx|U30|u_psgch|process_4~0\, emsx|U30|u_psgch|process_4~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgPtrEnv~2\, emsx|U30|u_psgch|PsgPtrEnv~2, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgPtrEnv[1]\, emsx|U30|u_psgch|PsgPtrEnv[1], MSX, 1
instance = comp, \emsx|U30|u_psgch|Add11~1\, emsx|U30|u_psgch|Add11~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgPtrEnv~3\, emsx|U30|u_psgch|PsgPtrEnv~3, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgPtrEnv[2]\, emsx|U30|u_psgch|PsgPtrEnv[2], MSX, 1
instance = comp, \emsx|U30|u_psgch|Add11~2\, emsx|U30|u_psgch|Add11~2, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgPtrEnv~4\, emsx|U30|u_psgch|PsgPtrEnv~4, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgPtrEnv[3]\, emsx|U30|u_psgch|PsgPtrEnv[3], MSX, 1
instance = comp, \emsx|U30|u_psgch|Add11~0\, emsx|U30|u_psgch|Add11~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgPtrEnv~0\, emsx|U30|u_psgch|PsgPtrEnv~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgVolEnv~0\, emsx|U30|u_psgch|PsgVolEnv~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgVolEnv~1\, emsx|U30|u_psgch|PsgVolEnv~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgVolEnv[0]\, emsx|U30|u_psgch|PsgVolEnv[0], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgIndex~3\, emsx|U30|u_psgch|PsgIndex~3, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgIndex~4\, emsx|U30|u_psgch|PsgIndex~4, MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal25~0\, emsx|U30|u_psgch|Equal25~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal25~1\, emsx|U30|u_psgch|Equal25~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal25~2\, emsx|U30|u_psgch|Equal25~2, MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal25~3\, emsx|U30|u_psgch|Equal25~3, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChC~12\, emsx|U30|u_psgch|PsgCntChC~12, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChC~9\, emsx|U30|u_psgch|PsgCntChC~9, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChC~10\, emsx|U30|u_psgch|PsgCntChC~10, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChC[1]\, emsx|U30|u_psgch|PsgCntChC[1], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChC[3]\, emsx|U30|u_psgch|PsgCntChC[3], MSX, 1
instance = comp, \emsx|U30|u_psgch|Add6~1\, emsx|U30|u_psgch|Add6~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|Add5~1\, emsx|U30|u_psgch|Add5~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChC~4\, emsx|U30|u_psgch|PsgCntChC~4, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChC[2]\, emsx|U30|u_psgch|PsgCntChC[2], MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal24~0\, emsx|U30|u_psgch|Equal24~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|Add6~3\, emsx|U30|u_psgch|Add6~3, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChC~7\, emsx|U30|u_psgch|PsgCntChC~7, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChC~8\, emsx|U30|u_psgch|PsgCntChC~8, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChC[4]\, emsx|U30|u_psgch|PsgCntChC[4], MSX, 1
instance = comp, \emsx|U30|u_psgch|Add5~0\, emsx|U30|u_psgch|Add5~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|Add6~0\, emsx|U30|u_psgch|Add6~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChC~3\, emsx|U30|u_psgch|PsgCntChC~3, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChC[5]\, emsx|U30|u_psgch|PsgCntChC[5], MSX, 1
instance = comp, \emsx|U30|u_psgch|Add5~3\, emsx|U30|u_psgch|Add5~3, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChC~6\, emsx|U30|u_psgch|PsgCntChC~6, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChC[6]\, emsx|U30|u_psgch|PsgCntChC[6], MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal24~1\, emsx|U30|u_psgch|Equal24~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChC~0\, emsx|U30|u_psgch|PsgCntChC~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChC~1\, emsx|U30|u_psgch|PsgCntChC~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChC[7]\, emsx|U30|u_psgch|PsgCntChC[7], MSX, 1
instance = comp, \emsx|U30|u_psgch|Add6~4\, emsx|U30|u_psgch|Add6~4, MSX, 1
instance = comp, \emsx|U30|u_psgch|Add5~4\, emsx|U30|u_psgch|Add5~4, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChC~11\, emsx|U30|u_psgch|PsgCntChC~11, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChC[8]\, emsx|U30|u_psgch|PsgCntChC[8], MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal24~2\, emsx|U30|u_psgch|Equal24~2, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChC~13\, emsx|U30|u_psgch|PsgCntChC~13, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChC[9]\, emsx|U30|u_psgch|PsgCntChC[9], MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal24~4\, emsx|U30|u_psgch|Equal24~4, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChC~14\, emsx|U30|u_psgch|PsgCntChC~14, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChC~15\, emsx|U30|u_psgch|PsgCntChC~15, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChC[10]\, emsx|U30|u_psgch|PsgCntChC[10], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChC~16\, emsx|U30|u_psgch|PsgCntChC~16, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChC~17\, emsx|U30|u_psgch|PsgCntChC~17, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChC[11]\, emsx|U30|u_psgch|PsgCntChC[11], MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal24~3\, emsx|U30|u_psgch|Equal24~3, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChC~2\, emsx|U30|u_psgch|PsgCntChC~2, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChC[0]\, emsx|U30|u_psgch|PsgCntChC[0], MSX, 1
instance = comp, \emsx|U30|u_psgch|Add5~2\, emsx|U30|u_psgch|Add5~2, MSX, 1
instance = comp, \emsx|U30|u_psgch|Add6~2\, emsx|U30|u_psgch|Add6~2, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChC~5\, emsx|U30|u_psgch|PsgCntChC~5, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgEdgeChC~2\, emsx|U30|u_psgch|PsgEdgeChC~2, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgEdgeChC~3\, emsx|U30|u_psgch|PsgEdgeChC~3, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgEdgeChC~0\, emsx|U30|u_psgch|PsgEdgeChC~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgEdgeChC~1\, emsx|U30|u_psgch|PsgEdgeChC~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgEdgeChC~4\, emsx|U30|u_psgch|PsgEdgeChC~4, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgEdgeChC\, emsx|U30|u_psgch|PsgEdgeChC, MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal31~1\, emsx|U30|u_psgch|Equal31~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal31~3\, emsx|U30|u_psgch|Equal31~3, MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal31~2\, emsx|U30|u_psgch|Equal31~2, MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal31~0\, emsx|U30|u_psgch|Equal31~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal31~4\, emsx|U30|u_psgch|Equal31~4, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgGenNoise~2\, emsx|U30|u_psgch|PsgGenNoise~2, MSX, 1
instance = comp, \emsx|U30|u_psgch|Add8~0\, emsx|U30|u_psgch|Add8~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal29~0\, emsx|U30|u_psgch|Equal29~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal29~1\, emsx|U30|u_psgch|Equal29~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntNoise~1\, emsx|U30|u_psgch|PsgCntNoise~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntNoise[4]\, emsx|U30|u_psgch|PsgCntNoise[4], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntNoise[2]\, emsx|U30|u_psgch|PsgCntNoise[2], MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal28~1\, emsx|U30|u_psgch|Equal28~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal29~2\, emsx|U30|u_psgch|Equal29~2, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntNoise~5\, emsx|U30|u_psgch|PsgCntNoise~5, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntNoise~6\, emsx|U30|u_psgch|PsgCntNoise~6, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntNoise[3]\, emsx|U30|u_psgch|PsgCntNoise[3], MSX, 1
instance = comp, \emsx|U30|u_psgch|Add7~0\, emsx|U30|u_psgch|Add7~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal28~0\, emsx|U30|u_psgch|Equal28~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntNoise~0\, emsx|U30|u_psgch|PsgCntNoise~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntNoise[0]\, emsx|U30|u_psgch|PsgCntNoise[0], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntNoise~2\, emsx|U30|u_psgch|PsgCntNoise~2, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntNoise~3\, emsx|U30|u_psgch|PsgCntNoise~3, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntNoise[1]\, emsx|U30|u_psgch|PsgCntNoise[1], MSX, 1
instance = comp, \emsx|U30|u_psgch|Add7~1\, emsx|U30|u_psgch|Add7~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntNoise~4\, emsx|U30|u_psgch|PsgCntNoise~4, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgGenNoise[17]~0\, emsx|U30|u_psgch|PsgGenNoise[17]~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgGenNoise[17]~1\, emsx|U30|u_psgch|PsgGenNoise[17]~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgGenNoise[0]\, emsx|U30|u_psgch|PsgGenNoise[0], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgGenNoise[1]\, emsx|U30|u_psgch|PsgGenNoise[1], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgGenNoise[2]~feeder\, emsx|U30|u_psgch|PsgGenNoise[2]~feeder, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgGenNoise[2]\, emsx|U30|u_psgch|PsgGenNoise[2], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgGenNoise[3]\, emsx|U30|u_psgch|PsgGenNoise[3], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgGenNoise[4]~feeder\, emsx|U30|u_psgch|PsgGenNoise[4]~feeder, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgGenNoise[4]\, emsx|U30|u_psgch|PsgGenNoise[4], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgGenNoise[5]\, emsx|U30|u_psgch|PsgGenNoise[5], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgGenNoise[6]~feeder\, emsx|U30|u_psgch|PsgGenNoise[6]~feeder, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgGenNoise[6]\, emsx|U30|u_psgch|PsgGenNoise[6], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgGenNoise[7]\, emsx|U30|u_psgch|PsgGenNoise[7], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgGenNoise[8]\, emsx|U30|u_psgch|PsgGenNoise[8], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgGenNoise[9]\, emsx|U30|u_psgch|PsgGenNoise[9], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgGenNoise[10]~feeder\, emsx|U30|u_psgch|PsgGenNoise[10]~feeder, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgGenNoise[10]\, emsx|U30|u_psgch|PsgGenNoise[10], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgGenNoise[11]~feeder\, emsx|U30|u_psgch|PsgGenNoise[11]~feeder, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgGenNoise[11]\, emsx|U30|u_psgch|PsgGenNoise[11], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgGenNoise[12]~feeder\, emsx|U30|u_psgch|PsgGenNoise[12]~feeder, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgGenNoise[12]\, emsx|U30|u_psgch|PsgGenNoise[12], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgGenNoise[13]\, emsx|U30|u_psgch|PsgGenNoise[13], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgGenNoise[14]\, emsx|U30|u_psgch|PsgGenNoise[14], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgGenNoise[15]\, emsx|U30|u_psgch|PsgGenNoise[15], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgGenNoise[16]\, emsx|U30|u_psgch|PsgGenNoise[16], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgGenNoise[17]\, emsx|U30|u_psgch|PsgGenNoise[17], MSX, 1
instance = comp, \emsx|U30|u_psgch|process_5~1\, emsx|U30|u_psgch|process_5~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal19~0\, emsx|U30|u_psgch|Equal19~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal19~1\, emsx|U30|u_psgch|Equal19~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal19~2\, emsx|U30|u_psgch|Equal19~2, MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal19~3\, emsx|U30|u_psgch|Equal19~3, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChA~0\, emsx|U30|u_psgch|PsgCntChA~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChA~6\, emsx|U30|u_psgch|PsgCntChA~6, MSX, 1
instance = comp, \emsx|U30|u_psgch|Add2~0\, emsx|U30|u_psgch|Add2~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChA~16\, emsx|U30|u_psgch|PsgCntChA~16, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChA[0]\, emsx|U30|u_psgch|PsgCntChA[0], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChA[2]\, emsx|U30|u_psgch|PsgCntChA[2], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChA~14\, emsx|U30|u_psgch|PsgCntChA~14, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChA~15\, emsx|U30|u_psgch|PsgCntChA~15, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChA[1]\, emsx|U30|u_psgch|PsgCntChA[1], MSX, 1
instance = comp, \emsx|U30|u_psgch|Add2~2\, emsx|U30|u_psgch|Add2~2, MSX, 1
instance = comp, \emsx|U30|u_psgch|Add1~2\, emsx|U30|u_psgch|Add1~2, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChA~12\, emsx|U30|u_psgch|PsgCntChA~12, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChA[3]\, emsx|U30|u_psgch|PsgCntChA[3], MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal18~0\, emsx|U30|u_psgch|Equal18~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|Add2~1\, emsx|U30|u_psgch|Add2~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChA~10\, emsx|U30|u_psgch|PsgCntChA~10, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChA~11\, emsx|U30|u_psgch|PsgCntChA~11, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChA[4]\, emsx|U30|u_psgch|PsgCntChA[4], MSX, 1
instance = comp, \emsx|U30|u_psgch|Add1~1\, emsx|U30|u_psgch|Add1~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChA~9\, emsx|U30|u_psgch|PsgCntChA~9, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChA[5]\, emsx|U30|u_psgch|PsgCntChA[5], MSX, 1
instance = comp, \emsx|U30|u_psgch|Add1~0\, emsx|U30|u_psgch|Add1~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChA~8\, emsx|U30|u_psgch|PsgCntChA~8, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChA[6]\, emsx|U30|u_psgch|PsgCntChA[6], MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal18~1\, emsx|U30|u_psgch|Equal18~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChA~7\, emsx|U30|u_psgch|PsgCntChA~7, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChA[7]\, emsx|U30|u_psgch|PsgCntChA[7], MSX, 1
instance = comp, \emsx|U30|u_psgch|Add2~4\, emsx|U30|u_psgch|Add2~4, MSX, 1
instance = comp, \emsx|U30|u_psgch|Add1~4\, emsx|U30|u_psgch|Add1~4, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChA~17\, emsx|U30|u_psgch|PsgCntChA~17, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChA[8]\, emsx|U30|u_psgch|PsgCntChA[8], MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal18~3\, emsx|U30|u_psgch|Equal18~3, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChA~4\, emsx|U30|u_psgch|PsgCntChA~4, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChA~5\, emsx|U30|u_psgch|PsgCntChA~5, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChA[9]\, emsx|U30|u_psgch|PsgCntChA[9], MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal18~2\, emsx|U30|u_psgch|Equal18~2, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChA~2\, emsx|U30|u_psgch|PsgCntChA~2, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChA~3\, emsx|U30|u_psgch|PsgCntChA~3, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChA[11]\, emsx|U30|u_psgch|PsgCntChA[11], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChA~1\, emsx|U30|u_psgch|PsgCntChA~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChA[10]\, emsx|U30|u_psgch|PsgCntChA[10], MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal18~4\, emsx|U30|u_psgch|Equal18~4, MSX, 1
instance = comp, \emsx|U30|u_psgch|Add1~3\, emsx|U30|u_psgch|Add1~3, MSX, 1
instance = comp, \emsx|U30|u_psgch|Add2~3\, emsx|U30|u_psgch|Add2~3, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChA~13\, emsx|U30|u_psgch|PsgCntChA~13, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgEdgeChA~3\, emsx|U30|u_psgch|PsgEdgeChA~3, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgEdgeChA~2\, emsx|U30|u_psgch|PsgEdgeChA~2, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgEdgeChA~0\, emsx|U30|u_psgch|PsgEdgeChA~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgEdgeChA~1\, emsx|U30|u_psgch|PsgEdgeChA~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgEdgeChA~4\, emsx|U30|u_psgch|PsgEdgeChA~4, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgEdgeChA\, emsx|U30|u_psgch|PsgEdgeChA, MSX, 1
instance = comp, \emsx|U30|u_psgch|process_5~0\, emsx|U30|u_psgch|process_5~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|process_5~2\, emsx|U30|u_psgch|process_5~2, MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal22~0\, emsx|U30|u_psgch|Equal22~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal22~1\, emsx|U30|u_psgch|Equal22~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal22~2\, emsx|U30|u_psgch|Equal22~2, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChB~16\, emsx|U30|u_psgch|PsgCntChB~16, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChB[7]\, emsx|U30|u_psgch|PsgCntChB[7], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChB~2\, emsx|U30|u_psgch|PsgCntChB~2, MSX, 1
instance = comp, \emsx|U30|u_psgch|Add4~0\, emsx|U30|u_psgch|Add4~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|Add3~0\, emsx|U30|u_psgch|Add3~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal22~3\, emsx|U30|u_psgch|Equal22~3, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChB~4\, emsx|U30|u_psgch|PsgCntChB~4, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChB[8]\, emsx|U30|u_psgch|PsgCntChB[8], MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal21~2\, emsx|U30|u_psgch|Equal21~2, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChB~3\, emsx|U30|u_psgch|PsgCntChB~3, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChB[9]\, emsx|U30|u_psgch|PsgCntChB[9], MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal21~4\, emsx|U30|u_psgch|Equal21~4, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChB~17\, emsx|U30|u_psgch|PsgCntChB~17, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChB[10]\, emsx|U30|u_psgch|PsgCntChB[10], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChB~11\, emsx|U30|u_psgch|PsgCntChB~11, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChB~12\, emsx|U30|u_psgch|PsgCntChB~12, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChB[11]~feeder\, emsx|U30|u_psgch|PsgCntChB[11]~feeder, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChB[11]\, emsx|U30|u_psgch|PsgCntChB[11], MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal21~3\, emsx|U30|u_psgch|Equal21~3, MSX, 1
instance = comp, \emsx|U30|u_psgch|Add4~2\, emsx|U30|u_psgch|Add4~2, MSX, 1
instance = comp, \emsx|U30|u_psgch|Add4~4\, emsx|U30|u_psgch|Add4~4, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChB~9\, emsx|U30|u_psgch|PsgCntChB~9, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChB[0]\, emsx|U30|u_psgch|PsgCntChB[0], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChB~13\, emsx|U30|u_psgch|PsgCntChB~13, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChB~14\, emsx|U30|u_psgch|PsgCntChB~14, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChB[1]\, emsx|U30|u_psgch|PsgCntChB[1], MSX, 1
instance = comp, \emsx|U30|u_psgch|Add3~4\, emsx|U30|u_psgch|Add3~4, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChB~15\, emsx|U30|u_psgch|PsgCntChB~15, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChB[2]~feeder\, emsx|U30|u_psgch|PsgCntChB[2]~feeder, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChB[2]\, emsx|U30|u_psgch|PsgCntChB[2], MSX, 1
instance = comp, \emsx|U30|u_psgch|Add3~3\, emsx|U30|u_psgch|Add3~3, MSX, 1
instance = comp, \emsx|U30|u_psgch|Add4~3\, emsx|U30|u_psgch|Add4~3, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChB~10\, emsx|U30|u_psgch|PsgCntChB~10, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChB[3]\, emsx|U30|u_psgch|PsgCntChB[3], MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal21~0\, emsx|U30|u_psgch|Equal21~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChB~7\, emsx|U30|u_psgch|PsgCntChB~7, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChB~8\, emsx|U30|u_psgch|PsgCntChB~8, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChB[4]\, emsx|U30|u_psgch|PsgCntChB[4], MSX, 1
instance = comp, \emsx|U30|u_psgch|Add3~2\, emsx|U30|u_psgch|Add3~2, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChB~6\, emsx|U30|u_psgch|PsgCntChB~6, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChB[5]\, emsx|U30|u_psgch|PsgCntChB[5], MSX, 1
instance = comp, \emsx|U30|u_psgch|Add4~1\, emsx|U30|u_psgch|Add4~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|Add3~1\, emsx|U30|u_psgch|Add3~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChB~5\, emsx|U30|u_psgch|PsgCntChB~5, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChB[6]\, emsx|U30|u_psgch|PsgCntChB[6], MSX, 1
instance = comp, \emsx|U30|u_psgch|Equal21~1\, emsx|U30|u_psgch|Equal21~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChB~0\, emsx|U30|u_psgch|PsgCntChB~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgCntChB~1\, emsx|U30|u_psgch|PsgCntChB~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgEdgeChB~0\, emsx|U30|u_psgch|PsgEdgeChB~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgEdgeChB~1\, emsx|U30|u_psgch|PsgEdgeChB~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgEdgeChB~2\, emsx|U30|u_psgch|PsgEdgeChB~2, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgEdgeChB~3\, emsx|U30|u_psgch|PsgEdgeChB~3, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgEdgeChB~4\, emsx|U30|u_psgch|PsgEdgeChB~4, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgEdgeChB\, emsx|U30|u_psgch|PsgEdgeChB, MSX, 1
instance = comp, \emsx|U30|u_psgch|process_5~3\, emsx|U30|u_psgch|process_5~3, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgIndex~5\, emsx|U30|u_psgch|PsgIndex~5, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgVolEnv~4\, emsx|U30|u_psgch|PsgVolEnv~4, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgVolEnv[3]\, emsx|U30|u_psgch|PsgVolEnv[3], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgIndex~12\, emsx|U30|u_psgch|PsgIndex~12, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgIndex~13\, emsx|U30|u_psgch|PsgIndex~13, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgIndex~14\, emsx|U30|u_psgch|PsgIndex~14, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgVolEnv~3\, emsx|U30|u_psgch|PsgVolEnv~3, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgVolEnv[2]\, emsx|U30|u_psgch|PsgVolEnv[2], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgIndex~9\, emsx|U30|u_psgch|PsgIndex~9, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgIndex~10\, emsx|U30|u_psgch|PsgIndex~10, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgIndex~11\, emsx|U30|u_psgch|PsgIndex~11, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgVolEnv~2\, emsx|U30|u_psgch|PsgVolEnv~2, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgVolEnv[1]\, emsx|U30|u_psgch|PsgVolEnv[1], MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgIndex~6\, emsx|U30|u_psgch|PsgIndex~6, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgIndex~7\, emsx|U30|u_psgch|PsgIndex~7, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgIndex~8\, emsx|U30|u_psgch|PsgIndex~8, MSX, 1
instance = comp, \emsx|U30|u_psgch|Mux94~0\, emsx|U30|u_psgch|Mux94~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|Mux97~0\, emsx|U30|u_psgch|Mux97~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|Mux98~0\, emsx|U30|u_psgch|Mux98~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgMix[0]~1\, emsx|U30|u_psgch|PsgMix[0]~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgMix[0]\, emsx|U30|u_psgch|PsgMix[0], MSX, 1
instance = comp, \emsx|U30|u_psgch|Add12~7\, emsx|U30|u_psgch|Add12~7, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgMix[1]~0\, emsx|U30|u_psgch|PsgMix[1]~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgMix[1]\, emsx|U30|u_psgch|PsgMix[1], MSX, 1
instance = comp, \emsx|U30|u_psgch|Add12~0\, emsx|U30|u_psgch|Add12~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|Mux96~0\, emsx|U30|u_psgch|Mux96~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|Mux114~0\, emsx|U30|u_psgch|Mux114~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgMix[2]\, emsx|U30|u_psgch|PsgMix[2], MSX, 1
instance = comp, \emsx|U30|u_psgch|Add12~1\, emsx|U30|u_psgch|Add12~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|Mux95~0\, emsx|U30|u_psgch|Mux95~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|Mux113~0\, emsx|U30|u_psgch|Mux113~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgMix[3]\, emsx|U30|u_psgch|PsgMix[3], MSX, 1
instance = comp, \emsx|U30|u_psgch|Add12~2\, emsx|U30|u_psgch|Add12~2, MSX, 1
instance = comp, \emsx|U30|u_psgch|Mux112~0\, emsx|U30|u_psgch|Mux112~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgMix[4]\, emsx|U30|u_psgch|PsgMix[4], MSX, 1
instance = comp, \emsx|U30|u_psgch|Add12~3\, emsx|U30|u_psgch|Add12~3, MSX, 1
instance = comp, \emsx|U30|u_psgch|Mux93~0\, emsx|U30|u_psgch|Mux93~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|Mux111~0\, emsx|U30|u_psgch|Mux111~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgMix[5]\, emsx|U30|u_psgch|PsgMix[5], MSX, 1
instance = comp, \emsx|U30|u_psgch|Add12~4\, emsx|U30|u_psgch|Add12~4, MSX, 1
instance = comp, \emsx|U30|u_psgch|Mux92~0\, emsx|U30|u_psgch|Mux92~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|Mux110~0\, emsx|U30|u_psgch|Mux110~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgMix[6]\, emsx|U30|u_psgch|PsgMix[6], MSX, 1
instance = comp, \emsx|U30|u_psgch|Add12~5\, emsx|U30|u_psgch|Add12~5, MSX, 1
instance = comp, \emsx|U30|u_psgch|Mux91~0\, emsx|U30|u_psgch|Mux91~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|Mux109~0\, emsx|U30|u_psgch|Mux109~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgMix[7]\, emsx|U30|u_psgch|PsgMix[7], MSX, 1
instance = comp, \emsx|U30|u_psgch|Add12~6\, emsx|U30|u_psgch|Add12~6, MSX, 1
instance = comp, \emsx|U30|u_psgch|Mux108~0\, emsx|U30|u_psgch|Mux108~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgMix[8]\, emsx|U30|u_psgch|PsgMix[8], MSX, 1
instance = comp, \emsx|U30|u_psgch|Mux107~0\, emsx|U30|u_psgch|Mux107~0, MSX, 1
instance = comp, \emsx|U30|u_psgch|PsgMix[9]\, emsx|U30|u_psgch|PsgMix[9], MSX, 1
instance = comp, \emsx|U30|u_psgch|wave[7]~feeder\, emsx|U30|u_psgch|wave[7]~feeder, MSX, 1
instance = comp, \emsx|U30|u_psgch|wave[7]\, emsx|U30|u_psgch|wave[7], MSX, 1
instance = comp, \emsx|U30|u_psgch|wave[6]\, emsx|U30|u_psgch|wave[6], MSX, 1
instance = comp, \emsx|U30|u_psgch|wave[5]~feeder\, emsx|U30|u_psgch|wave[5]~feeder, MSX, 1
instance = comp, \emsx|U30|u_psgch|wave[5]\, emsx|U30|u_psgch|wave[5], MSX, 1
instance = comp, \emsx|Add12~2\, emsx|Add12~2, MSX, 1
instance = comp, \emsx|ff_prepsg[7]\, emsx|ff_prepsg[7], MSX, 1
instance = comp, \emsx|Mult1|mult_core|decoder_node[1][6]\, emsx|Mult1|mult_core|decoder_node[1][6], MSX, 1
instance = comp, \emsx|Add12~1\, emsx|Add12~1, MSX, 1
instance = comp, \emsx|ff_prepsg[6]\, emsx|ff_prepsg[6], MSX, 1
instance = comp, \emsx|Add12~3\, emsx|Add12~3, MSX, 1
instance = comp, \emsx|ff_prepsg[8]\, emsx|ff_prepsg[8], MSX, 1
instance = comp, \emsx|Mult1|mult_core|decoder_node[0][7]\, emsx|Mult1|mult_core|decoder_node[0][7], MSX, 1
instance = comp, \emsx|Add19~0\, emsx|Add19~0, MSX, 1
instance = comp, \emsx|Add19~3\, emsx|Add19~3, MSX, 1
instance = comp, \emsx|Add19~2\, emsx|Add19~2, MSX, 1
instance = comp, \emsx|Add17~0\, emsx|Add17~0, MSX, 1
instance = comp, \emsx|Mult1|mult_core|padder|adder[0]|carry_out[7]~5\, emsx|Mult1|mult_core|padder|adder[0]|carry_out[7]~5, MSX, 1
instance = comp, \emsx|Mult1|mult_core|decoder_node[1][7]\, emsx|Mult1|mult_core|decoder_node[1][7], MSX, 1
instance = comp, \emsx|Add19~1\, emsx|Add19~1, MSX, 1
instance = comp, \emsx|Mult1|mult_core|decoder_node[2][6]\, emsx|Mult1|mult_core|decoder_node[2][6], MSX, 1
instance = comp, \emsx|Mult1|mult_core|decoder_node[1][5]\, emsx|Mult1|mult_core|decoder_node[1][5], MSX, 1
instance = comp, \emsx|Add12~0\, emsx|Add12~0, MSX, 1
instance = comp, \emsx|ff_prepsg[5]\, emsx|ff_prepsg[5], MSX, 1
instance = comp, \emsx|Mult1|mult_core|decoder_node[0][6]\, emsx|Mult1|mult_core|decoder_node[0][6], MSX, 1
instance = comp, \emsx|Mult1|mult_core|padder|adder[0]|carry_out[6]~4\, emsx|Mult1|mult_core|padder|adder[0]|carry_out[6]~4, MSX, 1
instance = comp, \emsx|Mult1|mult_core|padder|adder[0]|sum_out[7]~3\, emsx|Mult1|mult_core|padder|adder[0]|sum_out[7]~3, MSX, 1
instance = comp, \emsx|Mult1|mult_core|decoder_node[1][4]\, emsx|Mult1|mult_core|decoder_node[1][4], MSX, 1
instance = comp, \emsx|U30|u_psgch|wave[4]~feeder\, emsx|U30|u_psgch|wave[4]~feeder, MSX, 1
instance = comp, \emsx|U30|u_psgch|wave[4]\, emsx|U30|u_psgch|wave[4], MSX, 1
instance = comp, \emsx|ff_prepsg[4]\, emsx|ff_prepsg[4], MSX, 1
instance = comp, \emsx|Mult1|mult_core|decoder_node[0][5]\, emsx|Mult1|mult_core|decoder_node[0][5], MSX, 1
instance = comp, \emsx|Mult1|mult_core|padder|adder[0]|sum_out[5]~1\, emsx|Mult1|mult_core|padder|adder[0]|sum_out[5]~1, MSX, 1
instance = comp, \emsx|Mult1|mult_core|decoder_node[0][3]\, emsx|Mult1|mult_core|decoder_node[0][3], MSX, 1
instance = comp, \emsx|U30|u_psgch|wave[2]~feeder\, emsx|U30|u_psgch|wave[2]~feeder, MSX, 1
instance = comp, \emsx|U30|u_psgch|wave[2]\, emsx|U30|u_psgch|wave[2], MSX, 1
instance = comp, \emsx|ff_prepsg[2]\, emsx|ff_prepsg[2], MSX, 1
instance = comp, \emsx|Mult1|mult_core|decoder_node[2][1]\, emsx|Mult1|mult_core|decoder_node[2][1], MSX, 1
instance = comp, \emsx|U30|u_psgch|wave[3]~feeder\, emsx|U30|u_psgch|wave[3]~feeder, MSX, 1
instance = comp, \emsx|U30|u_psgch|wave[3]\, emsx|U30|u_psgch|wave[3], MSX, 1
instance = comp, \emsx|ff_prepsg[3]\, emsx|ff_prepsg[3], MSX, 1
instance = comp, \emsx|Mult1|mult_core|padder|adder[0]|carry_out[3]~1\, emsx|Mult1|mult_core|padder|adder[0]|carry_out[3]~1, MSX, 1
instance = comp, \emsx|U30|u_psgch|wave[1]~feeder\, emsx|U30|u_psgch|wave[1]~feeder, MSX, 1
instance = comp, \emsx|U30|u_psgch|wave[1]\, emsx|U30|u_psgch|wave[1], MSX, 1
instance = comp, \emsx|ff_prepsg[1]\, emsx|ff_prepsg[1], MSX, 1
instance = comp, \emsx|Mult1|mult_core|padder|adder[0]|_~2\, emsx|Mult1|mult_core|padder|adder[0]|_~2, MSX, 1
instance = comp, \emsx|Mult1|mult_core|padder|adder[0]|_~1\, emsx|Mult1|mult_core|padder|adder[0]|_~1, MSX, 1
instance = comp, \emsx|Mult1|mult_core|padder|cpa_adder|adder|_~0\, emsx|Mult1|mult_core|padder|cpa_adder|adder|_~0, MSX, 1
instance = comp, \emsx|Mult1|mult_core|padder|adder[0]|_~3\, emsx|Mult1|mult_core|padder|adder[0]|_~3, MSX, 1
instance = comp, \emsx|Mult1|mult_core|padder|adder[0]|_~0\, emsx|Mult1|mult_core|padder|adder[0]|_~0, MSX, 1
instance = comp, \emsx|Mult1|mult_core|padder|adder[0]|carry_out[2]~0\, emsx|Mult1|mult_core|padder|adder[0]|carry_out[2]~0, MSX, 1
instance = comp, \emsx|Mult1|mult_core|padder|cpa_adder|adder|_~1\, emsx|Mult1|mult_core|padder|cpa_adder|adder|_~1, MSX, 1
instance = comp, \emsx|Mult1|mult_core|decoder_node[0][4]\, emsx|Mult1|mult_core|decoder_node[0][4], MSX, 1
instance = comp, \emsx|Mult1|mult_core|decoder_node[1][3]\, emsx|Mult1|mult_core|decoder_node[1][3], MSX, 1
instance = comp, \emsx|Mult1|mult_core|padder|adder[0]|sum_out[4]~0\, emsx|Mult1|mult_core|padder|adder[0]|sum_out[4]~0, MSX, 1
instance = comp, \emsx|Mult1|mult_core|padder|cpa_adder|adder|_~2\, emsx|Mult1|mult_core|padder|cpa_adder|adder|_~2, MSX, 1
instance = comp, \emsx|Mult1|mult_core|padder|adder[0]|carry_out[4]~2\, emsx|Mult1|mult_core|padder|adder[0]|carry_out[4]~2, MSX, 1
instance = comp, \emsx|Mult1|mult_core|padder|cpa_adder|adder|_~3\, emsx|Mult1|mult_core|padder|cpa_adder|adder|_~3, MSX, 1
instance = comp, \emsx|Mult1|mult_core|padder|adder[0]|sum_out[6]~2\, emsx|Mult1|mult_core|padder|adder[0]|sum_out[6]~2, MSX, 1
instance = comp, \emsx|Mult1|mult_core|padder|adder[0]|carry_out[5]~3\, emsx|Mult1|mult_core|padder|adder[0]|carry_out[5]~3, MSX, 1
instance = comp, \emsx|Mult1|mult_core|padder|cpa_adder|adder|_~4\, emsx|Mult1|mult_core|padder|cpa_adder|adder|_~4, MSX, 1
instance = comp, \emsx|Mult1|mult_core|padder|cpa_adder|adder|_~5\, emsx|Mult1|mult_core|padder|cpa_adder|adder|_~5, MSX, 1
instance = comp, \emsx|Mult1|mult_core|padder|cpa_adder|adder|_~6\, emsx|Mult1|mult_core|padder|cpa_adder|adder|_~6, MSX, 1
instance = comp, \emsx|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[6]\, emsx|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[6], MSX, 1
instance = comp, \emsx|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[8]~1\, emsx|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[8]~1, MSX, 1
instance = comp, \emsx|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[8]\, emsx|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[8], MSX, 1
instance = comp, \emsx|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[7]~0\, emsx|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[7]~0, MSX, 1
instance = comp, \emsx|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[7]\, emsx|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[7], MSX, 1
instance = comp, \emsx|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[3]\, emsx|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[3], MSX, 1
instance = comp, \emsx|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[2]\, emsx|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[2], MSX, 1
instance = comp, \emsx|Add18~2\, emsx|Add18~2, MSX, 1
instance = comp, \emsx|Add18~4\, emsx|Add18~4, MSX, 1
instance = comp, \emsx|Add18~6\, emsx|Add18~6, MSX, 1
instance = comp, \emsx|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[5]\, emsx|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[5], MSX, 1
instance = comp, \emsx|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[4]\, emsx|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[4], MSX, 1
instance = comp, \emsx|Add18~9\, emsx|Add18~9, MSX, 1
instance = comp, \emsx|Add18~13\, emsx|Add18~13, MSX, 1
instance = comp, \emsx|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[9]~2\, emsx|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[9]~2, MSX, 1
instance = comp, \emsx|Mult1|mult_core|decoder_node[2][7]\, emsx|Mult1|mult_core|decoder_node[2][7], MSX, 1
instance = comp, \emsx|Mult1|mult_core|padder|adder[0]|_~4\, emsx|Mult1|mult_core|padder|adder[0]|_~4, MSX, 1
instance = comp, \emsx|LessThan0~0\, emsx|LessThan0~0, MSX, 1
instance = comp, \emsx|ff_psg~11\, emsx|ff_psg~11, MSX, 1
instance = comp, \emsx|ff_psg~12\, emsx|ff_psg~12, MSX, 1
instance = comp, \emsx|ff_psg~13\, emsx|ff_psg~13, MSX, 1
instance = comp, \emsx|LessThan0~1\, emsx|LessThan0~1, MSX, 1
instance = comp, \emsx|Mult0|mult_core|padder|adder[0]|sum_out[9]~7\, emsx|Mult0|mult_core|padder|adder[0]|sum_out[9]~7, MSX, 1
instance = comp, \emsx|Mult0|mult_core|decoder_node[0][8]\, emsx|Mult0|mult_core|decoder_node[0][8], MSX, 1
instance = comp, \emsx|Mult0|mult_core|decoder_node[1][7]\, emsx|Mult0|mult_core|decoder_node[1][7], MSX, 1
instance = comp, \emsx|Mult0|mult_core|padder|adder[0]|carry_out[8]~6\, emsx|Mult0|mult_core|padder|adder[0]|carry_out[8]~6, MSX, 1
instance = comp, \emsx|Mult0|mult_core|decoder_node[0][7]\, emsx|Mult0|mult_core|decoder_node[0][7], MSX, 1
instance = comp, \emsx|Mult0|mult_core|decoder_node[1][6]\, emsx|Mult0|mult_core|decoder_node[1][6], MSX, 1
instance = comp, \emsx|Mult0|mult_core|padder|adder[0]|carry_out[7]~5\, emsx|Mult0|mult_core|padder|adder[0]|carry_out[7]~5, MSX, 1
instance = comp, \emsx|Mult0|mult_core|padder|adder[0]|sum_out[8]~6\, emsx|Mult0|mult_core|padder|adder[0]|sum_out[8]~6, MSX, 1
instance = comp, \emsx|Mult0|mult_core|decoder_node[0][6]\, emsx|Mult0|mult_core|decoder_node[0][6], MSX, 1
instance = comp, \emsx|Mult0|mult_core|decoder_node[1][5]\, emsx|Mult0|mult_core|decoder_node[1][5], MSX, 1
instance = comp, \emsx|Mult0|mult_core|padder|adder[0]|carry_out[6]~4\, emsx|Mult0|mult_core|padder|adder[0]|carry_out[6]~4, MSX, 1
instance = comp, \emsx|Mult0|mult_core|padder|adder[0]|sum_out[7]~5\, emsx|Mult0|mult_core|padder|adder[0]|sum_out[7]~5, MSX, 1
instance = comp, \emsx|Mult0|mult_core|decoder_node[0][5]\, emsx|Mult0|mult_core|decoder_node[0][5], MSX, 1
instance = comp, \emsx|Mult0|mult_core|decoder_node[1][4]\, emsx|Mult0|mult_core|decoder_node[1][4], MSX, 1
instance = comp, \emsx|Mult0|mult_core|padder|adder[0]|carry_out[5]~3\, emsx|Mult0|mult_core|padder|adder[0]|carry_out[5]~3, MSX, 1
instance = comp, \emsx|Mult0|mult_core|padder|adder[0]|sum_out[6]~4\, emsx|Mult0|mult_core|padder|adder[0]|sum_out[6]~4, MSX, 1
instance = comp, \emsx|Mult0|mult_core|padder|adder[0]|sum_out[5]~3\, emsx|Mult0|mult_core|padder|adder[0]|sum_out[5]~3, MSX, 1
instance = comp, \emsx|Mult0|mult_core|decoder_node[1][3]\, emsx|Mult0|mult_core|decoder_node[1][3], MSX, 1
instance = comp, \emsx|Mult0|mult_core|decoder_node[0][4]\, emsx|Mult0|mult_core|decoder_node[0][4], MSX, 1
instance = comp, \emsx|Mult0|mult_core|padder|adder[0]|carry_out[4]~2\, emsx|Mult0|mult_core|padder|adder[0]|carry_out[4]~2, MSX, 1
instance = comp, \emsx|U30|u_psgch|wave[0]\, emsx|U30|u_psgch|wave[0], MSX, 1
instance = comp, \emsx|ff_prepsg[0]~feeder\, emsx|ff_prepsg[0]~feeder, MSX, 1
instance = comp, \emsx|ff_prepsg[0]\, emsx|ff_prepsg[0], MSX, 1
instance = comp, \emsx|Mult0|mult_core|padder|adder[0]|_~0\, emsx|Mult0|mult_core|padder|adder[0]|_~0, MSX, 1
instance = comp, \emsx|Add22~0\, emsx|Add22~0, MSX, 1
instance = comp, \emsx|Mult0|mult_core|decoder_node[1][1]\, emsx|Mult0|mult_core|decoder_node[1][1], MSX, 1
instance = comp, \emsx|Mult0|mult_core|padder|adder[0]|sum_out[2]~0\, emsx|Mult0|mult_core|padder|adder[0]|sum_out[2]~0, MSX, 1
instance = comp, \emsx|Mult0|mult_core|padder|adder[0]|carry_out[2]~0\, emsx|Mult0|mult_core|padder|adder[0]|carry_out[2]~0, MSX, 1
instance = comp, \emsx|Mult0|mult_core|decoder_node[0][3]\, emsx|Mult0|mult_core|decoder_node[0][3], MSX, 1
instance = comp, \emsx|Mult0|mult_core|decoder_node[1][2]\, emsx|Mult0|mult_core|decoder_node[1][2], MSX, 1
instance = comp, \emsx|Mult0|mult_core|padder|adder[0]|sum_out[3]~1\, emsx|Mult0|mult_core|padder|adder[0]|sum_out[3]~1, MSX, 1
instance = comp, \emsx|Mult0|mult_core|padder|cpa_adder|adder|_~0\, emsx|Mult0|mult_core|padder|cpa_adder|adder|_~0, MSX, 1
instance = comp, \emsx|Mult0|mult_core|padder|adder[0]|carry_out[3]~1\, emsx|Mult0|mult_core|padder|adder[0]|carry_out[3]~1, MSX, 1
instance = comp, \emsx|Mult0|mult_core|padder|adder[0]|sum_out[4]~2\, emsx|Mult0|mult_core|padder|adder[0]|sum_out[4]~2, MSX, 1
instance = comp, \emsx|Mult0|mult_core|padder|cpa_adder|adder|_~1\, emsx|Mult0|mult_core|padder|cpa_adder|adder|_~1, MSX, 1
instance = comp, \emsx|Mult0|mult_core|padder|cpa_adder|adder|_~2\, emsx|Mult0|mult_core|padder|cpa_adder|adder|_~2, MSX, 1
instance = comp, \emsx|Mult0|mult_core|padder|cpa_adder|adder|_~3\, emsx|Mult0|mult_core|padder|cpa_adder|adder|_~3, MSX, 1
instance = comp, \emsx|Mult0|mult_core|padder|cpa_adder|adder|_~4\, emsx|Mult0|mult_core|padder|cpa_adder|adder|_~4, MSX, 1
instance = comp, \emsx|Mult0|mult_core|padder|cpa_adder|adder|_~5\, emsx|Mult0|mult_core|padder|cpa_adder|adder|_~5, MSX, 1
instance = comp, \emsx|Mult0|mult_core|padder|cpa_adder|adder|_~6\, emsx|Mult0|mult_core|padder|cpa_adder|adder|_~6, MSX, 1
instance = comp, \emsx|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[9]~3\, emsx|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[9]~3, MSX, 1
instance = comp, \emsx|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[9]\, emsx|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[9], MSX, 1
instance = comp, \emsx|Add15~2\, emsx|Add15~2, MSX, 1
instance = comp, \emsx|Add15~4\, emsx|Add15~4, MSX, 1
instance = comp, \emsx|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[3]\, emsx|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[3], MSX, 1
instance = comp, \emsx|Add15~6\, emsx|Add15~6, MSX, 1
instance = comp, \emsx|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[4]\, emsx|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[4], MSX, 1
instance = comp, \emsx|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[5]\, emsx|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[5], MSX, 1
instance = comp, \emsx|Add15~9\, emsx|Add15~9, MSX, 1
instance = comp, \emsx|Add15~12\, emsx|Add15~12, MSX, 1
instance = comp, \emsx|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[8]~2\, emsx|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[8]~2, MSX, 1
instance = comp, \emsx|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[8]\, emsx|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[8], MSX, 1
instance = comp, \emsx|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[7]~0\, emsx|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[7]~0, MSX, 1
instance = comp, \emsx|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[7]\, emsx|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[7], MSX, 1
instance = comp, \emsx|Add15~15\, emsx|Add15~15, MSX, 1
instance = comp, \emsx|Mult0|mult_core|decoder_node[2][8]\, emsx|Mult0|mult_core|decoder_node[2][8], MSX, 1
instance = comp, \emsx|Mult0|mult_core|padder|adder[0]|_~1\, emsx|Mult0|mult_core|padder|adder[0]|_~1, MSX, 1
instance = comp, \emsx|Add15~17\, emsx|Add15~17, MSX, 1
instance = comp, \emsx|process_38~1\, emsx|process_38~1, MSX, 1
instance = comp, \emsx|ff_psg~14\, emsx|ff_psg~14, MSX, 1
instance = comp, \emsx|ff_psg[13]\, emsx|ff_psg[13], MSX, 1
instance = comp, \emsx|process_38~2\, emsx|process_38~2, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_ch_sel[3]~5\, emsx|U31_2|SccCh|reg_ch_sel[3]~5, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_ch_sel[0]~0\, emsx|U31_2|SccCh|reg_ch_sel[0]~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_ch_sel[3]\, emsx|U31_2|SccCh|reg_ch_sel[3], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ch_num_dl[0]\, emsx|U31_2|SccCh|ff_ch_num_dl[0], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_ch_sel[4]~4\, emsx|U31_2|SccCh|reg_ch_sel[4]~4, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_ch_sel[4]\, emsx|U31_2|SccCh|reg_ch_sel[4], MSX, 1
instance = comp, \emsx|U31_2|SccCh|w_ch_mask[0]~2\, emsx|U31_2|SccCh|w_ch_mask[0]~2, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_ch_sel[2]~1\, emsx|U31_2|SccCh|reg_ch_sel[2]~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_ch_sel[2]\, emsx|U31_2|SccCh|reg_ch_sel[2], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_ch_sel[0]~2\, emsx|U31_2|SccCh|reg_ch_sel[0]~2, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_ch_sel[0]\, emsx|U31_2|SccCh|reg_ch_sel[0], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ch_num_dl[1]~feeder\, emsx|U31_2|SccCh|ff_ch_num_dl[1]~feeder, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ch_num_dl[1]\, emsx|U31_2|SccCh|ff_ch_num_dl[1], MSX, 1
instance = comp, \emsx|U31_2|SccCh|w_ch_mask[0]~0\, emsx|U31_2|SccCh|w_ch_mask[0]~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_ch_sel[1]~3\, emsx|U31_2|SccCh|reg_ch_sel[1]~3, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_ch_sel[1]\, emsx|U31_2|SccCh|reg_ch_sel[1], MSX, 1
instance = comp, \emsx|U31_2|SccCh|w_ch_mask[0]~1\, emsx|U31_2|SccCh|w_ch_mask[0]~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_ch_num_dl[2]\, emsx|U31_2|SccCh|ff_ch_num_dl[2], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_wave_dat[0]\, emsx|U31_2|SccCh|ff_wave_dat[0], MSX, 1
instance = comp, \emsx|U31_2|SccCh|w_wave[0]~0\, emsx|U31_2|SccCh|w_wave[0]~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|w_wave[0]\, emsx|U31_2|SccCh|w_wave[0], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_wave_dat[1]\, emsx|U31_2|SccCh|ff_wave_dat[1], MSX, 1
instance = comp, \emsx|U31_2|SccCh|w_wave[1]~1\, emsx|U31_2|SccCh|w_wave[1]~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|w_wave[1]\, emsx|U31_2|SccCh|w_wave[1], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_wave_dat[2]\, emsx|U31_2|SccCh|ff_wave_dat[2], MSX, 1
instance = comp, \emsx|U31_2|SccCh|w_ch_mask[0]~3\, emsx|U31_2|SccCh|w_ch_mask[0]~3, MSX, 1
instance = comp, \emsx|U31_2|SccCh|w_wave[2]\, emsx|U31_2|SccCh|w_wave[2], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_wave_dat[3]\, emsx|U31_2|SccCh|ff_wave_dat[3], MSX, 1
instance = comp, \emsx|U31_2|SccCh|w_wave[3]\, emsx|U31_2|SccCh|w_wave[3], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_wave_dat[4]\, emsx|U31_2|SccCh|ff_wave_dat[4], MSX, 1
instance = comp, \emsx|U31_2|SccCh|w_wave[4]\, emsx|U31_2|SccCh|w_wave[4], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_wave_dat[5]\, emsx|U31_2|SccCh|ff_wave_dat[5], MSX, 1
instance = comp, \emsx|U31_2|SccCh|w_wave[5]\, emsx|U31_2|SccCh|w_wave[5], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_wave_dat[6]\, emsx|U31_2|SccCh|ff_wave_dat[6], MSX, 1
instance = comp, \emsx|U31_2|SccCh|w_wave[6]\, emsx|U31_2|SccCh|w_wave[6], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_wave_dat[7]\, emsx|U31_2|SccCh|ff_wave_dat[7], MSX, 1
instance = comp, \emsx|U31_2|SccCh|w_wave[7]\, emsx|U31_2|SccCh|w_wave[7], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Mux98~0\, emsx|U31_2|SccCh|Mux98~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_e[0]~1\, emsx|U31_2|SccCh|reg_vol_ch_e[0]~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_e[3]~0\, emsx|U31_2|SccCh|reg_vol_ch_e[3]~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_e[0]\, emsx|U31_2|SccCh|reg_vol_ch_e[0], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_b[0]~1\, emsx|U31_2|SccCh|reg_vol_ch_b[0]~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_b[3]~0\, emsx|U31_2|SccCh|reg_vol_ch_b[3]~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_b[0]\, emsx|U31_2|SccCh|reg_vol_ch_b[0], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Mux98~1\, emsx|U31_2|SccCh|Mux98~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_d[0]~1\, emsx|U31_2|SccCh|reg_vol_ch_d[0]~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_d[3]~0\, emsx|U31_2|SccCh|reg_vol_ch_d[3]~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_d[0]\, emsx|U31_2|SccCh|reg_vol_ch_d[0], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_a[0]~1\, emsx|U31_2|SccCh|reg_vol_ch_a[0]~1, MSX, 1
instance = comp, \emsx|U35|Equal18~15\, emsx|U35|Equal18~15, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_a[3]~0\, emsx|U31_2|SccCh|reg_vol_ch_a[3]~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_a[0]\, emsx|U31_2|SccCh|reg_vol_ch_a[0], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Mux98~3\, emsx|U31_2|SccCh|Mux98~3, MSX, 1
instance = comp, \emsx|U31_2|SccCh|Mux98~2\, emsx|U31_2|SccCh|Mux98~2, MSX, 1
instance = comp, \emsx|U31_2|SccCh|Mux98~4\, emsx|U31_2|SccCh|Mux98~4, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_c[0]~1\, emsx|U31_2|SccCh|reg_vol_ch_c[0]~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_c[3]~0\, emsx|U31_2|SccCh|reg_vol_ch_c[3]~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_c[0]\, emsx|U31_2|SccCh|reg_vol_ch_c[0], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Mux98~5\, emsx|U31_2|SccCh|Mux98~5, MSX, 1
instance = comp, \emsx|U31_2|SccCh|Mux98~6\, emsx|U31_2|SccCh|Mux98~6, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_b[1]~2\, emsx|U31_2|SccCh|reg_vol_ch_b[1]~2, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_b[1]\, emsx|U31_2|SccCh|reg_vol_ch_b[1], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_a[1]~2\, emsx|U31_2|SccCh|reg_vol_ch_a[1]~2, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_a[1]\, emsx|U31_2|SccCh|reg_vol_ch_a[1], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Mux97~0\, emsx|U31_2|SccCh|Mux97~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_d[1]~2\, emsx|U31_2|SccCh|reg_vol_ch_d[1]~2, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_d[1]~feeder\, emsx|U31_2|SccCh|reg_vol_ch_d[1]~feeder, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_d[1]\, emsx|U31_2|SccCh|reg_vol_ch_d[1], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Mux97~1\, emsx|U31_2|SccCh|Mux97~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_c[1]~2\, emsx|U31_2|SccCh|reg_vol_ch_c[1]~2, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_c[1]\, emsx|U31_2|SccCh|reg_vol_ch_c[1], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Mux97~2\, emsx|U31_2|SccCh|Mux97~2, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_e[1]~2\, emsx|U31_2|SccCh|reg_vol_ch_e[1]~2, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_e[1]\, emsx|U31_2|SccCh|reg_vol_ch_e[1], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Mux97~3\, emsx|U31_2|SccCh|Mux97~3, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_e[2]~3\, emsx|U31_2|SccCh|reg_vol_ch_e[2]~3, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_e[2]\, emsx|U31_2|SccCh|reg_vol_ch_e[2], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_b[2]~3\, emsx|U31_2|SccCh|reg_vol_ch_b[2]~3, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_b[2]\, emsx|U31_2|SccCh|reg_vol_ch_b[2], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_a[2]~3\, emsx|U31_2|SccCh|reg_vol_ch_a[2]~3, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_a[2]\, emsx|U31_2|SccCh|reg_vol_ch_a[2], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Mux96~0\, emsx|U31_2|SccCh|Mux96~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_d[2]~3\, emsx|U31_2|SccCh|reg_vol_ch_d[2]~3, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_d[2]\, emsx|U31_2|SccCh|reg_vol_ch_d[2], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Mux96~1\, emsx|U31_2|SccCh|Mux96~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_c[2]~3\, emsx|U31_2|SccCh|reg_vol_ch_c[2]~3, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_c[2]\, emsx|U31_2|SccCh|reg_vol_ch_c[2], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Mux96~2\, emsx|U31_2|SccCh|Mux96~2, MSX, 1
instance = comp, \emsx|U31_2|SccCh|Mux96~3\, emsx|U31_2|SccCh|Mux96~3, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_e[3]~4\, emsx|U31_2|SccCh|reg_vol_ch_e[3]~4, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_e[3]\, emsx|U31_2|SccCh|reg_vol_ch_e[3], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_b[3]~4\, emsx|U31_2|SccCh|reg_vol_ch_b[3]~4, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_b[3]\, emsx|U31_2|SccCh|reg_vol_ch_b[3], MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_a[3]~4\, emsx|U31_2|SccCh|reg_vol_ch_a[3]~4, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_a[3]\, emsx|U31_2|SccCh|reg_vol_ch_a[3], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Mux95~0\, emsx|U31_2|SccCh|Mux95~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_d[3]~4\, emsx|U31_2|SccCh|reg_vol_ch_d[3]~4, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_d[3]\, emsx|U31_2|SccCh|reg_vol_ch_d[3], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Mux95~1\, emsx|U31_2|SccCh|Mux95~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_c[3]~4\, emsx|U31_2|SccCh|reg_vol_ch_c[3]~4, MSX, 1
instance = comp, \emsx|U31_2|SccCh|reg_vol_ch_c[3]\, emsx|U31_2|SccCh|reg_vol_ch_c[3], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Mux95~2\, emsx|U31_2|SccCh|Mux95~2, MSX, 1
instance = comp, \emsx|U31_2|SccCh|Mux95~3\, emsx|U31_2|SccCh|Mux95~3, MSX, 1
instance = comp, \emsx|U31_2|SccCh|u_mul|Mult0|auto_generated|mac_mult1\, emsx|U31_2|SccCh|u_mul|Mult0|auto_generated|mac_mult1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|u_mul|Mult0|auto_generated|mac_out2\, emsx|U31_2|SccCh|u_mul|Mult0|auto_generated|mac_out2, MSX, 1
instance = comp, \emsx|U31_2|SccCh|Equal17~0\, emsx|U31_2|SccCh|Equal17~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_mix~4\, emsx|U31_2|SccCh|ff_mix~4, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_wave_ce_dl\, emsx|U31_2|SccCh|ff_wave_ce_dl, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_mix[0]\, emsx|U31_2|SccCh|ff_mix[0], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Add11~3\, emsx|U31_2|SccCh|Add11~3, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_mix~3\, emsx|U31_2|SccCh|ff_mix~3, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_mix[1]\, emsx|U31_2|SccCh|ff_mix[1], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Add11~0\, emsx|U31_2|SccCh|Add11~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_mix~2\, emsx|U31_2|SccCh|ff_mix~2, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_mix[2]\, emsx|U31_2|SccCh|ff_mix[2], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Add11~1\, emsx|U31_2|SccCh|Add11~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_mix~1\, emsx|U31_2|SccCh|ff_mix~1, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_mix[3]\, emsx|U31_2|SccCh|ff_mix[3], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Add11~2\, emsx|U31_2|SccCh|Add11~2, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_mix~0\, emsx|U31_2|SccCh|ff_mix~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_mix[4]\, emsx|U31_2|SccCh|ff_mix[4], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Add11~4\, emsx|U31_2|SccCh|Add11~4, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_mix~5\, emsx|U31_2|SccCh|ff_mix~5, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_mix[5]\, emsx|U31_2|SccCh|ff_mix[5], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Add11~5\, emsx|U31_2|SccCh|Add11~5, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_mix~6\, emsx|U31_2|SccCh|ff_mix~6, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_mix[6]\, emsx|U31_2|SccCh|ff_mix[6], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Add11~6\, emsx|U31_2|SccCh|Add11~6, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_mix~7\, emsx|U31_2|SccCh|ff_mix~7, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_mix[7]\, emsx|U31_2|SccCh|ff_mix[7], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Add11~7\, emsx|U31_2|SccCh|Add11~7, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_mix~14\, emsx|U31_2|SccCh|ff_mix~14, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_mix[8]\, emsx|U31_2|SccCh|ff_mix[8], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Add11~8\, emsx|U31_2|SccCh|Add11~8, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_mix~13\, emsx|U31_2|SccCh|ff_mix~13, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_mix[9]\, emsx|U31_2|SccCh|ff_mix[9], MSX, 1
instance = comp, \emsx|U31_2|SccCh|Add11~9\, emsx|U31_2|SccCh|Add11~9, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_mix~12\, emsx|U31_2|SccCh|ff_mix~12, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_mix[10]\, emsx|U31_2|SccCh|ff_mix[10], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_wave[10]~feeder\, emsx|U31_2|SccCh|ff_wave[10]~feeder, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_wave[14]~0\, emsx|U31_2|SccCh|ff_wave[14]~0, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_wave[10]\, emsx|U31_2|SccCh|ff_wave[10], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ch_num_dl[1]~feeder\, emsx|U31_1|SccCh|ff_ch_num_dl[1]~feeder, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ch_num_dl[1]\, emsx|U31_1|SccCh|ff_ch_num_dl[1], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_wave_dat[0]\, emsx|U31_1|SccCh|ff_wave_dat[0], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ch_num_dl[2]\, emsx|U31_1|SccCh|ff_ch_num_dl[2], MSX, 1
instance = comp, \emsx|U31_1|SccCh|w_wave[0]~0\, emsx|U31_1|SccCh|w_wave[0]~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_ch_sel[1]~3\, emsx|U31_1|SccCh|reg_ch_sel[1]~3, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_ch_sel[0]~0\, emsx|U31_1|SccCh|reg_ch_sel[0]~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_ch_sel[1]\, emsx|U31_1|SccCh|reg_ch_sel[1], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_ch_num_dl[0]\, emsx|U31_1|SccCh|ff_ch_num_dl[0], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_ch_sel[2]~1\, emsx|U31_1|SccCh|reg_ch_sel[2]~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_ch_sel[2]\, emsx|U31_1|SccCh|reg_ch_sel[2], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_ch_sel[0]~2\, emsx|U31_1|SccCh|reg_ch_sel[0]~2, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_ch_sel[0]\, emsx|U31_1|SccCh|reg_ch_sel[0], MSX, 1
instance = comp, \emsx|U31_1|SccCh|w_ch_mask[0]~0\, emsx|U31_1|SccCh|w_ch_mask[0]~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|w_ch_mask[0]~1\, emsx|U31_1|SccCh|w_ch_mask[0]~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_ch_sel[3]~5\, emsx|U31_1|SccCh|reg_ch_sel[3]~5, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_ch_sel[3]\, emsx|U31_1|SccCh|reg_ch_sel[3], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_ch_sel[4]~4\, emsx|U31_1|SccCh|reg_ch_sel[4]~4, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_ch_sel[4]\, emsx|U31_1|SccCh|reg_ch_sel[4], MSX, 1
instance = comp, \emsx|U31_1|SccCh|w_ch_mask[0]~2\, emsx|U31_1|SccCh|w_ch_mask[0]~2, MSX, 1
instance = comp, \emsx|U31_1|SccCh|w_wave[0]\, emsx|U31_1|SccCh|w_wave[0], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_wave_dat[1]\, emsx|U31_1|SccCh|ff_wave_dat[1], MSX, 1
instance = comp, \emsx|U31_1|SccCh|w_wave[1]~1\, emsx|U31_1|SccCh|w_wave[1]~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|w_wave[1]\, emsx|U31_1|SccCh|w_wave[1], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_wave_dat[2]\, emsx|U31_1|SccCh|ff_wave_dat[2], MSX, 1
instance = comp, \emsx|U31_1|SccCh|w_ch_mask[0]~3\, emsx|U31_1|SccCh|w_ch_mask[0]~3, MSX, 1
instance = comp, \emsx|U31_1|SccCh|w_wave[2]\, emsx|U31_1|SccCh|w_wave[2], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_wave_dat[3]\, emsx|U31_1|SccCh|ff_wave_dat[3], MSX, 1
instance = comp, \emsx|U31_1|SccCh|w_wave[3]\, emsx|U31_1|SccCh|w_wave[3], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_wave_dat[4]\, emsx|U31_1|SccCh|ff_wave_dat[4], MSX, 1
instance = comp, \emsx|U31_1|SccCh|w_wave[4]\, emsx|U31_1|SccCh|w_wave[4], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_wave_dat[5]\, emsx|U31_1|SccCh|ff_wave_dat[5], MSX, 1
instance = comp, \emsx|U31_1|SccCh|w_wave[5]\, emsx|U31_1|SccCh|w_wave[5], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_wave_dat[6]\, emsx|U31_1|SccCh|ff_wave_dat[6], MSX, 1
instance = comp, \emsx|U31_1|SccCh|w_wave[6]\, emsx|U31_1|SccCh|w_wave[6], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_wave_dat[7]\, emsx|U31_1|SccCh|ff_wave_dat[7], MSX, 1
instance = comp, \emsx|U31_1|SccCh|w_wave[7]\, emsx|U31_1|SccCh|w_wave[7], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_e[0]~1\, emsx|U31_1|SccCh|reg_vol_ch_e[0]~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_e[3]~0\, emsx|U31_1|SccCh|reg_vol_ch_e[3]~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_e[0]\, emsx|U31_1|SccCh|reg_vol_ch_e[0], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_c[0]~1\, emsx|U31_1|SccCh|reg_vol_ch_c[0]~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_c[3]~0\, emsx|U31_1|SccCh|reg_vol_ch_c[3]~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_c[0]\, emsx|U31_1|SccCh|reg_vol_ch_c[0], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_b[0]~1\, emsx|U31_1|SccCh|reg_vol_ch_b[0]~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_b[3]~0\, emsx|U31_1|SccCh|reg_vol_ch_b[3]~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_b[0]\, emsx|U31_1|SccCh|reg_vol_ch_b[0], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_a[0]~1\, emsx|U31_1|SccCh|reg_vol_ch_a[0]~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_a[3]~0\, emsx|U31_1|SccCh|reg_vol_ch_a[3]~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_a[0]\, emsx|U31_1|SccCh|reg_vol_ch_a[0], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Mux98~1\, emsx|U31_1|SccCh|Mux98~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_d[0]~1\, emsx|U31_1|SccCh|reg_vol_ch_d[0]~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_d[3]~0\, emsx|U31_1|SccCh|reg_vol_ch_d[3]~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_d[0]\, emsx|U31_1|SccCh|reg_vol_ch_d[0], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Mux98~2\, emsx|U31_1|SccCh|Mux98~2, MSX, 1
instance = comp, \emsx|U31_1|SccCh|Mux98~0\, emsx|U31_1|SccCh|Mux98~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|Mux98~3\, emsx|U31_1|SccCh|Mux98~3, MSX, 1
instance = comp, \emsx|U31_1|SccCh|Mux98~4\, emsx|U31_1|SccCh|Mux98~4, MSX, 1
instance = comp, \emsx|U31_1|SccCh|Mux98~5\, emsx|U31_1|SccCh|Mux98~5, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_c[1]~2\, emsx|U31_1|SccCh|reg_vol_ch_c[1]~2, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_c[1]\, emsx|U31_1|SccCh|reg_vol_ch_c[1], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_a[1]~2\, emsx|U31_1|SccCh|reg_vol_ch_a[1]~2, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_a[1]\, emsx|U31_1|SccCh|reg_vol_ch_a[1], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Mux97~0\, emsx|U31_1|SccCh|Mux97~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_d[1]~2\, emsx|U31_1|SccCh|reg_vol_ch_d[1]~2, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_d[1]\, emsx|U31_1|SccCh|reg_vol_ch_d[1], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Mux98~6\, emsx|U31_1|SccCh|Mux98~6, MSX, 1
instance = comp, \emsx|U31_1|SccCh|Mux97~1\, emsx|U31_1|SccCh|Mux97~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_b[1]~2\, emsx|U31_1|SccCh|reg_vol_ch_b[1]~2, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_b[1]\, emsx|U31_1|SccCh|reg_vol_ch_b[1], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Mux97~2\, emsx|U31_1|SccCh|Mux97~2, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_e[1]~2\, emsx|U31_1|SccCh|reg_vol_ch_e[1]~2, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_e[1]\, emsx|U31_1|SccCh|reg_vol_ch_e[1], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Mux97~3\, emsx|U31_1|SccCh|Mux97~3, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_e[2]~3\, emsx|U31_1|SccCh|reg_vol_ch_e[2]~3, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_e[2]\, emsx|U31_1|SccCh|reg_vol_ch_e[2], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_c[2]~3\, emsx|U31_1|SccCh|reg_vol_ch_c[2]~3, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_c[2]\, emsx|U31_1|SccCh|reg_vol_ch_c[2], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_b[2]~3\, emsx|U31_1|SccCh|reg_vol_ch_b[2]~3, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_b[2]\, emsx|U31_1|SccCh|reg_vol_ch_b[2], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_d[2]~3\, emsx|U31_1|SccCh|reg_vol_ch_d[2]~3, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_d[2]\, emsx|U31_1|SccCh|reg_vol_ch_d[2], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_a[2]~3\, emsx|U31_1|SccCh|reg_vol_ch_a[2]~3, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_a[2]\, emsx|U31_1|SccCh|reg_vol_ch_a[2], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Mux96~0\, emsx|U31_1|SccCh|Mux96~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|Mux96~1\, emsx|U31_1|SccCh|Mux96~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|Mux96~2\, emsx|U31_1|SccCh|Mux96~2, MSX, 1
instance = comp, \emsx|U31_1|SccCh|Mux96~3\, emsx|U31_1|SccCh|Mux96~3, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_c[3]~4\, emsx|U31_1|SccCh|reg_vol_ch_c[3]~4, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_c[3]\, emsx|U31_1|SccCh|reg_vol_ch_c[3], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_b[3]~4\, emsx|U31_1|SccCh|reg_vol_ch_b[3]~4, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_b[3]\, emsx|U31_1|SccCh|reg_vol_ch_b[3], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_d[3]~4\, emsx|U31_1|SccCh|reg_vol_ch_d[3]~4, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_d[3]\, emsx|U31_1|SccCh|reg_vol_ch_d[3], MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_a[3]~4\, emsx|U31_1|SccCh|reg_vol_ch_a[3]~4, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_a[3]\, emsx|U31_1|SccCh|reg_vol_ch_a[3], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Mux95~0\, emsx|U31_1|SccCh|Mux95~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|Mux95~1\, emsx|U31_1|SccCh|Mux95~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|Mux95~2\, emsx|U31_1|SccCh|Mux95~2, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_e[3]~4\, emsx|U31_1|SccCh|reg_vol_ch_e[3]~4, MSX, 1
instance = comp, \emsx|U31_1|SccCh|reg_vol_ch_e[3]\, emsx|U31_1|SccCh|reg_vol_ch_e[3], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Mux95~3\, emsx|U31_1|SccCh|Mux95~3, MSX, 1
instance = comp, \emsx|U31_1|SccCh|u_mul|Mult0|auto_generated|mac_mult1\, emsx|U31_1|SccCh|u_mul|Mult0|auto_generated|mac_mult1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|u_mul|Mult0|auto_generated|mac_out2\, emsx|U31_1|SccCh|u_mul|Mult0|auto_generated|mac_out2, MSX, 1
instance = comp, \emsx|U31_1|SccCh|Equal17~0\, emsx|U31_1|SccCh|Equal17~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_mix~4\, emsx|U31_1|SccCh|ff_mix~4, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_wave_ce_dl~feeder\, emsx|U31_1|SccCh|ff_wave_ce_dl~feeder, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_wave_ce_dl\, emsx|U31_1|SccCh|ff_wave_ce_dl, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_mix[0]\, emsx|U31_1|SccCh|ff_mix[0], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Add11~3\, emsx|U31_1|SccCh|Add11~3, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_mix~3\, emsx|U31_1|SccCh|ff_mix~3, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_mix[1]\, emsx|U31_1|SccCh|ff_mix[1], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Add11~0\, emsx|U31_1|SccCh|Add11~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_mix~2\, emsx|U31_1|SccCh|ff_mix~2, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_mix[2]\, emsx|U31_1|SccCh|ff_mix[2], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Add11~1\, emsx|U31_1|SccCh|Add11~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_mix~1\, emsx|U31_1|SccCh|ff_mix~1, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_mix[3]\, emsx|U31_1|SccCh|ff_mix[3], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Add11~2\, emsx|U31_1|SccCh|Add11~2, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_mix~0\, emsx|U31_1|SccCh|ff_mix~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_mix[4]\, emsx|U31_1|SccCh|ff_mix[4], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Add11~4\, emsx|U31_1|SccCh|Add11~4, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_mix~5\, emsx|U31_1|SccCh|ff_mix~5, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_mix[5]\, emsx|U31_1|SccCh|ff_mix[5], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Add11~5\, emsx|U31_1|SccCh|Add11~5, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_mix~6\, emsx|U31_1|SccCh|ff_mix~6, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_mix[6]\, emsx|U31_1|SccCh|ff_mix[6], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Add11~6\, emsx|U31_1|SccCh|Add11~6, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_mix~7\, emsx|U31_1|SccCh|ff_mix~7, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_mix[7]\, emsx|U31_1|SccCh|ff_mix[7], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Add11~7\, emsx|U31_1|SccCh|Add11~7, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_mix~13\, emsx|U31_1|SccCh|ff_mix~13, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_mix[8]\, emsx|U31_1|SccCh|ff_mix[8], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Add11~8\, emsx|U31_1|SccCh|Add11~8, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_mix~12\, emsx|U31_1|SccCh|ff_mix~12, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_mix[9]\, emsx|U31_1|SccCh|ff_mix[9], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_wave[9]~feeder\, emsx|U31_1|SccCh|ff_wave[9]~feeder, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_wave[14]~0\, emsx|U31_1|SccCh|ff_wave[14]~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_wave[9]\, emsx|U31_1|SccCh|ff_wave[9], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_wave[9]\, emsx|U31_2|SccCh|ff_wave[9], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_wave[7]~feeder\, emsx|U31_2|SccCh|ff_wave[7]~feeder, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_wave[7]\, emsx|U31_2|SccCh|ff_wave[7], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_wave[7]\, emsx|U31_1|SccCh|ff_wave[7], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_wave[6]\, emsx|U31_2|SccCh|ff_wave[6], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_wave[6]~feeder\, emsx|U31_1|SccCh|ff_wave[6]~feeder, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_wave[6]\, emsx|U31_1|SccCh|ff_wave[6], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_wave[5]\, emsx|U31_2|SccCh|ff_wave[5], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_wave[5]\, emsx|U31_1|SccCh|ff_wave[5], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_wave[4]\, emsx|U31_2|SccCh|ff_wave[4], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_wave[4]\, emsx|U31_1|SccCh|ff_wave[4], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_wave[3]~feeder\, emsx|U31_1|SccCh|ff_wave[3]~feeder, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_wave[3]\, emsx|U31_1|SccCh|ff_wave[3], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_wave[3]\, emsx|U31_2|SccCh|ff_wave[3], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_wave[0]\, emsx|U31_2|SccCh|ff_wave[0], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_wave[0]~feeder\, emsx|U31_1|SccCh|ff_wave[0]~feeder, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_wave[0]\, emsx|U31_1|SccCh|ff_wave[0], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_wave[1]~feeder\, emsx|U31_1|SccCh|ff_wave[1]~feeder, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_wave[1]\, emsx|U31_1|SccCh|ff_wave[1], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_wave[1]~feeder\, emsx|U31_2|SccCh|ff_wave[1]~feeder, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_wave[1]\, emsx|U31_2|SccCh|ff_wave[1], MSX, 1
instance = comp, \emsx|Add23~0\, emsx|Add23~0, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_wave[2]~feeder\, emsx|U31_1|SccCh|ff_wave[2]~feeder, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_wave[2]\, emsx|U31_1|SccCh|ff_wave[2], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_wave[2]~feeder\, emsx|U31_2|SccCh|ff_wave[2]~feeder, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_wave[2]\, emsx|U31_2|SccCh|ff_wave[2], MSX, 1
instance = comp, \emsx|Add23~1\, emsx|Add23~1, MSX, 1
instance = comp, \emsx|Add23~2\, emsx|Add23~2, MSX, 1
instance = comp, \emsx|Add23~4\, emsx|Add23~4, MSX, 1
instance = comp, \emsx|Add23~6\, emsx|Add23~6, MSX, 1
instance = comp, \emsx|Add23~8\, emsx|Add23~8, MSX, 1
instance = comp, \emsx|Add23~14\, emsx|Add23~14, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_wave[8]\, emsx|U31_1|SccCh|ff_wave[8], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_wave[8]~feeder\, emsx|U31_2|SccCh|ff_wave[8]~feeder, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_wave[8]\, emsx|U31_2|SccCh|ff_wave[8], MSX, 1
instance = comp, \emsx|Add23~15\, emsx|Add23~15, MSX, 1
instance = comp, \emsx|Add23~16\, emsx|Add23~16, MSX, 1
instance = comp, \emsx|U31_1|SccCh|Add11~9\, emsx|U31_1|SccCh|Add11~9, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_mix~11\, emsx|U31_1|SccCh|ff_mix~11, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_mix[10]\, emsx|U31_1|SccCh|ff_mix[10], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_wave[10]\, emsx|U31_1|SccCh|ff_wave[10], MSX, 1
instance = comp, \emsx|Add23~17\, emsx|Add23~17, MSX, 1
instance = comp, \emsx|U31_2|SccCh|Add11~10\, emsx|U31_2|SccCh|Add11~10, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_mix~11\, emsx|U31_2|SccCh|ff_mix~11, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_mix[11]\, emsx|U31_2|SccCh|ff_mix[11], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_wave[11]\, emsx|U31_2|SccCh|ff_wave[11], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Add11~10\, emsx|U31_1|SccCh|Add11~10, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_mix~10\, emsx|U31_1|SccCh|ff_mix~10, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_mix[11]\, emsx|U31_1|SccCh|ff_mix[11], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_wave[11]\, emsx|U31_1|SccCh|ff_wave[11], MSX, 1
instance = comp, \emsx|Add23~18\, emsx|Add23~18, MSX, 1
instance = comp, \emsx|U31_2|SccCh|Add11~11\, emsx|U31_2|SccCh|Add11~11, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_mix~10\, emsx|U31_2|SccCh|ff_mix~10, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_mix[12]\, emsx|U31_2|SccCh|ff_mix[12], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_wave[12]\, emsx|U31_2|SccCh|ff_wave[12], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Add11~12\, emsx|U31_1|SccCh|Add11~12, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_mix~9\, emsx|U31_1|SccCh|ff_mix~9, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_mix[12]\, emsx|U31_1|SccCh|ff_mix[12], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_wave[12]\, emsx|U31_1|SccCh|ff_wave[12], MSX, 1
instance = comp, \emsx|Add23~19\, emsx|Add23~19, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_mix~8\, emsx|U31_2|SccCh|ff_mix~8, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_mix~9\, emsx|U31_2|SccCh|ff_mix~9, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_mix[13]\, emsx|U31_2|SccCh|ff_mix[13], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_wave[13]\, emsx|U31_2|SccCh|ff_wave[13], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Add11~11\, emsx|U31_1|SccCh|Add11~11, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_mix~8\, emsx|U31_1|SccCh|ff_mix~8, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_mix[13]\, emsx|U31_1|SccCh|ff_mix[13], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_wave[13]\, emsx|U31_1|SccCh|ff_wave[13], MSX, 1
instance = comp, \emsx|Add23~20\, emsx|Add23~20, MSX, 1
instance = comp, \emsx|U31_2|SccCh|Add11~12\, emsx|U31_2|SccCh|Add11~12, MSX, 1
instance = comp, \emsx|U31_2|SccCh|Add11~13\, emsx|U31_2|SccCh|Add11~13, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_mix~15\, emsx|U31_2|SccCh|ff_mix~15, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_mix[14]\, emsx|U31_2|SccCh|ff_mix[14], MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_wave[14]~feeder\, emsx|U31_2|SccCh|ff_wave[14]~feeder, MSX, 1
instance = comp, \emsx|U31_2|SccCh|ff_wave[14]\, emsx|U31_2|SccCh|ff_wave[14], MSX, 1
instance = comp, \emsx|U31_1|SccCh|Add11~13\, emsx|U31_1|SccCh|Add11~13, MSX, 1
instance = comp, \emsx|U31_1|SccCh|Add11~14\, emsx|U31_1|SccCh|Add11~14, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_mix~14\, emsx|U31_1|SccCh|ff_mix~14, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_mix[14]\, emsx|U31_1|SccCh|ff_mix[14], MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_wave[14]~feeder\, emsx|U31_1|SccCh|ff_wave[14]~feeder, MSX, 1
instance = comp, \emsx|U31_1|SccCh|ff_wave[14]\, emsx|U31_1|SccCh|ff_wave[14], MSX, 1
instance = comp, \emsx|Add23~22\, emsx|Add23~22, MSX, 1
instance = comp, \emsx|ff_prescc[15]\, emsx|ff_prescc[15], MSX, 1
instance = comp, \emsx|Add24~0\, emsx|Add24~0, MSX, 1
instance = comp, \emsx|LessThan2~0\, emsx|LessThan2~0, MSX, 1
instance = comp, \emsx|LessThan2~1\, emsx|LessThan2~1, MSX, 1
instance = comp, \emsx|Add24~2\, emsx|Add24~2, MSX, 1
instance = comp, \emsx|m_SccVol~3\, emsx|m_SccVol~3, MSX, 1
instance = comp, \emsx|m_SccVol[0]\, emsx|m_SccVol[0], MSX, 1
instance = comp, \emsx|Add24~1\, emsx|Add24~1, MSX, 1
instance = comp, \emsx|m_SccVol~1\, emsx|m_SccVol~1, MSX, 1
instance = comp, \emsx|m_SccVol~2\, emsx|m_SccVol~2, MSX, 1
instance = comp, \emsx|m_SccVol[2]\, emsx|m_SccVol[2], MSX, 1
instance = comp, \emsx|m_SccVol~0\, emsx|m_SccVol~0, MSX, 1
instance = comp, \emsx|m_SccVol[1]\, emsx|m_SccVol[1], MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~23\, emsx|u_mul|Mult0|auto_generated|op_2~23, MSX, 1
instance = comp, \emsx|Add23~21\, emsx|Add23~21, MSX, 1
instance = comp, \emsx|ff_prescc[14]\, emsx|ff_prescc[14], MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|_~11\, emsx|u_mul|Mult0|auto_generated|_~11, MSX, 1
instance = comp, \emsx|Add23~23\, emsx|Add23~23, MSX, 1
instance = comp, \emsx|ff_prescc[13]\, emsx|ff_prescc[13], MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|_~13\, emsx|u_mul|Mult0|auto_generated|_~13, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|_~17\, emsx|u_mul|Mult0|auto_generated|_~17, MSX, 1
instance = comp, \emsx|Add23~25\, emsx|Add23~25, MSX, 1
instance = comp, \emsx|ff_prescc[11]\, emsx|ff_prescc[11], MSX, 1
instance = comp, \emsx|Add23~26\, emsx|Add23~26, MSX, 1
instance = comp, \emsx|ff_prescc[10]\, emsx|ff_prescc[10], MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|_~18\, emsx|u_mul|Mult0|auto_generated|_~18, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|_~23\, emsx|u_mul|Mult0|auto_generated|_~23, MSX, 1
instance = comp, \emsx|Add23~28\, emsx|Add23~28, MSX, 1
instance = comp, \emsx|ff_prescc[8]\, emsx|ff_prescc[8], MSX, 1
instance = comp, \emsx|Add23~27\, emsx|Add23~27, MSX, 1
instance = comp, \emsx|ff_prescc[9]\, emsx|ff_prescc[9], MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|_~22\, emsx|u_mul|Mult0|auto_generated|_~22, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~11\, emsx|u_mul|Mult0|auto_generated|op_2~11, MSX, 1
instance = comp, \emsx|Add23~24\, emsx|Add23~24, MSX, 1
instance = comp, \emsx|ff_prescc[12]\, emsx|ff_prescc[12], MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|_~21\, emsx|u_mul|Mult0|auto_generated|_~21, MSX, 1
instance = comp, \emsx|Add23~9\, emsx|Add23~9, MSX, 1
instance = comp, \emsx|ff_prescc[7]\, emsx|ff_prescc[7], MSX, 1
instance = comp, \emsx|Add23~7\, emsx|Add23~7, MSX, 1
instance = comp, \emsx|ff_prescc[6]\, emsx|ff_prescc[6], MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|_~27\, emsx|u_mul|Mult0|auto_generated|_~27, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|_~25\, emsx|u_mul|Mult0|auto_generated|_~25, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|_~26\, emsx|u_mul|Mult0|auto_generated|_~26, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|_~24\, emsx|u_mul|Mult0|auto_generated|_~24, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~13\, emsx|u_mul|Mult0|auto_generated|op_2~13, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|_~30\, emsx|u_mul|Mult0|auto_generated|_~30, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|_~1\, emsx|u_mul|Mult0|auto_generated|_~1, MSX, 1
instance = comp, \emsx|Add23~10\, emsx|Add23~10, MSX, 1
instance = comp, \emsx|ff_prescc[3]\, emsx|ff_prescc[3], MSX, 1
instance = comp, \emsx|Add23~3\, emsx|Add23~3, MSX, 1
instance = comp, \emsx|ff_prescc[4]\, emsx|ff_prescc[4], MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|_~2\, emsx|u_mul|Mult0|auto_generated|_~2, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|_~9\, emsx|u_mul|Mult0|auto_generated|_~9, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|_~5\, emsx|u_mul|Mult0|auto_generated|_~5, MSX, 1
instance = comp, \emsx|Add23~5\, emsx|Add23~5, MSX, 1
instance = comp, \emsx|ff_prescc[5]\, emsx|ff_prescc[5], MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|_~6\, emsx|u_mul|Mult0|auto_generated|_~6, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|_~7\, emsx|u_mul|Mult0|auto_generated|_~7, MSX, 1
instance = comp, \emsx|Add23~11\, emsx|Add23~11, MSX, 1
instance = comp, \emsx|ff_prescc[2]\, emsx|ff_prescc[2], MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|_~4\, emsx|u_mul|Mult0|auto_generated|_~4, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~1\, emsx|u_mul|Mult0|auto_generated|op_2~1, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~5\, emsx|u_mul|Mult0|auto_generated|op_2~5, MSX, 1
instance = comp, \emsx|Add23~13\, emsx|Add23~13, MSX, 1
instance = comp, \emsx|ff_prescc[0]\, emsx|ff_prescc[0], MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~6\, emsx|u_mul|Mult0|auto_generated|op_2~6, MSX, 1
instance = comp, \emsx|Add23~12\, emsx|Add23~12, MSX, 1
instance = comp, \emsx|ff_prescc[1]\, emsx|ff_prescc[1], MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~2\, emsx|u_mul|Mult0|auto_generated|op_2~2, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~3\, emsx|u_mul|Mult0|auto_generated|op_2~3, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~4\, emsx|u_mul|Mult0|auto_generated|op_2~4, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|_~10\, emsx|u_mul|Mult0|auto_generated|_~10, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~7\, emsx|u_mul|Mult0|auto_generated|op_2~7, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|_~8\, emsx|u_mul|Mult0|auto_generated|_~8, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~8\, emsx|u_mul|Mult0|auto_generated|op_2~8, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~0\, emsx|u_mul|Mult0|auto_generated|op_2~0, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|_~3\, emsx|u_mul|Mult0|auto_generated|_~3, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~9\, emsx|u_mul|Mult0|auto_generated|op_2~9, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|_~0\, emsx|u_mul|Mult0|auto_generated|_~0, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~14\, emsx|u_mul|Mult0|auto_generated|op_2~14, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|_~29\, emsx|u_mul|Mult0|auto_generated|_~29, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~15\, emsx|u_mul|Mult0|auto_generated|op_2~15, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|_~28\, emsx|u_mul|Mult0|auto_generated|_~28, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~16\, emsx|u_mul|Mult0|auto_generated|op_2~16, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~12\, emsx|u_mul|Mult0|auto_generated|op_2~12, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~17\, emsx|u_mul|Mult0|auto_generated|op_2~17, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|_~20\, emsx|u_mul|Mult0|auto_generated|_~20, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~18\, emsx|u_mul|Mult0|auto_generated|op_2~18, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|_~19\, emsx|u_mul|Mult0|auto_generated|_~19, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~19\, emsx|u_mul|Mult0|auto_generated|op_2~19, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|_~16\, emsx|u_mul|Mult0|auto_generated|_~16, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~20\, emsx|u_mul|Mult0|auto_generated|op_2~20, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|_~14\, emsx|u_mul|Mult0|auto_generated|_~14, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|_~15\, emsx|u_mul|Mult0|auto_generated|_~15, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~21\, emsx|u_mul|Mult0|auto_generated|op_2~21, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|_~12\, emsx|u_mul|Mult0|auto_generated|_~12, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~22\, emsx|u_mul|Mult0|auto_generated|op_2~22, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~24\, emsx|u_mul|Mult0|auto_generated|op_2~24, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~40\, emsx|u_mul|Mult0|auto_generated|op_2~40, MSX, 1
instance = comp, \emsx|ff_scc~28\, emsx|ff_scc~28, MSX, 1
instance = comp, \emsx|ff_scc[13]\, emsx|ff_scc[13], MSX, 1
instance = comp, \emsx|Mult2|mult_core|decoder_node[2][0]\, emsx|Mult2|mult_core|decoder_node[2][0], MSX, 1
instance = comp, \emsx|Mult2|mult_core|padder|adder[0]|sum_out[2]~0\, emsx|Mult2|mult_core|padder|adder[0]|sum_out[2]~0, MSX, 1
instance = comp, \emsx|Mult2|mult_core|padder|adder[0]|carry_out[2]~1\, emsx|Mult2|mult_core|padder|adder[0]|carry_out[2]~1, MSX, 1
instance = comp, \emsx|Mult2|mult_core|padder|adder[0]|sum_out[3]~1\, emsx|Mult2|mult_core|padder|adder[0]|sum_out[3]~1, MSX, 1
instance = comp, \emsx|Mult2|mult_core|padder|cpa_adder|adder|_~0\, emsx|Mult2|mult_core|padder|cpa_adder|adder|_~0, MSX, 1
instance = comp, \emsx|Mult2|mult_core|padder|adder[0]|sum_out[4]~2\, emsx|Mult2|mult_core|padder|adder[0]|sum_out[4]~2, MSX, 1
instance = comp, \emsx|Mult2|mult_core|padder|adder[0]|carry_out[3]~0\, emsx|Mult2|mult_core|padder|adder[0]|carry_out[3]~0, MSX, 1
instance = comp, \emsx|Mult2|mult_core|padder|cpa_adder|adder|unreg_res_node[4]\, emsx|Mult2|mult_core|padder|cpa_adder|adder|unreg_res_node[4], MSX, 1
instance = comp, \emsx|Add22~2\, emsx|Add22~2, MSX, 1
instance = comp, \emsx|Add22~4\, emsx|Add22~4, MSX, 1
instance = comp, \emsx|Mult1|mult_core|decoder_node[1][2]\, emsx|Mult1|mult_core|decoder_node[1][2], MSX, 1
instance = comp, \emsx|Mult2|mult_core|padder|cpa_adder|adder|unreg_res_node[3]~0\, emsx|Mult2|mult_core|padder|cpa_adder|adder|unreg_res_node[3]~0, MSX, 1
instance = comp, \emsx|Add22~6\, emsx|Add22~6, MSX, 1
instance = comp, \emsx|Mult2|mult_core|padder|cpa_adder|adder|_~1\, emsx|Mult2|mult_core|padder|cpa_adder|adder|_~1, MSX, 1
instance = comp, \emsx|Mult2|mult_core|padder|adder[0]|carry_out[4]~2\, emsx|Mult2|mult_core|padder|adder[0]|carry_out[4]~2, MSX, 1
instance = comp, \emsx|Mult2|mult_core|padder|adder[0]|sum_out[5]~3\, emsx|Mult2|mult_core|padder|adder[0]|sum_out[5]~3, MSX, 1
instance = comp, \emsx|Mult2|mult_core|padder|cpa_adder|adder|unreg_res_node[5]\, emsx|Mult2|mult_core|padder|cpa_adder|adder|unreg_res_node[5], MSX, 1
instance = comp, \emsx|Add22~9\, emsx|Add22~9, MSX, 1
instance = comp, \emsx|Mult2|mult_core|padder|cpa_adder|adder|_~2\, emsx|Mult2|mult_core|padder|cpa_adder|adder|_~2, MSX, 1
instance = comp, \emsx|Mult2|mult_core|padder|adder[0]|sum_out[6]~4\, emsx|Mult2|mult_core|padder|adder[0]|sum_out[6]~4, MSX, 1
instance = comp, \emsx|Mult2|mult_core|padder|adder[0]|carry_out[6]~4\, emsx|Mult2|mult_core|padder|adder[0]|carry_out[6]~4, MSX, 1
instance = comp, \emsx|Mult2|mult_core|padder|cpa_adder|adder|unreg_res_node[7]~1\, emsx|Mult2|mult_core|padder|cpa_adder|adder|unreg_res_node[7]~1, MSX, 1
instance = comp, \emsx|Mult2|mult_core|padder|adder[0]|carry_out[5]~3\, emsx|Mult2|mult_core|padder|adder[0]|carry_out[5]~3, MSX, 1
instance = comp, \emsx|Mult2|mult_core|padder|cpa_adder|adder|unreg_res_node[7]\, emsx|Mult2|mult_core|padder|cpa_adder|adder|unreg_res_node[7], MSX, 1
instance = comp, \emsx|Mult2|mult_core|padder|cpa_adder|adder|unreg_res_node[6]~2\, emsx|Mult2|mult_core|padder|cpa_adder|adder|unreg_res_node[6]~2, MSX, 1
instance = comp, \emsx|Add22~11\, emsx|Add22~11, MSX, 1
instance = comp, \emsx|LessThan1~0\, emsx|LessThan1~0, MSX, 1
instance = comp, \emsx|Add18~11\, emsx|Add18~11, MSX, 1
instance = comp, \emsx|ff_psg[9]~3\, emsx|ff_psg[9]~3, MSX, 1
instance = comp, \emsx|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[6]~1\, emsx|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[6]~1, MSX, 1
instance = comp, \emsx|Add15~11\, emsx|Add15~11, MSX, 1
instance = comp, \emsx|ff_psg[9]\, emsx|ff_psg[9], MSX, 1
instance = comp, \emsx|LessThan3~0\, emsx|LessThan3~0, MSX, 1
instance = comp, \emsx|ff_scc[11]~1\, emsx|ff_scc[11]~1, MSX, 1
instance = comp, \emsx|ff_scc[11]~0\, emsx|ff_scc[11]~0, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~35\, emsx|u_mul|Mult0|auto_generated|op_2~35, MSX, 1
instance = comp, \emsx|ff_scc~20\, emsx|ff_scc~20, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~36\, emsx|u_mul|Mult0|auto_generated|op_2~36, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~37\, emsx|u_mul|Mult0|auto_generated|op_2~37, MSX, 1
instance = comp, \emsx|ff_scc~21\, emsx|ff_scc~21, MSX, 1
instance = comp, \emsx|ff_scc[9]\, emsx|ff_scc[9], MSX, 1
instance = comp, \emsx|Add22~10\, emsx|Add22~10, MSX, 1
instance = comp, \emsx|Add18~10\, emsx|Add18~10, MSX, 1
instance = comp, \emsx|ff_psg[8]~4\, emsx|ff_psg[8]~4, MSX, 1
instance = comp, \emsx|Add15~10\, emsx|Add15~10, MSX, 1
instance = comp, \emsx|ff_psg[8]\, emsx|ff_psg[8], MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~34\, emsx|u_mul|Mult0|auto_generated|op_2~34, MSX, 1
instance = comp, \emsx|ff_scc~18\, emsx|ff_scc~18, MSX, 1
instance = comp, \emsx|ff_scc~19\, emsx|ff_scc~19, MSX, 1
instance = comp, \emsx|ff_scc[8]\, emsx|ff_scc[8], MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~33\, emsx|u_mul|Mult0|auto_generated|op_2~33, MSX, 1
instance = comp, \emsx|ff_scc~16\, emsx|ff_scc~16, MSX, 1
instance = comp, \emsx|ff_scc~17\, emsx|ff_scc~17, MSX, 1
instance = comp, \emsx|ff_scc[7]\, emsx|ff_scc[7], MSX, 1
instance = comp, \emsx|Add18~3\, emsx|Add18~3, MSX, 1
instance = comp, \emsx|Add22~3\, emsx|Add22~3, MSX, 1
instance = comp, \emsx|ff_psg[4]~8\, emsx|ff_psg[4]~8, MSX, 1
instance = comp, \emsx|Add15~3\, emsx|Add15~3, MSX, 1
instance = comp, \emsx|ff_psg[4]\, emsx|ff_psg[4], MSX, 1
instance = comp, \emsx|Add18~1\, emsx|Add18~1, MSX, 1
instance = comp, \emsx|Add22~1\, emsx|Add22~1, MSX, 1
instance = comp, \emsx|ff_psg[3]~9\, emsx|ff_psg[3]~9, MSX, 1
instance = comp, \emsx|Add15~1\, emsx|Add15~1, MSX, 1
instance = comp, \emsx|ff_psg[3]\, emsx|ff_psg[3], MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~29\, emsx|u_mul|Mult0|auto_generated|op_2~29, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~27\, emsx|u_mul|Mult0|auto_generated|op_2~27, MSX, 1
instance = comp, \emsx|ff_scc~6\, emsx|ff_scc~6, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~10\, emsx|u_mul|Mult0|auto_generated|op_2~10, MSX, 1
instance = comp, \emsx|ff_scc~7\, emsx|ff_scc~7, MSX, 1
instance = comp, \emsx|ff_scc[2]\, emsx|ff_scc[2], MSX, 1
instance = comp, \emsx|Add18~0\, emsx|Add18~0, MSX, 1
instance = comp, \emsx|ff_psg[2]~10\, emsx|ff_psg[2]~10, MSX, 1
instance = comp, \emsx|Add15~0\, emsx|Add15~0, MSX, 1
instance = comp, \emsx|ff_psg[2]\, emsx|ff_psg[2], MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~25\, emsx|u_mul|Mult0|auto_generated|op_2~25, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~26\, emsx|u_mul|Mult0|auto_generated|op_2~26, MSX, 1
instance = comp, \emsx|ff_scc~2\, emsx|ff_scc~2, MSX, 1
instance = comp, \emsx|ff_scc~3\, emsx|ff_scc~3, MSX, 1
instance = comp, \emsx|ff_scc[1]\, emsx|ff_scc[1], MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~28\, emsx|u_mul|Mult0|auto_generated|op_2~28, MSX, 1
instance = comp, \emsx|ff_scc~4\, emsx|ff_scc~4, MSX, 1
instance = comp, \emsx|ff_scc~5\, emsx|ff_scc~5, MSX, 1
instance = comp, \emsx|ff_scc[0]\, emsx|ff_scc[0], MSX, 1
instance = comp, \emsx|Add39~1\, emsx|Add39~1, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~30\, emsx|u_mul|Mult0|auto_generated|op_2~30, MSX, 1
instance = comp, \emsx|ff_scc~8\, emsx|ff_scc~8, MSX, 1
instance = comp, \emsx|ff_scc~9\, emsx|ff_scc~9, MSX, 1
instance = comp, \emsx|ff_scc[3]\, emsx|ff_scc[3], MSX, 1
instance = comp, \emsx|Add39~3\, emsx|Add39~3, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|_~31\, emsx|u_mul|Mult0|auto_generated|_~31, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~31\, emsx|u_mul|Mult0|auto_generated|op_2~31, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~32\, emsx|u_mul|Mult0|auto_generated|op_2~32, MSX, 1
instance = comp, \emsx|ff_scc~10\, emsx|ff_scc~10, MSX, 1
instance = comp, \emsx|ff_scc~11\, emsx|ff_scc~11, MSX, 1
instance = comp, \emsx|ff_scc[4]\, emsx|ff_scc[4], MSX, 1
instance = comp, \emsx|Add39~5\, emsx|Add39~5, MSX, 1
instance = comp, \emsx|Add18~5\, emsx|Add18~5, MSX, 1
instance = comp, \emsx|Add22~5\, emsx|Add22~5, MSX, 1
instance = comp, \emsx|ff_psg[5]~7\, emsx|ff_psg[5]~7, MSX, 1
instance = comp, \emsx|Add15~5\, emsx|Add15~5, MSX, 1
instance = comp, \emsx|ff_psg[5]\, emsx|ff_psg[5], MSX, 1
instance = comp, \emsx|ff_scc~12\, emsx|ff_scc~12, MSX, 1
instance = comp, \emsx|ff_scc~13\, emsx|ff_scc~13, MSX, 1
instance = comp, \emsx|ff_scc[5]\, emsx|ff_scc[5], MSX, 1
instance = comp, \emsx|Add39~7\, emsx|Add39~7, MSX, 1
instance = comp, \emsx|Add22~7\, emsx|Add22~7, MSX, 1
instance = comp, \emsx|Add18~7\, emsx|Add18~7, MSX, 1
instance = comp, \emsx|ff_psg[6]~6\, emsx|ff_psg[6]~6, MSX, 1
instance = comp, \emsx|Add15~7\, emsx|Add15~7, MSX, 1
instance = comp, \emsx|ff_psg[6]\, emsx|ff_psg[6], MSX, 1
instance = comp, \emsx|ff_scc~14\, emsx|ff_scc~14, MSX, 1
instance = comp, \emsx|ff_scc~15\, emsx|ff_scc~15, MSX, 1
instance = comp, \emsx|ff_scc[6]\, emsx|ff_scc[6], MSX, 1
instance = comp, \emsx|Add39~9\, emsx|Add39~9, MSX, 1
instance = comp, \emsx|Add22~8\, emsx|Add22~8, MSX, 1
instance = comp, \emsx|Add18~8\, emsx|Add18~8, MSX, 1
instance = comp, \emsx|ff_psg[7]~5\, emsx|ff_psg[7]~5, MSX, 1
instance = comp, \emsx|Add15~8\, emsx|Add15~8, MSX, 1
instance = comp, \emsx|ff_psg[7]\, emsx|ff_psg[7], MSX, 1
instance = comp, \emsx|Add39~11\, emsx|Add39~11, MSX, 1
instance = comp, \emsx|Add39~13\, emsx|Add39~13, MSX, 1
instance = comp, \emsx|Add39~15\, emsx|Add39~15, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~38\, emsx|u_mul|Mult0|auto_generated|op_2~38, MSX, 1
instance = comp, \emsx|u_mul|Mult0|auto_generated|op_2~39\, emsx|u_mul|Mult0|auto_generated|op_2~39, MSX, 1
instance = comp, \emsx|ff_scc~22\, emsx|ff_scc~22, MSX, 1
instance = comp, \emsx|ff_scc~23\, emsx|ff_scc~23, MSX, 1
instance = comp, \emsx|ff_scc[10]\, emsx|ff_scc[10], MSX, 1
instance = comp, \emsx|Add22~12\, emsx|Add22~12, MSX, 1
instance = comp, \emsx|Mult2|mult_core|padder|adder[0]|_~0\, emsx|Mult2|mult_core|padder|adder[0]|_~0, MSX, 1
instance = comp, \emsx|Mult2|mult_core|decoder_node[2][5]\, emsx|Mult2|mult_core|decoder_node[2][5], MSX, 1
instance = comp, \emsx|Mult2|mult_core|padder|cpa_adder|adder|_~3\, emsx|Mult2|mult_core|padder|cpa_adder|adder|_~3, MSX, 1
instance = comp, \emsx|Mult2|mult_core|padder|cpa_adder|adder|_~4\, emsx|Mult2|mult_core|padder|cpa_adder|adder|_~4, MSX, 1
instance = comp, \emsx|Mult2|mult_core|decoder_node[2][6]\, emsx|Mult2|mult_core|decoder_node[2][6], MSX, 1
instance = comp, \emsx|Add22~13\, emsx|Add22~13, MSX, 1
instance = comp, \emsx|Add18~12\, emsx|Add18~12, MSX, 1
instance = comp, \emsx|ff_psg[10]~2\, emsx|ff_psg[10]~2, MSX, 1
instance = comp, \emsx|Add15~13\, emsx|Add15~13, MSX, 1
instance = comp, \emsx|ff_psg[10]\, emsx|ff_psg[10], MSX, 1
instance = comp, \emsx|Add39~17\, emsx|Add39~17, MSX, 1
instance = comp, \emsx|ff_scc~24\, emsx|ff_scc~24, MSX, 1
instance = comp, \emsx|ff_scc~25\, emsx|ff_scc~25, MSX, 1
instance = comp, \emsx|ff_scc[11]\, emsx|ff_scc[11], MSX, 1
instance = comp, \emsx|Add18~14\, emsx|Add18~14, MSX, 1
instance = comp, \emsx|Add22~14\, emsx|Add22~14, MSX, 1
instance = comp, \emsx|ff_psg[11]~1\, emsx|ff_psg[11]~1, MSX, 1
instance = comp, \emsx|Add15~14\, emsx|Add15~14, MSX, 1
instance = comp, \emsx|ff_psg[11]\, emsx|ff_psg[11], MSX, 1
instance = comp, \emsx|Add39~19\, emsx|Add39~19, MSX, 1
instance = comp, \emsx|Add22~15\, emsx|Add22~15, MSX, 1
instance = comp, \emsx|Add18~15\, emsx|Add18~15, MSX, 1
instance = comp, \emsx|ff_psg[12]~0\, emsx|ff_psg[12]~0, MSX, 1
instance = comp, \emsx|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[10]~4\, emsx|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[10]~4, MSX, 1
instance = comp, \emsx|Add15~16\, emsx|Add15~16, MSX, 1
instance = comp, \emsx|ff_psg[12]\, emsx|ff_psg[12], MSX, 1
instance = comp, \emsx|ff_scc~26\, emsx|ff_scc~26, MSX, 1
instance = comp, \emsx|ff_scc~27\, emsx|ff_scc~27, MSX, 1
instance = comp, \emsx|ff_scc[12]\, emsx|ff_scc[12], MSX, 1
instance = comp, \emsx|Add39~21\, emsx|Add39~21, MSX, 1
instance = comp, \emsx|Add39~22\, emsx|Add39~22, MSX, 1
instance = comp, \emsx|Add39~18\, emsx|Add39~18, MSX, 1
instance = comp, \emsx|U32|U1|s0|ff_count[1]~0\, emsx|U32|U1|s0|ff_count[1]~0, MSX, 1
instance = comp, \emsx|U32|U1|s0|ff_count[1]\, emsx|U32|U1|s0|ff_count[1], MSX, 1
instance = comp, \emsx|U32|U1|s8|ff_count[2]~0\, emsx|U32|U1|s8|ff_count[2]~0, MSX, 1
instance = comp, \emsx|U32|U1|s8|ff_count[2]\, emsx|U32|U1|s8|ff_count[2], MSX, 1
instance = comp, \emsx|U32|U1|s0|Equal0~1\, emsx|U32|U1|s0|Equal0~1, MSX, 1
instance = comp, \emsx|U32|U1|s0|ff_count[4]~3\, emsx|U32|U1|s0|ff_count[4]~3, MSX, 1
instance = comp, \emsx|U32|U1|s0|ff_count[4]\, emsx|U32|U1|s0|ff_count[4], MSX, 1
instance = comp, \emsx|U32|U1|s0|Equal0~0\, emsx|U32|U1|s0|Equal0~0, MSX, 1
instance = comp, \emsx|U32|U1|s0|Add0~0\, emsx|U32|U1|s0|Add0~0, MSX, 1
instance = comp, \emsx|U32|U1|s0|ff_count~1\, emsx|U32|U1|s0|ff_count~1, MSX, 1
instance = comp, \emsx|U32|U1|s0|ff_count[6]\, emsx|U32|U1|s0|ff_count[6], MSX, 1
instance = comp, \emsx|U32|U1|s0|ff_count~2\, emsx|U32|U1|s0|ff_count~2, MSX, 1
instance = comp, \emsx|U32|U1|s0|ff_count[3]\, emsx|U32|U1|s0|ff_count[3], MSX, 1
instance = comp, \emsx|U32|U1|s0|Add0~1\, emsx|U32|U1|s0|Add0~1, MSX, 1
instance = comp, \emsx|U32|U1|s0|ff_count[5]~4\, emsx|U32|U1|s0|ff_count[5]~4, MSX, 1
instance = comp, \emsx|U32|U1|s0|ff_count[5]\, emsx|U32|U1|s0|ff_count[5], MSX, 1
instance = comp, \emsx|U32|dbo_buf[5]~1\, emsx|U32|dbo_buf[5]~1, MSX, 1
instance = comp, \emsx|U32|dbo_buf[5]~0\, emsx|U32|dbo_buf[5]~0, MSX, 1
instance = comp, \emsx|U32|dbo_buf[5]\, emsx|U32|dbo_buf[5], MSX, 1
instance = comp, \emsx|U32|D[5]\, emsx|U32|D[5], MSX, 1
instance = comp, \emsx|U32|WE_n_buf~0\, emsx|U32|WE_n_buf~0, MSX, 1
instance = comp, \emsx|U32|WE_n_buf\, emsx|U32|WE_n_buf, MSX, 1
instance = comp, \emsx|U32|WE_n~feeder\, emsx|U32|WE_n~feeder, MSX, 1
instance = comp, \emsx|U32|WE_n\, emsx|U32|WE_n, MSX, 1
instance = comp, \emsx|U32|A_buf~0\, emsx|U32|A_buf~0, MSX, 1
instance = comp, \emsx|U32|A_buf\, emsx|U32|A_buf, MSX, 1
instance = comp, \emsx|U32|A\, emsx|U32|A, MSX, 1
instance = comp, \emsx|U32|U1|oplldat[0]~0\, emsx|U32|U1|oplldat[0]~0, MSX, 1
instance = comp, \emsx|U32|U1|oplldat[5]\, emsx|U32|U1|oplldat[5], MSX, 1
instance = comp, \emsx|U32|dbo_buf[0]~6\, emsx|U32|dbo_buf[0]~6, MSX, 1
instance = comp, \emsx|U32|dbo_buf[0]\, emsx|U32|dbo_buf[0], MSX, 1
instance = comp, \emsx|U32|D[0]~feeder\, emsx|U32|D[0]~feeder, MSX, 1
instance = comp, \emsx|U32|D[0]\, emsx|U32|D[0], MSX, 1
instance = comp, \emsx|U32|U1|opllptr[0]~0\, emsx|U32|U1|opllptr[0]~0, MSX, 1
instance = comp, \emsx|U32|U1|opllptr[0]\, emsx|U32|U1|opllptr[0], MSX, 1
instance = comp, \emsx|U32|dbo_buf[3]~2\, emsx|U32|dbo_buf[3]~2, MSX, 1
instance = comp, \emsx|U32|dbo_buf[3]\, emsx|U32|dbo_buf[3], MSX, 1
instance = comp, \emsx|U32|D[3]~feeder\, emsx|U32|D[3]~feeder, MSX, 1
instance = comp, \emsx|U32|D[3]\, emsx|U32|D[3], MSX, 1
instance = comp, \emsx|U32|U1|opllptr[3]\, emsx|U32|U1|opllptr[3], MSX, 1
instance = comp, \emsx|U32|U1|opllptr[5]~feeder\, emsx|U32|U1|opllptr[5]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|opllptr[5]\, emsx|U32|U1|opllptr[5], MSX, 1
instance = comp, \emsx|U32|dbo_buf[7]~4\, emsx|U32|dbo_buf[7]~4, MSX, 1
instance = comp, \emsx|U32|dbo_buf[7]\, emsx|U32|dbo_buf[7], MSX, 1
instance = comp, \emsx|U32|D[7]~feeder\, emsx|U32|D[7]~feeder, MSX, 1
instance = comp, \emsx|U32|D[7]\, emsx|U32|D[7], MSX, 1
instance = comp, \emsx|U32|U1|opllptr[7]\, emsx|U32|U1|opllptr[7], MSX, 1
instance = comp, \emsx|U32|dbo_buf[4]~3\, emsx|U32|dbo_buf[4]~3, MSX, 1
instance = comp, \emsx|U32|dbo_buf[4]\, emsx|U32|dbo_buf[4], MSX, 1
instance = comp, \emsx|U32|D[4]~feeder\, emsx|U32|D[4]~feeder, MSX, 1
instance = comp, \emsx|U32|D[4]\, emsx|U32|D[4], MSX, 1
instance = comp, \emsx|U32|U1|opllptr[4]\, emsx|U32|U1|opllptr[4], MSX, 1
instance = comp, \emsx|U32|dbo_buf[6]~5\, emsx|U32|dbo_buf[6]~5, MSX, 1
instance = comp, \emsx|U32|dbo_buf[6]\, emsx|U32|dbo_buf[6], MSX, 1
instance = comp, \emsx|U32|D[6]\, emsx|U32|D[6], MSX, 1
instance = comp, \emsx|U32|U1|opllptr[6]\, emsx|U32|U1|opllptr[6], MSX, 1
instance = comp, \emsx|U32|U1|ct|Equal1~0\, emsx|U32|U1|ct|Equal1~0, MSX, 1
instance = comp, \emsx|U32|dbo_buf[1]~8\, emsx|U32|dbo_buf[1]~8, MSX, 1
instance = comp, \emsx|U32|dbo_buf[1]\, emsx|U32|dbo_buf[1], MSX, 1
instance = comp, \emsx|U32|D[1]\, emsx|U32|D[1], MSX, 1
instance = comp, \emsx|U32|U1|opllptr[1]\, emsx|U32|U1|opllptr[1], MSX, 1
instance = comp, \emsx|U32|dbo_buf[2]~7\, emsx|U32|dbo_buf[2]~7, MSX, 1
instance = comp, \emsx|U32|dbo_buf[2]\, emsx|U32|dbo_buf[2], MSX, 1
instance = comp, \emsx|U32|D[2]~feeder\, emsx|U32|D[2]~feeder, MSX, 1
instance = comp, \emsx|U32|D[2]\, emsx|U32|D[2], MSX, 1
instance = comp, \emsx|U32|U1|opllptr[2]~feeder\, emsx|U32|U1|opllptr[2]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|opllptr[2]\, emsx|U32|U1|opllptr[2], MSX, 1
instance = comp, \emsx|U32|U1|ct|Equal1~1\, emsx|U32|U1|ct|Equal1~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|Equal1~2\, emsx|U32|U1|ct|Equal1~2, MSX, 1
instance = comp, \emsx|U32|U1|ct|extra_mode~3\, emsx|U32|U1|ct|extra_mode~3, MSX, 1
instance = comp, \emsx|U32|U1|ct|extra_mode~4\, emsx|U32|U1|ct|extra_mode~4, MSX, 1
instance = comp, \emsx|U32|U1|opllwr~0\, emsx|U32|U1|opllwr~0, MSX, 1
instance = comp, \emsx|U32|U1|opllwr\, emsx|U32|U1|opllwr, MSX, 1
instance = comp, \emsx|U32|U1|ct|extra_mode~0\, emsx|U32|U1|ct|extra_mode~0, MSX, 1
instance = comp, \emsx|U32|U1|s5|ff_count[1]~0\, emsx|U32|U1|s5|ff_count[1]~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|extra_mode~5\, emsx|U32|U1|ct|extra_mode~5, MSX, 1
instance = comp, \emsx|U32|U1|oplldat[7]~feeder\, emsx|U32|U1|oplldat[7]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|oplldat[7]\, emsx|U32|U1|oplldat[7], MSX, 1
instance = comp, \emsx|U32|U1|oplldat[4]\, emsx|U32|U1|oplldat[4], MSX, 1
instance = comp, \emsx|U32|U1|oplldat[6]~feeder\, emsx|U32|U1|oplldat[6]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|oplldat[6]\, emsx|U32|U1|oplldat[6], MSX, 1
instance = comp, \emsx|U32|U1|ct|extra_mode~2\, emsx|U32|U1|ct|extra_mode~2, MSX, 1
instance = comp, \emsx|U32|U1|oplldat[3]~feeder\, emsx|U32|U1|oplldat[3]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|oplldat[3]\, emsx|U32|U1|oplldat[3], MSX, 1
instance = comp, \emsx|U32|U1|oplldat[1]~feeder\, emsx|U32|U1|oplldat[1]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|oplldat[1]\, emsx|U32|U1|oplldat[1], MSX, 1
instance = comp, \emsx|U32|U1|oplldat[2]\, emsx|U32|U1|oplldat[2], MSX, 1
instance = comp, \emsx|U32|U1|oplldat[0]~feeder\, emsx|U32|U1|oplldat[0]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|oplldat[0]\, emsx|U32|U1|oplldat[0], MSX, 1
instance = comp, \emsx|U32|U1|ct|extra_mode~1\, emsx|U32|U1|ct|extra_mode~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|extra_mode~6\, emsx|U32|U1|ct|extra_mode~6, MSX, 1
instance = comp, \emsx|U32|U1|ct|extra_mode\, emsx|U32|U1|ct|extra_mode, MSX, 1
instance = comp, \emsx|U32|U1|ct|rflag[5]~6\, emsx|U32|U1|ct|rflag[5]~6, MSX, 1
instance = comp, \emsx|U32|U1|ct|rflag[5]~7\, emsx|U32|U1|ct|rflag[5]~7, MSX, 1
instance = comp, \emsx|U32|U1|ct|rflag[5]\, emsx|U32|U1|ct|rflag[5], MSX, 1
instance = comp, \emsx|U32|U1|s8|ff_count[2]~1\, emsx|U32|U1|s8|ff_count[2]~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|rhythm\, emsx|U32|U1|ct|rhythm, MSX, 1
instance = comp, \emsx|U32|U1|tm|mmute~2\, emsx|U32|U1|tm|mmute~2, MSX, 1
instance = comp, \emsx|U32|U1|tm|mmute~1\, emsx|U32|U1|tm|mmute~1, MSX, 1
instance = comp, \emsx|U32|U1|tm|mmute~0\, emsx|U32|U1|tm|mmute~0, MSX, 1
instance = comp, \emsx|U32|U1|tm|mmute~3\, emsx|U32|U1|tm|mmute~3, MSX, 1
instance = comp, \emsx|U32|U1|tm|maddr[4]~0\, emsx|U32|U1|tm|maddr[4]~0, MSX, 1
instance = comp, \emsx|U32|U1|tm|mmute\, emsx|U32|U1|tm|mmute, MSX, 1
instance = comp, \emsx|U32|U1|tm|mo[5]~1\, emsx|U32|U1|tm|mo[5]~1, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|init_ch[1]~2\, emsx|U32|U1|og|Mmem|init_ch[1]~2, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|init_ch[1]\, emsx|U32|U1|og|Mmem|init_ch[1], MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|init_ch[3]~1\, emsx|U32|U1|og|Mmem|init_ch[3]~1, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|init_ch[3]\, emsx|U32|U1|og|Mmem|init_ch[3], MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|Add0~0\, emsx|U32|U1|og|Mmem|Add0~0, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|init_ch[4]~0\, emsx|U32|U1|og|Mmem|init_ch[4]~0, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|init_ch[4]\, emsx|U32|U1|og|Mmem|init_ch[4], MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|Equal0~0\, emsx|U32|U1|og|Mmem|Equal0~0, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|init_ch[0]~3\, emsx|U32|U1|og|Mmem|init_ch[0]~3, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|init_ch[0]\, emsx|U32|U1|og|Mmem|init_ch[0], MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|init_ch[2]~4\, emsx|U32|U1|og|Mmem|init_ch[2]~4, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|init_ch[2]\, emsx|U32|U1|og|Mmem|init_ch[2], MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|Equal0~1\, emsx|U32|U1|og|Mmem|Equal0~1, MSX, 1
instance = comp, \emsx|U32|U1|og|mo_wr~0\, emsx|U32|U1|og|mo_wr~0, MSX, 1
instance = comp, \emsx|U32|U1|og|mo_wr\, emsx|U32|U1|og|mo_wr, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~37\, emsx|U32|U1|og|Mmem|data_array~37, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|rom_addr[3]~6\, emsx|U32|U1|ct|vmem|rom_addr[3]~6, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|rstate[0]\, emsx|U32|U1|ct|vmem|rstate[0], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|rstate[1]\, emsx|U32|U1|ct|vmem|rstate[1], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|init_id[1]~5\, emsx|U32|U1|ct|vmem|init_id[1]~5, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|init_id[1]\, emsx|U32|U1|ct|vmem|init_id[1], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|init_id[2]~2\, emsx|U32|U1|ct|vmem|init_id[2]~2, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|init_id[2]\, emsx|U32|U1|ct|vmem|init_id[2], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|init_id[3]~0\, emsx|U32|U1|ct|vmem|init_id[3]~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|init_id[3]~4\, emsx|U32|U1|ct|vmem|init_id[3]~4, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|init_id[3]\, emsx|U32|U1|ct|vmem|init_id[3], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|init_id[4]~3\, emsx|U32|U1|ct|vmem|init_id[4]~3, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|init_id[4]\, emsx|U32|U1|ct|vmem|init_id[4], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|init_id[5]~1\, emsx|U32|U1|ct|vmem|init_id[5]~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|init_id[5]\, emsx|U32|U1|ct|vmem|init_id[5], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|Equal0~0\, emsx|U32|U1|ct|vmem|Equal0~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|init_id[0]~6\, emsx|U32|U1|ct|vmem|init_id[0]~6, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|init_id[0]\, emsx|U32|U1|ct|vmem|init_id[0], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|Equal0~1\, emsx|U32|U1|ct|vmem|Equal0~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux40~0\, emsx|U32|U1|ct|Mux40~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.RR[0]~4\, emsx|U32|U1|ct|user_voice_wdata.RR[0]~4, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux77~0\, emsx|U32|U1|ct|Mux77~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_addr[0]~feeder\, emsx|U32|U1|ct|user_voice_addr[0]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_addr[0]\, emsx|U32|U1|ct|user_voice_addr[0], MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wr~0\, emsx|U32|U1|ct|user_voice_wr~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wr~1\, emsx|U32|U1|ct|user_voice_wr~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wr\, emsx|U32|U1|ct|user_voice_wr, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~80\, emsx|U32|U1|ct|vmem|voices~80, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|rom_addr[0]~7\, emsx|U32|U1|ct|vmem|rom_addr[0]~7, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|rom_addr[3]\, emsx|U32|U1|ct|vmem|rom_addr[3], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|rom_addr[4]~feeder\, emsx|U32|U1|ct|vmem|rom_addr[4]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|rom_addr[4]\, emsx|U32|U1|ct|vmem|rom_addr[4], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|rom_addr[2]\, emsx|U32|U1|ct|vmem|rom_addr[2], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux33~1\, emsx|U32|U1|ct|vmem|ROM2413|Mux33~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|rom_addr[5]\, emsx|U32|U1|ct|vmem|rom_addr[5], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|rom_addr[1]\, emsx|U32|U1|ct|vmem|rom_addr[1], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux34~0\, emsx|U32|U1|ct|vmem|ROM2413|Mux34~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|rom_addr[0]\, emsx|U32|U1|ct|vmem|rom_addr[0], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux34~1\, emsx|U32|U1|ct|vmem|ROM2413|Mux34~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux34~2\, emsx|U32|U1|ct|vmem|ROM2413|Mux34~2, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux34~3\, emsx|U32|U1|ct|vmem|ROM2413|Mux34~3, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux34~4\, emsx|U32|U1|ct|vmem|ROM2413|Mux34~4, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|data.RR[0]\, emsx|U32|U1|ct|vmem|ROM2413|data.RR[0], MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.SL[2]~4\, emsx|U32|U1|ct|user_voice_wdata.SL[2]~4, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~82\, emsx|U32|U1|ct|vmem|voices~82, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~83\, emsx|U32|U1|ct|vmem|voices~83, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~84\, emsx|U32|U1|ct|vmem|voices~84, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~85\, emsx|U32|U1|ct|vmem|voices~85, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~43feeder\, emsx|U32|U1|ct|vmem|voices~43feeder, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~43\, emsx|U32|U1|ct|vmem|voices~43, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~126\, emsx|U32|U1|ct|vmem|voices~126, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~127\, emsx|U32|U1|ct|vmem|voices~127, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~45\, emsx|U32|U1|ct|vmem|voices~45, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~47\, emsx|U32|U1|ct|vmem|voices~47, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux30~1\, emsx|U32|U1|ct|vmem|ROM2413|Mux30~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux30~0\, emsx|U32|U1|ct|vmem|ROM2413|Mux30~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux30~2\, emsx|U32|U1|ct|vmem|ROM2413|Mux30~2, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|data.SL[0]\, emsx|U32|U1|ct|vmem|ROM2413|data.SL[0], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux28~1\, emsx|U32|U1|ct|vmem|ROM2413|Mux28~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux28~2\, emsx|U32|U1|ct|vmem|ROM2413|Mux28~2, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux28~0\, emsx|U32|U1|ct|vmem|ROM2413|Mux28~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux28~3\, emsx|U32|U1|ct|vmem|ROM2413|Mux28~3, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|data.SL[2]\, emsx|U32|U1|ct|vmem|ROM2413|data.SL[2], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux26~0\, emsx|U32|U1|ct|vmem|ROM2413|Mux26~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux26~2\, emsx|U32|U1|ct|vmem|ROM2413|Mux26~2, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux26~3\, emsx|U32|U1|ct|vmem|ROM2413|Mux26~3, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux26~1\, emsx|U32|U1|ct|vmem|ROM2413|Mux26~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|data.DR[0]\, emsx|U32|U1|ct|vmem|ROM2413|data.DR[0], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux25~3\, emsx|U32|U1|ct|vmem|ROM2413|Mux25~3, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux25~1\, emsx|U32|U1|ct|vmem|ROM2413|Mux25~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux25~0\, emsx|U32|U1|ct|vmem|ROM2413|Mux25~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux25~2\, emsx|U32|U1|ct|vmem|ROM2413|Mux25~2, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux25~4\, emsx|U32|U1|ct|vmem|ROM2413|Mux25~4, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|data.DR[1]\, emsx|U32|U1|ct|vmem|ROM2413|data.DR[1], MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.DR[0]~4\, emsx|U32|U1|ct|user_voice_wdata.DR[0]~4, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~53\, emsx|U32|U1|ct|vmem|voices~53, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~54\, emsx|U32|U1|ct|vmem|voices~54, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux23~2\, emsx|U32|U1|ct|vmem|ROM2413|Mux23~2, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux23~1\, emsx|U32|U1|ct|vmem|ROM2413|Mux23~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux23~3\, emsx|U32|U1|ct|vmem|ROM2413|Mux23~3, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|data.DR[3]\, emsx|U32|U1|ct|vmem|ROM2413|data.DR[3], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux22~0\, emsx|U32|U1|ct|vmem|ROM2413|Mux22~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux22~1\, emsx|U32|U1|ct|vmem|ROM2413|Mux22~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux22~2\, emsx|U32|U1|ct|vmem|ROM2413|Mux22~2, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|data.AR[0]\, emsx|U32|U1|ct|vmem|ROM2413|data.AR[0], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux21~0\, emsx|U32|U1|ct|vmem|ROM2413|Mux21~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux21~2\, emsx|U32|U1|ct|vmem|ROM2413|Mux21~2, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux21~3\, emsx|U32|U1|ct|vmem|ROM2413|Mux21~3, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux21~1\, emsx|U32|U1|ct|vmem|ROM2413|Mux21~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|data.AR[1]\, emsx|U32|U1|ct|vmem|ROM2413|data.AR[1], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux20~1\, emsx|U32|U1|ct|vmem|ROM2413|Mux20~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux20~0\, emsx|U32|U1|ct|vmem|ROM2413|Mux20~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux20~2\, emsx|U32|U1|ct|vmem|ROM2413|Mux20~2, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|data.AR[2]\, emsx|U32|U1|ct|vmem|ROM2413|data.AR[2], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux19~1\, emsx|U32|U1|ct|vmem|ROM2413|Mux19~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux19~0\, emsx|U32|U1|ct|vmem|ROM2413|Mux19~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux19~2\, emsx|U32|U1|ct|vmem|ROM2413|Mux19~2, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|data.AR[3]\, emsx|U32|U1|ct|vmem|ROM2413|data.AR[3], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~59\, emsx|U32|U1|ct|vmem|voices~59, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux18~0\, emsx|U32|U1|ct|vmem|ROM2413|Mux18~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux18~1\, emsx|U32|U1|ct|vmem|ROM2413|Mux18~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|data.FB[0]\, emsx|U32|U1|ct|vmem|ROM2413|data.FB[0], MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.FB[0]~3\, emsx|U32|U1|ct|user_voice_wdata.FB[0]~3, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux17~0\, emsx|U32|U1|ct|vmem|ROM2413|Mux17~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux17~1\, emsx|U32|U1|ct|vmem|ROM2413|Mux17~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|data.FB[1]\, emsx|U32|U1|ct|vmem|ROM2413|data.FB[1], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~61\, emsx|U32|U1|ct|vmem|voices~61, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux16~0\, emsx|U32|U1|ct|vmem|ROM2413|Mux16~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux16~1\, emsx|U32|U1|ct|vmem|ROM2413|Mux16~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|data.FB[2]\, emsx|U32|U1|ct|vmem|ROM2413|data.FB[2], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~62\, emsx|U32|U1|ct|vmem|voices~62, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.WF~0\, emsx|U32|U1|ct|user_voice_wdata.WF~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~63\, emsx|U32|U1|ct|vmem|voices~63, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux14~0\, emsx|U32|U1|ct|vmem|ROM2413|Mux14~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux14~1\, emsx|U32|U1|ct|vmem|ROM2413|Mux14~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|data.TL[0]\, emsx|U32|U1|ct|vmem|ROM2413|data.TL[0], MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.TL[4]~6\, emsx|U32|U1|ct|user_voice_wdata.TL[4]~6, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~64feeder\, emsx|U32|U1|ct|vmem|voices~64feeder, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~64\, emsx|U32|U1|ct|vmem|voices~64, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux13~1\, emsx|U32|U1|ct|vmem|ROM2413|Mux13~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux33~0\, emsx|U32|U1|ct|vmem|ROM2413|Mux33~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux13~0\, emsx|U32|U1|ct|vmem|ROM2413|Mux13~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux13~2\, emsx|U32|U1|ct|vmem|ROM2413|Mux13~2, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|data.TL[1]\, emsx|U32|U1|ct|vmem|ROM2413|data.TL[1], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~66\, emsx|U32|U1|ct|vmem|voices~66, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux11~0\, emsx|U32|U1|ct|vmem|ROM2413|Mux11~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux11~1\, emsx|U32|U1|ct|vmem|ROM2413|Mux11~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|data.TL[3]\, emsx|U32|U1|ct|vmem|ROM2413|data.TL[3], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux10~0\, emsx|U32|U1|ct|vmem|ROM2413|Mux10~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux10~1\, emsx|U32|U1|ct|vmem|ROM2413|Mux10~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|data.TL[4]\, emsx|U32|U1|ct|vmem|ROM2413|data.TL[4], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~68feeder\, emsx|U32|U1|ct|vmem|voices~68feeder, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~68\, emsx|U32|U1|ct|vmem|voices~68, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux9~0\, emsx|U32|U1|ct|vmem|ROM2413|Mux9~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|data.TL[5]\, emsx|U32|U1|ct|vmem|ROM2413|data.TL[5], MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux89~0\, emsx|U32|U1|ct|Mux89~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux7_rtl_0|auto_generated|ram_block1a0\, emsx|U32|U1|ct|vmem|ROM2413|Mux7_rtl_0|auto_generated|ram_block1a0, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~71\, emsx|U32|U1|ct|vmem|voices~71, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.KR~1\, emsx|U32|U1|ct|user_voice_wdata.KR~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux5~1\, emsx|U32|U1|ct|vmem|ROM2413|Mux5~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux5~0\, emsx|U32|U1|ct|vmem|ROM2413|Mux5~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux5~2\, emsx|U32|U1|ct|vmem|ROM2413|Mux5~2, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux5~3\, emsx|U32|U1|ct|vmem|ROM2413|Mux5~3, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|data.ML[1]\, emsx|U32|U1|ct|vmem|ROM2413|data.ML[1], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~73\, emsx|U32|U1|ct|vmem|voices~73, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~74\, emsx|U32|U1|ct|vmem|voices~74, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~76\, emsx|U32|U1|ct|vmem|voices~76, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux2~2\, emsx|U32|U1|ct|vmem|ROM2413|Mux2~2, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux2~0\, emsx|U32|U1|ct|vmem|ROM2413|Mux2~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux2~1\, emsx|U32|U1|ct|vmem|ROM2413|Mux2~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux2~3\, emsx|U32|U1|ct|vmem|ROM2413|Mux2~3, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|data.EG\, emsx|U32|U1|ct|vmem|ROM2413|data.EG, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~77\, emsx|U32|U1|ct|vmem|voices~77, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux0~0\, emsx|U32|U1|ct|vmem|ROM2413|Mux0~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|data.AM\, emsx|U32|U1|ct|vmem|ROM2413|data.AM, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices_rtl_0|auto_generated|ram_block1a0\, emsx|U32|U1|ct|vmem|voices_rtl_0|auto_generated|ram_block1a0, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~79\, emsx|U32|U1|ct|vmem|voices~79, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~124\, emsx|U32|U1|ct|vmem|voices~124, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|odata.AM\, emsx|U32|U1|ct|vmem|odata.AM, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux80~0\, emsx|U32|U1|ct|Mux80~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.RR[0]~5\, emsx|U32|U1|ct|user_voice_wdata.RR[0]~5, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.AM\, emsx|U32|U1|ct|user_voice_wdata.AM, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~93\, emsx|U32|U1|ct|vmem|voices~93, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~78\, emsx|U32|U1|ct|vmem|voices~78, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~154\, emsx|U32|U1|ct|vmem|voices~154, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|odata.PM\, emsx|U32|U1|ct|vmem|odata.PM, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux81~0\, emsx|U32|U1|ct|Mux81~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.PM\, emsx|U32|U1|ct|user_voice_wdata.PM, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux1~0\, emsx|U32|U1|ct|vmem|ROM2413|Mux1~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux1~1\, emsx|U32|U1|ct|vmem|ROM2413|Mux1~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|data.PM\, emsx|U32|U1|ct|vmem|ROM2413|data.PM, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~149\, emsx|U32|U1|ct|vmem|voices~149, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~132\, emsx|U32|U1|ct|vmem|voices~132, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|odata.EG\, emsx|U32|U1|ct|vmem|odata.EG, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux82~0\, emsx|U32|U1|ct|Mux82~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.EG\, emsx|U32|U1|ct|user_voice_wdata.EG, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~99\, emsx|U32|U1|ct|vmem|voices~99, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~128\, emsx|U32|U1|ct|vmem|voices~128, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|odata.KR\, emsx|U32|U1|ct|vmem|odata.KR, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux83~0\, emsx|U32|U1|ct|Mux83~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.KR\, emsx|U32|U1|ct|user_voice_wdata.KR, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux3~1\, emsx|U32|U1|ct|vmem|ROM2413|Mux3~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux3~0\, emsx|U32|U1|ct|vmem|ROM2413|Mux3~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux23~0\, emsx|U32|U1|ct|vmem|ROM2413|Mux23~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux3~2\, emsx|U32|U1|ct|vmem|ROM2413|Mux3~2, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|data.KR\, emsx|U32|U1|ct|vmem|ROM2413|data.KR, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~95\, emsx|U32|U1|ct|vmem|voices~95, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~75\, emsx|U32|U1|ct|vmem|voices~75, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~155\, emsx|U32|U1|ct|vmem|voices~155, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|odata.ML[3]\, emsx|U32|U1|ct|vmem|odata.ML[3], MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux84~0\, emsx|U32|U1|ct|Mux84~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.ML[3]\, emsx|U32|U1|ct|user_voice_wdata.ML[3], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~150\, emsx|U32|U1|ct|vmem|voices~150, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~156\, emsx|U32|U1|ct|vmem|voices~156, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|odata.ML[2]\, emsx|U32|U1|ct|vmem|odata.ML[2], MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux85~0\, emsx|U32|U1|ct|Mux85~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.ML[2]\, emsx|U32|U1|ct|user_voice_wdata.ML[2], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux4~0\, emsx|U32|U1|ct|vmem|ROM2413|Mux4~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux4~1\, emsx|U32|U1|ct|vmem|ROM2413|Mux4~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|data.ML[2]\, emsx|U32|U1|ct|vmem|ROM2413|data.ML[2], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~151\, emsx|U32|U1|ct|vmem|voices~151, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~157\, emsx|U32|U1|ct|vmem|voices~157, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|odata.ML[1]\, emsx|U32|U1|ct|vmem|odata.ML[1], MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux86~0\, emsx|U32|U1|ct|Mux86~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.ML[1]\, emsx|U32|U1|ct|user_voice_wdata.ML[1], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~152\, emsx|U32|U1|ct|vmem|voices~152, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~72\, emsx|U32|U1|ct|vmem|voices~72, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~158\, emsx|U32|U1|ct|vmem|voices~158, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|odata.ML[0]\, emsx|U32|U1|ct|vmem|odata.ML[0], MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux87~0\, emsx|U32|U1|ct|Mux87~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.ML[0]\, emsx|U32|U1|ct|user_voice_wdata.ML[0], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux6~0\, emsx|U32|U1|ct|vmem|ROM2413|Mux6~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux6~1\, emsx|U32|U1|ct|vmem|ROM2413|Mux6~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux6~2\, emsx|U32|U1|ct|vmem|ROM2413|Mux6~2, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux6~3\, emsx|U32|U1|ct|vmem|ROM2413|Mux6~3, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|data.ML[0]\, emsx|U32|U1|ct|vmem|ROM2413|data.ML[0], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~153\, emsx|U32|U1|ct|vmem|voices~153, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~120\, emsx|U32|U1|ct|vmem|voices~120, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|odata.KL[1]\, emsx|U32|U1|ct|vmem|odata.KL[1], MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux88~0\, emsx|U32|U1|ct|Mux88~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.KL[1]\, emsx|U32|U1|ct|user_voice_wdata.KL[1], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~89\, emsx|U32|U1|ct|vmem|voices~89, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~70\, emsx|U32|U1|ct|vmem|voices~70, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~119\, emsx|U32|U1|ct|vmem|voices~119, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|odata.KL[0]\, emsx|U32|U1|ct|vmem|odata.KL[0], MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux89~1\, emsx|U32|U1|ct|Mux89~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.KL[0]\, emsx|U32|U1|ct|user_voice_wdata.KL[0], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux8~0\, emsx|U32|U1|ct|vmem|ROM2413|Mux8~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux8~1\, emsx|U32|U1|ct|vmem|ROM2413|Mux8~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|data.KL[0]\, emsx|U32|U1|ct|vmem|ROM2413|data.KL[0], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~88\, emsx|U32|U1|ct|vmem|voices~88, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~69\, emsx|U32|U1|ct|vmem|voices~69, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~116\, emsx|U32|U1|ct|vmem|voices~116, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|odata.TL[5]\, emsx|U32|U1|ct|vmem|odata.TL[5], MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux90~0\, emsx|U32|U1|ct|Mux90~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.TL[5]\, emsx|U32|U1|ct|user_voice_wdata.TL[5], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~81\, emsx|U32|U1|ct|vmem|voices~81, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~117\, emsx|U32|U1|ct|vmem|voices~117, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|odata.TL[4]\, emsx|U32|U1|ct|vmem|odata.TL[4], MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux91~0\, emsx|U32|U1|ct|Mux91~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.TL[4]\, emsx|U32|U1|ct|user_voice_wdata.TL[4], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~86\, emsx|U32|U1|ct|vmem|voices~86, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~67\, emsx|U32|U1|ct|vmem|voices~67, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~118\, emsx|U32|U1|ct|vmem|voices~118, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|odata.TL[3]\, emsx|U32|U1|ct|vmem|odata.TL[3], MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux92~0\, emsx|U32|U1|ct|Mux92~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.TL[3]\, emsx|U32|U1|ct|user_voice_wdata.TL[3], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~87\, emsx|U32|U1|ct|vmem|voices~87, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~121\, emsx|U32|U1|ct|vmem|voices~121, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|odata.TL[2]\, emsx|U32|U1|ct|vmem|odata.TL[2], MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux93~0\, emsx|U32|U1|ct|Mux93~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.TL[2]\, emsx|U32|U1|ct|user_voice_wdata.TL[2], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux12~0\, emsx|U32|U1|ct|vmem|ROM2413|Mux12~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux12~1\, emsx|U32|U1|ct|vmem|ROM2413|Mux12~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|data.TL[2]\, emsx|U32|U1|ct|vmem|ROM2413|data.TL[2], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~90\, emsx|U32|U1|ct|vmem|voices~90, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~65\, emsx|U32|U1|ct|vmem|voices~65, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~122\, emsx|U32|U1|ct|vmem|voices~122, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|odata.TL[1]\, emsx|U32|U1|ct|vmem|odata.TL[1], MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux94~0\, emsx|U32|U1|ct|Mux94~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.TL[1]\, emsx|U32|U1|ct|user_voice_wdata.TL[1], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~91\, emsx|U32|U1|ct|vmem|voices~91, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~123\, emsx|U32|U1|ct|vmem|voices~123, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|odata.TL[0]\, emsx|U32|U1|ct|vmem|odata.TL[0], MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux95~0\, emsx|U32|U1|ct|Mux95~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.TL[0]\, emsx|U32|U1|ct|user_voice_wdata.TL[0], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~92\, emsx|U32|U1|ct|vmem|voices~92, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~125\, emsx|U32|U1|ct|vmem|voices~125, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|odata.WF\, emsx|U32|U1|ct|vmem|odata.WF, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.WF~1\, emsx|U32|U1|ct|user_voice_wdata.WF~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.WF~2\, emsx|U32|U1|ct|user_voice_wdata.WF~2, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.WF\, emsx|U32|U1|ct|user_voice_wdata.WF, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux15~0\, emsx|U32|U1|ct|vmem|ROM2413|Mux15~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux15~1\, emsx|U32|U1|ct|vmem|ROM2413|Mux15~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|data.WF\, emsx|U32|U1|ct|vmem|ROM2413|data.WF, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~94\, emsx|U32|U1|ct|vmem|voices~94, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~148\, emsx|U32|U1|ct|vmem|voices~148, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|odata.FB[2]\, emsx|U32|U1|ct|vmem|odata.FB[2], MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux97~0\, emsx|U32|U1|ct|Mux97~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.FB[2]\, emsx|U32|U1|ct|user_voice_wdata.FB[2], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~115\, emsx|U32|U1|ct|vmem|voices~115, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~147\, emsx|U32|U1|ct|vmem|voices~147, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|odata.FB[1]\, emsx|U32|U1|ct|vmem|odata.FB[1], MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux98~0\, emsx|U32|U1|ct|Mux98~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.FB[1]\, emsx|U32|U1|ct|user_voice_wdata.FB[1], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~114\, emsx|U32|U1|ct|vmem|voices~114, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~60feeder\, emsx|U32|U1|ct|vmem|voices~60feeder, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~60\, emsx|U32|U1|ct|vmem|voices~60, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~146\, emsx|U32|U1|ct|vmem|voices~146, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|odata.FB[0]\, emsx|U32|U1|ct|vmem|odata.FB[0], MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux99~0\, emsx|U32|U1|ct|Mux99~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.FB[0]\, emsx|U32|U1|ct|user_voice_wdata.FB[0], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~113\, emsx|U32|U1|ct|vmem|voices~113, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~139\, emsx|U32|U1|ct|vmem|voices~139, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|odata.AR[3]\, emsx|U32|U1|ct|vmem|odata.AR[3], MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux100~0\, emsx|U32|U1|ct|Mux100~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.AR[3]\, emsx|U32|U1|ct|user_voice_wdata.AR[3], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~106\, emsx|U32|U1|ct|vmem|voices~106, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~58\, emsx|U32|U1|ct|vmem|voices~58, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~133\, emsx|U32|U1|ct|vmem|voices~133, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|odata.AR[2]\, emsx|U32|U1|ct|vmem|odata.AR[2], MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux101~0\, emsx|U32|U1|ct|Mux101~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.AR[2]\, emsx|U32|U1|ct|user_voice_wdata.AR[2], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~100\, emsx|U32|U1|ct|vmem|voices~100, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~57\, emsx|U32|U1|ct|vmem|voices~57, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~136\, emsx|U32|U1|ct|vmem|voices~136, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|odata.AR[1]\, emsx|U32|U1|ct|vmem|odata.AR[1], MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux102~0\, emsx|U32|U1|ct|Mux102~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.AR[1]\, emsx|U32|U1|ct|user_voice_wdata.AR[1], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~103\, emsx|U32|U1|ct|vmem|voices~103, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~56feeder\, emsx|U32|U1|ct|vmem|voices~56feeder, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~56\, emsx|U32|U1|ct|vmem|voices~56, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~129\, emsx|U32|U1|ct|vmem|voices~129, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|odata.AR[0]\, emsx|U32|U1|ct|vmem|odata.AR[0], MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux103~0\, emsx|U32|U1|ct|Mux103~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.AR[0]\, emsx|U32|U1|ct|user_voice_wdata.AR[0], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~96\, emsx|U32|U1|ct|vmem|voices~96, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~55\, emsx|U32|U1|ct|vmem|voices~55, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~140\, emsx|U32|U1|ct|vmem|voices~140, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|odata.DR[3]\, emsx|U32|U1|ct|vmem|odata.DR[3], MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux104~0\, emsx|U32|U1|ct|Mux104~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.DR[3]\, emsx|U32|U1|ct|user_voice_wdata.DR[3], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~107\, emsx|U32|U1|ct|vmem|voices~107, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~134\, emsx|U32|U1|ct|vmem|voices~134, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|odata.DR[2]\, emsx|U32|U1|ct|vmem|odata.DR[2], MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux105~0\, emsx|U32|U1|ct|Mux105~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.DR[2]\, emsx|U32|U1|ct|user_voice_wdata.DR[2], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux24~0\, emsx|U32|U1|ct|vmem|ROM2413|Mux24~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux24~1\, emsx|U32|U1|ct|vmem|ROM2413|Mux24~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux24~2\, emsx|U32|U1|ct|vmem|ROM2413|Mux24~2, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux24~3\, emsx|U32|U1|ct|vmem|ROM2413|Mux24~3, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux24~4\, emsx|U32|U1|ct|vmem|ROM2413|Mux24~4, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|data.DR[2]\, emsx|U32|U1|ct|vmem|ROM2413|data.DR[2], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~101\, emsx|U32|U1|ct|vmem|voices~101, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~137\, emsx|U32|U1|ct|vmem|voices~137, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|odata.DR[1]\, emsx|U32|U1|ct|vmem|odata.DR[1], MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux106~0\, emsx|U32|U1|ct|Mux106~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.DR[1]\, emsx|U32|U1|ct|user_voice_wdata.DR[1], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~104\, emsx|U32|U1|ct|vmem|voices~104, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~52feeder\, emsx|U32|U1|ct|vmem|voices~52feeder, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~52\, emsx|U32|U1|ct|vmem|voices~52, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~130\, emsx|U32|U1|ct|vmem|voices~130, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|odata.DR[0]\, emsx|U32|U1|ct|vmem|odata.DR[0], MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux107~0\, emsx|U32|U1|ct|Mux107~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.DR[0]\, emsx|U32|U1|ct|user_voice_wdata.DR[0], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~97\, emsx|U32|U1|ct|vmem|voices~97, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~51feeder\, emsx|U32|U1|ct|vmem|voices~51feeder, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~51\, emsx|U32|U1|ct|vmem|voices~51, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~142\, emsx|U32|U1|ct|vmem|voices~142, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|odata.SL[3]\, emsx|U32|U1|ct|vmem|odata.SL[3], MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux108~0\, emsx|U32|U1|ct|Mux108~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.SL[3]\, emsx|U32|U1|ct|user_voice_wdata.SL[3], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux27~0\, emsx|U32|U1|ct|vmem|ROM2413|Mux27~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux27~1\, emsx|U32|U1|ct|vmem|ROM2413|Mux27~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux27~2\, emsx|U32|U1|ct|vmem|ROM2413|Mux27~2, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|data.SL[3]\, emsx|U32|U1|ct|vmem|ROM2413|data.SL[3], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~109\, emsx|U32|U1|ct|vmem|voices~109, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~50\, emsx|U32|U1|ct|vmem|voices~50, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~143\, emsx|U32|U1|ct|vmem|voices~143, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|odata.SL[2]\, emsx|U32|U1|ct|vmem|odata.SL[2], MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux109~0\, emsx|U32|U1|ct|Mux109~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.SL[2]\, emsx|U32|U1|ct|user_voice_wdata.SL[2], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~110\, emsx|U32|U1|ct|vmem|voices~110, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~49\, emsx|U32|U1|ct|vmem|voices~49, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~144\, emsx|U32|U1|ct|vmem|voices~144, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|odata.SL[1]\, emsx|U32|U1|ct|vmem|odata.SL[1], MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux110~0\, emsx|U32|U1|ct|Mux110~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.SL[1]\, emsx|U32|U1|ct|user_voice_wdata.SL[1], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux29~2\, emsx|U32|U1|ct|vmem|ROM2413|Mux29~2, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux29~3\, emsx|U32|U1|ct|vmem|ROM2413|Mux29~3, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux29~0\, emsx|U32|U1|ct|vmem|ROM2413|Mux29~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux29~1\, emsx|U32|U1|ct|vmem|ROM2413|Mux29~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|data.SL[1]\, emsx|U32|U1|ct|vmem|ROM2413|data.SL[1], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~111\, emsx|U32|U1|ct|vmem|voices~111, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~48\, emsx|U32|U1|ct|vmem|voices~48, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~145\, emsx|U32|U1|ct|vmem|voices~145, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|odata.SL[0]\, emsx|U32|U1|ct|vmem|odata.SL[0], MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux111~0\, emsx|U32|U1|ct|Mux111~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.SL[0]\, emsx|U32|U1|ct|user_voice_wdata.SL[0], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~112\, emsx|U32|U1|ct|vmem|voices~112, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~141\, emsx|U32|U1|ct|vmem|voices~141, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|odata.RR[3]\, emsx|U32|U1|ct|vmem|odata.RR[3], MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux112~0\, emsx|U32|U1|ct|Mux112~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.RR[3]\, emsx|U32|U1|ct|user_voice_wdata.RR[3], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux31~0\, emsx|U32|U1|ct|vmem|ROM2413|Mux31~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux31~1\, emsx|U32|U1|ct|vmem|ROM2413|Mux31~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|data.RR[3]\, emsx|U32|U1|ct|vmem|ROM2413|data.RR[3], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~108\, emsx|U32|U1|ct|vmem|voices~108, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~46\, emsx|U32|U1|ct|vmem|voices~46, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~135\, emsx|U32|U1|ct|vmem|voices~135, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|odata.RR[2]\, emsx|U32|U1|ct|vmem|odata.RR[2], MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux113~0\, emsx|U32|U1|ct|Mux113~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.RR[2]\, emsx|U32|U1|ct|user_voice_wdata.RR[2], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux32~2\, emsx|U32|U1|ct|vmem|ROM2413|Mux32~2, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux32~0\, emsx|U32|U1|ct|vmem|ROM2413|Mux32~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux32~1\, emsx|U32|U1|ct|vmem|ROM2413|Mux32~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux32~3\, emsx|U32|U1|ct|vmem|ROM2413|Mux32~3, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|data.RR[2]\, emsx|U32|U1|ct|vmem|ROM2413|data.RR[2], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~102\, emsx|U32|U1|ct|vmem|voices~102, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~138\, emsx|U32|U1|ct|vmem|voices~138, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|odata.RR[1]\, emsx|U32|U1|ct|vmem|odata.RR[1], MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux114~0\, emsx|U32|U1|ct|Mux114~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.RR[1]\, emsx|U32|U1|ct|user_voice_wdata.RR[1], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux33~3\, emsx|U32|U1|ct|vmem|ROM2413|Mux33~3, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux33~2\, emsx|U32|U1|ct|vmem|ROM2413|Mux33~2, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux33~4\, emsx|U32|U1|ct|vmem|ROM2413|Mux33~4, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|Mux33~5\, emsx|U32|U1|ct|vmem|ROM2413|Mux33~5, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|ROM2413|data.RR[1]\, emsx|U32|U1|ct|vmem|ROM2413|data.RR[1], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~105\, emsx|U32|U1|ct|vmem|voices~105, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~44\, emsx|U32|U1|ct|vmem|voices~44, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~131\, emsx|U32|U1|ct|vmem|voices~131, MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|odata.RR[0]\, emsx|U32|U1|ct|vmem|odata.RR[0], MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux115~0\, emsx|U32|U1|ct|Mux115~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|user_voice_wdata.RR[0]\, emsx|U32|U1|ct|user_voice_wdata.RR[0], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices~98\, emsx|U32|U1|ct|vmem|voices~98, MSX, 1
instance = comp, \emsx|U32|U1|ct|slot_voice_addr[0]~26\, emsx|U32|U1|ct|slot_voice_addr[0]~26, MSX, 1
instance = comp, \emsx|U32|U1|ct|slot_voice_addr[0]\, emsx|U32|U1|ct|slot_voice_addr[0], MSX, 1
instance = comp, \emsx|U32|U1|og|Fmem|init_ch[2]~2\, emsx|U32|U1|og|Fmem|init_ch[2]~2, MSX, 1
instance = comp, \emsx|U32|U1|og|Fmem|init_ch[2]\, emsx|U32|U1|og|Fmem|init_ch[2], MSX, 1
instance = comp, \emsx|U32|U1|og|Fmem|init_ch[1]~1\, emsx|U32|U1|og|Fmem|init_ch[1]~1, MSX, 1
instance = comp, \emsx|U32|U1|og|Fmem|init_ch[0]\, emsx|U32|U1|og|Fmem|init_ch[0], MSX, 1
instance = comp, \emsx|U32|U1|og|Fmem|init_ch[1]~3\, emsx|U32|U1|og|Fmem|init_ch[1]~3, MSX, 1
instance = comp, \emsx|U32|U1|og|Fmem|init_ch[1]\, emsx|U32|U1|og|Fmem|init_ch[1], MSX, 1
instance = comp, \emsx|U32|U1|og|Fmem|init_ch[3]~0\, emsx|U32|U1|og|Fmem|init_ch[3]~0, MSX, 1
instance = comp, \emsx|U32|U1|og|Fmem|init_ch[3]\, emsx|U32|U1|og|Fmem|init_ch[3], MSX, 1
instance = comp, \emsx|U32|U1|ct|u_register_memory|Equal0~0\, emsx|U32|U1|ct|u_register_memory|Equal0~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|regs_wdata[0]~25\, emsx|U32|U1|ct|regs_wdata[0]~25, MSX, 1
instance = comp, \emsx|U32|U1|ct|regs_wr~0\, emsx|U32|U1|ct|regs_wr~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|regs_wdata[0]~26\, emsx|U32|U1|ct|regs_wdata[0]~26, MSX, 1
instance = comp, \emsx|U32|U1|ct|regs_wdata[0]~24\, emsx|U32|U1|ct|regs_wdata[0]~24, MSX, 1
instance = comp, \emsx|U32|U1|ct|regs_wdata[0]~27\, emsx|U32|U1|ct|regs_wdata[0]~27, MSX, 1
instance = comp, \emsx|U32|U1|ct|regs_wr~1\, emsx|U32|U1|ct|regs_wr~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|regs_wr\, emsx|U32|U1|ct|regs_wr, MSX, 1
instance = comp, \emsx|U32|U1|ct|u_register_memory|regs_array~29\, emsx|U32|U1|ct|u_register_memory|regs_array~29, MSX, 1
instance = comp, \emsx|U32|U1|ct|regs_addr[0]~feeder\, emsx|U32|U1|ct|regs_addr[0]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|ct|regs_addr[0]\, emsx|U32|U1|ct|regs_addr[0], MSX, 1
instance = comp, \emsx|U32|U1|ct|u_register_memory|regs_array~31\, emsx|U32|U1|ct|u_register_memory|regs_array~31, MSX, 1
instance = comp, \emsx|U32|U1|ct|regs_addr[1]\, emsx|U32|U1|ct|regs_addr[1], MSX, 1
instance = comp, \emsx|U32|U1|ct|u_register_memory|regs_array~32\, emsx|U32|U1|ct|u_register_memory|regs_array~32, MSX, 1
instance = comp, \emsx|U32|U1|ct|regs_addr[2]\, emsx|U32|U1|ct|regs_addr[2], MSX, 1
instance = comp, \emsx|U32|U1|ct|u_register_memory|regs_array~33\, emsx|U32|U1|ct|u_register_memory|regs_array~33, MSX, 1
instance = comp, \emsx|U32|U1|ct|regs_addr[3]~0\, emsx|U32|U1|ct|regs_addr[3]~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|regs_addr[3]\, emsx|U32|U1|ct|regs_addr[3], MSX, 1
instance = comp, \emsx|U32|U1|ct|u_register_memory|regs_array~34\, emsx|U32|U1|ct|u_register_memory|regs_array~34, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux125~0\, emsx|U32|U1|ct|Mux125~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|regs_wdata[0]~28\, emsx|U32|U1|ct|regs_wdata[0]~28, MSX, 1
instance = comp, \emsx|U32|U1|ct|regs_wdata[20]\, emsx|U32|U1|ct|regs_wdata[20], MSX, 1
instance = comp, \emsx|U32|U1|ct|u_register_memory|regs_array~47\, emsx|U32|U1|ct|u_register_memory|regs_array~47, MSX, 1
instance = comp, \emsx|U32|U1|ct|u_register_memory|regs_array_rtl_0|auto_generated|ram_block1a0\, emsx|U32|U1|ct|u_register_memory|regs_array_rtl_0|auto_generated|ram_block1a0, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux122~0\, emsx|U32|U1|ct|Mux122~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|regs_wdata[23]\, emsx|U32|U1|ct|regs_wdata[23], MSX, 1
instance = comp, \emsx|U32|U1|ct|u_register_memory|regs_array~30\, emsx|U32|U1|ct|u_register_memory|regs_array~30, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux123~0\, emsx|U32|U1|ct|Mux123~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|regs_wdata[22]\, emsx|U32|U1|ct|regs_wdata[22], MSX, 1
instance = comp, \emsx|U32|U1|ct|u_register_memory|regs_array~36\, emsx|U32|U1|ct|u_register_memory|regs_array~36, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux124~0\, emsx|U32|U1|ct|Mux124~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|regs_wdata[21]\, emsx|U32|U1|ct|regs_wdata[21], MSX, 1
instance = comp, \emsx|U32|U1|ct|u_register_memory|regs_array~38\, emsx|U32|U1|ct|u_register_memory|regs_array~38, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux126~0\, emsx|U32|U1|ct|Mux126~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|regs_wdata[19]\, emsx|U32|U1|ct|regs_wdata[19], MSX, 1
instance = comp, \emsx|U32|U1|ct|u_register_memory|regs_array~35\, emsx|U32|U1|ct|u_register_memory|regs_array~35, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux127~0\, emsx|U32|U1|ct|Mux127~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|regs_wdata[18]\, emsx|U32|U1|ct|regs_wdata[18], MSX, 1
instance = comp, \emsx|U32|U1|ct|u_register_memory|regs_array~37\, emsx|U32|U1|ct|u_register_memory|regs_array~37, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux128~0\, emsx|U32|U1|ct|Mux128~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|regs_wdata[17]\, emsx|U32|U1|ct|regs_wdata[17], MSX, 1
instance = comp, \emsx|U32|U1|ct|u_register_memory|regs_array~39\, emsx|U32|U1|ct|u_register_memory|regs_array~39, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux129~0\, emsx|U32|U1|ct|Mux129~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|regs_wdata[16]\, emsx|U32|U1|ct|regs_wdata[16], MSX, 1
instance = comp, \emsx|U32|U1|ct|u_register_memory|regs_array~48\, emsx|U32|U1|ct|u_register_memory|regs_array~48, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux132~0\, emsx|U32|U1|ct|Mux132~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|regs_wdata[13]\, emsx|U32|U1|ct|regs_wdata[13], MSX, 1
instance = comp, \emsx|U32|U1|ct|u_register_memory|regs_array~50\, emsx|U32|U1|ct|u_register_memory|regs_array~50, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux133~0\, emsx|U32|U1|ct|Mux133~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|regs_wdata[12]\, emsx|U32|U1|ct|regs_wdata[12], MSX, 1
instance = comp, \emsx|U32|U1|ct|u_register_memory|regs_array~49\, emsx|U32|U1|ct|u_register_memory|regs_array~49, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux134~0\, emsx|U32|U1|ct|Mux134~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|regs_wdata[11]\, emsx|U32|U1|ct|regs_wdata[11], MSX, 1
instance = comp, \emsx|U32|U1|ct|u_register_memory|regs_array~40\, emsx|U32|U1|ct|u_register_memory|regs_array~40, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux135~0\, emsx|U32|U1|ct|Mux135~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|regs_wdata[10]\, emsx|U32|U1|ct|regs_wdata[10], MSX, 1
instance = comp, \emsx|U32|U1|ct|u_register_memory|regs_array~45\, emsx|U32|U1|ct|u_register_memory|regs_array~45, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux136~0\, emsx|U32|U1|ct|Mux136~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|regs_wdata[9]\, emsx|U32|U1|ct|regs_wdata[9], MSX, 1
instance = comp, \emsx|U32|U1|ct|u_register_memory|regs_array~46\, emsx|U32|U1|ct|u_register_memory|regs_array~46, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux137~0\, emsx|U32|U1|ct|Mux137~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|regs_wdata[8]\, emsx|U32|U1|ct|regs_wdata[8], MSX, 1
instance = comp, \emsx|U32|U1|ct|u_register_memory|regs_array~44\, emsx|U32|U1|ct|u_register_memory|regs_array~44, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux138~0\, emsx|U32|U1|ct|Mux138~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|regs_wdata[7]\, emsx|U32|U1|ct|regs_wdata[7], MSX, 1
instance = comp, \emsx|U32|U1|ct|u_register_memory|regs_array~43\, emsx|U32|U1|ct|u_register_memory|regs_array~43, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux139~0\, emsx|U32|U1|ct|Mux139~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|regs_wdata[6]\, emsx|U32|U1|ct|regs_wdata[6], MSX, 1
instance = comp, \emsx|U32|U1|ct|u_register_memory|regs_array~42\, emsx|U32|U1|ct|u_register_memory|regs_array~42, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux140~0\, emsx|U32|U1|ct|Mux140~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|regs_wdata[5]\, emsx|U32|U1|ct|regs_wdata[5], MSX, 1
instance = comp, \emsx|U32|U1|ct|u_register_memory|regs_array~41\, emsx|U32|U1|ct|u_register_memory|regs_array~41, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux141~0\, emsx|U32|U1|ct|Mux141~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|regs_wdata[4]\, emsx|U32|U1|ct|regs_wdata[4], MSX, 1
instance = comp, \emsx|U32|U1|ct|u_register_memory|regs_array~55\, emsx|U32|U1|ct|u_register_memory|regs_array~55, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux142~0\, emsx|U32|U1|ct|Mux142~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|regs_wdata[3]\, emsx|U32|U1|ct|regs_wdata[3], MSX, 1
instance = comp, \emsx|U32|U1|ct|u_register_memory|regs_array~54\, emsx|U32|U1|ct|u_register_memory|regs_array~54, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux143~0\, emsx|U32|U1|ct|Mux143~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|regs_wdata[2]\, emsx|U32|U1|ct|regs_wdata[2], MSX, 1
instance = comp, \emsx|U32|U1|ct|u_register_memory|regs_array~53\, emsx|U32|U1|ct|u_register_memory|regs_array~53, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux144~0\, emsx|U32|U1|ct|Mux144~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|regs_wdata[1]\, emsx|U32|U1|ct|regs_wdata[1], MSX, 1
instance = comp, \emsx|U32|U1|ct|u_register_memory|regs_array~52\, emsx|U32|U1|ct|u_register_memory|regs_array~52, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux145~0\, emsx|U32|U1|ct|Mux145~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|regs_wdata[0]\, emsx|U32|U1|ct|regs_wdata[0], MSX, 1
instance = comp, \emsx|U32|U1|ct|u_register_memory|regs_array~51\, emsx|U32|U1|ct|u_register_memory|regs_array~51, MSX, 1
instance = comp, \emsx|U32|U1|ct|Decoder0~1\, emsx|U32|U1|ct|Decoder0~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[5][0]~1\, emsx|U32|U1|ct|inst_cache[5][0]~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[5][0]\, emsx|U32|U1|ct|inst_cache[5][0], MSX, 1
instance = comp, \emsx|U32|U1|ct|Decoder0~4\, emsx|U32|U1|ct|Decoder0~4, MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[7][0]~4\, emsx|U32|U1|ct|inst_cache[7][0]~4, MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[7][0]\, emsx|U32|U1|ct|inst_cache[7][0], MSX, 1
instance = comp, \emsx|U32|U1|ct|Decoder0~3\, emsx|U32|U1|ct|Decoder0~3, MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[4][0]~3\, emsx|U32|U1|ct|inst_cache[4][0]~3, MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[4][0]\, emsx|U32|U1|ct|inst_cache[4][0], MSX, 1
instance = comp, \emsx|U32|U1|ct|Decoder0~2\, emsx|U32|U1|ct|Decoder0~2, MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[6][0]~2\, emsx|U32|U1|ct|inst_cache[6][0]~2, MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[6][0]\, emsx|U32|U1|ct|inst_cache[6][0], MSX, 1
instance = comp, \emsx|U32|U1|ct|slot_voice_addr~1\, emsx|U32|U1|ct|slot_voice_addr~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|slot_voice_addr~2\, emsx|U32|U1|ct|slot_voice_addr~2, MSX, 1
instance = comp, \emsx|U32|U1|ct|slot_voice_addr[4]~0\, emsx|U32|U1|ct|slot_voice_addr[4]~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|Decoder0~7\, emsx|U32|U1|ct|Decoder0~7, MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[0][0]~7\, emsx|U32|U1|ct|inst_cache[0][0]~7, MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[0][0]\, emsx|U32|U1|ct|inst_cache[0][0], MSX, 1
instance = comp, \emsx|U32|U1|ct|Decoder0~6\, emsx|U32|U1|ct|Decoder0~6, MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[2][0]~6\, emsx|U32|U1|ct|inst_cache[2][0]~6, MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[2][0]\, emsx|U32|U1|ct|inst_cache[2][0], MSX, 1
instance = comp, \emsx|U32|U1|ct|slot_voice_addr~4\, emsx|U32|U1|ct|slot_voice_addr~4, MSX, 1
instance = comp, \emsx|U32|U1|ct|Decoder0~8\, emsx|U32|U1|ct|Decoder0~8, MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[3][0]~8\, emsx|U32|U1|ct|inst_cache[3][0]~8, MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[3][0]\, emsx|U32|U1|ct|inst_cache[3][0], MSX, 1
instance = comp, \emsx|U32|U1|ct|Decoder0~5\, emsx|U32|U1|ct|Decoder0~5, MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[1][0]~5\, emsx|U32|U1|ct|inst_cache[1][0]~5, MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[1][0]\, emsx|U32|U1|ct|inst_cache[1][0], MSX, 1
instance = comp, \emsx|U32|U1|ct|slot_voice_addr~5\, emsx|U32|U1|ct|slot_voice_addr~5, MSX, 1
instance = comp, \emsx|U32|U1|ct|slot_voice_addr[4]~3\, emsx|U32|U1|ct|slot_voice_addr[4]~3, MSX, 1
instance = comp, \emsx|U32|U1|ct|slot_voice_addr~6\, emsx|U32|U1|ct|slot_voice_addr~6, MSX, 1
instance = comp, \emsx|U32|U1|ct|Decoder0~0\, emsx|U32|U1|ct|Decoder0~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[8][0]~0\, emsx|U32|U1|ct|inst_cache[8][0]~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[8][0]\, emsx|U32|U1|ct|inst_cache[8][0], MSX, 1
instance = comp, \emsx|U32|U1|ct|slot_voice_addr~7\, emsx|U32|U1|ct|slot_voice_addr~7, MSX, 1
instance = comp, \emsx|U32|U1|ct|slot_voice_addr[1]\, emsx|U32|U1|ct|slot_voice_addr[1], MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[4][1]\, emsx|U32|U1|ct|inst_cache[4][1], MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[5][1]~feeder\, emsx|U32|U1|ct|inst_cache[5][1]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[5][1]\, emsx|U32|U1|ct|inst_cache[5][1], MSX, 1
instance = comp, \emsx|U32|U1|ct|slot_voice_addr~8\, emsx|U32|U1|ct|slot_voice_addr~8, MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[6][1]\, emsx|U32|U1|ct|inst_cache[6][1], MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[7][1]~feeder\, emsx|U32|U1|ct|inst_cache[7][1]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[7][1]\, emsx|U32|U1|ct|inst_cache[7][1], MSX, 1
instance = comp, \emsx|U32|U1|ct|slot_voice_addr~9\, emsx|U32|U1|ct|slot_voice_addr~9, MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[1][1]\, emsx|U32|U1|ct|inst_cache[1][1], MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[3][1]\, emsx|U32|U1|ct|inst_cache[3][1], MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[0][1]\, emsx|U32|U1|ct|inst_cache[0][1], MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[2][1]\, emsx|U32|U1|ct|inst_cache[2][1], MSX, 1
instance = comp, \emsx|U32|U1|ct|slot_voice_addr~10\, emsx|U32|U1|ct|slot_voice_addr~10, MSX, 1
instance = comp, \emsx|U32|U1|ct|slot_voice_addr~11\, emsx|U32|U1|ct|slot_voice_addr~11, MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[8][1]\, emsx|U32|U1|ct|inst_cache[8][1], MSX, 1
instance = comp, \emsx|U32|U1|ct|slot_voice_addr~12\, emsx|U32|U1|ct|slot_voice_addr~12, MSX, 1
instance = comp, \emsx|U32|U1|ct|slot_voice_addr~13\, emsx|U32|U1|ct|slot_voice_addr~13, MSX, 1
instance = comp, \emsx|U32|U1|ct|slot_voice_addr[2]\, emsx|U32|U1|ct|slot_voice_addr[2], MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[8][2]\, emsx|U32|U1|ct|inst_cache[8][2], MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[0][2]\, emsx|U32|U1|ct|inst_cache[0][2], MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[2][2]\, emsx|U32|U1|ct|inst_cache[2][2], MSX, 1
instance = comp, \emsx|U32|U1|ct|slot_voice_addr~16\, emsx|U32|U1|ct|slot_voice_addr~16, MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[3][2]\, emsx|U32|U1|ct|inst_cache[3][2], MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[1][2]\, emsx|U32|U1|ct|inst_cache[1][2], MSX, 1
instance = comp, \emsx|U32|U1|ct|slot_voice_addr~17\, emsx|U32|U1|ct|slot_voice_addr~17, MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[4][2]\, emsx|U32|U1|ct|inst_cache[4][2], MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[6][2]\, emsx|U32|U1|ct|inst_cache[6][2], MSX, 1
instance = comp, \emsx|U32|U1|ct|slot_voice_addr~14\, emsx|U32|U1|ct|slot_voice_addr~14, MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[7][2]\, emsx|U32|U1|ct|inst_cache[7][2], MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[5][2]\, emsx|U32|U1|ct|inst_cache[5][2], MSX, 1
instance = comp, \emsx|U32|U1|ct|slot_voice_addr~15\, emsx|U32|U1|ct|slot_voice_addr~15, MSX, 1
instance = comp, \emsx|U32|U1|ct|slot_voice_addr~18\, emsx|U32|U1|ct|slot_voice_addr~18, MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux3~5\, emsx|U32|U1|tm|Mux3~5, MSX, 1
instance = comp, \emsx|U32|U1|ct|slot_voice_addr~19\, emsx|U32|U1|ct|slot_voice_addr~19, MSX, 1
instance = comp, \emsx|U32|U1|ct|slot_voice_addr[3]\, emsx|U32|U1|ct|slot_voice_addr[3], MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[4][3]\, emsx|U32|U1|ct|inst_cache[4][3], MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[6][3]\, emsx|U32|U1|ct|inst_cache[6][3], MSX, 1
instance = comp, \emsx|U32|U1|ct|slot_voice_addr~20\, emsx|U32|U1|ct|slot_voice_addr~20, MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[7][3]\, emsx|U32|U1|ct|inst_cache[7][3], MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[5][3]\, emsx|U32|U1|ct|inst_cache[5][3], MSX, 1
instance = comp, \emsx|U32|U1|ct|slot_voice_addr~21\, emsx|U32|U1|ct|slot_voice_addr~21, MSX, 1
instance = comp, \emsx|U32|U1|ct|Add0~0\, emsx|U32|U1|ct|Add0~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[0][3]\, emsx|U32|U1|ct|inst_cache[0][3], MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[1][3]\, emsx|U32|U1|ct|inst_cache[1][3], MSX, 1
instance = comp, \emsx|U32|U1|ct|slot_voice_addr~22\, emsx|U32|U1|ct|slot_voice_addr~22, MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[3][3]\, emsx|U32|U1|ct|inst_cache[3][3], MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[2][3]\, emsx|U32|U1|ct|inst_cache[2][3], MSX, 1
instance = comp, \emsx|U32|U1|ct|slot_voice_addr~23\, emsx|U32|U1|ct|slot_voice_addr~23, MSX, 1
instance = comp, \emsx|U32|U1|ct|inst_cache[8][3]\, emsx|U32|U1|ct|inst_cache[8][3], MSX, 1
instance = comp, \emsx|U32|U1|ct|slot_voice_addr~24\, emsx|U32|U1|ct|slot_voice_addr~24, MSX, 1
instance = comp, \emsx|U32|U1|ct|slot_voice_addr~25\, emsx|U32|U1|ct|slot_voice_addr~25, MSX, 1
instance = comp, \emsx|U32|U1|ct|slot_voice_addr[4]\, emsx|U32|U1|ct|slot_voice_addr[4], MSX, 1
instance = comp, \emsx|U32|U1|ct|process_1~0\, emsx|U32|U1|ct|process_1~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|slot_voice_addr[5]\, emsx|U32|U1|ct|slot_voice_addr[5], MSX, 1
instance = comp, \emsx|U32|U1|ct|vmem|voices_rtl_1|auto_generated|ram_block1a0\, emsx|U32|U1|ct|vmem|voices_rtl_1|auto_generated|ram_block1a0, MSX, 1
instance = comp, \emsx|U32|U1|ct|fb[2]\, emsx|U32|U1|ct|fb[2], MSX, 1
instance = comp, \emsx|U32|U1|og|fb_wr~0\, emsx|U32|U1|og|fb_wr~0, MSX, 1
instance = comp, \emsx|U32|U1|og|fb_wr\, emsx|U32|U1|og|fb_wr, MSX, 1
instance = comp, \emsx|U32|U1|og|Fmem|data_array~15\, emsx|U32|U1|og|Fmem|data_array~15, MSX, 1
instance = comp, \emsx|U32|U1|s2|ff_count[2]~5\, emsx|U32|U1|s2|ff_count[2]~5, MSX, 1
instance = comp, \emsx|U32|U1|s2|ff_count[2]\, emsx|U32|U1|s2|ff_count[2], MSX, 1
instance = comp, \emsx|U32|U1|s2|Equal0~0\, emsx|U32|U1|s2|Equal0~0, MSX, 1
instance = comp, \emsx|U32|U1|s2|ff_count[4]~3\, emsx|U32|U1|s2|ff_count[4]~3, MSX, 1
instance = comp, \emsx|U32|U1|s2|ff_count[4]\, emsx|U32|U1|s2|ff_count[4], MSX, 1
instance = comp, \emsx|U32|U1|eg|Equal1~0\, emsx|U32|U1|eg|Equal1~0, MSX, 1
instance = comp, \emsx|U32|U1|s2|ff_count~0\, emsx|U32|U1|s2|ff_count~0, MSX, 1
instance = comp, \emsx|U32|U1|s2|ff_count[6]\, emsx|U32|U1|s2|ff_count[6], MSX, 1
instance = comp, \emsx|U32|U1|s2|ff_count~4\, emsx|U32|U1|s2|ff_count~4, MSX, 1
instance = comp, \emsx|U32|U1|s2|ff_count[3]\, emsx|U32|U1|s2|ff_count[3], MSX, 1
instance = comp, \emsx|U32|U1|s2|ff_count[4]~1\, emsx|U32|U1|s2|ff_count[4]~1, MSX, 1
instance = comp, \emsx|U32|U1|s2|ff_count[5]~2\, emsx|U32|U1|s2|ff_count[5]~2, MSX, 1
instance = comp, \emsx|U32|U1|s2|ff_count[5]\, emsx|U32|U1|s2|ff_count[5], MSX, 1
instance = comp, \emsx|U32|U1|pg|Equal4~0\, emsx|U32|U1|pg|Equal4~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|ntable[0]\, emsx|U32|U1|eg|ntable[0], MSX, 1
instance = comp, \emsx|U32|U1|eg|ntable[1]~feeder\, emsx|U32|U1|eg|ntable[1]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|eg|ntable[1]\, emsx|U32|U1|eg|ntable[1], MSX, 1
instance = comp, \emsx|U32|U1|eg|ntable[2]\, emsx|U32|U1|eg|ntable[2], MSX, 1
instance = comp, \emsx|U32|U1|eg|ntable[3]\, emsx|U32|U1|eg|ntable[3], MSX, 1
instance = comp, \emsx|U32|U1|eg|ntable[4]~feeder\, emsx|U32|U1|eg|ntable[4]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|eg|ntable[4]\, emsx|U32|U1|eg|ntable[4], MSX, 1
instance = comp, \emsx|U32|U1|eg|ntable[5]~feeder\, emsx|U32|U1|eg|ntable[5]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|eg|ntable[5]\, emsx|U32|U1|eg|ntable[5], MSX, 1
instance = comp, \emsx|U32|U1|eg|ntable[6]~feeder\, emsx|U32|U1|eg|ntable[6]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|eg|ntable[6]\, emsx|U32|U1|eg|ntable[6], MSX, 1
instance = comp, \emsx|U32|U1|eg|ntable[7]~feeder\, emsx|U32|U1|eg|ntable[7]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|eg|ntable[7]\, emsx|U32|U1|eg|ntable[7], MSX, 1
instance = comp, \emsx|U32|U1|eg|ntable[8]~feeder\, emsx|U32|U1|eg|ntable[8]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|eg|ntable[8]\, emsx|U32|U1|eg|ntable[8], MSX, 1
instance = comp, \emsx|U32|U1|eg|ntable[9]\, emsx|U32|U1|eg|ntable[9], MSX, 1
instance = comp, \emsx|U32|U1|eg|ntable[10]\, emsx|U32|U1|eg|ntable[10], MSX, 1
instance = comp, \emsx|U32|U1|eg|ntable[11]~feeder\, emsx|U32|U1|eg|ntable[11]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|eg|ntable[11]\, emsx|U32|U1|eg|ntable[11], MSX, 1
instance = comp, \emsx|U32|U1|eg|ntable[12]\, emsx|U32|U1|eg|ntable[12], MSX, 1
instance = comp, \emsx|U32|U1|eg|ntable[13]~feeder\, emsx|U32|U1|eg|ntable[13]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|eg|ntable[13]\, emsx|U32|U1|eg|ntable[13], MSX, 1
instance = comp, \emsx|U32|U1|eg|ntable[14]\, emsx|U32|U1|eg|ntable[14], MSX, 1
instance = comp, \emsx|U32|U1|eg|ntable[15]\, emsx|U32|U1|eg|ntable[15], MSX, 1
instance = comp, \emsx|U32|U1|eg|ntable[16]\, emsx|U32|U1|eg|ntable[16], MSX, 1
instance = comp, \emsx|U32|U1|eg|ntable~0\, emsx|U32|U1|eg|ntable~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|process_1~0\, emsx|U32|U1|eg|process_1~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|tll~0\, emsx|U32|U1|ct|tll~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|process_2~0\, emsx|U32|U1|ct|process_2~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|process_2~1\, emsx|U32|U1|ct|process_2~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|tll~1\, emsx|U32|U1|ct|tll~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux65~0\, emsx|U32|U1|ct|Mux65~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux67~0\, emsx|U32|U1|ct|Mux67~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux66~0\, emsx|U32|U1|ct|Mux66~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|Add2~0\, emsx|U32|U1|ct|Add2~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|kll~11\, emsx|U32|U1|ct|kll~11, MSX, 1
instance = comp, \emsx|U32|U1|ct|Add2~3\, emsx|U32|U1|ct|Add2~3, MSX, 1
instance = comp, \emsx|U32|U1|ct|Add2~2\, emsx|U32|U1|ct|Add2~2, MSX, 1
instance = comp, \emsx|U32|U1|ct|kll~4\, emsx|U32|U1|ct|kll~4, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux69~0\, emsx|U32|U1|ct|Mux69~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|kll~6\, emsx|U32|U1|ct|kll~6, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux68~0\, emsx|U32|U1|ct|Mux68~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux70~0\, emsx|U32|U1|ct|Mux70~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|kll~9\, emsx|U32|U1|ct|kll~9, MSX, 1
instance = comp, \emsx|U32|U1|ct|Add2~1\, emsx|U32|U1|ct|Add2~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|process_2~2\, emsx|U32|U1|ct|process_2~2, MSX, 1
instance = comp, \emsx|U32|U1|ct|kll~10\, emsx|U32|U1|ct|kll~10, MSX, 1
instance = comp, \emsx|U32|U1|ct|kll~7\, emsx|U32|U1|ct|kll~7, MSX, 1
instance = comp, \emsx|U32|U1|ct|kll~8\, emsx|U32|U1|ct|kll~8, MSX, 1
instance = comp, \emsx|U32|U1|ct|tll~9\, emsx|U32|U1|ct|tll~9, MSX, 1
instance = comp, \emsx|U32|U1|ct|tll~8\, emsx|U32|U1|ct|tll~8, MSX, 1
instance = comp, \emsx|U32|U1|ct|Add3~0\, emsx|U32|U1|ct|Add3~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|kll~3\, emsx|U32|U1|ct|kll~3, MSX, 1
instance = comp, \emsx|U32|U1|ct|kll~5\, emsx|U32|U1|ct|kll~5, MSX, 1
instance = comp, \emsx|U32|U1|ct|tll~6\, emsx|U32|U1|ct|tll~6, MSX, 1
instance = comp, \emsx|U32|U1|ct|tll~7\, emsx|U32|U1|ct|tll~7, MSX, 1
instance = comp, \emsx|U32|U1|ct|Add3~1\, emsx|U32|U1|ct|Add3~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|kll~1\, emsx|U32|U1|ct|kll~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|kll~0\, emsx|U32|U1|ct|kll~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|kll~2\, emsx|U32|U1|ct|kll~2, MSX, 1
instance = comp, \emsx|U32|U1|ct|tll~4\, emsx|U32|U1|ct|tll~4, MSX, 1
instance = comp, \emsx|U32|U1|ct|tll~5\, emsx|U32|U1|ct|tll~5, MSX, 1
instance = comp, \emsx|U32|U1|ct|Add3~2\, emsx|U32|U1|ct|Add3~2, MSX, 1
instance = comp, \emsx|U32|U1|ct|tll~2\, emsx|U32|U1|ct|tll~2, MSX, 1
instance = comp, \emsx|U32|U1|ct|tll~3\, emsx|U32|U1|ct|tll~3, MSX, 1
instance = comp, \emsx|U32|U1|ct|Add3~3\, emsx|U32|U1|ct|Add3~3, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux185~0\, emsx|U32|U1|ct|Mux185~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|tl[6]\, emsx|U32|U1|ct|tl[6], MSX, 1
instance = comp, \emsx|U32|U1|ct|kll~12\, emsx|U32|U1|ct|kll~12, MSX, 1
instance = comp, \emsx|U32|U1|ct|Add3~5\, emsx|U32|U1|ct|Add3~5, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux187~0\, emsx|U32|U1|ct|Mux187~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|tl[4]\, emsx|U32|U1|ct|tl[4], MSX, 1
instance = comp, \emsx|U32|U1|ct|kflag~1\, emsx|U32|U1|ct|kflag~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|rflag[3]\, emsx|U32|U1|ct|rflag[3], MSX, 1
instance = comp, \emsx|U32|U1|ct|rflag[0]~feeder\, emsx|U32|U1|ct|rflag[0]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|ct|rflag[0]\, emsx|U32|U1|ct|rflag[0], MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux64~0\, emsx|U32|U1|ct|Mux64~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|rflag[4]\, emsx|U32|U1|ct|rflag[4], MSX, 1
instance = comp, \emsx|U32|U1|ct|rflag[1]\, emsx|U32|U1|ct|rflag[1], MSX, 1
instance = comp, \emsx|U32|U1|ct|rflag[2]~feeder\, emsx|U32|U1|ct|rflag[2]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|ct|rflag[2]\, emsx|U32|U1|ct|rflag[2], MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux64~1\, emsx|U32|U1|ct|Mux64~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux64~2\, emsx|U32|U1|ct|Mux64~2, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux64~3\, emsx|U32|U1|ct|Mux64~3, MSX, 1
instance = comp, \emsx|U32|U1|ct|kflag~0\, emsx|U32|U1|ct|kflag~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|kflag~2\, emsx|U32|U1|ct|kflag~2, MSX, 1
instance = comp, \emsx|U32|U1|ct|key~feeder\, emsx|U32|U1|ct|key~feeder, MSX, 1
instance = comp, \emsx|U32|U1|ct|key\, emsx|U32|U1|ct|key, MSX, 1
instance = comp, \emsx|U32|U1|pg|Decoder0~5\, emsx|U32|U1|pg|Decoder0~5, MSX, 1
instance = comp, \emsx|U32|U1|eg|rm[0]~3\, emsx|U32|U1|eg|rm[0]~3, MSX, 1
instance = comp, \emsx|U32|U1|pg|Decoder0~10\, emsx|U32|U1|pg|Decoder0~10, MSX, 1
instance = comp, \emsx|U32|U1|pg|lastkey[6]~13\, emsx|U32|U1|pg|lastkey[6]~13, MSX, 1
instance = comp, \emsx|U32|U1|pg|lastkey[6]\, emsx|U32|U1|pg|lastkey[6], MSX, 1
instance = comp, \emsx|U32|U1|pg|Decoder0~6\, emsx|U32|U1|pg|Decoder0~6, MSX, 1
instance = comp, \emsx|U32|U1|pg|Decoder0~8\, emsx|U32|U1|pg|Decoder0~8, MSX, 1
instance = comp, \emsx|U32|U1|pg|lastkey[4]~10\, emsx|U32|U1|pg|lastkey[4]~10, MSX, 1
instance = comp, \emsx|U32|U1|pg|lastkey[4]\, emsx|U32|U1|pg|lastkey[4], MSX, 1
instance = comp, \emsx|U32|U1|pg|Decoder0~7\, emsx|U32|U1|pg|Decoder0~7, MSX, 1
instance = comp, \emsx|U32|U1|pg|lastkey[0]~12\, emsx|U32|U1|pg|lastkey[0]~12, MSX, 1
instance = comp, \emsx|U32|U1|pg|lastkey[0]\, emsx|U32|U1|pg|lastkey[0], MSX, 1
instance = comp, \emsx|U32|U1|pg|Decoder0~11\, emsx|U32|U1|pg|Decoder0~11, MSX, 1
instance = comp, \emsx|U32|U1|pg|lastkey[2]~11\, emsx|U32|U1|pg|lastkey[2]~11, MSX, 1
instance = comp, \emsx|U32|U1|pg|lastkey[2]\, emsx|U32|U1|pg|lastkey[2], MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux67~5\, emsx|U32|U1|eg|Mux67~5, MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux67~6\, emsx|U32|U1|eg|Mux67~6, MSX, 1
instance = comp, \emsx|U32|U1|pg|Decoder0~13\, emsx|U32|U1|pg|Decoder0~13, MSX, 1
instance = comp, \emsx|U32|U1|pg|lastkey[7]~9\, emsx|U32|U1|pg|lastkey[7]~9, MSX, 1
instance = comp, \emsx|U32|U1|pg|lastkey[7]\, emsx|U32|U1|pg|lastkey[7], MSX, 1
instance = comp, \emsx|U32|U1|pg|Decoder0~12\, emsx|U32|U1|pg|Decoder0~12, MSX, 1
instance = comp, \emsx|U32|U1|pg|lastkey[1]~8\, emsx|U32|U1|pg|lastkey[1]~8, MSX, 1
instance = comp, \emsx|U32|U1|pg|lastkey[1]\, emsx|U32|U1|pg|lastkey[1], MSX, 1
instance = comp, \emsx|U32|U1|pg|lastkey[3]~7\, emsx|U32|U1|pg|lastkey[3]~7, MSX, 1
instance = comp, \emsx|U32|U1|pg|lastkey[3]\, emsx|U32|U1|pg|lastkey[3], MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux67~3\, emsx|U32|U1|eg|Mux67~3, MSX, 1
instance = comp, \emsx|U32|U1|pg|Decoder0~9\, emsx|U32|U1|pg|Decoder0~9, MSX, 1
instance = comp, \emsx|U32|U1|pg|lastkey[5]~6\, emsx|U32|U1|pg|lastkey[5]~6, MSX, 1
instance = comp, \emsx|U32|U1|pg|lastkey[5]\, emsx|U32|U1|pg|lastkey[5], MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux67~4\, emsx|U32|U1|eg|Mux67~4, MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux67~7\, emsx|U32|U1|eg|Mux67~7, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add0~0\, emsx|U32|U1|eg|Add0~0, MSX, 1
instance = comp, \emsx|U32|U1|pg|Decoder0~2\, emsx|U32|U1|pg|Decoder0~2, MSX, 1
instance = comp, \emsx|U32|U1|pg|lastkey[11]~14\, emsx|U32|U1|pg|lastkey[11]~14, MSX, 1
instance = comp, \emsx|U32|U1|pg|lastkey[11]\, emsx|U32|U1|pg|lastkey[11], MSX, 1
instance = comp, \emsx|U32|U1|pg|lastkey[15]~17\, emsx|U32|U1|pg|lastkey[15]~17, MSX, 1
instance = comp, \emsx|U32|U1|pg|lastkey[15]\, emsx|U32|U1|pg|lastkey[15], MSX, 1
instance = comp, \emsx|U32|U1|pg|Decoder0~4\, emsx|U32|U1|pg|Decoder0~4, MSX, 1
instance = comp, \emsx|U32|U1|pg|lastkey[13]~15\, emsx|U32|U1|pg|lastkey[13]~15, MSX, 1
instance = comp, \emsx|U32|U1|pg|lastkey[13]\, emsx|U32|U1|pg|lastkey[13], MSX, 1
instance = comp, \emsx|U32|U1|pg|lastkey[9]~16\, emsx|U32|U1|pg|lastkey[9]~16, MSX, 1
instance = comp, \emsx|U32|U1|pg|lastkey[9]\, emsx|U32|U1|pg|lastkey[9], MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux67~8\, emsx|U32|U1|eg|Mux67~8, MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux67~9\, emsx|U32|U1|eg|Mux67~9, MSX, 1
instance = comp, \emsx|U32|U1|pg|lastkey[12]~3\, emsx|U32|U1|pg|lastkey[12]~3, MSX, 1
instance = comp, \emsx|U32|U1|pg|lastkey[12]\, emsx|U32|U1|pg|lastkey[12], MSX, 1
instance = comp, \emsx|U32|U1|pg|lastkey[8]~4\, emsx|U32|U1|pg|lastkey[8]~4, MSX, 1
instance = comp, \emsx|U32|U1|pg|lastkey[8]\, emsx|U32|U1|pg|lastkey[8], MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux67~1\, emsx|U32|U1|eg|Mux67~1, MSX, 1
instance = comp, \emsx|U32|U1|pg|Decoder0~3\, emsx|U32|U1|pg|Decoder0~3, MSX, 1
instance = comp, \emsx|U32|U1|pg|lastkey[10]~2\, emsx|U32|U1|pg|lastkey[10]~2, MSX, 1
instance = comp, \emsx|U32|U1|pg|lastkey[10]\, emsx|U32|U1|pg|lastkey[10], MSX, 1
instance = comp, \emsx|U32|U1|pg|lastkey[14]~5\, emsx|U32|U1|pg|lastkey[14]~5, MSX, 1
instance = comp, \emsx|U32|U1|pg|lastkey[14]\, emsx|U32|U1|pg|lastkey[14], MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux67~2\, emsx|U32|U1|eg|Mux67~2, MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux67~10\, emsx|U32|U1|eg|Mux67~10, MSX, 1
instance = comp, \emsx|U32|U1|pg|Decoder0~1\, emsx|U32|U1|pg|Decoder0~1, MSX, 1
instance = comp, \emsx|U32|U1|pg|lastkey[17]~1\, emsx|U32|U1|pg|lastkey[17]~1, MSX, 1
instance = comp, \emsx|U32|U1|pg|lastkey[17]\, emsx|U32|U1|pg|lastkey[17], MSX, 1
instance = comp, \emsx|U32|U1|pg|Decoder0~0\, emsx|U32|U1|pg|Decoder0~0, MSX, 1
instance = comp, \emsx|U32|U1|pg|lastkey[16]~0\, emsx|U32|U1|pg|lastkey[16]~0, MSX, 1
instance = comp, \emsx|U32|U1|pg|lastkey[16]\, emsx|U32|U1|pg|lastkey[16], MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux67~0\, emsx|U32|U1|eg|Mux67~0, MSX, 1
instance = comp, \emsx|U32|U1|pg|process_0~0\, emsx|U32|U1|pg|process_0~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux67~11\, emsx|U32|U1|eg|Mux67~11, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~112\, emsx|U32|U1|eg|egphase~112, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~91\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~91, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~31\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~31, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~166\, emsx|U32|U1|eg|egphase~166, MSX, 1
instance = comp, \emsx|U32|U1|eg|memin.phase[0]~0\, emsx|U32|U1|eg|memin.phase[0]~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|memin.phase[22]\, emsx|U32|U1|eg|memin.phase[22], MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~106\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~106, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~54feeder\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~54feeder, MSX, 1
instance = comp, \emsx|U32|U1|eg|memwr~0\, emsx|U32|U1|eg|memwr~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|memwr\, emsx|U32|U1|eg|memwr, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~82\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~82, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~88\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~88, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~85\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~85, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~84\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~84, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~86\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~86, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~87\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~87, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~89\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~89, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~90\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~90, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~54\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~54, MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux64~0\, emsx|U32|U1|eg|Mux64~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|dr[1]\, emsx|U32|U1|ct|dr[1], MSX, 1
instance = comp, \emsx|U32|U1|s0|Add0~2\, emsx|U32|U1|s0|Add0~2, MSX, 1
instance = comp, \emsx|U32|U1|ct|process_2~3\, emsx|U32|U1|ct|process_2~3, MSX, 1
instance = comp, \emsx|U32|U1|ct|rks~3\, emsx|U32|U1|ct|rks~3, MSX, 1
instance = comp, \emsx|U32|U1|ct|rks[3]\, emsx|U32|U1|ct|rks[3], MSX, 1
instance = comp, \emsx|U32|U1|eg|rm[4]\, emsx|U32|U1|eg|rm[4], MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux0~0\, emsx|U32|U1|eg|Mux0~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|rks~2\, emsx|U32|U1|ct|rks~2, MSX, 1
instance = comp, \emsx|U32|U1|ct|rks[2]\, emsx|U32|U1|ct|rks[2], MSX, 1
instance = comp, \emsx|U32|U1|eg|Add9~1\, emsx|U32|U1|eg|Add9~1, MSX, 1
instance = comp, \emsx|U32|U1|eg|rm~0\, emsx|U32|U1|eg|rm~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|rm[3]\, emsx|U32|U1|eg|rm[3], MSX, 1
instance = comp, \emsx|U32|U1|ct|dr[3]\, emsx|U32|U1|ct|dr[3], MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux1~0\, emsx|U32|U1|eg|Mux1~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|ar[3]\, emsx|U32|U1|ct|ar[3], MSX, 1
instance = comp, \emsx|U32|U1|ct|rr[3]~4\, emsx|U32|U1|ct|rr[3]~4, MSX, 1
instance = comp, \emsx|U32|U1|ct|rr[3]~5\, emsx|U32|U1|ct|rr[3]~5, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux231~0\, emsx|U32|U1|ct|Mux231~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|rr[3]\, emsx|U32|U1|ct|rr[3], MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux1~1\, emsx|U32|U1|eg|Mux1~1, MSX, 1
instance = comp, \emsx|U32|U1|eg|rm~2\, emsx|U32|U1|eg|rm~2, MSX, 1
instance = comp, \emsx|U32|U1|eg|rm[2]\, emsx|U32|U1|eg|rm[2], MSX, 1
instance = comp, \emsx|U32|U1|ct|dr[2]\, emsx|U32|U1|ct|dr[2], MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux2~0\, emsx|U32|U1|eg|Mux2~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|ar[2]\, emsx|U32|U1|ct|ar[2], MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux232~0\, emsx|U32|U1|ct|Mux232~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|rr[2]\, emsx|U32|U1|ct|rr[2], MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux2~1\, emsx|U32|U1|eg|Mux2~1, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add9~2\, emsx|U32|U1|eg|Add9~2, MSX, 1
instance = comp, \emsx|U32|U1|eg|rm~4\, emsx|U32|U1|eg|rm~4, MSX, 1
instance = comp, \emsx|U32|U1|eg|rm[0]\, emsx|U32|U1|eg|rm[0], MSX, 1
instance = comp, \emsx|U32|U1|ct|dr[0]\, emsx|U32|U1|ct|dr[0], MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux4~0\, emsx|U32|U1|eg|Mux4~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|ar[0]\, emsx|U32|U1|ct|ar[0], MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux234~0\, emsx|U32|U1|ct|Mux234~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|rr[0]\, emsx|U32|U1|ct|rr[0], MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux4~1\, emsx|U32|U1|eg|Mux4~1, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add9~3\, emsx|U32|U1|eg|Add9~3, MSX, 1
instance = comp, \emsx|U32|U1|eg|rm~5\, emsx|U32|U1|eg|rm~5, MSX, 1
instance = comp, \emsx|U32|U1|eg|rm[1]\, emsx|U32|U1|eg|rm[1], MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux3~0\, emsx|U32|U1|eg|Mux3~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|ar[1]\, emsx|U32|U1|ct|ar[1], MSX, 1
instance = comp, \emsx|U32|U1|ct|rr[3]~6\, emsx|U32|U1|ct|rr[3]~6, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux233~0\, emsx|U32|U1|ct|Mux233~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|rr[1]\, emsx|U32|U1|ct|rr[1], MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux3~1\, emsx|U32|U1|eg|Mux3~1, MSX, 1
instance = comp, \emsx|U32|U1|eg|Equal8~0\, emsx|U32|U1|eg|Equal8~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|Equal8~1\, emsx|U32|U1|eg|Equal8~1, MSX, 1
instance = comp, \emsx|U32|U1|eg|rslot~0\, emsx|U32|U1|eg|rslot~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add0~1\, emsx|U32|U1|eg|Add0~1, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add0~2\, emsx|U32|U1|eg|Add0~2, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add0~3\, emsx|U32|U1|eg|Add0~3, MSX, 1
instance = comp, \emsx|U32|U1|eg|rslot~1\, emsx|U32|U1|eg|rslot~1, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~63\, emsx|U32|U1|eg|egphase~63, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add9~0\, emsx|U32|U1|eg|Add9~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux207~0\, emsx|U32|U1|ct|Mux207~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|rks[1]\, emsx|U32|U1|ct|rks[1], MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux208~0\, emsx|U32|U1|ct|Mux208~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|rks[0]\, emsx|U32|U1|ct|rks[0], MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft1~8\, emsx|U32|U1|eg|ShiftLeft1~8, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft1~35\, emsx|U32|U1|eg|ShiftLeft1~35, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add9~4\, emsx|U32|U1|eg|Add9~4, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft1~37\, emsx|U32|U1|eg|ShiftLeft1~37, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft1~28\, emsx|U32|U1|eg|ShiftLeft1~28, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add12~4\, emsx|U32|U1|eg|Add12~4, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add13~9\, emsx|U32|U1|eg|Add13~9, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add13~10\, emsx|U32|U1|eg|Add13~10, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add13~11\, emsx|U32|U1|eg|Add13~11, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add13~30\, emsx|U32|U1|eg|Add13~30, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add11~13\, emsx|U32|U1|eg|Add11~13, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~4\, emsx|U32|U1|eg|ShiftLeft0~4, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~21\, emsx|U32|U1|eg|ShiftLeft0~21, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~49\, emsx|U32|U1|eg|ShiftLeft0~49, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~153\, emsx|U32|U1|eg|egphase~153, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add12~5\, emsx|U32|U1|eg|Add12~5, MSX, 1
instance = comp, \emsx|U32|U1|eg|rm~1\, emsx|U32|U1|eg|rm~1, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft1~31\, emsx|U32|U1|eg|ShiftLeft1~31, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~152\, emsx|U32|U1|eg|egphase~152, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~154\, emsx|U32|U1|eg|egphase~154, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~18\, emsx|U32|U1|eg|ShiftLeft0~18, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~17\, emsx|U32|U1|eg|ShiftLeft0~17, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~19\, emsx|U32|U1|eg|ShiftLeft0~19, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~35\, emsx|U32|U1|eg|ShiftLeft0~35, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~37\, emsx|U32|U1|eg|ShiftLeft0~37, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~51\, emsx|U32|U1|eg|ShiftLeft0~51, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~36\, emsx|U32|U1|eg|ShiftLeft0~36, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add11~14\, emsx|U32|U1|eg|Add11~14, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~147\, emsx|U32|U1|eg|egphase~147, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~35feeder\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~35feeder, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~35\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~35, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~138\, emsx|U32|U1|eg|egphase~138, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~13\, emsx|U32|U1|eg|ShiftLeft0~13, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~139\, emsx|U32|U1|eg|egphase~139, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~36feeder\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~36feeder, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~36\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~36, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~57\, emsx|U32|U1|eg|egphase~57, MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux0~1\, emsx|U32|U1|eg|Mux0~1, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~38\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~38, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add12~8\, emsx|U32|U1|eg|Add12~8, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add12~7\, emsx|U32|U1|eg|Add12~7, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft1~11\, emsx|U32|U1|eg|ShiftLeft1~11, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft1~12\, emsx|U32|U1|eg|ShiftLeft1~12, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add13~7\, emsx|U32|U1|eg|Add13~7, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft1~29\, emsx|U32|U1|eg|ShiftLeft1~29, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add13~8\, emsx|U32|U1|eg|Add13~8, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft1~30\, emsx|U32|U1|eg|ShiftLeft1~30, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add13~12\, emsx|U32|U1|eg|Add13~12, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add13~13\, emsx|U32|U1|eg|Add13~13, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft1~5\, emsx|U32|U1|eg|ShiftLeft1~5, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft1~15\, emsx|U32|U1|eg|ShiftLeft1~15, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft1~16\, emsx|U32|U1|eg|ShiftLeft1~16, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add13~31\, emsx|U32|U1|eg|Add13~31, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft1~14\, emsx|U32|U1|eg|ShiftLeft1~14, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add13~32\, emsx|U32|U1|eg|Add13~32, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add13~6\, emsx|U32|U1|eg|Add13~6, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft1~27\, emsx|U32|U1|eg|ShiftLeft1~27, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add13~14\, emsx|U32|U1|eg|Add13~14, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~16\, emsx|U32|U1|eg|ShiftLeft0~16, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~48\, emsx|U32|U1|eg|ShiftLeft0~48, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft1~9\, emsx|U32|U1|eg|ShiftLeft1~9, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft1~34\, emsx|U32|U1|eg|ShiftLeft1~34, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~120\, emsx|U32|U1|eg|egphase~120, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~33\, emsx|U32|U1|eg|ShiftLeft0~33, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~34\, emsx|U32|U1|eg|ShiftLeft0~34, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~50\, emsx|U32|U1|eg|ShiftLeft0~50, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~32\, emsx|U32|U1|eg|ShiftLeft0~32, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add11~12\, emsx|U32|U1|eg|Add11~12, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add11~15\, emsx|U32|U1|eg|Add11~15, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~24\, emsx|U32|U1|eg|ShiftLeft0~24, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~11\, emsx|U32|U1|eg|ShiftLeft0~11, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~38\, emsx|U32|U1|eg|ShiftLeft0~38, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add11~11\, emsx|U32|U1|eg|Add11~11, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add11~16\, emsx|U32|U1|eg|Add11~16, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~8\, emsx|U32|U1|eg|ShiftLeft0~8, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~22\, emsx|U32|U1|eg|ShiftLeft0~22, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~45\, emsx|U32|U1|eg|ShiftLeft0~45, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~119\, emsx|U32|U1|eg|egphase~119, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~121\, emsx|U32|U1|eg|egphase~121, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~39\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~39, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~40\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~40, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft1~19\, emsx|U32|U1|eg|ShiftLeft1~19, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add13~4\, emsx|U32|U1|eg|Add13~4, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add13~5\, emsx|U32|U1|eg|Add13~5, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft1~20\, emsx|U32|U1|eg|ShiftLeft1~20, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add13~15\, emsx|U32|U1|eg|Add13~15, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft1~24\, emsx|U32|U1|eg|ShiftLeft1~24, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft1~23\, emsx|U32|U1|eg|ShiftLeft1~23, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft1~25\, emsx|U32|U1|eg|ShiftLeft1~25, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add12~6\, emsx|U32|U1|eg|Add12~6, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft1~26\, emsx|U32|U1|eg|ShiftLeft1~26, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add13~16\, emsx|U32|U1|eg|Add13~16, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft1~21\, emsx|U32|U1|eg|ShiftLeft1~21, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft1~22\, emsx|U32|U1|eg|ShiftLeft1~22, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add13~17\, emsx|U32|U1|eg|Add13~17, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~91\, emsx|U32|U1|eg|egphase~91, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~10\, emsx|U32|U1|eg|ShiftLeft0~10, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~31\, emsx|U32|U1|eg|ShiftLeft0~31, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add11~8\, emsx|U32|U1|eg|Add11~8, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~14\, emsx|U32|U1|eg|ShiftLeft0~14, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~40\, emsx|U32|U1|eg|ShiftLeft0~40, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~41\, emsx|U32|U1|eg|ShiftLeft0~41, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~39\, emsx|U32|U1|eg|ShiftLeft0~39, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add11~9\, emsx|U32|U1|eg|Add11~9, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add11~10\, emsx|U32|U1|eg|Add11~10, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add11~17\, emsx|U32|U1|eg|Add11~17, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add11~18\, emsx|U32|U1|eg|Add11~18, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~42\, emsx|U32|U1|eg|ShiftLeft0~42, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~29\, emsx|U32|U1|eg|ShiftLeft0~29, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~43\, emsx|U32|U1|eg|ShiftLeft0~43, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~30\, emsx|U32|U1|eg|ShiftLeft0~30, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add11~7\, emsx|U32|U1|eg|Add11~7, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add11~19\, emsx|U32|U1|eg|Add11~19, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~26\, emsx|U32|U1|eg|ShiftLeft0~26, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~28\, emsx|U32|U1|eg|ShiftLeft0~28, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add11~6\, emsx|U32|U1|eg|Add11~6, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add11~33\, emsx|U32|U1|eg|Add11~33, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~27\, emsx|U32|U1|eg|ShiftLeft0~27, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~45\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~45, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~25\, emsx|U32|U1|eg|ShiftLeft0~25, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add11~5\, emsx|U32|U1|eg|Add11~5, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add11~20\, emsx|U32|U1|eg|Add11~20, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add11~21\, emsx|U32|U1|eg|Add11~21, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add11~4\, emsx|U32|U1|eg|Add11~4, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~46feeder\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~46feeder, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~46\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~46, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft1~10\, emsx|U32|U1|eg|ShiftLeft1~10, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft1~4\, emsx|U32|U1|eg|ShiftLeft1~4, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add13~1\, emsx|U32|U1|eg|Add13~1, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft1~18\, emsx|U32|U1|eg|ShiftLeft1~18, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add13~18\, emsx|U32|U1|eg|Add13~18, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add13~3\, emsx|U32|U1|eg|Add13~3, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft1~17\, emsx|U32|U1|eg|ShiftLeft1~17, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add13~19\, emsx|U32|U1|eg|Add13~19, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft1~13\, emsx|U32|U1|eg|ShiftLeft1~13, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add13~2\, emsx|U32|U1|eg|Add13~2, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add13~20\, emsx|U32|U1|eg|Add13~20, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add13~21\, emsx|U32|U1|eg|Add13~21, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~36\, emsx|U32|U1|eg|egphase~36, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft1~6\, emsx|U32|U1|eg|ShiftLeft1~6, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft1~7\, emsx|U32|U1|eg|ShiftLeft1~7, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add13~0\, emsx|U32|U1|eg|Add13~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add13~22\, emsx|U32|U1|eg|Add13~22, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~48\, emsx|U32|U1|eg|egphase~48, MSX, 1
instance = comp, \emsx|U32|U1|eg|memin.phase[20]\, emsx|U32|U1|eg|memin.phase[20], MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~92\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~92, MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux65~7\, emsx|U32|U1|eg|Mux65~7, MSX, 1
instance = comp, \emsx|U32|U1|eg|egstate~7\, emsx|U32|U1|eg|egstate~7, MSX, 1
instance = comp, \emsx|U32|U1|eg|memin.state[0]\, emsx|U32|U1|eg|memin.state[0], MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~98\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~98, MSX, 1
instance = comp, \emsx|U32|U1|eg|memin.state[1]\, emsx|U32|U1|eg|memin.state[1], MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~99\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~99, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set_rtl_0|auto_generated|ram_block1a0\, emsx|U32|U1|eg|u_envelope_memory|egdata_set_rtl_0|auto_generated|ram_block1a0, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~53\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~53, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~57\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~57, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|rdata.phase[21]\, emsx|U32|U1|eg|u_envelope_memory|rdata.phase[21], MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~41\, emsx|U32|U1|eg|egphase~41, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase[21]\, emsx|U32|U1|eg|egphase[21], MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~5\, emsx|U32|U1|eg|ShiftLeft0~5, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~6\, emsx|U32|U1|eg|ShiftLeft0~6, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~7\, emsx|U32|U1|eg|ShiftLeft0~7, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add11~0\, emsx|U32|U1|eg|Add11~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~15\, emsx|U32|U1|eg|ShiftLeft0~15, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add11~3\, emsx|U32|U1|eg|Add11~3, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~23\, emsx|U32|U1|eg|ShiftLeft0~23, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add11~22\, emsx|U32|U1|eg|Add11~22, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~20\, emsx|U32|U1|eg|ShiftLeft0~20, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add11~23\, emsx|U32|U1|eg|Add11~23, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add11~2\, emsx|U32|U1|eg|Add11~2, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add9~5\, emsx|U32|U1|eg|Add9~5, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~12\, emsx|U32|U1|eg|ShiftLeft0~12, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add11~24\, emsx|U32|U1|eg|Add11~24, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~9\, emsx|U32|U1|eg|ShiftLeft0~9, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add11~1\, emsx|U32|U1|eg|Add11~1, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add11~25\, emsx|U32|U1|eg|Add11~25, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add11~26\, emsx|U32|U1|eg|Add11~26, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~31\, emsx|U32|U1|eg|egphase~31, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~32\, emsx|U32|U1|eg|egphase~32, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~37\, emsx|U32|U1|eg|egphase~37, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~38\, emsx|U32|U1|eg|egphase~38, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~40\, emsx|U32|U1|eg|egphase~40, MSX, 1
instance = comp, \emsx|U32|U1|eg|memin.phase[21]~feeder\, emsx|U32|U1|eg|memin.phase[21]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|eg|memin.phase[21]\, emsx|U32|U1|eg|memin.phase[21], MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~83\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~83, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~51\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~51, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~59\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~59, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|rdata.phase[19]\, emsx|U32|U1|eg|u_envelope_memory|rdata.phase[19], MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~51\, emsx|U32|U1|eg|egphase~51, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase[19]\, emsx|U32|U1|eg|egphase[19], MSX, 1
instance = comp, \emsx|U32|U1|eg|Add11~27\, emsx|U32|U1|eg|Add11~27, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~47\, emsx|U32|U1|eg|egphase~47, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~49\, emsx|U32|U1|eg|egphase~49, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~50\, emsx|U32|U1|eg|egphase~50, MSX, 1
instance = comp, \emsx|U32|U1|eg|memin.phase[19]\, emsx|U32|U1|eg|memin.phase[19], MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~93\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~93, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~50\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~50, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~60\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~60, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|rdata.phase[18]\, emsx|U32|U1|eg|u_envelope_memory|rdata.phase[18], MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~59\, emsx|U32|U1|eg|egphase~59, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase[18]\, emsx|U32|U1|eg|egphase[18], MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~54\, emsx|U32|U1|eg|egphase~54, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~55\, emsx|U32|U1|eg|egphase~55, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~56\, emsx|U32|U1|eg|egphase~56, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~52\, emsx|U32|U1|eg|egphase~52, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~53\, emsx|U32|U1|eg|egphase~53, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~58\, emsx|U32|U1|eg|egphase~58, MSX, 1
instance = comp, \emsx|U32|U1|eg|memin.phase[18]\, emsx|U32|U1|eg|memin.phase[18], MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~94\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~94, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~49feeder\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~49feeder, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~49\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~49, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~61\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~61, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|rdata.phase[17]\, emsx|U32|U1|eg|u_envelope_memory|rdata.phase[17], MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~65\, emsx|U32|U1|eg|egphase~65, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase[17]\, emsx|U32|U1|eg|egphase[17], MSX, 1
instance = comp, \emsx|U32|U1|eg|Add13~23\, emsx|U32|U1|eg|Add13~23, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~60\, emsx|U32|U1|eg|egphase~60, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~44\, emsx|U32|U1|eg|ShiftLeft0~44, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add11~28\, emsx|U32|U1|eg|Add11~28, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~61\, emsx|U32|U1|eg|egphase~61, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~62\, emsx|U32|U1|eg|egphase~62, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~64\, emsx|U32|U1|eg|egphase~64, MSX, 1
instance = comp, \emsx|U32|U1|eg|memin.phase[17]\, emsx|U32|U1|eg|memin.phase[17], MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~95\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~95, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~48feeder\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~48feeder, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~48\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~48, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~62\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~62, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|rdata.phase[16]\, emsx|U32|U1|eg|u_envelope_memory|rdata.phase[16], MSX, 1
instance = comp, \emsx|U32|U1|eg|Add13~24\, emsx|U32|U1|eg|Add13~24, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add13~25\, emsx|U32|U1|eg|Add13~25, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add11~29\, emsx|U32|U1|eg|Add11~29, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add11~30\, emsx|U32|U1|eg|Add11~30, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add11~31\, emsx|U32|U1|eg|Add11~31, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~66\, emsx|U32|U1|eg|egphase~66, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~67\, emsx|U32|U1|eg|egphase~67, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~68\, emsx|U32|U1|eg|egphase~68, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase[16]\, emsx|U32|U1|eg|egphase[16], MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~169\, emsx|U32|U1|eg|egphase~169, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~165\, emsx|U32|U1|eg|egphase~165, MSX, 1
instance = comp, \emsx|U32|U1|eg|memin.phase[16]\, emsx|U32|U1|eg|memin.phase[16], MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~96\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~96, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~66\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~66, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|rdata.phase[14]\, emsx|U32|U1|eg|u_envelope_memory|rdata.phase[14], MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~79\, emsx|U32|U1|eg|egphase~79, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase[14]\, emsx|U32|U1|eg|egphase[14], MSX, 1
instance = comp, \emsx|U32|U1|eg|Add11~32\, emsx|U32|U1|eg|Add11~32, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~76\, emsx|U32|U1|eg|egphase~76, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add13~26\, emsx|U32|U1|eg|Add13~26, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~75\, emsx|U32|U1|eg|egphase~75, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~77\, emsx|U32|U1|eg|egphase~77, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~78\, emsx|U32|U1|eg|egphase~78, MSX, 1
instance = comp, \emsx|U32|U1|eg|memin.phase[14]\, emsx|U32|U1|eg|memin.phase[14], MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~100\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~100, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~67\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~67, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|rdata.phase[13]\, emsx|U32|U1|eg|u_envelope_memory|rdata.phase[13], MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~84\, emsx|U32|U1|eg|egphase~84, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase[13]\, emsx|U32|U1|eg|egphase[13], MSX, 1
instance = comp, \emsx|U32|U1|eg|Add13~27\, emsx|U32|U1|eg|Add13~27, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add9~6\, emsx|U32|U1|eg|Add9~6, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~46\, emsx|U32|U1|eg|ShiftLeft0~46, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~80\, emsx|U32|U1|eg|egphase~80, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft1~32\, emsx|U32|U1|eg|ShiftLeft1~32, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~81\, emsx|U32|U1|eg|egphase~81, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~82\, emsx|U32|U1|eg|egphase~82, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~83\, emsx|U32|U1|eg|egphase~83, MSX, 1
instance = comp, \emsx|U32|U1|eg|memin.phase[13]\, emsx|U32|U1|eg|memin.phase[13], MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~101\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~101, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~44\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~44, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~68\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~68, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|rdata.phase[12]\, emsx|U32|U1|eg|u_envelope_memory|rdata.phase[12], MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~89\, emsx|U32|U1|eg|egphase~89, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase[12]\, emsx|U32|U1|eg|egphase[12], MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~86\, emsx|U32|U1|eg|egphase~86, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~85\, emsx|U32|U1|eg|egphase~85, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~87\, emsx|U32|U1|eg|egphase~87, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~88\, emsx|U32|U1|eg|egphase~88, MSX, 1
instance = comp, \emsx|U32|U1|eg|memin.phase[12]\, emsx|U32|U1|eg|memin.phase[12], MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~102\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~102, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~43\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~43, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~69\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~69, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|rdata.phase[11]\, emsx|U32|U1|eg|u_envelope_memory|rdata.phase[11], MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~97\, emsx|U32|U1|eg|egphase~97, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase[11]\, emsx|U32|U1|eg|egphase[11], MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~92\, emsx|U32|U1|eg|egphase~92, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~90\, emsx|U32|U1|eg|egphase~90, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~93\, emsx|U32|U1|eg|egphase~93, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~94\, emsx|U32|U1|eg|egphase~94, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~95\, emsx|U32|U1|eg|egphase~95, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~96\, emsx|U32|U1|eg|egphase~96, MSX, 1
instance = comp, \emsx|U32|U1|eg|memin.phase[11]~feeder\, emsx|U32|U1|eg|memin.phase[11]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|eg|memin.phase[11]\, emsx|U32|U1|eg|memin.phase[11], MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~103\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~103, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~42\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~42, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~70\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~70, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|rdata.phase[10]\, emsx|U32|U1|eg|u_envelope_memory|rdata.phase[10], MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~105\, emsx|U32|U1|eg|egphase~105, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase[10]\, emsx|U32|U1|eg|egphase[10], MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~98\, emsx|U32|U1|eg|egphase~98, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft0~47\, emsx|U32|U1|eg|ShiftLeft0~47, MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft1~33\, emsx|U32|U1|eg|ShiftLeft1~33, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~100\, emsx|U32|U1|eg|egphase~100, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~101\, emsx|U32|U1|eg|egphase~101, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~99\, emsx|U32|U1|eg|egphase~99, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~102\, emsx|U32|U1|eg|egphase~102, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~103\, emsx|U32|U1|eg|egphase~103, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~104\, emsx|U32|U1|eg|egphase~104, MSX, 1
instance = comp, \emsx|U32|U1|eg|memin.phase[10]~feeder\, emsx|U32|U1|eg|memin.phase[10]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|eg|memin.phase[10]\, emsx|U32|U1|eg|memin.phase[10], MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~104\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~104, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~41\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~41, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~71\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~71, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|rdata.phase[9]\, emsx|U32|U1|eg|u_envelope_memory|rdata.phase[9], MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~111\, emsx|U32|U1|eg|egphase~111, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase[9]\, emsx|U32|U1|eg|egphase[9], MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~106\, emsx|U32|U1|eg|egphase~106, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~107\, emsx|U32|U1|eg|egphase~107, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~108\, emsx|U32|U1|eg|egphase~108, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~109\, emsx|U32|U1|eg|egphase~109, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~110\, emsx|U32|U1|eg|egphase~110, MSX, 1
instance = comp, \emsx|U32|U1|eg|memin.phase[9]\, emsx|U32|U1|eg|memin.phase[9], MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~105\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~105, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~73\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~73, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|rdata.phase[8]\, emsx|U32|U1|eg|u_envelope_memory|rdata.phase[8], MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~118\, emsx|U32|U1|eg|egphase~118, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase[8]\, emsx|U32|U1|eg|egphase[8], MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~114\, emsx|U32|U1|eg|egphase~114, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~115\, emsx|U32|U1|eg|egphase~115, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~116\, emsx|U32|U1|eg|egphase~116, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~117\, emsx|U32|U1|eg|egphase~117, MSX, 1
instance = comp, \emsx|U32|U1|eg|memin.phase[8]\, emsx|U32|U1|eg|memin.phase[8], MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~107\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~107, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~74\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~74, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|rdata.phase[7]\, emsx|U32|U1|eg|u_envelope_memory|rdata.phase[7], MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~125\, emsx|U32|U1|eg|egphase~125, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase[7]\, emsx|U32|U1|eg|egphase[7], MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~122\, emsx|U32|U1|eg|egphase~122, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~123\, emsx|U32|U1|eg|egphase~123, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~124\, emsx|U32|U1|eg|egphase~124, MSX, 1
instance = comp, \emsx|U32|U1|eg|memin.phase[7]~feeder\, emsx|U32|U1|eg|memin.phase[7]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|eg|memin.phase[7]\, emsx|U32|U1|eg|memin.phase[7], MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~108\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~108, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~75\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~75, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|rdata.phase[6]\, emsx|U32|U1|eg|u_envelope_memory|rdata.phase[6], MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~133\, emsx|U32|U1|eg|egphase~133, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase[6]\, emsx|U32|U1|eg|egphase[6], MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~127\, emsx|U32|U1|eg|egphase~127, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~128\, emsx|U32|U1|eg|egphase~128, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~129\, emsx|U32|U1|eg|egphase~129, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~126\, emsx|U32|U1|eg|egphase~126, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~130\, emsx|U32|U1|eg|egphase~130, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~131\, emsx|U32|U1|eg|egphase~131, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~132\, emsx|U32|U1|eg|egphase~132, MSX, 1
instance = comp, \emsx|U32|U1|eg|memin.phase[6]\, emsx|U32|U1|eg|memin.phase[6], MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~109\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~109, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~37\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~37, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~76\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~76, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|rdata.phase[5]\, emsx|U32|U1|eg|u_envelope_memory|rdata.phase[5], MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~136\, emsx|U32|U1|eg|egphase~136, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~137\, emsx|U32|U1|eg|egphase~137, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase[5]\, emsx|U32|U1|eg|egphase[5], MSX, 1
instance = comp, \emsx|U32|U1|eg|Add13~29\, emsx|U32|U1|eg|Add13~29, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add13~28\, emsx|U32|U1|eg|Add13~28, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add11~34\, emsx|U32|U1|eg|Add11~34, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~134\, emsx|U32|U1|eg|egphase~134, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~135\, emsx|U32|U1|eg|egphase~135, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~167\, emsx|U32|U1|eg|egphase~167, MSX, 1
instance = comp, \emsx|U32|U1|eg|memin.phase[5]\, emsx|U32|U1|eg|memin.phase[5], MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~110\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~110, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~77\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~77, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|rdata.phase[4]\, emsx|U32|U1|eg|u_envelope_memory|rdata.phase[4], MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~145\, emsx|U32|U1|eg|egphase~145, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase[4]\, emsx|U32|U1|eg|egphase[4], MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~170\, emsx|U32|U1|eg|egphase~170, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~140\, emsx|U32|U1|eg|egphase~140, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~141\, emsx|U32|U1|eg|egphase~141, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~142\, emsx|U32|U1|eg|egphase~142, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~143\, emsx|U32|U1|eg|egphase~143, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~144\, emsx|U32|U1|eg|egphase~144, MSX, 1
instance = comp, \emsx|U32|U1|eg|memin.phase[4]~feeder\, emsx|U32|U1|eg|memin.phase[4]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|eg|memin.phase[4]\, emsx|U32|U1|eg|memin.phase[4], MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~111\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~111, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~78\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~78, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|rdata.phase[3]\, emsx|U32|U1|eg|u_envelope_memory|rdata.phase[3], MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~151\, emsx|U32|U1|eg|egphase~151, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase[3]\, emsx|U32|U1|eg|egphase[3], MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~146\, emsx|U32|U1|eg|egphase~146, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~148\, emsx|U32|U1|eg|egphase~148, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~149\, emsx|U32|U1|eg|egphase~149, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~150\, emsx|U32|U1|eg|egphase~150, MSX, 1
instance = comp, \emsx|U32|U1|eg|memin.phase[3]~feeder\, emsx|U32|U1|eg|memin.phase[3]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|eg|memin.phase[3]\, emsx|U32|U1|eg|memin.phase[3], MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~112\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~112, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~34feeder\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~34feeder, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~34\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~34, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~79\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~79, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|rdata.phase[2]\, emsx|U32|U1|eg|u_envelope_memory|rdata.phase[2], MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~158\, emsx|U32|U1|eg|egphase~158, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase[2]\, emsx|U32|U1|eg|egphase[2], MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~155\, emsx|U32|U1|eg|egphase~155, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~156\, emsx|U32|U1|eg|egphase~156, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~157\, emsx|U32|U1|eg|egphase~157, MSX, 1
instance = comp, \emsx|U32|U1|eg|memin.phase[2]\, emsx|U32|U1|eg|memin.phase[2], MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~113\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~113, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~33feeder\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~33feeder, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~33\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~33, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~80\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~80, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|rdata.phase[1]\, emsx|U32|U1|eg|u_envelope_memory|rdata.phase[1], MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~163\, emsx|U32|U1|eg|egphase~163, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase[1]\, emsx|U32|U1|eg|egphase[1], MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~159\, emsx|U32|U1|eg|egphase~159, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~171\, emsx|U32|U1|eg|egphase~171, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~160\, emsx|U32|U1|eg|egphase~160, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~161\, emsx|U32|U1|eg|egphase~161, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~162\, emsx|U32|U1|eg|egphase~162, MSX, 1
instance = comp, \emsx|U32|U1|eg|memin.phase[1]~feeder\, emsx|U32|U1|eg|memin.phase[1]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|eg|memin.phase[1]\, emsx|U32|U1|eg|memin.phase[1], MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~114\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~114, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~32\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~32, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~81\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~81, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|rdata.phase[0]\, emsx|U32|U1|eg|u_envelope_memory|rdata.phase[0], MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~164\, emsx|U32|U1|eg|egphase~164, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase[0]\, emsx|U32|U1|eg|egphase[0], MSX, 1
instance = comp, \emsx|U32|U1|eg|ShiftLeft1~36\, emsx|U32|U1|eg|ShiftLeft1~36, MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux64~1\, emsx|U32|U1|eg|Mux64~1, MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux64~2\, emsx|U32|U1|eg|Mux64~2, MSX, 1
instance = comp, \emsx|U32|U1|eg|memin.phase[0]\, emsx|U32|U1|eg|memin.phase[0], MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~115\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~115, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~72\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~72, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|rdata.phase[22]\, emsx|U32|U1|eg|u_envelope_memory|rdata.phase[22], MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~113\, emsx|U32|U1|eg|egphase~113, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase[22]\, emsx|U32|U1|eg|egphase[22], MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~34\, emsx|U32|U1|eg|egphase~34, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~35\, emsx|U32|U1|eg|egphase~35, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~39\, emsx|U32|U1|eg|egphase~39, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~45\, emsx|U32|U1|eg|egphase~45, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~52\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~52, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~58\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~58, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|rdata.phase[20]\, emsx|U32|U1|eg|u_envelope_memory|rdata.phase[20], MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~46\, emsx|U32|U1|eg|egphase~46, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase[20]\, emsx|U32|U1|eg|egphase[20], MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~168\, emsx|U32|U1|eg|egphase~168, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~42\, emsx|U32|U1|eg|egphase~42, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~43\, emsx|U32|U1|eg|egphase~43, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~44\, emsx|U32|U1|eg|egphase~44, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~74\, emsx|U32|U1|eg|egphase~74, MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux65~8\, emsx|U32|U1|eg|Mux65~8, MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux65~9\, emsx|U32|U1|eg|Mux65~9, MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux65~5\, emsx|U32|U1|eg|Mux65~5, MSX, 1
instance = comp, \emsx|U32|U1|ct|sl[3]\, emsx|U32|U1|ct|sl[3], MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux65~0\, emsx|U32|U1|eg|Mux65~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux65~1\, emsx|U32|U1|eg|Mux65~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|sl[0]\, emsx|U32|U1|ct|sl[0], MSX, 1
instance = comp, \emsx|U32|U1|ct|sl[1]\, emsx|U32|U1|ct|sl[1], MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux65~3\, emsx|U32|U1|eg|Mux65~3, MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux65~2\, emsx|U32|U1|eg|Mux65~2, MSX, 1
instance = comp, \emsx|U32|U1|ct|sl[2]\, emsx|U32|U1|ct|sl[2], MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux65~4\, emsx|U32|U1|eg|Mux65~4, MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux65~6\, emsx|U32|U1|eg|Mux65~6, MSX, 1
instance = comp, \emsx|U32|U1|eg|egstate~5\, emsx|U32|U1|eg|egstate~5, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~55feeder\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~55feeder, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~55\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~55, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~64\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~64, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|rdata.state[0]\, emsx|U32|U1|eg|u_envelope_memory|rdata.state[0], MSX, 1
instance = comp, \emsx|U32|U1|eg|egstate~6\, emsx|U32|U1|eg|egstate~6, MSX, 1
instance = comp, \emsx|U32|U1|eg|egstate[0]\, emsx|U32|U1|eg|egstate[0], MSX, 1
instance = comp, \emsx|U32|U1|eg|egstate~3\, emsx|U32|U1|eg|egstate~3, MSX, 1
instance = comp, \emsx|U32|U1|eg|egstate~4\, emsx|U32|U1|eg|egstate~4, MSX, 1
instance = comp, \emsx|U32|U1|eg|egstate[1]~2\, emsx|U32|U1|eg|egstate[1]~2, MSX, 1
instance = comp, \emsx|U32|U1|eg|egstate[1]~feeder\, emsx|U32|U1|eg|egstate[1]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~56\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~56, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~65\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~65, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|rdata.state[1]\, emsx|U32|U1|eg|u_envelope_memory|rdata.state[1], MSX, 1
instance = comp, \emsx|U32|U1|eg|egstate[1]\, emsx|U32|U1|eg|egstate[1], MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~33\, emsx|U32|U1|eg|egphase~33, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~70\, emsx|U32|U1|eg|egphase~70, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~69\, emsx|U32|U1|eg|egphase~69, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~71\, emsx|U32|U1|eg|egphase~71, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~72\, emsx|U32|U1|eg|egphase~72, MSX, 1
instance = comp, \emsx|U32|U1|eg|memin.phase[15]\, emsx|U32|U1|eg|memin.phase[15], MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~97\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~97, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~47\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~47, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|egdata_set~63\, emsx|U32|U1|eg|u_envelope_memory|egdata_set~63, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_envelope_memory|rdata.phase[15]\, emsx|U32|U1|eg|u_envelope_memory|rdata.phase[15], MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase~73\, emsx|U32|U1|eg|egphase~73, MSX, 1
instance = comp, \emsx|U32|U1|eg|egphase[15]\, emsx|U32|U1|eg|egphase[15], MSX, 1
instance = comp, \emsx|U32|U1|eg|aridx[15]~feeder\, emsx|U32|U1|eg|aridx[15]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|eg|aridx[15]\, emsx|U32|U1|eg|aridx[15], MSX, 1
instance = comp, \emsx|U32|U1|eg|aridx[16]~feeder\, emsx|U32|U1|eg|aridx[16]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|eg|aridx[16]\, emsx|U32|U1|eg|aridx[16], MSX, 1
instance = comp, \emsx|U32|U1|eg|aridx[17]\, emsx|U32|U1|eg|aridx[17], MSX, 1
instance = comp, \emsx|U32|U1|eg|aridx[18]\, emsx|U32|U1|eg|aridx[18], MSX, 1
instance = comp, \emsx|U32|U1|eg|aridx[19]\, emsx|U32|U1|eg|aridx[19], MSX, 1
instance = comp, \emsx|U32|U1|eg|aridx[20]\, emsx|U32|U1|eg|aridx[20], MSX, 1
instance = comp, \emsx|U32|U1|eg|aridx[21]\, emsx|U32|U1|eg|aridx[21], MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|Mux6_rtl_0|auto_generated|ram_block1a0\, emsx|U32|U1|eg|u_attack_table|Mux6_rtl_0|auto_generated|ram_block1a0, MSX, 1
instance = comp, \emsx|U32|U1|eg|aridx[7]\, emsx|U32|U1|eg|aridx[7], MSX, 1
instance = comp, \emsx|U32|U1|eg|aridx[8]\, emsx|U32|U1|eg|aridx[8], MSX, 1
instance = comp, \emsx|U32|U1|eg|aridx[9]\, emsx|U32|U1|eg|aridx[9], MSX, 1
instance = comp, \emsx|U32|U1|eg|aridx[10]~feeder\, emsx|U32|U1|eg|aridx[10]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|eg|aridx[10]\, emsx|U32|U1|eg|aridx[10], MSX, 1
instance = comp, \emsx|U32|U1|eg|aridx[11]~feeder\, emsx|U32|U1|eg|aridx[11]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|eg|aridx[11]\, emsx|U32|U1|eg|aridx[11], MSX, 1
instance = comp, \emsx|U32|U1|eg|aridx[12]~feeder\, emsx|U32|U1|eg|aridx[12]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|eg|aridx[12]\, emsx|U32|U1|eg|aridx[12], MSX, 1
instance = comp, \emsx|U32|U1|eg|aridx[13]\, emsx|U32|U1|eg|aridx[13], MSX, 1
instance = comp, \emsx|U32|U1|eg|aridx[14]\, emsx|U32|U1|eg|aridx[14], MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|Equal0~0\, emsx|U32|U1|eg|u_attack_table|Equal0~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|Equal0~1\, emsx|U32|U1|eg|u_attack_table|Equal0~1, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|w_addr2[0]~0\, emsx|U32|U1|eg|u_attack_table|w_addr2[0]~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|w_addr2[1]~1\, emsx|U32|U1|eg|u_attack_table|w_addr2[1]~1, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|w_addr2[2]~2\, emsx|U32|U1|eg|u_attack_table|w_addr2[2]~2, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|Add0~0\, emsx|U32|U1|eg|u_attack_table|Add0~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|w_addr2[3]~3\, emsx|U32|U1|eg|u_attack_table|w_addr2[3]~3, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|w_addr2[4]~4\, emsx|U32|U1|eg|u_attack_table|w_addr2[4]~4, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|w_addr2[5]~5\, emsx|U32|U1|eg|u_attack_table|w_addr2[5]~5, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|w_addr2[6]~6\, emsx|U32|U1|eg|u_attack_table|w_addr2[6]~6, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|Mux13_rtl_0|auto_generated|ram_block1a0\, emsx|U32|U1|eg|u_attack_table|Mux13_rtl_0|auto_generated|ram_block1a0, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|Add1~0\, emsx|U32|U1|eg|u_attack_table|Add1~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|Add1~1\, emsx|U32|U1|eg|u_attack_table|Add1~1, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|Add1~2\, emsx|U32|U1|eg|u_attack_table|Add1~2, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|Add1~3\, emsx|U32|U1|eg|u_attack_table|Add1~3, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|Add1~4\, emsx|U32|U1|eg|u_attack_table|Add1~4, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|Add1~5\, emsx|U32|U1|eg|u_attack_table|Add1~5, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|Add1~6\, emsx|U32|U1|eg|u_attack_table|Add1~6, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|Add1~7\, emsx|U32|U1|eg|u_attack_table|Add1~7, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|Add1~8\, emsx|U32|U1|eg|u_attack_table|Add1~8, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|Add1~9\, emsx|U32|U1|eg|u_attack_table|Add1~9, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|Add1~10\, emsx|U32|U1|eg|u_attack_table|Add1~10, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|Add1~11\, emsx|U32|U1|eg|u_attack_table|Add1~11, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|Add1~12\, emsx|U32|U1|eg|u_attack_table|Add1~12, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|u_attack_table_mul|Mult0|auto_generated|mac_mult1\, emsx|U32|U1|eg|u_attack_table|u_attack_table_mul|Mult0|auto_generated|mac_mult1, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|u_attack_table_mul|Mult0|auto_generated|mac_out2\, emsx|U32|U1|eg|u_attack_table|u_attack_table_mul|Mult0|auto_generated|mac_out2, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|Add2~0\, emsx|U32|U1|eg|u_attack_table|Add2~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|Add2~1\, emsx|U32|U1|eg|u_attack_table|Add2~1, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|Add2~2\, emsx|U32|U1|eg|u_attack_table|Add2~2, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|Add2~7\, emsx|U32|U1|eg|u_attack_table|Add2~7, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|data[10]\, emsx|U32|U1|eg|u_attack_table|data[10], MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|Add2~11\, emsx|U32|U1|eg|u_attack_table|Add2~11, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|data[6]\, emsx|U32|U1|eg|u_attack_table|data[6], MSX, 1
instance = comp, \emsx|U32|U1|ct|Add3~8\, emsx|U32|U1|ct|Add3~8, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux190~0\, emsx|U32|U1|ct|Mux190~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|tl[1]\, emsx|U32|U1|ct|tl[1], MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|Add2~10\, emsx|U32|U1|eg|u_attack_table|Add2~10, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|data[7]\, emsx|U32|U1|eg|u_attack_table|data[7], MSX, 1
instance = comp, \emsx|U32|U1|ct|tl~0\, emsx|U32|U1|ct|tl~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|tl~1\, emsx|U32|U1|ct|tl~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|tl~2\, emsx|U32|U1|ct|tl~2, MSX, 1
instance = comp, \emsx|U32|U1|ct|tl[0]\, emsx|U32|U1|ct|tl[0], MSX, 1
instance = comp, \emsx|U32|U1|eg|Add2~0\, emsx|U32|U1|eg|Add2~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|Add2~9\, emsx|U32|U1|eg|u_attack_table|Add2~9, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|data[8]\, emsx|U32|U1|eg|u_attack_table|data[8], MSX, 1
instance = comp, \emsx|U32|U1|ct|Add3~7\, emsx|U32|U1|ct|Add3~7, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux189~0\, emsx|U32|U1|ct|Mux189~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|tl[2]\, emsx|U32|U1|ct|tl[2], MSX, 1
instance = comp, \emsx|U32|U1|eg|Add2~1\, emsx|U32|U1|eg|Add2~1, MSX, 1
instance = comp, \emsx|U32|U1|ct|Add3~6\, emsx|U32|U1|ct|Add3~6, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux188~0\, emsx|U32|U1|ct|Mux188~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|tl[3]\, emsx|U32|U1|ct|tl[3], MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|Add2~8\, emsx|U32|U1|eg|u_attack_table|Add2~8, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|data[9]\, emsx|U32|U1|eg|u_attack_table|data[9], MSX, 1
instance = comp, \emsx|U32|U1|eg|Add2~2\, emsx|U32|U1|eg|Add2~2, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add2~3\, emsx|U32|U1|eg|Add2~3, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|Add2~3\, emsx|U32|U1|eg|u_attack_table|Add2~3, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|Add2~6\, emsx|U32|U1|eg|u_attack_table|Add2~6, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|data[11]\, emsx|U32|U1|eg|u_attack_table|data[11], MSX, 1
instance = comp, \emsx|U32|U1|ct|Add3~4\, emsx|U32|U1|ct|Add3~4, MSX, 1
instance = comp, \emsx|U32|U1|ct|Mux186~0\, emsx|U32|U1|ct|Mux186~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|tl[5]\, emsx|U32|U1|ct|tl[5], MSX, 1
instance = comp, \emsx|U32|U1|eg|Add2~4\, emsx|U32|U1|eg|Add2~4, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|Add2~4\, emsx|U32|U1|eg|u_attack_table|Add2~4, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|Add2~5\, emsx|U32|U1|eg|u_attack_table|Add2~5, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|data[12]\, emsx|U32|U1|eg|u_attack_table|data[12], MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux5~1\, emsx|U32|U1|eg|Mux5~1, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add3~0\, emsx|U32|U1|eg|Add3~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add3~1\, emsx|U32|U1|eg|Add3~1, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add3~2\, emsx|U32|U1|eg|Add3~2, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add3~3\, emsx|U32|U1|eg|Add3~3, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add3~4\, emsx|U32|U1|eg|Add3~4, MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux5~0\, emsx|U32|U1|eg|Mux5~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux5~2\, emsx|U32|U1|eg|Mux5~2, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add3~10\, emsx|U32|U1|eg|Add3~10, MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux6~0\, emsx|U32|U1|eg|Mux6~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux6~1\, emsx|U32|U1|eg|Mux6~1, MSX, 1
instance = comp, \emsx|U32|U1|og|mo_wdata.value[0]~0\, emsx|U32|U1|og|mo_wdata.value[0]~0, MSX, 1
instance = comp, \emsx|U32|U1|ct|am\, emsx|U32|U1|ct|am, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add3~5\, emsx|U32|U1|eg|Add3~5, MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux8~0\, emsx|U32|U1|eg|Mux8~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux8~1\, emsx|U32|U1|eg|Mux8~1, MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux7~0\, emsx|U32|U1|eg|Mux7~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add3~6\, emsx|U32|U1|eg|Add3~6, MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux7~1\, emsx|U32|U1|eg|Mux7~1, MSX, 1
instance = comp, \emsx|U32|U1|eg|amphase[1]~14\, emsx|U32|U1|eg|amphase[1]~14, MSX, 1
instance = comp, \emsx|U32|U1|eg|amphase[1]\, emsx|U32|U1|eg|amphase[1], MSX, 1
instance = comp, \emsx|U32|U1|eg|amphase[2]~13\, emsx|U32|U1|eg|amphase[2]~13, MSX, 1
instance = comp, \emsx|U32|U1|eg|amphase[2]\, emsx|U32|U1|eg|amphase[2], MSX, 1
instance = comp, \emsx|U32|U1|eg|amphase[2]~6\, emsx|U32|U1|eg|amphase[2]~6, MSX, 1
instance = comp, \emsx|U32|U1|eg|amphase[3]~12\, emsx|U32|U1|eg|amphase[3]~12, MSX, 1
instance = comp, \emsx|U32|U1|eg|amphase[3]\, emsx|U32|U1|eg|amphase[3], MSX, 1
instance = comp, \emsx|U32|U1|eg|amphase[4]~11\, emsx|U32|U1|eg|amphase[4]~11, MSX, 1
instance = comp, \emsx|U32|U1|eg|amphase[4]\, emsx|U32|U1|eg|amphase[4], MSX, 1
instance = comp, \emsx|U32|U1|eg|amphase[5]~7\, emsx|U32|U1|eg|amphase[5]~7, MSX, 1
instance = comp, \emsx|U32|U1|eg|amphase[5]~10\, emsx|U32|U1|eg|amphase[5]~10, MSX, 1
instance = comp, \emsx|U32|U1|eg|amphase[5]\, emsx|U32|U1|eg|amphase[5], MSX, 1
instance = comp, \emsx|U32|U1|eg|amphase[6]~9\, emsx|U32|U1|eg|amphase[6]~9, MSX, 1
instance = comp, \emsx|U32|U1|eg|amphase[6]\, emsx|U32|U1|eg|amphase[6], MSX, 1
instance = comp, \emsx|U32|U1|eg|amphase[7]~8\, emsx|U32|U1|eg|amphase[7]~8, MSX, 1
instance = comp, \emsx|U32|U1|eg|amphase[7]\, emsx|U32|U1|eg|amphase[7], MSX, 1
instance = comp, \emsx|U32|U1|eg|Add1~0\, emsx|U32|U1|eg|Add1~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add1~1\, emsx|U32|U1|eg|Add1~1, MSX, 1
instance = comp, \emsx|U32|U1|eg|amphase[8]~5\, emsx|U32|U1|eg|amphase[8]~5, MSX, 1
instance = comp, \emsx|U32|U1|eg|amphase[8]\, emsx|U32|U1|eg|amphase[8], MSX, 1
instance = comp, \emsx|U32|U1|eg|Add1~8\, emsx|U32|U1|eg|Add1~8, MSX, 1
instance = comp, \emsx|U32|U1|eg|amphase[9]\, emsx|U32|U1|eg|amphase[9], MSX, 1
instance = comp, \emsx|U32|U1|eg|Add1~2\, emsx|U32|U1|eg|Add1~2, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add1~12\, emsx|U32|U1|eg|Add1~12, MSX, 1
instance = comp, \emsx|U32|U1|eg|amphase[10]\, emsx|U32|U1|eg|amphase[10], MSX, 1
instance = comp, \emsx|U32|U1|eg|Add1~16\, emsx|U32|U1|eg|Add1~16, MSX, 1
instance = comp, \emsx|U32|U1|eg|amphase[11]\, emsx|U32|U1|eg|amphase[11], MSX, 1
instance = comp, \emsx|U32|U1|eg|Add1~13\, emsx|U32|U1|eg|Add1~13, MSX, 1
instance = comp, \emsx|U32|U1|eg|amphase[12]\, emsx|U32|U1|eg|amphase[12], MSX, 1
instance = comp, \emsx|U32|U1|eg|Add1~6\, emsx|U32|U1|eg|Add1~6, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add1~17\, emsx|U32|U1|eg|Add1~17, MSX, 1
instance = comp, \emsx|U32|U1|eg|amphase[13]\, emsx|U32|U1|eg|amphase[13], MSX, 1
instance = comp, \emsx|U32|U1|eg|Add1~3\, emsx|U32|U1|eg|Add1~3, MSX, 1
instance = comp, \emsx|U32|U1|eg|amphase[15]\, emsx|U32|U1|eg|amphase[15], MSX, 1
instance = comp, \emsx|U32|U1|eg|Add1~14\, emsx|U32|U1|eg|Add1~14, MSX, 1
instance = comp, \emsx|U32|U1|eg|amphase[14]~feeder\, emsx|U32|U1|eg|amphase[14]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|eg|amphase[14]\, emsx|U32|U1|eg|amphase[14], MSX, 1
instance = comp, \emsx|U32|U1|eg|amphase~0\, emsx|U32|U1|eg|amphase~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add1~7\, emsx|U32|U1|eg|Add1~7, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add1~9\, emsx|U32|U1|eg|Add1~9, MSX, 1
instance = comp, \emsx|U32|U1|eg|amphase[19]~feeder\, emsx|U32|U1|eg|amphase[19]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|eg|amphase[19]\, emsx|U32|U1|eg|amphase[19], MSX, 1
instance = comp, \emsx|U32|U1|eg|Add1~15\, emsx|U32|U1|eg|Add1~15, MSX, 1
instance = comp, \emsx|U32|U1|eg|amphase~1\, emsx|U32|U1|eg|amphase~1, MSX, 1
instance = comp, \emsx|U32|U1|eg|amphase[16]~feeder\, emsx|U32|U1|eg|amphase[16]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|eg|amphase[16]\, emsx|U32|U1|eg|amphase[16], MSX, 1
instance = comp, \emsx|U32|U1|eg|Add1~4\, emsx|U32|U1|eg|Add1~4, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add1~10\, emsx|U32|U1|eg|Add1~10, MSX, 1
instance = comp, \emsx|U32|U1|eg|amphase~2\, emsx|U32|U1|eg|amphase~2, MSX, 1
instance = comp, \emsx|U32|U1|eg|amphase[17]~feeder\, emsx|U32|U1|eg|amphase[17]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|eg|amphase[17]\, emsx|U32|U1|eg|amphase[17], MSX, 1
instance = comp, \emsx|U32|U1|eg|Add1~5\, emsx|U32|U1|eg|Add1~5, MSX, 1
instance = comp, \emsx|U32|U1|eg|Equal2~1\, emsx|U32|U1|eg|Equal2~1, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add1~11\, emsx|U32|U1|eg|Add1~11, MSX, 1
instance = comp, \emsx|U32|U1|eg|amphase~4\, emsx|U32|U1|eg|amphase~4, MSX, 1
instance = comp, \emsx|U32|U1|eg|amphase[18]~feeder\, emsx|U32|U1|eg|amphase[18]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|eg|amphase[18]\, emsx|U32|U1|eg|amphase[18], MSX, 1
instance = comp, \emsx|U32|U1|eg|Equal2~0\, emsx|U32|U1|eg|Equal2~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|amphase~3\, emsx|U32|U1|eg|amphase~3, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add7~0\, emsx|U32|U1|eg|Add7~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add7~1\, emsx|U32|U1|eg|Add7~1, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add7~2\, emsx|U32|U1|eg|Add7~2, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add7~3\, emsx|U32|U1|eg|Add7~3, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add7~4\, emsx|U32|U1|eg|Add7~4, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add7~5\, emsx|U32|U1|eg|Add7~5, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add3~8\, emsx|U32|U1|eg|Add3~8, MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux10~0\, emsx|U32|U1|eg|Mux10~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux10~1\, emsx|U32|U1|eg|Mux10~1, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add7~8\, emsx|U32|U1|eg|Add7~8, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|data[5]\, emsx|U32|U1|eg|u_attack_table|data[5], MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux13~0\, emsx|U32|U1|eg|Mux13~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|data[3]\, emsx|U32|U1|eg|u_attack_table|data[3], MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux15~0\, emsx|U32|U1|eg|Mux15~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add7~7\, emsx|U32|U1|eg|Add7~7, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|data[2]\, emsx|U32|U1|eg|u_attack_table|data[2], MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux16~0\, emsx|U32|U1|eg|Mux16~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|data[1]\, emsx|U32|U1|eg|u_attack_table|data[1], MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux17~0\, emsx|U32|U1|eg|Mux17~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|data[0]\, emsx|U32|U1|eg|u_attack_table|data[0], MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux18~0\, emsx|U32|U1|eg|Mux18~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add8~0\, emsx|U32|U1|eg|Add8~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add8~1\, emsx|U32|U1|eg|Add8~1, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add8~2\, emsx|U32|U1|eg|Add8~2, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add7~6\, emsx|U32|U1|eg|Add7~6, MSX, 1
instance = comp, \emsx|U32|U1|eg|u_attack_table|data[4]\, emsx|U32|U1|eg|u_attack_table|data[4], MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux14~0\, emsx|U32|U1|eg|Mux14~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add8~3\, emsx|U32|U1|eg|Add8~3, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add8~4\, emsx|U32|U1|eg|Add8~4, MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux12~0\, emsx|U32|U1|eg|Mux12~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux12~1\, emsx|U32|U1|eg|Mux12~1, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add8~5\, emsx|U32|U1|eg|Add8~5, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add3~9\, emsx|U32|U1|eg|Add3~9, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add2~5\, emsx|U32|U1|eg|Add2~5, MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux11~0\, emsx|U32|U1|eg|Mux11~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add8~6\, emsx|U32|U1|eg|Add8~6, MSX, 1
instance = comp, \emsx|U32|U1|eg|egtmp~1\, emsx|U32|U1|eg|egtmp~1, MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux9~0\, emsx|U32|U1|eg|Mux9~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add3~7\, emsx|U32|U1|eg|Add3~7, MSX, 1
instance = comp, \emsx|U32|U1|eg|Mux9~1\, emsx|U32|U1|eg|Mux9~1, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add5~1\, emsx|U32|U1|eg|Add5~1, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add5~0\, emsx|U32|U1|eg|Add5~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add6~0\, emsx|U32|U1|eg|Add6~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add6~1\, emsx|U32|U1|eg|Add6~1, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add6~2\, emsx|U32|U1|eg|Add6~2, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add6~3\, emsx|U32|U1|eg|Add6~3, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add6~4\, emsx|U32|U1|eg|Add6~4, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add6~5\, emsx|U32|U1|eg|Add6~5, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add6~6\, emsx|U32|U1|eg|Add6~6, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add6~7\, emsx|U32|U1|eg|Add6~7, MSX, 1
instance = comp, \emsx|U32|U1|eg|egtmp~2\, emsx|U32|U1|eg|egtmp~2, MSX, 1
instance = comp, \emsx|U32|U1|eg|egtmp~3\, emsx|U32|U1|eg|egtmp~3, MSX, 1
instance = comp, \emsx|U32|U1|eg|egtmp~6\, emsx|U32|U1|eg|egtmp~6, MSX, 1
instance = comp, \emsx|U32|U1|eg|egtmp~4\, emsx|U32|U1|eg|egtmp~4, MSX, 1
instance = comp, \emsx|U32|U1|eg|egtmp~5\, emsx|U32|U1|eg|egtmp~5, MSX, 1
instance = comp, \emsx|U32|U1|eg|egtmp~7\, emsx|U32|U1|eg|egtmp~7, MSX, 1
instance = comp, \emsx|U32|U1|eg|egtmp~8\, emsx|U32|U1|eg|egtmp~8, MSX, 1
instance = comp, \emsx|U32|U1|eg|egtmp~0\, emsx|U32|U1|eg|egtmp~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|Equal7~0\, emsx|U32|U1|eg|Equal7~0, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add5~2\, emsx|U32|U1|eg|Add5~2, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add8~9\, emsx|U32|U1|eg|Add8~9, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add8~10\, emsx|U32|U1|eg|Add8~10, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout~13\, emsx|U32|U1|eg|egout~13, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout~14\, emsx|U32|U1|eg|egout~14, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout~40\, emsx|U32|U1|eg|egout~40, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout[7]\, emsx|U32|U1|eg|egout[7], MSX, 1
instance = comp, \emsx|U32|U1|s5|ff_count[1]~2\, emsx|U32|U1|s5|ff_count[1]~2, MSX, 1
instance = comp, \emsx|U32|U1|s5|ff_count[1]\, emsx|U32|U1|s5|ff_count[1], MSX, 1
instance = comp, \emsx|U32|U1|op|ff_egout[6]~0\, emsx|U32|U1|op|ff_egout[6]~0, MSX, 1
instance = comp, \emsx|U32|U1|op|ff_egout[7]\, emsx|U32|U1|op|ff_egout[7], MSX, 1
instance = comp, \emsx|U32|U1|pg|memwr~1\, emsx|U32|U1|pg|memwr~1, MSX, 1
instance = comp, \emsx|U32|U1|pg|memwr\, emsx|U32|U1|pg|memwr, MSX, 1
instance = comp, \emsx|U32|U1|pg|MEM|phase_array~24\, emsx|U32|U1|pg|MEM|phase_array~24, MSX, 1
instance = comp, \emsx|U32|U1|ct|blk[2]\, emsx|U32|U1|ct|blk[2], MSX, 1
instance = comp, \emsx|U32|U1|ct|blk[1]\, emsx|U32|U1|ct|blk[1], MSX, 1
instance = comp, \emsx|U32|U1|ct|ml[3]\, emsx|U32|U1|ct|ml[3], MSX, 1
instance = comp, \emsx|U32|U1|ct|ml[1]~feeder\, emsx|U32|U1|ct|ml[1]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|ct|ml[1]\, emsx|U32|U1|ct|ml[1], MSX, 1
instance = comp, \emsx|U32|U1|ct|ml[2]\, emsx|U32|U1|ct|ml[2], MSX, 1
instance = comp, \emsx|U32|U1|ct|ml[0]~feeder\, emsx|U32|U1|ct|ml[0]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|ct|ml[0]\, emsx|U32|U1|ct|ml[0], MSX, 1
instance = comp, \emsx|U32|U1|pg|Mux1~0\, emsx|U32|U1|pg|Mux1~0, MSX, 1
instance = comp, \emsx|U32|U1|pg|Mux0~0\, emsx|U32|U1|pg|Mux0~0, MSX, 1
instance = comp, \emsx|U32|U1|pg|Mult0|auto_generated|mac_mult1\, emsx|U32|U1|pg|Mult0|auto_generated|mac_mult1, MSX, 1
instance = comp, \emsx|U32|U1|pg|Mult0|auto_generated|mac_out2\, emsx|U32|U1|pg|Mult0|auto_generated|mac_out2, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~35\, emsx|U32|U1|pg|ShiftLeft0~35, MSX, 1
instance = comp, \emsx|U32|U1|ct|blk[0]~feeder\, emsx|U32|U1|ct|blk[0]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|ct|blk[0]\, emsx|U32|U1|ct|blk[0], MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~36\, emsx|U32|U1|pg|ShiftLeft0~36, MSX, 1
instance = comp, \emsx|U32|U1|pg|pmcount[0]~0\, emsx|U32|U1|pg|pmcount[0]~0, MSX, 1
instance = comp, \emsx|U32|U1|pg|pmcount[0]~17\, emsx|U32|U1|pg|pmcount[0]~17, MSX, 1
instance = comp, \emsx|U32|U1|pg|pmcount[0]\, emsx|U32|U1|pg|pmcount[0], MSX, 1
instance = comp, \emsx|U32|U1|pg|pmcount[1]~16\, emsx|U32|U1|pg|pmcount[1]~16, MSX, 1
instance = comp, \emsx|U32|U1|pg|pmcount[1]\, emsx|U32|U1|pg|pmcount[1], MSX, 1
instance = comp, \emsx|U32|U1|pg|pmcount[2]~15\, emsx|U32|U1|pg|pmcount[2]~15, MSX, 1
instance = comp, \emsx|U32|U1|pg|pmcount[2]\, emsx|U32|U1|pg|pmcount[2], MSX, 1
instance = comp, \emsx|U32|U1|pg|pmcount[6]~1\, emsx|U32|U1|pg|pmcount[6]~1, MSX, 1
instance = comp, \emsx|U32|U1|pg|pmcount[3]~14\, emsx|U32|U1|pg|pmcount[3]~14, MSX, 1
instance = comp, \emsx|U32|U1|pg|pmcount[3]\, emsx|U32|U1|pg|pmcount[3], MSX, 1
instance = comp, \emsx|U32|U1|pg|pmcount[4]~13\, emsx|U32|U1|pg|pmcount[4]~13, MSX, 1
instance = comp, \emsx|U32|U1|pg|pmcount[4]\, emsx|U32|U1|pg|pmcount[4], MSX, 1
instance = comp, \emsx|U32|U1|pg|pmcount[5]~12\, emsx|U32|U1|pg|pmcount[5]~12, MSX, 1
instance = comp, \emsx|U32|U1|pg|pmcount[5]\, emsx|U32|U1|pg|pmcount[5], MSX, 1
instance = comp, \emsx|U32|U1|pg|pmcount[6]~2\, emsx|U32|U1|pg|pmcount[6]~2, MSX, 1
instance = comp, \emsx|U32|U1|pg|pmcount[6]~11\, emsx|U32|U1|pg|pmcount[6]~11, MSX, 1
instance = comp, \emsx|U32|U1|pg|pmcount[6]\, emsx|U32|U1|pg|pmcount[6], MSX, 1
instance = comp, \emsx|U32|U1|pg|pmcount[7]~10\, emsx|U32|U1|pg|pmcount[7]~10, MSX, 1
instance = comp, \emsx|U32|U1|pg|pmcount[7]\, emsx|U32|U1|pg|pmcount[7], MSX, 1
instance = comp, \emsx|U32|U1|pg|pmcount[8]~9\, emsx|U32|U1|pg|pmcount[8]~9, MSX, 1
instance = comp, \emsx|U32|U1|pg|pmcount[8]\, emsx|U32|U1|pg|pmcount[8], MSX, 1
instance = comp, \emsx|U32|U1|pg|pmcount[9]~3\, emsx|U32|U1|pg|pmcount[9]~3, MSX, 1
instance = comp, \emsx|U32|U1|pg|pmcount[9]~8\, emsx|U32|U1|pg|pmcount[9]~8, MSX, 1
instance = comp, \emsx|U32|U1|pg|pmcount[9]\, emsx|U32|U1|pg|pmcount[9], MSX, 1
instance = comp, \emsx|U32|U1|pg|pmcount[10]~7\, emsx|U32|U1|pg|pmcount[10]~7, MSX, 1
instance = comp, \emsx|U32|U1|pg|pmcount[10]\, emsx|U32|U1|pg|pmcount[10], MSX, 1
instance = comp, \emsx|U32|U1|pg|pmcount[11]~4\, emsx|U32|U1|pg|pmcount[11]~4, MSX, 1
instance = comp, \emsx|U32|U1|pg|pmcount[11]\, emsx|U32|U1|pg|pmcount[11], MSX, 1
instance = comp, \emsx|U32|U1|ct|pm\, emsx|U32|U1|ct|pm, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~0\, emsx|U32|U1|pg|dphase~0, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~5\, emsx|U32|U1|pg|ShiftLeft0~5, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~6\, emsx|U32|U1|pg|ShiftLeft0~6, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~7\, emsx|U32|U1|pg|ShiftLeft0~7, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~18\, emsx|U32|U1|pg|ShiftLeft0~18, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~26\, emsx|U32|U1|pg|ShiftLeft0~26, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~27\, emsx|U32|U1|pg|ShiftLeft0~27, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~28\, emsx|U32|U1|pg|ShiftLeft0~28, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~35\, emsx|U32|U1|pg|dphase~35, MSX, 1
instance = comp, \emsx|U32|U1|s2|ff_count[2]~_wirecell\, emsx|U32|U1|s2|ff_count[2]~_wirecell, MSX, 1
instance = comp, \emsx|U32|U1|s2|ff_count[6]~_wirecell\, emsx|U32|U1|s2|ff_count[6]~_wirecell, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add3~25\, emsx|U32|U1|pg|Add3~25, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~29\, emsx|U32|U1|pg|ShiftLeft0~29, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~22\, emsx|U32|U1|pg|ShiftLeft0~22, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~30\, emsx|U32|U1|pg|ShiftLeft0~30, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~39\, emsx|U32|U1|pg|ShiftLeft0~39, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~40\, emsx|U32|U1|pg|ShiftLeft0~40, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~2\, emsx|U32|U1|pg|ShiftLeft0~2, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~20\, emsx|U32|U1|pg|ShiftLeft0~20, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~19\, emsx|U32|U1|pg|ShiftLeft0~19, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add1~25\, emsx|U32|U1|pg|Add1~25, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~11\, emsx|U32|U1|pg|ShiftLeft0~11, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~23\, emsx|U32|U1|pg|ShiftLeft0~23, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~14\, emsx|U32|U1|pg|ShiftLeft0~14, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~12\, emsx|U32|U1|pg|ShiftLeft0~12, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~24\, emsx|U32|U1|pg|ShiftLeft0~24, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~25\, emsx|U32|U1|pg|ShiftLeft0~25, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~32\, emsx|U32|U1|pg|ShiftLeft0~32, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~33\, emsx|U32|U1|pg|ShiftLeft0~33, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add1~4\, emsx|U32|U1|pg|Add1~4, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add1~5\, emsx|U32|U1|pg|Add1~5, MSX, 1
instance = comp, \emsx|U32|U1|pg|pmcount[10]~5\, emsx|U32|U1|pg|pmcount[10]~5, MSX, 1
instance = comp, \emsx|U32|U1|pg|pmcount[12]~6\, emsx|U32|U1|pg|pmcount[12]~6, MSX, 1
instance = comp, \emsx|U32|U1|pg|pmcount[12]\, emsx|U32|U1|pg|pmcount[12], MSX, 1
instance = comp, \emsx|U32|U1|pg|Add2~0\, emsx|U32|U1|pg|Add2~0, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add2~1\, emsx|U32|U1|pg|Add2~1, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~31\, emsx|U32|U1|pg|dphase~31, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~32\, emsx|U32|U1|pg|dphase~32, MSX, 1
instance = comp, \emsx|U32|U1|pg|process_0~1\, emsx|U32|U1|pg|process_0~1, MSX, 1
instance = comp, \emsx|U32|U1|pg|process_0~2\, emsx|U32|U1|pg|process_0~2, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add1~26\, emsx|U32|U1|pg|Add1~26, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~33\, emsx|U32|U1|pg|dphase~33, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~34\, emsx|U32|U1|pg|dphase~34, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add3~5\, emsx|U32|U1|pg|Add3~5, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~38\, emsx|U32|U1|pg|ShiftLeft0~38, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~21\, emsx|U32|U1|pg|ShiftLeft0~21, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add1~6\, emsx|U32|U1|pg|Add1~6, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~13\, emsx|U32|U1|pg|ShiftLeft0~13, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~15\, emsx|U32|U1|pg|ShiftLeft0~15, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~16\, emsx|U32|U1|pg|ShiftLeft0~16, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add1~24\, emsx|U32|U1|pg|Add1~24, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add2~2\, emsx|U32|U1|pg|Add2~2, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~30\, emsx|U32|U1|pg|dphase~30, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add3~4\, emsx|U32|U1|pg|Add3~4, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add3~6\, emsx|U32|U1|pg|Add3~6, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add3~3\, emsx|U32|U1|pg|Add3~3, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~37\, emsx|U32|U1|pg|ShiftLeft0~37, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~17\, emsx|U32|U1|pg|ShiftLeft0~17, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add2~3\, emsx|U32|U1|pg|Add2~3, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add1~7\, emsx|U32|U1|pg|Add1~7, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~3\, emsx|U32|U1|pg|ShiftLeft0~3, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~8\, emsx|U32|U1|pg|ShiftLeft0~8, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add1~23\, emsx|U32|U1|pg|Add1~23, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~28\, emsx|U32|U1|pg|dphase~28, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~29\, emsx|U32|U1|pg|dphase~29, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add3~7\, emsx|U32|U1|pg|Add3~7, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~31\, emsx|U32|U1|pg|ShiftLeft0~31, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~0\, emsx|U32|U1|pg|ShiftLeft0~0, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~1\, emsx|U32|U1|pg|ShiftLeft0~1, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~41\, emsx|U32|U1|pg|ShiftLeft0~41, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~34\, emsx|U32|U1|pg|ShiftLeft0~34, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~9\, emsx|U32|U1|pg|ShiftLeft0~9, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add2~4\, emsx|U32|U1|pg|Add2~4, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add2~5\, emsx|U32|U1|pg|Add2~5, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add1~8\, emsx|U32|U1|pg|Add1~8, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add1~9\, emsx|U32|U1|pg|Add1~9, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~42\, emsx|U32|U1|pg|ShiftLeft0~42, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add1~21\, emsx|U32|U1|pg|Add1~21, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~24\, emsx|U32|U1|pg|dphase~24, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~25\, emsx|U32|U1|pg|dphase~25, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add1~22\, emsx|U32|U1|pg|Add1~22, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~26\, emsx|U32|U1|pg|dphase~26, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~27\, emsx|U32|U1|pg|dphase~27, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add3~8\, emsx|U32|U1|pg|Add3~8, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add3~22\, emsx|U32|U1|pg|Add3~22, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add2~6\, emsx|U32|U1|pg|Add2~6, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~43\, emsx|U32|U1|pg|ShiftLeft0~43, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add1~27\, emsx|U32|U1|pg|Add1~27, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add1~20\, emsx|U32|U1|pg|Add1~20, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add1~10\, emsx|U32|U1|pg|Add1~10, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~23\, emsx|U32|U1|pg|dphase~23, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add3~2\, emsx|U32|U1|pg|Add3~2, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add3~9\, emsx|U32|U1|pg|Add3~9, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~44\, emsx|U32|U1|pg|ShiftLeft0~44, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add2~7\, emsx|U32|U1|pg|Add2~7, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add2~8\, emsx|U32|U1|pg|Add2~8, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add1~18\, emsx|U32|U1|pg|Add1~18, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add1~11\, emsx|U32|U1|pg|Add1~11, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add1~12\, emsx|U32|U1|pg|Add1~12, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~19\, emsx|U32|U1|pg|dphase~19, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~20\, emsx|U32|U1|pg|dphase~20, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add1~19\, emsx|U32|U1|pg|Add1~19, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~21\, emsx|U32|U1|pg|dphase~21, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~22\, emsx|U32|U1|pg|dphase~22, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add3~1\, emsx|U32|U1|pg|Add3~1, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add3~10\, emsx|U32|U1|pg|Add3~10, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add3~11\, emsx|U32|U1|pg|Add3~11, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~10\, emsx|U32|U1|pg|ShiftLeft0~10, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add2~9\, emsx|U32|U1|pg|Add2~9, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add2~10\, emsx|U32|U1|pg|Add2~10, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add1~13\, emsx|U32|U1|pg|Add1~13, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add1~14\, emsx|U32|U1|pg|Add1~14, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~15\, emsx|U32|U1|pg|dphase~15, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~16\, emsx|U32|U1|pg|dphase~16, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~14\, emsx|U32|U1|pg|dphase~14, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~38\, emsx|U32|U1|pg|dphase~38, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add1~17\, emsx|U32|U1|pg|Add1~17, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add1~16\, emsx|U32|U1|pg|Add1~16, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~17\, emsx|U32|U1|pg|dphase~17, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~18\, emsx|U32|U1|pg|dphase~18, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add3~12\, emsx|U32|U1|pg|Add3~12, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add3~13\, emsx|U32|U1|pg|Add3~13, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add3~14\, emsx|U32|U1|pg|Add3~14, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add3~15\, emsx|U32|U1|pg|Add3~15, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add3~0\, emsx|U32|U1|pg|Add3~0, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~11\, emsx|U32|U1|pg|dphase~11, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~12\, emsx|U32|U1|pg|dphase~12, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~13\, emsx|U32|U1|pg|dphase~13, MSX, 1
instance = comp, \emsx|U32|U1|pg|memin~4\, emsx|U32|U1|pg|memin~4, MSX, 1
instance = comp, \emsx|U32|U1|pg|memin~5\, emsx|U32|U1|pg|memin~5, MSX, 1
instance = comp, \emsx|U32|U1|pg|memin[13]\, emsx|U32|U1|pg|memin[13], MSX, 1
instance = comp, \emsx|U32|U1|pg|MEM|phase_array~29\, emsx|U32|U1|pg|MEM|phase_array~29, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add2~11\, emsx|U32|U1|pg|Add2~11, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~5\, emsx|U32|U1|pg|dphase~5, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~4\, emsx|U32|U1|pg|ShiftLeft0~4, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add1~15\, emsx|U32|U1|pg|Add1~15, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~6\, emsx|U32|U1|pg|dphase~6, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~7\, emsx|U32|U1|pg|dphase~7, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add3~16\, emsx|U32|U1|pg|Add3~16, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~8\, emsx|U32|U1|pg|dphase~8, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~9\, emsx|U32|U1|pg|dphase~9, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~10\, emsx|U32|U1|pg|dphase~10, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add3~17\, emsx|U32|U1|pg|Add3~17, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add3~18\, emsx|U32|U1|pg|Add3~18, MSX, 1
instance = comp, \emsx|U32|U1|pg|MEM|phase_array_rtl_0|auto_generated|ram_block1a0\, emsx|U32|U1|pg|MEM|phase_array_rtl_0|auto_generated|ram_block1a0, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~1\, emsx|U32|U1|pg|dphase~1, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~2\, emsx|U32|U1|pg|dphase~2, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~3\, emsx|U32|U1|pg|dphase~3, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~4\, emsx|U32|U1|pg|dphase~4, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add3~19\, emsx|U32|U1|pg|Add3~19, MSX, 1
instance = comp, \emsx|U32|U1|pg|ShiftLeft0~45\, emsx|U32|U1|pg|ShiftLeft0~45, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~36\, emsx|U32|U1|pg|dphase~36, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~37\, emsx|U32|U1|pg|dphase~37, MSX, 1
instance = comp, \emsx|U32|U1|pg|memin~0\, emsx|U32|U1|pg|memin~0, MSX, 1
instance = comp, \emsx|U32|U1|pg|memin[17]\, emsx|U32|U1|pg|memin[17], MSX, 1
instance = comp, \emsx|U32|U1|pg|MEM|phase_array~25\, emsx|U32|U1|pg|MEM|phase_array~25, MSX, 1
instance = comp, \emsx|U32|U1|pg|memin~1\, emsx|U32|U1|pg|memin~1, MSX, 1
instance = comp, \emsx|U32|U1|pg|memin[16]\, emsx|U32|U1|pg|memin[16], MSX, 1
instance = comp, \emsx|U32|U1|pg|MEM|phase_array~26\, emsx|U32|U1|pg|MEM|phase_array~26, MSX, 1
instance = comp, \emsx|U32|U1|pg|memin~2\, emsx|U32|U1|pg|memin~2, MSX, 1
instance = comp, \emsx|U32|U1|pg|memin[15]\, emsx|U32|U1|pg|memin[15], MSX, 1
instance = comp, \emsx|U32|U1|pg|MEM|phase_array~27\, emsx|U32|U1|pg|MEM|phase_array~27, MSX, 1
instance = comp, \emsx|U32|U1|pg|memin~3\, emsx|U32|U1|pg|memin~3, MSX, 1
instance = comp, \emsx|U32|U1|pg|memin[14]\, emsx|U32|U1|pg|memin[14], MSX, 1
instance = comp, \emsx|U32|U1|pg|MEM|phase_array~28\, emsx|U32|U1|pg|MEM|phase_array~28, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add3~20\, emsx|U32|U1|pg|Add3~20, MSX, 1
instance = comp, \emsx|U32|U1|pg|memin~6\, emsx|U32|U1|pg|memin~6, MSX, 1
instance = comp, \emsx|U32|U1|pg|memin[12]\, emsx|U32|U1|pg|memin[12], MSX, 1
instance = comp, \emsx|U32|U1|pg|MEM|phase_array~30\, emsx|U32|U1|pg|MEM|phase_array~30, MSX, 1
instance = comp, \emsx|U32|U1|pg|memin~7\, emsx|U32|U1|pg|memin~7, MSX, 1
instance = comp, \emsx|U32|U1|pg|memin[11]\, emsx|U32|U1|pg|memin[11], MSX, 1
instance = comp, \emsx|U32|U1|pg|MEM|phase_array~31\, emsx|U32|U1|pg|MEM|phase_array~31, MSX, 1
instance = comp, \emsx|U32|U1|pg|memin~8\, emsx|U32|U1|pg|memin~8, MSX, 1
instance = comp, \emsx|U32|U1|pg|memin[10]\, emsx|U32|U1|pg|memin[10], MSX, 1
instance = comp, \emsx|U32|U1|pg|MEM|phase_array~32\, emsx|U32|U1|pg|MEM|phase_array~32, MSX, 1
instance = comp, \emsx|U32|U1|pg|memin~9\, emsx|U32|U1|pg|memin~9, MSX, 1
instance = comp, \emsx|U32|U1|pg|memin[9]\, emsx|U32|U1|pg|memin[9], MSX, 1
instance = comp, \emsx|U32|U1|pg|MEM|phase_array~33\, emsx|U32|U1|pg|MEM|phase_array~33, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add3~21\, emsx|U32|U1|pg|Add3~21, MSX, 1
instance = comp, \emsx|U32|U1|pg|memin~10\, emsx|U32|U1|pg|memin~10, MSX, 1
instance = comp, \emsx|U32|U1|pg|memin[8]\, emsx|U32|U1|pg|memin[8], MSX, 1
instance = comp, \emsx|U32|U1|pg|MEM|phase_array~34\, emsx|U32|U1|pg|MEM|phase_array~34, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~39\, emsx|U32|U1|pg|dphase~39, MSX, 1
instance = comp, \emsx|U32|U1|pg|memin~11\, emsx|U32|U1|pg|memin~11, MSX, 1
instance = comp, \emsx|U32|U1|pg|memin[7]\, emsx|U32|U1|pg|memin[7], MSX, 1
instance = comp, \emsx|U32|U1|pg|MEM|phase_array~35\, emsx|U32|U1|pg|MEM|phase_array~35, MSX, 1
instance = comp, \emsx|U32|U1|pg|memin~12\, emsx|U32|U1|pg|memin~12, MSX, 1
instance = comp, \emsx|U32|U1|pg|memin[6]\, emsx|U32|U1|pg|memin[6], MSX, 1
instance = comp, \emsx|U32|U1|pg|MEM|phase_array~36\, emsx|U32|U1|pg|MEM|phase_array~36, MSX, 1
instance = comp, \emsx|U32|U1|pg|memin~14\, emsx|U32|U1|pg|memin~14, MSX, 1
instance = comp, \emsx|U32|U1|pg|memin[5]\, emsx|U32|U1|pg|memin[5], MSX, 1
instance = comp, \emsx|U32|U1|pg|MEM|phase_array~38\, emsx|U32|U1|pg|MEM|phase_array~38, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add3~23\, emsx|U32|U1|pg|Add3~23, MSX, 1
instance = comp, \emsx|U32|U1|pg|memin~13\, emsx|U32|U1|pg|memin~13, MSX, 1
instance = comp, \emsx|U32|U1|pg|memin[4]\, emsx|U32|U1|pg|memin[4], MSX, 1
instance = comp, \emsx|U32|U1|pg|MEM|phase_array~37\, emsx|U32|U1|pg|MEM|phase_array~37, MSX, 1
instance = comp, \emsx|U32|U1|pg|Add3~24\, emsx|U32|U1|pg|Add3~24, MSX, 1
instance = comp, \emsx|U32|U1|pg|dphase~40\, emsx|U32|U1|pg|dphase~40, MSX, 1
instance = comp, \emsx|U32|U1|pg|memin~15\, emsx|U32|U1|pg|memin~15, MSX, 1
instance = comp, \emsx|U32|U1|pg|memin[3]\, emsx|U32|U1|pg|memin[3], MSX, 1
instance = comp, \emsx|U32|U1|pg|MEM|phase_array~39\, emsx|U32|U1|pg|MEM|phase_array~39, MSX, 1
instance = comp, \emsx|U32|U1|pg|memin~16\, emsx|U32|U1|pg|memin~16, MSX, 1
instance = comp, \emsx|U32|U1|pg|memin[2]\, emsx|U32|U1|pg|memin[2], MSX, 1
instance = comp, \emsx|U32|U1|pg|MEM|phase_array~40\, emsx|U32|U1|pg|MEM|phase_array~40, MSX, 1
instance = comp, \emsx|U32|U1|pg|memin~17\, emsx|U32|U1|pg|memin~17, MSX, 1
instance = comp, \emsx|U32|U1|pg|memin[1]\, emsx|U32|U1|pg|memin[1], MSX, 1
instance = comp, \emsx|U32|U1|pg|MEM|phase_array~41\, emsx|U32|U1|pg|MEM|phase_array~41, MSX, 1
instance = comp, \emsx|U32|U1|pg|memin~18\, emsx|U32|U1|pg|memin~18, MSX, 1
instance = comp, \emsx|U32|U1|pg|memin[0]\, emsx|U32|U1|pg|memin[0], MSX, 1
instance = comp, \emsx|U32|U1|pg|MEM|phase_array~42\, emsx|U32|U1|pg|MEM|phase_array~42, MSX, 1
instance = comp, \emsx|U32|U1|pg|noise17~0\, emsx|U32|U1|pg|noise17~0, MSX, 1
instance = comp, \emsx|U32|U1|pg|noise17\, emsx|U32|U1|pg|noise17, MSX, 1
instance = comp, \emsx|U32|U1|pg|Mux21~0\, emsx|U32|U1|pg|Mux21~0, MSX, 1
instance = comp, \emsx|U32|U1|pg|Mux21~1\, emsx|U32|U1|pg|Mux21~1, MSX, 1
instance = comp, \emsx|U32|U1|pg|Equal4~1\, emsx|U32|U1|pg|Equal4~1, MSX, 1
instance = comp, \emsx|U32|U1|pg|noise14~0\, emsx|U32|U1|pg|noise14~0, MSX, 1
instance = comp, \emsx|U32|U1|pg|noise14\, emsx|U32|U1|pg|noise14, MSX, 1
instance = comp, \emsx|U32|U1|pg|noise~0\, emsx|U32|U1|pg|noise~0, MSX, 1
instance = comp, \emsx|U32|U1|pg|noise\, emsx|U32|U1|pg|noise, MSX, 1
instance = comp, \emsx|U32|U1|pg|pgout[17]\, emsx|U32|U1|pg|pgout[17], MSX, 1
instance = comp, \emsx|U32|U1|s8|ff_count[4]~3\, emsx|U32|U1|s8|ff_count[4]~3, MSX, 1
instance = comp, \emsx|U32|U1|s8|ff_count[4]\, emsx|U32|U1|s8|ff_count[4], MSX, 1
instance = comp, \emsx|U32|U1|s8|ff_count[4]~4\, emsx|U32|U1|s8|ff_count[4]~4, MSX, 1
instance = comp, \emsx|U32|U1|s8|ff_count[5]~5\, emsx|U32|U1|s8|ff_count[5]~5, MSX, 1
instance = comp, \emsx|U32|U1|s8|ff_count[5]\, emsx|U32|U1|s8|ff_count[5], MSX, 1
instance = comp, \emsx|U32|U1|s8|Equal0~0\, emsx|U32|U1|s8|Equal0~0, MSX, 1
instance = comp, \emsx|U32|U1|s8|Add0~0\, emsx|U32|U1|s8|Add0~0, MSX, 1
instance = comp, \emsx|U32|U1|s8|ff_count~6\, emsx|U32|U1|s8|ff_count~6, MSX, 1
instance = comp, \emsx|U32|U1|s8|ff_count[6]\, emsx|U32|U1|s8|ff_count[6], MSX, 1
instance = comp, \emsx|U32|U1|s8|ff_count~2\, emsx|U32|U1|s8|ff_count~2, MSX, 1
instance = comp, \emsx|U32|U1|s8|ff_count[3]\, emsx|U32|U1|s8|ff_count[3], MSX, 1
instance = comp, \emsx|U32|U1|og|fb_addr[0]~0\, emsx|U32|U1|og|fb_addr[0]~0, MSX, 1
instance = comp, \emsx|U32|U1|og|fb_wdata.value[0]~0\, emsx|U32|U1|og|fb_wdata.value[0]~0, MSX, 1
instance = comp, \emsx|U32|U1|og|fb_addr[0]\, emsx|U32|U1|og|fb_addr[0], MSX, 1
instance = comp, \emsx|U32|U1|og|Fmem|data_array~17\, emsx|U32|U1|og|Fmem|data_array~17, MSX, 1
instance = comp, \emsx|U32|U1|og|fb_addr[1]~1\, emsx|U32|U1|og|fb_addr[1]~1, MSX, 1
instance = comp, \emsx|U32|U1|og|fb_addr[1]\, emsx|U32|U1|og|fb_addr[1], MSX, 1
instance = comp, \emsx|U32|U1|og|Fmem|data_array~18\, emsx|U32|U1|og|Fmem|data_array~18, MSX, 1
instance = comp, \emsx|U32|U1|og|fb_addr[2]~2\, emsx|U32|U1|og|fb_addr[2]~2, MSX, 1
instance = comp, \emsx|U32|U1|og|fb_addr[2]\, emsx|U32|U1|og|fb_addr[2], MSX, 1
instance = comp, \emsx|U32|U1|og|Fmem|data_array~19\, emsx|U32|U1|og|Fmem|data_array~19, MSX, 1
instance = comp, \emsx|U32|U1|og|fb_addr[3]\, emsx|U32|U1|og|fb_addr[3], MSX, 1
instance = comp, \emsx|U32|U1|og|Fmem|data_array~20\, emsx|U32|U1|og|Fmem|data_array~20, MSX, 1
instance = comp, \emsx|U32|U1|s5|ff_count[2]~3\, emsx|U32|U1|s5|ff_count[2]~3, MSX, 1
instance = comp, \emsx|U32|U1|s5|ff_count[2]\, emsx|U32|U1|s5|ff_count[2], MSX, 1
instance = comp, \emsx|U32|U1|s5|Equal0~1\, emsx|U32|U1|s5|Equal0~1, MSX, 1
instance = comp, \emsx|U32|U1|s5|ff_count[4]~7\, emsx|U32|U1|s5|ff_count[4]~7, MSX, 1
instance = comp, \emsx|U32|U1|s5|ff_count[4]\, emsx|U32|U1|s5|ff_count[4], MSX, 1
instance = comp, \emsx|U32|U1|s5|ff_count[4]~5\, emsx|U32|U1|s5|ff_count[4]~5, MSX, 1
instance = comp, \emsx|U32|U1|s5|ff_count[5]~6\, emsx|U32|U1|s5|ff_count[5]~6, MSX, 1
instance = comp, \emsx|U32|U1|s5|ff_count[5]\, emsx|U32|U1|s5|ff_count[5], MSX, 1
instance = comp, \emsx|U32|U1|s5|Add0~0\, emsx|U32|U1|s5|Add0~0, MSX, 1
instance = comp, \emsx|U32|U1|s5|ff_count~4\, emsx|U32|U1|s5|ff_count~4, MSX, 1
instance = comp, \emsx|U32|U1|s5|ff_count[6]\, emsx|U32|U1|s5|ff_count[6], MSX, 1
instance = comp, \emsx|U32|U1|s5|Equal0~0\, emsx|U32|U1|s5|Equal0~0, MSX, 1
instance = comp, \emsx|U32|U1|s5|ff_count~8\, emsx|U32|U1|s5|ff_count~8, MSX, 1
instance = comp, \emsx|U32|U1|s5|ff_count[3]\, emsx|U32|U1|s5|ff_count[3], MSX, 1
instance = comp, \emsx|U32|U1|op|faddr~0\, emsx|U32|U1|op|faddr~0, MSX, 1
instance = comp, \emsx|U32|U1|op|faddr[0]~1\, emsx|U32|U1|op|faddr[0]~1, MSX, 1
instance = comp, \emsx|U32|U1|op|faddr[0]\, emsx|U32|U1|op|faddr[0], MSX, 1
instance = comp, \emsx|U32|U1|op|faddr~2\, emsx|U32|U1|op|faddr~2, MSX, 1
instance = comp, \emsx|U32|U1|op|faddr[1]\, emsx|U32|U1|op|faddr[1], MSX, 1
instance = comp, \emsx|U32|U1|op|Add2~0\, emsx|U32|U1|op|Add2~0, MSX, 1
instance = comp, \emsx|U32|U1|op|faddr[2]\, emsx|U32|U1|op|faddr[2], MSX, 1
instance = comp, \emsx|U32|U1|op|faddr~3\, emsx|U32|U1|op|faddr~3, MSX, 1
instance = comp, \emsx|U32|U1|op|faddr[3]\, emsx|U32|U1|op|faddr[3], MSX, 1
instance = comp, \emsx|U32|U1|og|mo_addr[0]~0\, emsx|U32|U1|og|mo_addr[0]~0, MSX, 1
instance = comp, \emsx|U32|U1|og|mo_addr[0]\, emsx|U32|U1|og|mo_addr[0], MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~39\, emsx|U32|U1|og|Mmem|data_array~39, MSX, 1
instance = comp, \emsx|U32|U1|og|mo_addr[1]~1\, emsx|U32|U1|og|mo_addr[1]~1, MSX, 1
instance = comp, \emsx|U32|U1|og|mo_addr[1]\, emsx|U32|U1|og|mo_addr[1], MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~40\, emsx|U32|U1|og|Mmem|data_array~40, MSX, 1
instance = comp, \emsx|U32|U1|og|mo_addr[2]~2\, emsx|U32|U1|og|mo_addr[2]~2, MSX, 1
instance = comp, \emsx|U32|U1|og|mo_addr[2]\, emsx|U32|U1|og|mo_addr[2], MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~41\, emsx|U32|U1|og|Mmem|data_array~41, MSX, 1
instance = comp, \emsx|U32|U1|og|mo_addr[3]~3\, emsx|U32|U1|og|mo_addr[3]~3, MSX, 1
instance = comp, \emsx|U32|U1|og|mo_addr[3]\, emsx|U32|U1|og|mo_addr[3], MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~42\, emsx|U32|U1|og|Mmem|data_array~42, MSX, 1
instance = comp, \emsx|U32|U1|og|mo_addr[4]\, emsx|U32|U1|og|mo_addr[4], MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~43\, emsx|U32|U1|og|Mmem|data_array~43, MSX, 1
instance = comp, \emsx|U32|U1|s8|ff_count[2]~_wirecell\, emsx|U32|U1|s8|ff_count[2]~_wirecell, MSX, 1
instance = comp, \emsx|U32|U1|s8|ff_count[3]~_wirecell\, emsx|U32|U1|s8|ff_count[3]~_wirecell, MSX, 1
instance = comp, \emsx|U32|U1|s8|ff_count[4]~_wirecell\, emsx|U32|U1|s8|ff_count[4]~_wirecell, MSX, 1
instance = comp, \emsx|U32|U1|s8|ff_count[5]~_wirecell\, emsx|U32|U1|s8|ff_count[5]~_wirecell, MSX, 1
instance = comp, \emsx|U32|U1|eg|Equal7~1\, emsx|U32|U1|eg|Equal7~1, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout~4\, emsx|U32|U1|eg|egout~4, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout[12]\, emsx|U32|U1|eg|egout[12], MSX, 1
instance = comp, \emsx|U32|U1|op|ff_egout[12]~feeder\, emsx|U32|U1|op|ff_egout[12]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|op|ff_egout[12]\, emsx|U32|U1|op|ff_egout[12], MSX, 1
instance = comp, \emsx|U32|U1|op|process_0~3\, emsx|U32|U1|op|process_0~3, MSX, 1
instance = comp, \emsx|U32|U1|op|addr[9]~9\, emsx|U32|U1|op|addr[9]~9, MSX, 1
instance = comp, \emsx|U32|U1|op|process_0~1\, emsx|U32|U1|op|process_0~1, MSX, 1
instance = comp, \emsx|U32|U1|pg|pgout[10]\, emsx|U32|U1|pg|pgout[10], MSX, 1
instance = comp, \emsx|U32|U1|ct|fb[1]\, emsx|U32|U1|ct|fb[1], MSX, 1
instance = comp, \emsx|U32|U1|ct|fb[0]\, emsx|U32|U1|ct|fb[0], MSX, 1
instance = comp, \emsx|U32|U1|op|w_modula[10]~2\, emsx|U32|U1|op|w_modula[10]~2, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|ff_sign\, emsx|U32|U1|op|u_sine_table|ff_sign, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|ff_data~13\, emsx|U32|U1|op|u_sine_table|ff_data~13, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|ff_data[13]\, emsx|U32|U1|op|u_sine_table|ff_data[13], MSX, 1
instance = comp, \emsx|U32|U1|op|opout[13]~feeder\, emsx|U32|U1|op|opout[13]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|s5|ff_count[2]~1\, emsx|U32|U1|s5|ff_count[2]~1, MSX, 1
instance = comp, \emsx|U32|U1|op|opout[13]\, emsx|U32|U1|op|opout[13], MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|ff_sign\, emsx|U32|U1|og|Ltbl|ff_sign, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|data.sign\, emsx|U32|U1|og|Ltbl|data.sign, MSX, 1
instance = comp, \emsx|U32|U1|og|vR~0\, emsx|U32|U1|og|vR~0, MSX, 1
instance = comp, \emsx|U32|U1|og|Add2~1\, emsx|U32|U1|og|Add2~1, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout~15\, emsx|U32|U1|eg|egout~15, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout~16\, emsx|U32|U1|eg|egout~16, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout~17\, emsx|U32|U1|eg|egout~17, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout~18\, emsx|U32|U1|eg|egout~18, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout[6]\, emsx|U32|U1|eg|egout[6], MSX, 1
instance = comp, \emsx|U32|U1|op|ff_egout[6]~feeder\, emsx|U32|U1|op|ff_egout[6]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|op|ff_egout[6]\, emsx|U32|U1|op|ff_egout[6], MSX, 1
instance = comp, \emsx|U32|U1|pg|pgout[11]\, emsx|U32|U1|pg|pgout[11], MSX, 1
instance = comp, \emsx|U32|U1|pg|pgout[9]\, emsx|U32|U1|pg|pgout[9], MSX, 1
instance = comp, \emsx|U32|U1|og|mo_wdata.value[2]\, emsx|U32|U1|og|mo_wdata.value[2], MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~50\, emsx|U32|U1|og|Mmem|data_array~50, MSX, 1
instance = comp, \emsx|U32|U1|pg|pgout[13]\, emsx|U32|U1|pg|pgout[13], MSX, 1
instance = comp, \emsx|U32|U1|pg|pgout[12]\, emsx|U32|U1|pg|pgout[12], MSX, 1
instance = comp, \emsx|U32|U1|og|Add1~2\, emsx|U32|U1|og|Add1~2, MSX, 1
instance = comp, \emsx|U32|U1|og|vR~4\, emsx|U32|U1|og|vR~4, MSX, 1
instance = comp, \emsx|U32|U1|og|Add0~2\, emsx|U32|U1|og|Add0~2, MSX, 1
instance = comp, \emsx|U32|U1|og|mo_wdata.value[4]\, emsx|U32|U1|og|mo_wdata.value[4], MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~48\, emsx|U32|U1|og|Mmem|data_array~48, MSX, 1
instance = comp, \emsx|U32|U1|og|Add2~3\, emsx|U32|U1|og|Add2~3, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|w_xaddr[4]~3\, emsx|U32|U1|op|u_sine_table|w_xaddr[4]~3, MSX, 1
instance = comp, \emsx|U32|U1|pg|pgout[14]\, emsx|U32|U1|pg|pgout[14], MSX, 1
instance = comp, \emsx|U32|U1|og|Add1~0\, emsx|U32|U1|og|Add1~0, MSX, 1
instance = comp, \emsx|U32|U1|og|vR~7\, emsx|U32|U1|og|vR~7, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|Mux8_rtl_0|auto_generated|ram_block1a0\, emsx|U32|U1|og|Ltbl|Mux8_rtl_0|auto_generated|ram_block1a0, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|w_addr1[8]~2\, emsx|U32|U1|og|Ltbl|w_addr1[8]~2, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|Add0~0\, emsx|U32|U1|og|Ltbl|Add0~0, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|w_addr1[9]~3\, emsx|U32|U1|og|Ltbl|w_addr1[9]~3, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|Equal0~0\, emsx|U32|U1|og|Ltbl|Equal0~0, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|w_addr1[10]~4\, emsx|U32|U1|og|Ltbl|w_addr1[10]~4, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|w_addr1[11]~5\, emsx|U32|U1|og|Ltbl|w_addr1[11]~5, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|w_addr1[12]~6\, emsx|U32|U1|og|Ltbl|w_addr1[12]~6, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|Mux17_rtl_0|auto_generated|ram_block1a0\, emsx|U32|U1|og|Ltbl|Mux17_rtl_0|auto_generated|ram_block1a0, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|Add1~8\, emsx|U32|U1|og|Ltbl|Add1~8, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|Add1~10\, emsx|U32|U1|og|Ltbl|Add1~10, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|Add1~11\, emsx|U32|U1|og|Ltbl|Add1~11, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|Add1~12\, emsx|U32|U1|og|Ltbl|Add1~12, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|Add1~13\, emsx|U32|U1|og|Ltbl|Add1~13, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|Add1~14\, emsx|U32|U1|og|Ltbl|Add1~14, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|Add1~15\, emsx|U32|U1|og|Ltbl|Add1~15, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|Add1~16\, emsx|U32|U1|og|Ltbl|Add1~16, MSX, 1
instance = comp, \emsx|U32|U1|pg|pgout[15]\, emsx|U32|U1|pg|pgout[15], MSX, 1
instance = comp, \emsx|U32|U1|eg|egout~34\, emsx|U32|U1|eg|egout~34, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout~35\, emsx|U32|U1|eg|egout~35, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout~36\, emsx|U32|U1|eg|egout~36, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout[1]\, emsx|U32|U1|eg|egout[1], MSX, 1
instance = comp, \emsx|U32|U1|op|ff_egout[1]\, emsx|U32|U1|op|ff_egout[1], MSX, 1
instance = comp, \emsx|U32|U1|eg|egout~37\, emsx|U32|U1|eg|egout~37, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout~38\, emsx|U32|U1|eg|egout~38, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout[0]\, emsx|U32|U1|eg|egout[0], MSX, 1
instance = comp, \emsx|U32|U1|op|ff_egout[0]\, emsx|U32|U1|op|ff_egout[0], MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|Mux10_rtl_0|auto_generated|ram_block1a0\, emsx|U32|U1|op|u_sine_table|Mux10_rtl_0|auto_generated|ram_block1a0, MSX, 1
instance = comp, \emsx|U32|U1|og|mo_wdata.sign\, emsx|U32|U1|og|mo_wdata.sign, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~54\, emsx|U32|U1|og|Mmem|data_array~54, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array_rtl_0|auto_generated|ram_block1a0\, emsx|U32|U1|og|Mmem|data_array_rtl_0|auto_generated|ram_block1a0, MSX, 1
instance = comp, \emsx|U32|U1|og|Add0~0\, emsx|U32|U1|og|Add0~0, MSX, 1
instance = comp, \emsx|U32|U1|og|Add0~1\, emsx|U32|U1|og|Add0~1, MSX, 1
instance = comp, \emsx|U32|U1|og|vL~2\, emsx|U32|U1|og|vL~2, MSX, 1
instance = comp, \emsx|U32|U1|og|vR~2\, emsx|U32|U1|og|vR~2, MSX, 1
instance = comp, \emsx|U32|U1|og|Add1~3\, emsx|U32|U1|og|Add1~3, MSX, 1
instance = comp, \emsx|U32|U1|og|vR~8\, emsx|U32|U1|og|vR~8, MSX, 1
instance = comp, \emsx|U32|U1|og|Add2~6\, emsx|U32|U1|og|Add2~6, MSX, 1
instance = comp, \emsx|U32|U1|og|vL~3\, emsx|U32|U1|og|vL~3, MSX, 1
instance = comp, \emsx|U32|U1|og|vR~3\, emsx|U32|U1|og|vR~3, MSX, 1
instance = comp, \emsx|U32|U1|og|Add2~7\, emsx|U32|U1|og|Add2~7, MSX, 1
instance = comp, \emsx|U32|U1|og|Add2~18\, emsx|U32|U1|og|Add2~18, MSX, 1
instance = comp, \emsx|U32|U1|og|Add2~16\, emsx|U32|U1|og|Add2~16, MSX, 1
instance = comp, \emsx|U32|U1|og|Add2~17\, emsx|U32|U1|og|Add2~17, MSX, 1
instance = comp, \emsx|U32|U1|og|Add3~6\, emsx|U32|U1|og|Add3~6, MSX, 1
instance = comp, \emsx|U32|U1|og|vL~1\, emsx|U32|U1|og|vL~1, MSX, 1
instance = comp, \emsx|U32|U1|og|Add2~8\, emsx|U32|U1|og|Add2~8, MSX, 1
instance = comp, \emsx|U32|U1|og|AVERAGE~8\, emsx|U32|U1|og|AVERAGE~8, MSX, 1
instance = comp, \emsx|U32|U1|og|fb_wdata.value[8]\, emsx|U32|U1|og|fb_wdata.value[8], MSX, 1
instance = comp, \emsx|U32|U1|og|Fmem|data_array~28\, emsx|U32|U1|og|Fmem|data_array~28, MSX, 1
instance = comp, \emsx|U32|U1|og|fb_wdata.sign\, emsx|U32|U1|og|fb_wdata.sign, MSX, 1
instance = comp, \emsx|U32|U1|og|Fmem|data_array~29\, emsx|U32|U1|og|Fmem|data_array~29, MSX, 1
instance = comp, \emsx|U32|U1|og|Fmem|data_array_rtl_0|auto_generated|ram_block1a0\, emsx|U32|U1|og|Fmem|data_array_rtl_0|auto_generated|ram_block1a0, MSX, 1
instance = comp, \emsx|U32|U1|op|ShiftRight0~3\, emsx|U32|U1|op|ShiftRight0~3, MSX, 1
instance = comp, \emsx|U32|U1|op|ShiftRight0~9\, emsx|U32|U1|op|ShiftRight0~9, MSX, 1
instance = comp, \emsx|U32|U1|op|ShiftRight0~2\, emsx|U32|U1|op|ShiftRight0~2, MSX, 1
instance = comp, \emsx|U32|U1|op|w_modula[8]~5\, emsx|U32|U1|op|w_modula[8]~5, MSX, 1
instance = comp, \emsx|U32|U1|op|w_modula[8]~6\, emsx|U32|U1|op|w_modula[8]~6, MSX, 1
instance = comp, \emsx|U32|U1|pg|pgout[8]\, emsx|U32|U1|pg|pgout[8], MSX, 1
instance = comp, \emsx|U32|U1|op|w_modula[7]~3\, emsx|U32|U1|op|w_modula[7]~3, MSX, 1
instance = comp, \emsx|U32|U1|op|ShiftRight0~5\, emsx|U32|U1|op|ShiftRight0~5, MSX, 1
instance = comp, \emsx|U32|U1|op|ShiftRight0~6\, emsx|U32|U1|op|ShiftRight0~6, MSX, 1
instance = comp, \emsx|U32|U1|op|ShiftRight0~7\, emsx|U32|U1|op|ShiftRight0~7, MSX, 1
instance = comp, \emsx|U32|U1|op|w_modula[7]~4\, emsx|U32|U1|op|w_modula[7]~4, MSX, 1
instance = comp, \emsx|U32|U1|pg|pgout[7]\, emsx|U32|U1|pg|pgout[7], MSX, 1
instance = comp, \emsx|U32|U1|pg|pgout[4]~feeder\, emsx|U32|U1|pg|pgout[4]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|pg|pgout[4]\, emsx|U32|U1|pg|pgout[4], MSX, 1
instance = comp, \emsx|U32|U1|op|w_modula[4]~0\, emsx|U32|U1|op|w_modula[4]~0, MSX, 1
instance = comp, \emsx|U32|U1|op|Add0~1\, emsx|U32|U1|op|Add0~1, MSX, 1
instance = comp, \emsx|U32|U1|op|w_modula[5]~1\, emsx|U32|U1|op|w_modula[5]~1, MSX, 1
instance = comp, \emsx|U32|U1|op|ShiftRight0~0\, emsx|U32|U1|op|ShiftRight0~0, MSX, 1
instance = comp, \emsx|U32|U1|op|ShiftRight0~1\, emsx|U32|U1|op|ShiftRight0~1, MSX, 1
instance = comp, \emsx|U32|U1|pg|pgout[5]\, emsx|U32|U1|pg|pgout[5], MSX, 1
instance = comp, \emsx|U32|U1|op|Add0~2\, emsx|U32|U1|op|Add0~2, MSX, 1
instance = comp, \emsx|U32|U1|op|ShiftRight0~4\, emsx|U32|U1|op|ShiftRight0~4, MSX, 1
instance = comp, \emsx|U32|U1|pg|pgout[6]~feeder\, emsx|U32|U1|pg|pgout[6]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|pg|pgout[6]\, emsx|U32|U1|pg|pgout[6], MSX, 1
instance = comp, \emsx|U32|U1|op|Add0~3\, emsx|U32|U1|op|Add0~3, MSX, 1
instance = comp, \emsx|U32|U1|op|Add0~4\, emsx|U32|U1|op|Add0~4, MSX, 1
instance = comp, \emsx|U32|U1|op|Add0~5\, emsx|U32|U1|op|Add0~5, MSX, 1
instance = comp, \emsx|U32|U1|op|Add1~0\, emsx|U32|U1|op|Add1~0, MSX, 1
instance = comp, \emsx|U32|U1|op|Add1~1\, emsx|U32|U1|op|Add1~1, MSX, 1
instance = comp, \emsx|U32|U1|op|Add1~2\, emsx|U32|U1|op|Add1~2, MSX, 1
instance = comp, \emsx|U32|U1|op|Add1~3\, emsx|U32|U1|op|Add1~3, MSX, 1
instance = comp, \emsx|U32|U1|op|Add1~4\, emsx|U32|U1|op|Add1~4, MSX, 1
instance = comp, \emsx|U32|U1|op|addr~10\, emsx|U32|U1|op|addr~10, MSX, 1
instance = comp, \emsx|U32|U1|op|addr~11\, emsx|U32|U1|op|addr~11, MSX, 1
instance = comp, \emsx|U32|U1|op|addr[16]~8\, emsx|U32|U1|op|addr[16]~8, MSX, 1
instance = comp, \emsx|U32|U1|op|addr[9]\, emsx|U32|U1|op|addr[9], MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|w_addr1[1]~2\, emsx|U32|U1|op|u_sine_table|w_addr1[1]~2, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|Add0~0\, emsx|U32|U1|op|u_sine_table|Add0~0, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|w_addr1[2]~3\, emsx|U32|U1|op|u_sine_table|w_addr1[2]~3, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|Equal0~2\, emsx|U32|U1|op|u_sine_table|Equal0~2, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|w_addr1[3]~4\, emsx|U32|U1|op|u_sine_table|w_addr1[3]~4, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|Equal0~0\, emsx|U32|U1|op|u_sine_table|Equal0~0, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|w_addr1[4]~5\, emsx|U32|U1|op|u_sine_table|w_addr1[4]~5, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|Equal0~3\, emsx|U32|U1|op|u_sine_table|Equal0~3, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|w_addr1[5]~6\, emsx|U32|U1|op|u_sine_table|w_addr1[5]~6, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|w_addr1[6]~7\, emsx|U32|U1|op|u_sine_table|w_addr1[6]~7, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|Mux21_rtl_0|auto_generated|ram_block1a0\, emsx|U32|U1|op|u_sine_table|Mux21_rtl_0|auto_generated|ram_block1a0, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|Add1~2\, emsx|U32|U1|op|u_sine_table|Add1~2, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|Add1~4\, emsx|U32|U1|op|u_sine_table|Add1~4, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|Add1~6\, emsx|U32|U1|op|u_sine_table|Add1~6, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|Add1~8\, emsx|U32|U1|op|u_sine_table|Add1~8, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|Add1~10\, emsx|U32|U1|op|u_sine_table|Add1~10, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|Add1~12\, emsx|U32|U1|op|u_sine_table|Add1~12, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|Add1~13\, emsx|U32|U1|op|u_sine_table|Add1~13, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|Add1~14\, emsx|U32|U1|op|u_sine_table|Add1~14, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|Add1~15\, emsx|U32|U1|op|u_sine_table|Add1~15, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|Add1~16\, emsx|U32|U1|op|u_sine_table|Add1~16, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|Add1~17\, emsx|U32|U1|op|u_sine_table|Add1~17, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|Add1~18\, emsx|U32|U1|op|u_sine_table|Add1~18, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|Add1~19\, emsx|U32|U1|op|u_sine_table|Add1~19, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|Add1~20\, emsx|U32|U1|op|u_sine_table|Add1~20, MSX, 1
instance = comp, \emsx|U32|U1|pg|pgout[0]\, emsx|U32|U1|pg|pgout[0], MSX, 1
instance = comp, \emsx|U32|U1|op|addr~24\, emsx|U32|U1|op|addr~24, MSX, 1
instance = comp, \emsx|U32|U1|op|addr[0]\, emsx|U32|U1|op|addr[0], MSX, 1
instance = comp, \emsx|U32|U1|pg|pgout[1]~feeder\, emsx|U32|U1|pg|pgout[1]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|pg|pgout[1]\, emsx|U32|U1|pg|pgout[1], MSX, 1
instance = comp, \emsx|U32|U1|op|addr~25\, emsx|U32|U1|op|addr~25, MSX, 1
instance = comp, \emsx|U32|U1|op|addr[1]\, emsx|U32|U1|op|addr[1], MSX, 1
instance = comp, \emsx|U32|U1|pg|pgout[2]\, emsx|U32|U1|pg|pgout[2], MSX, 1
instance = comp, \emsx|U32|U1|op|addr~26\, emsx|U32|U1|op|addr~26, MSX, 1
instance = comp, \emsx|U32|U1|op|addr[2]\, emsx|U32|U1|op|addr[2], MSX, 1
instance = comp, \emsx|U32|U1|pg|pgout[3]\, emsx|U32|U1|pg|pgout[3], MSX, 1
instance = comp, \emsx|U32|U1|op|addr~27\, emsx|U32|U1|op|addr~27, MSX, 1
instance = comp, \emsx|U32|U1|op|addr[3]\, emsx|U32|U1|op|addr[3], MSX, 1
instance = comp, \emsx|U32|U1|op|w_modula[4]~21\, emsx|U32|U1|op|w_modula[4]~21, MSX, 1
instance = comp, \emsx|U32|U1|op|addr~28\, emsx|U32|U1|op|addr~28, MSX, 1
instance = comp, \emsx|U32|U1|op|addr[4]\, emsx|U32|U1|op|addr[4], MSX, 1
instance = comp, \emsx|U32|U1|op|Add0~18\, emsx|U32|U1|op|Add0~18, MSX, 1
instance = comp, \emsx|U32|U1|op|Add1~14\, emsx|U32|U1|op|Add1~14, MSX, 1
instance = comp, \emsx|U32|U1|op|addr[5]~1\, emsx|U32|U1|op|addr[5]~1, MSX, 1
instance = comp, \emsx|U32|U1|op|addr[5]\, emsx|U32|U1|op|addr[5], MSX, 1
instance = comp, \emsx|U32|U1|op|Add0~19\, emsx|U32|U1|op|Add0~19, MSX, 1
instance = comp, \emsx|U32|U1|op|Add1~15\, emsx|U32|U1|op|Add1~15, MSX, 1
instance = comp, \emsx|U32|U1|op|addr[6]~2\, emsx|U32|U1|op|addr[6]~2, MSX, 1
instance = comp, \emsx|U32|U1|op|addr[6]\, emsx|U32|U1|op|addr[6], MSX, 1
instance = comp, \emsx|U32|U1|op|Add0~20\, emsx|U32|U1|op|Add0~20, MSX, 1
instance = comp, \emsx|U32|U1|op|Add1~16\, emsx|U32|U1|op|Add1~16, MSX, 1
instance = comp, \emsx|U32|U1|op|addr[7]~3\, emsx|U32|U1|op|addr[7]~3, MSX, 1
instance = comp, \emsx|U32|U1|op|addr[7]\, emsx|U32|U1|op|addr[7], MSX, 1
instance = comp, \emsx|U32|U1|op|Add1~17\, emsx|U32|U1|op|Add1~17, MSX, 1
instance = comp, \emsx|U32|U1|op|Add0~21\, emsx|U32|U1|op|Add0~21, MSX, 1
instance = comp, \emsx|U32|U1|op|addr[8]~4\, emsx|U32|U1|op|addr[8]~4, MSX, 1
instance = comp, \emsx|U32|U1|op|addr[8]\, emsx|U32|U1|op|addr[8], MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|Add1~0\, emsx|U32|U1|op|u_sine_table|Add1~0, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|Add1~1\, emsx|U32|U1|op|u_sine_table|Add1~1, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|u_interpolate_mul|Mult0|auto_generated|mac_mult1\, emsx|U32|U1|op|u_sine_table|u_interpolate_mul|Mult0|auto_generated|mac_mult1, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|u_interpolate_mul|Mult0|auto_generated|mac_out2\, emsx|U32|U1|op|u_sine_table|u_interpolate_mul|Mult0|auto_generated|mac_out2, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|ff_data~11\, emsx|U32|U1|op|u_sine_table|ff_data~11, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|ff_data[1]\, emsx|U32|U1|op|u_sine_table|ff_data[1], MSX, 1
instance = comp, \emsx|U32|U1|op|Add3~12\, emsx|U32|U1|op|Add3~12, MSX, 1
instance = comp, \emsx|U32|U1|op|opout_buf~8\, emsx|U32|U1|op|opout_buf~8, MSX, 1
instance = comp, \emsx|U32|U1|op|opout[1]\, emsx|U32|U1|op|opout[1], MSX, 1
instance = comp, \emsx|U32|U1|op|Add3~0\, emsx|U32|U1|op|Add3~0, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|ff_data~10\, emsx|U32|U1|op|u_sine_table|ff_data~10, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|ff_data[2]\, emsx|U32|U1|op|u_sine_table|ff_data[2], MSX, 1
instance = comp, \emsx|U32|U1|eg|egout~31\, emsx|U32|U1|eg|egout~31, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout~32\, emsx|U32|U1|eg|egout~32, MSX, 1
instance = comp, \emsx|U32|U1|eg|egtmp~10\, emsx|U32|U1|eg|egtmp~10, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout~33\, emsx|U32|U1|eg|egout~33, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout[2]\, emsx|U32|U1|eg|egout[2], MSX, 1
instance = comp, \emsx|U32|U1|op|ff_egout[2]\, emsx|U32|U1|op|ff_egout[2], MSX, 1
instance = comp, \emsx|U32|U1|op|opout_buf~9\, emsx|U32|U1|op|opout_buf~9, MSX, 1
instance = comp, \emsx|U32|U1|op|opout[2]\, emsx|U32|U1|op|opout[2], MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|Add2~9\, emsx|U32|U1|op|u_sine_table|Add2~9, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|ff_data~9\, emsx|U32|U1|op|u_sine_table|ff_data~9, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|ff_data[3]\, emsx|U32|U1|op|u_sine_table|ff_data[3], MSX, 1
instance = comp, \emsx|U32|U1|op|Add3~1\, emsx|U32|U1|op|Add3~1, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add8~11\, emsx|U32|U1|eg|Add8~11, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add6~11\, emsx|U32|U1|eg|Add6~11, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout~29\, emsx|U32|U1|eg|egout~29, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout~28\, emsx|U32|U1|eg|egout~28, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout~30\, emsx|U32|U1|eg|egout~30, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout[3]\, emsx|U32|U1|eg|egout[3], MSX, 1
instance = comp, \emsx|U32|U1|op|ff_egout[3]~feeder\, emsx|U32|U1|op|ff_egout[3]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|op|ff_egout[3]\, emsx|U32|U1|op|ff_egout[3], MSX, 1
instance = comp, \emsx|U32|U1|op|opout_buf~10\, emsx|U32|U1|op|opout_buf~10, MSX, 1
instance = comp, \emsx|U32|U1|op|opout[3]\, emsx|U32|U1|op|opout[3], MSX, 1
instance = comp, \emsx|U32|U1|eg|egout~25\, emsx|U32|U1|eg|egout~25, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout~24\, emsx|U32|U1|eg|egout~24, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout~26\, emsx|U32|U1|eg|egout~26, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout~27\, emsx|U32|U1|eg|egout~27, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout[4]\, emsx|U32|U1|eg|egout[4], MSX, 1
instance = comp, \emsx|U32|U1|op|ff_egout[4]\, emsx|U32|U1|op|ff_egout[4], MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|Add2~0\, emsx|U32|U1|op|u_sine_table|Add2~0, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|ff_data~8\, emsx|U32|U1|op|u_sine_table|ff_data~8, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|ff_data[4]\, emsx|U32|U1|op|u_sine_table|ff_data[4], MSX, 1
instance = comp, \emsx|U32|U1|op|Add3~2\, emsx|U32|U1|op|Add3~2, MSX, 1
instance = comp, \emsx|U32|U1|op|opout_buf~11\, emsx|U32|U1|op|opout_buf~11, MSX, 1
instance = comp, \emsx|U32|U1|op|opout[4]\, emsx|U32|U1|op|opout[4], MSX, 1
instance = comp, \emsx|U32|U1|op|Add3~3\, emsx|U32|U1|op|Add3~3, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout~19\, emsx|U32|U1|eg|egout~19, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout~20\, emsx|U32|U1|eg|egout~20, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout~21\, emsx|U32|U1|eg|egout~21, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout~22\, emsx|U32|U1|eg|egout~22, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout~23\, emsx|U32|U1|eg|egout~23, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout[5]\, emsx|U32|U1|eg|egout[5], MSX, 1
instance = comp, \emsx|U32|U1|op|ff_egout[5]\, emsx|U32|U1|op|ff_egout[5], MSX, 1
instance = comp, \emsx|U32|U1|op|opout_buf~12\, emsx|U32|U1|op|opout_buf~12, MSX, 1
instance = comp, \emsx|U32|U1|op|opout[5]\, emsx|U32|U1|op|opout[5], MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|Add1~0\, emsx|U32|U1|og|Ltbl|Add1~0, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|Add1~1\, emsx|U32|U1|og|Ltbl|Add1~1, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|Add1~2\, emsx|U32|U1|og|Ltbl|Add1~2, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|Add1~3\, emsx|U32|U1|og|Ltbl|Add1~3, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|u_linear_table_mul|Mult0|auto_generated|mac_mult1\, emsx|U32|U1|og|Ltbl|u_linear_table_mul|Mult0|auto_generated|mac_mult1, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|u_linear_table_mul|Mult0|auto_generated|mac_out2\, emsx|U32|U1|og|Ltbl|u_linear_table_mul|Mult0|auto_generated|mac_out2, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|Add2~14\, emsx|U32|U1|og|Ltbl|Add2~14, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|Add2~2\, emsx|U32|U1|og|Ltbl|Add2~2, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|Add2~3\, emsx|U32|U1|og|Ltbl|Add2~3, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|Add2~4\, emsx|U32|U1|og|Ltbl|Add2~4, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|Add2~5\, emsx|U32|U1|og|Ltbl|Add2~5, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|Add2~15\, emsx|U32|U1|og|Ltbl|Add2~15, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|data.value[8]\, emsx|U32|U1|og|Ltbl|data.value[8], MSX, 1
instance = comp, \emsx|U32|U1|og|mo_wdata.value[8]\, emsx|U32|U1|og|mo_wdata.value[8], MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~53\, emsx|U32|U1|og|Mmem|data_array~53, MSX, 1
instance = comp, \emsx|U32|U1|og|Add0~3\, emsx|U32|U1|og|Add0~3, MSX, 1
instance = comp, \emsx|U32|U1|og|vL~8\, emsx|U32|U1|og|vL~8, MSX, 1
instance = comp, \emsx|U32|U1|og|Add3~7\, emsx|U32|U1|og|Add3~7, MSX, 1
instance = comp, \emsx|U32|U1|og|AVERAGE~7\, emsx|U32|U1|og|AVERAGE~7, MSX, 1
instance = comp, \emsx|U32|U1|og|fb_wdata.value[7]\, emsx|U32|U1|og|fb_wdata.value[7], MSX, 1
instance = comp, \emsx|U32|U1|og|Fmem|data_array~27\, emsx|U32|U1|og|Fmem|data_array~27, MSX, 1
instance = comp, \emsx|U32|U1|op|ShiftRight0~15\, emsx|U32|U1|op|ShiftRight0~15, MSX, 1
instance = comp, \emsx|U32|U1|op|w_modula[11]~9\, emsx|U32|U1|op|w_modula[11]~9, MSX, 1
instance = comp, \emsx|U32|U1|op|w_modula[11]~10\, emsx|U32|U1|op|w_modula[11]~10, MSX, 1
instance = comp, \emsx|U32|U1|op|Add1~5\, emsx|U32|U1|op|Add1~5, MSX, 1
instance = comp, \emsx|U32|U1|op|Add1~6\, emsx|U32|U1|op|Add1~6, MSX, 1
instance = comp, \emsx|U32|U1|op|Add1~7\, emsx|U32|U1|op|Add1~7, MSX, 1
instance = comp, \emsx|U32|U1|op|Add1~8\, emsx|U32|U1|op|Add1~8, MSX, 1
instance = comp, \emsx|U32|U1|op|Add1~9\, emsx|U32|U1|op|Add1~9, MSX, 1
instance = comp, \emsx|U32|U1|op|w_modula[14]~16\, emsx|U32|U1|op|w_modula[14]~16, MSX, 1
instance = comp, \emsx|U32|U1|op|ShiftRight0~12\, emsx|U32|U1|op|ShiftRight0~12, MSX, 1
instance = comp, \emsx|U32|U1|op|w_modula[14]~15\, emsx|U32|U1|op|w_modula[14]~15, MSX, 1
instance = comp, \emsx|U32|U1|op|w_modula[14]~17\, emsx|U32|U1|op|w_modula[14]~17, MSX, 1
instance = comp, \emsx|U32|U1|op|Add1~10\, emsx|U32|U1|op|Add1~10, MSX, 1
instance = comp, \emsx|U32|U1|op|Add0~11\, emsx|U32|U1|op|Add0~11, MSX, 1
instance = comp, \emsx|U32|U1|op|w_modula[15]~18\, emsx|U32|U1|op|w_modula[15]~18, MSX, 1
instance = comp, \emsx|U32|U1|op|addr~22\, emsx|U32|U1|op|addr~22, MSX, 1
instance = comp, \emsx|U32|U1|op|addr~23\, emsx|U32|U1|op|addr~23, MSX, 1
instance = comp, \emsx|U32|U1|op|addr[15]\, emsx|U32|U1|op|addr[15], MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|w_xaddr[6]~5\, emsx|U32|U1|op|u_sine_table|w_xaddr[6]~5, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|Add1~11\, emsx|U32|U1|op|u_sine_table|Add1~11, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|ff_data~12\, emsx|U32|U1|op|u_sine_table|ff_data~12, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|ff_data[0]\, emsx|U32|U1|op|u_sine_table|ff_data[0], MSX, 1
instance = comp, \emsx|U32|U1|op|opout_buf~7\, emsx|U32|U1|op|opout_buf~7, MSX, 1
instance = comp, \emsx|U32|U1|op|opout[0]\, emsx|U32|U1|op|opout[0], MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|Add2~6\, emsx|U32|U1|og|Ltbl|Add2~6, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|data.value[7]\, emsx|U32|U1|og|Ltbl|data.value[7], MSX, 1
instance = comp, \emsx|U32|U1|og|mo_wdata.value[7]\, emsx|U32|U1|og|mo_wdata.value[7], MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~38\, emsx|U32|U1|og|Mmem|data_array~38, MSX, 1
instance = comp, \emsx|U32|U1|og|vL~6\, emsx|U32|U1|og|vL~6, MSX, 1
instance = comp, \emsx|U32|U1|og|vR~6\, emsx|U32|U1|og|vR~6, MSX, 1
instance = comp, \emsx|U32|U1|og|Add2~4\, emsx|U32|U1|og|Add2~4, MSX, 1
instance = comp, \emsx|U32|U1|og|Add2~5\, emsx|U32|U1|og|Add2~5, MSX, 1
instance = comp, \emsx|U32|U1|og|Add2~15\, emsx|U32|U1|og|Add2~15, MSX, 1
instance = comp, \emsx|U32|U1|og|AVERAGE~6\, emsx|U32|U1|og|AVERAGE~6, MSX, 1
instance = comp, \emsx|U32|U1|og|fb_wdata.value[6]\, emsx|U32|U1|og|fb_wdata.value[6], MSX, 1
instance = comp, \emsx|U32|U1|og|Fmem|data_array~26\, emsx|U32|U1|og|Fmem|data_array~26, MSX, 1
instance = comp, \emsx|U32|U1|op|w_modula[13]~13\, emsx|U32|U1|op|w_modula[13]~13, MSX, 1
instance = comp, \emsx|U32|U1|op|w_modula[13]~14\, emsx|U32|U1|op|w_modula[13]~14, MSX, 1
instance = comp, \emsx|U32|U1|op|Add0~10\, emsx|U32|U1|op|Add0~10, MSX, 1
instance = comp, \emsx|U32|U1|op|addr~20\, emsx|U32|U1|op|addr~20, MSX, 1
instance = comp, \emsx|U32|U1|op|addr~21\, emsx|U32|U1|op|addr~21, MSX, 1
instance = comp, \emsx|U32|U1|op|addr[14]\, emsx|U32|U1|op|addr[14], MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|w_xaddr[5]~4\, emsx|U32|U1|op|u_sine_table|w_xaddr[5]~4, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|Add1~9\, emsx|U32|U1|op|u_sine_table|Add1~9, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|Add2~1\, emsx|U32|U1|op|u_sine_table|Add2~1, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|Add2~2\, emsx|U32|U1|op|u_sine_table|Add2~2, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|Add2~3\, emsx|U32|U1|op|u_sine_table|Add2~3, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|Add2~4\, emsx|U32|U1|op|u_sine_table|Add2~4, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|Add2~5\, emsx|U32|U1|op|u_sine_table|Add2~5, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|Add2~6\, emsx|U32|U1|op|u_sine_table|Add2~6, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|Add2~7\, emsx|U32|U1|op|u_sine_table|Add2~7, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|ff_data~1\, emsx|U32|U1|op|u_sine_table|ff_data~1, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|ff_data[11]\, emsx|U32|U1|op|u_sine_table|ff_data[11], MSX, 1
instance = comp, \emsx|U32|U1|eg|egtmp~9\, emsx|U32|U1|eg|egtmp~9, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout~5\, emsx|U32|U1|eg|egout~5, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout~6\, emsx|U32|U1|eg|egout~6, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout[11]\, emsx|U32|U1|eg|egout[11], MSX, 1
instance = comp, \emsx|U32|U1|op|ff_egout[11]~feeder\, emsx|U32|U1|op|ff_egout[11]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|op|ff_egout[11]\, emsx|U32|U1|op|ff_egout[11], MSX, 1
instance = comp, \emsx|U32|U1|op|opout_buf~5\, emsx|U32|U1|op|opout_buf~5, MSX, 1
instance = comp, \emsx|U32|U1|op|opout[11]\, emsx|U32|U1|op|opout[11], MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|Add2~7\, emsx|U32|U1|og|Ltbl|Add2~7, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|data.value[6]\, emsx|U32|U1|og|Ltbl|data.value[6], MSX, 1
instance = comp, \emsx|U32|U1|og|mo_wdata.value[6]\, emsx|U32|U1|og|mo_wdata.value[6], MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~46\, emsx|U32|U1|og|Mmem|data_array~46, MSX, 1
instance = comp, \emsx|U32|U1|og|vL~7\, emsx|U32|U1|og|vL~7, MSX, 1
instance = comp, \emsx|U32|U1|og|Add2~14\, emsx|U32|U1|og|Add2~14, MSX, 1
instance = comp, \emsx|U32|U1|og|Add2~12\, emsx|U32|U1|og|Add2~12, MSX, 1
instance = comp, \emsx|U32|U1|og|Add3~5\, emsx|U32|U1|og|Add3~5, MSX, 1
instance = comp, \emsx|U32|U1|og|AVERAGE~5\, emsx|U32|U1|og|AVERAGE~5, MSX, 1
instance = comp, \emsx|U32|U1|og|fb_wdata.value[5]\, emsx|U32|U1|og|fb_wdata.value[5], MSX, 1
instance = comp, \emsx|U32|U1|og|Fmem|data_array~25\, emsx|U32|U1|og|Fmem|data_array~25, MSX, 1
instance = comp, \emsx|U32|U1|op|ShiftRight0~16\, emsx|U32|U1|op|ShiftRight0~16, MSX, 1
instance = comp, \emsx|U32|U1|op|ShiftRight0~17\, emsx|U32|U1|op|ShiftRight0~17, MSX, 1
instance = comp, \emsx|U32|U1|op|w_modula[12]~11\, emsx|U32|U1|op|w_modula[12]~11, MSX, 1
instance = comp, \emsx|U32|U1|op|Add0~16\, emsx|U32|U1|op|Add0~16, MSX, 1
instance = comp, \emsx|U32|U1|op|Add0~8\, emsx|U32|U1|op|Add0~8, MSX, 1
instance = comp, \emsx|U32|U1|op|addr~16\, emsx|U32|U1|op|addr~16, MSX, 1
instance = comp, \emsx|U32|U1|op|addr~17\, emsx|U32|U1|op|addr~17, MSX, 1
instance = comp, \emsx|U32|U1|op|addr[12]\, emsx|U32|U1|op|addr[12], MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|w_xaddr[3]~2\, emsx|U32|U1|op|u_sine_table|w_xaddr[3]~2, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|Add1~7\, emsx|U32|U1|op|u_sine_table|Add1~7, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|ff_data~2\, emsx|U32|U1|op|u_sine_table|ff_data~2, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|ff_data[10]\, emsx|U32|U1|op|u_sine_table|ff_data[10], MSX, 1
instance = comp, \emsx|U32|U1|eg|egout~7\, emsx|U32|U1|eg|egout~7, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout[10]\, emsx|U32|U1|eg|egout[10], MSX, 1
instance = comp, \emsx|U32|U1|op|ff_egout[10]~feeder\, emsx|U32|U1|op|ff_egout[10]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|op|ff_egout[10]\, emsx|U32|U1|op|ff_egout[10], MSX, 1
instance = comp, \emsx|U32|U1|op|Add3~9\, emsx|U32|U1|op|Add3~9, MSX, 1
instance = comp, \emsx|U32|U1|op|Add3~10\, emsx|U32|U1|op|Add3~10, MSX, 1
instance = comp, \emsx|U32|U1|op|opout_buf~6\, emsx|U32|U1|op|opout_buf~6, MSX, 1
instance = comp, \emsx|U32|U1|op|opout[12]\, emsx|U32|U1|op|opout[12], MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|Equal0~1\, emsx|U32|U1|og|Ltbl|Equal0~1, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|w_addr1[7]~1\, emsx|U32|U1|og|Ltbl|w_addr1[7]~1, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|Add1~9\, emsx|U32|U1|og|Ltbl|Add1~9, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|Add2~8\, emsx|U32|U1|og|Ltbl|Add2~8, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|data.value[5]\, emsx|U32|U1|og|Ltbl|data.value[5], MSX, 1
instance = comp, \emsx|U32|U1|og|mo_wdata.value[5]\, emsx|U32|U1|og|mo_wdata.value[5], MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~47\, emsx|U32|U1|og|Mmem|data_array~47, MSX, 1
instance = comp, \emsx|U32|U1|og|vL~4\, emsx|U32|U1|og|vL~4, MSX, 1
instance = comp, \emsx|U32|U1|og|Add3~4\, emsx|U32|U1|og|Add3~4, MSX, 1
instance = comp, \emsx|U32|U1|og|Add2~13\, emsx|U32|U1|og|Add2~13, MSX, 1
instance = comp, \emsx|U32|U1|og|AVERAGE~4\, emsx|U32|U1|og|AVERAGE~4, MSX, 1
instance = comp, \emsx|U32|U1|og|fb_wdata.value[4]\, emsx|U32|U1|og|fb_wdata.value[4], MSX, 1
instance = comp, \emsx|U32|U1|og|Fmem|data_array~24\, emsx|U32|U1|og|Fmem|data_array~24, MSX, 1
instance = comp, \emsx|U32|U1|op|w_modula[12]~12\, emsx|U32|U1|op|w_modula[12]~12, MSX, 1
instance = comp, \emsx|U32|U1|op|Add0~9\, emsx|U32|U1|op|Add0~9, MSX, 1
instance = comp, \emsx|U32|U1|op|Add0~17\, emsx|U32|U1|op|Add0~17, MSX, 1
instance = comp, \emsx|U32|U1|op|addr~18\, emsx|U32|U1|op|addr~18, MSX, 1
instance = comp, \emsx|U32|U1|op|addr~19\, emsx|U32|U1|op|addr~19, MSX, 1
instance = comp, \emsx|U32|U1|op|addr[13]\, emsx|U32|U1|op|addr[13], MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|Equal0~1\, emsx|U32|U1|op|u_sine_table|Equal0~1, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|w_addr1[0]~1\, emsx|U32|U1|op|u_sine_table|w_addr1[0]~1, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|Add1~5\, emsx|U32|U1|op|u_sine_table|Add1~5, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|ff_data~3\, emsx|U32|U1|op|u_sine_table|ff_data~3, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|ff_data[9]\, emsx|U32|U1|op|u_sine_table|ff_data[9], MSX, 1
instance = comp, \emsx|U32|U1|eg|Add8~7\, emsx|U32|U1|eg|Add8~7, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add8~8\, emsx|U32|U1|eg|Add8~8, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add6~8\, emsx|U32|U1|eg|Add6~8, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout~9\, emsx|U32|U1|eg|egout~9, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout~8\, emsx|U32|U1|eg|egout~8, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout~10\, emsx|U32|U1|eg|egout~10, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout[9]\, emsx|U32|U1|eg|egout[9], MSX, 1
instance = comp, \emsx|U32|U1|op|ff_egout[9]\, emsx|U32|U1|op|ff_egout[9], MSX, 1
instance = comp, \emsx|U32|U1|op|Add3~8\, emsx|U32|U1|op|Add3~8, MSX, 1
instance = comp, \emsx|U32|U1|op|opout_buf~4\, emsx|U32|U1|op|opout_buf~4, MSX, 1
instance = comp, \emsx|U32|U1|op|opout[10]\, emsx|U32|U1|op|opout[10], MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|Add2~0\, emsx|U32|U1|og|Ltbl|Add2~0, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|Add2~1\, emsx|U32|U1|og|Ltbl|Add2~1, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|Add2~10\, emsx|U32|U1|og|Ltbl|Add2~10, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|data.value[3]\, emsx|U32|U1|og|Ltbl|data.value[3], MSX, 1
instance = comp, \emsx|U32|U1|og|mo_wdata.value[3]\, emsx|U32|U1|og|mo_wdata.value[3], MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~49\, emsx|U32|U1|og|Mmem|data_array~49, MSX, 1
instance = comp, \emsx|U32|U1|og|vL~5\, emsx|U32|U1|og|vL~5, MSX, 1
instance = comp, \emsx|U32|U1|og|Add3~3\, emsx|U32|U1|og|Add3~3, MSX, 1
instance = comp, \emsx|U32|U1|og|AVERAGE~3\, emsx|U32|U1|og|AVERAGE~3, MSX, 1
instance = comp, \emsx|U32|U1|og|fb_wdata.value[3]\, emsx|U32|U1|og|fb_wdata.value[3], MSX, 1
instance = comp, \emsx|U32|U1|og|Fmem|data_array~23\, emsx|U32|U1|og|Fmem|data_array~23, MSX, 1
instance = comp, \emsx|U32|U1|op|ShiftRight0~10\, emsx|U32|U1|op|ShiftRight0~10, MSX, 1
instance = comp, \emsx|U32|U1|op|ShiftRight0~11\, emsx|U32|U1|op|ShiftRight0~11, MSX, 1
instance = comp, \emsx|U32|U1|op|w_modula[9]~7\, emsx|U32|U1|op|w_modula[9]~7, MSX, 1
instance = comp, \emsx|U32|U1|op|Add0~6\, emsx|U32|U1|op|Add0~6, MSX, 1
instance = comp, \emsx|U32|U1|op|Add0~7\, emsx|U32|U1|op|Add0~7, MSX, 1
instance = comp, \emsx|U32|U1|op|addr~14\, emsx|U32|U1|op|addr~14, MSX, 1
instance = comp, \emsx|U32|U1|op|addr~15\, emsx|U32|U1|op|addr~15, MSX, 1
instance = comp, \emsx|U32|U1|op|addr[11]\, emsx|U32|U1|op|addr[11], MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|w_xaddr[2]~1\, emsx|U32|U1|op|u_sine_table|w_xaddr[2]~1, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|Add1~3\, emsx|U32|U1|op|u_sine_table|Add1~3, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|ff_data~6\, emsx|U32|U1|op|u_sine_table|ff_data~6, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|ff_data[6]\, emsx|U32|U1|op|u_sine_table|ff_data[6], MSX, 1
instance = comp, \emsx|U32|U1|op|Add3~5\, emsx|U32|U1|op|Add3~5, MSX, 1
instance = comp, \emsx|U32|U1|op|Add3~6\, emsx|U32|U1|op|Add3~6, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|ff_data~4\, emsx|U32|U1|op|u_sine_table|ff_data~4, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|ff_data[8]\, emsx|U32|U1|op|u_sine_table|ff_data[8], MSX, 1
instance = comp, \emsx|U32|U1|eg|Add6~9\, emsx|U32|U1|eg|Add6~9, MSX, 1
instance = comp, \emsx|U32|U1|eg|Add6~10\, emsx|U32|U1|eg|Add6~10, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout~11\, emsx|U32|U1|eg|egout~11, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout~12\, emsx|U32|U1|eg|egout~12, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout~39\, emsx|U32|U1|eg|egout~39, MSX, 1
instance = comp, \emsx|U32|U1|eg|egout[8]\, emsx|U32|U1|eg|egout[8], MSX, 1
instance = comp, \emsx|U32|U1|op|ff_egout[8]~feeder\, emsx|U32|U1|op|ff_egout[8]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|op|ff_egout[8]\, emsx|U32|U1|op|ff_egout[8], MSX, 1
instance = comp, \emsx|U32|U1|op|Add3~7\, emsx|U32|U1|op|Add3~7, MSX, 1
instance = comp, \emsx|U32|U1|op|opout_buf~3\, emsx|U32|U1|op|opout_buf~3, MSX, 1
instance = comp, \emsx|U32|U1|op|opout[9]\, emsx|U32|U1|op|opout[9], MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|Add1~6\, emsx|U32|U1|og|Ltbl|Add1~6, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|Add1~7\, emsx|U32|U1|og|Ltbl|Add1~7, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|Add2~11\, emsx|U32|U1|og|Ltbl|Add2~11, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|data.value[2]\, emsx|U32|U1|og|Ltbl|data.value[2], MSX, 1
instance = comp, \emsx|U32|U1|og|vR~5\, emsx|U32|U1|og|vR~5, MSX, 1
instance = comp, \emsx|U32|U1|og|Add2~2\, emsx|U32|U1|og|Add2~2, MSX, 1
instance = comp, \emsx|U32|U1|og|Add2~11\, emsx|U32|U1|og|Add2~11, MSX, 1
instance = comp, \emsx|U32|U1|og|Add2~10\, emsx|U32|U1|og|Add2~10, MSX, 1
instance = comp, \emsx|U32|U1|og|AVERAGE~1\, emsx|U32|U1|og|AVERAGE~1, MSX, 1
instance = comp, \emsx|U32|U1|og|fb_wdata.value[2]\, emsx|U32|U1|og|fb_wdata.value[2], MSX, 1
instance = comp, \emsx|U32|U1|og|Fmem|data_array~21\, emsx|U32|U1|og|Fmem|data_array~21, MSX, 1
instance = comp, \emsx|U32|U1|op|ShiftRight0~8\, emsx|U32|U1|op|ShiftRight0~8, MSX, 1
instance = comp, \emsx|U32|U1|op|ShiftRight0~13\, emsx|U32|U1|op|ShiftRight0~13, MSX, 1
instance = comp, \emsx|U32|U1|op|w_modula[10]~8\, emsx|U32|U1|op|w_modula[10]~8, MSX, 1
instance = comp, \emsx|U32|U1|op|addr~12\, emsx|U32|U1|op|addr~12, MSX, 1
instance = comp, \emsx|U32|U1|op|addr~13\, emsx|U32|U1|op|addr~13, MSX, 1
instance = comp, \emsx|U32|U1|op|addr[10]\, emsx|U32|U1|op|addr[10], MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|w_xaddr[1]~0\, emsx|U32|U1|op|u_sine_table|w_xaddr[1]~0, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|Add2~8\, emsx|U32|U1|op|u_sine_table|Add2~8, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|ff_data~0\, emsx|U32|U1|op|u_sine_table|ff_data~0, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|ff_data[12]\, emsx|U32|U1|op|u_sine_table|ff_data[12], MSX, 1
instance = comp, \emsx|U32|U1|op|Add3~11\, emsx|U32|U1|op|Add3~11, MSX, 1
instance = comp, \emsx|U32|U1|op|opout_buf~2\, emsx|U32|U1|op|opout_buf~2, MSX, 1
instance = comp, \emsx|U32|U1|op|opout[8]\, emsx|U32|U1|op|opout[8], MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|Add2~13\, emsx|U32|U1|og|Ltbl|Add2~13, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|data.value[1]\, emsx|U32|U1|og|Ltbl|data.value[1], MSX, 1
instance = comp, \emsx|U32|U1|og|mo_wdata.value[1]\, emsx|U32|U1|og|mo_wdata.value[1], MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~52\, emsx|U32|U1|og|Mmem|data_array~52, MSX, 1
instance = comp, \emsx|U32|U1|og|vL~0\, emsx|U32|U1|og|vL~0, MSX, 1
instance = comp, \emsx|U32|U1|og|Add3~2\, emsx|U32|U1|og|Add3~2, MSX, 1
instance = comp, \emsx|U32|U1|og|AVERAGE~2\, emsx|U32|U1|og|AVERAGE~2, MSX, 1
instance = comp, \emsx|U32|U1|og|fb_wdata.value[1]\, emsx|U32|U1|og|fb_wdata.value[1], MSX, 1
instance = comp, \emsx|U32|U1|og|Fmem|data_array~22\, emsx|U32|U1|og|Fmem|data_array~22, MSX, 1
instance = comp, \emsx|U32|U1|op|ShiftRight0~14\, emsx|U32|U1|op|ShiftRight0~14, MSX, 1
instance = comp, \emsx|U32|U1|op|w_modula[17]~20\, emsx|U32|U1|op|w_modula[17]~20, MSX, 1
instance = comp, \emsx|U32|U1|op|Add0~0\, emsx|U32|U1|op|Add0~0, MSX, 1
instance = comp, \emsx|U32|U1|op|Add0~12\, emsx|U32|U1|op|Add0~12, MSX, 1
instance = comp, \emsx|U32|U1|pg|pgout[16]\, emsx|U32|U1|pg|pgout[16], MSX, 1
instance = comp, \emsx|U32|U1|op|Add0~13\, emsx|U32|U1|op|Add0~13, MSX, 1
instance = comp, \emsx|U32|U1|op|Add1~11\, emsx|U32|U1|op|Add1~11, MSX, 1
instance = comp, \emsx|U32|U1|op|Add1~12\, emsx|U32|U1|op|Add1~12, MSX, 1
instance = comp, \emsx|U32|U1|op|addr~5\, emsx|U32|U1|op|addr~5, MSX, 1
instance = comp, \emsx|U32|U1|op|process_0~0\, emsx|U32|U1|op|process_0~0, MSX, 1
instance = comp, \emsx|U32|U1|op|addr~6\, emsx|U32|U1|op|addr~6, MSX, 1
instance = comp, \emsx|U32|U1|op|process_0~2\, emsx|U32|U1|op|process_0~2, MSX, 1
instance = comp, \emsx|U32|U1|op|addr~7\, emsx|U32|U1|op|addr~7, MSX, 1
instance = comp, \emsx|U32|U1|op|addr[17]\, emsx|U32|U1|op|addr[17], MSX, 1
instance = comp, \emsx|U32|U1|ct|wf~feeder\, emsx|U32|U1|ct|wf~feeder, MSX, 1
instance = comp, \emsx|U32|U1|ct|wf\, emsx|U32|U1|ct|wf, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|ff_wf~0\, emsx|U32|U1|op|u_sine_table|ff_wf~0, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|ff_wf\, emsx|U32|U1|op|u_sine_table|ff_wf, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|ff_data~5\, emsx|U32|U1|op|u_sine_table|ff_data~5, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|ff_data[7]\, emsx|U32|U1|op|u_sine_table|ff_data[7], MSX, 1
instance = comp, \emsx|U32|U1|op|opout_buf~1\, emsx|U32|U1|op|opout_buf~1, MSX, 1
instance = comp, \emsx|U32|U1|op|opout[7]\, emsx|U32|U1|op|opout[7], MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|Add2~9\, emsx|U32|U1|og|Ltbl|Add2~9, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|data.value[4]\, emsx|U32|U1|og|Ltbl|data.value[4], MSX, 1
instance = comp, \emsx|U32|U1|og|Add1~1\, emsx|U32|U1|og|Add1~1, MSX, 1
instance = comp, \emsx|U32|U1|og|vR~1\, emsx|U32|U1|og|vR~1, MSX, 1
instance = comp, \emsx|U32|U1|og|Add2~9\, emsx|U32|U1|og|Add2~9, MSX, 1
instance = comp, \emsx|U32|U1|og|Add2~0\, emsx|U32|U1|og|Add2~0, MSX, 1
instance = comp, \emsx|U32|U1|og|AVERAGE~0\, emsx|U32|U1|og|AVERAGE~0, MSX, 1
instance = comp, \emsx|U32|U1|og|fb_wdata.value[0]\, emsx|U32|U1|og|fb_wdata.value[0], MSX, 1
instance = comp, \emsx|U32|U1|og|Fmem|data_array~16\, emsx|U32|U1|og|Fmem|data_array~16, MSX, 1
instance = comp, \emsx|U32|U1|op|w_modula[16]~19\, emsx|U32|U1|op|w_modula[16]~19, MSX, 1
instance = comp, \emsx|U32|U1|op|Add0~14\, emsx|U32|U1|op|Add0~14, MSX, 1
instance = comp, \emsx|U32|U1|op|Add0~15\, emsx|U32|U1|op|Add0~15, MSX, 1
instance = comp, \emsx|U32|U1|op|Add1~13\, emsx|U32|U1|op|Add1~13, MSX, 1
instance = comp, \emsx|U32|U1|op|addr[16]~0\, emsx|U32|U1|op|addr[16]~0, MSX, 1
instance = comp, \emsx|U32|U1|op|addr[16]\, emsx|U32|U1|op|addr[16], MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|w_addr1~0\, emsx|U32|U1|op|u_sine_table|w_addr1~0, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|ff_data~7\, emsx|U32|U1|op|u_sine_table|ff_data~7, MSX, 1
instance = comp, \emsx|U32|U1|op|u_sine_table|ff_data[5]\, emsx|U32|U1|op|u_sine_table|ff_data[5], MSX, 1
instance = comp, \emsx|U32|U1|op|Add3~4\, emsx|U32|U1|op|Add3~4, MSX, 1
instance = comp, \emsx|U32|U1|op|opout_buf~0\, emsx|U32|U1|op|opout_buf~0, MSX, 1
instance = comp, \emsx|U32|U1|op|opout[6]\, emsx|U32|U1|op|opout[6], MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|w_addr1[6]~0\, emsx|U32|U1|og|Ltbl|w_addr1[6]~0, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|Add1~4\, emsx|U32|U1|og|Ltbl|Add1~4, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|Add1~5\, emsx|U32|U1|og|Ltbl|Add1~5, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|Add2~12\, emsx|U32|U1|og|Ltbl|Add2~12, MSX, 1
instance = comp, \emsx|U32|U1|og|Ltbl|data.value[0]\, emsx|U32|U1|og|Ltbl|data.value[0], MSX, 1
instance = comp, \emsx|U32|U1|og|mo_wdata.value[0]\, emsx|U32|U1|og|mo_wdata.value[0], MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~51\, emsx|U32|U1|og|Mmem|data_array~51, MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux4~0\, emsx|U32|U1|tm|Mux4~0, MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux4~1\, emsx|U32|U1|tm|Mux4~1, MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux4~2\, emsx|U32|U1|tm|Mux4~2, MSX, 1
instance = comp, \emsx|U32|U1|tm|maddr[0]\, emsx|U32|U1|tm|maddr[0], MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux4~3\, emsx|U32|U1|tm|Mux4~3, MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux4~4\, emsx|U32|U1|tm|Mux4~4, MSX, 1
instance = comp, \emsx|U32|U1|tm|maddr[1]~feeder\, emsx|U32|U1|tm|maddr[1]~feeder, MSX, 1
instance = comp, \emsx|U32|U1|tm|maddr[1]\, emsx|U32|U1|tm|maddr[1], MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux9~0\, emsx|U32|U1|tm|Mux9~0, MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux9~3\, emsx|U32|U1|tm|Mux9~3, MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux9~2\, emsx|U32|U1|tm|Mux9~2, MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux9~1\, emsx|U32|U1|tm|Mux9~1, MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux3~0\, emsx|U32|U1|tm|Mux3~0, MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux3~1\, emsx|U32|U1|tm|Mux3~1, MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux3~4\, emsx|U32|U1|tm|Mux3~4, MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux3~6\, emsx|U32|U1|tm|Mux3~6, MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux9~5\, emsx|U32|U1|tm|Mux9~5, MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux9~4\, emsx|U32|U1|tm|Mux9~4, MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux3~2\, emsx|U32|U1|tm|Mux3~2, MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux3~3\, emsx|U32|U1|tm|Mux3~3, MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux3~7\, emsx|U32|U1|tm|Mux3~7, MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux2~2\, emsx|U32|U1|tm|Mux2~2, MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux2~1\, emsx|U32|U1|tm|Mux2~1, MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux2~0\, emsx|U32|U1|tm|Mux2~0, MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux2~4\, emsx|U32|U1|tm|Mux2~4, MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux2~3\, emsx|U32|U1|tm|Mux2~3, MSX, 1
instance = comp, \emsx|U32|U1|tm|maddr[2]\, emsx|U32|U1|tm|maddr[2], MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux2~5\, emsx|U32|U1|tm|Mux2~5, MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux1~6\, emsx|U32|U1|tm|Mux1~6, MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux1~3\, emsx|U32|U1|tm|Mux1~3, MSX, 1
instance = comp, \emsx|U32|U1|tm|maddr[3]\, emsx|U32|U1|tm|maddr[3], MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux1~2\, emsx|U32|U1|tm|Mux1~2, MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux1~4\, emsx|U32|U1|tm|Mux1~4, MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux1~5\, emsx|U32|U1|tm|Mux1~5, MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux1~7\, emsx|U32|U1|tm|Mux1~7, MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux1~8\, emsx|U32|U1|tm|Mux1~8, MSX, 1
instance = comp, \emsx|U32|U1|tm|maddr[4]\, emsx|U32|U1|tm|maddr[4], MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux0~7\, emsx|U32|U1|tm|Mux0~7, MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux0~4\, emsx|U32|U1|tm|Mux0~4, MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux0~3\, emsx|U32|U1|tm|Mux0~3, MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux0~6\, emsx|U32|U1|tm|Mux0~6, MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux0~5\, emsx|U32|U1|tm|Mux0~5, MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux0~2\, emsx|U32|U1|tm|Mux0~2, MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux0~8\, emsx|U32|U1|tm|Mux0~8, MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux0~9\, emsx|U32|U1|tm|Mux0~9, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array_rtl_1|auto_generated|ram_block1a0\, emsx|U32|U1|og|Mmem|data_array_rtl_1|auto_generated|ram_block1a0, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~44\, emsx|U32|U1|og|Mmem|data_array~44, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~45\, emsx|U32|U1|og|Mmem|data_array~45, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~24\, emsx|U32|U1|og|Mmem|data_array~24, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~16feeder\, emsx|U32|U1|og|Mmem|data_array~16feeder, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~16\, emsx|U32|U1|og|Mmem|data_array~16, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~27\, emsx|U32|U1|og|Mmem|data_array~27, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|rdata2.value[7]\, emsx|U32|U1|og|Mmem|rdata2.value[7], MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~20feeder\, emsx|U32|U1|og|Mmem|data_array~20feeder, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~20\, emsx|U32|U1|og|Mmem|data_array~20, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~31\, emsx|U32|U1|og|Mmem|data_array~31, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|rdata2.value[3]\, emsx|U32|U1|og|Mmem|rdata2.value[3], MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~18\, emsx|U32|U1|og|Mmem|data_array~18, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~34\, emsx|U32|U1|og|Mmem|data_array~34, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|rdata2.value[1]\, emsx|U32|U1|og|Mmem|rdata2.value[1], MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~17\, emsx|U32|U1|og|Mmem|data_array~17, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~33\, emsx|U32|U1|og|Mmem|data_array~33, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|rdata2.value[0]\, emsx|U32|U1|og|Mmem|rdata2.value[0], MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~19feeder\, emsx|U32|U1|og|Mmem|data_array~19feeder, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~19\, emsx|U32|U1|og|Mmem|data_array~19, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~32\, emsx|U32|U1|og|Mmem|data_array~32, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|rdata2.value[2]\, emsx|U32|U1|og|Mmem|rdata2.value[2], MSX, 1
instance = comp, \emsx|U32|U1|tm|Add0~0\, emsx|U32|U1|tm|Add0~0, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~21\, emsx|U32|U1|og|Mmem|data_array~21, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~30\, emsx|U32|U1|og|Mmem|data_array~30, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|rdata2.value[4]\, emsx|U32|U1|og|Mmem|rdata2.value[4], MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~22feeder\, emsx|U32|U1|og|Mmem|data_array~22feeder, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~22\, emsx|U32|U1|og|Mmem|data_array~22, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~29\, emsx|U32|U1|og|Mmem|data_array~29, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|rdata2.value[5]\, emsx|U32|U1|og|Mmem|rdata2.value[5], MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~23\, emsx|U32|U1|og|Mmem|data_array~23, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~28\, emsx|U32|U1|og|Mmem|data_array~28, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|rdata2.value[6]\, emsx|U32|U1|og|Mmem|rdata2.value[6], MSX, 1
instance = comp, \emsx|U32|U1|tm|Add0~1\, emsx|U32|U1|tm|Add0~1, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~26feeder\, emsx|U32|U1|og|Mmem|data_array~26feeder, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~26\, emsx|U32|U1|og|Mmem|data_array~26, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~36\, emsx|U32|U1|og|Mmem|data_array~36, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|rdata2.sign\, emsx|U32|U1|og|Mmem|rdata2.sign, MSX, 1
instance = comp, \emsx|U32|U1|tm|mo~2\, emsx|U32|U1|tm|mo~2, MSX, 1
instance = comp, \emsx|U32|U1|tm|mo[7]\, emsx|U32|U1|tm|mo[7], MSX, 1
instance = comp, \emsx|U32|U1|tm|Add0~2\, emsx|U32|U1|tm|Add0~2, MSX, 1
instance = comp, \emsx|U32|U1|tm|mo~3\, emsx|U32|U1|tm|mo~3, MSX, 1
instance = comp, \emsx|U32|U1|tm|mo[6]\, emsx|U32|U1|tm|mo[6], MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux12~0\, emsx|U32|U1|tm|Mux12~0, MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux12~1\, emsx|U32|U1|tm|Mux12~1, MSX, 1
instance = comp, \emsx|U32|U1|tm|Mux12~2\, emsx|U32|U1|tm|Mux12~2, MSX, 1
instance = comp, \emsx|U32|U1|tm|rmute\, emsx|U32|U1|tm|rmute, MSX, 1
instance = comp, \emsx|U32|U1|tm|ro[4]~2\, emsx|U32|U1|tm|ro[4]~2, MSX, 1
instance = comp, \emsx|U32|U1|tm|ro~4\, emsx|U32|U1|tm|ro~4, MSX, 1
instance = comp, \emsx|U32|U1|tm|ro[6]\, emsx|U32|U1|tm|ro[6], MSX, 1
instance = comp, \emsx|U32|U1|tm|mo~5\, emsx|U32|U1|tm|mo~5, MSX, 1
instance = comp, \emsx|U32|U1|tm|mo[4]\, emsx|U32|U1|tm|mo[4], MSX, 1
instance = comp, \emsx|U32|U1|tm|ro~7\, emsx|U32|U1|tm|ro~7, MSX, 1
instance = comp, \emsx|U32|U1|tm|ro[4]\, emsx|U32|U1|tm|ro[4], MSX, 1
instance = comp, \emsx|U32|U1|tm|Add0~3\, emsx|U32|U1|tm|Add0~3, MSX, 1
instance = comp, \emsx|U32|U1|tm|ro~8\, emsx|U32|U1|tm|ro~8, MSX, 1
instance = comp, \emsx|U32|U1|tm|ro[3]\, emsx|U32|U1|tm|ro[3], MSX, 1
instance = comp, \emsx|U32|U1|tm|mo~6\, emsx|U32|U1|tm|mo~6, MSX, 1
instance = comp, \emsx|U32|U1|tm|mo[3]\, emsx|U32|U1|tm|mo[3], MSX, 1
instance = comp, \emsx|U32|U1|tm|ro~9\, emsx|U32|U1|tm|ro~9, MSX, 1
instance = comp, \emsx|U32|U1|tm|ro~10\, emsx|U32|U1|tm|ro~10, MSX, 1
instance = comp, \emsx|U32|U1|tm|ro[2]\, emsx|U32|U1|tm|ro[2], MSX, 1
instance = comp, \emsx|U32|U1|tm|mo~9\, emsx|U32|U1|tm|mo~9, MSX, 1
instance = comp, \emsx|U32|U1|tm|mo[0]\, emsx|U32|U1|tm|mo[0], MSX, 1
instance = comp, \emsx|U32|U1|tm|ro~12\, emsx|U32|U1|tm|ro~12, MSX, 1
instance = comp, \emsx|U32|U1|tm|ro[0]\, emsx|U32|U1|tm|ro[0], MSX, 1
instance = comp, \emsx|U32|U1|tm|mo~8\, emsx|U32|U1|tm|mo~8, MSX, 1
instance = comp, \emsx|U32|U1|tm|mo[1]\, emsx|U32|U1|tm|mo[1], MSX, 1
instance = comp, \emsx|U32|U1|tm|ro~11\, emsx|U32|U1|tm|ro~11, MSX, 1
instance = comp, \emsx|U32|U1|tm|ro[1]\, emsx|U32|U1|tm|ro[1], MSX, 1
instance = comp, \emsx|U32|Add1~0\, emsx|U32|Add1~0, MSX, 1
instance = comp, \emsx|U32|U1|tm|mo~7\, emsx|U32|U1|tm|mo~7, MSX, 1
instance = comp, \emsx|U32|U1|tm|mo[2]\, emsx|U32|U1|tm|mo[2], MSX, 1
instance = comp, \emsx|U32|Add1~1\, emsx|U32|Add1~1, MSX, 1
instance = comp, \emsx|U32|Add1~2\, emsx|U32|Add1~2, MSX, 1
instance = comp, \emsx|U32|Add1~3\, emsx|U32|Add1~3, MSX, 1
instance = comp, \emsx|U32|U1|tm|ro~5\, emsx|U32|U1|tm|ro~5, MSX, 1
instance = comp, \emsx|U32|U1|tm|mo~4\, emsx|U32|U1|tm|mo~4, MSX, 1
instance = comp, \emsx|U32|U1|tm|mo[5]\, emsx|U32|U1|tm|mo[5], MSX, 1
instance = comp, \emsx|U32|U1|tm|ro~6\, emsx|U32|U1|tm|ro~6, MSX, 1
instance = comp, \emsx|U32|U1|tm|ro[5]\, emsx|U32|U1|tm|ro[5], MSX, 1
instance = comp, \emsx|U32|Add1~4\, emsx|U32|Add1~4, MSX, 1
instance = comp, \emsx|U32|Add1~5\, emsx|U32|Add1~5, MSX, 1
instance = comp, \emsx|U32|U1|tm|ro~3\, emsx|U32|U1|tm|ro~3, MSX, 1
instance = comp, \emsx|U32|U1|tm|ro[7]\, emsx|U32|U1|tm|ro[7], MSX, 1
instance = comp, \emsx|U32|Add1~9\, emsx|U32|Add1~9, MSX, 1
instance = comp, \emsx|U32|wav[7]\, emsx|U32|wav[7], MSX, 1
instance = comp, \emsx|Mult7|mult_core|decoder_node[0][7]\, emsx|Mult7|mult_core|decoder_node[0][7], MSX, 1
instance = comp, \emsx|U32|Add1~12\, emsx|U32|Add1~12, MSX, 1
instance = comp, \emsx|U32|wav[5]\, emsx|U32|wav[5], MSX, 1
instance = comp, \emsx|Add33~0\, emsx|Add33~0, MSX, 1
instance = comp, \emsx|Add33~1\, emsx|Add33~1, MSX, 1
instance = comp, \emsx|Add35~0\, emsx|Add35~0, MSX, 1
instance = comp, \emsx|U32|Add1~11\, emsx|U32|Add1~11, MSX, 1
instance = comp, \emsx|U32|wav[6]\, emsx|U32|wav[6], MSX, 1
instance = comp, \emsx|Mult7|mult_core|decoder_node[1][6]\, emsx|Mult7|mult_core|decoder_node[1][6], MSX, 1
instance = comp, \emsx|Mult7|mult_core|padder|adder[0]|carry_out[7]~1\, emsx|Mult7|mult_core|padder|adder[0]|carry_out[7]~1, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~25feeder\, emsx|U32|U1|og|Mmem|data_array~25feeder, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~25\, emsx|U32|U1|og|Mmem|data_array~25, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|data_array~35\, emsx|U32|U1|og|Mmem|data_array~35, MSX, 1
instance = comp, \emsx|U32|U1|og|Mmem|rdata2.value[8]\, emsx|U32|U1|og|Mmem|rdata2.value[8], MSX, 1
instance = comp, \emsx|U32|U1|tm|ro~0\, emsx|U32|U1|tm|ro~0, MSX, 1
instance = comp, \emsx|U32|U1|tm|mo~0\, emsx|U32|U1|tm|mo~0, MSX, 1
instance = comp, \emsx|U32|U1|tm|mo[8]\, emsx|U32|U1|tm|mo[8], MSX, 1
instance = comp, \emsx|U32|Add1~6\, emsx|U32|Add1~6, MSX, 1
instance = comp, \emsx|U32|U1|tm|ro~1\, emsx|U32|U1|tm|ro~1, MSX, 1
instance = comp, \emsx|U32|U1|tm|ro[8]\, emsx|U32|U1|tm|ro[8], MSX, 1
instance = comp, \emsx|U32|Add1~10\, emsx|U32|Add1~10, MSX, 1
instance = comp, \emsx|U32|wav[8]\, emsx|U32|wav[8], MSX, 1
instance = comp, \emsx|Mult7|mult_core|decoder_node[0][8]\, emsx|Mult7|mult_core|decoder_node[0][8], MSX, 1
instance = comp, \emsx|Mult7|mult_core|decoder_node[1][7]\, emsx|Mult7|mult_core|decoder_node[1][7], MSX, 1
instance = comp, \emsx|Mult7|mult_core|padder|adder[0]|sum_out[8]~1\, emsx|Mult7|mult_core|padder|adder[0]|sum_out[8]~1, MSX, 1
instance = comp, \emsx|Mult7|mult_core|padder|cpa_adder|adder[1]|_~0\, emsx|Mult7|mult_core|padder|cpa_adder|adder[1]|_~0, MSX, 1
instance = comp, \emsx|Mult7|mult_core|padder|cpa_adder|adder[1]|_~1\, emsx|Mult7|mult_core|padder|cpa_adder|adder[1]|_~1, MSX, 1
instance = comp, \emsx|Mult7|mult_core|padder|adder[0]|sum_out[7]~2\, emsx|Mult7|mult_core|padder|adder[0]|sum_out[7]~2, MSX, 1
instance = comp, \emsx|U32|Add1~17\, emsx|U32|Add1~17, MSX, 1
instance = comp, \emsx|U32|wav[0]\, emsx|U32|wav[0], MSX, 1
instance = comp, \emsx|U32|Add1~15\, emsx|U32|Add1~15, MSX, 1
instance = comp, \emsx|U32|wav[2]\, emsx|U32|wav[2], MSX, 1
instance = comp, \emsx|Mult7|mult_core|decoder_node[0][2]\, emsx|Mult7|mult_core|decoder_node[0][2], MSX, 1
instance = comp, \emsx|U32|Add1~16\, emsx|U32|Add1~16, MSX, 1
instance = comp, \emsx|U32|wav[1]\, emsx|U32|wav[1], MSX, 1
instance = comp, \emsx|Mult7|mult_core|decoder_node[1][1]\, emsx|Mult7|mult_core|decoder_node[1][1], MSX, 1
instance = comp, \emsx|Mult7|mult_core|padder|adder[0]|sum_out[2]~7\, emsx|Mult7|mult_core|padder|adder[0]|sum_out[2]~7, MSX, 1
instance = comp, \emsx|Mult7|mult_core|decoder_node[1][2]\, emsx|Mult7|mult_core|decoder_node[1][2], MSX, 1
instance = comp, \emsx|U32|Add1~14\, emsx|U32|Add1~14, MSX, 1
instance = comp, \emsx|U32|wav[3]\, emsx|U32|wav[3], MSX, 1
instance = comp, \emsx|Mult7|mult_core|decoder_node[0][3]\, emsx|Mult7|mult_core|decoder_node[0][3], MSX, 1
instance = comp, \emsx|Mult7|mult_core|padder|adder[0]|sum_out[3]~6\, emsx|Mult7|mult_core|padder|adder[0]|sum_out[3]~6, MSX, 1
instance = comp, \emsx|Add33~2\, emsx|Add33~2, MSX, 1
instance = comp, \emsx|Mult7|mult_core|padder|adder[0]|_~0\, emsx|Mult7|mult_core|padder|adder[0]|_~0, MSX, 1
instance = comp, \emsx|Mult7|mult_core|padder|adder[0]|carry_out[2]~6\, emsx|Mult7|mult_core|padder|adder[0]|carry_out[2]~6, MSX, 1
instance = comp, \emsx|Mult7|mult_core|padder|cpa_adder|adder[0]|genr_node[1]~1\, emsx|Mult7|mult_core|padder|cpa_adder|adder[0]|genr_node[1]~1, MSX, 1
instance = comp, \emsx|U32|Add1~13\, emsx|U32|Add1~13, MSX, 1
instance = comp, \emsx|U32|wav[4]\, emsx|U32|wav[4], MSX, 1
instance = comp, \emsx|Mult7|mult_core|decoder_node[1][4]\, emsx|Mult7|mult_core|decoder_node[1][4], MSX, 1
instance = comp, \emsx|Mult7|mult_core|decoder_node[0][5]\, emsx|Mult7|mult_core|decoder_node[0][5], MSX, 1
instance = comp, \emsx|Mult7|mult_core|padder|adder[0]|sum_out[5]~4\, emsx|Mult7|mult_core|padder|adder[0]|sum_out[5]~4, MSX, 1
instance = comp, \emsx|Mult7|mult_core|decoder_node[1][3]\, emsx|Mult7|mult_core|decoder_node[1][3], MSX, 1
instance = comp, \emsx|Mult7|mult_core|decoder_node[0][4]\, emsx|Mult7|mult_core|decoder_node[0][4], MSX, 1
instance = comp, \emsx|Mult7|mult_core|padder|adder[0]|carry_out[4]~4\, emsx|Mult7|mult_core|padder|adder[0]|carry_out[4]~4, MSX, 1
instance = comp, \emsx|Mult7|mult_core|padder|cpa_adder|adder[0]|_~0\, emsx|Mult7|mult_core|padder|cpa_adder|adder[0]|_~0, MSX, 1
instance = comp, \emsx|Mult7|mult_core|padder|adder[0]|sum_out[4]~5\, emsx|Mult7|mult_core|padder|adder[0]|sum_out[4]~5, MSX, 1
instance = comp, \emsx|Mult7|mult_core|padder|adder[0]|carry_out[3]~5\, emsx|Mult7|mult_core|padder|adder[0]|carry_out[3]~5, MSX, 1
instance = comp, \emsx|Mult7|mult_core|padder|cpa_adder|adder[0]|_~1\, emsx|Mult7|mult_core|padder|cpa_adder|adder[0]|_~1, MSX, 1
instance = comp, \emsx|Mult7|mult_core|decoder_node[1][5]\, emsx|Mult7|mult_core|decoder_node[1][5], MSX, 1
instance = comp, \emsx|Mult7|mult_core|decoder_node[0][6]\, emsx|Mult7|mult_core|decoder_node[0][6], MSX, 1
instance = comp, \emsx|Mult7|mult_core|padder|adder[0]|sum_out[6]~3\, emsx|Mult7|mult_core|padder|adder[0]|sum_out[6]~3, MSX, 1
instance = comp, \emsx|Mult7|mult_core|padder|cpa_adder|adder[0]|genr_node[2]~0\, emsx|Mult7|mult_core|padder|cpa_adder|adder[0]|genr_node[2]~0, MSX, 1
instance = comp, \emsx|Mult7|mult_core|padder|adder[0]|carry_out[5]~3\, emsx|Mult7|mult_core|padder|adder[0]|carry_out[5]~3, MSX, 1
instance = comp, \emsx|Mult7|mult_core|padder|cpa_adder|adder[0]|_~2\, emsx|Mult7|mult_core|padder|cpa_adder|adder[0]|_~2, MSX, 1
instance = comp, \emsx|Mult7|mult_core|padder|adder[0]|carry_out[6]~2\, emsx|Mult7|mult_core|padder|adder[0]|carry_out[6]~2, MSX, 1
instance = comp, \emsx|Mult7|mult_core|padder|cpa_adder|adder[1]|_~2\, emsx|Mult7|mult_core|padder|cpa_adder|adder[1]|_~2, MSX, 1
instance = comp, \emsx|Mult7|mult_core|padder|adder[0]|carry_out[8]~0\, emsx|Mult7|mult_core|padder|adder[0]|carry_out[8]~0, MSX, 1
instance = comp, \emsx|Mult7|mult_core|decoder_node[1][8]\, emsx|Mult7|mult_core|decoder_node[1][8], MSX, 1
instance = comp, \emsx|U32|U1|tm|mo~10\, emsx|U32|U1|tm|mo~10, MSX, 1
instance = comp, \emsx|U32|U1|tm|ro~13\, emsx|U32|U1|tm|ro~13, MSX, 1
instance = comp, \emsx|U32|U1|tm|ro[9]\, emsx|U32|U1|tm|ro[9], MSX, 1
instance = comp, \emsx|U32|U1|tm|mo~11\, emsx|U32|U1|tm|mo~11, MSX, 1
instance = comp, \emsx|U32|U1|tm|mo[9]\, emsx|U32|U1|tm|mo[9], MSX, 1
instance = comp, \emsx|U32|Add1~7\, emsx|U32|Add1~7, MSX, 1
instance = comp, \emsx|U32|Add1~8\, emsx|U32|Add1~8, MSX, 1
instance = comp, \emsx|U32|wav[9]\, emsx|U32|wav[9], MSX, 1
instance = comp, \emsx|Mult7|mult_core|decoder_node[0][9]\, emsx|Mult7|mult_core|decoder_node[0][9], MSX, 1
instance = comp, \emsx|Mult7|mult_core|padder|adder[0]|sum_out[9]~0\, emsx|Mult7|mult_core|padder|adder[0]|sum_out[9]~0, MSX, 1
instance = comp, \emsx|chOpll~11\, emsx|chOpll~11, MSX, 1
instance = comp, \emsx|Mult8|mult_core|padder|adder[0]|carry_out[8]~1\, emsx|Mult8|mult_core|padder|adder[0]|carry_out[8]~1, MSX, 1
instance = comp, \emsx|Mult7|mult_core|padder|adder[0]|_~1\, emsx|Mult7|mult_core|padder|adder[0]|_~1, MSX, 1
instance = comp, \emsx|Mult7|mult_core|padder|adder[0]|_~2\, emsx|Mult7|mult_core|padder|adder[0]|_~2, MSX, 1
instance = comp, \emsx|Mult8|mult_core|padder|adder[0]|sum_out[9]~1\, emsx|Mult8|mult_core|padder|adder[0]|sum_out[9]~1, MSX, 1
instance = comp, \emsx|Mult8|mult_core|padder|cpa_adder|adder[1]|_~0\, emsx|Mult8|mult_core|padder|cpa_adder|adder[1]|_~0, MSX, 1
instance = comp, \emsx|Mult8|mult_core|padder|adder[0]|carry_out[9]~0\, emsx|Mult8|mult_core|padder|adder[0]|carry_out[9]~0, MSX, 1
instance = comp, \emsx|Mult8|mult_core|padder|adder[0]|sum_out[8]~2\, emsx|Mult8|mult_core|padder|adder[0]|sum_out[8]~2, MSX, 1
instance = comp, \emsx|Mult8|mult_core|padder|adder[0]|sum_out[6]~4\, emsx|Mult8|mult_core|padder|adder[0]|sum_out[6]~4, MSX, 1
instance = comp, \emsx|Mult8|mult_core|padder|adder[0]|sum_out[5]~5\, emsx|Mult8|mult_core|padder|adder[0]|sum_out[5]~5, MSX, 1
instance = comp, \emsx|Mult8|mult_core|padder|adder[0]|carry_out[3]~6\, emsx|Mult8|mult_core|padder|adder[0]|carry_out[3]~6, MSX, 1
instance = comp, \emsx|Mult8|mult_core|padder|adder[0]|sum_out[4]~6\, emsx|Mult8|mult_core|padder|adder[0]|sum_out[4]~6, MSX, 1
instance = comp, \emsx|Mult8|mult_core|padder|adder[0]|carry_out[2]~7\, emsx|Mult8|mult_core|padder|adder[0]|carry_out[2]~7, MSX, 1
instance = comp, \emsx|Mult8|mult_core|padder|adder[0]|sum_out[2]~8\, emsx|Mult8|mult_core|padder|adder[0]|sum_out[2]~8, MSX, 1
instance = comp, \emsx|Mult8|mult_core|padder|adder[0]|sum_out[3]~7\, emsx|Mult8|mult_core|padder|adder[0]|sum_out[3]~7, MSX, 1
instance = comp, \emsx|Mult8|mult_core|padder|cpa_adder|adder[0]|_~0\, emsx|Mult8|mult_core|padder|cpa_adder|adder[0]|_~0, MSX, 1
instance = comp, \emsx|Mult8|mult_core|padder|cpa_adder|adder[0]|_~1\, emsx|Mult8|mult_core|padder|cpa_adder|adder[0]|_~1, MSX, 1
instance = comp, \emsx|Mult8|mult_core|padder|adder[0]|carry_out[4]~5\, emsx|Mult8|mult_core|padder|adder[0]|carry_out[4]~5, MSX, 1
instance = comp, \emsx|Mult8|mult_core|padder|cpa_adder|adder[0]|_~2\, emsx|Mult8|mult_core|padder|cpa_adder|adder[0]|_~2, MSX, 1
instance = comp, \emsx|Mult8|mult_core|padder|adder[0]|carry_out[5]~4\, emsx|Mult8|mult_core|padder|adder[0]|carry_out[5]~4, MSX, 1
instance = comp, \emsx|Mult8|mult_core|padder|cpa_adder|adder[0]|bg_out~0\, emsx|Mult8|mult_core|padder|cpa_adder|adder[0]|bg_out~0, MSX, 1
instance = comp, \emsx|Mult8|mult_core|padder|adder[0]|sum_out[7]~3\, emsx|Mult8|mult_core|padder|adder[0]|sum_out[7]~3, MSX, 1
instance = comp, \emsx|Mult8|mult_core|padder|adder[0]|carry_out[6]~3\, emsx|Mult8|mult_core|padder|adder[0]|carry_out[6]~3, MSX, 1
instance = comp, \emsx|Mult8|mult_core|padder|cpa_adder|adder[0]|bg_out~1\, emsx|Mult8|mult_core|padder|cpa_adder|adder[0]|bg_out~1, MSX, 1
instance = comp, \emsx|Mult8|mult_core|padder|adder[0]|carry_out[7]~2\, emsx|Mult8|mult_core|padder|adder[0]|carry_out[7]~2, MSX, 1
instance = comp, \emsx|Mult8|mult_core|padder|cpa_adder|adder[1]|_~1\, emsx|Mult8|mult_core|padder|cpa_adder|adder[1]|_~1, MSX, 1
instance = comp, \emsx|Mult8|mult_core|padder|cpa_adder|adder[1]|_~2\, emsx|Mult8|mult_core|padder|cpa_adder|adder[1]|_~2, MSX, 1
instance = comp, \emsx|Mult8|mult_core|padder|adder[0]|sum_out[10]~0\, emsx|Mult8|mult_core|padder|adder[0]|sum_out[10]~0, MSX, 1
instance = comp, \emsx|Mult8|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[2]\, emsx|Mult8|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[2], MSX, 1
instance = comp, \emsx|LessThan6~0\, emsx|LessThan6~0, MSX, 1
instance = comp, \emsx|Add34~0\, emsx|Add34~0, MSX, 1
instance = comp, \emsx|LessThan5~0\, emsx|LessThan5~0, MSX, 1
instance = comp, \emsx|chOpll~12\, emsx|chOpll~12, MSX, 1
instance = comp, \emsx|Add34~2\, emsx|Add34~2, MSX, 1
instance = comp, \emsx|Mult6|mult_core|decoder_node[1][7]\, emsx|Mult6|mult_core|decoder_node[1][7], MSX, 1
instance = comp, \emsx|Add34~1\, emsx|Add34~1, MSX, 1
instance = comp, \emsx|Mult6|mult_core|decoder_node[0][8]\, emsx|Mult6|mult_core|decoder_node[0][8], MSX, 1
instance = comp, \emsx|Mult6|mult_core|padder|adder[0]|sum_out[8]~1\, emsx|Mult6|mult_core|padder|adder[0]|sum_out[8]~1, MSX, 1
instance = comp, \emsx|Mult6|mult_core|decoder_node[0][7]\, emsx|Mult6|mult_core|decoder_node[0][7], MSX, 1
instance = comp, \emsx|Mult6|mult_core|decoder_node[1][6]\, emsx|Mult6|mult_core|decoder_node[1][6], MSX, 1
instance = comp, \emsx|Mult6|mult_core|padder|adder[0]|carry_out[7]~2\, emsx|Mult6|mult_core|padder|adder[0]|carry_out[7]~2, MSX, 1
instance = comp, \emsx|Mult6|mult_core|decoder_node[1][5]\, emsx|Mult6|mult_core|decoder_node[1][5], MSX, 1
instance = comp, \emsx|Mult6|mult_core|decoder_node[0][6]\, emsx|Mult6|mult_core|decoder_node[0][6], MSX, 1
instance = comp, \emsx|Mult6|mult_core|padder|adder[0]|carry_out[6]~3\, emsx|Mult6|mult_core|padder|adder[0]|carry_out[6]~3, MSX, 1
instance = comp, \emsx|Mult6|mult_core|padder|adder[0]|sum_out[7]~2\, emsx|Mult6|mult_core|padder|adder[0]|sum_out[7]~2, MSX, 1
instance = comp, \emsx|Mult6|mult_core|decoder_node[0][3]\, emsx|Mult6|mult_core|decoder_node[0][3], MSX, 1
instance = comp, \emsx|Mult6|mult_core|decoder_node[1][2]\, emsx|Mult6|mult_core|decoder_node[1][2], MSX, 1
instance = comp, \emsx|Mult6|mult_core|padder|adder[0]|carry_out[3]~6\, emsx|Mult6|mult_core|padder|adder[0]|carry_out[3]~6, MSX, 1
instance = comp, \emsx|Mult6|mult_core|decoder_node[1][3]\, emsx|Mult6|mult_core|decoder_node[1][3], MSX, 1
instance = comp, \emsx|Mult6|mult_core|decoder_node[0][4]\, emsx|Mult6|mult_core|decoder_node[0][4], MSX, 1
instance = comp, \emsx|Mult6|mult_core|padder|adder[0]|sum_out[4]~5\, emsx|Mult6|mult_core|padder|adder[0]|sum_out[4]~5, MSX, 1
instance = comp, \emsx|Mult6|mult_core|padder|adder[0]|sum_out[3]~6\, emsx|Mult6|mult_core|padder|adder[0]|sum_out[3]~6, MSX, 1
instance = comp, \emsx|Mult6|mult_core|decoder_node[0][2]\, emsx|Mult6|mult_core|decoder_node[0][2], MSX, 1
instance = comp, \emsx|Mult6|mult_core|decoder_node[1][1]\, emsx|Mult6|mult_core|decoder_node[1][1], MSX, 1
instance = comp, \emsx|Mult6|mult_core|padder|adder[0]|carry_out[2]~7\, emsx|Mult6|mult_core|padder|adder[0]|carry_out[2]~7, MSX, 1
instance = comp, \emsx|Mult6|mult_core|padder|adder[0]|_~0\, emsx|Mult6|mult_core|padder|adder[0]|_~0, MSX, 1
instance = comp, \emsx|Mult6|mult_core|padder|adder[0]|sum_out[2]~7\, emsx|Mult6|mult_core|padder|adder[0]|sum_out[2]~7, MSX, 1
instance = comp, \emsx|Mult6|mult_core|padder|cpa_adder|adder[0]|genr_node[1]~0\, emsx|Mult6|mult_core|padder|cpa_adder|adder[0]|genr_node[1]~0, MSX, 1
instance = comp, \emsx|Mult6|mult_core|padder|cpa_adder|adder[0]|_~0\, emsx|Mult6|mult_core|padder|cpa_adder|adder[0]|_~0, MSX, 1
instance = comp, \emsx|Mult6|mult_core|padder|adder[0]|carry_out[4]~5\, emsx|Mult6|mult_core|padder|adder[0]|carry_out[4]~5, MSX, 1
instance = comp, \emsx|Mult6|mult_core|decoder_node[1][4]\, emsx|Mult6|mult_core|decoder_node[1][4], MSX, 1
instance = comp, \emsx|Mult6|mult_core|decoder_node[0][5]\, emsx|Mult6|mult_core|decoder_node[0][5], MSX, 1
instance = comp, \emsx|Mult6|mult_core|padder|adder[0]|sum_out[5]~4\, emsx|Mult6|mult_core|padder|adder[0]|sum_out[5]~4, MSX, 1
instance = comp, \emsx|Mult6|mult_core|padder|cpa_adder|adder[0]|_~1\, emsx|Mult6|mult_core|padder|cpa_adder|adder[0]|_~1, MSX, 1
instance = comp, \emsx|Mult6|mult_core|padder|adder[0]|carry_out[5]~4\, emsx|Mult6|mult_core|padder|adder[0]|carry_out[5]~4, MSX, 1
instance = comp, \emsx|Mult6|mult_core|padder|adder[0]|sum_out[6]~3\, emsx|Mult6|mult_core|padder|adder[0]|sum_out[6]~3, MSX, 1
instance = comp, \emsx|Mult6|mult_core|padder|cpa_adder|adder[0]|_~2\, emsx|Mult6|mult_core|padder|cpa_adder|adder[0]|_~2, MSX, 1
instance = comp, \emsx|Mult6|mult_core|padder|cpa_adder|adder[0]|bg_out~0\, emsx|Mult6|mult_core|padder|cpa_adder|adder[0]|bg_out~0, MSX, 1
instance = comp, \emsx|chOpll~10\, emsx|chOpll~10, MSX, 1
instance = comp, \emsx|chOpll~13\, emsx|chOpll~13, MSX, 1
instance = comp, \emsx|chOpll~23\, emsx|chOpll~23, MSX, 1
instance = comp, \emsx|Mult7|mult_core|padder|cpa_adder|adder[0]|unreg_res_node[6]~0\, emsx|Mult7|mult_core|padder|cpa_adder|adder[0]|unreg_res_node[6]~0, MSX, 1
instance = comp, \emsx|chOpll~22\, emsx|chOpll~22, MSX, 1
instance = comp, \emsx|Mult6|mult_core|padder|cpa_adder|adder[0]|unreg_res_node[5]\, emsx|Mult6|mult_core|padder|cpa_adder|adder[0]|unreg_res_node[5], MSX, 1
instance = comp, \emsx|chOpll~24\, emsx|chOpll~24, MSX, 1
instance = comp, \emsx|Mult8|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[1]~1\, emsx|Mult8|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[1]~1, MSX, 1
instance = comp, \emsx|Mult8|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[1]\, emsx|Mult8|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[1], MSX, 1
instance = comp, \emsx|Mult7|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[0]~0\, emsx|Mult7|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[0]~0, MSX, 1
instance = comp, \emsx|Mult7|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[0]\, emsx|Mult7|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[0], MSX, 1
instance = comp, \emsx|chOpll~41\, emsx|chOpll~41, MSX, 1
instance = comp, \emsx|chOpll~14\, emsx|chOpll~14, MSX, 1
instance = comp, \emsx|chOpll~26\, emsx|chOpll~26, MSX, 1
instance = comp, \emsx|Mult6|mult_core|padder|cpa_adder|adder[0]|unreg_res_node[4]\, emsx|Mult6|mult_core|padder|cpa_adder|adder[0]|unreg_res_node[4], MSX, 1
instance = comp, \emsx|Mult7|mult_core|padder|cpa_adder|adder[0]|_~3\, emsx|Mult7|mult_core|padder|cpa_adder|adder[0]|_~3, MSX, 1
instance = comp, \emsx|chOpll~25\, emsx|chOpll~25, MSX, 1
instance = comp, \emsx|chOpll~27\, emsx|chOpll~27, MSX, 1
instance = comp, \emsx|chOpll~17\, emsx|chOpll~17, MSX, 1
instance = comp, \emsx|chOpll~18\, emsx|chOpll~18, MSX, 1
instance = comp, \emsx|chOpll~19\, emsx|chOpll~19, MSX, 1
instance = comp, \emsx|chOpll~20\, emsx|chOpll~20, MSX, 1
instance = comp, \emsx|chOpll~21\, emsx|chOpll~21, MSX, 1
instance = comp, \emsx|Mult6|mult_core|padder|cpa_adder|adder[0]|unreg_res_node[3]\, emsx|Mult6|mult_core|padder|cpa_adder|adder[0]|unreg_res_node[3], MSX, 1
instance = comp, \emsx|chOpll~28\, emsx|chOpll~28, MSX, 1
instance = comp, \emsx|chOpll~29\, emsx|chOpll~29, MSX, 1
instance = comp, \emsx|chOpll~30\, emsx|chOpll~30, MSX, 1
instance = comp, \emsx|Mult6|mult_core|padder|adder[0]|sum_out[2]~8\, emsx|Mult6|mult_core|padder|adder[0]|sum_out[2]~8, MSX, 1
instance = comp, \emsx|Mult6|mult_core|padder|cpa_adder|adder[0]|unreg_res_node[2]\, emsx|Mult6|mult_core|padder|cpa_adder|adder[0]|unreg_res_node[2], MSX, 1
instance = comp, \emsx|Add33~3\, emsx|Add33~3, MSX, 1
instance = comp, \emsx|Mult4|mult_core|decoder_node[2][0]\, emsx|Mult4|mult_core|decoder_node[2][0], MSX, 1
instance = comp, \emsx|Mult7|mult_core|padder|cpa_adder|adder[0]|unreg_res_node[3]~1\, emsx|Mult7|mult_core|padder|cpa_adder|adder[0]|unreg_res_node[3]~1, MSX, 1
instance = comp, \emsx|chOpll~31\, emsx|chOpll~31, MSX, 1
instance = comp, \emsx|chOpll~32\, emsx|chOpll~32, MSX, 1
instance = comp, \emsx|chOpll~33\, emsx|chOpll~33, MSX, 1
instance = comp, \emsx|Mult7|mult_core|padder|adder[0]|_~3\, emsx|Mult7|mult_core|padder|adder[0]|_~3, MSX, 1
instance = comp, \emsx|chOpll~36\, emsx|chOpll~36, MSX, 1
instance = comp, \emsx|chOpll~37\, emsx|chOpll~37, MSX, 1
instance = comp, \emsx|Mult7|mult_core|padder|cpa_adder|adder[0]|unreg_res_node[2]\, emsx|Mult7|mult_core|padder|cpa_adder|adder[0]|unreg_res_node[2], MSX, 1
instance = comp, \emsx|Mult5|mult_core|decoder_node[2][0]\, emsx|Mult5|mult_core|decoder_node[2][0], MSX, 1
instance = comp, \emsx|Mult8|mult_core|padder|cpa_adder|adder[0]|unreg_res_node[3]~0\, emsx|Mult8|mult_core|padder|cpa_adder|adder[0]|unreg_res_node[3]~0, MSX, 1
instance = comp, \emsx|chOpll~34\, emsx|chOpll~34, MSX, 1
instance = comp, \emsx|Mult6|mult_core|padder|adder[0]|_~1\, emsx|Mult6|mult_core|padder|adder[0]|_~1, MSX, 1
instance = comp, \emsx|chOpll~35\, emsx|chOpll~35, MSX, 1
instance = comp, \emsx|chOpll~40\, emsx|chOpll~40, MSX, 1
instance = comp, \emsx|chOpll~38\, emsx|chOpll~38, MSX, 1
instance = comp, \emsx|Add37~2\, emsx|Add37~2, MSX, 1
instance = comp, \emsx|chOpll~39\, emsx|chOpll~39, MSX, 1
instance = comp, \emsx|Add37~3\, emsx|Add37~3, MSX, 1
instance = comp, \emsx|Add37~4\, emsx|Add37~4, MSX, 1
instance = comp, \emsx|Add37~5\, emsx|Add37~5, MSX, 1
instance = comp, \emsx|Add37~6\, emsx|Add37~6, MSX, 1
instance = comp, \emsx|Add37~7\, emsx|Add37~7, MSX, 1
instance = comp, \emsx|Add37~8\, emsx|Add37~8, MSX, 1
instance = comp, \emsx|Add37~9\, emsx|Add37~9, MSX, 1
instance = comp, \emsx|Mult6|mult_core|padder|cpa_adder|adder[1]|_~3\, emsx|Mult6|mult_core|padder|cpa_adder|adder[1]|_~3, MSX, 1
instance = comp, \emsx|Mult6|mult_core|padder|adder[0]|carry_out[8]~1\, emsx|Mult6|mult_core|padder|adder[0]|carry_out[8]~1, MSX, 1
instance = comp, \emsx|Mult6|mult_core|decoder_node[0][9]\, emsx|Mult6|mult_core|decoder_node[0][9], MSX, 1
instance = comp, \emsx|Mult6|mult_core|decoder_node[1][8]\, emsx|Mult6|mult_core|decoder_node[1][8], MSX, 1
instance = comp, \emsx|Mult6|mult_core|decoder_node[2][7]\, emsx|Mult6|mult_core|decoder_node[2][7], MSX, 1
instance = comp, \emsx|Mult6|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[1]~0\, emsx|Mult6|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[1]~0, MSX, 1
instance = comp, \emsx|Mult8|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[3]~0\, emsx|Mult8|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[3]~0, MSX, 1
instance = comp, \emsx|Mult7|mult_core|padder|adder[0]|sum_out[10]~8\, emsx|Mult7|mult_core|padder|adder[0]|sum_out[10]~8, MSX, 1
instance = comp, \emsx|Mult7|mult_core|padder|cpa_adder|adder[1]|_~3\, emsx|Mult7|mult_core|padder|cpa_adder|adder[1]|_~3, MSX, 1
instance = comp, \emsx|Mult7|mult_core|padder|adder[0]|carry_out[9]~7\, emsx|Mult7|mult_core|padder|adder[0]|carry_out[9]~7, MSX, 1
instance = comp, \emsx|chOpll~7\, emsx|chOpll~7, MSX, 1
instance = comp, \emsx|Mult8|mult_core|padder|cpa_adder|adder[1]|_~3\, emsx|Mult8|mult_core|padder|cpa_adder|adder[1]|_~3, MSX, 1
instance = comp, \emsx|chOpll~8\, emsx|chOpll~8, MSX, 1
instance = comp, \emsx|chOpll~9\, emsx|chOpll~9, MSX, 1
instance = comp, \emsx|Mult6|mult_core|padder|cpa_adder|adder[1]|_~0\, emsx|Mult6|mult_core|padder|cpa_adder|adder[1]|_~0, MSX, 1
instance = comp, \emsx|Mult6|mult_core|padder|adder[0]|carry_out[9]~0\, emsx|Mult6|mult_core|padder|adder[0]|carry_out[9]~0, MSX, 1
instance = comp, \emsx|Mult6|mult_core|padder|cpa_adder|adder[1]|_~1\, emsx|Mult6|mult_core|padder|cpa_adder|adder[1]|_~1, MSX, 1
instance = comp, \emsx|Mult6|mult_core|padder|cpa_adder|adder[1]|_~2\, emsx|Mult6|mult_core|padder|cpa_adder|adder[1]|_~2, MSX, 1
instance = comp, \emsx|Mult6|mult_core|padder|adder[0]|sum_out[10]~0\, emsx|Mult6|mult_core|padder|adder[0]|sum_out[10]~0, MSX, 1
instance = comp, \emsx|Mult6|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[2]\, emsx|Mult6|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[2], MSX, 1
instance = comp, \emsx|chOpll~15\, emsx|chOpll~15, MSX, 1
instance = comp, \emsx|chOpll~16\, emsx|chOpll~16, MSX, 1
instance = comp, \emsx|chOpll~3\, emsx|chOpll~3, MSX, 1
instance = comp, \emsx|chOpll~4\, emsx|chOpll~4, MSX, 1
instance = comp, \emsx|chOpll~2\, emsx|chOpll~2, MSX, 1
instance = comp, \emsx|chOpll~5\, emsx|chOpll~5, MSX, 1
instance = comp, \emsx|Add37~1\, emsx|Add37~1, MSX, 1
instance = comp, \emsx|Add37~10\, emsx|Add37~10, MSX, 1
instance = comp, \emsx|Mult6|mult_core|padder|cpa_adder|adder[1]|_~4\, emsx|Mult6|mult_core|padder|cpa_adder|adder[1]|_~4, MSX, 1
instance = comp, \emsx|Mult6|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[3]~1\, emsx|Mult6|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[3]~1, MSX, 1
instance = comp, \emsx|Mult6|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[3]\, emsx|Mult6|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[3], MSX, 1
instance = comp, \emsx|Mult7|mult_core|padder|adder[0]|_~4\, emsx|Mult7|mult_core|padder|adder[0]|_~4, MSX, 1
instance = comp, \emsx|chOpll~42\, emsx|chOpll~42, MSX, 1
instance = comp, \emsx|chOpll~43\, emsx|chOpll~43, MSX, 1
instance = comp, \emsx|Add37~0\, emsx|Add37~0, MSX, 1
instance = comp, \emsx|Add37~13\, emsx|Add37~13, MSX, 1
instance = comp, \emsx|process_38~0\, emsx|process_38~0, MSX, 1
instance = comp, \emsx|Add28~5\, emsx|Add28~5, MSX, 1
instance = comp, \emsx|Add28~6\, emsx|Add28~6, MSX, 1
instance = comp, \emsx|Add28~0\, emsx|Add28~0, MSX, 1
instance = comp, \emsx|Add28~1\, emsx|Add28~1, MSX, 1
instance = comp, \emsx|Mult5|mult_core|decoder_node[0][7]\, emsx|Mult5|mult_core|decoder_node[0][7], MSX, 1
instance = comp, \emsx|Add28~4\, emsx|Add28~4, MSX, 1
instance = comp, \emsx|Mult5|mult_core|decoder_node[1][6]\, emsx|Mult5|mult_core|decoder_node[1][6], MSX, 1
instance = comp, \emsx|Mult5|mult_core|padder|adder[0]|sum_out[7]~3\, emsx|Mult5|mult_core|padder|adder[0]|sum_out[7]~3, MSX, 1
instance = comp, \emsx|Mult5|mult_core|decoder_node[1][4]\, emsx|Mult5|mult_core|decoder_node[1][4], MSX, 1
instance = comp, \emsx|Add28~7\, emsx|Add28~7, MSX, 1
instance = comp, \emsx|Mult5|mult_core|decoder_node[0][5]\, emsx|Mult5|mult_core|decoder_node[0][5], MSX, 1
instance = comp, \emsx|Mult5|mult_core|padder|adder[0]|carry_out[5]~4\, emsx|Mult5|mult_core|padder|adder[0]|carry_out[5]~4, MSX, 1
instance = comp, \emsx|Add28~8\, emsx|Add28~8, MSX, 1
instance = comp, \emsx|Mult5|mult_core|decoder_node[0][4]\, emsx|Mult5|mult_core|decoder_node[0][4], MSX, 1
instance = comp, \emsx|Mult5|mult_core|decoder_node[1][3]\, emsx|Mult5|mult_core|decoder_node[1][3], MSX, 1
instance = comp, \emsx|Mult5|mult_core|padder|adder[0]|carry_out[4]~5\, emsx|Mult5|mult_core|padder|adder[0]|carry_out[4]~5, MSX, 1
instance = comp, \emsx|Mult5|mult_core|decoder_node[1][1]\, emsx|Mult5|mult_core|decoder_node[1][1], MSX, 1
instance = comp, \emsx|Mult5|mult_core|decoder_node[0][2]\, emsx|Mult5|mult_core|decoder_node[0][2], MSX, 1
instance = comp, \emsx|Mult5|mult_core|padder|adder[0]|sum_out[2]~8\, emsx|Mult5|mult_core|padder|adder[0]|sum_out[2]~8, MSX, 1
instance = comp, \emsx|Mult5|mult_core|padder|adder[0]|carry_out[2]~7\, emsx|Mult5|mult_core|padder|adder[0]|carry_out[2]~7, MSX, 1
instance = comp, \emsx|Add28~9\, emsx|Add28~9, MSX, 1
instance = comp, \emsx|Mult5|mult_core|decoder_node[0][3]\, emsx|Mult5|mult_core|decoder_node[0][3], MSX, 1
instance = comp, \emsx|Mult5|mult_core|decoder_node[1][2]\, emsx|Mult5|mult_core|decoder_node[1][2], MSX, 1
instance = comp, \emsx|Mult5|mult_core|padder|adder[0]|sum_out[3]~7\, emsx|Mult5|mult_core|padder|adder[0]|sum_out[3]~7, MSX, 1
instance = comp, \emsx|Mult5|mult_core|padder|adder[0]|_~0\, emsx|Mult5|mult_core|padder|adder[0]|_~0, MSX, 1
instance = comp, \emsx|Mult5|mult_core|padder|cpa_adder|adder[0]|_~0\, emsx|Mult5|mult_core|padder|cpa_adder|adder[0]|_~0, MSX, 1
instance = comp, \emsx|Mult5|mult_core|padder|adder[0]|carry_out[3]~6\, emsx|Mult5|mult_core|padder|adder[0]|carry_out[3]~6, MSX, 1
instance = comp, \emsx|Mult5|mult_core|padder|adder[0]|sum_out[4]~6\, emsx|Mult5|mult_core|padder|adder[0]|sum_out[4]~6, MSX, 1
instance = comp, \emsx|Mult5|mult_core|padder|cpa_adder|adder[0]|_~1\, emsx|Mult5|mult_core|padder|cpa_adder|adder[0]|_~1, MSX, 1
instance = comp, \emsx|Mult5|mult_core|padder|adder[0]|sum_out[5]~5\, emsx|Mult5|mult_core|padder|adder[0]|sum_out[5]~5, MSX, 1
instance = comp, \emsx|Mult5|mult_core|padder|cpa_adder|adder[0]|_~2\, emsx|Mult5|mult_core|padder|cpa_adder|adder[0]|_~2, MSX, 1
instance = comp, \emsx|Mult5|mult_core|decoder_node[1][5]\, emsx|Mult5|mult_core|decoder_node[1][5], MSX, 1
instance = comp, \emsx|Mult5|mult_core|decoder_node[0][6]\, emsx|Mult5|mult_core|decoder_node[0][6], MSX, 1
instance = comp, \emsx|Add28~11\, emsx|Add28~11, MSX, 1
instance = comp, \emsx|Mult5|mult_core|padder|adder[0]|sum_out[6]~4\, emsx|Mult5|mult_core|padder|adder[0]|sum_out[6]~4, MSX, 1
instance = comp, \emsx|Mult5|mult_core|padder|cpa_adder|adder[0]|bg_out~0\, emsx|Mult5|mult_core|padder|cpa_adder|adder[0]|bg_out~0, MSX, 1
instance = comp, \emsx|Mult5|mult_core|padder|adder[0]|carry_out[6]~3\, emsx|Mult5|mult_core|padder|adder[0]|carry_out[6]~3, MSX, 1
instance = comp, \emsx|chOpll~65\, emsx|chOpll~65, MSX, 1
instance = comp, \emsx|Mult4|mult_core|padder|adder[0]|carry_out[3]~5\, emsx|Mult4|mult_core|padder|adder[0]|carry_out[3]~5, MSX, 1
instance = comp, \emsx|Mult4|mult_core|padder|adder[0]|carry_out[2]~6\, emsx|Mult4|mult_core|padder|adder[0]|carry_out[2]~6, MSX, 1
instance = comp, \emsx|Mult4|mult_core|padder|adder[0]|sum_out[3]~6\, emsx|Mult4|mult_core|padder|adder[0]|sum_out[3]~6, MSX, 1
instance = comp, \emsx|Mult4|mult_core|padder|adder[0]|sum_out[2]~7\, emsx|Mult4|mult_core|padder|adder[0]|sum_out[2]~7, MSX, 1
instance = comp, \emsx|Mult4|mult_core|padder|cpa_adder|adder[0]|_~0\, emsx|Mult4|mult_core|padder|cpa_adder|adder[0]|_~0, MSX, 1
instance = comp, \emsx|Mult4|mult_core|padder|adder[0]|sum_out[4]~5\, emsx|Mult4|mult_core|padder|adder[0]|sum_out[4]~5, MSX, 1
instance = comp, \emsx|Mult4|mult_core|padder|cpa_adder|adder[0]|_~1\, emsx|Mult4|mult_core|padder|cpa_adder|adder[0]|_~1, MSX, 1
instance = comp, \emsx|Mult4|mult_core|padder|adder[0]|carry_out[4]~4\, emsx|Mult4|mult_core|padder|adder[0]|carry_out[4]~4, MSX, 1
instance = comp, \emsx|Mult4|mult_core|padder|adder[0]|sum_out[5]~4\, emsx|Mult4|mult_core|padder|adder[0]|sum_out[5]~4, MSX, 1
instance = comp, \emsx|Mult4|mult_core|padder|cpa_adder|adder[0]|_~2\, emsx|Mult4|mult_core|padder|cpa_adder|adder[0]|_~2, MSX, 1
instance = comp, \emsx|Mult4|mult_core|padder|adder[0]|sum_out[6]~3\, emsx|Mult4|mult_core|padder|adder[0]|sum_out[6]~3, MSX, 1
instance = comp, \emsx|Mult4|mult_core|padder|adder[0]|carry_out[5]~3\, emsx|Mult4|mult_core|padder|adder[0]|carry_out[5]~3, MSX, 1
instance = comp, \emsx|chOpll~64\, emsx|chOpll~64, MSX, 1
instance = comp, \emsx|Mult3|mult_core|decoder_node[0][5]\, emsx|Mult3|mult_core|decoder_node[0][5], MSX, 1
instance = comp, \emsx|Mult3|mult_core|decoder_node[1][4]\, emsx|Mult3|mult_core|decoder_node[1][4], MSX, 1
instance = comp, \emsx|Mult3|mult_core|padder|adder[0]|sum_out[5]~4\, emsx|Mult3|mult_core|padder|adder[0]|sum_out[5]~4, MSX, 1
instance = comp, \emsx|Mult3|mult_core|padder|adder[0]|_~1\, emsx|Mult3|mult_core|padder|adder[0]|_~1, MSX, 1
instance = comp, \emsx|Mult3|mult_core|decoder_node[0][2]\, emsx|Mult3|mult_core|decoder_node[0][2], MSX, 1
instance = comp, \emsx|Mult3|mult_core|decoder_node[1][1]\, emsx|Mult3|mult_core|decoder_node[1][1], MSX, 1
instance = comp, \emsx|Mult3|mult_core|padder|adder[0]|carry_out[2]~6\, emsx|Mult3|mult_core|padder|adder[0]|carry_out[2]~6, MSX, 1
instance = comp, \emsx|Mult3|mult_core|decoder_node[0][3]\, emsx|Mult3|mult_core|decoder_node[0][3], MSX, 1
instance = comp, \emsx|Mult3|mult_core|decoder_node[1][2]\, emsx|Mult3|mult_core|decoder_node[1][2], MSX, 1
instance = comp, \emsx|Mult3|mult_core|padder|adder[0]|sum_out[3]~6\, emsx|Mult3|mult_core|padder|adder[0]|sum_out[3]~6, MSX, 1
instance = comp, \emsx|Mult3|mult_core|padder|adder[0]|sum_out[2]~7\, emsx|Mult3|mult_core|padder|adder[0]|sum_out[2]~7, MSX, 1
instance = comp, \emsx|Mult3|mult_core|padder|cpa_adder|adder[0]|_~0\, emsx|Mult3|mult_core|padder|cpa_adder|adder[0]|_~0, MSX, 1
instance = comp, \emsx|Mult3|mult_core|padder|adder[0]|carry_out[3]~5\, emsx|Mult3|mult_core|padder|adder[0]|carry_out[3]~5, MSX, 1
instance = comp, \emsx|Mult3|mult_core|decoder_node[0][4]\, emsx|Mult3|mult_core|decoder_node[0][4], MSX, 1
instance = comp, \emsx|Mult3|mult_core|decoder_node[1][3]\, emsx|Mult3|mult_core|decoder_node[1][3], MSX, 1
instance = comp, \emsx|Mult3|mult_core|padder|adder[0]|sum_out[4]~5\, emsx|Mult3|mult_core|padder|adder[0]|sum_out[4]~5, MSX, 1
instance = comp, \emsx|Mult3|mult_core|padder|cpa_adder|adder[0]|_~1\, emsx|Mult3|mult_core|padder|cpa_adder|adder[0]|_~1, MSX, 1
instance = comp, \emsx|Mult3|mult_core|padder|adder[0]|carry_out[4]~4\, emsx|Mult3|mult_core|padder|adder[0]|carry_out[4]~4, MSX, 1
instance = comp, \emsx|Mult3|mult_core|padder|cpa_adder|adder[0]|unreg_res_node[5]\, emsx|Mult3|mult_core|padder|cpa_adder|adder[0]|unreg_res_node[5], MSX, 1
instance = comp, \emsx|chOpll~66\, emsx|chOpll~66, MSX, 1
instance = comp, \emsx|Mult4|mult_core|padder|adder[0]|carry_out[7]~1\, emsx|Mult4|mult_core|padder|adder[0]|carry_out[7]~1, MSX, 1
instance = comp, \emsx|Mult4|mult_core|padder|adder[0]|carry_out[6]~2\, emsx|Mult4|mult_core|padder|adder[0]|carry_out[6]~2, MSX, 1
instance = comp, \emsx|Mult4|mult_core|padder|adder[0]|sum_out[7]~2\, emsx|Mult4|mult_core|padder|adder[0]|sum_out[7]~2, MSX, 1
instance = comp, \emsx|Mult4|mult_core|padder|cpa_adder|adder[0]|bg_out~0\, emsx|Mult4|mult_core|padder|cpa_adder|adder[0]|bg_out~0, MSX, 1
instance = comp, \emsx|Mult4|mult_core|padder|cpa_adder|adder[0]|bg_out~1\, emsx|Mult4|mult_core|padder|cpa_adder|adder[0]|bg_out~1, MSX, 1
instance = comp, \emsx|Mult5|mult_core|decoder_node[1][7]\, emsx|Mult5|mult_core|decoder_node[1][7], MSX, 1
instance = comp, \emsx|Mult5|mult_core|decoder_node[0][8]\, emsx|Mult5|mult_core|decoder_node[0][8], MSX, 1
instance = comp, \emsx|Mult4|mult_core|padder|adder[0]|sum_out[8]~1\, emsx|Mult4|mult_core|padder|adder[0]|sum_out[8]~1, MSX, 1
instance = comp, \emsx|Mult4|mult_core|padder|cpa_adder|adder[1]|_~0\, emsx|Mult4|mult_core|padder|cpa_adder|adder[1]|_~0, MSX, 1
instance = comp, \emsx|Add28~2\, emsx|Add28~2, MSX, 1
instance = comp, \emsx|Mult5|mult_core|decoder_node[0][9]\, emsx|Mult5|mult_core|decoder_node[0][9], MSX, 1
instance = comp, \emsx|Mult5|mult_core|decoder_node[1][8]\, emsx|Mult5|mult_core|decoder_node[1][8], MSX, 1
instance = comp, \emsx|Add28~10\, emsx|Add28~10, MSX, 1
instance = comp, \emsx|Mult4|mult_core|padder|adder[0]|sum_out[9]~0\, emsx|Mult4|mult_core|padder|adder[0]|sum_out[9]~0, MSX, 1
instance = comp, \emsx|Mult4|mult_core|padder|adder[0]|carry_out[8]~0\, emsx|Mult4|mult_core|padder|adder[0]|carry_out[8]~0, MSX, 1
instance = comp, \emsx|chOpll~53\, emsx|chOpll~53, MSX, 1
instance = comp, \emsx|Mult5|mult_core|padder|adder[0]|carry_out[7]~2\, emsx|Mult5|mult_core|padder|adder[0]|carry_out[7]~2, MSX, 1
instance = comp, \emsx|Mult5|mult_core|padder|cpa_adder|adder[0]|bg_out~1\, emsx|Mult5|mult_core|padder|cpa_adder|adder[0]|bg_out~1, MSX, 1
instance = comp, \emsx|Mult5|mult_core|padder|adder[0]|sum_out[8]~2\, emsx|Mult5|mult_core|padder|adder[0]|sum_out[8]~2, MSX, 1
instance = comp, \emsx|Mult5|mult_core|padder|cpa_adder|adder[1]|_~0\, emsx|Mult5|mult_core|padder|cpa_adder|adder[1]|_~0, MSX, 1
instance = comp, \emsx|Mult5|mult_core|padder|adder[0]|carry_out[8]~1\, emsx|Mult5|mult_core|padder|adder[0]|carry_out[8]~1, MSX, 1
instance = comp, \emsx|Mult5|mult_core|decoder_node[2][7]\, emsx|Mult5|mult_core|decoder_node[2][7], MSX, 1
instance = comp, \emsx|Add28~3\, emsx|Add28~3, MSX, 1
instance = comp, \emsx|Mult5|mult_core|padder|adder[0]|sum_out[10]~0\, emsx|Mult5|mult_core|padder|adder[0]|sum_out[10]~0, MSX, 1
instance = comp, \emsx|Mult5|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[2]~1\, emsx|Mult5|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[2]~1, MSX, 1
instance = comp, \emsx|Mult5|mult_core|padder|adder[0]|sum_out[9]~1\, emsx|Mult5|mult_core|padder|adder[0]|sum_out[9]~1, MSX, 1
instance = comp, \emsx|Mult5|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[2]\, emsx|Mult5|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[2], MSX, 1
instance = comp, \emsx|chOpll~54\, emsx|chOpll~54, MSX, 1
instance = comp, \emsx|chOpll~82\, emsx|chOpll~82, MSX, 1
instance = comp, \emsx|Mult5|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[1]~3\, emsx|Mult5|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[1]~3, MSX, 1
instance = comp, \emsx|Mult5|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[1]\, emsx|Mult5|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[1], MSX, 1
instance = comp, \emsx|chOpll~83\, emsx|chOpll~83, MSX, 1
instance = comp, \emsx|Mult3|mult_core|padder|cpa_adder|adder[0]|_~2\, emsx|Mult3|mult_core|padder|cpa_adder|adder[0]|_~2, MSX, 1
instance = comp, \emsx|Mult3|mult_core|decoder_node[1][5]\, emsx|Mult3|mult_core|decoder_node[1][5], MSX, 1
instance = comp, \emsx|Mult3|mult_core|decoder_node[2][4]\, emsx|Mult3|mult_core|decoder_node[2][4], MSX, 1
instance = comp, \emsx|Mult3|mult_core|padder|adder[0]|sum_out[6]~3\, emsx|Mult3|mult_core|padder|adder[0]|sum_out[6]~3, MSX, 1
instance = comp, \emsx|Mult3|mult_core|padder|adder[0]|carry_out[5]~3\, emsx|Mult3|mult_core|padder|adder[0]|carry_out[5]~3, MSX, 1
instance = comp, \emsx|chOpll~60\, emsx|chOpll~60, MSX, 1
instance = comp, \emsx|chOpll~71\, emsx|chOpll~71, MSX, 1
instance = comp, \emsx|Mult3|mult_core|padder|cpa_adder|adder[0]|unreg_res_node[3]\, emsx|Mult3|mult_core|padder|cpa_adder|adder[0]|unreg_res_node[3], MSX, 1
instance = comp, \emsx|chOpll~70\, emsx|chOpll~70, MSX, 1
instance = comp, \emsx|chOpll~72\, emsx|chOpll~72, MSX, 1
instance = comp, \emsx|chOpll~61\, emsx|chOpll~61, MSX, 1
instance = comp, \emsx|Mult5|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[0]~2\, emsx|Mult5|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[0]~2, MSX, 1
instance = comp, \emsx|Mult5|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[0]\, emsx|Mult5|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[0], MSX, 1
instance = comp, \emsx|chOpll~62\, emsx|chOpll~62, MSX, 1
instance = comp, \emsx|Mult3|mult_core|padder|adder[0]|sum_out[2]~9\, emsx|Mult3|mult_core|padder|adder[0]|sum_out[2]~9, MSX, 1
instance = comp, \emsx|Mult3|mult_core|padder|cpa_adder|adder[0]|unreg_res_node[2]\, emsx|Mult3|mult_core|padder|cpa_adder|adder[0]|unreg_res_node[2], MSX, 1
instance = comp, \emsx|Mult4|mult_core|padder|cpa_adder|adder[0]|unreg_res_node[3]~0\, emsx|Mult4|mult_core|padder|cpa_adder|adder[0]|unreg_res_node[3]~0, MSX, 1
instance = comp, \emsx|chOpll~73\, emsx|chOpll~73, MSX, 1
instance = comp, \emsx|chOpll~74\, emsx|chOpll~74, MSX, 1
instance = comp, \emsx|chOpll~75\, emsx|chOpll~75, MSX, 1
instance = comp, \emsx|Mult3|mult_core|padder|cpa_adder|adder[0]|unreg_res_node[4]\, emsx|Mult3|mult_core|padder|cpa_adder|adder[0]|unreg_res_node[4], MSX, 1
instance = comp, \emsx|chOpll~67\, emsx|chOpll~67, MSX, 1
instance = comp, \emsx|chOpll~68\, emsx|chOpll~68, MSX, 1
instance = comp, \emsx|chOpll~69\, emsx|chOpll~69, MSX, 1
instance = comp, \emsx|Mult4|mult_core|padder|cpa_adder|adder[0]|unreg_res_node[2]\, emsx|Mult4|mult_core|padder|cpa_adder|adder[0]|unreg_res_node[2], MSX, 1
instance = comp, \emsx|Mult5|mult_core|padder|cpa_adder|adder[0]|unreg_res_node[3]~0\, emsx|Mult5|mult_core|padder|cpa_adder|adder[0]|unreg_res_node[3]~0, MSX, 1
instance = comp, \emsx|chOpll~76\, emsx|chOpll~76, MSX, 1
instance = comp, \emsx|Mult3|mult_core|padder|adder[0]|_~2\, emsx|Mult3|mult_core|padder|adder[0]|_~2, MSX, 1
instance = comp, \emsx|chOpll~77\, emsx|chOpll~77, MSX, 1
instance = comp, \emsx|Mult4|mult_core|padder|adder[0]|_~0\, emsx|Mult4|mult_core|padder|adder[0]|_~0, MSX, 1
instance = comp, \emsx|chOpll~78\, emsx|chOpll~78, MSX, 1
instance = comp, \emsx|chOpll~79\, emsx|chOpll~79, MSX, 1
instance = comp, \emsx|Add30~0\, emsx|Add30~0, MSX, 1
instance = comp, \emsx|chOpll~80\, emsx|chOpll~80, MSX, 1
instance = comp, \emsx|Add30~1\, emsx|Add30~1, MSX, 1
instance = comp, \emsx|Add30~2\, emsx|Add30~2, MSX, 1
instance = comp, \emsx|Add30~3\, emsx|Add30~3, MSX, 1
instance = comp, \emsx|Add30~4\, emsx|Add30~4, MSX, 1
instance = comp, \emsx|Add30~5\, emsx|Add30~5, MSX, 1
instance = comp, \emsx|Mult3|mult_core|padder|adder[0]|carry_out[6]~2\, emsx|Mult3|mult_core|padder|adder[0]|carry_out[6]~2, MSX, 1
instance = comp, \emsx|Mult3|mult_core|padder|cpa_adder|adder[0]|bg_out~0\, emsx|Mult3|mult_core|padder|cpa_adder|adder[0]|bg_out~0, MSX, 1
instance = comp, \emsx|Mult3|mult_core|decoder_node[0][7]\, emsx|Mult3|mult_core|decoder_node[0][7], MSX, 1
instance = comp, \emsx|Mult3|mult_core|decoder_node[1][6]\, emsx|Mult3|mult_core|decoder_node[1][6], MSX, 1
instance = comp, \emsx|Mult3|mult_core|padder|adder[0]|sum_out[7]~2\, emsx|Mult3|mult_core|padder|adder[0]|sum_out[7]~2, MSX, 1
instance = comp, \emsx|chOpll~81\, emsx|chOpll~81, MSX, 1
instance = comp, \emsx|Add30~6\, emsx|Add30~6, MSX, 1
instance = comp, \emsx|Mult3|mult_core|decoder_node[0][8]\, emsx|Mult3|mult_core|decoder_node[0][8], MSX, 1
instance = comp, \emsx|Mult3|mult_core|decoder_node[1][7]\, emsx|Mult3|mult_core|decoder_node[1][7], MSX, 1
instance = comp, \emsx|Mult3|mult_core|padder|adder[0]|sum_out[8]~1\, emsx|Mult3|mult_core|padder|adder[0]|sum_out[8]~1, MSX, 1
instance = comp, \emsx|Mult3|mult_core|padder|cpa_adder|adder[0]|bg_out~1\, emsx|Mult3|mult_core|padder|cpa_adder|adder[0]|bg_out~1, MSX, 1
instance = comp, \emsx|Mult3|mult_core|padder|adder[0]|carry_out[7]~1\, emsx|Mult3|mult_core|padder|adder[0]|carry_out[7]~1, MSX, 1
instance = comp, \emsx|chOpll~52\, emsx|chOpll~52, MSX, 1
instance = comp, \emsx|Add30~7\, emsx|Add30~7, MSX, 1
instance = comp, \emsx|chOpll~84\, emsx|chOpll~84, MSX, 1
instance = comp, \emsx|Mult5|mult_core|padder|adder[0]|carry_out[9]~0\, emsx|Mult5|mult_core|padder|adder[0]|carry_out[9]~0, MSX, 1
instance = comp, \emsx|Mult5|mult_core|padder|cpa_adder|adder[1]|_~1\, emsx|Mult5|mult_core|padder|cpa_adder|adder[1]|_~1, MSX, 1
instance = comp, \emsx|chOpll~50\, emsx|chOpll~50, MSX, 1
instance = comp, \emsx|chOpll~87\, emsx|chOpll~87, MSX, 1
instance = comp, \emsx|Mult4|mult_core|padder|adder[0]|carry_out[9]~7\, emsx|Mult4|mult_core|padder|adder[0]|carry_out[9]~7, MSX, 1
instance = comp, \emsx|Mult4|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[3]~0\, emsx|Mult4|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[3]~0, MSX, 1
instance = comp, \emsx|Mult4|mult_core|padder|cpa_adder|adder[1]|_~1\, emsx|Mult4|mult_core|padder|cpa_adder|adder[1]|_~1, MSX, 1
instance = comp, \emsx|Mult4|mult_core|padder|adder[0]|sum_out[10]~8\, emsx|Mult4|mult_core|padder|adder[0]|sum_out[10]~8, MSX, 1
instance = comp, \emsx|Mult4|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[3]\, emsx|Mult4|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[3], MSX, 1
instance = comp, \emsx|chOpll~88\, emsx|chOpll~88, MSX, 1
instance = comp, \emsx|Mult3|mult_core|padder|adder[0]|carry_out[8]~7\, emsx|Mult3|mult_core|padder|adder[0]|carry_out[8]~7, MSX, 1
instance = comp, \emsx|Mult3|mult_core|decoder_node[1][8]\, emsx|Mult3|mult_core|decoder_node[1][8], MSX, 1
instance = comp, \emsx|Mult3|mult_core|decoder_node[2][7]\, emsx|Mult3|mult_core|decoder_node[2][7], MSX, 1
instance = comp, \emsx|Mult3|mult_core|padder|adder[0]|carry_out[9]~0\, emsx|Mult3|mult_core|padder|adder[0]|carry_out[9]~0, MSX, 1
instance = comp, \emsx|Mult3|mult_core|padder|adder[0]|sum_out[10]~0\, emsx|Mult3|mult_core|padder|adder[0]|sum_out[10]~0, MSX, 1
instance = comp, \emsx|Mult3|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[2]~0\, emsx|Mult3|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[2]~0, MSX, 1
instance = comp, \emsx|Mult3|mult_core|padder|adder[0]|sum_out[9]~8\, emsx|Mult3|mult_core|padder|adder[0]|sum_out[9]~8, MSX, 1
instance = comp, \emsx|Mult3|mult_core|padder|cpa_adder|adder[1]|_~0\, emsx|Mult3|mult_core|padder|cpa_adder|adder[1]|_~0, MSX, 1
instance = comp, \emsx|Mult3|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[2]\, emsx|Mult3|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[2], MSX, 1
instance = comp, \emsx|Add30~19\, emsx|Add30~19, MSX, 1
instance = comp, \emsx|chOpll~63\, emsx|chOpll~63, MSX, 1
instance = comp, \emsx|Mult5|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[3]~0\, emsx|Mult5|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[3]~0, MSX, 1
instance = comp, \emsx|Mult5|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[3]\, emsx|Mult5|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[3], MSX, 1
instance = comp, \emsx|chOpll~47\, emsx|chOpll~47, MSX, 1
instance = comp, \emsx|chOpll~48\, emsx|chOpll~48, MSX, 1
instance = comp, \emsx|chOpll~46\, emsx|chOpll~46, MSX, 1
instance = comp, \emsx|chOpll~49\, emsx|chOpll~49, MSX, 1
instance = comp, \emsx|Add30~20\, emsx|Add30~20, MSX, 1
instance = comp, \emsx|Add30~8\, emsx|Add30~8, MSX, 1
instance = comp, \emsx|Mult3|mult_core|padder|cpa_adder|adder[1]|_~1\, emsx|Mult3|mult_core|padder|cpa_adder|adder[1]|_~1, MSX, 1
instance = comp, \emsx|chOpll~51\, emsx|chOpll~51, MSX, 1
instance = comp, \emsx|Mult3|mult_core|padder|adder[0]|_~0\, emsx|Mult3|mult_core|padder|adder[0]|_~0, MSX, 1
instance = comp, \emsx|Mult3|mult_core|decoder_node[2][9]\, emsx|Mult3|mult_core|decoder_node[2][9], MSX, 1
instance = comp, \emsx|Mult3|mult_core|padder|cpa_adder|adder[1]|_~2\, emsx|Mult3|mult_core|padder|cpa_adder|adder[1]|_~2, MSX, 1
instance = comp, \emsx|chOpll~55\, emsx|chOpll~55, MSX, 1
instance = comp, \emsx|chOpll~57\, emsx|chOpll~57, MSX, 1
instance = comp, \emsx|chOpll~56\, emsx|chOpll~56, MSX, 1
instance = comp, \emsx|chOpll~58\, emsx|chOpll~58, MSX, 1
instance = comp, \emsx|Add30~21\, emsx|Add30~21, MSX, 1
instance = comp, \emsx|Add30~22\, emsx|Add30~22, MSX, 1
instance = comp, \emsx|Add30~13\, emsx|Add30~13, MSX, 1
instance = comp, \emsx|Add30~14\, emsx|Add30~14, MSX, 1
instance = comp, \emsx|Add30~15\, emsx|Add30~15, MSX, 1
instance = comp, \emsx|Add30~12\, emsx|Add30~12, MSX, 1
instance = comp, \emsx|Add31~0\, emsx|Add31~0, MSX, 1
instance = comp, \emsx|Add31~1\, emsx|Add31~1, MSX, 1
instance = comp, \emsx|Add31~2\, emsx|Add31~2, MSX, 1
instance = comp, \emsx|Add31~3\, emsx|Add31~3, MSX, 1
instance = comp, \emsx|Add30~16\, emsx|Add30~16, MSX, 1
instance = comp, \emsx|Add30~17\, emsx|Add30~17, MSX, 1
instance = comp, \emsx|Add30~18\, emsx|Add30~18, MSX, 1
instance = comp, \emsx|Add31~4\, emsx|Add31~4, MSX, 1
instance = comp, \emsx|Add31~5\, emsx|Add31~5, MSX, 1
instance = comp, \emsx|ff_opll~27\, emsx|ff_opll~27, MSX, 1
instance = comp, \emsx|ff_opll~7\, emsx|ff_opll~7, MSX, 1
instance = comp, \emsx|ff_opll[11]\, emsx|ff_opll[11], MSX, 1
instance = comp, \emsx|Add39~16\, emsx|Add39~16, MSX, 1
instance = comp, \emsx|chOpll~85\, emsx|chOpll~85, MSX, 1
instance = comp, \emsx|Add37~15\, emsx|Add37~15, MSX, 1
instance = comp, \emsx|Add37~14\, emsx|Add37~14, MSX, 1
instance = comp, \emsx|ff_opll~8\, emsx|ff_opll~8, MSX, 1
instance = comp, \emsx|ff_opll~9\, emsx|ff_opll~9, MSX, 1
instance = comp, \emsx|ff_opll[10]\, emsx|ff_opll[10], MSX, 1
instance = comp, \emsx|Add39~14\, emsx|Add39~14, MSX, 1
instance = comp, \emsx|Add31~8\, emsx|Add31~8, MSX, 1
instance = comp, \emsx|Mult6|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[1]\, emsx|Mult6|mult_core|padder|cpa_adder|adder[1]|unreg_res_node[1], MSX, 1
instance = comp, \emsx|Add37~16\, emsx|Add37~16, MSX, 1
instance = comp, \emsx|Add37~17\, emsx|Add37~17, MSX, 1
instance = comp, \emsx|ff_opll~10\, emsx|ff_opll~10, MSX, 1
instance = comp, \emsx|ff_opll[9]\, emsx|ff_opll[9], MSX, 1
instance = comp, \emsx|Add31~10\, emsx|Add31~10, MSX, 1
instance = comp, \emsx|Add37~19\, emsx|Add37~19, MSX, 1
instance = comp, \emsx|ff_opll~15\, emsx|ff_opll~15, MSX, 1
instance = comp, \emsx|ff_opll[6]\, emsx|ff_opll[6], MSX, 1
instance = comp, \emsx|Add39~8\, emsx|Add39~8, MSX, 1
instance = comp, \emsx|Add39~6\, emsx|Add39~6, MSX, 1
instance = comp, \emsx|Add37~21\, emsx|Add37~21, MSX, 1
instance = comp, \emsx|ff_opll~17\, emsx|ff_opll~17, MSX, 1
instance = comp, \emsx|ff_opll~18\, emsx|ff_opll~18, MSX, 1
instance = comp, \emsx|ff_opll[4]\, emsx|ff_opll[4], MSX, 1
instance = comp, \emsx|Add39~4\, emsx|Add39~4, MSX, 1
instance = comp, \emsx|Add37~22\, emsx|Add37~22, MSX, 1
instance = comp, \emsx|Add31~12\, emsx|Add31~12, MSX, 1
instance = comp, \emsx|ff_opll~19\, emsx|ff_opll~19, MSX, 1
instance = comp, \emsx|ff_opll[3]\, emsx|ff_opll[3], MSX, 1
instance = comp, \emsx|Add31~13\, emsx|Add31~13, MSX, 1
instance = comp, \emsx|Add37~23\, emsx|Add37~23, MSX, 1
instance = comp, \emsx|ff_opll~20\, emsx|ff_opll~20, MSX, 1
instance = comp, \emsx|ff_opll[2]\, emsx|ff_opll[2], MSX, 1
instance = comp, \emsx|Add39~0\, emsx|Add39~0, MSX, 1
instance = comp, \emsx|Add37~24\, emsx|Add37~24, MSX, 1
instance = comp, \emsx|chOpll~86\, emsx|chOpll~86, MSX, 1
instance = comp, \emsx|Add30~24\, emsx|Add30~24, MSX, 1
instance = comp, \emsx|ff_opll~21\, emsx|ff_opll~21, MSX, 1
instance = comp, \emsx|ff_opll[1]\, emsx|ff_opll[1], MSX, 1
instance = comp, \emsx|ff_opll~22\, emsx|ff_opll~22, MSX, 1
instance = comp, \emsx|ff_opll[0]\, emsx|ff_opll[0], MSX, 1
instance = comp, \emsx|Add40~0\, emsx|Add40~0, MSX, 1
instance = comp, \emsx|Add40~1\, emsx|Add40~1, MSX, 1
instance = comp, \emsx|Add39~2\, emsx|Add39~2, MSX, 1
instance = comp, \emsx|Add40~2\, emsx|Add40~2, MSX, 1
instance = comp, \emsx|Add40~3\, emsx|Add40~3, MSX, 1
instance = comp, \emsx|Add31~11\, emsx|Add31~11, MSX, 1
instance = comp, \emsx|Add37~20\, emsx|Add37~20, MSX, 1
instance = comp, \emsx|ff_opll~16\, emsx|ff_opll~16, MSX, 1
instance = comp, \emsx|ff_opll[5]\, emsx|ff_opll[5], MSX, 1
instance = comp, \emsx|Add40~4\, emsx|Add40~4, MSX, 1
instance = comp, \emsx|Add40~5\, emsx|Add40~5, MSX, 1
instance = comp, \emsx|Add37~18\, emsx|Add37~18, MSX, 1
instance = comp, \emsx|ff_opll~13\, emsx|ff_opll~13, MSX, 1
instance = comp, \emsx|ff_opll~14\, emsx|ff_opll~14, MSX, 1
instance = comp, \emsx|ff_opll[7]\, emsx|ff_opll[7], MSX, 1
instance = comp, \emsx|Add39~10\, emsx|Add39~10, MSX, 1
instance = comp, \emsx|Add40~6\, emsx|Add40~6, MSX, 1
instance = comp, \emsx|ff_opll~11\, emsx|ff_opll~11, MSX, 1
instance = comp, \emsx|Add31~9\, emsx|Add31~9, MSX, 1
instance = comp, \emsx|ff_opll~12\, emsx|ff_opll~12, MSX, 1
instance = comp, \emsx|ff_opll[8]\, emsx|ff_opll[8], MSX, 1
instance = comp, \emsx|Add39~12\, emsx|Add39~12, MSX, 1
instance = comp, \emsx|Add40~7\, emsx|Add40~7, MSX, 1
instance = comp, \emsx|Add40~8\, emsx|Add40~8, MSX, 1
instance = comp, \emsx|Add40~9\, emsx|Add40~9, MSX, 1
instance = comp, \emsx|Add40~10\, emsx|Add40~10, MSX, 1
instance = comp, \emsx|Add30~9\, emsx|Add30~9, MSX, 1
instance = comp, \emsx|chOpll~59\, emsx|chOpll~59, MSX, 1
instance = comp, \emsx|Add30~10\, emsx|Add30~10, MSX, 1
instance = comp, \emsx|chOpll~45\, emsx|chOpll~45, MSX, 1
instance = comp, \emsx|Add30~23\, emsx|Add30~23, MSX, 1
instance = comp, \emsx|Add31~7\, emsx|Add31~7, MSX, 1
instance = comp, \emsx|ff_opll~5\, emsx|ff_opll~5, MSX, 1
instance = comp, \emsx|Mult6|mult_core|decoder_node[2][9]\, emsx|Mult6|mult_core|decoder_node[2][9], MSX, 1
instance = comp, \emsx|Mult6|mult_core|padder|adder[0]|_~2\, emsx|Mult6|mult_core|padder|adder[0]|_~2, MSX, 1
instance = comp, \emsx|Mult6|mult_core|padder|cpa_adder|adder[1]|_~5\, emsx|Mult6|mult_core|padder|cpa_adder|adder[1]|_~5, MSX, 1
instance = comp, \emsx|chOpll~44\, emsx|chOpll~44, MSX, 1
instance = comp, \emsx|Add37~11\, emsx|Add37~11, MSX, 1
instance = comp, \emsx|ff_opll~4\, emsx|ff_opll~4, MSX, 1
instance = comp, \emsx|ff_opll~6\, emsx|ff_opll~6, MSX, 1
instance = comp, \emsx|ff_opll[12]\, emsx|ff_opll[12], MSX, 1
instance = comp, \emsx|Add39~20\, emsx|Add39~20, MSX, 1
instance = comp, \emsx|Add40~11\, emsx|Add40~11, MSX, 1
instance = comp, \emsx|Add30~11\, emsx|Add30~11, MSX, 1
instance = comp, \emsx|Add37~12\, emsx|Add37~12, MSX, 1
instance = comp, \emsx|chOpll~6\, emsx|chOpll~6, MSX, 1
instance = comp, \emsx|ff_opll~2\, emsx|ff_opll~2, MSX, 1
instance = comp, \emsx|Add31~6\, emsx|Add31~6, MSX, 1
instance = comp, \emsx|ff_opll~3\, emsx|ff_opll~3, MSX, 1
instance = comp, \emsx|ff_opll[13]\, emsx|ff_opll[13], MSX, 1
instance = comp, \emsx|Add40~24\, emsx|Add40~24, MSX, 1
instance = comp, \emsx|Add40~22\, emsx|Add40~22, MSX, 1
instance = comp, \emsx|Add40~23\, emsx|Add40~23, MSX, 1
instance = comp, \emsx|Add40~20\, emsx|Add40~20, MSX, 1
instance = comp, \emsx|Mux69~0\, emsx|Mux69~0, MSX, 1
instance = comp, \emsx|Mux65~1\, emsx|Mux65~1, MSX, 1
instance = comp, \emsx|Mux65~2\, emsx|Mux65~2, MSX, 1
instance = comp, \emsx|Mux69~1\, emsx|Mux69~1, MSX, 1
instance = comp, \emsx|ff_tr_pcm[5]~1\, emsx|ff_tr_pcm[5]~1, MSX, 1
instance = comp, \emsx|Mux65~0\, emsx|Mux65~0, MSX, 1
instance = comp, \emsx|Mux65~3\, emsx|Mux65~3, MSX, 1
instance = comp, \emsx|ff_tr_pcm[7]\, emsx|ff_tr_pcm[7], MSX, 1
instance = comp, \emsx|ff_tr_pcm[5]~2\, emsx|ff_tr_pcm[5]~2, MSX, 1
instance = comp, \emsx|Mux69~3\, emsx|Mux69~3, MSX, 1
instance = comp, \emsx|Mux69~4\, emsx|Mux69~4, MSX, 1
instance = comp, \emsx|U40|wave_out[4]~2\, emsx|U40|wave_out[4]~2, MSX, 1
instance = comp, \emsx|Mux69~5\, emsx|Mux69~5, MSX, 1
instance = comp, \emsx|Mux69~6\, emsx|Mux69~6, MSX, 1
instance = comp, \emsx|Mux67~0\, emsx|Mux67~0, MSX, 1
instance = comp, \emsx|Mux67~1\, emsx|Mux67~1, MSX, 1
instance = comp, \emsx|ff_tr_pcm[5]\, emsx|ff_tr_pcm[5], MSX, 1
instance = comp, \emsx|U40|wave_out[3]~3\, emsx|U40|wave_out[3]~3, MSX, 1
instance = comp, \emsx|Mux69~7\, emsx|Mux69~7, MSX, 1
instance = comp, \emsx|Mux69~8\, emsx|Mux69~8, MSX, 1
instance = comp, \emsx|Mux68~0\, emsx|Mux68~0, MSX, 1
instance = comp, \emsx|Mux68~1\, emsx|Mux68~1, MSX, 1
instance = comp, \emsx|ff_tr_pcm[4]\, emsx|ff_tr_pcm[4], MSX, 1
instance = comp, \emsx|Add40~16\, emsx|Add40~16, MSX, 1
instance = comp, \emsx|Add40~15\, emsx|Add40~15, MSX, 1
instance = comp, \emsx|Mux69~9\, emsx|Mux69~9, MSX, 1
instance = comp, \emsx|ff_tr_pcm[3]~0\, emsx|ff_tr_pcm[3]~0, MSX, 1
instance = comp, \emsx|ff_tr_pcm[3]~feeder\, emsx|ff_tr_pcm[3]~feeder, MSX, 1
instance = comp, \emsx|Mux69~11\, emsx|Mux69~11, MSX, 1
instance = comp, \emsx|Mux69~12\, emsx|Mux69~12, MSX, 1
instance = comp, \emsx|ff_tr_pcm[3]\, emsx|ff_tr_pcm[3], MSX, 1
instance = comp, \emsx|Add40~14\, emsx|Add40~14, MSX, 1
instance = comp, \emsx|Mux70~0\, emsx|Mux70~0, MSX, 1
instance = comp, \emsx|ff_tr_pcm[0]\, emsx|ff_tr_pcm[0], MSX, 1
instance = comp, \emsx|Add41~0\, emsx|Add41~0, MSX, 1
instance = comp, \emsx|Add41~1\, emsx|Add41~1, MSX, 1
instance = comp, \emsx|Add41~2\, emsx|Add41~2, MSX, 1
instance = comp, \emsx|Add41~3\, emsx|Add41~3, MSX, 1
instance = comp, \emsx|Add40~17\, emsx|Add40~17, MSX, 1
instance = comp, \emsx|Add41~4\, emsx|Add41~4, MSX, 1
instance = comp, \emsx|Add40~18\, emsx|Add40~18, MSX, 1
instance = comp, \emsx|U40|wave_out[5]~1\, emsx|U40|wave_out[5]~1, MSX, 1
instance = comp, \emsx|Mux66~0\, emsx|Mux66~0, MSX, 1
instance = comp, \emsx|Mux69~2\, emsx|Mux69~2, MSX, 1
instance = comp, \emsx|Mux66~1\, emsx|Mux66~1, MSX, 1
instance = comp, \emsx|ff_tr_pcm[6]\, emsx|ff_tr_pcm[6], MSX, 1
instance = comp, \emsx|Add41~5\, emsx|Add41~5, MSX, 1
instance = comp, \emsx|Add40~19\, emsx|Add40~19, MSX, 1
instance = comp, \emsx|Add41~6\, emsx|Add41~6, MSX, 1
instance = comp, \emsx|U35|LevCtrl~58\, emsx|U35|LevCtrl~58, MSX, 1
instance = comp, \emsx|Mux64~0\, emsx|Mux64~0, MSX, 1
instance = comp, \emsx|Mux64~1\, emsx|Mux64~1, MSX, 1
instance = comp, \emsx|ff_tr_pcm[8]\, emsx|ff_tr_pcm[8], MSX, 1
instance = comp, \emsx|Add41~7\, emsx|Add41~7, MSX, 1
instance = comp, \emsx|Add40~21\, emsx|Add40~21, MSX, 1
instance = comp, \emsx|U35|Equal20~0\, emsx|U35|Equal20~0, MSX, 1
instance = comp, \emsx|Mux63~0\, emsx|Mux63~0, MSX, 1
instance = comp, \emsx|Mux63~1\, emsx|Mux63~1, MSX, 1
instance = comp, \emsx|ff_tr_pcm[9]\, emsx|ff_tr_pcm[9], MSX, 1
instance = comp, \emsx|Add41~8\, emsx|Add41~8, MSX, 1
instance = comp, \emsx|Add41~9\, emsx|Add41~9, MSX, 1
instance = comp, \emsx|Add40~25\, emsx|Add40~25, MSX, 1
instance = comp, \emsx|Add41~15\, emsx|Add41~15, MSX, 1
instance = comp, \emsx|ff_pre_dacin[13]\, emsx|ff_pre_dacin[13], MSX, 1
instance = comp, \emsx|Add41~10\, emsx|Add41~10, MSX, 1
instance = comp, \emsx|Add40~12\, emsx|Add40~12, MSX, 1
instance = comp, \emsx|Add37~25\, emsx|Add37~25, MSX, 1
instance = comp, \emsx|Add30~25\, emsx|Add30~25, MSX, 1
instance = comp, \emsx|Add30~26\, emsx|Add30~26, MSX, 1
instance = comp, \emsx|Add31~14\, emsx|Add31~14, MSX, 1
instance = comp, \emsx|ff_opll~23\, emsx|ff_opll~23, MSX, 1
instance = comp, \emsx|ff_opll[14]\, emsx|ff_opll[14], MSX, 1
instance = comp, \emsx|Add39~23\, emsx|Add39~23, MSX, 1
instance = comp, \emsx|ff_psg~15\, emsx|ff_psg~15, MSX, 1
instance = comp, \emsx|ff_psg~16\, emsx|ff_psg~16, MSX, 1
instance = comp, \emsx|ff_psg~17\, emsx|ff_psg~17, MSX, 1
instance = comp, \emsx|ff_psg[14]\, emsx|ff_psg[14], MSX, 1
instance = comp, \emsx|ff_scc[14]~feeder\, emsx|ff_scc[14]~feeder, MSX, 1
instance = comp, \emsx|ff_scc[14]\, emsx|ff_scc[14], MSX, 1
instance = comp, \emsx|Add39~24\, emsx|Add39~24, MSX, 1
instance = comp, \emsx|Add40~13\, emsx|Add40~13, MSX, 1
instance = comp, \emsx|Add41~14\, emsx|Add41~14, MSX, 1
instance = comp, \emsx|ff_pre_dacin[14]\, emsx|ff_pre_dacin[14], MSX, 1
instance = comp, \emsx|Add37~26\, emsx|Add37~26, MSX, 1
instance = comp, \emsx|ff_opll~25\, emsx|ff_opll~25, MSX, 1
instance = comp, \emsx|ff_opll~24\, emsx|ff_opll~24, MSX, 1
instance = comp, \emsx|ff_opll~26\, emsx|ff_opll~26, MSX, 1
instance = comp, \emsx|ff_opll[15]\, emsx|ff_opll[15], MSX, 1
instance = comp, \emsx|Add41~11\, emsx|Add41~11, MSX, 1
instance = comp, \emsx|Add41~12\, emsx|Add41~12, MSX, 1
instance = comp, \emsx|Add41~13\, emsx|Add41~13, MSX, 1
instance = comp, \emsx|ff_pre_dacin[15]\, emsx|ff_pre_dacin[15], MSX, 1
instance = comp, \emsx|Add41~18\, emsx|Add41~18, MSX, 1
instance = comp, \emsx|ff_pre_dacin[2]\, emsx|ff_pre_dacin[2], MSX, 1
instance = comp, \emsx|Mux81~0\, emsx|Mux81~0, MSX, 1
instance = comp, \emsx|DACin[2]\, emsx|DACin[2], MSX, 1
instance = comp, \emsx|u_interpo|FF_D2[2]\, emsx|u_interpo|FF_D2[2], MSX, 1
instance = comp, \emsx|u_interpo|FF_D1[2]\, emsx|u_interpo|FF_D1[2], MSX, 1
instance = comp, \emsx|Add41~20\, emsx|Add41~20, MSX, 1
instance = comp, \emsx|ff_pre_dacin[0]\, emsx|ff_pre_dacin[0], MSX, 1
instance = comp, \emsx|Mux83~0\, emsx|Mux83~0, MSX, 1
instance = comp, \emsx|DACin[0]\, emsx|DACin[0], MSX, 1
instance = comp, \emsx|u_interpo|FF_D2[0]~feeder\, emsx|u_interpo|FF_D2[0]~feeder, MSX, 1
instance = comp, \emsx|u_interpo|FF_D2[0]\, emsx|u_interpo|FF_D2[0], MSX, 1
instance = comp, \emsx|u_interpo|FF_D1[0]~feeder\, emsx|u_interpo|FF_D1[0]~feeder, MSX, 1
instance = comp, \emsx|u_interpo|FF_D1[0]\, emsx|u_interpo|FF_D1[0], MSX, 1
instance = comp, \emsx|Add40~26\, emsx|Add40~26, MSX, 1
instance = comp, \emsx|Add41~19\, emsx|Add41~19, MSX, 1
instance = comp, \emsx|ff_pre_dacin[1]\, emsx|ff_pre_dacin[1], MSX, 1
instance = comp, \emsx|Mux82~0\, emsx|Mux82~0, MSX, 1
instance = comp, \emsx|DACin[1]\, emsx|DACin[1], MSX, 1
instance = comp, \emsx|u_interpo|FF_D2[1]\, emsx|u_interpo|FF_D2[1], MSX, 1
instance = comp, \emsx|u_interpo|FF_D1[1]\, emsx|u_interpo|FF_D1[1], MSX, 1
instance = comp, \emsx|u_interpo|Add1~0\, emsx|u_interpo|Add1~0, MSX, 1
instance = comp, \emsx|u_interpo|Add1~7\, emsx|u_interpo|Add1~7, MSX, 1
instance = comp, \emsx|Add41~17\, emsx|Add41~17, MSX, 1
instance = comp, \emsx|ff_pre_dacin[3]\, emsx|ff_pre_dacin[3], MSX, 1
instance = comp, \emsx|Mux80~0\, emsx|Mux80~0, MSX, 1
instance = comp, \emsx|DACin[3]\, emsx|DACin[3], MSX, 1
instance = comp, \emsx|u_interpo|FF_D2[3]\, emsx|u_interpo|FF_D2[3], MSX, 1
instance = comp, \emsx|u_interpo|FF_D1[3]\, emsx|u_interpo|FF_D1[3], MSX, 1
instance = comp, \emsx|u_interpo|Add1~1\, emsx|u_interpo|Add1~1, MSX, 1
instance = comp, \emsx|u_interpo|Add1~6\, emsx|u_interpo|Add1~6, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~1\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~1, MSX, 1
instance = comp, \emsx|u_interpo|Add1~8\, emsx|u_interpo|Add1~8, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~2\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~2, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~8\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~8, MSX, 1
instance = comp, \emsx|u_interpo|Add1~9\, emsx|u_interpo|Add1~9, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~7\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~7, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~5\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~5, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~6\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~6, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~4\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~4, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~42\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~42, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~5\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~5, MSX, 1
instance = comp, \emsx|Add41~16\, emsx|Add41~16, MSX, 1
instance = comp, \emsx|ff_pre_dacin[4]\, emsx|ff_pre_dacin[4], MSX, 1
instance = comp, \emsx|Mux79~0\, emsx|Mux79~0, MSX, 1
instance = comp, \emsx|DACin[4]\, emsx|DACin[4], MSX, 1
instance = comp, \emsx|u_interpo|FF_D2[4]\, emsx|u_interpo|FF_D2[4], MSX, 1
instance = comp, \emsx|u_interpo|FF_D1[4]\, emsx|u_interpo|FF_D1[4], MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~3\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~3, MSX, 1
instance = comp, \emsx|u_interpo|Add1~2\, emsx|u_interpo|Add1~2, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~4\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~4, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~6\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~6, MSX, 1
instance = comp, \emsx|u_interpo|Add1~5\, emsx|u_interpo|Add1~5, MSX, 1
instance = comp, \emsx|Add41~21\, emsx|Add41~21, MSX, 1
instance = comp, \emsx|ff_pre_dacin[5]\, emsx|ff_pre_dacin[5], MSX, 1
instance = comp, \emsx|Mux78~0\, emsx|Mux78~0, MSX, 1
instance = comp, \emsx|DACin[5]\, emsx|DACin[5], MSX, 1
instance = comp, \emsx|u_interpo|FF_D2[5]\, emsx|u_interpo|FF_D2[5], MSX, 1
instance = comp, \emsx|u_interpo|FF_D1[5]\, emsx|u_interpo|FF_D1[5], MSX, 1
instance = comp, \emsx|u_interpo|Add1~3\, emsx|u_interpo|Add1~3, MSX, 1
instance = comp, \emsx|u_interpo|Add1~4\, emsx|u_interpo|Add1~4, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~0\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~0, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~7\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~7, MSX, 1
instance = comp, \emsx|DACin[13]\, emsx|DACin[13], MSX, 1
instance = comp, \emsx|u_interpo|FF_D2[13]~feeder\, emsx|u_interpo|FF_D2[13]~feeder, MSX, 1
instance = comp, \emsx|u_interpo|FF_D2[13]\, emsx|u_interpo|FF_D2[13], MSX, 1
instance = comp, \emsx|u_interpo|FF_D1[13]\, emsx|u_interpo|FF_D1[13], MSX, 1
instance = comp, \emsx|u_interpo|Add1~26\, emsx|u_interpo|Add1~26, MSX, 1
instance = comp, \emsx|Add41~23\, emsx|Add41~23, MSX, 1
instance = comp, \emsx|ff_pre_dacin[11]\, emsx|ff_pre_dacin[11], MSX, 1
instance = comp, \emsx|Mux72~0\, emsx|Mux72~0, MSX, 1
instance = comp, \emsx|DACin[11]\, emsx|DACin[11], MSX, 1
instance = comp, \emsx|u_interpo|FF_D2[11]\, emsx|u_interpo|FF_D2[11], MSX, 1
instance = comp, \emsx|u_interpo|FF_D1[11]\, emsx|u_interpo|FF_D1[11], MSX, 1
instance = comp, \emsx|Add41~24\, emsx|Add41~24, MSX, 1
instance = comp, \emsx|ff_pre_dacin[10]\, emsx|ff_pre_dacin[10], MSX, 1
instance = comp, \emsx|Mux73~0\, emsx|Mux73~0, MSX, 1
instance = comp, \emsx|DACin[10]\, emsx|DACin[10], MSX, 1
instance = comp, \emsx|u_interpo|FF_D2[10]\, emsx|u_interpo|FF_D2[10], MSX, 1
instance = comp, \emsx|u_interpo|FF_D1[10]\, emsx|u_interpo|FF_D1[10], MSX, 1
instance = comp, \emsx|Add41~25\, emsx|Add41~25, MSX, 1
instance = comp, \emsx|ff_pre_dacin[9]\, emsx|ff_pre_dacin[9], MSX, 1
instance = comp, \emsx|Mux74~0\, emsx|Mux74~0, MSX, 1
instance = comp, \emsx|DACin[9]\, emsx|DACin[9], MSX, 1
instance = comp, \emsx|u_interpo|FF_D2[9]\, emsx|u_interpo|FF_D2[9], MSX, 1
instance = comp, \emsx|u_interpo|FF_D1[9]\, emsx|u_interpo|FF_D1[9], MSX, 1
instance = comp, \emsx|Add41~26\, emsx|Add41~26, MSX, 1
instance = comp, \emsx|ff_pre_dacin[8]\, emsx|ff_pre_dacin[8], MSX, 1
instance = comp, \emsx|Mux75~0\, emsx|Mux75~0, MSX, 1
instance = comp, \emsx|DACin[8]\, emsx|DACin[8], MSX, 1
instance = comp, \emsx|u_interpo|FF_D2[8]\, emsx|u_interpo|FF_D2[8], MSX, 1
instance = comp, \emsx|u_interpo|FF_D1[8]\, emsx|u_interpo|FF_D1[8], MSX, 1
instance = comp, \emsx|Add41~28\, emsx|Add41~28, MSX, 1
instance = comp, \emsx|ff_pre_dacin[6]\, emsx|ff_pre_dacin[6], MSX, 1
instance = comp, \emsx|Mux77~0\, emsx|Mux77~0, MSX, 1
instance = comp, \emsx|DACin[6]\, emsx|DACin[6], MSX, 1
instance = comp, \emsx|u_interpo|FF_D2[6]\, emsx|u_interpo|FF_D2[6], MSX, 1
instance = comp, \emsx|u_interpo|FF_D1[6]\, emsx|u_interpo|FF_D1[6], MSX, 1
instance = comp, \emsx|u_interpo|Add1~12\, emsx|u_interpo|Add1~12, MSX, 1
instance = comp, \emsx|u_interpo|Add1~13\, emsx|u_interpo|Add1~13, MSX, 1
instance = comp, \emsx|u_interpo|Add1~14\, emsx|u_interpo|Add1~14, MSX, 1
instance = comp, \emsx|u_interpo|Add1~11\, emsx|u_interpo|Add1~11, MSX, 1
instance = comp, \emsx|u_interpo|Add1~15\, emsx|u_interpo|Add1~15, MSX, 1
instance = comp, \emsx|Add41~27\, emsx|Add41~27, MSX, 1
instance = comp, \emsx|ff_pre_dacin[7]\, emsx|ff_pre_dacin[7], MSX, 1
instance = comp, \emsx|Mux76~0\, emsx|Mux76~0, MSX, 1
instance = comp, \emsx|DACin[7]\, emsx|DACin[7], MSX, 1
instance = comp, \emsx|u_interpo|FF_D2[7]\, emsx|u_interpo|FF_D2[7], MSX, 1
instance = comp, \emsx|u_interpo|FF_D1[7]\, emsx|u_interpo|FF_D1[7], MSX, 1
instance = comp, \emsx|u_interpo|Add1~16\, emsx|u_interpo|Add1~16, MSX, 1
instance = comp, \emsx|u_interpo|Add1~17\, emsx|u_interpo|Add1~17, MSX, 1
instance = comp, \emsx|u_interpo|Add1~18\, emsx|u_interpo|Add1~18, MSX, 1
instance = comp, \emsx|u_interpo|Add1~19\, emsx|u_interpo|Add1~19, MSX, 1
instance = comp, \emsx|u_interpo|Add1~10\, emsx|u_interpo|Add1~10, MSX, 1
instance = comp, \emsx|u_interpo|Add1~20\, emsx|u_interpo|Add1~20, MSX, 1
instance = comp, \emsx|Add41~22\, emsx|Add41~22, MSX, 1
instance = comp, \emsx|ff_pre_dacin[12]\, emsx|ff_pre_dacin[12], MSX, 1
instance = comp, \emsx|Mux71~0\, emsx|Mux71~0, MSX, 1
instance = comp, \emsx|DACin[12]\, emsx|DACin[12], MSX, 1
instance = comp, \emsx|u_interpo|FF_D2[12]\, emsx|u_interpo|FF_D2[12], MSX, 1
instance = comp, \emsx|u_interpo|FF_D1[12]\, emsx|u_interpo|FF_D1[12], MSX, 1
instance = comp, \emsx|u_interpo|Add1~27\, emsx|u_interpo|Add1~27, MSX, 1
instance = comp, \emsx|u_interpo|Add1~23\, emsx|u_interpo|Add1~23, MSX, 1
instance = comp, \emsx|u_interpo|Add1~24\, emsx|u_interpo|Add1~24, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~28\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~28, MSX, 1
instance = comp, \emsx|u_interpo|Add1~21\, emsx|u_interpo|Add1~21, MSX, 1
instance = comp, \emsx|u_interpo|Add1~22\, emsx|u_interpo|Add1~22, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~29\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~29, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~9\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~9, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~11\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~11, MSX, 1
instance = comp, \emsx|u_interpo|Add1~25\, emsx|u_interpo|Add1~25, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~10\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~10, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~13\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~13, MSX, 1
instance = comp, \emsx|u_interpo|Add1~33\, emsx|u_interpo|Add1~33, MSX, 1
instance = comp, \emsx|u_interpo|Add1~34\, emsx|u_interpo|Add1~34, MSX, 1
instance = comp, \emsx|u_interpo|Add1~31\, emsx|u_interpo|Add1~31, MSX, 1
instance = comp, \emsx|u_interpo|Add1~32\, emsx|u_interpo|Add1~32, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~21\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~21, MSX, 1
instance = comp, \emsx|u_interpo|Add1~35\, emsx|u_interpo|Add1~35, MSX, 1
instance = comp, \emsx|u_interpo|Add1~36\, emsx|u_interpo|Add1~36, MSX, 1
instance = comp, \emsx|u_interpo|Add1~37\, emsx|u_interpo|Add1~37, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~25\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~25, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~24\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~24, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~14\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~14, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~27\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~27, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~26\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~26, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~15\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~15, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~16\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~16, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~22\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~22, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~23\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~23, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~17\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~17, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~20\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~20, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~18\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~18, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~18\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~18, MSX, 1
instance = comp, \emsx|u_interpo|Add1~29\, emsx|u_interpo|Add1~29, MSX, 1
instance = comp, \emsx|u_interpo|Add1~28\, emsx|u_interpo|Add1~28, MSX, 1
instance = comp, \emsx|u_interpo|Add1~30\, emsx|u_interpo|Add1~30, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~19\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~19, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~19\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~19, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~16\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~16, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~17\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~17, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~20\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~20, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~15\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~15, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~14\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~14, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~21\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~21, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~12\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|_~12, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~22\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~22, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~23\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~23, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~26\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~26, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~27\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~27, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~28\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~28, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~24\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~24, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~13\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~13, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~25\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~25, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~38\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~38, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~36\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~36, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~37\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~37, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~29\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~29, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~32\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~32, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~34\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~34, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~35\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~35, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~10\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~10, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|cs3a[1]~0\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|cs3a[1]~0, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~8\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~8, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~9\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~9, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~11\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~11, MSX, 1
instance = comp, \emsx|u_interpo|Add2~0\, emsx|u_interpo|Add2~0, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~12\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~12, MSX, 1
instance = comp, \emsx|u_interpo|Add2~1\, emsx|u_interpo|Add2~1, MSX, 1
instance = comp, \emsx|u_interpo|Add2~2\, emsx|u_interpo|Add2~2, MSX, 1
instance = comp, \emsx|u_interpo|Add2~4\, emsx|u_interpo|Add2~4, MSX, 1
instance = comp, \emsx|u_interpo|Add2~5\, emsx|u_interpo|Add2~5, MSX, 1
instance = comp, \emsx|u_interpo|Add2~6\, emsx|u_interpo|Add2~6, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~33\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~33, MSX, 1
instance = comp, \emsx|u_interpo|Add2~7\, emsx|u_interpo|Add2~7, MSX, 1
instance = comp, \emsx|u_interpo|Add2~8\, emsx|u_interpo|Add2~8, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~31\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~31, MSX, 1
instance = comp, \emsx|u_interpo|Add2~9\, emsx|u_interpo|Add2~9, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~30\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~30, MSX, 1
instance = comp, \emsx|u_interpo|Add2~10\, emsx|u_interpo|Add2~10, MSX, 1
instance = comp, \emsx|u_interpo|Add2~11\, emsx|u_interpo|Add2~11, MSX, 1
instance = comp, \emsx|u_interpo|Add2~12\, emsx|u_interpo|Add2~12, MSX, 1
instance = comp, \emsx|u_interpo|Add2~13\, emsx|u_interpo|Add2~13, MSX, 1
instance = comp, \emsx|u_interpo|Add2~14\, emsx|u_interpo|Add2~14, MSX, 1
instance = comp, \emsx|u_interpo|Add2~15\, emsx|u_interpo|Add2~15, MSX, 1
instance = comp, \emsx|u_interpo|Add2~16\, emsx|u_interpo|Add2~16, MSX, 1
instance = comp, \emsx|u_interpo|Add2~17\, emsx|u_interpo|Add2~17, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~39\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~39, MSX, 1
instance = comp, \emsx|u_interpo|Add2~31\, emsx|u_interpo|Add2~31, MSX, 1
instance = comp, \emsx|u_interpo|Add2~30\, emsx|u_interpo|Add2~30, MSX, 1
instance = comp, \emsx|u_interpo|Add2~24\, emsx|u_interpo|Add2~24, MSX, 1
instance = comp, \emsx|u_interpo|Add2~23\, emsx|u_interpo|Add2~23, MSX, 1
instance = comp, \emsx|u_interpo|Add2~21\, emsx|u_interpo|Add2~21, MSX, 1
instance = comp, \emsx|u_interpo|Add2~22\, emsx|u_interpo|Add2~22, MSX, 1
instance = comp, \emsx|u_interpo|Add2~19\, emsx|u_interpo|Add2~19, MSX, 1
instance = comp, \emsx|u_interpo|Add3~0\, emsx|u_interpo|Add3~0, MSX, 1
instance = comp, \emsx|u_interpo|Add2~18\, emsx|u_interpo|Add2~18, MSX, 1
instance = comp, \emsx|u_interpo|Add3~1\, emsx|u_interpo|Add3~1, MSX, 1
instance = comp, \emsx|u_interpo|Add3~2\, emsx|u_interpo|Add3~2, MSX, 1
instance = comp, \emsx|u_interpo|Add2~20\, emsx|u_interpo|Add2~20, MSX, 1
instance = comp, \emsx|u_interpo|Add3~3\, emsx|u_interpo|Add3~3, MSX, 1
instance = comp, \emsx|u_interpo|Add3~4\, emsx|u_interpo|Add3~4, MSX, 1
instance = comp, \emsx|u_interpo|Add3~5\, emsx|u_interpo|Add3~5, MSX, 1
instance = comp, \emsx|u_interpo|Add2~25\, emsx|u_interpo|Add2~25, MSX, 1
instance = comp, \emsx|u_interpo|Add3~6\, emsx|u_interpo|Add3~6, MSX, 1
instance = comp, \emsx|u_interpo|Add2~26\, emsx|u_interpo|Add2~26, MSX, 1
instance = comp, \emsx|u_interpo|Add3~7\, emsx|u_interpo|Add3~7, MSX, 1
instance = comp, \emsx|u_interpo|Add2~27\, emsx|u_interpo|Add2~27, MSX, 1
instance = comp, \emsx|u_interpo|Add3~8\, emsx|u_interpo|Add3~8, MSX, 1
instance = comp, \emsx|u_interpo|Add2~28\, emsx|u_interpo|Add2~28, MSX, 1
instance = comp, \emsx|u_interpo|Add3~9\, emsx|u_interpo|Add3~9, MSX, 1
instance = comp, \emsx|u_interpo|Add2~29\, emsx|u_interpo|Add2~29, MSX, 1
instance = comp, \emsx|u_interpo|Add3~10\, emsx|u_interpo|Add3~10, MSX, 1
instance = comp, \emsx|u_interpo|Add3~11\, emsx|u_interpo|Add3~11, MSX, 1
instance = comp, \emsx|u_interpo|Add3~12\, emsx|u_interpo|Add3~12, MSX, 1
instance = comp, \emsx|u_interpo|Add3~13\, emsx|u_interpo|Add3~13, MSX, 1
instance = comp, \emsx|u_interpo|ODATA~2\, emsx|u_interpo|ODATA~2, MSX, 1
instance = comp, \emsx|u_interpo|ODATA~3\, emsx|u_interpo|ODATA~3, MSX, 1
instance = comp, \emsx|u_interpo|ODATA[2]\, emsx|u_interpo|ODATA[2], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D1[2]~feeder\, emsx|u_lpf2|FF_D1[2]~feeder, MSX, 1
instance = comp, \emsx|u_lpf2|FF_D1[2]\, emsx|u_lpf2|FF_D1[2], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D2[2]\, emsx|u_lpf2|FF_D2[2], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D3[2]\, emsx|u_lpf2|FF_D3[2], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D4[2]\, emsx|u_lpf2|FF_D4[2], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D5[2]\, emsx|u_lpf2|FF_D5[2], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D6[2]\, emsx|u_lpf2|FF_D6[2], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D7[2]\, emsx|u_lpf2|FF_D7[2], MSX, 1
instance = comp, \emsx|u_interpo|Add2~3\, emsx|u_interpo|Add2~3, MSX, 1
instance = comp, \emsx|u_interpo|ODATA~0\, emsx|u_interpo|ODATA~0, MSX, 1
instance = comp, \emsx|u_interpo|ODATA[0]\, emsx|u_interpo|ODATA[0], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D1[0]\, emsx|u_lpf2|FF_D1[0], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D2[0]\, emsx|u_lpf2|FF_D2[0], MSX, 1
instance = comp, \emsx|u_interpo|Add3~14\, emsx|u_interpo|Add3~14, MSX, 1
instance = comp, \emsx|u_interpo|ODATA~1\, emsx|u_interpo|ODATA~1, MSX, 1
instance = comp, \emsx|u_interpo|ODATA[1]\, emsx|u_interpo|ODATA[1], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D1[1]\, emsx|u_lpf2|FF_D1[1], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D2[1]~feeder\, emsx|u_lpf2|FF_D2[1]~feeder, MSX, 1
instance = comp, \emsx|u_lpf2|FF_D2[1]\, emsx|u_lpf2|FF_D2[1], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D3[0]\, emsx|u_lpf2|FF_D3[0], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D4[0]\, emsx|u_lpf2|FF_D4[0], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D5[0]\, emsx|u_lpf2|FF_D5[0], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D6[0]\, emsx|u_lpf2|FF_D6[0], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D7[0]\, emsx|u_lpf2|FF_D7[0], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D3[1]\, emsx|u_lpf2|FF_D3[1], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D4[1]\, emsx|u_lpf2|FF_D4[1], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D5[1]\, emsx|u_lpf2|FF_D5[1], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D6[1]\, emsx|u_lpf2|FF_D6[1], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D7[1]\, emsx|u_lpf2|FF_D7[1], MSX, 1
instance = comp, \emsx|u_lpf2|Add1~1\, emsx|u_lpf2|Add1~1, MSX, 1
instance = comp, \emsx|u_lpf2|Add1~2\, emsx|u_lpf2|Add1~2, MSX, 1
instance = comp, \emsx|u_lpf2|Add3~1\, emsx|u_lpf2|Add3~1, MSX, 1
instance = comp, \emsx|u_lpf2|Add3~2\, emsx|u_lpf2|Add3~2, MSX, 1
instance = comp, \emsx|u_lpf2|Add3~0\, emsx|u_lpf2|Add3~0, MSX, 1
instance = comp, \emsx|u_lpf2|Add5~0\, emsx|u_lpf2|Add5~0, MSX, 1
instance = comp, \emsx|u_lpf2|Add1~0\, emsx|u_lpf2|Add1~0, MSX, 1
instance = comp, \emsx|u_lpf2|Add5~3\, emsx|u_lpf2|Add5~3, MSX, 1
instance = comp, \emsx|u_lpf2|Add1~3\, emsx|u_lpf2|Add1~3, MSX, 1
instance = comp, \emsx|u_lpf2|Add3~3\, emsx|u_lpf2|Add3~3, MSX, 1
instance = comp, \emsx|u_lpf2|Add5~7\, emsx|u_lpf2|Add5~7, MSX, 1
instance = comp, \emsx|u_interpo|Add3~15\, emsx|u_interpo|Add3~15, MSX, 1
instance = comp, \emsx|u_interpo|ODATA~4\, emsx|u_interpo|ODATA~4, MSX, 1
instance = comp, \emsx|u_interpo|ODATA[3]\, emsx|u_interpo|ODATA[3], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D1[3]\, emsx|u_lpf2|FF_D1[3], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D2[3]\, emsx|u_lpf2|FF_D2[3], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D3[3]\, emsx|u_lpf2|FF_D3[3], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D4[3]\, emsx|u_lpf2|FF_D4[3], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D5[3]\, emsx|u_lpf2|FF_D5[3], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D6[3]\, emsx|u_lpf2|FF_D6[3], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D7[3]\, emsx|u_lpf2|FF_D7[3], MSX, 1
instance = comp, \emsx|u_lpf2|Add5~6\, emsx|u_lpf2|Add5~6, MSX, 1
instance = comp, \emsx|u_lpf2|Add5~8\, emsx|u_lpf2|Add5~8, MSX, 1
instance = comp, \emsx|u_lpf2|FF_D8[1]\, emsx|u_lpf2|FF_D8[1], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D8[0]~feeder\, emsx|u_lpf2|FF_D8[0]~feeder, MSX, 1
instance = comp, \emsx|u_lpf2|FF_D8[0]\, emsx|u_lpf2|FF_D8[0], MSX, 1
instance = comp, \emsx|u_lpf2|Add0~1\, emsx|u_lpf2|Add0~1, MSX, 1
instance = comp, \emsx|u_lpf2|FF_D8[2]\, emsx|u_lpf2|FF_D8[2], MSX, 1
instance = comp, \emsx|u_lpf2|Add0~3\, emsx|u_lpf2|Add0~3, MSX, 1
instance = comp, \emsx|u_lpf2|FF_D8[3]\, emsx|u_lpf2|FF_D8[3], MSX, 1
instance = comp, \emsx|u_lpf2|Add0~4\, emsx|u_lpf2|Add0~4, MSX, 1
instance = comp, \emsx|u_lpf2|Add0~2\, emsx|u_lpf2|Add0~2, MSX, 1
instance = comp, \emsx|u_lpf2|Add0~0\, emsx|u_lpf2|Add0~0, MSX, 1
instance = comp, \emsx|u_lpf2|Add2~0\, emsx|u_lpf2|Add2~0, MSX, 1
instance = comp, \emsx|u_lpf2|Add4~0\, emsx|u_lpf2|Add4~0, MSX, 1
instance = comp, \emsx|u_lpf2|Add4~1\, emsx|u_lpf2|Add4~1, MSX, 1
instance = comp, \emsx|u_lpf2|Add2~2\, emsx|u_lpf2|Add2~2, MSX, 1
instance = comp, \emsx|u_lpf2|Add2~1\, emsx|u_lpf2|Add2~1, MSX, 1
instance = comp, \emsx|u_lpf2|Add4~5\, emsx|u_lpf2|Add4~5, MSX, 1
instance = comp, \emsx|u_lpf2|Add2~3\, emsx|u_lpf2|Add2~3, MSX, 1
instance = comp, \emsx|u_lpf2|Add2~4\, emsx|u_lpf2|Add2~4, MSX, 1
instance = comp, \emsx|u_lpf2|Add4~6\, emsx|u_lpf2|Add4~6, MSX, 1
instance = comp, \emsx|u_lpf2|Add4~3\, emsx|u_lpf2|Add4~3, MSX, 1
instance = comp, \emsx|u_lpf2|Add5~2\, emsx|u_lpf2|Add5~2, MSX, 1
instance = comp, \emsx|u_lpf2|Add4~4\, emsx|u_lpf2|Add4~4, MSX, 1
instance = comp, \emsx|u_lpf2|Add5~1\, emsx|u_lpf2|Add5~1, MSX, 1
instance = comp, \emsx|u_lpf2|Add6~0\, emsx|u_lpf2|Add6~0, MSX, 1
instance = comp, \emsx|u_lpf2|Add4~2\, emsx|u_lpf2|Add4~2, MSX, 1
instance = comp, \emsx|u_lpf2|Add5~4\, emsx|u_lpf2|Add5~4, MSX, 1
instance = comp, \emsx|u_lpf2|Add5~5\, emsx|u_lpf2|Add5~5, MSX, 1
instance = comp, \emsx|u_lpf2|Add6~1\, emsx|u_lpf2|Add6~1, MSX, 1
instance = comp, \emsx|u_lpf2|Add6~2\, emsx|u_lpf2|Add6~2, MSX, 1
instance = comp, \emsx|u_lpf2|FF_OUT[0]\, emsx|u_lpf2|FF_OUT[0], MSX, 1
instance = comp, \emsx|U33|U1|ff_tapidx[1]~1\, emsx|U33|U1|ff_tapidx[1]~1, MSX, 1
instance = comp, \emsx|U33|U1|ff_tapidx[1]\, emsx|U33|U1|ff_tapidx[1], MSX, 1
instance = comp, \emsx|U33|U1|ff_tapidx~2\, emsx|U33|U1|ff_tapidx~2, MSX, 1
instance = comp, \emsx|U33|U1|ff_tapidx[2]\, emsx|U33|U1|ff_tapidx[2], MSX, 1
instance = comp, \emsx|U33|U1|ff_tapidx~0\, emsx|U33|U1|ff_tapidx~0, MSX, 1
instance = comp, \emsx|U33|U1|ff_tapidx[0]\, emsx|U33|U1|ff_tapidx[0], MSX, 1
instance = comp, \emsx|u_interpo|Add2~33\, emsx|u_interpo|Add2~33, MSX, 1
instance = comp, \emsx|u_interpo|Add3~16\, emsx|u_interpo|Add3~16, MSX, 1
instance = comp, \emsx|u_interpo|Add2~32\, emsx|u_interpo|Add2~32, MSX, 1
instance = comp, \emsx|u_interpo|ODATA~5\, emsx|u_interpo|ODATA~5, MSX, 1
instance = comp, \emsx|u_interpo|ODATA[4]\, emsx|u_interpo|ODATA[4], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D1[4]\, emsx|u_lpf2|FF_D1[4], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D2[4]\, emsx|u_lpf2|FF_D2[4], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D3[4]\, emsx|u_lpf2|FF_D3[4], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D4[4]\, emsx|u_lpf2|FF_D4[4], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D5[4]\, emsx|u_lpf2|FF_D5[4], MSX, 1
instance = comp, \emsx|u_lpf2|Add3~4\, emsx|u_lpf2|Add3~4, MSX, 1
instance = comp, \emsx|u_lpf2|Add3~5\, emsx|u_lpf2|Add3~5, MSX, 1
instance = comp, \emsx|u_lpf2|FF_D6[4]\, emsx|u_lpf2|FF_D6[4], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D7[4]\, emsx|u_lpf2|FF_D7[4], MSX, 1
instance = comp, \emsx|u_lpf2|Add1~5\, emsx|u_lpf2|Add1~5, MSX, 1
instance = comp, \emsx|u_lpf2|Add1~6\, emsx|u_lpf2|Add1~6, MSX, 1
instance = comp, \emsx|u_lpf2|Add1~7\, emsx|u_lpf2|Add1~7, MSX, 1
instance = comp, \emsx|u_lpf2|Add1~4\, emsx|u_lpf2|Add1~4, MSX, 1
instance = comp, \emsx|u_lpf2|Add3~6\, emsx|u_lpf2|Add3~6, MSX, 1
instance = comp, \emsx|u_lpf2|Add5~9\, emsx|u_lpf2|Add5~9, MSX, 1
instance = comp, \emsx|u_lpf2|Add5~10\, emsx|u_lpf2|Add5~10, MSX, 1
instance = comp, \emsx|u_lpf2|Add6~3\, emsx|u_lpf2|Add6~3, MSX, 1
instance = comp, \emsx|u_lpf2|Add4~7\, emsx|u_lpf2|Add4~7, MSX, 1
instance = comp, \emsx|u_lpf2|FF_D8[4]\, emsx|u_lpf2|FF_D8[4], MSX, 1
instance = comp, \emsx|u_lpf2|Add0~5\, emsx|u_lpf2|Add0~5, MSX, 1
instance = comp, \emsx|u_lpf2|Add0~6\, emsx|u_lpf2|Add0~6, MSX, 1
instance = comp, \emsx|u_lpf2|Add2~5\, emsx|u_lpf2|Add2~5, MSX, 1
instance = comp, \emsx|u_lpf2|Add2~6\, emsx|u_lpf2|Add2~6, MSX, 1
instance = comp, \emsx|u_lpf2|Add4~8\, emsx|u_lpf2|Add4~8, MSX, 1
instance = comp, \emsx|u_lpf2|Add6~4\, emsx|u_lpf2|Add6~4, MSX, 1
instance = comp, \emsx|u_lpf2|FF_OUT[1]\, emsx|u_lpf2|FF_OUT[1], MSX, 1
instance = comp, \emsx|u_lpf2|Add0~7\, emsx|u_lpf2|Add0~7, MSX, 1
instance = comp, \emsx|u_interpo|Add2~34\, emsx|u_interpo|Add2~34, MSX, 1
instance = comp, \emsx|u_interpo|Add3~17\, emsx|u_interpo|Add3~17, MSX, 1
instance = comp, \emsx|u_interpo|ODATA~6\, emsx|u_interpo|ODATA~6, MSX, 1
instance = comp, \emsx|u_interpo|ODATA[5]\, emsx|u_interpo|ODATA[5], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D1[5]\, emsx|u_lpf2|FF_D1[5], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D2[5]\, emsx|u_lpf2|FF_D2[5], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D3[5]\, emsx|u_lpf2|FF_D3[5], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D4[5]\, emsx|u_lpf2|FF_D4[5], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D5[5]\, emsx|u_lpf2|FF_D5[5], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D6[5]\, emsx|u_lpf2|FF_D6[5], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D7[5]\, emsx|u_lpf2|FF_D7[5], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D8[5]\, emsx|u_lpf2|FF_D8[5], MSX, 1
instance = comp, \emsx|u_lpf2|Add0~8\, emsx|u_lpf2|Add0~8, MSX, 1
instance = comp, \emsx|u_lpf2|Add2~7\, emsx|u_lpf2|Add2~7, MSX, 1
instance = comp, \emsx|u_lpf2|Add2~8\, emsx|u_lpf2|Add2~8, MSX, 1
instance = comp, \emsx|u_lpf2|Add4~9\, emsx|u_lpf2|Add4~9, MSX, 1
instance = comp, \emsx|u_lpf2|Add4~10\, emsx|u_lpf2|Add4~10, MSX, 1
instance = comp, \emsx|u_lpf2|Add6~5\, emsx|u_lpf2|Add6~5, MSX, 1
instance = comp, \emsx|u_lpf2|Add3~7\, emsx|u_lpf2|Add3~7, MSX, 1
instance = comp, \emsx|u_lpf2|Add3~8\, emsx|u_lpf2|Add3~8, MSX, 1
instance = comp, \emsx|u_lpf2|Add3~9\, emsx|u_lpf2|Add3~9, MSX, 1
instance = comp, \emsx|u_lpf2|Add5~11\, emsx|u_lpf2|Add5~11, MSX, 1
instance = comp, \emsx|u_lpf2|Add1~8\, emsx|u_lpf2|Add1~8, MSX, 1
instance = comp, \emsx|u_lpf2|Add1~9\, emsx|u_lpf2|Add1~9, MSX, 1
instance = comp, \emsx|u_lpf2|Add5~12\, emsx|u_lpf2|Add5~12, MSX, 1
instance = comp, \emsx|u_lpf2|Add6~6\, emsx|u_lpf2|Add6~6, MSX, 1
instance = comp, \emsx|u_lpf2|FF_OUT[2]\, emsx|u_lpf2|FF_OUT[2], MSX, 1
instance = comp, \emsx|u_lpf2|Add6~7\, emsx|u_lpf2|Add6~7, MSX, 1
instance = comp, \emsx|u_interpo|Add3~18\, emsx|u_interpo|Add3~18, MSX, 1
instance = comp, \emsx|u_interpo|ODATA~7\, emsx|u_interpo|ODATA~7, MSX, 1
instance = comp, \emsx|u_interpo|ODATA[6]\, emsx|u_interpo|ODATA[6], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D1[6]\, emsx|u_lpf2|FF_D1[6], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D2[6]~feeder\, emsx|u_lpf2|FF_D2[6]~feeder, MSX, 1
instance = comp, \emsx|u_lpf2|FF_D2[6]\, emsx|u_lpf2|FF_D2[6], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D3[6]\, emsx|u_lpf2|FF_D3[6], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D4[6]\, emsx|u_lpf2|FF_D4[6], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D5[6]\, emsx|u_lpf2|FF_D5[6], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D6[6]\, emsx|u_lpf2|FF_D6[6], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D7[6]\, emsx|u_lpf2|FF_D7[6], MSX, 1
instance = comp, \emsx|u_lpf2|Add1~10\, emsx|u_lpf2|Add1~10, MSX, 1
instance = comp, \emsx|u_lpf2|Add1~11\, emsx|u_lpf2|Add1~11, MSX, 1
instance = comp, \emsx|u_lpf2|Add5~13\, emsx|u_lpf2|Add5~13, MSX, 1
instance = comp, \emsx|u_lpf2|Add3~10\, emsx|u_lpf2|Add3~10, MSX, 1
instance = comp, \emsx|u_lpf2|Add3~11\, emsx|u_lpf2|Add3~11, MSX, 1
instance = comp, \emsx|u_lpf2|Add5~14\, emsx|u_lpf2|Add5~14, MSX, 1
instance = comp, \emsx|u_lpf2|Add4~11\, emsx|u_lpf2|Add4~11, MSX, 1
instance = comp, \emsx|u_lpf2|Add0~9\, emsx|u_lpf2|Add0~9, MSX, 1
instance = comp, \emsx|u_lpf2|FF_D8[6]\, emsx|u_lpf2|FF_D8[6], MSX, 1
instance = comp, \emsx|u_lpf2|Add0~10\, emsx|u_lpf2|Add0~10, MSX, 1
instance = comp, \emsx|u_lpf2|Add2~9\, emsx|u_lpf2|Add2~9, MSX, 1
instance = comp, \emsx|u_lpf2|Add2~10\, emsx|u_lpf2|Add2~10, MSX, 1
instance = comp, \emsx|u_lpf2|Add4~12\, emsx|u_lpf2|Add4~12, MSX, 1
instance = comp, \emsx|u_lpf2|Add6~8\, emsx|u_lpf2|Add6~8, MSX, 1
instance = comp, \emsx|u_lpf2|FF_OUT[3]\, emsx|u_lpf2|FF_OUT[3], MSX, 1
instance = comp, \emsx|u_lpf2|Add6~9\, emsx|u_lpf2|Add6~9, MSX, 1
instance = comp, \emsx|u_lpf2|Add0~11\, emsx|u_lpf2|Add0~11, MSX, 1
instance = comp, \emsx|u_interpo|Add3~19\, emsx|u_interpo|Add3~19, MSX, 1
instance = comp, \emsx|u_interpo|ODATA~8\, emsx|u_interpo|ODATA~8, MSX, 1
instance = comp, \emsx|u_interpo|ODATA[7]\, emsx|u_interpo|ODATA[7], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D1[7]\, emsx|u_lpf2|FF_D1[7], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D2[7]\, emsx|u_lpf2|FF_D2[7], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D3[7]\, emsx|u_lpf2|FF_D3[7], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D4[7]\, emsx|u_lpf2|FF_D4[7], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D5[7]\, emsx|u_lpf2|FF_D5[7], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D6[7]\, emsx|u_lpf2|FF_D6[7], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D7[7]\, emsx|u_lpf2|FF_D7[7], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D8[7]~feeder\, emsx|u_lpf2|FF_D8[7]~feeder, MSX, 1
instance = comp, \emsx|u_lpf2|FF_D8[7]\, emsx|u_lpf2|FF_D8[7], MSX, 1
instance = comp, \emsx|u_lpf2|Add0~12\, emsx|u_lpf2|Add0~12, MSX, 1
instance = comp, \emsx|u_lpf2|Add4~13\, emsx|u_lpf2|Add4~13, MSX, 1
instance = comp, \emsx|u_lpf2|Add2~11\, emsx|u_lpf2|Add2~11, MSX, 1
instance = comp, \emsx|u_lpf2|Add2~12\, emsx|u_lpf2|Add2~12, MSX, 1
instance = comp, \emsx|u_lpf2|Add4~14\, emsx|u_lpf2|Add4~14, MSX, 1
instance = comp, \emsx|u_lpf2|Add1~12\, emsx|u_lpf2|Add1~12, MSX, 1
instance = comp, \emsx|u_lpf2|Add1~13\, emsx|u_lpf2|Add1~13, MSX, 1
instance = comp, \emsx|u_lpf2|Add3~12\, emsx|u_lpf2|Add3~12, MSX, 1
instance = comp, \emsx|u_lpf2|Add3~13\, emsx|u_lpf2|Add3~13, MSX, 1
instance = comp, \emsx|u_lpf2|Add5~15\, emsx|u_lpf2|Add5~15, MSX, 1
instance = comp, \emsx|u_lpf2|Add5~16\, emsx|u_lpf2|Add5~16, MSX, 1
instance = comp, \emsx|u_lpf2|Add6~10\, emsx|u_lpf2|Add6~10, MSX, 1
instance = comp, \emsx|u_lpf2|FF_OUT[4]\, emsx|u_lpf2|FF_OUT[4], MSX, 1
instance = comp, \emsx|u_lpf2|Add3~14\, emsx|u_lpf2|Add3~14, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~40\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~40, MSX, 1
instance = comp, \emsx|u_interpo|Add3~20\, emsx|u_interpo|Add3~20, MSX, 1
instance = comp, \emsx|u_interpo|ODATA~9\, emsx|u_interpo|ODATA~9, MSX, 1
instance = comp, \emsx|u_interpo|ODATA[8]\, emsx|u_interpo|ODATA[8], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D1[8]~feeder\, emsx|u_lpf2|FF_D1[8]~feeder, MSX, 1
instance = comp, \emsx|u_lpf2|FF_D1[8]\, emsx|u_lpf2|FF_D1[8], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D2[8]\, emsx|u_lpf2|FF_D2[8], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D3[8]\, emsx|u_lpf2|FF_D3[8], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D4[8]\, emsx|u_lpf2|FF_D4[8], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D5[8]\, emsx|u_lpf2|FF_D5[8], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D6[8]\, emsx|u_lpf2|FF_D6[8], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D7[8]\, emsx|u_lpf2|FF_D7[8], MSX, 1
instance = comp, \emsx|u_lpf2|Add1~14\, emsx|u_lpf2|Add1~14, MSX, 1
instance = comp, \emsx|u_lpf2|Add1~15\, emsx|u_lpf2|Add1~15, MSX, 1
instance = comp, \emsx|u_lpf2|Add5~18\, emsx|u_lpf2|Add5~18, MSX, 1
instance = comp, \emsx|u_lpf2|Add2~13\, emsx|u_lpf2|Add2~13, MSX, 1
instance = comp, \emsx|u_lpf2|Add2~14\, emsx|u_lpf2|Add2~14, MSX, 1
instance = comp, \emsx|u_lpf2|FF_D8[8]\, emsx|u_lpf2|FF_D8[8], MSX, 1
instance = comp, \emsx|u_lpf2|Add0~13\, emsx|u_lpf2|Add0~13, MSX, 1
instance = comp, \emsx|u_lpf2|Add0~14\, emsx|u_lpf2|Add0~14, MSX, 1
instance = comp, \emsx|u_lpf2|Add4~15\, emsx|u_lpf2|Add4~15, MSX, 1
instance = comp, \emsx|u_lpf2|Add4~16\, emsx|u_lpf2|Add4~16, MSX, 1
instance = comp, \emsx|u_lpf2|Add5~17\, emsx|u_lpf2|Add5~17, MSX, 1
instance = comp, \emsx|u_lpf2|Add6~11\, emsx|u_lpf2|Add6~11, MSX, 1
instance = comp, \emsx|u_lpf2|Add6~12\, emsx|u_lpf2|Add6~12, MSX, 1
instance = comp, \emsx|u_lpf2|FF_OUT[5]\, emsx|u_lpf2|FF_OUT[5], MSX, 1
instance = comp, \emsx|u_lpf2|Add6~13\, emsx|u_lpf2|Add6~13, MSX, 1
instance = comp, \emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~41\, emsx|u_interpo|U_INTERPO_MUL|Mult0|auto_generated|op_2~41, MSX, 1
instance = comp, \emsx|u_interpo|Add3~21\, emsx|u_interpo|Add3~21, MSX, 1
instance = comp, \emsx|u_interpo|ODATA~10\, emsx|u_interpo|ODATA~10, MSX, 1
instance = comp, \emsx|u_interpo|ODATA[9]\, emsx|u_interpo|ODATA[9], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D1[9]~feeder\, emsx|u_lpf2|FF_D1[9]~feeder, MSX, 1
instance = comp, \emsx|u_lpf2|FF_D1[9]\, emsx|u_lpf2|FF_D1[9], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D2[9]\, emsx|u_lpf2|FF_D2[9], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D3[9]\, emsx|u_lpf2|FF_D3[9], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D4[9]\, emsx|u_lpf2|FF_D4[9], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D5[9]\, emsx|u_lpf2|FF_D5[9], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D6[9]\, emsx|u_lpf2|FF_D6[9], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D7[9]\, emsx|u_lpf2|FF_D7[9], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D8[9]\, emsx|u_lpf2|FF_D8[9], MSX, 1
instance = comp, \emsx|u_lpf2|Add0~15\, emsx|u_lpf2|Add0~15, MSX, 1
instance = comp, \emsx|u_lpf2|Add0~16\, emsx|u_lpf2|Add0~16, MSX, 1
instance = comp, \emsx|u_lpf2|Add2~15\, emsx|u_lpf2|Add2~15, MSX, 1
instance = comp, \emsx|u_lpf2|Add4~18\, emsx|u_lpf2|Add4~18, MSX, 1
instance = comp, \emsx|u_lpf2|Add4~17\, emsx|u_lpf2|Add4~17, MSX, 1
instance = comp, \emsx|u_lpf2|Add3~16\, emsx|u_lpf2|Add3~16, MSX, 1
instance = comp, \emsx|u_lpf2|Add3~17\, emsx|u_lpf2|Add3~17, MSX, 1
instance = comp, \emsx|u_lpf2|Add1~16\, emsx|u_lpf2|Add1~16, MSX, 1
instance = comp, \emsx|u_lpf2|Add1~17\, emsx|u_lpf2|Add1~17, MSX, 1
instance = comp, \emsx|u_lpf2|Add3~15\, emsx|u_lpf2|Add3~15, MSX, 1
instance = comp, \emsx|u_lpf2|Add5~19\, emsx|u_lpf2|Add5~19, MSX, 1
instance = comp, \emsx|u_lpf2|Add5~20\, emsx|u_lpf2|Add5~20, MSX, 1
instance = comp, \emsx|u_lpf2|Add6~14\, emsx|u_lpf2|Add6~14, MSX, 1
instance = comp, \emsx|u_lpf2|FF_OUT[6]\, emsx|u_lpf2|FF_OUT[6], MSX, 1
instance = comp, \emsx|u_lpf2|Add6~15\, emsx|u_lpf2|Add6~15, MSX, 1
instance = comp, \emsx|u_lpf2|Add5~21\, emsx|u_lpf2|Add5~21, MSX, 1
instance = comp, \emsx|u_interpo|Add3~22\, emsx|u_interpo|Add3~22, MSX, 1
instance = comp, \emsx|u_interpo|ODATA~11\, emsx|u_interpo|ODATA~11, MSX, 1
instance = comp, \emsx|u_interpo|ODATA[10]\, emsx|u_interpo|ODATA[10], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D1[10]\, emsx|u_lpf2|FF_D1[10], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D2[10]\, emsx|u_lpf2|FF_D2[10], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D3[10]\, emsx|u_lpf2|FF_D3[10], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D4[10]\, emsx|u_lpf2|FF_D4[10], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D5[10]\, emsx|u_lpf2|FF_D5[10], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D6[10]\, emsx|u_lpf2|FF_D6[10], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D7[10]\, emsx|u_lpf2|FF_D7[10], MSX, 1
instance = comp, \emsx|u_lpf2|Add1~18\, emsx|u_lpf2|Add1~18, MSX, 1
instance = comp, \emsx|u_lpf2|Add1~19\, emsx|u_lpf2|Add1~19, MSX, 1
instance = comp, \emsx|u_lpf2|Add3~18\, emsx|u_lpf2|Add3~18, MSX, 1
instance = comp, \emsx|u_lpf2|Add3~19\, emsx|u_lpf2|Add3~19, MSX, 1
instance = comp, \emsx|u_lpf2|Add5~22\, emsx|u_lpf2|Add5~22, MSX, 1
instance = comp, \emsx|u_lpf2|FF_D8[10]\, emsx|u_lpf2|FF_D8[10], MSX, 1
instance = comp, \emsx|u_lpf2|Add0~17\, emsx|u_lpf2|Add0~17, MSX, 1
instance = comp, \emsx|u_lpf2|Add0~18\, emsx|u_lpf2|Add0~18, MSX, 1
instance = comp, \emsx|u_lpf2|Add2~16\, emsx|u_lpf2|Add2~16, MSX, 1
instance = comp, \emsx|u_lpf2|Add4~19\, emsx|u_lpf2|Add4~19, MSX, 1
instance = comp, \emsx|u_lpf2|Add2~17\, emsx|u_lpf2|Add2~17, MSX, 1
instance = comp, \emsx|u_lpf2|Add2~18\, emsx|u_lpf2|Add2~18, MSX, 1
instance = comp, \emsx|u_lpf2|Add4~20\, emsx|u_lpf2|Add4~20, MSX, 1
instance = comp, \emsx|u_lpf2|Add6~16\, emsx|u_lpf2|Add6~16, MSX, 1
instance = comp, \emsx|u_lpf2|FF_OUT[7]\, emsx|u_lpf2|FF_OUT[7], MSX, 1
instance = comp, \emsx|u_lpf2|Add4~21\, emsx|u_lpf2|Add4~21, MSX, 1
instance = comp, \emsx|u_lpf2|Add0~19\, emsx|u_lpf2|Add0~19, MSX, 1
instance = comp, \emsx|u_interpo|Add3~23\, emsx|u_interpo|Add3~23, MSX, 1
instance = comp, \emsx|u_interpo|ODATA~12\, emsx|u_interpo|ODATA~12, MSX, 1
instance = comp, \emsx|u_interpo|ODATA[11]\, emsx|u_interpo|ODATA[11], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D1[11]\, emsx|u_lpf2|FF_D1[11], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D2[11]\, emsx|u_lpf2|FF_D2[11], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D3[11]\, emsx|u_lpf2|FF_D3[11], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D4[11]\, emsx|u_lpf2|FF_D4[11], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D5[11]\, emsx|u_lpf2|FF_D5[11], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D6[11]\, emsx|u_lpf2|FF_D6[11], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D7[11]\, emsx|u_lpf2|FF_D7[11], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D8[11]\, emsx|u_lpf2|FF_D8[11], MSX, 1
instance = comp, \emsx|u_lpf2|Add0~20\, emsx|u_lpf2|Add0~20, MSX, 1
instance = comp, \emsx|u_lpf2|Add2~19\, emsx|u_lpf2|Add2~19, MSX, 1
instance = comp, \emsx|u_lpf2|Add2~20\, emsx|u_lpf2|Add2~20, MSX, 1
instance = comp, \emsx|u_lpf2|Add4~22\, emsx|u_lpf2|Add4~22, MSX, 1
instance = comp, \emsx|u_lpf2|Add6~17\, emsx|u_lpf2|Add6~17, MSX, 1
instance = comp, \emsx|u_lpf2|Add3~20\, emsx|u_lpf2|Add3~20, MSX, 1
instance = comp, \emsx|u_lpf2|Add3~21\, emsx|u_lpf2|Add3~21, MSX, 1
instance = comp, \emsx|u_lpf2|Add1~20\, emsx|u_lpf2|Add1~20, MSX, 1
instance = comp, \emsx|u_lpf2|Add1~21\, emsx|u_lpf2|Add1~21, MSX, 1
instance = comp, \emsx|u_lpf2|Add5~23\, emsx|u_lpf2|Add5~23, MSX, 1
instance = comp, \emsx|u_lpf2|Add5~24\, emsx|u_lpf2|Add5~24, MSX, 1
instance = comp, \emsx|u_lpf2|Add6~18\, emsx|u_lpf2|Add6~18, MSX, 1
instance = comp, \emsx|u_lpf2|FF_OUT[8]\, emsx|u_lpf2|FF_OUT[8], MSX, 1
instance = comp, \emsx|u_lpf2|Add4~23\, emsx|u_lpf2|Add4~23, MSX, 1
instance = comp, \emsx|u_lpf2|Add0~21\, emsx|u_lpf2|Add0~21, MSX, 1
instance = comp, \emsx|u_interpo|Add3~24\, emsx|u_interpo|Add3~24, MSX, 1
instance = comp, \emsx|u_interpo|ODATA~13\, emsx|u_interpo|ODATA~13, MSX, 1
instance = comp, \emsx|u_interpo|ODATA[12]\, emsx|u_interpo|ODATA[12], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D1[12]\, emsx|u_lpf2|FF_D1[12], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D2[12]\, emsx|u_lpf2|FF_D2[12], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D3[12]\, emsx|u_lpf2|FF_D3[12], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D4[12]\, emsx|u_lpf2|FF_D4[12], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D5[12]\, emsx|u_lpf2|FF_D5[12], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D6[12]\, emsx|u_lpf2|FF_D6[12], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D7[12]\, emsx|u_lpf2|FF_D7[12], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D8[12]\, emsx|u_lpf2|FF_D8[12], MSX, 1
instance = comp, \emsx|u_lpf2|Add0~22\, emsx|u_lpf2|Add0~22, MSX, 1
instance = comp, \emsx|u_lpf2|Add2~21\, emsx|u_lpf2|Add2~21, MSX, 1
instance = comp, \emsx|u_lpf2|Add2~22\, emsx|u_lpf2|Add2~22, MSX, 1
instance = comp, \emsx|u_lpf2|Add4~24\, emsx|u_lpf2|Add4~24, MSX, 1
instance = comp, \emsx|u_lpf2|Add1~22\, emsx|u_lpf2|Add1~22, MSX, 1
instance = comp, \emsx|u_lpf2|Add1~23\, emsx|u_lpf2|Add1~23, MSX, 1
instance = comp, \emsx|u_lpf2|Add3~22\, emsx|u_lpf2|Add3~22, MSX, 1
instance = comp, \emsx|u_lpf2|Add3~23\, emsx|u_lpf2|Add3~23, MSX, 1
instance = comp, \emsx|u_lpf2|Add5~25\, emsx|u_lpf2|Add5~25, MSX, 1
instance = comp, \emsx|u_lpf2|Add5~26\, emsx|u_lpf2|Add5~26, MSX, 1
instance = comp, \emsx|u_lpf2|Add6~19\, emsx|u_lpf2|Add6~19, MSX, 1
instance = comp, \emsx|u_lpf2|Add6~20\, emsx|u_lpf2|Add6~20, MSX, 1
instance = comp, \emsx|u_lpf2|FF_OUT[9]\, emsx|u_lpf2|FF_OUT[9], MSX, 1
instance = comp, \emsx|u_lpf2|Add4~25\, emsx|u_lpf2|Add4~25, MSX, 1
instance = comp, \emsx|u_interpo|ODATA~14\, emsx|u_interpo|ODATA~14, MSX, 1
instance = comp, \emsx|u_interpo|ODATA[13]\, emsx|u_interpo|ODATA[13], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D1[13]\, emsx|u_lpf2|FF_D1[13], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D2[13]\, emsx|u_lpf2|FF_D2[13], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D3[13]\, emsx|u_lpf2|FF_D3[13], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D4[13]\, emsx|u_lpf2|FF_D4[13], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D5[13]\, emsx|u_lpf2|FF_D5[13], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D6[13]\, emsx|u_lpf2|FF_D6[13], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D7[13]\, emsx|u_lpf2|FF_D7[13], MSX, 1
instance = comp, \emsx|u_lpf2|FF_D8[13]\, emsx|u_lpf2|FF_D8[13], MSX, 1
instance = comp, \emsx|u_lpf2|Add0~23\, emsx|u_lpf2|Add0~23, MSX, 1
instance = comp, \emsx|u_lpf2|Add0~24\, emsx|u_lpf2|Add0~24, MSX, 1
instance = comp, \emsx|u_lpf2|Add2~23\, emsx|u_lpf2|Add2~23, MSX, 1
instance = comp, \emsx|u_lpf2|Add2~24\, emsx|u_lpf2|Add2~24, MSX, 1
instance = comp, \emsx|u_lpf2|Add4~26\, emsx|u_lpf2|Add4~26, MSX, 1
instance = comp, \emsx|u_lpf2|Add1~24\, emsx|u_lpf2|Add1~24, MSX, 1
instance = comp, \emsx|u_lpf2|Add1~25\, emsx|u_lpf2|Add1~25, MSX, 1
instance = comp, \emsx|u_lpf2|Add3~24\, emsx|u_lpf2|Add3~24, MSX, 1
instance = comp, \emsx|u_lpf2|Add3~25\, emsx|u_lpf2|Add3~25, MSX, 1
instance = comp, \emsx|u_lpf2|Add5~27\, emsx|u_lpf2|Add5~27, MSX, 1
instance = comp, \emsx|u_lpf2|Add5~28\, emsx|u_lpf2|Add5~28, MSX, 1
instance = comp, \emsx|u_lpf2|Add6~21\, emsx|u_lpf2|Add6~21, MSX, 1
instance = comp, \emsx|u_lpf2|Add6~22\, emsx|u_lpf2|Add6~22, MSX, 1
instance = comp, \emsx|u_lpf2|FF_OUT[10]\, emsx|u_lpf2|FF_OUT[10], MSX, 1
instance = comp, \emsx|u_lpf2|Add6~23\, emsx|u_lpf2|Add6~23, MSX, 1
instance = comp, \emsx|u_lpf2|Add1~26\, emsx|u_lpf2|Add1~26, MSX, 1
instance = comp, \emsx|u_lpf2|Add5~29\, emsx|u_lpf2|Add5~29, MSX, 1
instance = comp, \emsx|u_lpf2|Add5~30\, emsx|u_lpf2|Add5~30, MSX, 1
instance = comp, \emsx|u_lpf2|Add2~25\, emsx|u_lpf2|Add2~25, MSX, 1
instance = comp, \emsx|u_lpf2|Add4~27\, emsx|u_lpf2|Add4~27, MSX, 1
instance = comp, \emsx|u_lpf2|Add0~25\, emsx|u_lpf2|Add0~25, MSX, 1
instance = comp, \emsx|u_lpf2|Add4~28\, emsx|u_lpf2|Add4~28, MSX, 1
instance = comp, \emsx|u_lpf2|Add6~24\, emsx|u_lpf2|Add6~24, MSX, 1
instance = comp, \emsx|u_lpf2|FF_OUT[11]\, emsx|u_lpf2|FF_OUT[11], MSX, 1
instance = comp, \emsx|u_lpf2|Add4~29\, emsx|u_lpf2|Add4~29, MSX, 1
instance = comp, \emsx|u_lpf2|Add5~31\, emsx|u_lpf2|Add5~31, MSX, 1
instance = comp, \emsx|u_lpf2|Add3~26\, emsx|u_lpf2|Add3~26, MSX, 1
instance = comp, \emsx|u_lpf2|Add5~32\, emsx|u_lpf2|Add5~32, MSX, 1
instance = comp, \emsx|u_lpf2|Add6~25\, emsx|u_lpf2|Add6~25, MSX, 1
instance = comp, \emsx|u_lpf2|Add6~26\, emsx|u_lpf2|Add6~26, MSX, 1
instance = comp, \emsx|u_lpf2|FF_OUT[12]\, emsx|u_lpf2|FF_OUT[12], MSX, 1
instance = comp, \emsx|u_lpf2|Add6~27\, emsx|u_lpf2|Add6~27, MSX, 1
instance = comp, \emsx|u_lpf2|FF_OUT[13]\, emsx|u_lpf2|FF_OUT[13], MSX, 1
instance = comp, \emsx|U33|U1|u0|TapMem_rtl_0|auto_generated|ram_block1a0\, emsx|U33|U1|u0|TapMem_rtl_0|auto_generated|ram_block1a0, MSX, 1
instance = comp, \emsx|U33|U1|Mux2~0\, emsx|U33|U1|Mux2~0, MSX, 1
instance = comp, \emsx|U33|U1|Mux0~0\, emsx|U33|U1|Mux0~0, MSX, 1
instance = comp, \emsx|U33|U1|Mux1~0\, emsx|U33|U1|Mux1~0, MSX, 1
instance = comp, \emsx|U33|U1|Mux1~1\, emsx|U33|U1|Mux1~1, MSX, 1
instance = comp, \emsx|U33|U1|Mult0|auto_generated|mac_mult1\, emsx|U33|U1|Mult0|auto_generated|mac_mult1, MSX, 1
instance = comp, \emsx|U33|U1|Mult0|auto_generated|mac_out2\, emsx|U33|U1|Mult0|auto_generated|mac_out2, MSX, 1
instance = comp, \emsx|U33|U1|Add2~29\, emsx|U33|U1|Add2~29, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum~23\, emsx|U33|U1|ff_sum~23, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum[0]\, emsx|U33|U1|ff_sum[0], MSX, 1
instance = comp, \emsx|U33|U1|Add2~31\, emsx|U33|U1|Add2~31, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum~22\, emsx|U33|U1|ff_sum~22, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum[1]\, emsx|U33|U1|ff_sum[1], MSX, 1
instance = comp, \emsx|U33|U1|Add2~8\, emsx|U33|U1|Add2~8, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum~21\, emsx|U33|U1|ff_sum~21, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum[2]\, emsx|U33|U1|ff_sum[2], MSX, 1
instance = comp, \emsx|U33|U1|Add2~9\, emsx|U33|U1|Add2~9, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum~20\, emsx|U33|U1|ff_sum~20, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum[3]\, emsx|U33|U1|ff_sum[3], MSX, 1
instance = comp, \emsx|U33|U1|Add2~10\, emsx|U33|U1|Add2~10, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum~19\, emsx|U33|U1|ff_sum~19, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum[4]\, emsx|U33|U1|ff_sum[4], MSX, 1
instance = comp, \emsx|U33|U1|Add2~11\, emsx|U33|U1|Add2~11, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum~18\, emsx|U33|U1|ff_sum~18, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum[5]\, emsx|U33|U1|ff_sum[5], MSX, 1
instance = comp, \emsx|U33|U1|Add2~12\, emsx|U33|U1|Add2~12, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum~17\, emsx|U33|U1|ff_sum~17, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum[6]\, emsx|U33|U1|ff_sum[6], MSX, 1
instance = comp, \emsx|U33|U1|Add2~30\, emsx|U33|U1|Add2~30, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum~16\, emsx|U33|U1|ff_sum~16, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum[7]\, emsx|U33|U1|ff_sum[7], MSX, 1
instance = comp, \emsx|U33|U1|Add2~6\, emsx|U33|U1|Add2~6, MSX, 1
instance = comp, \emsx|U33|U1|Add2~7\, emsx|U33|U1|Add2~7, MSX, 1
instance = comp, \emsx|U33|U1|Add2~13\, emsx|U33|U1|Add2~13, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum~15\, emsx|U33|U1|ff_sum~15, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum[8]\, emsx|U33|U1|ff_sum[8], MSX, 1
instance = comp, \emsx|U33|U1|ff_wavout[0]~feeder\, emsx|U33|U1|ff_wavout[0]~feeder, MSX, 1
instance = comp, \emsx|U33|U1|ff_wavout[0]\, emsx|U33|U1|ff_wavout[0], MSX, 1
instance = comp, \emsx|U33|Acu[0]~0\, emsx|U33|Acu[0]~0, MSX, 1
instance = comp, \emsx|U33|Acu[0]\, emsx|U33|Acu[0], MSX, 1
instance = comp, \emsx|U33|U1|Add2~14\, emsx|U33|U1|Add2~14, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum~14\, emsx|U33|U1|ff_sum~14, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum[9]\, emsx|U33|U1|ff_sum[9], MSX, 1
instance = comp, \emsx|U33|U1|ff_wavout[1]\, emsx|U33|U1|ff_wavout[1], MSX, 1
instance = comp, \emsx|U33|Add0~25\, emsx|U33|Add0~25, MSX, 1
instance = comp, \emsx|U33|Acu[1]\, emsx|U33|Acu[1], MSX, 1
instance = comp, \emsx|U33|Add0~0\, emsx|U33|Add0~0, MSX, 1
instance = comp, \emsx|U33|U1|Add2~15\, emsx|U33|U1|Add2~15, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum~13\, emsx|U33|U1|ff_sum~13, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum[10]\, emsx|U33|U1|ff_sum[10], MSX, 1
instance = comp, \emsx|U33|U1|ff_wavout[2]\, emsx|U33|U1|ff_wavout[2], MSX, 1
instance = comp, \emsx|U33|Add0~24\, emsx|U33|Add0~24, MSX, 1
instance = comp, \emsx|U33|Acu[2]\, emsx|U33|Acu[2], MSX, 1
instance = comp, \emsx|U33|Add0~1\, emsx|U33|Add0~1, MSX, 1
instance = comp, \emsx|U33|U1|Add2~28\, emsx|U33|U1|Add2~28, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum~12\, emsx|U33|U1|ff_sum~12, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum[11]\, emsx|U33|U1|ff_sum[11], MSX, 1
instance = comp, \emsx|U33|U1|ff_wavout[3]\, emsx|U33|U1|ff_wavout[3], MSX, 1
instance = comp, \emsx|U33|Add0~23\, emsx|U33|Add0~23, MSX, 1
instance = comp, \emsx|U33|Acu[3]\, emsx|U33|Acu[3], MSX, 1
instance = comp, \emsx|U33|Add0~2\, emsx|U33|Add0~2, MSX, 1
instance = comp, \emsx|U33|U1|Add2~5\, emsx|U33|U1|Add2~5, MSX, 1
instance = comp, \emsx|U33|U1|Add2~16\, emsx|U33|U1|Add2~16, MSX, 1
instance = comp, \emsx|U33|U1|Add2~27\, emsx|U33|U1|Add2~27, MSX, 1
instance = comp, \emsx|U33|U1|Add2~4\, emsx|U33|U1|Add2~4, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum~11\, emsx|U33|U1|ff_sum~11, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum[12]\, emsx|U33|U1|ff_sum[12], MSX, 1
instance = comp, \emsx|U33|U1|ff_wavout[4]~feeder\, emsx|U33|U1|ff_wavout[4]~feeder, MSX, 1
instance = comp, \emsx|U33|U1|ff_wavout[4]\, emsx|U33|U1|ff_wavout[4], MSX, 1
instance = comp, \emsx|U33|Add0~22\, emsx|U33|Add0~22, MSX, 1
instance = comp, \emsx|U33|Acu[4]\, emsx|U33|Acu[4], MSX, 1
instance = comp, \emsx|U33|Add0~3\, emsx|U33|Add0~3, MSX, 1
instance = comp, \emsx|U33|U1|Add2~17\, emsx|U33|U1|Add2~17, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum~10\, emsx|U33|U1|ff_sum~10, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum[13]\, emsx|U33|U1|ff_sum[13], MSX, 1
instance = comp, \emsx|U33|U1|ff_wavout[5]\, emsx|U33|U1|ff_wavout[5], MSX, 1
instance = comp, \emsx|U33|Add0~21\, emsx|U33|Add0~21, MSX, 1
instance = comp, \emsx|U33|Acu[5]\, emsx|U33|Acu[5], MSX, 1
instance = comp, \emsx|U33|Add0~4\, emsx|U33|Add0~4, MSX, 1
instance = comp, \emsx|U33|U1|Add2~18\, emsx|U33|U1|Add2~18, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum~9\, emsx|U33|U1|ff_sum~9, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum[14]\, emsx|U33|U1|ff_sum[14], MSX, 1
instance = comp, \emsx|U33|U1|ff_wavout[6]\, emsx|U33|U1|ff_wavout[6], MSX, 1
instance = comp, \emsx|U33|Add0~20\, emsx|U33|Add0~20, MSX, 1
instance = comp, \emsx|U33|Acu[6]\, emsx|U33|Acu[6], MSX, 1
instance = comp, \emsx|U33|Add0~5\, emsx|U33|Add0~5, MSX, 1
instance = comp, \emsx|U33|U1|Add2~26\, emsx|U33|U1|Add2~26, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum~8\, emsx|U33|U1|ff_sum~8, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum[15]\, emsx|U33|U1|ff_sum[15], MSX, 1
instance = comp, \emsx|U33|U1|ff_wavout[7]\, emsx|U33|U1|ff_wavout[7], MSX, 1
instance = comp, \emsx|U33|Add0~19\, emsx|U33|Add0~19, MSX, 1
instance = comp, \emsx|U33|Acu[7]\, emsx|U33|Acu[7], MSX, 1
instance = comp, \emsx|U33|Add0~6\, emsx|U33|Add0~6, MSX, 1
instance = comp, \emsx|U33|U1|Add2~2\, emsx|U33|U1|Add2~2, MSX, 1
instance = comp, \emsx|U33|U1|Add2~3\, emsx|U33|U1|Add2~3, MSX, 1
instance = comp, \emsx|U33|U1|Add2~19\, emsx|U33|U1|Add2~19, MSX, 1
instance = comp, \emsx|U33|U1|Add2~25\, emsx|U33|U1|Add2~25, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum~7\, emsx|U33|U1|ff_sum~7, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum[16]\, emsx|U33|U1|ff_sum[16], MSX, 1
instance = comp, \emsx|U33|U1|ff_wavout[8]\, emsx|U33|U1|ff_wavout[8], MSX, 1
instance = comp, \emsx|U33|Add0~18\, emsx|U33|Add0~18, MSX, 1
instance = comp, \emsx|U33|Acu[8]\, emsx|U33|Acu[8], MSX, 1
instance = comp, \emsx|U33|Add0~7\, emsx|U33|Add0~7, MSX, 1
instance = comp, \emsx|U33|U1|Add2~23\, emsx|U33|U1|Add2~23, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum~6\, emsx|U33|U1|ff_sum~6, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum[17]\, emsx|U33|U1|ff_sum[17], MSX, 1
instance = comp, \emsx|U33|U1|ff_wavout[9]\, emsx|U33|U1|ff_wavout[9], MSX, 1
instance = comp, \emsx|U33|Add0~17\, emsx|U33|Add0~17, MSX, 1
instance = comp, \emsx|U33|Acu[9]\, emsx|U33|Acu[9], MSX, 1
instance = comp, \emsx|U33|Add0~8\, emsx|U33|Add0~8, MSX, 1
instance = comp, \emsx|U33|U1|Add2~24\, emsx|U33|U1|Add2~24, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum~5\, emsx|U33|U1|ff_sum~5, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum[18]\, emsx|U33|U1|ff_sum[18], MSX, 1
instance = comp, \emsx|U33|U1|ff_wavout[10]\, emsx|U33|U1|ff_wavout[10], MSX, 1
instance = comp, \emsx|U33|Add0~16\, emsx|U33|Add0~16, MSX, 1
instance = comp, \emsx|U33|Acu[10]\, emsx|U33|Acu[10], MSX, 1
instance = comp, \emsx|U33|Add0~9\, emsx|U33|Add0~9, MSX, 1
instance = comp, \emsx|U33|U1|Add2~22\, emsx|U33|U1|Add2~22, MSX, 1
instance = comp, \emsx|U33|U1|Add2~1\, emsx|U33|U1|Add2~1, MSX, 1
instance = comp, \emsx|U33|U1|Add2~20\, emsx|U33|U1|Add2~20, MSX, 1
instance = comp, \emsx|U33|U1|Add2~21\, emsx|U33|U1|Add2~21, MSX, 1
instance = comp, \emsx|U33|U1|Add2~0\, emsx|U33|U1|Add2~0, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum~4\, emsx|U33|U1|ff_sum~4, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum[19]\, emsx|U33|U1|ff_sum[19], MSX, 1
instance = comp, \emsx|U33|U1|ff_wavout[11]\, emsx|U33|U1|ff_wavout[11], MSX, 1
instance = comp, \emsx|U33|Add0~15\, emsx|U33|Add0~15, MSX, 1
instance = comp, \emsx|U33|Acu[11]\, emsx|U33|Acu[11], MSX, 1
instance = comp, \emsx|U33|Add0~10\, emsx|U33|Add0~10, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum~0\, emsx|U33|U1|ff_sum~0, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum~3\, emsx|U33|U1|ff_sum~3, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum[20]\, emsx|U33|U1|ff_sum[20], MSX, 1
instance = comp, \emsx|U33|U1|ff_wavout[12]\, emsx|U33|U1|ff_wavout[12], MSX, 1
instance = comp, \emsx|U33|Add0~14\, emsx|U33|Add0~14, MSX, 1
instance = comp, \emsx|U33|Acu[12]\, emsx|U33|Acu[12], MSX, 1
instance = comp, \emsx|U33|Add0~11\, emsx|U33|Add0~11, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum~1\, emsx|U33|U1|ff_sum~1, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum~2\, emsx|U33|U1|ff_sum~2, MSX, 1
instance = comp, \emsx|U33|U1|ff_sum[21]\, emsx|U33|U1|ff_sum[21], MSX, 1
instance = comp, \emsx|U33|U1|ff_wavout[13]\, emsx|U33|U1|ff_wavout[13], MSX, 1
instance = comp, \emsx|U33|Add0~13\, emsx|U33|Add0~13, MSX, 1
instance = comp, \emsx|U33|Acu[13]\, emsx|U33|Acu[13], MSX, 1
instance = comp, \emsx|U33|Add0~12\, emsx|U33|Add0~12, MSX, 1
instance = comp, \emsx|U33|DACout\, emsx|U33|DACout, MSX, 1
instance = comp, \emsx|pDac_SL~4\, emsx|pDac_SL~4, MSX, 1
instance = comp, \user_io|byte_cnt[1]~10\, user_io|byte_cnt[1]~10, MSX, 1
instance = comp, \user_io|byte_cnt[1]\, user_io|byte_cnt[1], MSX, 1
instance = comp, \user_io|byte_cnt[2]~9\, user_io|byte_cnt[2]~9, MSX, 1
instance = comp, \user_io|byte_cnt[2]\, user_io|byte_cnt[2], MSX, 1
instance = comp, \user_io|LessThan1~1\, user_io|LessThan1~1, MSX, 1
instance = comp, \user_io|byte_cnt[2]~6\, user_io|byte_cnt[2]~6, MSX, 1
instance = comp, \user_io|byte_cnt[3]~8\, user_io|byte_cnt[3]~8, MSX, 1
instance = comp, \user_io|byte_cnt[3]\, user_io|byte_cnt[3], MSX, 1
instance = comp, \user_io|byte_cnt[4]~7\, user_io|byte_cnt[4]~7, MSX, 1
instance = comp, \user_io|byte_cnt[4]\, user_io|byte_cnt[4], MSX, 1
instance = comp, \user_io|WideNand0~0\, user_io|WideNand0~0, MSX, 1
instance = comp, \user_io|byte_cnt[5]~5\, user_io|byte_cnt[5]~5, MSX, 1
instance = comp, \user_io|byte_cnt[5]\, user_io|byte_cnt[5], MSX, 1
instance = comp, \user_io|byte_cnt[6]~4\, user_io|byte_cnt[6]~4, MSX, 1
instance = comp, \user_io|byte_cnt[6]\, user_io|byte_cnt[6], MSX, 1
instance = comp, \user_io|WideNand0~2\, user_io|WideNand0~2, MSX, 1
instance = comp, \user_io|byte_cnt[7]~3\, user_io|byte_cnt[7]~3, MSX, 1
instance = comp, \user_io|byte_cnt[7]\, user_io|byte_cnt[7], MSX, 1
instance = comp, \user_io|WideNand0~1\, user_io|WideNand0~1, MSX, 1
instance = comp, \user_io|Equal4~0\, user_io|Equal4~0, MSX, 1
instance = comp, \user_io|byte_cnt[9]~2\, user_io|byte_cnt[9]~2, MSX, 1
instance = comp, \user_io|byte_cnt[9]\, user_io|byte_cnt[9], MSX, 1
instance = comp, \user_io|byte_cnt[8]~1\, user_io|byte_cnt[8]~1, MSX, 1
instance = comp, \user_io|byte_cnt[8]\, user_io|byte_cnt[8], MSX, 1
instance = comp, \user_io|always4~0\, user_io|always4~0, MSX, 1
instance = comp, \user_io|byte_cnt[0]~0\, user_io|byte_cnt[0]~0, MSX, 1
instance = comp, \user_io|byte_cnt[0]\, user_io|byte_cnt[0], MSX, 1
instance = comp, \user_io|LessThan1~0\, user_io|LessThan1~0, MSX, 1
instance = comp, \user_io|Equal5~0\, user_io|Equal5~0, MSX, 1
instance = comp, \user_io|WideNor0\, user_io|WideNor0, MSX, 1
instance = comp, \user_io|cmd[5]\, user_io|cmd[5], MSX, 1
instance = comp, \user_io|always6~2\, user_io|always6~2, MSX, 1
instance = comp, \user_io|cmd[6]\, user_io|cmd[6], MSX, 1
instance = comp, \user_io|always6~3\, user_io|always6~3, MSX, 1
instance = comp, \user_io|cmd[0]\, user_io|cmd[0], MSX, 1
instance = comp, \user_io|always6~6\, user_io|always6~6, MSX, 1
instance = comp, \user_io|cmd[3]\, user_io|cmd[3], MSX, 1
instance = comp, \user_io|always6~7\, user_io|always6~7, MSX, 1
instance = comp, \user_io|cmd[1]\, user_io|cmd[1], MSX, 1
instance = comp, \user_io|always6~5\, user_io|always6~5, MSX, 1
instance = comp, \user_io|spi_byte_out[4]~7\, user_io|spi_byte_out[4]~7, MSX, 1
instance = comp, \user_io|cmd[2]\, user_io|cmd[2], MSX, 1
instance = comp, \user_io|always6~4\, user_io|always6~4, MSX, 1
instance = comp, \user_io|cmd[4]\, user_io|cmd[4], MSX, 1
instance = comp, \user_io|always6~0\, user_io|always6~0, MSX, 1
instance = comp, \user_io|Selector3~5\, user_io|Selector3~5, MSX, 1
instance = comp, \user_io|Selector0~0\, user_io|Selector0~0, MSX, 1
instance = comp, \user_io|Selector3~7\, user_io|Selector3~7, MSX, 1
instance = comp, \user_io|Add5~0\, user_io|Add5~0, MSX, 1
instance = comp, \user_io|Add5~1\, user_io|Add5~1, MSX, 1
instance = comp, \user_io|Add6~0\, user_io|Add6~0, MSX, 1
instance = comp, \user_io|Add6~1\, user_io|Add6~1, MSX, 1
instance = comp, \user_io|Add6~3\, user_io|Add6~3, MSX, 1
instance = comp, \user_io|Mux5~31\, user_io|Mux5~31, MSX, 1
instance = comp, \user_io|Mux5~30\, user_io|Mux5~30, MSX, 1
instance = comp, \user_io|Mux5~28\, user_io|Mux5~28, MSX, 1
instance = comp, \user_io|Mux5~27\, user_io|Mux5~27, MSX, 1
instance = comp, \user_io|Mux5~38\, user_io|Mux5~38, MSX, 1
instance = comp, \user_io|Mux5~39\, user_io|Mux5~39, MSX, 1
instance = comp, \user_io|Mux5~5\, user_io|Mux5~5, MSX, 1
instance = comp, \user_io|Mux5~6\, user_io|Mux5~6, MSX, 1
instance = comp, \user_io|Mux5~32\, user_io|Mux5~32, MSX, 1
instance = comp, \user_io|Mux5~9\, user_io|Mux5~9, MSX, 1
instance = comp, \user_io|Mux5~8\, user_io|Mux5~8, MSX, 1
instance = comp, \user_io|Mux5~33\, user_io|Mux5~33, MSX, 1
instance = comp, \user_io|Mux5~16\, user_io|Mux5~16, MSX, 1
instance = comp, \user_io|Mux5~15\, user_io|Mux5~15, MSX, 1
instance = comp, \user_io|Mux5~13\, user_io|Mux5~13, MSX, 1
instance = comp, \user_io|Mux5~12\, user_io|Mux5~12, MSX, 1
instance = comp, \user_io|Mux5~34\, user_io|Mux5~34, MSX, 1
instance = comp, \user_io|Mux5~35\, user_io|Mux5~35, MSX, 1
instance = comp, \user_io|Mux5~40\, user_io|Mux5~40, MSX, 1
instance = comp, \user_io|Mux5~24\, user_io|Mux5~24, MSX, 1
instance = comp, \user_io|Mux5~23\, user_io|Mux5~23, MSX, 1
instance = comp, \user_io|Mux5~21\, user_io|Mux5~21, MSX, 1
instance = comp, \user_io|Mux5~20\, user_io|Mux5~20, MSX, 1
instance = comp, \user_io|Mux5~36\, user_io|Mux5~36, MSX, 1
instance = comp, \user_io|Mux5~37\, user_io|Mux5~37, MSX, 1
instance = comp, \user_io|Mux5~41\, user_io|Mux5~41, MSX, 1
instance = comp, \user_io|Mux5~42\, user_io|Mux5~42, MSX, 1
instance = comp, \user_io|spi_byte_out[3]~2\, user_io|spi_byte_out[3]~2, MSX, 1
instance = comp, \user_io|spi_byte_out[3]~3\, user_io|spi_byte_out[3]~3, MSX, 1
instance = comp, \sd_card|sd_lba[22]~37\, sd_card|sd_lba[22]~37, MSX, 1
instance = comp, \sd_card|sd_lba[21]~34\, sd_card|sd_lba[21]~34, MSX, 1
instance = comp, \sd_card|sd_lba[16]~54\, sd_card|sd_lba[16]~54, MSX, 1
instance = comp, \sd_card|sd_lba[15]~39\, sd_card|sd_lba[15]~39, MSX, 1
instance = comp, \sd_card|sd_lba[13]~33\, sd_card|sd_lba[13]~33, MSX, 1
instance = comp, \sd_card|sd_lba[12]~41\, sd_card|sd_lba[12]~41, MSX, 1
instance = comp, \sd_card|sd_lba[10]~44\, sd_card|sd_lba[10]~44, MSX, 1
instance = comp, \sd_card|sd_lba[7]~38\, sd_card|sd_lba[7]~38, MSX, 1
instance = comp, \sd_card|sd_lba[6]~35\, sd_card|sd_lba[6]~35, MSX, 1
instance = comp, \sd_card|sd_lba[3]~49\, sd_card|sd_lba[3]~49, MSX, 1
instance = comp, \sd_card|sd_lba[1]~46\, sd_card|sd_lba[1]~46, MSX, 1
instance = comp, \sd_card|sd_lba[0]~52\, sd_card|sd_lba[0]~52, MSX, 1
instance = comp, \sd_card|sd_lba[0]~_wirecell\, sd_card|sd_lba[0]~_wirecell, MSX, 1
instance = comp, \sd_card|sd_lba[22]~57\, sd_card|sd_lba[22]~57, MSX, 1
instance = comp, \sd_card|sd_lba[22]~59\, sd_card|sd_lba[22]~59, MSX, 1
instance = comp, \sd_card|sd_lba[0]\, sd_card|sd_lba[0], MSX, 1
instance = comp, \sd_card|Add3~14\, sd_card|Add3~14, MSX, 1
instance = comp, \sd_card|sd_lba[1]\, sd_card|sd_lba[1], MSX, 1
instance = comp, \sd_card|sd_lba[2]~43\, sd_card|sd_lba[2]~43, MSX, 1
instance = comp, \sd_card|Add3~10\, sd_card|Add3~10, MSX, 1
instance = comp, \sd_card|sd_lba[2]\, sd_card|sd_lba[2], MSX, 1
instance = comp, \sd_card|Add3~18\, sd_card|Add3~18, MSX, 1
instance = comp, \sd_card|sd_lba[3]\, sd_card|sd_lba[3], MSX, 1
instance = comp, \sd_card|sd_lba[4]~40\, sd_card|sd_lba[4]~40, MSX, 1
instance = comp, \sd_card|Add3~0\, sd_card|Add3~0, MSX, 1
instance = comp, \sd_card|Add3~41\, sd_card|Add3~41, MSX, 1
instance = comp, \sd_card|sd_lba[4]\, sd_card|sd_lba[4], MSX, 1
instance = comp, \sd_card|sd_lba[5]~32\, sd_card|sd_lba[5]~32, MSX, 1
instance = comp, \sd_card|Add3~26\, sd_card|Add3~26, MSX, 1
instance = comp, \sd_card|sd_lba[5]\, sd_card|sd_lba[5], MSX, 1
instance = comp, \sd_card|Add3~1\, sd_card|Add3~1, MSX, 1
instance = comp, \sd_card|Add3~31\, sd_card|Add3~31, MSX, 1
instance = comp, \sd_card|sd_lba[6]\, sd_card|sd_lba[6], MSX, 1
instance = comp, \sd_card|Add3~37\, sd_card|Add3~37, MSX, 1
instance = comp, \sd_card|sd_lba[7]\, sd_card|sd_lba[7], MSX, 1
instance = comp, \sd_card|sd_lba[8]~53\, sd_card|sd_lba[8]~53, MSX, 1
instance = comp, \sd_card|Add3~22\, sd_card|Add3~22, MSX, 1
instance = comp, \sd_card|sd_lba[8]\, sd_card|sd_lba[8], MSX, 1
instance = comp, \sd_card|Add3~2\, sd_card|Add3~2, MSX, 1
instance = comp, \sd_card|sd_lba[9]~47\, sd_card|sd_lba[9]~47, MSX, 1
instance = comp, \sd_card|Add3~15\, sd_card|Add3~15, MSX, 1
instance = comp, \sd_card|sd_lba[9]\, sd_card|sd_lba[9], MSX, 1
instance = comp, \sd_card|Add3~11\, sd_card|Add3~11, MSX, 1
instance = comp, \sd_card|sd_lba[10]\, sd_card|sd_lba[10], MSX, 1
instance = comp, \sd_card|sd_lba[11]~50\, sd_card|sd_lba[11]~50, MSX, 1
instance = comp, \sd_card|Add3~19\, sd_card|Add3~19, MSX, 1
instance = comp, \sd_card|sd_lba[11]\, sd_card|sd_lba[11], MSX, 1
instance = comp, \sd_card|Add3~3\, sd_card|Add3~3, MSX, 1
instance = comp, \sd_card|Add3~42\, sd_card|Add3~42, MSX, 1
instance = comp, \sd_card|sd_lba[12]\, sd_card|sd_lba[12], MSX, 1
instance = comp, \sd_card|Add3~27\, sd_card|Add3~27, MSX, 1
instance = comp, \sd_card|Add3~28\, sd_card|Add3~28, MSX, 1
instance = comp, \sd_card|sd_lba[13]\, sd_card|sd_lba[13], MSX, 1
instance = comp, \sd_card|sd_lba[14]~36\, sd_card|sd_lba[14]~36, MSX, 1
instance = comp, \sd_card|Add3~32\, sd_card|Add3~32, MSX, 1
instance = comp, \sd_card|sd_lba[14]\, sd_card|sd_lba[14], MSX, 1
instance = comp, \sd_card|Add3~4\, sd_card|Add3~4, MSX, 1
instance = comp, \sd_card|Add3~38\, sd_card|Add3~38, MSX, 1
instance = comp, \sd_card|sd_lba[15]\, sd_card|sd_lba[15], MSX, 1
instance = comp, \sd_card|Add3~5\, sd_card|Add3~5, MSX, 1
instance = comp, \sd_card|Add3~23\, sd_card|Add3~23, MSX, 1
instance = comp, \sd_card|sd_lba[16]\, sd_card|sd_lba[16], MSX, 1
instance = comp, \sd_card|sd_lba[18]~45\, sd_card|sd_lba[18]~45, MSX, 1
instance = comp, \sd_card|sd_lba[17]~48\, sd_card|sd_lba[17]~48, MSX, 1
instance = comp, \sd_card|Add3~16\, sd_card|Add3~16, MSX, 1
instance = comp, \sd_card|sd_lba[17]\, sd_card|sd_lba[17], MSX, 1
instance = comp, \sd_card|Add3~12\, sd_card|Add3~12, MSX, 1
instance = comp, \sd_card|sd_lba[18]\, sd_card|sd_lba[18], MSX, 1
instance = comp, \sd_card|Add3~6\, sd_card|Add3~6, MSX, 1
instance = comp, \sd_card|sd_lba[20]~42\, sd_card|sd_lba[20]~42, MSX, 1
instance = comp, \sd_card|sd_lba[19]~51\, sd_card|sd_lba[19]~51, MSX, 1
instance = comp, \sd_card|Add3~20\, sd_card|Add3~20, MSX, 1
instance = comp, \sd_card|sd_lba[19]\, sd_card|sd_lba[19], MSX, 1
instance = comp, \sd_card|Add3~43\, sd_card|Add3~43, MSX, 1
instance = comp, \sd_card|sd_lba[20]\, sd_card|sd_lba[20], MSX, 1
instance = comp, \sd_card|Add3~29\, sd_card|Add3~29, MSX, 1
instance = comp, \sd_card|sd_lba[21]\, sd_card|sd_lba[21], MSX, 1
instance = comp, \sd_card|Add3~7\, sd_card|Add3~7, MSX, 1
instance = comp, \sd_card|Add3~33\, sd_card|Add3~33, MSX, 1
instance = comp, \sd_card|sd_lba[22]\, sd_card|sd_lba[22], MSX, 1
instance = comp, \sd_card|Add3~39\, sd_card|Add3~39, MSX, 1
instance = comp, \sd_card|sd_lba~66\, sd_card|sd_lba~66, MSX, 1
instance = comp, \sd_card|sd_lba[23]\, sd_card|sd_lba[23], MSX, 1
instance = comp, \sd_card|Add3~21\, sd_card|Add3~21, MSX, 1
instance = comp, \sd_card|sd_lba~62\, sd_card|sd_lba~62, MSX, 1
instance = comp, \sd_card|sd_lba[24]\, sd_card|sd_lba[24], MSX, 1
instance = comp, \sd_card|Add3~8\, sd_card|Add3~8, MSX, 1
instance = comp, \sd_card|Add3~13\, sd_card|Add3~13, MSX, 1
instance = comp, \sd_card|sd_lba~60\, sd_card|sd_lba~60, MSX, 1
instance = comp, \sd_card|sd_lba[25]\, sd_card|sd_lba[25], MSX, 1
instance = comp, \sd_card|Add3~9\, sd_card|Add3~9, MSX, 1
instance = comp, \sd_card|sd_lba~58\, sd_card|sd_lba~58, MSX, 1
instance = comp, \sd_card|sd_lba[26]\, sd_card|sd_lba[26], MSX, 1
instance = comp, \sd_card|Add3~17\, sd_card|Add3~17, MSX, 1
instance = comp, \sd_card|sd_lba~61\, sd_card|sd_lba~61, MSX, 1
instance = comp, \sd_card|sd_lba[27]\, sd_card|sd_lba[27], MSX, 1
instance = comp, \sd_card|Add3~34\, sd_card|Add3~34, MSX, 1
instance = comp, \sd_card|Add3~40\, sd_card|Add3~40, MSX, 1
instance = comp, \sd_card|sd_lba~67\, sd_card|sd_lba~67, MSX, 1
instance = comp, \sd_card|sd_lba[28]\, sd_card|sd_lba[28], MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[28]~feeder\, user_io|spi_transmitter.sd_lba_r[28]~feeder, MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[8]~3\, user_io|spi_transmitter.sd_lba_r[8]~3, MSX, 1
instance = comp, \user_io|cmd[7]\, user_io|cmd[7], MSX, 1
instance = comp, \user_io|always6~1\, user_io|always6~1, MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[8]~0\, user_io|spi_transmitter.sd_lba_r[8]~0, MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[8]~1\, user_io|spi_transmitter.sd_lba_r[8]~1, MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[8]~4\, user_io|spi_transmitter.sd_lba_r[8]~4, MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[28]\, user_io|spi_transmitter.sd_lba_r[28], MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[20]\, user_io|spi_transmitter.sd_lba_r[20], MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[12]\, user_io|spi_transmitter.sd_lba_r[12], MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[4]~feeder\, user_io|spi_transmitter.sd_lba_r[4]~feeder, MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[4]\, user_io|spi_transmitter.sd_lba_r[4], MSX, 1
instance = comp, \user_io|Selector3~2\, user_io|Selector3~2, MSX, 1
instance = comp, \user_io|Selector3~3\, user_io|Selector3~3, MSX, 1
instance = comp, \user_io|Selector3~1\, user_io|Selector3~1, MSX, 1
instance = comp, \user_io|Selector3~4\, user_io|Selector3~4, MSX, 1
instance = comp, \user_io|LessThan0~0\, user_io|LessThan0~0, MSX, 1
instance = comp, \user_io|Selector6~6\, user_io|Selector6~6, MSX, 1
instance = comp, \user_io|spi_byte_out[4]~6\, user_io|spi_byte_out[4]~6, MSX, 1
instance = comp, \user_io|Selector3~8\, user_io|Selector3~8, MSX, 1
instance = comp, \user_io|Selector3~9\, user_io|Selector3~9, MSX, 1
instance = comp, \user_io|spi_byte_out[4]\, user_io|spi_byte_out[4], MSX, 1
instance = comp, \sd_card|Add3~35\, sd_card|Add3~35, MSX, 1
instance = comp, \sd_card|Add3~24\, sd_card|Add3~24, MSX, 1
instance = comp, \sd_card|Add3~25\, sd_card|Add3~25, MSX, 1
instance = comp, \sd_card|sd_lba~63\, sd_card|sd_lba~63, MSX, 1
instance = comp, \sd_card|sd_lba[29]\, sd_card|sd_lba[29], MSX, 1
instance = comp, \sd_card|Add3~30\, sd_card|Add3~30, MSX, 1
instance = comp, \sd_card|sd_lba~64\, sd_card|sd_lba~64, MSX, 1
instance = comp, \sd_card|sd_lba[30]\, sd_card|sd_lba[30], MSX, 1
instance = comp, \sd_card|Add3~36\, sd_card|Add3~36, MSX, 1
instance = comp, \sd_card|sd_lba~65\, sd_card|sd_lba~65, MSX, 1
instance = comp, \sd_card|sd_lba[31]\, sd_card|sd_lba[31], MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[31]~feeder\, user_io|spi_transmitter.sd_lba_r[31]~feeder, MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[31]\, user_io|spi_transmitter.sd_lba_r[31], MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[23]\, user_io|spi_transmitter.sd_lba_r[23], MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[7]~feeder\, user_io|spi_transmitter.sd_lba_r[7]~feeder, MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[7]\, user_io|spi_transmitter.sd_lba_r[7], MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[15]\, user_io|spi_transmitter.sd_lba_r[15], MSX, 1
instance = comp, \user_io|Mux16~0\, user_io|Mux16~0, MSX, 1
instance = comp, \user_io|Selector0~5\, user_io|Selector0~5, MSX, 1
instance = comp, \user_io|Selector0~6\, user_io|Selector0~6, MSX, 1
instance = comp, \user_io|Selector0~7\, user_io|Selector0~7, MSX, 1
instance = comp, \user_io|Selector0~3\, user_io|Selector0~3, MSX, 1
instance = comp, \user_io|Selector0~4\, user_io|Selector0~4, MSX, 1
instance = comp, \user_io|Selector0~1\, user_io|Selector0~1, MSX, 1
instance = comp, \user_io|Selector0~8\, user_io|Selector0~8, MSX, 1
instance = comp, \user_io|spi_byte_out[7]\, user_io|spi_byte_out[7], MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[14]\, user_io|spi_transmitter.sd_lba_r[14], MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[6]\, user_io|spi_transmitter.sd_lba_r[6], MSX, 1
instance = comp, \user_io|Selector1~0\, user_io|Selector1~0, MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[22]\, user_io|spi_transmitter.sd_lba_r[22], MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[30]~feeder\, user_io|spi_transmitter.sd_lba_r[30]~feeder, MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[30]\, user_io|spi_transmitter.sd_lba_r[30], MSX, 1
instance = comp, \user_io|Selector1~1\, user_io|Selector1~1, MSX, 1
instance = comp, \user_io|Selector1~2\, user_io|Selector1~2, MSX, 1
instance = comp, \user_io|Selector1~3\, user_io|Selector1~3, MSX, 1
instance = comp, \user_io|Selector1~5\, user_io|Selector1~5, MSX, 1
instance = comp, \user_io|Mux7~32\, user_io|Mux7~32, MSX, 1
instance = comp, \user_io|Mux7~28\, user_io|Mux7~28, MSX, 1
instance = comp, \user_io|Mux7~29\, user_io|Mux7~29, MSX, 1
instance = comp, \user_io|Mux7~41\, user_io|Mux7~41, MSX, 1
instance = comp, \user_io|Mux7~31\, user_io|Mux7~31, MSX, 1
instance = comp, \user_io|Mux7~42\, user_io|Mux7~42, MSX, 1
instance = comp, \user_io|Mux7~25\, user_io|Mux7~25, MSX, 1
instance = comp, \user_io|Mux7~24\, user_io|Mux7~24, MSX, 1
instance = comp, \user_io|Mux7~21\, user_io|Mux7~21, MSX, 1
instance = comp, \user_io|Mux7~22\, user_io|Mux7~22, MSX, 1
instance = comp, \user_io|Mux7~39\, user_io|Mux7~39, MSX, 1
instance = comp, \user_io|Mux7~40\, user_io|Mux7~40, MSX, 1
instance = comp, \user_io|Mux7~18\, user_io|Mux7~18, MSX, 1
instance = comp, \user_io|Mux7~6\, user_io|Mux7~6, MSX, 1
instance = comp, \user_io|Mux7~7\, user_io|Mux7~7, MSX, 1
instance = comp, \user_io|Mux7~35\, user_io|Mux7~35, MSX, 1
instance = comp, \user_io|Mux7~9\, user_io|Mux7~9, MSX, 1
instance = comp, \user_io|Mux7~10\, user_io|Mux7~10, MSX, 1
instance = comp, \user_io|Mux7~36\, user_io|Mux7~36, MSX, 1
instance = comp, \user_io|Mux7~17\, user_io|Mux7~17, MSX, 1
instance = comp, \user_io|Mux7~16\, user_io|Mux7~16, MSX, 1
instance = comp, \user_io|Mux7~14\, user_io|Mux7~14, MSX, 1
instance = comp, \user_io|Mux7~13\, user_io|Mux7~13, MSX, 1
instance = comp, \user_io|Mux7~37\, user_io|Mux7~37, MSX, 1
instance = comp, \user_io|Mux7~38\, user_io|Mux7~38, MSX, 1
instance = comp, \user_io|Mux7~3\, user_io|Mux7~3, MSX, 1
instance = comp, \user_io|Mux7~46\, user_io|Mux7~46, MSX, 1
instance = comp, \user_io|Selector1~6\, user_io|Selector1~6, MSX, 1
instance = comp, \user_io|Selector1~7\, user_io|Selector1~7, MSX, 1
instance = comp, \user_io|spi_byte_out[6]\, user_io|spi_byte_out[6], MSX, 1
instance = comp, \user_io|Mux0~2\, user_io|Mux0~2, MSX, 1
instance = comp, \user_io|Selector2~4\, user_io|Selector2~4, MSX, 1
instance = comp, \user_io|Selector5~0\, user_io|Selector5~0, MSX, 1
instance = comp, \user_io|Selector2~1\, user_io|Selector2~1, MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[29]\, user_io|spi_transmitter.sd_lba_r[29], MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[21]\, user_io|spi_transmitter.sd_lba_r[21], MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[13]\, user_io|spi_transmitter.sd_lba_r[13], MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[5]\, user_io|spi_transmitter.sd_lba_r[5], MSX, 1
instance = comp, \user_io|Mux14~0\, user_io|Mux14~0, MSX, 1
instance = comp, \user_io|Mux14~1\, user_io|Mux14~1, MSX, 1
instance = comp, \user_io|Selector2~0\, user_io|Selector2~0, MSX, 1
instance = comp, \user_io|Mux6~24\, user_io|Mux6~24, MSX, 1
instance = comp, \user_io|Mux6~21\, user_io|Mux6~21, MSX, 1
instance = comp, \user_io|Mux6~20\, user_io|Mux6~20, MSX, 1
instance = comp, \user_io|Mux6~36\, user_io|Mux6~36, MSX, 1
instance = comp, \user_io|Mux6~23\, user_io|Mux6~23, MSX, 1
instance = comp, \user_io|Mux6~37\, user_io|Mux6~37, MSX, 1
instance = comp, \user_io|Mux6~6\, user_io|Mux6~6, MSX, 1
instance = comp, \user_io|Mux6~5\, user_io|Mux6~5, MSX, 1
instance = comp, \user_io|Mux6~32\, user_io|Mux6~32, MSX, 1
instance = comp, \user_io|Mux6~9\, user_io|Mux6~9, MSX, 1
instance = comp, \user_io|Mux6~8\, user_io|Mux6~8, MSX, 1
instance = comp, \user_io|Mux6~33\, user_io|Mux6~33, MSX, 1
instance = comp, \user_io|Mux6~15\, user_io|Mux6~15, MSX, 1
instance = comp, \user_io|Mux6~16\, user_io|Mux6~16, MSX, 1
instance = comp, \user_io|Mux6~42\, user_io|Mux6~42, MSX, 1
instance = comp, \user_io|Mux6~43\, user_io|Mux6~43, MSX, 1
instance = comp, \user_io|Mux6~35\, user_io|Mux6~35, MSX, 1
instance = comp, \user_io|Mux6~40\, user_io|Mux6~40, MSX, 1
instance = comp, \user_io|Mux6~31\, user_io|Mux6~31, MSX, 1
instance = comp, \user_io|Mux6~27\, user_io|Mux6~27, MSX, 1
instance = comp, \user_io|Mux6~28\, user_io|Mux6~28, MSX, 1
instance = comp, \user_io|Mux6~38\, user_io|Mux6~38, MSX, 1
instance = comp, \user_io|Mux6~30\, user_io|Mux6~30, MSX, 1
instance = comp, \user_io|Mux6~39\, user_io|Mux6~39, MSX, 1
instance = comp, \user_io|Mux6~41\, user_io|Mux6~41, MSX, 1
instance = comp, \user_io|Selector2~2\, user_io|Selector2~2, MSX, 1
instance = comp, \user_io|Selector2~5\, user_io|Selector2~5, MSX, 1
instance = comp, \user_io|spi_byte_out[5]\, user_io|spi_byte_out[5], MSX, 1
instance = comp, \user_io|Mux0~3\, user_io|Mux0~3, MSX, 1
instance = comp, \user_io|spi_byte_out[3]~4\, user_io|spi_byte_out[3]~4, MSX, 1
instance = comp, \sd_card|sd_configuring~feeder\, sd_card|sd_configuring~feeder, MSX, 1
instance = comp, \sd_card|sd_configuring\, sd_card|sd_configuring, MSX, 1
instance = comp, \user_io|spi_byte_out[4]~5\, user_io|spi_byte_out[4]~5, MSX, 1
instance = comp, \user_io|Add6~5\, user_io|Add6~5, MSX, 1
instance = comp, \user_io|Mux7~44\, user_io|Mux7~44, MSX, 1
instance = comp, \user_io|Add6~2\, user_io|Add6~2, MSX, 1
instance = comp, \user_io|Mux7~47\, user_io|Mux7~47, MSX, 1
instance = comp, \user_io|Mux7~48\, user_io|Mux7~48, MSX, 1
instance = comp, \user_io|Mux7~45\, user_io|Mux7~45, MSX, 1
instance = comp, \user_io|Mux4~20\, user_io|Mux4~20, MSX, 1
instance = comp, \user_io|Mux4~21\, user_io|Mux4~21, MSX, 1
instance = comp, \user_io|Mux4~36\, user_io|Mux4~36, MSX, 1
instance = comp, \user_io|Mux4~24\, user_io|Mux4~24, MSX, 1
instance = comp, \user_io|Mux4~23\, user_io|Mux4~23, MSX, 1
instance = comp, \user_io|Mux4~37\, user_io|Mux4~37, MSX, 1
instance = comp, \user_io|Mux4~15\, user_io|Mux4~15, MSX, 1
instance = comp, \user_io|Mux4~16\, user_io|Mux4~16, MSX, 1
instance = comp, \user_io|Mux4~12\, user_io|Mux4~12, MSX, 1
instance = comp, \user_io|Mux4~13\, user_io|Mux4~13, MSX, 1
instance = comp, \user_io|Mux4~34\, user_io|Mux4~34, MSX, 1
instance = comp, \user_io|Mux4~35\, user_io|Mux4~35, MSX, 1
instance = comp, \user_io|Mux4~6\, user_io|Mux4~6, MSX, 1
instance = comp, \user_io|Mux4~5\, user_io|Mux4~5, MSX, 1
instance = comp, \user_io|Mux4~32\, user_io|Mux4~32, MSX, 1
instance = comp, \user_io|Mux4~9\, user_io|Mux4~9, MSX, 1
instance = comp, \user_io|Mux4~8\, user_io|Mux4~8, MSX, 1
instance = comp, \user_io|Mux4~33\, user_io|Mux4~33, MSX, 1
instance = comp, \user_io|Mux4~40\, user_io|Mux4~40, MSX, 1
instance = comp, \user_io|Mux4~28\, user_io|Mux4~28, MSX, 1
instance = comp, \user_io|Mux4~27\, user_io|Mux4~27, MSX, 1
instance = comp, \user_io|Mux4~38\, user_io|Mux4~38, MSX, 1
instance = comp, \user_io|Mux4~31\, user_io|Mux4~31, MSX, 1
instance = comp, \user_io|Mux4~30\, user_io|Mux4~30, MSX, 1
instance = comp, \user_io|Mux4~39\, user_io|Mux4~39, MSX, 1
instance = comp, \user_io|Mux4~41\, user_io|Mux4~41, MSX, 1
instance = comp, \user_io|Add6~4\, user_io|Add6~4, MSX, 1
instance = comp, \user_io|Selector4~2\, user_io|Selector4~2, MSX, 1
instance = comp, \user_io|spi_byte_out[3]~8\, user_io|spi_byte_out[3]~8, MSX, 1
instance = comp, \user_io|Selector4~3\, user_io|Selector4~3, MSX, 1
instance = comp, \user_io|Selector4~4\, user_io|Selector4~4, MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[27]~feeder\, user_io|spi_transmitter.sd_lba_r[27]~feeder, MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[27]\, user_io|spi_transmitter.sd_lba_r[27], MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[19]\, user_io|spi_transmitter.sd_lba_r[19], MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[3]~feeder\, user_io|spi_transmitter.sd_lba_r[3]~feeder, MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[3]\, user_io|spi_transmitter.sd_lba_r[3], MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[11]\, user_io|spi_transmitter.sd_lba_r[11], MSX, 1
instance = comp, \user_io|Selector4~0\, user_io|Selector4~0, MSX, 1
instance = comp, \user_io|Selector4~1\, user_io|Selector4~1, MSX, 1
instance = comp, \user_io|Selector4~5\, user_io|Selector4~5, MSX, 1
instance = comp, \user_io|Selector6~2\, user_io|Selector6~2, MSX, 1
instance = comp, \user_io|Selector3~0\, user_io|Selector3~0, MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[8]~2\, user_io|spi_transmitter.sd_lba_r[8]~2, MSX, 1
instance = comp, \user_io|Selector6~3\, user_io|Selector6~3, MSX, 1
instance = comp, \user_io|Selector4~6\, user_io|Selector4~6, MSX, 1
instance = comp, \user_io|spi_byte_out[3]\, user_io|spi_byte_out[3], MSX, 1
instance = comp, \user_io|Selector6~7\, user_io|Selector6~7, MSX, 1
instance = comp, \user_io|Mux2~27\, user_io|Mux2~27, MSX, 1
instance = comp, \user_io|Mux2~28\, user_io|Mux2~28, MSX, 1
instance = comp, \user_io|Mux2~38\, user_io|Mux2~38, MSX, 1
instance = comp, \user_io|Mux2~31\, user_io|Mux2~31, MSX, 1
instance = comp, \user_io|Mux2~30\, user_io|Mux2~30, MSX, 1
instance = comp, \user_io|Mux2~39\, user_io|Mux2~39, MSX, 1
instance = comp, \user_io|Mux2~23\, user_io|Mux2~23, MSX, 1
instance = comp, \user_io|Mux2~21\, user_io|Mux2~21, MSX, 1
instance = comp, \user_io|Mux2~20\, user_io|Mux2~20, MSX, 1
instance = comp, \user_io|Mux2~36\, user_io|Mux2~36, MSX, 1
instance = comp, \user_io|Mux2~24\, user_io|Mux2~24, MSX, 1
instance = comp, \user_io|Mux2~37\, user_io|Mux2~37, MSX, 1
instance = comp, \user_io|Mux2~9\, user_io|Mux2~9, MSX, 1
instance = comp, \user_io|Mux2~8\, user_io|Mux2~8, MSX, 1
instance = comp, \user_io|Mux2~5\, user_io|Mux2~5, MSX, 1
instance = comp, \user_io|Mux2~6\, user_io|Mux2~6, MSX, 1
instance = comp, \user_io|Mux2~32\, user_io|Mux2~32, MSX, 1
instance = comp, \user_io|Mux2~33\, user_io|Mux2~33, MSX, 1
instance = comp, \user_io|Mux2~13\, user_io|Mux2~13, MSX, 1
instance = comp, \user_io|Mux2~12\, user_io|Mux2~12, MSX, 1
instance = comp, \user_io|Mux2~34\, user_io|Mux2~34, MSX, 1
instance = comp, \user_io|Mux2~15\, user_io|Mux2~15, MSX, 1
instance = comp, \user_io|Mux2~16\, user_io|Mux2~16, MSX, 1
instance = comp, \user_io|Mux2~35\, user_io|Mux2~35, MSX, 1
instance = comp, \user_io|Mux2~40\, user_io|Mux2~40, MSX, 1
instance = comp, \user_io|Mux2~41\, user_io|Mux2~41, MSX, 1
instance = comp, \user_io|Selector6~11\, user_io|Selector6~11, MSX, 1
instance = comp, \user_io|Selector6~8\, user_io|Selector6~8, MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[25]~feeder\, user_io|spi_transmitter.sd_lba_r[25]~feeder, MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[25]\, user_io|spi_transmitter.sd_lba_r[25], MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[17]\, user_io|spi_transmitter.sd_lba_r[17], MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[1]\, user_io|spi_transmitter.sd_lba_r[1], MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[9]\, user_io|spi_transmitter.sd_lba_r[9], MSX, 1
instance = comp, \user_io|Selector6~4\, user_io|Selector6~4, MSX, 1
instance = comp, \user_io|Selector6~5\, user_io|Selector6~5, MSX, 1
instance = comp, \user_io|Selector6~9\, user_io|Selector6~9, MSX, 1
instance = comp, \user_io|Selector6~10\, user_io|Selector6~10, MSX, 1
instance = comp, \user_io|spi_byte_out[1]\, user_io|spi_byte_out[1], MSX, 1
instance = comp, \user_io|Mux0~0\, user_io|Mux0~0, MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[24]~feeder\, user_io|spi_transmitter.sd_lba_r[24]~feeder, MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[24]\, user_io|spi_transmitter.sd_lba_r[24], MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[16]\, user_io|spi_transmitter.sd_lba_r[16], MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[8]\, user_io|spi_transmitter.sd_lba_r[8], MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[0]\, user_io|spi_transmitter.sd_lba_r[0], MSX, 1
instance = comp, \user_io|Mux9~0\, user_io|Mux9~0, MSX, 1
instance = comp, \user_io|Mux9~1\, user_io|Mux9~1, MSX, 1
instance = comp, \sd_card|sd_rd~1\, sd_card|sd_rd~1, MSX, 1
instance = comp, \sd_card|sd_rd\, sd_card|sd_rd, MSX, 1
instance = comp, \user_io|Selector7~3\, user_io|Selector7~3, MSX, 1
instance = comp, \user_io|Mux7~43\, user_io|Mux7~43, MSX, 1
instance = comp, \user_io|Mux1~12\, user_io|Mux1~12, MSX, 1
instance = comp, \user_io|Mux1~13\, user_io|Mux1~13, MSX, 1
instance = comp, \user_io|Mux1~34\, user_io|Mux1~34, MSX, 1
instance = comp, \user_io|Mux1~15\, user_io|Mux1~15, MSX, 1
instance = comp, \user_io|Mux1~16\, user_io|Mux1~16, MSX, 1
instance = comp, \user_io|Mux1~35\, user_io|Mux1~35, MSX, 1
instance = comp, \user_io|Mux1~9\, user_io|Mux1~9, MSX, 1
instance = comp, \user_io|Mux1~5\, user_io|Mux1~5, MSX, 1
instance = comp, \user_io|Mux1~6\, user_io|Mux1~6, MSX, 1
instance = comp, \user_io|Mux1~32\, user_io|Mux1~32, MSX, 1
instance = comp, \user_io|Mux1~8\, user_io|Mux1~8, MSX, 1
instance = comp, \user_io|Mux1~33\, user_io|Mux1~33, MSX, 1
instance = comp, \user_io|Mux1~40\, user_io|Mux1~40, MSX, 1
instance = comp, \user_io|Mux1~31\, user_io|Mux1~31, MSX, 1
instance = comp, \user_io|Mux1~28\, user_io|Mux1~28, MSX, 1
instance = comp, \user_io|Mux1~27\, user_io|Mux1~27, MSX, 1
instance = comp, \user_io|Mux1~38\, user_io|Mux1~38, MSX, 1
instance = comp, \user_io|Mux1~30\, user_io|Mux1~30, MSX, 1
instance = comp, \user_io|Mux1~39\, user_io|Mux1~39, MSX, 1
instance = comp, \user_io|Mux1~23\, user_io|Mux1~23, MSX, 1
instance = comp, \user_io|Mux1~20\, user_io|Mux1~20, MSX, 1
instance = comp, \user_io|Mux1~21\, user_io|Mux1~21, MSX, 1
instance = comp, \user_io|Mux1~36\, user_io|Mux1~36, MSX, 1
instance = comp, \user_io|Mux1~24\, user_io|Mux1~24, MSX, 1
instance = comp, \user_io|Mux1~37\, user_io|Mux1~37, MSX, 1
instance = comp, \user_io|Mux1~41\, user_io|Mux1~41, MSX, 1
instance = comp, \user_io|Selector7~4\, user_io|Selector7~4, MSX, 1
instance = comp, \user_io|Selector7~5\, user_io|Selector7~5, MSX, 1
instance = comp, \user_io|serial_out_rptr[0]~1\, user_io|serial_out_rptr[0]~1, MSX, 1
instance = comp, \user_io|serial_out_rptr[0]~2\, user_io|serial_out_rptr[0]~2, MSX, 1
instance = comp, \user_io|serial_out_rptr[0]~0\, user_io|serial_out_rptr[0]~0, MSX, 1
instance = comp, \user_io|serial_out_rptr[0]~3\, user_io|serial_out_rptr[0]~3, MSX, 1
instance = comp, \user_io|serial_out_rptr[0]~10\, user_io|serial_out_rptr[0]~10, MSX, 1
instance = comp, \user_io|status[0]~clkctrl\, user_io|status[0]~clkctrl, MSX, 1
instance = comp, \user_io|serial_out_rptr[0]\, user_io|serial_out_rptr[0], MSX, 1
instance = comp, \user_io|serial_out_rptr[1]~9\, user_io|serial_out_rptr[1]~9, MSX, 1
instance = comp, \user_io|serial_out_rptr[1]\, user_io|serial_out_rptr[1], MSX, 1
instance = comp, \user_io|serial_out_rptr[2]~8\, user_io|serial_out_rptr[2]~8, MSX, 1
instance = comp, \user_io|serial_out_rptr[2]\, user_io|serial_out_rptr[2], MSX, 1
instance = comp, \user_io|serial_out_rptr[3]~4\, user_io|serial_out_rptr[3]~4, MSX, 1
instance = comp, \user_io|serial_out_rptr[3]~7\, user_io|serial_out_rptr[3]~7, MSX, 1
instance = comp, \user_io|serial_out_rptr[3]\, user_io|serial_out_rptr[3], MSX, 1
instance = comp, \user_io|serial_out_rptr[4]~6\, user_io|serial_out_rptr[4]~6, MSX, 1
instance = comp, \user_io|serial_out_rptr[4]\, user_io|serial_out_rptr[4], MSX, 1
instance = comp, \user_io|serial_out_rptr[5]~5\, user_io|serial_out_rptr[5]~5, MSX, 1
instance = comp, \user_io|serial_out_rptr[5]\, user_io|serial_out_rptr[5], MSX, 1
instance = comp, \user_io|Equal1~0\, user_io|Equal1~0, MSX, 1
instance = comp, \user_io|Equal1~1\, user_io|Equal1~1, MSX, 1
instance = comp, \user_io|Selector7~0\, user_io|Selector7~0, MSX, 1
instance = comp, \user_io|Selector7~1\, user_io|Selector7~1, MSX, 1
instance = comp, \user_io|Selector7~2\, user_io|Selector7~2, MSX, 1
instance = comp, \user_io|Selector7~6\, user_io|Selector7~6, MSX, 1
instance = comp, \user_io|spi_byte_out[0]\, user_io|spi_byte_out[0], MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[10]\, user_io|spi_transmitter.sd_lba_r[10], MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[2]\, user_io|spi_transmitter.sd_lba_r[2], MSX, 1
instance = comp, \user_io|Mux11~0\, user_io|Mux11~0, MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[18]\, user_io|spi_transmitter.sd_lba_r[18], MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[26]~feeder\, user_io|spi_transmitter.sd_lba_r[26]~feeder, MSX, 1
instance = comp, \user_io|spi_transmitter.sd_lba_r[26]\, user_io|spi_transmitter.sd_lba_r[26], MSX, 1
instance = comp, \user_io|Mux11~1\, user_io|Mux11~1, MSX, 1
instance = comp, \user_io|Selector5~4\, user_io|Selector5~4, MSX, 1
instance = comp, \user_io|Mux3~5\, user_io|Mux3~5, MSX, 1
instance = comp, \user_io|Mux3~6\, user_io|Mux3~6, MSX, 1
instance = comp, \user_io|Mux3~32\, user_io|Mux3~32, MSX, 1
instance = comp, \user_io|Mux3~9\, user_io|Mux3~9, MSX, 1
instance = comp, \user_io|Mux3~8\, user_io|Mux3~8, MSX, 1
instance = comp, \user_io|Mux3~33\, user_io|Mux3~33, MSX, 1
instance = comp, \user_io|Mux3~16\, user_io|Mux3~16, MSX, 1
instance = comp, \user_io|Mux3~13\, user_io|Mux3~13, MSX, 1
instance = comp, \user_io|Mux3~12\, user_io|Mux3~12, MSX, 1
instance = comp, \user_io|Mux3~34\, user_io|Mux3~34, MSX, 1
instance = comp, \user_io|Mux3~15\, user_io|Mux3~15, MSX, 1
instance = comp, \user_io|Mux3~35\, user_io|Mux3~35, MSX, 1
instance = comp, \user_io|Mux3~40\, user_io|Mux3~40, MSX, 1
instance = comp, \user_io|Mux3~21\, user_io|Mux3~21, MSX, 1
instance = comp, \user_io|Mux3~20\, user_io|Mux3~20, MSX, 1
instance = comp, \user_io|Mux3~36\, user_io|Mux3~36, MSX, 1
instance = comp, \user_io|Mux3~23\, user_io|Mux3~23, MSX, 1
instance = comp, \user_io|Mux3~24\, user_io|Mux3~24, MSX, 1
instance = comp, \user_io|Mux3~37\, user_io|Mux3~37, MSX, 1
instance = comp, \user_io|Mux3~30\, user_io|Mux3~30, MSX, 1
instance = comp, \user_io|Mux3~31\, user_io|Mux3~31, MSX, 1
instance = comp, \user_io|Mux3~28\, user_io|Mux3~28, MSX, 1
instance = comp, \user_io|Mux3~27\, user_io|Mux3~27, MSX, 1
instance = comp, \user_io|Mux3~38\, user_io|Mux3~38, MSX, 1
instance = comp, \user_io|Mux3~39\, user_io|Mux3~39, MSX, 1
instance = comp, \user_io|Mux3~41\, user_io|Mux3~41, MSX, 1
instance = comp, \user_io|Selector5~5\, user_io|Selector5~5, MSX, 1
instance = comp, \user_io|Selector5~6\, user_io|Selector5~6, MSX, 1
instance = comp, \user_io|Selector5~2\, user_io|Selector5~2, MSX, 1
instance = comp, \user_io|Selector5~3\, user_io|Selector5~3, MSX, 1
instance = comp, \user_io|Selector5~7\, user_io|Selector5~7, MSX, 1
instance = comp, \user_io|spi_byte_out[2]\, user_io|spi_byte_out[2], MSX, 1
instance = comp, \user_io|Mux0~1\, user_io|Mux0~1, MSX, 1
instance = comp, \user_io|Mux0~4\, user_io|Mux0~4, MSX, 1
instance = comp, \user_io|SPI_MISO~reg0\, user_io|SPI_MISO~reg0, MSX, 1
instance = comp, \user_io|SPI_MISO~enfeeder\, user_io|SPI_MISO~enfeeder, MSX, 1
instance = comp, \user_io|SPI_MISO~en\, user_io|SPI_MISO~en, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CMR~16\, emsx|U20|U_VDP_COMMAND|CMR~16, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CMR[1]\, emsx|U20|U_VDP_COMMAND|CMR[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CMR~15\, emsx|U20|U_VDP_COMMAND|CMR~15, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CMR[0]\, emsx|U20|U_VDP_COMMAND|CMR[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector54~1\, emsx|U20|U_VDP_COMMAND|Selector54~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CMR[2]\, emsx|U20|U_VDP_COMMAND|CMR[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRDATA[4]~35\, emsx|U20|U_VDP_COMMAND|VRAMWRDATA[4]~35, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector54~2\, emsx|U20|U_VDP_COMMAND|Selector54~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux25~0\, emsx|U20|U_VDP_COMMAND|Mux25~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux25~1\, emsx|U20|U_VDP_COMMAND|Mux25~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|LOGOPDESTCOL~2\, emsx|U20|U_VDP_COMMAND|LOGOPDESTCOL~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector54~3\, emsx|U20|U_VDP_COMMAND|Selector54~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRDATA[4]~26\, emsx|U20|U_VDP_COMMAND|VRAMWRDATA[4]~26, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRDATA[4]~27\, emsx|U20|U_VDP_COMMAND|VRAMWRDATA[4]~27, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRDATA[4]~28\, emsx|U20|U_VDP_COMMAND|VRAMWRDATA[4]~28, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRDATA[4]~29\, emsx|U20|U_VDP_COMMAND|VRAMWRDATA[4]~29, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRDATA[4]~30\, emsx|U20|U_VDP_COMMAND|VRAMWRDATA[4]~30, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRDATA[4]~31\, emsx|U20|U_VDP_COMMAND|VRAMWRDATA[4]~31, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRDATA[0]~33\, emsx|U20|U_VDP_COMMAND|VRAMWRDATA[0]~33, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRDATA[0]~14\, emsx|U20|U_VDP_COMMAND|VRAMWRDATA[0]~14, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRDATA[4]~32\, emsx|U20|U_VDP_COMMAND|VRAMWRDATA[4]~32, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRDATA[4]~34\, emsx|U20|U_VDP_COMMAND|VRAMWRDATA[4]~34, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector54~0\, emsx|U20|U_VDP_COMMAND|Selector54~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector54~4\, emsx|U20|U_VDP_COMMAND|Selector54~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRDATA[0]~15\, emsx|U20|U_VDP_COMMAND|VRAMWRDATA[0]~15, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRDATA[0]~16\, emsx|U20|U_VDP_COMMAND|VRAMWRDATA[0]~16, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRDATA[0]~17\, emsx|U20|U_VDP_COMMAND|VRAMWRDATA[0]~17, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRDATA[0]~18\, emsx|U20|U_VDP_COMMAND|VRAMWRDATA[0]~18, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRDATA[0]~19\, emsx|U20|U_VDP_COMMAND|VRAMWRDATA[0]~19, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRDATA[0]~20\, emsx|U20|U_VDP_COMMAND|VRAMWRDATA[0]~20, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRDATA[0]~21\, emsx|U20|U_VDP_COMMAND|VRAMWRDATA[0]~21, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRDATA[4]\, emsx|U20|U_VDP_COMMAND|VRAMWRDATA[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|process_0~20\, emsx|U20|U_VDP_COMMAND|process_0~20, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRDATA[4]~38\, emsx|U20|U_VDP_COMMAND|VRAMWRDATA[4]~38, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRDATA[0]~9\, emsx|U20|U_VDP_COMMAND|VRAMWRDATA[0]~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRDATA[0]~10\, emsx|U20|U_VDP_COMMAND|VRAMWRDATA[0]~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRDATA[0]~11\, emsx|U20|U_VDP_COMMAND|VRAMWRDATA[0]~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|LOGOPDESTCOL~3\, emsx|U20|U_VDP_COMMAND|LOGOPDESTCOL~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRDATA[0]~13\, emsx|U20|U_VDP_COMMAND|VRAMWRDATA[0]~13, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector57~0\, emsx|U20|U_VDP_COMMAND|Selector57~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector57~1\, emsx|U20|U_VDP_COMMAND|Selector57~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector57~2\, emsx|U20|U_VDP_COMMAND|Selector57~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector57~3\, emsx|U20|U_VDP_COMMAND|Selector57~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRDATA[1]\, emsx|U20|U_VDP_COMMAND|VRAMWRDATA[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux24~0\, emsx|U20|U_VDP_COMMAND|Mux24~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux24~1\, emsx|U20|U_VDP_COMMAND|Mux24~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|LOGOPDESTCOL~4\, emsx|U20|U_VDP_COMMAND|LOGOPDESTCOL~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector53~1\, emsx|U20|U_VDP_COMMAND|Selector53~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector53~2\, emsx|U20|U_VDP_COMMAND|Selector53~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector53~3\, emsx|U20|U_VDP_COMMAND|Selector53~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector53~0\, emsx|U20|U_VDP_COMMAND|Selector53~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector53~4\, emsx|U20|U_VDP_COMMAND|Selector53~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRDATA[5]\, emsx|U20|U_VDP_COMMAND|VRAMWRDATA[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|process_0~21\, emsx|U20|U_VDP_COMMAND|process_0~21, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRDATA[7]~12\, emsx|U20|U_VDP_COMMAND|VRAMWRDATA[7]~12, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRDATA[7]~36\, emsx|U20|U_VDP_COMMAND|VRAMWRDATA[7]~36, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRDATA[7]~39\, emsx|U20|U_VDP_COMMAND|VRAMWRDATA[7]~39, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRDATA[7]~37\, emsx|U20|U_VDP_COMMAND|VRAMWRDATA[7]~37, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector52~0\, emsx|U20|U_VDP_COMMAND|Selector52~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector52~1\, emsx|U20|U_VDP_COMMAND|Selector52~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector52~2\, emsx|U20|U_VDP_COMMAND|Selector52~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRDATA[3]~22\, emsx|U20|U_VDP_COMMAND|VRAMWRDATA[3]~22, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRDATA[3]~23\, emsx|U20|U_VDP_COMMAND|VRAMWRDATA[3]~23, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRDATA[3]~24\, emsx|U20|U_VDP_COMMAND|VRAMWRDATA[3]~24, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRDATA[3]~25\, emsx|U20|U_VDP_COMMAND|VRAMWRDATA[3]~25, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector56~0\, emsx|U20|U_VDP_COMMAND|Selector56~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector56~1\, emsx|U20|U_VDP_COMMAND|Selector56~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector56~2\, emsx|U20|U_VDP_COMMAND|Selector56~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector56~3\, emsx|U20|U_VDP_COMMAND|Selector56~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRDATA[2]\, emsx|U20|U_VDP_COMMAND|VRAMWRDATA[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|process_0~25\, emsx|U20|U_VDP_COMMAND|process_0~25, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux23~0\, emsx|U20|U_VDP_COMMAND|Mux23~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux23~1\, emsx|U20|U_VDP_COMMAND|Mux23~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|LOGOPDESTCOL~5\, emsx|U20|U_VDP_COMMAND|LOGOPDESTCOL~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|LOGOPDESTCOL~6\, emsx|U20|U_VDP_COMMAND|LOGOPDESTCOL~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector52~3\, emsx|U20|U_VDP_COMMAND|Selector52~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector52~4\, emsx|U20|U_VDP_COMMAND|Selector52~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRDATA[6]\, emsx|U20|U_VDP_COMMAND|VRAMWRDATA[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|process_0~22\, emsx|U20|U_VDP_COMMAND|process_0~22, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector51~0\, emsx|U20|U_VDP_COMMAND|Selector51~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|LOGOPDESTCOL~7\, emsx|U20|U_VDP_COMMAND|LOGOPDESTCOL~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector55~2\, emsx|U20|U_VDP_COMMAND|Selector55~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector55~0\, emsx|U20|U_VDP_COMMAND|Selector55~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector55~1\, emsx|U20|U_VDP_COMMAND|Selector55~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector55~3\, emsx|U20|U_VDP_COMMAND|Selector55~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRDATA[3]\, emsx|U20|U_VDP_COMMAND|VRAMWRDATA[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|process_0~23\, emsx|U20|U_VDP_COMMAND|process_0~23, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux22~0\, emsx|U20|U_VDP_COMMAND|Mux22~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Mux22~1\, emsx|U20|U_VDP_COMMAND|Mux22~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|LOGOPDESTCOL~8\, emsx|U20|U_VDP_COMMAND|LOGOPDESTCOL~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector51~1\, emsx|U20|U_VDP_COMMAND|Selector51~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector51~2\, emsx|U20|U_VDP_COMMAND|Selector51~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector51~3\, emsx|U20|U_VDP_COMMAND|Selector51~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector51~4\, emsx|U20|U_VDP_COMMAND|Selector51~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRDATA[7]\, emsx|U20|U_VDP_COMMAND|VRAMWRDATA[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|LOGOPDESTCOL~0\, emsx|U20|U_VDP_COMMAND|LOGOPDESTCOL~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|CMR[3]\, emsx|U20|U_VDP_COMMAND|CMR[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|process_0~24\, emsx|U20|U_VDP_COMMAND|process_0~24, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|process_0~26\, emsx|U20|U_VDP_COMMAND|process_0~26, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|process_0~27\, emsx|U20|U_VDP_COMMAND|process_0~27, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|LOGOPDESTCOL~1\, emsx|U20|U_VDP_COMMAND|LOGOPDESTCOL~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector58~0\, emsx|U20|U_VDP_COMMAND|Selector58~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector58~1\, emsx|U20|U_VDP_COMMAND|Selector58~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector58~2\, emsx|U20|U_VDP_COMMAND|Selector58~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|Selector58~3\, emsx|U20|U_VDP_COMMAND|Selector58~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMWRDATA[0]\, emsx|U20|U_VDP_COMMAND|VRAMWRDATA[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSDATA[0]~0\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSDATA[0]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSDATA[0]\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSDATA[0], MSX, 1
instance = comp, \emsx|U20|PRAMDBO[0]~7\, emsx|U20|PRAMDBO[0]~7, MSX, 1
instance = comp, \emsx|U20|PRAMDBO[7]~8\, emsx|U20|PRAMDBO[7]~8, MSX, 1
instance = comp, \emsx|U20|PRAMDBO[0]~reg0\, emsx|U20|PRAMDBO[0]~reg0, MSX, 1
instance = comp, \emsx|SdrDat~16\, emsx|SdrDat~16, MSX, 1
instance = comp, \emsx|SdrDat[15]~17\, emsx|SdrDat[15]~17, MSX, 1
instance = comp, \emsx|SdrDat[0]\, emsx|SdrDat[0], MSX, 1
instance = comp, \emsx|SdrDat[15]~18\, emsx|SdrDat[15]~18, MSX, 1
instance = comp, \emsx|SdrDat[0]~en\, emsx|SdrDat[0]~en, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSDATA[1]~1\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSDATA[1]~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSDATA[1]\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSDATA[1], MSX, 1
instance = comp, \emsx|U20|PRAMDBO[1]~9\, emsx|U20|PRAMDBO[1]~9, MSX, 1
instance = comp, \emsx|U20|PRAMDBO[1]~reg0\, emsx|U20|PRAMDBO[1]~reg0, MSX, 1
instance = comp, \emsx|SdrDat~19\, emsx|SdrDat~19, MSX, 1
instance = comp, \emsx|SdrDat[1]\, emsx|SdrDat[1], MSX, 1
instance = comp, \emsx|SdrDat[1]~en\, emsx|SdrDat[1]~en, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSDATA[2]~2\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSDATA[2]~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSDATA[2]\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSDATA[2], MSX, 1
instance = comp, \emsx|U20|PRAMDBO[2]~10\, emsx|U20|PRAMDBO[2]~10, MSX, 1
instance = comp, \emsx|U20|PRAMDBO[2]~reg0\, emsx|U20|PRAMDBO[2]~reg0, MSX, 1
instance = comp, \emsx|SdrDat~20\, emsx|SdrDat~20, MSX, 1
instance = comp, \emsx|SdrDat[2]\, emsx|SdrDat[2], MSX, 1
instance = comp, \emsx|SdrDat[2]~en\, emsx|SdrDat[2]~en, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSDATA[3]~3\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSDATA[3]~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSDATA[3]\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSDATA[3], MSX, 1
instance = comp, \emsx|U20|PRAMDBO[3]~11\, emsx|U20|PRAMDBO[3]~11, MSX, 1
instance = comp, \emsx|U20|PRAMDBO[3]~reg0\, emsx|U20|PRAMDBO[3]~reg0, MSX, 1
instance = comp, \emsx|SdrDat~21\, emsx|SdrDat~21, MSX, 1
instance = comp, \emsx|SdrDat[3]\, emsx|SdrDat[3], MSX, 1
instance = comp, \emsx|SdrDat[3]~en\, emsx|SdrDat[3]~en, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSDATA[4]~4\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSDATA[4]~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSDATA[4]\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSDATA[4], MSX, 1
instance = comp, \emsx|U20|PRAMDBO[4]~12\, emsx|U20|PRAMDBO[4]~12, MSX, 1
instance = comp, \emsx|U20|PRAMDBO[4]~reg0\, emsx|U20|PRAMDBO[4]~reg0, MSX, 1
instance = comp, \emsx|SdrDat~22\, emsx|SdrDat~22, MSX, 1
instance = comp, \emsx|SdrDat[4]\, emsx|SdrDat[4], MSX, 1
instance = comp, \emsx|SdrDat[4]~en\, emsx|SdrDat[4]~en, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSDATA[5]~5\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSDATA[5]~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSDATA[5]\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSDATA[5], MSX, 1
instance = comp, \emsx|U20|PRAMDBO[5]~13\, emsx|U20|PRAMDBO[5]~13, MSX, 1
instance = comp, \emsx|U20|PRAMDBO[5]~reg0\, emsx|U20|PRAMDBO[5]~reg0, MSX, 1
instance = comp, \emsx|SdrDat~23\, emsx|SdrDat~23, MSX, 1
instance = comp, \emsx|SdrDat[5]\, emsx|SdrDat[5], MSX, 1
instance = comp, \emsx|SdrDat[5]~en\, emsx|SdrDat[5]~en, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSDATA[6]~6\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSDATA[6]~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSDATA[6]\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSDATA[6], MSX, 1
instance = comp, \emsx|U20|PRAMDBO[6]~14\, emsx|U20|PRAMDBO[6]~14, MSX, 1
instance = comp, \emsx|U20|PRAMDBO[6]~reg0\, emsx|U20|PRAMDBO[6]~reg0, MSX, 1
instance = comp, \emsx|SdrDat~24\, emsx|SdrDat~24, MSX, 1
instance = comp, \emsx|SdrDat[6]\, emsx|SdrDat[6], MSX, 1
instance = comp, \emsx|SdrDat[6]~en\, emsx|SdrDat[6]~en, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSDATA[7]~7\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSDATA[7]~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSDATA[7]\, emsx|U20|U_VDP_REGISTER|VDPVRAMACCESSDATA[7], MSX, 1
instance = comp, \emsx|U20|PRAMDBO[7]~15\, emsx|U20|PRAMDBO[7]~15, MSX, 1
instance = comp, \emsx|U20|PRAMDBO[7]~reg0\, emsx|U20|PRAMDBO[7]~reg0, MSX, 1
instance = comp, \emsx|SdrDat~25\, emsx|SdrDat~25, MSX, 1
instance = comp, \emsx|SdrDat[7]\, emsx|SdrDat[7], MSX, 1
instance = comp, \emsx|SdrDat[7]~en\, emsx|SdrDat[7]~en, MSX, 1
instance = comp, \emsx|SdrDat[8]\, emsx|SdrDat[8], MSX, 1
instance = comp, \emsx|SdrDat[8]~en\, emsx|SdrDat[8]~en, MSX, 1
instance = comp, \emsx|SdrDat[9]\, emsx|SdrDat[9], MSX, 1
instance = comp, \emsx|SdrDat[9]~en\, emsx|SdrDat[9]~en, MSX, 1
instance = comp, \emsx|SdrDat[10]\, emsx|SdrDat[10], MSX, 1
instance = comp, \emsx|SdrDat[10]~en\, emsx|SdrDat[10]~en, MSX, 1
instance = comp, \emsx|SdrDat[11]\, emsx|SdrDat[11], MSX, 1
instance = comp, \emsx|SdrDat[11]~en\, emsx|SdrDat[11]~en, MSX, 1
instance = comp, \emsx|SdrDat[12]\, emsx|SdrDat[12], MSX, 1
instance = comp, \emsx|SdrDat[12]~en\, emsx|SdrDat[12]~en, MSX, 1
instance = comp, \emsx|SdrDat[13]\, emsx|SdrDat[13], MSX, 1
instance = comp, \emsx|SdrDat[13]~en\, emsx|SdrDat[13]~en, MSX, 1
instance = comp, \emsx|SdrDat[14]\, emsx|SdrDat[14], MSX, 1
instance = comp, \emsx|SdrDat[14]~en\, emsx|SdrDat[14]~en, MSX, 1
instance = comp, \emsx|SdrDat[15]\, emsx|SdrDat[15], MSX, 1
instance = comp, \emsx|SdrDat[15]~en\, emsx|SdrDat[15]~en, MSX, 1
instance = comp, \emsx|U35|Equal25~1\, emsx|U35|Equal25~1, MSX, 1
instance = comp, \emsx|U35|Equal25~2\, emsx|U35|Equal25~2, MSX, 1
instance = comp, \emsx|U35|GreenLvEna~2\, emsx|U35|GreenLvEna~2, MSX, 1
instance = comp, \emsx|U35|GreenLvEna~3\, emsx|U35|GreenLvEna~3, MSX, 1
instance = comp, \emsx|U35|GreenLvEna\, emsx|U35|GreenLvEna, MSX, 1
instance = comp, \emsx|process_23~0\, emsx|process_23~0, MSX, 1
instance = comp, \emsx|GreenLv_cnt[0]~2\, emsx|GreenLv_cnt[0]~2, MSX, 1
instance = comp, \emsx|GreenLv_cnt[0]\, emsx|GreenLv_cnt[0], MSX, 1
instance = comp, \emsx|GreenLv_cnt[1]~1\, emsx|GreenLv_cnt[1]~1, MSX, 1
instance = comp, \emsx|GreenLv_cnt[1]\, emsx|GreenLv_cnt[1], MSX, 1
instance = comp, \emsx|Equal21~1\, emsx|Equal21~1, MSX, 1
instance = comp, \emsx|GreenLv_cnt[2]~0\, emsx|GreenLv_cnt[2]~0, MSX, 1
instance = comp, \emsx|GreenLv_cnt[2]\, emsx|GreenLv_cnt[2], MSX, 1
instance = comp, \emsx|Equal21~0\, emsx|Equal21~0, MSX, 1
instance = comp, \emsx|GreenLv_cnt[3]~3\, emsx|GreenLv_cnt[3]~3, MSX, 1
instance = comp, \emsx|GreenLv_cnt[3]\, emsx|GreenLv_cnt[3], MSX, 1
instance = comp, \emsx|U35|LevCtrl~29\, emsx|U35|LevCtrl~29, MSX, 1
instance = comp, \emsx|U35|LevCtrl~26\, emsx|U35|LevCtrl~26, MSX, 1
instance = comp, \emsx|U35|LevCtrl~24\, emsx|U35|LevCtrl~24, MSX, 1
instance = comp, \emsx|U35|LevCtrl~25\, emsx|U35|LevCtrl~25, MSX, 1
instance = comp, \emsx|U35|LevCtrl~27\, emsx|U35|LevCtrl~27, MSX, 1
instance = comp, \emsx|U35|LevCtrl~28\, emsx|U35|LevCtrl~28, MSX, 1
instance = comp, \emsx|U35|LevCtrl~30\, emsx|U35|LevCtrl~30, MSX, 1
instance = comp, \emsx|U35|Equal25~3\, emsx|U35|Equal25~3, MSX, 1
instance = comp, \emsx|U35|Add5~0\, emsx|U35|Add5~0, MSX, 1
instance = comp, \emsx|U35|LevCtrl~31\, emsx|U35|LevCtrl~31, MSX, 1
instance = comp, \emsx|U35|LevCtrl~34\, emsx|U35|LevCtrl~34, MSX, 1
instance = comp, \emsx|U35|GreenLvEna~1\, emsx|U35|GreenLvEna~1, MSX, 1
instance = comp, \emsx|U35|LevCtrl~35\, emsx|U35|LevCtrl~35, MSX, 1
instance = comp, \emsx|U35|LevCtrl~33\, emsx|U35|LevCtrl~33, MSX, 1
instance = comp, \emsx|U35|LevCtrl~18\, emsx|U35|LevCtrl~18, MSX, 1
instance = comp, \emsx|U35|LevCtrl~36\, emsx|U35|LevCtrl~36, MSX, 1
instance = comp, \emsx|U35|LevCtrl~37\, emsx|U35|LevCtrl~37, MSX, 1
instance = comp, \emsx|U35|LevCtrl~32\, emsx|U35|LevCtrl~32, MSX, 1
instance = comp, \emsx|U35|LevCtrl~38\, emsx|U35|LevCtrl~38, MSX, 1
instance = comp, \emsx|U35|LevCtrl~39\, emsx|U35|LevCtrl~39, MSX, 1
instance = comp, \emsx|U35|LevCtrl~40\, emsx|U35|LevCtrl~40, MSX, 1
instance = comp, \emsx|U35|LevCtrl[1]~reg0\, emsx|U35|LevCtrl[1]~reg0, MSX, 1
instance = comp, \emsx|U35|LevCtrl~17\, emsx|U35|LevCtrl~17, MSX, 1
instance = comp, \emsx|U35|LevCtrl~59\, emsx|U35|LevCtrl~59, MSX, 1
instance = comp, \emsx|U35|LevCtrl~60\, emsx|U35|LevCtrl~60, MSX, 1
instance = comp, \emsx|U35|LevCtrl~15\, emsx|U35|LevCtrl~15, MSX, 1
instance = comp, \emsx|U35|LevCtrl~8\, emsx|U35|LevCtrl~8, MSX, 1
instance = comp, \emsx|U35|LevCtrl~16\, emsx|U35|LevCtrl~16, MSX, 1
instance = comp, \emsx|U35|LevCtrl~19\, emsx|U35|LevCtrl~19, MSX, 1
instance = comp, \emsx|U35|LevCtrl~9\, emsx|U35|LevCtrl~9, MSX, 1
instance = comp, \emsx|U35|LevCtrl~10\, emsx|U35|LevCtrl~10, MSX, 1
instance = comp, \emsx|U35|LevCtrl~11\, emsx|U35|LevCtrl~11, MSX, 1
instance = comp, \emsx|U35|Equal21~0\, emsx|U35|Equal21~0, MSX, 1
instance = comp, \emsx|U35|LevCtrl~12\, emsx|U35|LevCtrl~12, MSX, 1
instance = comp, \emsx|U35|LevCtrl~13\, emsx|U35|LevCtrl~13, MSX, 1
instance = comp, \emsx|U35|LevCtrl~20\, emsx|U35|LevCtrl~20, MSX, 1
instance = comp, \emsx|U35|LevCtrl~14\, emsx|U35|LevCtrl~14, MSX, 1
instance = comp, \emsx|U35|LevCtrl~21\, emsx|U35|LevCtrl~21, MSX, 1
instance = comp, \emsx|U35|LevCtrl~22\, emsx|U35|LevCtrl~22, MSX, 1
instance = comp, \emsx|U35|LevCtrl~23\, emsx|U35|LevCtrl~23, MSX, 1
instance = comp, \emsx|U35|LevCtrl[0]~reg0\, emsx|U35|LevCtrl[0]~reg0, MSX, 1
instance = comp, \emsx|U35|LevCtrl~48\, emsx|U35|LevCtrl~48, MSX, 1
instance = comp, \emsx|U35|LevCtrl~50\, emsx|U35|LevCtrl~50, MSX, 1
instance = comp, \emsx|U35|LevCtrl~42\, emsx|U35|LevCtrl~42, MSX, 1
instance = comp, \emsx|U35|LevCtrl~49\, emsx|U35|LevCtrl~49, MSX, 1
instance = comp, \emsx|U35|LevCtrl~51\, emsx|U35|LevCtrl~51, MSX, 1
instance = comp, \emsx|U35|LevCtrl~52\, emsx|U35|LevCtrl~52, MSX, 1
instance = comp, \emsx|U35|LevCtrl~53\, emsx|U35|LevCtrl~53, MSX, 1
instance = comp, \emsx|U35|LevCtrl~43\, emsx|U35|LevCtrl~43, MSX, 1
instance = comp, \emsx|U35|LevCtrl~44\, emsx|U35|LevCtrl~44, MSX, 1
instance = comp, \emsx|U35|LevCtrl~45\, emsx|U35|LevCtrl~45, MSX, 1
instance = comp, \emsx|U35|LevCtrl~46\, emsx|U35|LevCtrl~46, MSX, 1
instance = comp, \emsx|U35|LevCtrl~54\, emsx|U35|LevCtrl~54, MSX, 1
instance = comp, \emsx|U35|LevCtrl~47\, emsx|U35|LevCtrl~47, MSX, 1
instance = comp, \emsx|U35|LevCtrl~55\, emsx|U35|LevCtrl~55, MSX, 1
instance = comp, \emsx|U35|LevCtrl~56\, emsx|U35|LevCtrl~56, MSX, 1
instance = comp, \emsx|U35|LevCtrl~57\, emsx|U35|LevCtrl~57, MSX, 1
instance = comp, \emsx|U35|LevCtrl[2]~reg0\, emsx|U35|LevCtrl[2]~reg0, MSX, 1
instance = comp, \emsx|Mux5~0\, emsx|Mux5~0, MSX, 1
instance = comp, \emsx|GreenLv[0]\, emsx|GreenLv[0], MSX, 1
instance = comp, \emsx|pLed~1\, emsx|pLed~1, MSX, 1
instance = comp, \emsx|U06|Paus~0\, emsx|U06|Paus~0, MSX, 1
instance = comp, \emsx|U06|Paus~reg0\, emsx|U06|Paus~reg0, MSX, 1
instance = comp, \emsx|pLed[0]~0\, emsx|pLed[0]~0, MSX, 1
instance = comp, \emsx|pLed[0]~2\, emsx|pLed[0]~2, MSX, 1
instance = comp, \emsx|pLed[0]~3_wirecell\, emsx|pLed[0]~3_wirecell, MSX, 1
instance = comp, \emsx|U20|U_SSG|Equal8~1\, emsx|U20|U_SSG|Equal8~1, MSX, 1
instance = comp, \emsx|U20|U_SSG|Equal8~2\, emsx|U20|U_SSG|Equal8~2, MSX, 1
instance = comp, \emsx|U20|U_SSG|IVIDEOVS_N~0\, emsx|U20|U_SSG|IVIDEOVS_N~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|IVIDEOVS_N\, emsx|U20|U_SSG|IVIDEOVS_N, MSX, 1
instance = comp, \emsx|DisplayMode[1]~0\, emsx|DisplayMode[1]~0, MSX, 1
instance = comp, \emsx|DisplayMode[1]\, emsx|DisplayMode[1], MSX, 1
instance = comp, \emsx|Reso_v~0\, emsx|Reso_v~0, MSX, 1
instance = comp, \emsx|Reso_v\, emsx|Reso_v, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Equal6~1\, emsx|U20|U_VDP_VGA|Equal6~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Equal6~2\, emsx|U20|U_VDP_VGA|Equal6~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|FF_VSYNC_N~7\, emsx|U20|U_VDP_VGA|FF_VSYNC_N~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|process_0~0\, emsx|U20|U_VDP_VGA|process_0~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|FF_VSYNC_N~5\, emsx|U20|U_VDP_VGA|FF_VSYNC_N~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|FF_VSYNC_N~6\, emsx|U20|U_VDP_VGA|FF_VSYNC_N~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Equal11~0\, emsx|U20|U_VDP_VGA|Equal11~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Equal11~1\, emsx|U20|U_VDP_VGA|Equal11~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Equal7~1\, emsx|U20|U_VDP_VGA|Equal7~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|FF_VSYNC_N~8\, emsx|U20|U_VDP_VGA|FF_VSYNC_N~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|Equal6~0\, emsx|U20|U_VDP_NTSC_PAL|Equal6~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|FF_VSYNC_N~9\, emsx|U20|U_VDP_VGA|FF_VSYNC_N~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|FF_VSYNC_N~3\, emsx|U20|U_VDP_VGA|FF_VSYNC_N~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|FF_VSYNC_N~1\, emsx|U20|U_VDP_VGA|FF_VSYNC_N~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|FF_VSYNC_N~2\, emsx|U20|U_VDP_VGA|FF_VSYNC_N~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|FF_VSYNC_N~10\, emsx|U20|U_VDP_VGA|FF_VSYNC_N~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|FF_VSYNC_N~11\, emsx|U20|U_VDP_VGA|FF_VSYNC_N~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|FF_VSYNC_N~0\, emsx|U20|U_VDP_VGA|FF_VSYNC_N~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|FF_VSYNC_N~4\, emsx|U20|U_VDP_VGA|FF_VSYNC_N~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|FF_VSYNC_N~12\, emsx|U20|U_VDP_VGA|FF_VSYNC_N~12, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|FF_VSYNC_N~13\, emsx|U20|U_VDP_VGA|FF_VSYNC_N~13, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|FF_VSYNC_N~14\, emsx|U20|U_VDP_VGA|FF_VSYNC_N~14, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|FF_VSYNC_N~15\, emsx|U20|U_VDP_VGA|FF_VSYNC_N~15, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|FF_VSYNC_N\, emsx|U20|U_VDP_VGA|FF_VSYNC_N, MSX, 1
instance = comp, \emsx|pVideoVS_n~0\, emsx|pVideoVS_n~0, MSX, 1
instance = comp, \emsx|pVideoVS_n~feeder\, emsx|pVideoVS_n~feeder, MSX, 1
instance = comp, \emsx|DisplayMode[0]\, emsx|DisplayMode[0], MSX, 1
instance = comp, \emsx|Mux108~1\, emsx|Mux108~1, MSX, 1
instance = comp, \emsx|pVideoVS_n\, emsx|pVideoVS_n, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|Equal13~0\, emsx|U20|U_VDP_NTSC_PAL|Equal13~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|FF_HSYNC_N~0\, emsx|U20|U_VDP_VGA|FF_HSYNC_N~0, MSX, 1
instance = comp, \emsx|U20|Equal1~0\, emsx|U20|Equal1~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|FF_HSYNC_N~10\, emsx|U20|U_VDP_NTSC_PAL|FF_HSYNC_N~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|FF_HSYNC_N~1\, emsx|U20|U_VDP_VGA|FF_HSYNC_N~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|FF_HSYNC_N~2\, emsx|U20|U_VDP_VGA|FF_HSYNC_N~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|FF_HSYNC_N~3\, emsx|U20|U_VDP_VGA|FF_HSYNC_N~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|FF_HSYNC_N~4\, emsx|U20|U_VDP_VGA|FF_HSYNC_N~4, MSX, 1
instance = comp, \emsx|U20|Equal1~1\, emsx|U20|Equal1~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|FF_HSYNC_N~5\, emsx|U20|U_VDP_VGA|FF_HSYNC_N~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|FF_HSYNC_N\, emsx|U20|U_VDP_VGA|FF_HSYNC_N, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|FF_HSYNC_N~1\, emsx|U20|U_VDP_NTSC_PAL|FF_HSYNC_N~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|process_0~2\, emsx|U20|U_VDP_VGA|process_0~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|process_0~1\, emsx|U20|U_VDP_NTSC_PAL|process_0~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|process_0~7\, emsx|U20|U_VDP_NTSC_PAL|process_0~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|process_0~8\, emsx|U20|U_VDP_NTSC_PAL|process_0~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|Mux5~0\, emsx|U20|U_VDP_NTSC_PAL|Mux5~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|Equal7~0\, emsx|U20|U_VDP_NTSC_PAL|Equal7~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|process_0~4\, emsx|U20|U_VDP_NTSC_PAL|process_0~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|process_0~9\, emsx|U20|U_VDP_NTSC_PAL|process_0~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|process_0~0\, emsx|U20|U_VDP_NTSC_PAL|process_0~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|process_0~10\, emsx|U20|U_VDP_NTSC_PAL|process_0~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|process_0~3\, emsx|U20|U_VDP_NTSC_PAL|process_0~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|process_0~5\, emsx|U20|U_VDP_NTSC_PAL|process_0~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|process_0~2\, emsx|U20|U_VDP_NTSC_PAL|process_0~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|process_0~6\, emsx|U20|U_VDP_NTSC_PAL|process_0~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|Equal7~1\, emsx|U20|U_VDP_NTSC_PAL|Equal7~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|Equal7~2\, emsx|U20|U_VDP_NTSC_PAL|Equal7~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|Equal7~3\, emsx|U20|U_VDP_NTSC_PAL|Equal7~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|FF_SSTATE~12\, emsx|U20|U_VDP_NTSC_PAL|FF_SSTATE~12, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|FF_SSTATE~13\, emsx|U20|U_VDP_NTSC_PAL|FF_SSTATE~13, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|FF_SSTATE.SSTATE_C\, emsx|U20|U_VDP_NTSC_PAL|FF_SSTATE.SSTATE_C, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|FF_HSYNC_N~3\, emsx|U20|U_VDP_NTSC_PAL|FF_HSYNC_N~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|FF_SSTATE~14\, emsx|U20|U_VDP_NTSC_PAL|FF_SSTATE~14, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|FF_SSTATE.SSTATE_B\, emsx|U20|U_VDP_NTSC_PAL|FF_SSTATE.SSTATE_B, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|FF_HSYNC_N~6\, emsx|U20|U_VDP_NTSC_PAL|FF_HSYNC_N~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|FF_HSYNC_N~7\, emsx|U20|U_VDP_NTSC_PAL|FF_HSYNC_N~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|FF_HSYNC_N~5\, emsx|U20|U_VDP_NTSC_PAL|FF_HSYNC_N~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|FF_HSYNC_N~4\, emsx|U20|U_VDP_NTSC_PAL|FF_HSYNC_N~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|FF_HSYNC_N~8\, emsx|U20|U_VDP_NTSC_PAL|FF_HSYNC_N~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|Equal13~1\, emsx|U20|U_VDP_NTSC_PAL|Equal13~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|FF_HSYNC_N~2\, emsx|U20|U_VDP_NTSC_PAL|FF_HSYNC_N~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|FF_HSYNC_N~9\, emsx|U20|U_VDP_NTSC_PAL|FF_HSYNC_N~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|FF_SSTATE.SSTATE_A~0\, emsx|U20|U_VDP_NTSC_PAL|FF_SSTATE.SSTATE_A~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|FF_SSTATE.SSTATE_A\, emsx|U20|U_VDP_NTSC_PAL|FF_SSTATE.SSTATE_A, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|process_1~0\, emsx|U20|U_VDP_NTSC_PAL|process_1~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|FF_HSYNC_N~11\, emsx|U20|U_VDP_NTSC_PAL|FF_HSYNC_N~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|FF_HSYNC_N~12\, emsx|U20|U_VDP_NTSC_PAL|FF_HSYNC_N~12, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|FF_HSYNC_N~13\, emsx|U20|U_VDP_NTSC_PAL|FF_HSYNC_N~13, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|FF_HSYNC_N~14\, emsx|U20|U_VDP_NTSC_PAL|FF_HSYNC_N~14, MSX, 1
instance = comp, \emsx|U20|U_VDP_NTSC_PAL|FF_HSYNC_N\, emsx|U20|U_VDP_NTSC_PAL|FF_HSYNC_N, MSX, 1
instance = comp, \emsx|U20|PVIDEOHS_N~0\, emsx|U20|PVIDEOHS_N~0, MSX, 1
instance = comp, \emsx|Mux108~0\, emsx|Mux108~0, MSX, 1
instance = comp, \emsx|pVideoHS_n~reg0\, emsx|pVideoHS_n~reg0, MSX, 1
instance = comp, \RGBtoYPbPr|hs_d\, RGBtoYPbPr|hs_d, MSX, 1
instance = comp, \osd|always1~0\, osd|always1~0, MSX, 1
instance = comp, \osd|cnt~9\, osd|cnt~9, MSX, 1
instance = comp, \osd|cnt[0]~reg1\, osd|cnt[0]~reg1, MSX, 1
instance = comp, \osd|cnt~10\, osd|cnt~10, MSX, 1
instance = comp, \osd|cnt[1]~reg1\, osd|cnt[1]~reg1, MSX, 1
instance = comp, \osd|cnt~11\, osd|cnt~11, MSX, 1
instance = comp, \osd|cnt[2]~reg1\, osd|cnt[2]~reg1, MSX, 1
instance = comp, \osd|Add2~8\, osd|Add2~8, MSX, 1
instance = comp, \osd|cnt~12\, osd|cnt~12, MSX, 1
instance = comp, \osd|cnt[3]~reg1\, osd|cnt[3]~reg1, MSX, 1
instance = comp, \osd|Add2~0\, osd|Add2~0, MSX, 1
instance = comp, \osd|cnt~13\, osd|cnt~13, MSX, 1
instance = comp, \osd|cnt[4]~reg1\, osd|cnt[4]~reg1, MSX, 1
instance = comp, \osd|cnt~14\, osd|cnt~14, MSX, 1
instance = comp, \osd|cnt[5]\, osd|cnt[5], MSX, 1
instance = comp, \osd|Add2~7\, osd|Add2~7, MSX, 1
instance = comp, \osd|cnt~15\, osd|cnt~15, MSX, 1
instance = comp, \osd|cnt[6]\, osd|cnt[6], MSX, 1
instance = comp, \osd|cnt~8\, osd|cnt~8, MSX, 1
instance = comp, \osd|cnt[7]\, osd|cnt[7], MSX, 1
instance = comp, \osd|Add2~1\, osd|Add2~1, MSX, 1
instance = comp, \osd|cnt~7\, osd|cnt~7, MSX, 1
instance = comp, \osd|cnt[8]\, osd|cnt[8], MSX, 1
instance = comp, \osd|Add2~6\, osd|Add2~6, MSX, 1
instance = comp, \osd|cnt~6\, osd|cnt~6, MSX, 1
instance = comp, \osd|cnt[9]\, osd|cnt[9], MSX, 1
instance = comp, \osd|LessThan8~0\, osd|LessThan8~0, MSX, 1
instance = comp, \osd|LessThan8~1\, osd|LessThan8~1, MSX, 1
instance = comp, \osd|LessThan4~0\, osd|LessThan4~0, MSX, 1
instance = comp, \osd|cnt~5\, osd|cnt~5, MSX, 1
instance = comp, \osd|cnt[10]\, osd|cnt[10], MSX, 1
instance = comp, \osd|Add2~2\, osd|Add2~2, MSX, 1
instance = comp, \osd|cnt~17\, osd|cnt~17, MSX, 1
instance = comp, \osd|cnt[11]\, osd|cnt[11], MSX, 1
instance = comp, \osd|pixsz~0\, osd|pixsz~0, MSX, 1
instance = comp, \osd|LessThan5~0\, osd|LessThan5~0, MSX, 1
instance = comp, \osd|pixsz~3\, osd|pixsz~3, MSX, 1
instance = comp, \osd|LessThan6~0\, osd|LessThan6~0, MSX, 1
instance = comp, \osd|Add2~4\, osd|Add2~4, MSX, 1
instance = comp, \osd|cnt~18\, osd|cnt~18, MSX, 1
instance = comp, \osd|cnt[12]\, osd|cnt[12], MSX, 1
instance = comp, \osd|cnt~16\, osd|cnt~16, MSX, 1
instance = comp, \osd|cnt[13]\, osd|cnt[13], MSX, 1
instance = comp, \osd|pixsz[2]~1\, osd|pixsz[2]~1, MSX, 1
instance = comp, \osd|pixsz~2\, osd|pixsz~2, MSX, 1
instance = comp, \osd|pixsz~4\, osd|pixsz~4, MSX, 1
instance = comp, \osd|Add2~3\, osd|Add2~3, MSX, 1
instance = comp, \osd|cnt~3\, osd|cnt~3, MSX, 1
instance = comp, \osd|cnt[14]\, osd|cnt[14], MSX, 1
instance = comp, \osd|Add2~5\, osd|Add2~5, MSX, 1
instance = comp, \osd|cnt~4\, osd|cnt~4, MSX, 1
instance = comp, \osd|cnt[15]\, osd|cnt[15], MSX, 1
instance = comp, \osd|LessThan4~1\, osd|LessThan4~1, MSX, 1
instance = comp, \osd|LessThan4~2\, osd|LessThan4~2, MSX, 1
instance = comp, \osd|pixsz~5\, osd|pixsz~5, MSX, 1
instance = comp, \osd|pixsz[0]\, osd|pixsz[0], MSX, 1
instance = comp, \osd|pixcnt~2\, osd|pixcnt~2, MSX, 1
instance = comp, \osd|pixcnt[0]\, osd|pixcnt[0], MSX, 1
instance = comp, \osd|pixsz[2]~8\, osd|pixsz[2]~8, MSX, 1
instance = comp, \osd|pixsz~6\, osd|pixsz~6, MSX, 1
instance = comp, \osd|pixsz~7\, osd|pixsz~7, MSX, 1
instance = comp, \osd|LessThan7~0\, osd|LessThan7~0, MSX, 1
instance = comp, \osd|pixsz~9\, osd|pixsz~9, MSX, 1
instance = comp, \osd|pixsz[1]\, osd|pixsz[1], MSX, 1
instance = comp, \osd|pixcnt~3\, osd|pixcnt~3, MSX, 1
instance = comp, \osd|pixcnt[1]\, osd|pixcnt[1], MSX, 1
instance = comp, \osd|pixcnt[0]~0\, osd|pixcnt[0]~0, MSX, 1
instance = comp, \osd|pixsz~10\, osd|pixsz~10, MSX, 1
instance = comp, \osd|pixsz[2]\, osd|pixsz[2], MSX, 1
instance = comp, \osd|pixcnt[0]~1\, osd|pixcnt[0]~1, MSX, 1
instance = comp, \osd|pixcnt~4\, osd|pixcnt~4, MSX, 1
instance = comp, \osd|pixcnt[2]\, osd|pixcnt[2], MSX, 1
instance = comp, \osd|auto_ce_pix~0\, osd|auto_ce_pix~0, MSX, 1
instance = comp, \osd|auto_ce_pix\, osd|auto_ce_pix, MSX, 1
instance = comp, \osd|vsD\, osd|vsD, MSX, 1
instance = comp, \osd|hsD\, osd|hsD, MSX, 1
instance = comp, \osd|v_cnt[10]~0\, osd|v_cnt[10]~0, MSX, 1
instance = comp, \osd|always2~0\, osd|always2~0, MSX, 1
instance = comp, \osd|v_cnt~12\, osd|v_cnt~12, MSX, 1
instance = comp, \osd|v_cnt[0]\, osd|v_cnt[0], MSX, 1
instance = comp, \osd|v_cnt[1]~11\, osd|v_cnt[1]~11, MSX, 1
instance = comp, \osd|v_cnt[1]~2\, osd|v_cnt[1]~2, MSX, 1
instance = comp, \osd|v_cnt[1]\, osd|v_cnt[1], MSX, 1
instance = comp, \osd|v_cnt[2]~10\, osd|v_cnt[2]~10, MSX, 1
instance = comp, \osd|v_cnt[2]\, osd|v_cnt[2], MSX, 1
instance = comp, \osd|Add5~3\, osd|Add5~3, MSX, 1
instance = comp, \osd|v_cnt[3]~9\, osd|v_cnt[3]~9, MSX, 1
instance = comp, \osd|v_cnt[3]\, osd|v_cnt[3], MSX, 1
instance = comp, \osd|Add5~0\, osd|Add5~0, MSX, 1
instance = comp, \osd|v_cnt[4]~8\, osd|v_cnt[4]~8, MSX, 1
instance = comp, \osd|v_cnt[4]\, osd|v_cnt[4], MSX, 1
instance = comp, \osd|v_cnt[5]~7\, osd|v_cnt[5]~7, MSX, 1
instance = comp, \osd|v_cnt[5]\, osd|v_cnt[5], MSX, 1
instance = comp, \osd|Add5~4\, osd|Add5~4, MSX, 1
instance = comp, \osd|v_cnt[6]~6\, osd|v_cnt[6]~6, MSX, 1
instance = comp, \osd|v_cnt[6]\, osd|v_cnt[6], MSX, 1
instance = comp, \osd|Add5~1\, osd|Add5~1, MSX, 1
instance = comp, \osd|v_cnt[7]~5\, osd|v_cnt[7]~5, MSX, 1
instance = comp, \osd|v_cnt[7]\, osd|v_cnt[7], MSX, 1
instance = comp, \osd|v_cnt[8]~4\, osd|v_cnt[8]~4, MSX, 1
instance = comp, \osd|v_cnt[8]\, osd|v_cnt[8], MSX, 1
instance = comp, \osd|Add5~5\, osd|Add5~5, MSX, 1
instance = comp, \osd|v_cnt[9]~3\, osd|v_cnt[9]~3, MSX, 1
instance = comp, \osd|v_cnt[9]\, osd|v_cnt[9], MSX, 1
instance = comp, \osd|Add5~2\, osd|Add5~2, MSX, 1
instance = comp, \osd|v_cnt[10]~1\, osd|v_cnt[10]~1, MSX, 1
instance = comp, \osd|v_cnt[10]\, osd|v_cnt[10], MSX, 1
instance = comp, \osd|Equal5~1\, osd|Equal5~1, MSX, 1
instance = comp, \osd|vs_high[8]\, osd|vs_high[8], MSX, 1
instance = comp, \osd|Equal5~0\, osd|Equal5~0, MSX, 1
instance = comp, \osd|vs_high[10]~0\, osd|vs_high[10]~0, MSX, 1
instance = comp, \osd|vs_high[9]~feeder\, osd|vs_high[9]~feeder, MSX, 1
instance = comp, \osd|vs_high[9]\, osd|vs_high[9], MSX, 1
instance = comp, \osd|vs_high[5]\, osd|vs_high[5], MSX, 1
instance = comp, \osd|Equal5~2\, osd|Equal5~2, MSX, 1
instance = comp, \osd|vs_high[7]\, osd|vs_high[7], MSX, 1
instance = comp, \osd|Equal5~3\, osd|Equal5~3, MSX, 1
instance = comp, \osd|vs_high[2]\, osd|vs_high[2], MSX, 1
instance = comp, \osd|Equal5~4\, osd|Equal5~4, MSX, 1
instance = comp, \osd|vs_high[4]\, osd|vs_high[4], MSX, 1
instance = comp, \osd|Equal5~5\, osd|Equal5~5, MSX, 1
instance = comp, \osd|vs_high[3]\, osd|vs_high[3], MSX, 1
instance = comp, \osd|vs_high[1]\, osd|vs_high[1], MSX, 1
instance = comp, \osd|vs_high[0]\, osd|vs_high[0], MSX, 1
instance = comp, \osd|Equal5~6\, osd|Equal5~6, MSX, 1
instance = comp, \osd|Equal5~7\, osd|Equal5~7, MSX, 1
instance = comp, \osd|vs_high[6]\, osd|vs_high[6], MSX, 1
instance = comp, \osd|Equal5~8\, osd|Equal5~8, MSX, 1
instance = comp, \osd|Equal5~9\, osd|Equal5~9, MSX, 1
instance = comp, \osd|vs_high[10]~1\, osd|vs_high[10]~1, MSX, 1
instance = comp, \osd|vs_high[10]\, osd|vs_high[10], MSX, 1
instance = comp, \osd|Equal6~1\, osd|Equal6~1, MSX, 1
instance = comp, \osd|vs_low[8]\, osd|vs_low[8], MSX, 1
instance = comp, \osd|Equal6~0\, osd|Equal6~0, MSX, 1
instance = comp, \osd|vs_low[10]~0\, osd|vs_low[10]~0, MSX, 1
instance = comp, \osd|vs_low[4]\, osd|vs_low[4], MSX, 1
instance = comp, \osd|vs_low[2]\, osd|vs_low[2], MSX, 1
instance = comp, \osd|Equal6~4\, osd|Equal6~4, MSX, 1
instance = comp, \osd|Equal6~5\, osd|Equal6~5, MSX, 1
instance = comp, \osd|vs_low[6]\, osd|vs_low[6], MSX, 1
instance = comp, \osd|vs_low[0]\, osd|vs_low[0], MSX, 1
instance = comp, \osd|vs_low[1]\, osd|vs_low[1], MSX, 1
instance = comp, \osd|Equal6~6\, osd|Equal6~6, MSX, 1
instance = comp, \osd|vs_low[3]\, osd|vs_low[3], MSX, 1
instance = comp, \osd|Equal6~7\, osd|Equal6~7, MSX, 1
instance = comp, \osd|Equal6~8\, osd|Equal6~8, MSX, 1
instance = comp, \osd|vs_low[9]\, osd|vs_low[9], MSX, 1
instance = comp, \osd|vs_low[7]\, osd|vs_low[7], MSX, 1
instance = comp, \osd|vs_low[5]\, osd|vs_low[5], MSX, 1
instance = comp, \osd|Equal6~2\, osd|Equal6~2, MSX, 1
instance = comp, \osd|Equal6~3\, osd|Equal6~3, MSX, 1
instance = comp, \osd|Equal6~9\, osd|Equal6~9, MSX, 1
instance = comp, \osd|vs_low[10]~1\, osd|vs_low[10]~1, MSX, 1
instance = comp, \osd|vs_low[10]\, osd|vs_low[10], MSX, 1
instance = comp, \osd|LessThan2~1\, osd|LessThan2~1, MSX, 1
instance = comp, \osd|LessThan2~3\, osd|LessThan2~3, MSX, 1
instance = comp, \osd|LessThan2~5\, osd|LessThan2~5, MSX, 1
instance = comp, \osd|LessThan2~7\, osd|LessThan2~7, MSX, 1
instance = comp, \osd|LessThan2~9\, osd|LessThan2~9, MSX, 1
instance = comp, \osd|LessThan2~11\, osd|LessThan2~11, MSX, 1
instance = comp, \osd|LessThan2~13\, osd|LessThan2~13, MSX, 1
instance = comp, \osd|LessThan2~15\, osd|LessThan2~15, MSX, 1
instance = comp, \osd|LessThan2~17\, osd|LessThan2~17, MSX, 1
instance = comp, \osd|LessThan2~19\, osd|LessThan2~19, MSX, 1
instance = comp, \osd|LessThan2~20\, osd|LessThan2~20, MSX, 1
instance = comp, \osd|h_cnt~11\, osd|h_cnt~11, MSX, 1
instance = comp, \osd|h_cnt[0]\, osd|h_cnt[0], MSX, 1
instance = comp, \osd|h_cnt~10\, osd|h_cnt~10, MSX, 1
instance = comp, \osd|h_cnt[1]\, osd|h_cnt[1], MSX, 1
instance = comp, \osd|h_cnt~0\, osd|h_cnt~0, MSX, 1
instance = comp, \osd|h_cnt~9\, osd|h_cnt~9, MSX, 1
instance = comp, \osd|h_cnt[2]\, osd|h_cnt[2], MSX, 1
instance = comp, \osd|Add4~4\, osd|Add4~4, MSX, 1
instance = comp, \osd|h_cnt~8\, osd|h_cnt~8, MSX, 1
instance = comp, \osd|h_cnt[3]\, osd|h_cnt[3], MSX, 1
instance = comp, \osd|Add4~0\, osd|Add4~0, MSX, 1
instance = comp, \osd|h_cnt~7\, osd|h_cnt~7, MSX, 1
instance = comp, \osd|h_cnt[4]\, osd|h_cnt[4], MSX, 1
instance = comp, \osd|h_cnt~6\, osd|h_cnt~6, MSX, 1
instance = comp, \osd|h_cnt[5]\, osd|h_cnt[5], MSX, 1
instance = comp, \osd|Add4~1\, osd|Add4~1, MSX, 1
instance = comp, \osd|h_cnt~5\, osd|h_cnt~5, MSX, 1
instance = comp, \osd|h_cnt[6]\, osd|h_cnt[6], MSX, 1
instance = comp, \osd|Add4~3\, osd|Add4~3, MSX, 1
instance = comp, \osd|h_cnt~4\, osd|h_cnt~4, MSX, 1
instance = comp, \osd|h_cnt[7]\, osd|h_cnt[7], MSX, 1
instance = comp, \osd|h_cnt~3\, osd|h_cnt~3, MSX, 1
instance = comp, \osd|h_cnt[8]\, osd|h_cnt[8], MSX, 1
instance = comp, \osd|Add4~2\, osd|Add4~2, MSX, 1
instance = comp, \osd|h_cnt~2\, osd|h_cnt~2, MSX, 1
instance = comp, \osd|h_cnt[9]\, osd|h_cnt[9], MSX, 1
instance = comp, \osd|h_cnt~1\, osd|h_cnt~1, MSX, 1
instance = comp, \osd|h_cnt[10]\, osd|h_cnt[10], MSX, 1
instance = comp, \osd|hs_low[1]~0\, osd|hs_low[1]~0, MSX, 1
instance = comp, \osd|hs_low[10]\, osd|hs_low[10], MSX, 1
instance = comp, \osd|hs_high[1]~0\, osd|hs_high[1]~0, MSX, 1
instance = comp, \osd|hs_high[10]\, osd|hs_high[10], MSX, 1
instance = comp, \osd|hs_high[9]\, osd|hs_high[9], MSX, 1
instance = comp, \osd|hs_low[9]\, osd|hs_low[9], MSX, 1
instance = comp, \osd|hs_low[8]\, osd|hs_low[8], MSX, 1
instance = comp, \osd|hs_high[8]\, osd|hs_high[8], MSX, 1
instance = comp, \osd|hs_high[7]\, osd|hs_high[7], MSX, 1
instance = comp, \osd|hs_low[7]\, osd|hs_low[7], MSX, 1
instance = comp, \osd|hs_low[6]\, osd|hs_low[6], MSX, 1
instance = comp, \osd|hs_high[6]\, osd|hs_high[6], MSX, 1
instance = comp, \osd|hs_high[5]\, osd|hs_high[5], MSX, 1
instance = comp, \osd|hs_low[5]\, osd|hs_low[5], MSX, 1
instance = comp, \osd|hs_low[4]\, osd|hs_low[4], MSX, 1
instance = comp, \osd|hs_high[4]\, osd|hs_high[4], MSX, 1
instance = comp, \osd|hs_high[3]~feeder\, osd|hs_high[3]~feeder, MSX, 1
instance = comp, \osd|hs_high[3]\, osd|hs_high[3], MSX, 1
instance = comp, \osd|hs_low[3]~feeder\, osd|hs_low[3]~feeder, MSX, 1
instance = comp, \osd|hs_low[3]\, osd|hs_low[3], MSX, 1
instance = comp, \osd|hs_low[2]\, osd|hs_low[2], MSX, 1
instance = comp, \osd|hs_high[2]\, osd|hs_high[2], MSX, 1
instance = comp, \osd|hs_high[1]\, osd|hs_high[1], MSX, 1
instance = comp, \osd|hs_low[1]~feeder\, osd|hs_low[1]~feeder, MSX, 1
instance = comp, \osd|hs_low[1]\, osd|hs_low[1], MSX, 1
instance = comp, \osd|hs_low[0]\, osd|hs_low[0], MSX, 1
instance = comp, \osd|hs_high[0]\, osd|hs_high[0], MSX, 1
instance = comp, \osd|LessThan1~1\, osd|LessThan1~1, MSX, 1
instance = comp, \osd|LessThan1~3\, osd|LessThan1~3, MSX, 1
instance = comp, \osd|LessThan1~5\, osd|LessThan1~5, MSX, 1
instance = comp, \osd|LessThan1~7\, osd|LessThan1~7, MSX, 1
instance = comp, \osd|LessThan1~9\, osd|LessThan1~9, MSX, 1
instance = comp, \osd|LessThan1~11\, osd|LessThan1~11, MSX, 1
instance = comp, \osd|LessThan1~13\, osd|LessThan1~13, MSX, 1
instance = comp, \osd|LessThan1~15\, osd|LessThan1~15, MSX, 1
instance = comp, \osd|LessThan1~17\, osd|LessThan1~17, MSX, 1
instance = comp, \osd|LessThan1~19\, osd|LessThan1~19, MSX, 1
instance = comp, \osd|LessThan1~20\, osd|LessThan1~20, MSX, 1
instance = comp, \osd|osd_de~0\, osd|osd_de~0, MSX, 1
instance = comp, \osd|cnt[0]~19\, osd|cnt[0]~19, MSX, 1
instance = comp, \SPI_SS3~input\, SPI_SS3~input, MSX, 1
instance = comp, \osd|cnt[0]\, osd|cnt[0], MSX, 1
instance = comp, \osd|cnt[1]~1\, osd|cnt[1]~1, MSX, 1
instance = comp, \osd|cnt[1]\, osd|cnt[1], MSX, 1
instance = comp, \osd|cnt[2]~0\, osd|cnt[2]~0, MSX, 1
instance = comp, \osd|cnt[2]\, osd|cnt[2], MSX, 1
instance = comp, \osd|always0~0\, osd|always0~0, MSX, 1
instance = comp, \osd|cnt~2\, osd|cnt~2, MSX, 1
instance = comp, \osd|cnt[3]\, osd|cnt[3], MSX, 1
instance = comp, \osd|cmd[7]~0\, osd|cmd[7]~0, MSX, 1
instance = comp, \osd|sbuf[0]\, osd|sbuf[0], MSX, 1
instance = comp, \osd|sbuf[1]\, osd|sbuf[1], MSX, 1
instance = comp, \osd|sbuf[2]~feeder\, osd|sbuf[2]~feeder, MSX, 1
instance = comp, \osd|sbuf[2]\, osd|sbuf[2], MSX, 1
instance = comp, \osd|sbuf[3]~feeder\, osd|sbuf[3]~feeder, MSX, 1
instance = comp, \osd|sbuf[3]\, osd|sbuf[3], MSX, 1
instance = comp, \osd|sbuf[4]~feeder\, osd|sbuf[4]~feeder, MSX, 1
instance = comp, \osd|sbuf[4]\, osd|sbuf[4], MSX, 1
instance = comp, \osd|sbuf[5]\, osd|sbuf[5], MSX, 1
instance = comp, \osd|sbuf[6]~feeder\, osd|sbuf[6]~feeder, MSX, 1
instance = comp, \osd|sbuf[6]\, osd|sbuf[6], MSX, 1
instance = comp, \osd|osd_enable~0\, osd|osd_enable~0, MSX, 1
instance = comp, \osd|osd_enable~1\, osd|osd_enable~1, MSX, 1
instance = comp, \osd|osd_enable\, osd|osd_enable, MSX, 1
instance = comp, \osd|dsp_width[8]~0\, osd|dsp_width[8]~0, MSX, 1
instance = comp, \osd|Add6~0\, osd|Add6~0, MSX, 1
instance = comp, \osd|Add6~1\, osd|Add6~1, MSX, 1
instance = comp, \osd|h_osd_start[9]\, osd|h_osd_start[9], MSX, 1
instance = comp, \osd|Add6~2\, osd|Add6~2, MSX, 1
instance = comp, \osd|h_osd_start[8]\, osd|h_osd_start[8], MSX, 1
instance = comp, \osd|h_osd_start[7]~feeder\, osd|h_osd_start[7]~feeder, MSX, 1
instance = comp, \osd|h_osd_start[7]\, osd|h_osd_start[7], MSX, 1
instance = comp, \osd|dsp_width[7]~1\, osd|dsp_width[7]~1, MSX, 1
instance = comp, \osd|h_osd_start[6]\, osd|h_osd_start[6], MSX, 1
instance = comp, \osd|dsp_width[6]~2\, osd|dsp_width[6]~2, MSX, 1
instance = comp, \osd|h_osd_start[5]\, osd|h_osd_start[5], MSX, 1
instance = comp, \osd|dsp_width[5]~3\, osd|dsp_width[5]~3, MSX, 1
instance = comp, \osd|h_osd_start[4]\, osd|h_osd_start[4], MSX, 1
instance = comp, \osd|dsp_width[4]~4\, osd|dsp_width[4]~4, MSX, 1
instance = comp, \osd|h_osd_start[3]\, osd|h_osd_start[3], MSX, 1
instance = comp, \osd|dsp_width[3]~5\, osd|dsp_width[3]~5, MSX, 1
instance = comp, \osd|h_osd_start[2]\, osd|h_osd_start[2], MSX, 1
instance = comp, \osd|dsp_width[2]~6\, osd|dsp_width[2]~6, MSX, 1
instance = comp, \osd|h_osd_start[1]\, osd|h_osd_start[1], MSX, 1
instance = comp, \osd|dsp_width[1]~7\, osd|dsp_width[1]~7, MSX, 1
instance = comp, \osd|h_osd_start[0]\, osd|h_osd_start[0], MSX, 1
instance = comp, \osd|LessThan9~1\, osd|LessThan9~1, MSX, 1
instance = comp, \osd|LessThan9~3\, osd|LessThan9~3, MSX, 1
instance = comp, \osd|LessThan9~5\, osd|LessThan9~5, MSX, 1
instance = comp, \osd|LessThan9~7\, osd|LessThan9~7, MSX, 1
instance = comp, \osd|LessThan9~9\, osd|LessThan9~9, MSX, 1
instance = comp, \osd|LessThan9~11\, osd|LessThan9~11, MSX, 1
instance = comp, \osd|LessThan9~13\, osd|LessThan9~13, MSX, 1
instance = comp, \osd|LessThan9~15\, osd|LessThan9~15, MSX, 1
instance = comp, \osd|LessThan9~17\, osd|LessThan9~17, MSX, 1
instance = comp, \osd|LessThan9~18\, osd|LessThan9~18, MSX, 1
instance = comp, \osd|dsp_height[9]~0\, osd|dsp_height[9]~0, MSX, 1
instance = comp, \osd|LessThan3~0\, osd|LessThan3~0, MSX, 1
instance = comp, \osd|dsp_height[8]~1\, osd|dsp_height[8]~1, MSX, 1
instance = comp, \osd|dsp_height[7]~2\, osd|dsp_height[7]~2, MSX, 1
instance = comp, \osd|Add8~0\, osd|Add8~0, MSX, 1
instance = comp, \osd|dsp_height[10]~9\, osd|dsp_height[10]~9, MSX, 1
instance = comp, \osd|Add8~1\, osd|Add8~1, MSX, 1
instance = comp, \osd|v_osd_start[9]\, osd|v_osd_start[9], MSX, 1
instance = comp, \osd|Add8~2\, osd|Add8~2, MSX, 1
instance = comp, \osd|v_osd_start[8]\, osd|v_osd_start[8], MSX, 1
instance = comp, \osd|v_osd_start[7]\, osd|v_osd_start[7], MSX, 1
instance = comp, \osd|dsp_height[5]~4\, osd|dsp_height[5]~4, MSX, 1
instance = comp, \osd|dsp_height[4]~8\, osd|dsp_height[4]~8, MSX, 1
instance = comp, \osd|dsp_height[1]~5\, osd|dsp_height[1]~5, MSX, 1
instance = comp, \osd|dsp_height[2]~6\, osd|dsp_height[2]~6, MSX, 1
instance = comp, \osd|dsp_height[3]~7\, osd|dsp_height[3]~7, MSX, 1
instance = comp, \osd|LessThan3~2\, osd|LessThan3~2, MSX, 1
instance = comp, \osd|LessThan3~1\, osd|LessThan3~1, MSX, 1
instance = comp, \osd|dsp_height[6]~3\, osd|dsp_height[6]~3, MSX, 1
instance = comp, \osd|LessThan3~3\, osd|LessThan3~3, MSX, 1
instance = comp, \osd|Add8~3\, osd|Add8~3, MSX, 1
instance = comp, \osd|v_osd_start[6]\, osd|v_osd_start[6], MSX, 1
instance = comp, \osd|v_osd_start[5]\, osd|v_osd_start[5], MSX, 1
instance = comp, \osd|v_osd_start[4]\, osd|v_osd_start[4], MSX, 1
instance = comp, \osd|v_osd_start[3]\, osd|v_osd_start[3], MSX, 1
instance = comp, \osd|v_osd_start[2]\, osd|v_osd_start[2], MSX, 1
instance = comp, \osd|v_osd_start[1]\, osd|v_osd_start[1], MSX, 1
instance = comp, \osd|v_osd_start[0]\, osd|v_osd_start[0], MSX, 1
instance = comp, \osd|LessThan11~1\, osd|LessThan11~1, MSX, 1
instance = comp, \osd|LessThan11~3\, osd|LessThan11~3, MSX, 1
instance = comp, \osd|LessThan11~5\, osd|LessThan11~5, MSX, 1
instance = comp, \osd|LessThan11~7\, osd|LessThan11~7, MSX, 1
instance = comp, \osd|LessThan11~9\, osd|LessThan11~9, MSX, 1
instance = comp, \osd|LessThan11~11\, osd|LessThan11~11, MSX, 1
instance = comp, \osd|LessThan11~13\, osd|LessThan11~13, MSX, 1
instance = comp, \osd|LessThan11~15\, osd|LessThan11~15, MSX, 1
instance = comp, \osd|LessThan11~17\, osd|LessThan11~17, MSX, 1
instance = comp, \osd|LessThan11~18\, osd|LessThan11~18, MSX, 1
instance = comp, \osd|osd_de~1\, osd|osd_de~1, MSX, 1
instance = comp, \osd|LessThan3~4\, osd|LessThan3~4, MSX, 1
instance = comp, \osd|Add9~0\, osd|Add9~0, MSX, 1
instance = comp, \osd|v_osd_end[10]\, osd|v_osd_end[10], MSX, 1
instance = comp, \osd|Add9~1\, osd|Add9~1, MSX, 1
instance = comp, \osd|v_osd_end[9]\, osd|v_osd_end[9], MSX, 1
instance = comp, \osd|Add9~2\, osd|Add9~2, MSX, 1
instance = comp, \osd|v_osd_end[8]\, osd|v_osd_end[8], MSX, 1
instance = comp, \osd|Add9~3\, osd|Add9~3, MSX, 1
instance = comp, \osd|v_osd_end[7]\, osd|v_osd_end[7], MSX, 1
instance = comp, \osd|v_osd_end[6]\, osd|v_osd_end[6], MSX, 1
instance = comp, \osd|v_osd_end[5]\, osd|v_osd_end[5], MSX, 1
instance = comp, \osd|v_osd_end[4]\, osd|v_osd_end[4], MSX, 1
instance = comp, \osd|v_osd_end[3]\, osd|v_osd_end[3], MSX, 1
instance = comp, \osd|v_osd_end[2]\, osd|v_osd_end[2], MSX, 1
instance = comp, \osd|v_osd_end[1]\, osd|v_osd_end[1], MSX, 1
instance = comp, \osd|v_osd_end[0]\, osd|v_osd_end[0], MSX, 1
instance = comp, \osd|LessThan12~1\, osd|LessThan12~1, MSX, 1
instance = comp, \osd|LessThan12~3\, osd|LessThan12~3, MSX, 1
instance = comp, \osd|LessThan12~5\, osd|LessThan12~5, MSX, 1
instance = comp, \osd|LessThan12~7\, osd|LessThan12~7, MSX, 1
instance = comp, \osd|LessThan12~9\, osd|LessThan12~9, MSX, 1
instance = comp, \osd|LessThan12~11\, osd|LessThan12~11, MSX, 1
instance = comp, \osd|LessThan12~13\, osd|LessThan12~13, MSX, 1
instance = comp, \osd|LessThan12~15\, osd|LessThan12~15, MSX, 1
instance = comp, \osd|LessThan12~17\, osd|LessThan12~17, MSX, 1
instance = comp, \osd|LessThan12~19\, osd|LessThan12~19, MSX, 1
instance = comp, \osd|LessThan12~20\, osd|LessThan12~20, MSX, 1
instance = comp, \osd|Add7~0\, osd|Add7~0, MSX, 1
instance = comp, \osd|h_osd_end[10]\, osd|h_osd_end[10], MSX, 1
instance = comp, \osd|Add7~1\, osd|Add7~1, MSX, 1
instance = comp, \osd|h_osd_end[9]\, osd|h_osd_end[9], MSX, 1
instance = comp, \osd|h_osd_end[8]~0\, osd|h_osd_end[8]~0, MSX, 1
instance = comp, \osd|h_osd_end[8]\, osd|h_osd_end[8], MSX, 1
instance = comp, \osd|h_osd_end[7]\, osd|h_osd_end[7], MSX, 1
instance = comp, \osd|h_osd_end[6]\, osd|h_osd_end[6], MSX, 1
instance = comp, \osd|h_osd_end[5]\, osd|h_osd_end[5], MSX, 1
instance = comp, \osd|h_osd_end[4]\, osd|h_osd_end[4], MSX, 1
instance = comp, \osd|h_osd_end[3]\, osd|h_osd_end[3], MSX, 1
instance = comp, \osd|h_osd_end[2]\, osd|h_osd_end[2], MSX, 1
instance = comp, \osd|h_osd_end[1]\, osd|h_osd_end[1], MSX, 1
instance = comp, \osd|h_osd_end[0]\, osd|h_osd_end[0], MSX, 1
instance = comp, \osd|LessThan10~1\, osd|LessThan10~1, MSX, 1
instance = comp, \osd|LessThan10~3\, osd|LessThan10~3, MSX, 1
instance = comp, \osd|LessThan10~5\, osd|LessThan10~5, MSX, 1
instance = comp, \osd|LessThan10~7\, osd|LessThan10~7, MSX, 1
instance = comp, \osd|LessThan10~9\, osd|LessThan10~9, MSX, 1
instance = comp, \osd|LessThan10~11\, osd|LessThan10~11, MSX, 1
instance = comp, \osd|LessThan10~13\, osd|LessThan10~13, MSX, 1
instance = comp, \osd|LessThan10~15\, osd|LessThan10~15, MSX, 1
instance = comp, \osd|LessThan10~17\, osd|LessThan10~17, MSX, 1
instance = comp, \osd|LessThan10~19\, osd|LessThan10~19, MSX, 1
instance = comp, \osd|LessThan10~20\, osd|LessThan10~20, MSX, 1
instance = comp, \osd|osd_de~2\, osd|osd_de~2, MSX, 1
instance = comp, \osd|osd_de~3\, osd|osd_de~3, MSX, 1
instance = comp, \osd|osd_de\, osd|osd_de, MSX, 1
instance = comp, \emsx|U21|FF_IVIDEOHS_N\, emsx|U21|FF_IVIDEOHS_N, MSX, 1
instance = comp, \emsx|U21|FF_SEQ~1\, emsx|U21|FF_SEQ~1, MSX, 1
instance = comp, \emsx|U21|FF_SEQ[1]\, emsx|U21|FF_SEQ[1], MSX, 1
instance = comp, \emsx|U21|FF_SEQ~0\, emsx|U21|FF_SEQ~0, MSX, 1
instance = comp, \emsx|U21|FF_SEQ[0]\, emsx|U21|FF_SEQ[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R25_YAE~feeder\, emsx|U20|U_VDP_REGISTER|REG_R25_YAE~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R25_YAE\, emsx|U20|U_VDP_REGISTER|REG_R25_YAE, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Mux48~0\, emsx|U20|U_VDP_GRAPHIC4567|Mux48~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Mux48~1\, emsx|U20|U_VDP_GRAPHIC4567|Mux48~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Mux48~2\, emsx|U20|U_VDP_GRAPHIC4567|Mux48~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFOIN\, emsx|U20|U_VDP_GRAPHIC4567|FIFOIN, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFODATA_IN[0]~2\, emsx|U20|U_VDP_GRAPHIC4567|FIFODATA_IN[0]~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Equal6~0\, emsx|U20|U_VDP_GRAPHIC4567|Equal6~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_OUT[1]~8\, emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_OUT[1]~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_OUT[1]~9\, emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_OUT[1]~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_OUT[0]~10\, emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_OUT[0]~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_OUT[0]\, emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_OUT[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_IN~8\, emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_IN~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Equal4~2\, emsx|U20|U_VDP_GRAPHIC4567|Equal4~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_IN[0]~9\, emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_IN[0]~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_IN[0]\, emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_IN[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR[0]~0\, emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR[0]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_IN~10\, emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_IN~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_IN[1]\, emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_IN[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add1~0\, emsx|U20|U_VDP_GRAPHIC4567|Add1~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_OUT[1]\, emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_OUT[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR[1]~1\, emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR[1]~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_IN~11\, emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_IN~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_IN[2]\, emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_IN[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add1~1\, emsx|U20|U_VDP_GRAPHIC4567|Add1~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_OUT[2]\, emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_OUT[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR[2]~2\, emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR[2]~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add1~2\, emsx|U20|U_VDP_GRAPHIC4567|Add1~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_OUT[3]\, emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_OUT[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add0~0\, emsx|U20|U_VDP_GRAPHIC4567|Add0~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_IN~12\, emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_IN~12, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_IN[3]\, emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_IN[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR[3]~3\, emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR[3]~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add1~3\, emsx|U20|U_VDP_GRAPHIC4567|Add1~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add1~4\, emsx|U20|U_VDP_GRAPHIC4567|Add1~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_OUT[4]\, emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_OUT[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add0~1\, emsx|U20|U_VDP_GRAPHIC4567|Add0~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_IN~13\, emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_IN~13, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_IN[4]\, emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_IN[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR[4]~4\, emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR[4]~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_IN~14\, emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_IN~14, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_IN[5]\, emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_IN[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add1~5\, emsx|U20|U_VDP_GRAPHIC4567|Add1~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add1~6\, emsx|U20|U_VDP_GRAPHIC4567|Add1~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_OUT[5]\, emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_OUT[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR[5]~5\, emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR[5]~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add0~2\, emsx|U20|U_VDP_GRAPHIC4567|Add0~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_IN~15\, emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_IN~15, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_IN[6]\, emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_IN[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add1~7\, emsx|U20|U_VDP_GRAPHIC4567|Add1~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_OUT[6]\, emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_OUT[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR[6]~6\, emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR[6]~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add1~8\, emsx|U20|U_VDP_GRAPHIC4567|Add1~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add1~9\, emsx|U20|U_VDP_GRAPHIC4567|Add1~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_OUT[7]\, emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_OUT[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_IN~16\, emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_IN~16, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_IN[7]\, emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR_IN[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR[7]~7\, emsx|U20|U_VDP_GRAPHIC4567|FIFOADDR[7]~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFODATA_IN[1]~3\, emsx|U20|U_VDP_GRAPHIC4567|FIFODATA_IN[1]~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFODATA_IN[2]~5\, emsx|U20|U_VDP_GRAPHIC4567|FIFODATA_IN[2]~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFODATA_IN[3]~1\, emsx|U20|U_VDP_GRAPHIC4567|FIFODATA_IN[3]~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFODATA_IN[4]~0\, emsx|U20|U_VDP_GRAPHIC4567|FIFODATA_IN[4]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFODATA_IN[5]~4\, emsx|U20|U_VDP_GRAPHIC4567|FIFODATA_IN[5]~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFODATA_IN[6]~6\, emsx|U20|U_VDP_GRAPHIC4567|FIFODATA_IN[6]~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FIFODATA_IN[7]~7\, emsx|U20|U_VDP_GRAPHIC4567|FIFODATA_IN[7]~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|U_FIFOMEM|blkram_rtl_0|auto_generated|ram_block1a0\, emsx|U20|U_VDP_GRAPHIC4567|U_FIFOMEM|blkram_rtl_0|auto_generated|ram_block1a0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO0[3]~feeder\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO0[3]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO0[0]~0\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO0[0]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO0[3]\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO0[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|process_1~0\, emsx|U20|U_VDP_GRAPHIC4567|process_1~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX0[3]\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX0[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO2[3]~feeder\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO2[3]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO2[0]~0\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO2[0]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO2[3]\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO2[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX2[3]\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX2[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Mux36~0\, emsx|U20|U_VDP_GRAPHIC4567|Mux36~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO3[3]~feeder\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO3[3]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO3[0]~0\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO3[0]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO3[3]\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO3[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX3[3]\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX3[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO1[3]~feeder\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO1[3]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO1[0]~0\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO1[0]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO1[3]\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO1[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX1[3]\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX1[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Mux36~1\, emsx|U20|U_VDP_GRAPHIC4567|Mux36~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|P_YJK_EN~0\, emsx|U20|U_VDP_GRAPHIC4567|P_YJK_EN~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|P_YJK_EN\, emsx|U20|U_VDP_GRAPHIC4567|P_YJK_EN, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_X_CNT~3\, emsx|U20|U_SSG|FF_X_CNT~3, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_X_CNT[0]\, emsx|U20|U_SSG|FF_X_CNT[0], MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_X_CNT~9\, emsx|U20|U_SSG|FF_X_CNT~9, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_X_CNT[1]\, emsx|U20|U_SSG|FF_X_CNT[1], MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_X_CNT~2\, emsx|U20|U_SSG|FF_X_CNT~2, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_X_CNT[2]\, emsx|U20|U_SSG|FF_X_CNT[2], MSX, 1
instance = comp, \emsx|U20|U_SSG|Add5~0\, emsx|U20|U_SSG|Add5~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_X_CNT~1\, emsx|U20|U_SSG|FF_X_CNT~1, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_X_CNT[3]\, emsx|U20|U_SSG|FF_X_CNT[3], MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_X_CNT~7\, emsx|U20|U_SSG|FF_X_CNT~7, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_X_CNT[4]\, emsx|U20|U_SSG|FF_X_CNT[4], MSX, 1
instance = comp, \emsx|U20|U_SSG|Add5~3\, emsx|U20|U_SSG|Add5~3, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_X_CNT~8\, emsx|U20|U_SSG|FF_X_CNT~8, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_X_CNT[5]\, emsx|U20|U_SSG|FF_X_CNT[5], MSX, 1
instance = comp, \emsx|U20|U_SSG|Add5~1\, emsx|U20|U_SSG|Add5~1, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_X_CNT~5\, emsx|U20|U_SSG|FF_X_CNT~5, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_X_CNT[6]\, emsx|U20|U_SSG|FF_X_CNT[6], MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_X_CNT~6\, emsx|U20|U_SSG|FF_X_CNT~6, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_X_CNT[7]\, emsx|U20|U_SSG|FF_X_CNT[7], MSX, 1
instance = comp, \emsx|U20|U_SSG|process_7~2\, emsx|U20|U_SSG|process_7~2, MSX, 1
instance = comp, \emsx|U20|U_SSG|process_7~3\, emsx|U20|U_SSG|process_7~3, MSX, 1
instance = comp, \emsx|U20|U_SSG|Equal10~1\, emsx|U20|U_SSG|Equal10~1, MSX, 1
instance = comp, \emsx|U20|U_SSG|Add7~0\, emsx|U20|U_SSG|Add7~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|Add6~0\, emsx|U20|U_SSG|Add6~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|Equal10~0\, emsx|U20|U_SSG|Equal10~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|process_7~0\, emsx|U20|U_SSG|process_7~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|Add5~2\, emsx|U20|U_SSG|Add5~2, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_X_CNT~4\, emsx|U20|U_SSG|FF_X_CNT~4, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_X_CNT[8]\, emsx|U20|U_SSG|FF_X_CNT[8], MSX, 1
instance = comp, \emsx|U20|U_SSG|process_7~1\, emsx|U20|U_SSG|process_7~1, MSX, 1
instance = comp, \emsx|U20|U_SSG|process_7~4\, emsx|U20|U_SSG|process_7~4, MSX, 1
instance = comp, \emsx|U20|U_SSG|process_7~5\, emsx|U20|U_SSG|process_7~5, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_RIGHT_MASK[8]~0\, emsx|U20|U_SSG|FF_RIGHT_MASK[8]~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_RIGHT_MASK[8]\, emsx|U20|U_SSG|FF_RIGHT_MASK[8], MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_RIGHT_MASK[3]~feeder\, emsx|U20|U_SSG|FF_RIGHT_MASK[3]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_RIGHT_MASK[3]\, emsx|U20|U_SSG|FF_RIGHT_MASK[3], MSX, 1
instance = comp, \emsx|U20|U_SSG|process_7~9\, emsx|U20|U_SSG|process_7~9, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_RIGHT_MASK[2]\, emsx|U20|U_SSG|FF_RIGHT_MASK[2], MSX, 1
instance = comp, \emsx|U20|U_SSG|process_7~7\, emsx|U20|U_SSG|process_7~7, MSX, 1
instance = comp, \emsx|U20|U_SSG|process_7~8\, emsx|U20|U_SSG|process_7~8, MSX, 1
instance = comp, \emsx|U20|U_SSG|Add6~1\, emsx|U20|U_SSG|Add6~1, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_RIGHT_MASK[1]\, emsx|U20|U_SSG|FF_RIGHT_MASK[1], MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_RIGHT_MASK[0]\, emsx|U20|U_SSG|FF_RIGHT_MASK[0], MSX, 1
instance = comp, \emsx|U20|U_SSG|process_7~6\, emsx|U20|U_SSG|process_7~6, MSX, 1
instance = comp, \emsx|U20|U_SSG|process_7~10\, emsx|U20|U_SSG|process_7~10, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_WINDOW_X~0\, emsx|U20|U_SSG|FF_WINDOW_X~0, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_WINDOW_X\, emsx|U20|U_SSG|FF_WINDOW_X, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|process_4~0\, emsx|U20|U_VDP_COLORDEC|process_4~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_YJK_EN~0\, emsx|U20|U_VDP_COLORDEC|FF_YJK_EN~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_YJK_EN\, emsx|U20|U_VDP_COLORDEC|FF_YJK_EN, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPCOLOROUT~0\, emsx|U20|U_SPRITE|SPCOLOROUT~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPCOLOROUT\, emsx|U20|U_SPRITE|SPCOLOROUT, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_SPRITECOLOROUT~0\, emsx|U20|U_VDP_COLORDEC|FF_SPRITECOLOROUT~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_SPRITECOLOROUT\, emsx|U20|U_VDP_COLORDEC|FF_SPRITECOLOROUT, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|process_0~0\, emsx|U20|U_VDP_COLORDEC|process_0~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO1[4]\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO1[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX1[4]~feeder\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX1[4]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX1[4]\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX1[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO3[4]\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO3[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX3[4]\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX3[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO0[4]\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO0[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX0[4]\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX0[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO2[4]\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO2[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX2[4]~feeder\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX2[4]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX2[4]\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX2[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Mux35~0\, emsx|U20|U_VDP_GRAPHIC4567|Mux35~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Mux35~1\, emsx|U20|U_VDP_GRAPHIC4567|Mux35~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO0[5]~feeder\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO0[5]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO0[5]\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO0[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX0[5]\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX0[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO2[5]~feeder\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO2[5]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO2[5]\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO2[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX2[5]~feeder\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX2[5]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX2[5]\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX2[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Mux34~0\, emsx|U20|U_VDP_GRAPHIC4567|Mux34~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO1[5]~feeder\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO1[5]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO1[5]\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO1[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX1[5]~feeder\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX1[5]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX1[5]\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX1[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO3[5]\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO3[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX3[5]\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX3[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Mux34~1\, emsx|U20|U_VDP_GRAPHIC4567|Mux34~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO2[6]~feeder\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO2[6]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO2[6]\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO2[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX2[6]~feeder\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX2[6]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX2[6]\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX2[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO0[6]~feeder\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO0[6]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO0[6]\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO0[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX0[6]\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX0[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Mux33~0\, emsx|U20|U_VDP_GRAPHIC4567|Mux33~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO1[6]~feeder\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO1[6]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO1[6]\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO1[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX1[6]~feeder\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX1[6]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX1[6]\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX1[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO3[6]\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO3[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX3[6]\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX3[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Mux33~1\, emsx|U20|U_VDP_GRAPHIC4567|Mux33~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add4~0\, emsx|U20|U_VDP_GRAPHIC4567|Add4~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO2[0]~feeder\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO2[0]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO2[0]\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO2[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX2[0]\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX2[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO0[1]\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO0[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX0[1]\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX0[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO0[2]~feeder\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO0[2]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO0[2]\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO0[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX0[2]\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX0[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO2[1]\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO2[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX2[1]\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX2[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add5~1\, emsx|U20|U_VDP_GRAPHIC4567|Add5~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add5~0\, emsx|U20|U_VDP_GRAPHIC4567|Add5~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO0[0]~feeder\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO0[0]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO0[0]\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO0[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX0[0]~feeder\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX0[0]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX0[0]\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX0[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add6~0\, emsx|U20|U_VDP_GRAPHIC4567|Add6~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add6~1\, emsx|U20|U_VDP_GRAPHIC4567|Add6~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO2[2]~feeder\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO2[2]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO2[2]\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO2[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX2[2]\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX2[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO1[0]~feeder\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO1[0]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO1[0]\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO1[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX1[0]\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX1[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add5~2\, emsx|U20|U_VDP_GRAPHIC4567|Add5~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add5~3\, emsx|U20|U_VDP_GRAPHIC4567|Add5~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add6~8\, emsx|U20|U_VDP_GRAPHIC4567|Add6~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add6~7\, emsx|U20|U_VDP_GRAPHIC4567|Add6~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add7~1\, emsx|U20|U_VDP_GRAPHIC4567|Add7~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add7~3\, emsx|U20|U_VDP_GRAPHIC4567|Add7~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO3[0]\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO3[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX3[0]\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX3[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add5~4\, emsx|U20|U_VDP_GRAPHIC4567|Add5~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO1[1]\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO1[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX1[1]\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX1[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add5~6\, emsx|U20|U_VDP_GRAPHIC4567|Add5~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO1[2]\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO1[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX1[2]\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX1[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO3[1]\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO3[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX3[1]~feeder\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX3[1]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX3[1]\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX3[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add5~7\, emsx|U20|U_VDP_GRAPHIC4567|Add5~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add4~1\, emsx|U20|U_VDP_GRAPHIC4567|Add4~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add5~5\, emsx|U20|U_VDP_GRAPHIC4567|Add5~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add6~2\, emsx|U20|U_VDP_GRAPHIC4567|Add6~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO1[7]~feeder\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO1[7]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO1[7]\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO1[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX1[7]~feeder\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX1[7]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX1[7]\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX1[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO3[7]~feeder\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO3[7]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO3[7]\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO3[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX3[7]\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX3[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO0[7]~feeder\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO0[7]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO0[7]\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO0[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX0[7]\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX0[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO2[7]~feeder\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO2[7]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO2[7]\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO2[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX2[7]~feeder\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX2[7]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX2[7]\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX2[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Mux32~0\, emsx|U20|U_VDP_GRAPHIC4567|Mux32~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Mux32~1\, emsx|U20|U_VDP_GRAPHIC4567|Mux32~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add4~2\, emsx|U20|U_VDP_GRAPHIC4567|Add4~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add6~3\, emsx|U20|U_VDP_GRAPHIC4567|Add6~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add4~3\, emsx|U20|U_VDP_GRAPHIC4567|Add4~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO3[2]\, emsx|U20|U_VDP_GRAPHIC4567|FF_FIFO3[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_PIX3[2]\, emsx|U20|U_VDP_GRAPHIC4567|FF_PIX3[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add5~8\, emsx|U20|U_VDP_GRAPHIC4567|Add5~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add4~4\, emsx|U20|U_VDP_GRAPHIC4567|Add4~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add6~12\, emsx|U20|U_VDP_GRAPHIC4567|Add6~12, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add6~13\, emsx|U20|U_VDP_GRAPHIC4567|Add6~13, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add6~6\, emsx|U20|U_VDP_GRAPHIC4567|Add6~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add6~10\, emsx|U20|U_VDP_GRAPHIC4567|Add6~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add6~11\, emsx|U20|U_VDP_GRAPHIC4567|Add6~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add7~4\, emsx|U20|U_VDP_GRAPHIC4567|Add7~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add5~9\, emsx|U20|U_VDP_GRAPHIC4567|Add5~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add4~5\, emsx|U20|U_VDP_GRAPHIC4567|Add4~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add6~14\, emsx|U20|U_VDP_GRAPHIC4567|Add6~14, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add6~4\, emsx|U20|U_VDP_GRAPHIC4567|Add6~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add6~15\, emsx|U20|U_VDP_GRAPHIC4567|Add6~15, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add6~5\, emsx|U20|U_VDP_GRAPHIC4567|Add6~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add7~0\, emsx|U20|U_VDP_GRAPHIC4567|Add7~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add7~8\, emsx|U20|U_VDP_GRAPHIC4567|Add7~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|W_B[1]~4\, emsx|U20|U_VDP_GRAPHIC4567|W_B[1]~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|P_YJK_B[1]\, emsx|U20|U_VDP_GRAPHIC4567|P_YJK_B[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_YJK_B~7\, emsx|U20|U_VDP_COLORDEC|FF_YJK_B~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_YJK_R[1]~3\, emsx|U20|U_VDP_COLORDEC|FF_YJK_R[1]~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_YJK_B[1]\, emsx|U20|U_VDP_COLORDEC|FF_YJK_B[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_B[1]~7\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_B[1]~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_B[1]\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_B[1], MSX, 1
instance = comp, \emsx|U20|Equal2~2\, emsx|U20|Equal2~2, MSX, 1
instance = comp, \emsx|U20|Equal1~2\, emsx|U20|Equal1~2, MSX, 1
instance = comp, \emsx|U20|BWINDOW_X~0\, emsx|U20|BWINDOW_X~0, MSX, 1
instance = comp, \emsx|U20|BWINDOW_X\, emsx|U20|BWINDOW_X, MSX, 1
instance = comp, \emsx|U20|BWINDOW~0\, emsx|U20|BWINDOW~0, MSX, 1
instance = comp, \emsx|U20|BWINDOW\, emsx|U20|BWINDOW, MSX, 1
instance = comp, \emsx|U20|IVIDEOB[1]~4\, emsx|U20|IVIDEOB[1]~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|process_0~7\, emsx|U20|U_VDP_VGA|process_0~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|process_0~8\, emsx|U20|U_VDP_VGA|process_0~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|process_0~9\, emsx|U20|U_VDP_VGA|process_0~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|process_0~1\, emsx|U20|U_VDP_VGA|process_0~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|process_0~10\, emsx|U20|U_VDP_VGA|process_0~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|process_0~5\, emsx|U20|U_VDP_VGA|process_0~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|process_0~3\, emsx|U20|U_VDP_VGA|process_0~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|process_0~4\, emsx|U20|U_VDP_VGA|process_0~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|process_0~6\, emsx|U20|U_VDP_VGA|process_0~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DISP_START_X~2\, emsx|U20|U_VDP_VGA|DISP_START_X~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DISP_START_X~3\, emsx|U20|U_VDP_VGA|DISP_START_X~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DISP_START_X[6]~feeder\, emsx|U20|U_VDP_VGA|DISP_START_X[6]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DISP_START_X[6]\, emsx|U20|U_VDP_VGA|DISP_START_X[6], MSX, 1
instance = comp, \emsx|legacy_vga~0\, emsx|legacy_vga~0, MSX, 1
instance = comp, \emsx|legacy_vga\, emsx|legacy_vga, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DISP_START_X~11\, emsx|U20|U_VDP_VGA|DISP_START_X~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Add1~0\, emsx|U20|U_VDP_VGA|Add1~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DISP_START_X~7\, emsx|U20|U_VDP_VGA|DISP_START_X~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DISP_START_X[2]\, emsx|U20|U_VDP_VGA|DISP_START_X[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DISP_START_X~9\, emsx|U20|U_VDP_VGA|DISP_START_X~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DISP_START_X[5]\, emsx|U20|U_VDP_VGA|DISP_START_X[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DISP_START_X~8\, emsx|U20|U_VDP_VGA|DISP_START_X~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DISP_START_X[4]\, emsx|U20|U_VDP_VGA|DISP_START_X[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DISP_START_X~10\, emsx|U20|U_VDP_VGA|DISP_START_X~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DISP_START_X[3]\, emsx|U20|U_VDP_VGA|DISP_START_X[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Add2~1\, emsx|U20|U_VDP_VGA|Add2~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Equal17~4\, emsx|U20|U_VDP_VGA|Equal17~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Equal16~6\, emsx|U20|U_VDP_VGA|Equal16~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Equal17~5\, emsx|U20|U_VDP_VGA|Equal17~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Equal17~0\, emsx|U20|U_VDP_VGA|Equal17~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DISP_START_X~5\, emsx|U20|U_VDP_VGA|DISP_START_X~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DISP_START_X~6\, emsx|U20|U_VDP_VGA|DISP_START_X~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DISP_START_X[1]\, emsx|U20|U_VDP_VGA|DISP_START_X[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DISP_START_X~4\, emsx|U20|U_VDP_VGA|DISP_START_X~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DISP_START_X[0]\, emsx|U20|U_VDP_VGA|DISP_START_X[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Equal16~1\, emsx|U20|U_VDP_VGA|Equal16~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Add2~0\, emsx|U20|U_VDP_VGA|Add2~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Equal17~1\, emsx|U20|U_VDP_VGA|Equal17~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Equal17~2\, emsx|U20|U_VDP_VGA|Equal17~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Equal17~3\, emsx|U20|U_VDP_VGA|Equal17~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Equal17~6\, emsx|U20|U_VDP_VGA|Equal17~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Equal16~3\, emsx|U20|U_VDP_VGA|Equal16~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Equal16~2\, emsx|U20|U_VDP_VGA|Equal16~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Equal16~4\, emsx|U20|U_VDP_VGA|Equal16~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Equal16~5\, emsx|U20|U_VDP_VGA|Equal16~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|XPOSITIONR~0\, emsx|U20|U_VDP_VGA|XPOSITIONR~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|XPOSITIONR[0]\, emsx|U20|U_VDP_VGA|XPOSITIONR[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DBUF|ADDR_E[0]~0\, emsx|U20|U_VDP_VGA|DBUF|ADDR_E[0]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|XPOSITIONR~1\, emsx|U20|U_VDP_VGA|XPOSITIONR~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|XPOSITIONR[1]\, emsx|U20|U_VDP_VGA|XPOSITIONR[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DBUF|ADDR_E[1]~1\, emsx|U20|U_VDP_VGA|DBUF|ADDR_E[1]~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|process_3~0\, emsx|U20|U_VDP_VGA|process_3~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|XPOSITIONR~2\, emsx|U20|U_VDP_VGA|XPOSITIONR~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|XPOSITIONR[2]\, emsx|U20|U_VDP_VGA|XPOSITIONR[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DBUF|ADDR_E[2]~2\, emsx|U20|U_VDP_VGA|DBUF|ADDR_E[2]~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Add3~0\, emsx|U20|U_VDP_VGA|Add3~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|XPOSITIONR~3\, emsx|U20|U_VDP_VGA|XPOSITIONR~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|XPOSITIONR[3]\, emsx|U20|U_VDP_VGA|XPOSITIONR[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Add0~0\, emsx|U20|U_VDP_VGA|Add0~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DBUF|ADDR_E[3]~3\, emsx|U20|U_VDP_VGA|DBUF|ADDR_E[3]~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Add3~1\, emsx|U20|U_VDP_VGA|Add3~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|XPOSITIONR~4\, emsx|U20|U_VDP_VGA|XPOSITIONR~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|XPOSITIONR[4]\, emsx|U20|U_VDP_VGA|XPOSITIONR[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Add0~1\, emsx|U20|U_VDP_VGA|Add0~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DBUF|ADDR_E[4]~4\, emsx|U20|U_VDP_VGA|DBUF|ADDR_E[4]~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|XPOSITIONR~5\, emsx|U20|U_VDP_VGA|XPOSITIONR~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|XPOSITIONR[5]\, emsx|U20|U_VDP_VGA|XPOSITIONR[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Add0~2\, emsx|U20|U_VDP_VGA|Add0~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DBUF|ADDR_E[5]~5\, emsx|U20|U_VDP_VGA|DBUF|ADDR_E[5]~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Add3~2\, emsx|U20|U_VDP_VGA|Add3~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|XPOSITIONR~6\, emsx|U20|U_VDP_VGA|XPOSITIONR~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|XPOSITIONR[6]\, emsx|U20|U_VDP_VGA|XPOSITIONR[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Add0~3\, emsx|U20|U_VDP_VGA|Add0~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DBUF|ADDR_E[6]~6\, emsx|U20|U_VDP_VGA|DBUF|ADDR_E[6]~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Add3~3\, emsx|U20|U_VDP_VGA|Add3~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|XPOSITIONR~7\, emsx|U20|U_VDP_VGA|XPOSITIONR~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|XPOSITIONR[7]\, emsx|U20|U_VDP_VGA|XPOSITIONR[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Add0~4\, emsx|U20|U_VDP_VGA|Add0~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DBUF|ADDR_E[7]~7\, emsx|U20|U_VDP_VGA|DBUF|ADDR_E[7]~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Add0~5\, emsx|U20|U_VDP_VGA|Add0~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|XPOSITIONR~8\, emsx|U20|U_VDP_VGA|XPOSITIONR~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|XPOSITIONR[8]\, emsx|U20|U_VDP_VGA|XPOSITIONR[8], MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DBUF|ADDR_E[8]~8\, emsx|U20|U_VDP_VGA|DBUF|ADDR_E[8]~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Add3~4\, emsx|U20|U_VDP_VGA|Add3~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|XPOSITIONR~9\, emsx|U20|U_VDP_VGA|XPOSITIONR~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|XPOSITIONR[9]\, emsx|U20|U_VDP_VGA|XPOSITIONR[9], MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Add0~6\, emsx|U20|U_VDP_VGA|Add0~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DBUF|ADDR_E[9]~9\, emsx|U20|U_VDP_VGA|DBUF|ADDR_E[9]~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add7~5\, emsx|U20|U_VDP_GRAPHIC4567|Add7~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|W_B[2]~1\, emsx|U20|U_VDP_GRAPHIC4567|W_B[2]~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|P_YJK_B[2]\, emsx|U20|U_VDP_GRAPHIC4567|P_YJK_B[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_YJK_B~4\, emsx|U20|U_VDP_COLORDEC|FF_YJK_B~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_YJK_B[2]\, emsx|U20|U_VDP_COLORDEC|FF_YJK_B[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_B[2]~4\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_B[2]~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_B[2]\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_B[2], MSX, 1
instance = comp, \emsx|U20|IVIDEOB[2]~1\, emsx|U20|IVIDEOB[2]~1, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPCOLORCODE~0\, emsx|U20|U_SPRITE|SPCOLORCODE~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPCOLORCODE[0]\, emsx|U20|U_SPRITE|SPCOLORCODE[0], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPCOLORCODE~1\, emsx|U20|U_SPRITE|SPCOLORCODE~1, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPCOLORCODE[3]\, emsx|U20|U_SPRITE|SPCOLORCODE[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Equal10~0\, emsx|U20|U_VDP_REGISTER|Equal10~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PCOLORCODE[3]~12\, emsx|U20|U_VDP_GRAPHIC4567|PCOLORCODE[3]~12, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Mux38~0\, emsx|U20|U_VDP_GRAPHIC4567|Mux38~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Mux38~1\, emsx|U20|U_VDP_GRAPHIC4567|Mux38~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PCOLORCODE[1]~9\, emsx|U20|U_VDP_GRAPHIC4567|PCOLORCODE[1]~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|COLORDATA[3]~4\, emsx|U20|U_VDP_GRAPHIC4567|COLORDATA[3]~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|COLORDATA[1]\, emsx|U20|U_VDP_GRAPHIC4567|COLORDATA[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PCOLORCODE[3]~13\, emsx|U20|U_VDP_GRAPHIC4567|PCOLORCODE[3]~13, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PCOLORCODE[3]~14\, emsx|U20|U_VDP_GRAPHIC4567|PCOLORCODE[3]~14, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PCOLORCODE[1]\, emsx|U20|U_VDP_GRAPHIC4567|PCOLORCODE[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[1]~3\, emsx|U20|U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[1]~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[1]~feeder\, emsx|U20|U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[1]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[1]\, emsx|U20|U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_PALETTE_WR_ACK~0\, emsx|U20|U_VDP_REGISTER|FF_PALETTE_WR_ACK~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_PALETTE_WR_ACK\, emsx|U20|U_VDP_REGISTER|FF_PALETTE_WR_ACK, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_PALETTE_WR_REQ~0\, emsx|U20|U_VDP_REGISTER|FF_PALETTE_WR_REQ~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux99~12\, emsx|U20|U_VDP_REGISTER|Mux99~12, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPP2IS1STBYTE~0\, emsx|U20|U_VDP_REGISTER|VDPP2IS1STBYTE~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPP2IS1STBYTE~1\, emsx|U20|U_VDP_REGISTER|VDPP2IS1STBYTE~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPP2IS1STBYTE\, emsx|U20|U_VDP_REGISTER|VDPP2IS1STBYTE, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|PALETTEWRNUM[0]~0\, emsx|U20|U_VDP_REGISTER|PALETTEWRNUM[0]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_PALETTE_WR_REQ\, emsx|U20|U_VDP_REGISTER|FF_PALETTE_WR_REQ, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_PALETTE_IN~0\, emsx|U20|U_VDP_REGISTER|FF_PALETTE_IN~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_PALETTE_IN\, emsx|U20|U_VDP_REGISTER|FF_PALETTE_IN, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|PALETTEDATAG_IN[0]~1\, emsx|U20|U_VDP_REGISTER|PALETTEDATAG_IN[0]~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|PALETTEDATAG_IN[0]\, emsx|U20|U_VDP_REGISTER|PALETTEDATAG_IN[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPR16PALNUM~4\, emsx|U20|U_VDP_REGISTER|VDPR16PALNUM~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPR16PALNUM[0]~5\, emsx|U20|U_VDP_REGISTER|VDPR16PALNUM[0]~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPR16PALNUM[0]~6\, emsx|U20|U_VDP_REGISTER|VDPR16PALNUM[0]~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPR16PALNUM[0]~7\, emsx|U20|U_VDP_REGISTER|VDPR16PALNUM[0]~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPR16PALNUM[0]\, emsx|U20|U_VDP_REGISTER|VDPR16PALNUM[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|PALETTEWRNUM[0]\, emsx|U20|U_VDP_REGISTER|PALETTEWRNUM[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Equal8~1\, emsx|U20|U_VDP_TEXT12|Equal8~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Equal6~1\, emsx|U20|U_VDP_TEXT12|Equal6~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Equal5~0\, emsx|U20|U_VDP_TEXT12|Equal5~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|TXWINDOWX~0\, emsx|U20|U_VDP_TEXT12|TXWINDOWX~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|TXWINDOWX\, emsx|U20|U_VDP_TEXT12|TXWINDOWX, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Equal14~1\, emsx|U20|U_VDP_TEXT12|Equal14~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PREBLINK[6]~feeder\, emsx|U20|U_VDP_TEXT12|PREBLINK[6]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PREBLINK[2]~8\, emsx|U20|U_VDP_TEXT12|PREBLINK[2]~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PREBLINK[6]\, emsx|U20|U_VDP_TEXT12|PREBLINK[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PREBLINK[4]\, emsx|U20|U_VDP_TEXT12|PREBLINK[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PREBLINK[3]~feeder\, emsx|U20|U_VDP_TEXT12|PREBLINK[3]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PREBLINK[3]\, emsx|U20|U_VDP_TEXT12|PREBLINK[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PREBLINK[1]\, emsx|U20|U_VDP_TEXT12|PREBLINK[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PREBLINK[0]\, emsx|U20|U_VDP_TEXT12|PREBLINK[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|BLINK[6]~7\, emsx|U20|U_VDP_TEXT12|BLINK[6]~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|BLINK[0]~8\, emsx|U20|U_VDP_TEXT12|BLINK[0]~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|BLINK[0]\, emsx|U20|U_VDP_TEXT12|BLINK[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Mux126~0\, emsx|U20|U_VDP_TEXT12|Mux126~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|BLINK[1]\, emsx|U20|U_VDP_TEXT12|BLINK[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PREBLINK[2]~feeder\, emsx|U20|U_VDP_TEXT12|PREBLINK[2]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PREBLINK[2]\, emsx|U20|U_VDP_TEXT12|PREBLINK[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Mux125~0\, emsx|U20|U_VDP_TEXT12|Mux125~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|BLINK[2]\, emsx|U20|U_VDP_TEXT12|BLINK[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Mux124~0\, emsx|U20|U_VDP_TEXT12|Mux124~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|BLINK[3]\, emsx|U20|U_VDP_TEXT12|BLINK[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Mux123~0\, emsx|U20|U_VDP_TEXT12|Mux123~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|BLINK[4]\, emsx|U20|U_VDP_TEXT12|BLINK[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PREBLINK[5]\, emsx|U20|U_VDP_TEXT12|PREBLINK[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Mux122~0\, emsx|U20|U_VDP_TEXT12|Mux122~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|BLINK[5]\, emsx|U20|U_VDP_TEXT12|BLINK[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Mux121~0\, emsx|U20|U_VDP_TEXT12|Mux121~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|BLINK[6]\, emsx|U20|U_VDP_TEXT12|BLINK[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PREBLINK[7]~feeder\, emsx|U20|U_VDP_TEXT12|PREBLINK[7]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PREBLINK[7]\, emsx|U20|U_VDP_TEXT12|PREBLINK[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Mux120~0\, emsx|U20|U_VDP_TEXT12|Mux120~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|BLINK[7]\, emsx|U20|U_VDP_TEXT12|BLINK[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R1_BL_CLKS\, emsx|U20|U_VDP_REGISTER|REG_R1_BL_CLKS, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Equal9~0\, emsx|U20|U_VDP_TEXT12|Equal9~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Equal9~1\, emsx|U20|U_VDP_TEXT12|Equal9~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Equal9~2\, emsx|U20|U_VDP_TEXT12|Equal9~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|W_BLINK_SYNC~0\, emsx|U20|U_VDP_TEXT12|W_BLINK_SYNC~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Mux99~10\, emsx|U20|U_VDP_REGISTER|Mux99~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R13_BLINK_PERIOD[7]~0\, emsx|U20|U_VDP_REGISTER|REG_R13_BLINK_PERIOD[7]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R13_BLINK_PERIOD[3]\, emsx|U20|U_VDP_REGISTER|REG_R13_BLINK_PERIOD[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R13_BLINK_PERIOD[7]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R13_BLINK_PERIOD[7]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R13_BLINK_PERIOD[7]\, emsx|U20|U_VDP_REGISTER|REG_R13_BLINK_PERIOD[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|W_BLINK_CNT_MAX[3]~0\, emsx|U20|U_VDP_TEXT12|W_BLINK_CNT_MAX[3]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Add4~0\, emsx|U20|U_VDP_TEXT12|Add4~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|FF_BLINK_CLK_CNT[0]~3\, emsx|U20|U_VDP_TEXT12|FF_BLINK_CLK_CNT[0]~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|FF_BLINK_CLK_CNT[0]\, emsx|U20|U_VDP_TEXT12|FF_BLINK_CLK_CNT[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|FF_BLINK_CLK_CNT[2]~0\, emsx|U20|U_VDP_TEXT12|FF_BLINK_CLK_CNT[2]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|FF_BLINK_CLK_CNT[2]\, emsx|U20|U_VDP_TEXT12|FF_BLINK_CLK_CNT[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|FF_BLINK_CLK_CNT~2\, emsx|U20|U_VDP_TEXT12|FF_BLINK_CLK_CNT~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|FF_BLINK_CLK_CNT[3]\, emsx|U20|U_VDP_TEXT12|FF_BLINK_CLK_CNT[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|FF_BLINK_CLK_CNT~1\, emsx|U20|U_VDP_TEXT12|FF_BLINK_CLK_CNT~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|FF_BLINK_CLK_CNT[1]\, emsx|U20|U_VDP_TEXT12|FF_BLINK_CLK_CNT[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Equal17~0\, emsx|U20|U_VDP_TEXT12|Equal17~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|FF_BLINK_PERIOD_CNT[3]~5\, emsx|U20|U_VDP_TEXT12|FF_BLINK_PERIOD_CNT[3]~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|FF_BLINK_PERIOD_CNT[3]~8\, emsx|U20|U_VDP_TEXT12|FF_BLINK_PERIOD_CNT[3]~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|FF_BLINK_PERIOD_CNT[3]\, emsx|U20|U_VDP_TEXT12|FF_BLINK_PERIOD_CNT[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|FF_BLINK_PERIOD_CNT~4\, emsx|U20|U_VDP_TEXT12|FF_BLINK_PERIOD_CNT~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|FF_BLINK_PERIOD_CNT[0]\, emsx|U20|U_VDP_TEXT12|FF_BLINK_PERIOD_CNT[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|FF_BLINK_PERIOD_CNT~6\, emsx|U20|U_VDP_TEXT12|FF_BLINK_PERIOD_CNT~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|FF_BLINK_PERIOD_CNT[1]\, emsx|U20|U_VDP_TEXT12|FF_BLINK_PERIOD_CNT[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|FF_BLINK_PERIOD_CNT~7\, emsx|U20|U_VDP_TEXT12|FF_BLINK_PERIOD_CNT~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|FF_BLINK_PERIOD_CNT[2]\, emsx|U20|U_VDP_TEXT12|FF_BLINK_PERIOD_CNT[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R13_BLINK_PERIOD[2]\, emsx|U20|U_VDP_REGISTER|REG_R13_BLINK_PERIOD[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R13_BLINK_PERIOD[6]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R13_BLINK_PERIOD[6]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R13_BLINK_PERIOD[6]\, emsx|U20|U_VDP_REGISTER|REG_R13_BLINK_PERIOD[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|W_BLINK_CNT_MAX[2]~1\, emsx|U20|U_VDP_TEXT12|W_BLINK_CNT_MAX[2]~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R13_BLINK_PERIOD[0]\, emsx|U20|U_VDP_REGISTER|REG_R13_BLINK_PERIOD[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R13_BLINK_PERIOD[4]\, emsx|U20|U_VDP_REGISTER|REG_R13_BLINK_PERIOD[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|LessThan0~0\, emsx|U20|U_VDP_TEXT12|LessThan0~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R13_BLINK_PERIOD[5]\, emsx|U20|U_VDP_REGISTER|REG_R13_BLINK_PERIOD[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R13_BLINK_PERIOD[1]\, emsx|U20|U_VDP_REGISTER|REG_R13_BLINK_PERIOD[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|W_BLINK_CNT_MAX[1]~2\, emsx|U20|U_VDP_TEXT12|W_BLINK_CNT_MAX[1]~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|LessThan0~1\, emsx|U20|U_VDP_TEXT12|LessThan0~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|LessThan0~2\, emsx|U20|U_VDP_TEXT12|LessThan0~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|LessThan0~3\, emsx|U20|U_VDP_TEXT12|LessThan0~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_STATE~0\, emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_STATE~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Equal18~0\, emsx|U20|U_VDP_TEXT12|Equal18~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|FF_BLINK_STATE~0\, emsx|U20|U_VDP_TEXT12|FF_BLINK_STATE~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|FF_BLINK_STATE~1\, emsx|U20|U_VDP_TEXT12|FF_BLINK_STATE~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|FF_BLINK_STATE\, emsx|U20|U_VDP_TEXT12|FF_BLINK_STATE, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|TXCOLOR~0\, emsx|U20|U_VDP_TEXT12|TXCOLOR~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PREPATTERN[7]~8\, emsx|U20|U_VDP_TEXT12|PREPATTERN[7]~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PREPATTERN[7]~9\, emsx|U20|U_VDP_TEXT12|PREPATTERN[7]~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PREPATTERN[6]\, emsx|U20|U_VDP_TEXT12|PREPATTERN[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PREPATTERN[5]\, emsx|U20|U_VDP_TEXT12|PREPATTERN[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PREPATTERN[3]\, emsx|U20|U_VDP_TEXT12|PREPATTERN[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PREPATTERN[1]\, emsx|U20|U_VDP_TEXT12|PREPATTERN[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Mux119~2\, emsx|U20|U_VDP_TEXT12|Mux119~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PREPATTERN[0]\, emsx|U20|U_VDP_TEXT12|PREPATTERN[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PATTERN[6]~7\, emsx|U20|U_VDP_TEXT12|PATTERN[6]~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Mux119~1\, emsx|U20|U_VDP_TEXT12|Mux119~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Mux119~3\, emsx|U20|U_VDP_TEXT12|Mux119~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PATTERN[0]\, emsx|U20|U_VDP_TEXT12|PATTERN[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Mux118~0\, emsx|U20|U_VDP_TEXT12|Mux118~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PATTERN[6]~8\, emsx|U20|U_VDP_TEXT12|PATTERN[6]~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PATTERN[1]\, emsx|U20|U_VDP_TEXT12|PATTERN[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PREPATTERN[2]\, emsx|U20|U_VDP_TEXT12|PREPATTERN[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Mux117~0\, emsx|U20|U_VDP_TEXT12|Mux117~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PATTERN[2]\, emsx|U20|U_VDP_TEXT12|PATTERN[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Mux116~0\, emsx|U20|U_VDP_TEXT12|Mux116~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PATTERN[3]\, emsx|U20|U_VDP_TEXT12|PATTERN[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PREPATTERN[4]~feeder\, emsx|U20|U_VDP_TEXT12|PREPATTERN[4]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PREPATTERN[4]\, emsx|U20|U_VDP_TEXT12|PREPATTERN[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Mux115~0\, emsx|U20|U_VDP_TEXT12|Mux115~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PATTERN[4]\, emsx|U20|U_VDP_TEXT12|PATTERN[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Mux114~0\, emsx|U20|U_VDP_TEXT12|Mux114~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PATTERN[5]\, emsx|U20|U_VDP_TEXT12|PATTERN[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Mux113~0\, emsx|U20|U_VDP_TEXT12|Mux113~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PATTERN[6]\, emsx|U20|U_VDP_TEXT12|PATTERN[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PREPATTERN[7]\, emsx|U20|U_VDP_TEXT12|PREPATTERN[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Mux112~0\, emsx|U20|U_VDP_TEXT12|Mux112~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PATTERN[7]\, emsx|U20|U_VDP_TEXT12|PATTERN[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|TXCOLORCODE~0\, emsx|U20|U_VDP_TEXT12|TXCOLORCODE~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|TXCOLORCODE~1\, emsx|U20|U_VDP_TEXT12|TXCOLORCODE~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|TXCOLORCODE\, emsx|U20|U_VDP_TEXT12|TXCOLORCODE, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR[1]~5\, emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR[1]~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PCOLORCODE~0\, emsx|U20|U_VDP_TEXT12|PCOLORCODE~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R12_BLINK_MODE[0]~0\, emsx|U20|U_VDP_REGISTER|REG_R12_BLINK_MODE[0]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R12_BLINK_MODE[2]\, emsx|U20|U_VDP_REGISTER|REG_R12_BLINK_MODE[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R7_FRAME_COL[2]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R7_FRAME_COL[2]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R7_FRAME_COL[0]~0\, emsx|U20|U_VDP_REGISTER|REG_R7_FRAME_COL[0]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R7_FRAME_COL[2]\, emsx|U20|U_VDP_REGISTER|REG_R7_FRAME_COL[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR[2]~14\, emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR[2]~14, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R12_BLINK_MODE[6]\, emsx|U20|U_VDP_REGISTER|REG_R12_BLINK_MODE[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R7_FRAME_COL[6]\, emsx|U20|U_VDP_REGISTER|REG_R7_FRAME_COL[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR[2]~15\, emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR[2]~15, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR[1]~2\, emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR[1]~2, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPCOLORCODE~3\, emsx|U20|U_SPRITE|SPCOLORCODE~3, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPCOLORCODE[2]\, emsx|U20|U_SPRITE|SPCOLORCODE[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Mux37~0\, emsx|U20|U_VDP_GRAPHIC4567|Mux37~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Mux37~1\, emsx|U20|U_VDP_GRAPHIC4567|Mux37~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PCOLORCODE[2]~11\, emsx|U20|U_VDP_GRAPHIC4567|PCOLORCODE[2]~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|COLORDATA[2]\, emsx|U20|U_VDP_GRAPHIC4567|COLORDATA[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PCOLORCODE[2]\, emsx|U20|U_VDP_GRAPHIC4567|PCOLORCODE[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR[1]~3\, emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR[1]~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR[2]~13\, emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR[2]~13, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_COL[6]~feeder\, emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_COL[6]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|process_4~0\, emsx|U20|U_VDP_GRAPHIC123M|process_4~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_COL[6]\, emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_COL[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_COL[6]\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_COL[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_COL[2]\, emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_COL[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_COL[2]~feeder\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_COL[2]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_COL[2]\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_COL[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|process_3~0\, emsx|U20|U_VDP_GRAPHIC123M|process_3~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_GEN[7]\, emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_GEN[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_GEN[6]\, emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_GEN[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_GEN[5]~feeder\, emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_GEN[5]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_GEN[5]\, emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_GEN[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_GEN[4]~feeder\, emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_GEN[4]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_GEN[4]\, emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_GEN[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_GEN[3]\, emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_GEN[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_GEN[2]~feeder\, emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_GEN[2]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_GEN[2]\, emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_GEN[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_GEN[1]\, emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_GEN[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_GEN[0]\, emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_GEN[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_GEN~8\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_GEN~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_GEN[0]\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_GEN[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_GEN~7\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_GEN~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_GEN[5]~1\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_GEN[5]~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_GEN[1]\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_GEN[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_GEN~6\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_GEN~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_GEN[2]\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_GEN[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_GEN~5\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_GEN~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_GEN[3]\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_GEN[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_GEN~4\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_GEN~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_GEN[4]\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_GEN[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_GEN~3\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_GEN~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_GEN[5]\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_GEN[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_GEN~2\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_GEN~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_GEN[6]\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_GEN[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_GEN~0\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_GEN~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_GEN[7]\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_GEN[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|COL_HL_SEL~0\, emsx|U20|U_VDP_GRAPHIC123M|COL_HL_SEL~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|COL_CODE[2]~2\, emsx|U20|U_VDP_GRAPHIC123M|COL_CODE[2]~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_COL_CODE[2]\, emsx|U20|U_VDP_GRAPHIC123M|FF_COL_CODE[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR[2]~16\, emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR[2]~16, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_COL[3]~feeder\, emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_COL[3]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_COL[3]\, emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_COL[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_COL[3]\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_COL[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_COL[7]\, emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_COL[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_COL[7]~feeder\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_COL[7]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_COL[7]\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_COL[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|COL_CODE[3]~1\, emsx|U20|U_VDP_GRAPHIC123M|COL_CODE[3]~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_COL_CODE[3]\, emsx|U20|U_VDP_GRAPHIC123M|FF_COL_CODE[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PCOLORCODE[3]~10\, emsx|U20|U_VDP_GRAPHIC4567|PCOLORCODE[3]~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|COLORDATA[3]\, emsx|U20|U_VDP_GRAPHIC4567|COLORDATA[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PCOLORCODE[3]\, emsx|U20|U_VDP_GRAPHIC4567|PCOLORCODE[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR[3]~9\, emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR[3]~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R12_BLINK_MODE[7]\, emsx|U20|U_VDP_REGISTER|REG_R12_BLINK_MODE[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R7_FRAME_COL[3]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R7_FRAME_COL[3]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R7_FRAME_COL[3]\, emsx|U20|U_VDP_REGISTER|REG_R7_FRAME_COL[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR[3]~10\, emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR[3]~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R12_BLINK_MODE[3]\, emsx|U20|U_VDP_REGISTER|REG_R12_BLINK_MODE[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R7_FRAME_COL[7]\, emsx|U20|U_VDP_REGISTER|REG_R7_FRAME_COL[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR[3]~11\, emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR[3]~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR[3]~12\, emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR[3]~12, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R12_BLINK_MODE[1]\, emsx|U20|U_VDP_REGISTER|REG_R12_BLINK_MODE[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R7_FRAME_COL[1]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R7_FRAME_COL[1]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R7_FRAME_COL[1]\, emsx|U20|U_VDP_REGISTER|REG_R7_FRAME_COL[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR[1]~18\, emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR[1]~18, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R12_BLINK_MODE[5]\, emsx|U20|U_VDP_REGISTER|REG_R12_BLINK_MODE[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R7_FRAME_COL[5]\, emsx|U20|U_VDP_REGISTER|REG_R7_FRAME_COL[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR[1]~19\, emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR[1]~19, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_COL[5]~feeder\, emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_COL[5]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_COL[5]\, emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_COL[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_COL[5]~feeder\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_COL[5]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_COL[5]\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_COL[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_COL[1]~feeder\, emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_COL[1]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_COL[1]\, emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_COL[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_COL[1]~feeder\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_COL[1]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_COL[1]\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_COL[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|COL_CODE[1]~3\, emsx|U20|U_VDP_GRAPHIC123M|COL_CODE[1]~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_COL_CODE[1]\, emsx|U20|U_VDP_GRAPHIC123M|FF_COL_CODE[1], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPCOLORCODE~2\, emsx|U20|U_SPRITE|SPCOLORCODE~2, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPCOLORCODE[1]\, emsx|U20|U_SPRITE|SPCOLORCODE[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR[1]~17\, emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR[1]~17, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR[1]~20\, emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR[1]~20, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R12_BLINK_MODE[4]\, emsx|U20|U_VDP_REGISTER|REG_R12_BLINK_MODE[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R7_FRAME_COL[0]\, emsx|U20|U_VDP_REGISTER|REG_R7_FRAME_COL[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR[0]~6\, emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR[0]~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R12_BLINK_MODE[0]\, emsx|U20|U_VDP_REGISTER|REG_R12_BLINK_MODE[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R7_FRAME_COL[4]\, emsx|U20|U_VDP_REGISTER|REG_R7_FRAME_COL[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR[0]~7\, emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR[0]~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_COL[4]~feeder\, emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_COL[4]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_COL[4]\, emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_COL[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_COL[4]~feeder\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_COL[4]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_COL[4]\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_COL[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_COL[0]~feeder\, emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_COL[0]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_COL[0]\, emsx|U20|U_VDP_GRAPHIC123M|FF_PRE_PAT_COL[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_COL[0]~feeder\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_COL[0]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_COL[0]\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_COL[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|COL_CODE[0]~0\, emsx|U20|U_VDP_GRAPHIC123M|COL_CODE[0]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_COL_CODE[0]\, emsx|U20|U_VDP_GRAPHIC123M|FF_COL_CODE[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Mux39~0\, emsx|U20|U_VDP_GRAPHIC4567|Mux39~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Mux39~1\, emsx|U20|U_VDP_GRAPHIC4567|Mux39~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PCOLORCODE[0]~8\, emsx|U20|U_VDP_GRAPHIC4567|PCOLORCODE[0]~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|COLORDATA[0]\, emsx|U20|U_VDP_GRAPHIC4567|COLORDATA[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PCOLORCODE[0]\, emsx|U20|U_VDP_GRAPHIC4567|PCOLORCODE[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR[0]~4\, emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR[0]~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR[0]~8\, emsx|U20|U_VDP_COLORDEC|W_FORE_COLOR[0]~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|process_1~0\, emsx|U20|U_VDP_COLORDEC|process_1~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|process_1~1\, emsx|U20|U_VDP_COLORDEC|process_1~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_PALETTE_ADDR[0]~0\, emsx|U20|U_VDP_COLORDEC|FF_PALETTE_ADDR[0]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_PALETTE_ADDR[0]\, emsx|U20|U_VDP_COLORDEC|FF_PALETTE_ADDR[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|process_2~1\, emsx|U20|U_VDP_COLORDEC|process_2~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|process_2~0\, emsx|U20|U_VDP_COLORDEC|process_2~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|process_2~2\, emsx|U20|U_VDP_COLORDEC|process_2~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_PALETTE_ADDR_G5~0\, emsx|U20|U_VDP_COLORDEC|FF_PALETTE_ADDR_G5~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_PALETTE_ADDR_G5~1\, emsx|U20|U_VDP_COLORDEC|FF_PALETTE_ADDR_G5~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_PALETTE_ADDR_G5[0]~2\, emsx|U20|U_VDP_COLORDEC|FF_PALETTE_ADDR_G5[0]~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_PALETTE_ADDR_G5[0]\, emsx|U20|U_VDP_COLORDEC|FF_PALETTE_ADDR_G5[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|PALETTEADDR[0]~0\, emsx|U20|U_VDP_REGISTER|PALETTEADDR[0]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|PALETTEADDR[0]~1\, emsx|U20|U_VDP_REGISTER|PALETTEADDR[0]~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPR16PALNUM~8\, emsx|U20|U_VDP_REGISTER|VDPR16PALNUM~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPR16PALNUM[1]\, emsx|U20|U_VDP_REGISTER|VDPR16PALNUM[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|PALETTEWRNUM[1]\, emsx|U20|U_VDP_REGISTER|PALETTEWRNUM[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_PALETTE_ADDR_G5~3\, emsx|U20|U_VDP_COLORDEC|FF_PALETTE_ADDR_G5~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_PALETTE_ADDR_G5~4\, emsx|U20|U_VDP_COLORDEC|FF_PALETTE_ADDR_G5~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_PALETTE_ADDR_G5[1]~5\, emsx|U20|U_VDP_COLORDEC|FF_PALETTE_ADDR_G5[1]~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_PALETTE_ADDR_G5[1]\, emsx|U20|U_VDP_COLORDEC|FF_PALETTE_ADDR_G5[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_PALETTE_ADDR[1]~1\, emsx|U20|U_VDP_COLORDEC|FF_PALETTE_ADDR[1]~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_PALETTE_ADDR[1]\, emsx|U20|U_VDP_COLORDEC|FF_PALETTE_ADDR[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|PALETTEADDR[1]~2\, emsx|U20|U_VDP_REGISTER|PALETTEADDR[1]~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|PALETTEADDR[1]~3\, emsx|U20|U_VDP_REGISTER|PALETTEADDR[1]~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_PALETTE_ADDR[2]~2\, emsx|U20|U_VDP_COLORDEC|FF_PALETTE_ADDR[2]~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_PALETTE_ADDR[2]\, emsx|U20|U_VDP_COLORDEC|FF_PALETTE_ADDR[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Add0~0\, emsx|U20|U_VDP_REGISTER|Add0~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPR16PALNUM~9\, emsx|U20|U_VDP_REGISTER|VDPR16PALNUM~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPR16PALNUM[2]\, emsx|U20|U_VDP_REGISTER|VDPR16PALNUM[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|PALETTEWRNUM[2]\, emsx|U20|U_VDP_REGISTER|PALETTEWRNUM[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|PALETTEADDR[2]~4\, emsx|U20|U_VDP_REGISTER|PALETTEADDR[2]~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_PALETTE_ADDR[3]~3\, emsx|U20|U_VDP_COLORDEC|FF_PALETTE_ADDR[3]~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_PALETTE_ADDR[3]\, emsx|U20|U_VDP_COLORDEC|FF_PALETTE_ADDR[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Add0~1\, emsx|U20|U_VDP_REGISTER|Add0~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPR16PALNUM~10\, emsx|U20|U_VDP_REGISTER|VDPR16PALNUM~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|VDPR16PALNUM[3]\, emsx|U20|U_VDP_REGISTER|VDPR16PALNUM[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|PALETTEWRNUM[3]\, emsx|U20|U_VDP_REGISTER|PALETTEWRNUM[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|PALETTEADDR[3]~5\, emsx|U20|U_VDP_REGISTER|PALETTEADDR[3]~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|PALETTEDATAG_IN[1]~2\, emsx|U20|U_VDP_REGISTER|PALETTEDATAG_IN[1]~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|PALETTEDATAG_IN[1]\, emsx|U20|U_VDP_REGISTER|PALETTEDATAG_IN[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|PALETTEDATAG_IN[2]~0\, emsx|U20|U_VDP_REGISTER|PALETTEDATAG_IN[2]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|PALETTEDATAG_IN[2]\, emsx|U20|U_VDP_REGISTER|PALETTEDATAG_IN[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|PALETTEDATARB_IN[0]~1\, emsx|U20|U_VDP_REGISTER|PALETTEDATARB_IN[0]~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|PALETTEDATARB_IN[0]~0\, emsx|U20|U_VDP_REGISTER|PALETTEDATARB_IN[0]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|PALETTEDATARB_IN[0]\, emsx|U20|U_VDP_REGISTER|PALETTEDATARB_IN[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|PALETTEDATARB_IN[1]~3\, emsx|U20|U_VDP_REGISTER|PALETTEDATARB_IN[1]~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|PALETTEDATARB_IN[1]\, emsx|U20|U_VDP_REGISTER|PALETTEDATARB_IN[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|PALETTEDATARB_IN[2]~2\, emsx|U20|U_VDP_REGISTER|PALETTEDATARB_IN[2]~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|PALETTEDATARB_IN[2]\, emsx|U20|U_VDP_REGISTER|PALETTEDATARB_IN[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|PALETTEDATARB_IN[4]~4\, emsx|U20|U_VDP_REGISTER|PALETTEDATARB_IN[4]~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|PALETTEDATARB_IN[4]\, emsx|U20|U_VDP_REGISTER|PALETTEDATARB_IN[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|PALETTEDATARB_IN[5]~5\, emsx|U20|U_VDP_REGISTER|PALETTEDATARB_IN[5]~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|PALETTEDATARB_IN[5]\, emsx|U20|U_VDP_REGISTER|PALETTEDATARB_IN[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|PALETTEDATARB_IN[6]~6\, emsx|U20|U_VDP_REGISTER|PALETTEDATARB_IN[6]~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|PALETTEDATARB_IN[6]\, emsx|U20|U_VDP_REGISTER|PALETTEDATARB_IN[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|U_PALETTEMEMG|blkram_rtl_0|auto_generated|ram_block1a0\, emsx|U20|U_VDP_REGISTER|U_PALETTEMEMG|blkram_rtl_0|auto_generated|ram_block1a0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_B~3\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_B~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add6~9\, emsx|U20|U_VDP_GRAPHIC4567|Add6~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add7~2\, emsx|U20|U_VDP_GRAPHIC4567|Add7~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|W_B[3]~0\, emsx|U20|U_VDP_GRAPHIC4567|W_B[3]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|P_YJK_B[3]\, emsx|U20|U_VDP_GRAPHIC4567|P_YJK_B[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_YJK_B~3\, emsx|U20|U_VDP_COLORDEC|FF_YJK_B~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_YJK_B[3]\, emsx|U20|U_VDP_COLORDEC|FF_YJK_B[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_B[3]~0\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_B[3]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_B[3]\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_B[3], MSX, 1
instance = comp, \emsx|U20|IVIDEOB[3]~0\, emsx|U20|IVIDEOB[3]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|Mux5~0\, emsx|U20|U_VDP_COLORDEC|Mux5~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[0]~4\, emsx|U20|U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[0]~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[0]\, emsx|U20|U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_B~6\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_B~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add7~7\, emsx|U20|U_VDP_GRAPHIC4567|Add7~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|W_B[4]~3\, emsx|U20|U_VDP_GRAPHIC4567|W_B[4]~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|P_YJK_B[4]\, emsx|U20|U_VDP_GRAPHIC4567|P_YJK_B[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_YJK_B~6\, emsx|U20|U_VDP_COLORDEC|FF_YJK_B~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_YJK_B[4]\, emsx|U20|U_VDP_COLORDEC|FF_YJK_B[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_B[4]~1\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_B[4]~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_B[4]\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_B[4], MSX, 1
instance = comp, \emsx|U20|IVIDEOB[4]~3\, emsx|U20|IVIDEOB[4]~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add7~6\, emsx|U20|U_VDP_GRAPHIC4567|Add7~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|W_B[5]~2\, emsx|U20|U_VDP_GRAPHIC4567|W_B[5]~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|P_YJK_B[5]\, emsx|U20|U_VDP_GRAPHIC4567|P_YJK_B[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_YJK_B~5\, emsx|U20|U_VDP_COLORDEC|FF_YJK_B~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_YJK_B[5]\, emsx|U20|U_VDP_COLORDEC|FF_YJK_B[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_B~5\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_B~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_B[5]~2\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_B[5]~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_B[5]\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_B[5], MSX, 1
instance = comp, \emsx|U20|IVIDEOB[5]~2\, emsx|U20|IVIDEOB[5]~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add3~0\, emsx|U20|U_VDP_GRAPHIC4567|Add3~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add3~1\, emsx|U20|U_VDP_GRAPHIC4567|Add3~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add3~2\, emsx|U20|U_VDP_GRAPHIC4567|Add3~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add3~3\, emsx|U20|U_VDP_GRAPHIC4567|Add3~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|W_G[1]~4\, emsx|U20|U_VDP_GRAPHIC4567|W_G[1]~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|P_YJK_G[1]\, emsx|U20|U_VDP_GRAPHIC4567|P_YJK_G[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_YJK_G~7\, emsx|U20|U_VDP_COLORDEC|FF_YJK_G~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_YJK_G[1]\, emsx|U20|U_VDP_COLORDEC|FF_YJK_G[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_G[1]~7\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_G[1]~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_G[1]\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_G[1], MSX, 1
instance = comp, \emsx|U20|IVIDEOG[1]~3\, emsx|U20|IVIDEOG[1]~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add3~4\, emsx|U20|U_VDP_GRAPHIC4567|Add3~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|W_G[2]~0\, emsx|U20|U_VDP_GRAPHIC4567|W_G[2]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|P_YJK_G[2]\, emsx|U20|U_VDP_GRAPHIC4567|P_YJK_G[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_YJK_G~3\, emsx|U20|U_VDP_COLORDEC|FF_YJK_G~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_YJK_G[2]\, emsx|U20|U_VDP_COLORDEC|FF_YJK_G[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_G[2]~3\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_G[2]~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_G[2]\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_G[2], MSX, 1
instance = comp, \emsx|U20|IVIDEOG[2]~0\, emsx|U20|IVIDEOG[2]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PCOLORCODE[6]~15\, emsx|U20|U_VDP_GRAPHIC4567|PCOLORCODE[6]~15, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Mux55~0\, emsx|U20|U_VDP_GRAPHIC4567|Mux55~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PCOLORCODE[5]\, emsx|U20|U_VDP_GRAPHIC4567|PCOLORCODE[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[5]~5\, emsx|U20|U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[5]~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[5]\, emsx|U20|U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_G~6\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_G~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add3~5\, emsx|U20|U_VDP_GRAPHIC4567|Add3~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|W_G[3]~3\, emsx|U20|U_VDP_GRAPHIC4567|W_G[3]~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|P_YJK_G[3]\, emsx|U20|U_VDP_GRAPHIC4567|P_YJK_G[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_YJK_G~6\, emsx|U20|U_VDP_COLORDEC|FF_YJK_G~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_YJK_G[3]\, emsx|U20|U_VDP_COLORDEC|FF_YJK_G[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_G[3]~0\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_G[3]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_G[3]\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_G[3], MSX, 1
instance = comp, \emsx|U20|IVIDEOG[3]~2\, emsx|U20|IVIDEOG[3]~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Mux53~0\, emsx|U20|U_VDP_GRAPHIC4567|Mux53~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PCOLORCODE[7]\, emsx|U20|U_VDP_GRAPHIC4567|PCOLORCODE[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|Mux0~0\, emsx|U20|U_VDP_COLORDEC|Mux0~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[7]~7\, emsx|U20|U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[7]~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[7]\, emsx|U20|U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_G~4\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_G~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|W_G[5]~1\, emsx|U20|U_VDP_GRAPHIC4567|W_G[5]~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|P_YJK_G[5]\, emsx|U20|U_VDP_GRAPHIC4567|P_YJK_G[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_YJK_G~4\, emsx|U20|U_VDP_COLORDEC|FF_YJK_G~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_YJK_G[5]\, emsx|U20|U_VDP_COLORDEC|FF_YJK_G[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_G[5]~2\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_G[5]~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_G[5]\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_G[5], MSX, 1
instance = comp, \emsx|U20|IVIDEOG[5]~1\, emsx|U20|IVIDEOG[5]~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DBUF|U_BUF_BE|IMEM_rtl_0|auto_generated|ram_block1a0\, emsx|U20|U_VDP_VGA|DBUF|U_BUF_BE|IMEM_rtl_0|auto_generated|ram_block1a0, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DBUF|ADDR_O[0]~0\, emsx|U20|U_VDP_VGA|DBUF|ADDR_O[0]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DBUF|ADDR_O[1]~1\, emsx|U20|U_VDP_VGA|DBUF|ADDR_O[1]~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DBUF|ADDR_O[2]~2\, emsx|U20|U_VDP_VGA|DBUF|ADDR_O[2]~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DBUF|ADDR_O[3]~3\, emsx|U20|U_VDP_VGA|DBUF|ADDR_O[3]~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DBUF|ADDR_O[4]~4\, emsx|U20|U_VDP_VGA|DBUF|ADDR_O[4]~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DBUF|ADDR_O[5]~5\, emsx|U20|U_VDP_VGA|DBUF|ADDR_O[5]~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DBUF|ADDR_O[6]~6\, emsx|U20|U_VDP_VGA|DBUF|ADDR_O[6]~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DBUF|ADDR_O[7]~7\, emsx|U20|U_VDP_VGA|DBUF|ADDR_O[7]~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DBUF|ADDR_O[8]~8\, emsx|U20|U_VDP_VGA|DBUF|ADDR_O[8]~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DBUF|ADDR_O[9]~9\, emsx|U20|U_VDP_VGA|DBUF|ADDR_O[9]~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DBUF|U_BUF_BO|IMEM_rtl_0|auto_generated|ram_block1a0\, emsx|U20|U_VDP_VGA|DBUF|U_BUF_BO|IMEM_rtl_0|auto_generated|ram_block1a0, MSX, 1
instance = comp, \emsx|U20|PVIDEOB[4]~7\, emsx|U20|PVIDEOB[4]~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Equal19~0\, emsx|U20|U_VDP_VGA|Equal19~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Equal18~0\, emsx|U20|U_VDP_VGA|Equal18~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|VIDEOOUTX~0\, emsx|U20|U_VDP_VGA|VIDEOOUTX~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|Equal19~1\, emsx|U20|U_VDP_VGA|Equal19~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|VIDEOOUTX~1\, emsx|U20|U_VDP_VGA|VIDEOOUTX~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|VIDEOOUTX~2\, emsx|U20|U_VDP_VGA|VIDEOOUTX~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|VIDEOOUTX\, emsx|U20|U_VDP_VGA|VIDEOOUTX, MSX, 1
instance = comp, \emsx|U20|PVIDEOB[3]~0\, emsx|U20|PVIDEOB[3]~0, MSX, 1
instance = comp, \emsx|U20|PVIDEOB[4]~8\, emsx|U20|PVIDEOB[4]~8, MSX, 1
instance = comp, \emsx|U21|FF_IVIDEOVS_N\, emsx|U21|FF_IVIDEOVS_N, MSX, 1
instance = comp, \emsx|U21|FF_PAL_DET_CNT~16\, emsx|U21|FF_PAL_DET_CNT~16, MSX, 1
instance = comp, \emsx|U21|FF_PAL_DET_CNT[6]~9\, emsx|U21|FF_PAL_DET_CNT[6]~9, MSX, 1
instance = comp, \emsx|U21|FF_PAL_DET_CNT[0]\, emsx|U21|FF_PAL_DET_CNT[0], MSX, 1
instance = comp, \emsx|U21|FF_PAL_DET_CNT~12\, emsx|U21|FF_PAL_DET_CNT~12, MSX, 1
instance = comp, \emsx|U21|FF_PAL_DET_CNT[1]\, emsx|U21|FF_PAL_DET_CNT[1], MSX, 1
instance = comp, \emsx|U21|process_11~0\, emsx|U21|process_11~0, MSX, 1
instance = comp, \emsx|U21|FF_PAL_DET_CNT~14\, emsx|U21|FF_PAL_DET_CNT~14, MSX, 1
instance = comp, \emsx|U21|FF_PAL_DET_CNT[2]\, emsx|U21|FF_PAL_DET_CNT[2], MSX, 1
instance = comp, \emsx|U21|Add30~2\, emsx|U21|Add30~2, MSX, 1
instance = comp, \emsx|U21|FF_PAL_DET_CNT~13\, emsx|U21|FF_PAL_DET_CNT~13, MSX, 1
instance = comp, \emsx|U21|FF_PAL_DET_CNT[3]\, emsx|U21|FF_PAL_DET_CNT[3], MSX, 1
instance = comp, \emsx|U21|Add30~0\, emsx|U21|Add30~0, MSX, 1
instance = comp, \emsx|U21|FF_PAL_DET_CNT~17\, emsx|U21|FF_PAL_DET_CNT~17, MSX, 1
instance = comp, \emsx|U21|FF_PAL_DET_CNT[4]\, emsx|U21|FF_PAL_DET_CNT[4], MSX, 1
instance = comp, \emsx|U21|FF_PAL_DET_CNT~15\, emsx|U21|FF_PAL_DET_CNT~15, MSX, 1
instance = comp, \emsx|U21|FF_PAL_DET_CNT[5]\, emsx|U21|FF_PAL_DET_CNT[5], MSX, 1
instance = comp, \emsx|U21|Add30~3\, emsx|U21|Add30~3, MSX, 1
instance = comp, \emsx|U21|FF_PAL_DET_CNT~18\, emsx|U21|FF_PAL_DET_CNT~18, MSX, 1
instance = comp, \emsx|U21|FF_PAL_DET_CNT[6]\, emsx|U21|FF_PAL_DET_CNT[6], MSX, 1
instance = comp, \emsx|U21|Add30~1\, emsx|U21|Add30~1, MSX, 1
instance = comp, \emsx|U21|FF_PAL_DET_CNT~10\, emsx|U21|FF_PAL_DET_CNT~10, MSX, 1
instance = comp, \emsx|U21|FF_PAL_DET_CNT[7]\, emsx|U21|FF_PAL_DET_CNT[7], MSX, 1
instance = comp, \emsx|U21|Equal5~0\, emsx|U21|Equal5~0, MSX, 1
instance = comp, \emsx|U21|FF_WINDOW_V~2\, emsx|U21|FF_WINDOW_V~2, MSX, 1
instance = comp, \emsx|U21|FF_PAL_DET_CNT~11\, emsx|U21|FF_PAL_DET_CNT~11, MSX, 1
instance = comp, \emsx|U21|FF_PAL_DET_CNT[8]\, emsx|U21|FF_PAL_DET_CNT[8], MSX, 1
instance = comp, \emsx|U21|LessThan0~1\, emsx|U21|LessThan0~1, MSX, 1
instance = comp, \emsx|U21|LessThan0~0\, emsx|U21|LessThan0~0, MSX, 1
instance = comp, \emsx|U21|LessThan0~2\, emsx|U21|LessThan0~2, MSX, 1
instance = comp, \emsx|U21|FF_PAL_MODE~0\, emsx|U21|FF_PAL_MODE~0, MSX, 1
instance = comp, \emsx|U21|FF_PAL_MODE\, emsx|U21|FF_PAL_MODE, MSX, 1
instance = comp, \emsx|U21|FF_WINDOW_V~3\, emsx|U21|FF_WINDOW_V~3, MSX, 1
instance = comp, \emsx|U21|FF_WINDOW_V~4\, emsx|U21|FF_WINDOW_V~4, MSX, 1
instance = comp, \emsx|U21|FF_WINDOW_V~0\, emsx|U21|FF_WINDOW_V~0, MSX, 1
instance = comp, \emsx|U21|FF_WINDOW_V~1\, emsx|U21|FF_WINDOW_V~1, MSX, 1
instance = comp, \emsx|U21|FF_WINDOW_V~5\, emsx|U21|FF_WINDOW_V~5, MSX, 1
instance = comp, \emsx|U21|FF_WINDOW_V\, emsx|U21|FF_WINDOW_V, MSX, 1
instance = comp, \emsx|U21|FF_HCOUNTER~0\, emsx|U21|FF_HCOUNTER~0, MSX, 1
instance = comp, \emsx|U21|FF_HCOUNTER[0]\, emsx|U21|FF_HCOUNTER[0], MSX, 1
instance = comp, \emsx|U21|FF_HCOUNTER~1\, emsx|U21|FF_HCOUNTER~1, MSX, 1
instance = comp, \emsx|U21|FF_HCOUNTER[1]\, emsx|U21|FF_HCOUNTER[1], MSX, 1
instance = comp, \emsx|U21|Add23~0\, emsx|U21|Add23~0, MSX, 1
instance = comp, \emsx|U21|FF_SEQ~2\, emsx|U21|FF_SEQ~2, MSX, 1
instance = comp, \emsx|U21|FF_HCOUNTER~3\, emsx|U21|FF_HCOUNTER~3, MSX, 1
instance = comp, \emsx|U21|FF_HCOUNTER[2]\, emsx|U21|FF_HCOUNTER[2], MSX, 1
instance = comp, \emsx|U21|FF_HCOUNTER~4\, emsx|U21|FF_HCOUNTER~4, MSX, 1
instance = comp, \emsx|U21|FF_HCOUNTER[3]\, emsx|U21|FF_HCOUNTER[3], MSX, 1
instance = comp, \emsx|U21|Add23~1\, emsx|U21|Add23~1, MSX, 1
instance = comp, \emsx|U21|FF_HCOUNTER~6\, emsx|U21|FF_HCOUNTER~6, MSX, 1
instance = comp, \emsx|U21|FF_HCOUNTER[4]\, emsx|U21|FF_HCOUNTER[4], MSX, 1
instance = comp, \emsx|U21|FF_HCOUNTER~11\, emsx|U21|FF_HCOUNTER~11, MSX, 1
instance = comp, \emsx|U21|FF_HCOUNTER[5]\, emsx|U21|FF_HCOUNTER[5], MSX, 1
instance = comp, \emsx|U21|Add23~5\, emsx|U21|Add23~5, MSX, 1
instance = comp, \emsx|U21|FF_HCOUNTER~8\, emsx|U21|FF_HCOUNTER~8, MSX, 1
instance = comp, \emsx|U21|FF_HCOUNTER[6]\, emsx|U21|FF_HCOUNTER[6], MSX, 1
instance = comp, \emsx|U21|Add23~2\, emsx|U21|Add23~2, MSX, 1
instance = comp, \emsx|U21|FF_HCOUNTER~2\, emsx|U21|FF_HCOUNTER~2, MSX, 1
instance = comp, \emsx|U21|FF_HCOUNTER[7]\, emsx|U21|FF_HCOUNTER[7], MSX, 1
instance = comp, \emsx|U21|FF_HCOUNTER~9\, emsx|U21|FF_HCOUNTER~9, MSX, 1
instance = comp, \emsx|U21|FF_HCOUNTER[8]\, emsx|U21|FF_HCOUNTER[8], MSX, 1
instance = comp, \emsx|U21|Add23~4\, emsx|U21|Add23~4, MSX, 1
instance = comp, \emsx|U21|FF_HCOUNTER~7\, emsx|U21|FF_HCOUNTER~7, MSX, 1
instance = comp, \emsx|U21|FF_HCOUNTER[9]\, emsx|U21|FF_HCOUNTER[9], MSX, 1
instance = comp, \emsx|U21|Add23~3\, emsx|U21|Add23~3, MSX, 1
instance = comp, \emsx|U21|FF_HCOUNTER~10\, emsx|U21|FF_HCOUNTER~10, MSX, 1
instance = comp, \emsx|U21|FF_HCOUNTER[10]\, emsx|U21|FF_HCOUNTER[10], MSX, 1
instance = comp, \emsx|U21|Equal8~0\, emsx|U21|Equal8~0, MSX, 1
instance = comp, \emsx|U21|FF_HCOUNTER~5\, emsx|U21|FF_HCOUNTER~5, MSX, 1
instance = comp, \emsx|U21|FF_HCOUNTER[11]\, emsx|U21|FF_HCOUNTER[11], MSX, 1
instance = comp, \emsx|U21|Equal8~1\, emsx|U21|Equal8~1, MSX, 1
instance = comp, \emsx|U21|Equal8~2\, emsx|U21|Equal8~2, MSX, 1
instance = comp, \emsx|U21|Equal8~3\, emsx|U21|Equal8~3, MSX, 1
instance = comp, \emsx|U21|Equal9~0\, emsx|U21|Equal9~0, MSX, 1
instance = comp, \emsx|U21|Equal9~1\, emsx|U21|Equal9~1, MSX, 1
instance = comp, \emsx|U21|FF_WINDOW_H~0\, emsx|U21|FF_WINDOW_H~0, MSX, 1
instance = comp, \emsx|U21|FF_WINDOW_H\, emsx|U21|FF_WINDOW_H, MSX, 1
instance = comp, \emsx|U21|process_9~1\, emsx|U21|process_9~1, MSX, 1
instance = comp, \emsx|U21|FF_IVIDEOR[0]~0\, emsx|U21|FF_IVIDEOR[0]~0, MSX, 1
instance = comp, \emsx|U21|FF_IVIDEOB[4]\, emsx|U21|FF_IVIDEOB[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|W_B[0]~5\, emsx|U20|U_VDP_GRAPHIC4567|W_B[0]~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|P_YJK_B[0]\, emsx|U20|U_VDP_GRAPHIC4567|P_YJK_B[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_YJK_B~8\, emsx|U20|U_VDP_COLORDEC|FF_YJK_B~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_YJK_B[0]\, emsx|U20|U_VDP_COLORDEC|FF_YJK_B[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_B[0]~8\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_B[0]~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_B[0]\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_B[0], MSX, 1
instance = comp, \emsx|U20|PVIDEOB[0]~11\, emsx|U20|PVIDEOB[0]~11, MSX, 1
instance = comp, \emsx|U21|FF_IVIDEOB[0]\, emsx|U21|FF_IVIDEOB[0], MSX, 1
instance = comp, \emsx|U20|PVIDEOG[5]~2\, emsx|U20|PVIDEOG[5]~2, MSX, 1
instance = comp, \emsx|U20|PVIDEOG[5]~3\, emsx|U20|PVIDEOG[5]~3, MSX, 1
instance = comp, \emsx|U21|FF_IVIDEOG[5]~feeder\, emsx|U21|FF_IVIDEOG[5]~feeder, MSX, 1
instance = comp, \emsx|U21|FF_IVIDEOG[5]\, emsx|U21|FF_IVIDEOG[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|Mux3~0\, emsx|U20|U_VDP_COLORDEC|Mux3~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[2]~0\, emsx|U20|U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[2]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[2]\, emsx|U20|U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_R~4\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_R~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add2~0\, emsx|U20|U_VDP_GRAPHIC4567|Add2~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add2~1\, emsx|U20|U_VDP_GRAPHIC4567|Add2~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add2~2\, emsx|U20|U_VDP_GRAPHIC4567|Add2~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add2~3\, emsx|U20|U_VDP_GRAPHIC4567|Add2~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add2~4\, emsx|U20|U_VDP_GRAPHIC4567|Add2~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|W_R[3]~1\, emsx|U20|U_VDP_GRAPHIC4567|W_R[3]~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|P_YJK_R[3]\, emsx|U20|U_VDP_GRAPHIC4567|P_YJK_R[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_YJK_R~5\, emsx|U20|U_VDP_COLORDEC|FF_YJK_R~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_YJK_R[3]\, emsx|U20|U_VDP_COLORDEC|FF_YJK_R[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_R[3]~0\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_R[3]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_R[3]\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_R[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add3~6\, emsx|U20|U_VDP_GRAPHIC4567|Add3~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|W_G[4]~5\, emsx|U20|U_VDP_GRAPHIC4567|W_G[4]~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|P_YJK_G[4]\, emsx|U20|U_VDP_GRAPHIC4567|P_YJK_G[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_YJK_G~8\, emsx|U20|U_VDP_COLORDEC|FF_YJK_G~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_YJK_G[4]\, emsx|U20|U_VDP_COLORDEC|FF_YJK_G[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Mux54~0\, emsx|U20|U_VDP_GRAPHIC4567|Mux54~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PCOLORCODE[6]\, emsx|U20|U_VDP_GRAPHIC4567|PCOLORCODE[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[6]~6\, emsx|U20|U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[6]~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[6]\, emsx|U20|U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_G~8\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_G~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_G[4]~1\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_G[4]~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_G[4]\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_G[4], MSX, 1
instance = comp, \emsx|U20|IVIDEOG[4]~4\, emsx|U20|IVIDEOG[4]~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|W_R[1]~2\, emsx|U20|U_VDP_GRAPHIC4567|W_R[1]~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|P_YJK_R[1]\, emsx|U20|U_VDP_GRAPHIC4567|P_YJK_R[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_YJK_R~6\, emsx|U20|U_VDP_COLORDEC|FF_YJK_R~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_YJK_R[1]\, emsx|U20|U_VDP_COLORDEC|FF_YJK_R[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_R[1]~5\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_R[1]~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_R[1]\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_R[1], MSX, 1
instance = comp, \emsx|U20|IVIDEOR[1]~1\, emsx|U20|IVIDEOR[1]~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add2~6\, emsx|U20|U_VDP_GRAPHIC4567|Add2~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|W_R[2]~4\, emsx|U20|U_VDP_GRAPHIC4567|W_R[2]~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|P_YJK_R[2]\, emsx|U20|U_VDP_GRAPHIC4567|P_YJK_R[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_YJK_R~8\, emsx|U20|U_VDP_COLORDEC|FF_YJK_R~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_YJK_R[2]\, emsx|U20|U_VDP_COLORDEC|FF_YJK_R[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_R[2]~7\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_R[2]~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_R[2]\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_R[2], MSX, 1
instance = comp, \emsx|U20|IVIDEOR[2]~3\, emsx|U20|IVIDEOR[2]~3, MSX, 1
instance = comp, \emsx|U20|IVIDEOR[3]~0\, emsx|U20|IVIDEOR[3]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add2~5\, emsx|U20|U_VDP_GRAPHIC4567|Add2~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|W_R[4]~3\, emsx|U20|U_VDP_GRAPHIC4567|W_R[4]~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|P_YJK_R[4]\, emsx|U20|U_VDP_GRAPHIC4567|P_YJK_R[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_YJK_R~7\, emsx|U20|U_VDP_COLORDEC|FF_YJK_R~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_YJK_R[4]\, emsx|U20|U_VDP_COLORDEC|FF_YJK_R[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[3]~1\, emsx|U20|U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[3]~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[3]\, emsx|U20|U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_R~6\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_R~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_R[4]~1\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_R[4]~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_R[4]\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_R[4], MSX, 1
instance = comp, \emsx|U20|IVIDEOR[4]~2\, emsx|U20|IVIDEOR[4]~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|Mux1~0\, emsx|U20|U_VDP_COLORDEC|Mux1~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Mux56~0\, emsx|U20|U_VDP_GRAPHIC4567|Mux56~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PCOLORCODE[4]\, emsx|U20|U_VDP_GRAPHIC4567|PCOLORCODE[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[4]~2\, emsx|U20|U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[4]~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[4]\, emsx|U20|U_VDP_COLORDEC|FF_GRP7_COLOR_CODE[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_R~8\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_R~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|W_R[5]~5\, emsx|U20|U_VDP_GRAPHIC4567|W_R[5]~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|P_YJK_R[5]\, emsx|U20|U_VDP_GRAPHIC4567|P_YJK_R[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_YJK_R~9\, emsx|U20|U_VDP_COLORDEC|FF_YJK_R~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_YJK_R[5]\, emsx|U20|U_VDP_COLORDEC|FF_YJK_R[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_R[5]~2\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_R[5]~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_R[5]\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_R[5], MSX, 1
instance = comp, \emsx|U20|IVIDEOR[5]~4\, emsx|U20|IVIDEOR[5]~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DBUF|U_BUF_GE|IMEM_rtl_0|auto_generated|ram_block1a3\, emsx|U20|U_VDP_VGA|DBUF|U_BUF_GE|IMEM_rtl_0|auto_generated|ram_block1a3, MSX, 1
instance = comp, \emsx|U20|U_VDP_VGA|DBUF|U_BUF_GO|IMEM_rtl_0|auto_generated|ram_block1a3\, emsx|U20|U_VDP_VGA|DBUF|U_BUF_GO|IMEM_rtl_0|auto_generated|ram_block1a3, MSX, 1
instance = comp, \emsx|U20|PVIDEOR[3]~1\, emsx|U20|PVIDEOR[3]~1, MSX, 1
instance = comp, \emsx|U20|PVIDEOR[3]~2\, emsx|U20|PVIDEOR[3]~2, MSX, 1
instance = comp, \emsx|U21|FF_IVIDEOR[3]\, emsx|U21|FF_IVIDEOR[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|W_R[3]~0\, emsx|U20|U_VDP_GRAPHIC4567|W_R[3]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|P_YJK_R[0]\, emsx|U20|U_VDP_GRAPHIC4567|P_YJK_R[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_YJK_R~4\, emsx|U20|U_VDP_COLORDEC|FF_YJK_R~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_YJK_R[0]\, emsx|U20|U_VDP_COLORDEC|FF_YJK_R[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_R[0]~3\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_R[0]~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_R[0]\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_R[0], MSX, 1
instance = comp, \emsx|U20|PVIDEOR[0]~0\, emsx|U20|PVIDEOR[0]~0, MSX, 1
instance = comp, \emsx|U21|FF_IVIDEOR[0]\, emsx|U21|FF_IVIDEOR[0], MSX, 1
instance = comp, \emsx|U21|Add19~6\, emsx|U21|Add19~6, MSX, 1
instance = comp, \emsx|U21|Add9~6\, emsx|U21|Add9~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|W_G[3]~2\, emsx|U20|U_VDP_GRAPHIC4567|W_G[3]~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|P_YJK_G[0]\, emsx|U20|U_VDP_GRAPHIC4567|P_YJK_G[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_YJK_G~5\, emsx|U20|U_VDP_COLORDEC|FF_YJK_G~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_YJK_G[0]\, emsx|U20|U_VDP_COLORDEC|FF_YJK_G[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_G[0]~5\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_G[0]~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_COLORDEC|FF_VIDEO_G[0]\, emsx|U20|U_VDP_COLORDEC|FF_VIDEO_G[0], MSX, 1
instance = comp, \emsx|U20|PVIDEOG[0]~4\, emsx|U20|PVIDEOG[0]~4, MSX, 1
instance = comp, \emsx|U21|FF_IVIDEOG[0]\, emsx|U21|FF_IVIDEOG[0], MSX, 1
instance = comp, \emsx|U20|PVIDEOR[4]~5\, emsx|U20|PVIDEOR[4]~5, MSX, 1
instance = comp, \emsx|U20|PVIDEOR[4]~6\, emsx|U20|PVIDEOR[4]~6, MSX, 1
instance = comp, \emsx|U21|FF_IVIDEOR[4]\, emsx|U21|FF_IVIDEOR[4], MSX, 1
instance = comp, \emsx|U20|PVIDEOR[5]~9\, emsx|U20|PVIDEOR[5]~9, MSX, 1
instance = comp, \emsx|U20|PVIDEOR[5]~10\, emsx|U20|PVIDEOR[5]~10, MSX, 1
instance = comp, \emsx|U21|FF_IVIDEOR[5]\, emsx|U21|FF_IVIDEOR[5], MSX, 1
instance = comp, \emsx|U20|PVIDEOR[2]~7\, emsx|U20|PVIDEOR[2]~7, MSX, 1
instance = comp, \emsx|U20|PVIDEOR[2]~8\, emsx|U20|PVIDEOR[2]~8, MSX, 1
instance = comp, \emsx|U21|FF_IVIDEOR[2]\, emsx|U21|FF_IVIDEOR[2], MSX, 1
instance = comp, \emsx|U20|PVIDEOR[1]~3\, emsx|U20|PVIDEOR[1]~3, MSX, 1
instance = comp, \emsx|U20|PVIDEOR[1]~4\, emsx|U20|PVIDEOR[1]~4, MSX, 1
instance = comp, \emsx|U21|FF_IVIDEOR[1]\, emsx|U21|FF_IVIDEOR[1], MSX, 1
instance = comp, \emsx|U21|Mult1|mult_core|padder|cpa_adder|adder|_~0\, emsx|U21|Mult1|mult_core|padder|cpa_adder|adder|_~0, MSX, 1
instance = comp, \emsx|U21|Add16~1\, emsx|U21|Add16~1, MSX, 1
instance = comp, \emsx|U21|Add17~2\, emsx|U21|Add17~2, MSX, 1
instance = comp, \emsx|U20|PVIDEOG[2]~0\, emsx|U20|PVIDEOG[2]~0, MSX, 1
instance = comp, \emsx|U20|PVIDEOG[2]~1\, emsx|U20|PVIDEOG[2]~1, MSX, 1
instance = comp, \emsx|U21|FF_IVIDEOG[2]\, emsx|U21|FF_IVIDEOG[2], MSX, 1
instance = comp, \emsx|U21|Add10~6\, emsx|U21|Add10~6, MSX, 1
instance = comp, \emsx|U20|PVIDEOB[3]~1\, emsx|U20|PVIDEOB[3]~1, MSX, 1
instance = comp, \emsx|U20|PVIDEOB[3]~2\, emsx|U20|PVIDEOB[3]~2, MSX, 1
instance = comp, \emsx|U21|FF_IVIDEOB[3]~feeder\, emsx|U21|FF_IVIDEOB[3]~feeder, MSX, 1
instance = comp, \emsx|U21|FF_IVIDEOB[3]\, emsx|U21|FF_IVIDEOB[3], MSX, 1
instance = comp, \emsx|U20|PVIDEOB[1]~9\, emsx|U20|PVIDEOB[1]~9, MSX, 1
instance = comp, \emsx|U20|PVIDEOB[1]~10\, emsx|U20|PVIDEOB[1]~10, MSX, 1
instance = comp, \emsx|U21|FF_IVIDEOB[1]\, emsx|U21|FF_IVIDEOB[1], MSX, 1
instance = comp, \emsx|U20|PVIDEOB[2]~3\, emsx|U20|PVIDEOB[2]~3, MSX, 1
instance = comp, \emsx|U20|PVIDEOB[2]~4\, emsx|U20|PVIDEOB[2]~4, MSX, 1
instance = comp, \emsx|U21|FF_IVIDEOB[2]\, emsx|U21|FF_IVIDEOB[2], MSX, 1
instance = comp, \emsx|U21|Mult3|mult_core|romout[0][5]~0\, emsx|U21|Mult3|mult_core|romout[0][5]~0, MSX, 1
instance = comp, \emsx|U21|Mult3|mult_core|padder|adder[0]|_~0\, emsx|U21|Mult3|mult_core|padder|adder[0]|_~0, MSX, 1
instance = comp, \emsx|U21|C0[0]~2\, emsx|U21|C0[0]~2, MSX, 1
instance = comp, \emsx|U21|Mult1|mult_core|romout[0][5]~0\, emsx|U21|Mult1|mult_core|romout[0][5]~0, MSX, 1
instance = comp, \emsx|U20|PVIDEOG[3]~5\, emsx|U20|PVIDEOG[3]~5, MSX, 1
instance = comp, \emsx|U20|PVIDEOG[3]~6\, emsx|U20|PVIDEOG[3]~6, MSX, 1
instance = comp, \emsx|U21|FF_IVIDEOG[3]~feeder\, emsx|U21|FF_IVIDEOG[3]~feeder, MSX, 1
instance = comp, \emsx|U21|FF_IVIDEOG[3]\, emsx|U21|FF_IVIDEOG[3], MSX, 1
instance = comp, \emsx|U20|PVIDEOG[1]~7\, emsx|U20|PVIDEOG[1]~7, MSX, 1
instance = comp, \emsx|U20|PVIDEOG[1]~8\, emsx|U20|PVIDEOG[1]~8, MSX, 1
instance = comp, \emsx|U21|FF_IVIDEOG[1]\, emsx|U21|FF_IVIDEOG[1], MSX, 1
instance = comp, \emsx|U21|Mult2|mult_core|romout[0][4]~0\, emsx|U21|Mult2|mult_core|romout[0][4]~0, MSX, 1
instance = comp, \emsx|U20|PVIDEOG[4]~9\, emsx|U20|PVIDEOG[4]~9, MSX, 1
instance = comp, \emsx|U20|PVIDEOG[4]~10\, emsx|U20|PVIDEOG[4]~10, MSX, 1
instance = comp, \emsx|U21|FF_IVIDEOG[4]~feeder\, emsx|U21|FF_IVIDEOG[4]~feeder, MSX, 1
instance = comp, \emsx|U21|FF_IVIDEOG[4]\, emsx|U21|FF_IVIDEOG[4], MSX, 1
instance = comp, \emsx|U21|Mult2|mult_core|romout[0][5]~1\, emsx|U21|Mult2|mult_core|romout[0][5]~1, MSX, 1
instance = comp, \emsx|U21|Mult2|mult_core|padder|cpa_adder|adder|unreg_res_node[5]\, emsx|U21|Mult2|mult_core|padder|cpa_adder|adder|unreg_res_node[5], MSX, 1
instance = comp, \emsx|U21|Add12~0\, emsx|U21|Add12~0, MSX, 1
instance = comp, \emsx|U21|C0[0]~3\, emsx|U21|C0[0]~3, MSX, 1
instance = comp, \emsx|U21|FF_SEQ~3\, emsx|U21|FF_SEQ~3, MSX, 1
instance = comp, \emsx|U21|FF_SEQ[2]\, emsx|U21|FF_SEQ[2], MSX, 1
instance = comp, \emsx|U21|FF_VIDEOC[0]~1\, emsx|U21|FF_VIDEOC[0]~1, MSX, 1
instance = comp, \emsx|U21|Add12~1\, emsx|U21|Add12~1, MSX, 1
instance = comp, \emsx|U21|Mult1|mult_core|padder|adder[0]|_~0\, emsx|U21|Mult1|mult_core|padder|adder[0]|_~0, MSX, 1
instance = comp, \emsx|U21|Mult1|mult_core|romout[0][6]~1\, emsx|U21|Mult1|mult_core|romout[0][6]~1, MSX, 1
instance = comp, \emsx|U21|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[6]\, emsx|U21|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[6], MSX, 1
instance = comp, \emsx|U21|Mult2|mult_core|romout[0][6]~2\, emsx|U21|Mult2|mult_core|romout[0][6]~2, MSX, 1
instance = comp, \emsx|U21|Mult2|mult_core|padder|adder[0]|_~5\, emsx|U21|Mult2|mult_core|padder|adder[0]|_~5, MSX, 1
instance = comp, \emsx|U21|Mult2|mult_core|padder|cpa_adder|adder|unreg_res_node[6]\, emsx|U21|Mult2|mult_core|padder|cpa_adder|adder|unreg_res_node[6], MSX, 1
instance = comp, \emsx|U21|Add12~2\, emsx|U21|Add12~2, MSX, 1
instance = comp, \emsx|U20|PVIDEOB[5]~5\, emsx|U20|PVIDEOB[5]~5, MSX, 1
instance = comp, \emsx|U20|PVIDEOB[5]~6\, emsx|U20|PVIDEOB[5]~6, MSX, 1
instance = comp, \emsx|U21|FF_IVIDEOB[5]\, emsx|U21|FF_IVIDEOB[5], MSX, 1
instance = comp, \emsx|U21|Add20~3\, emsx|U21|Add20~3, MSX, 1
instance = comp, \emsx|U21|Add19~4\, emsx|U21|Add19~4, MSX, 1
instance = comp, \emsx|U21|Add8~5\, emsx|U21|Add8~5, MSX, 1
instance = comp, \emsx|U21|Add9~0\, emsx|U21|Add9~0, MSX, 1
instance = comp, \emsx|U21|Add9~7\, emsx|U21|Add9~7, MSX, 1
instance = comp, \emsx|U21|Add17~0\, emsx|U21|Add17~0, MSX, 1
instance = comp, \emsx|U21|Add16~0\, emsx|U21|Add16~0, MSX, 1
instance = comp, \emsx|U21|Add17~3\, emsx|U21|Add17~3, MSX, 1
instance = comp, \emsx|U21|Add10~0\, emsx|U21|Add10~0, MSX, 1
instance = comp, \emsx|U21|Add18~3\, emsx|U21|Add18~3, MSX, 1
instance = comp, \emsx|U21|Add10~7\, emsx|U21|Add10~7, MSX, 1
instance = comp, \emsx|U21|Mult3|mult_core|romout[0][6]~1\, emsx|U21|Mult3|mult_core|romout[0][6]~1, MSX, 1
instance = comp, \emsx|U21|Mult3|mult_core|padder|cpa_adder|adder|unreg_res_node[6]\, emsx|U21|Mult3|mult_core|padder|cpa_adder|adder|unreg_res_node[6], MSX, 1
instance = comp, \emsx|U21|Add11~4\, emsx|U21|Add11~4, MSX, 1
instance = comp, \emsx|U21|C0[1]~4\, emsx|U21|C0[1]~4, MSX, 1
instance = comp, \emsx|U21|Add13~4\, emsx|U21|Add13~4, MSX, 1
instance = comp, \emsx|U21|C0[1]~5\, emsx|U21|C0[1]~5, MSX, 1
instance = comp, \emsx|U21|Add12~3\, emsx|U21|Add12~3, MSX, 1
instance = comp, \emsx|U21|Mult2|mult_core|romout[0][7]~3\, emsx|U21|Mult2|mult_core|romout[0][7]~3, MSX, 1
instance = comp, \emsx|U21|Mult2|mult_core|padder|adder[0]|_~2\, emsx|U21|Mult2|mult_core|padder|adder[0]|_~2, MSX, 1
instance = comp, \emsx|U21|Mult1|mult_core|romout[0][7]~2\, emsx|U21|Mult1|mult_core|romout[0][7]~2, MSX, 1
instance = comp, \emsx|U21|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[7]~0\, emsx|U21|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[7]~0, MSX, 1
instance = comp, \emsx|U21|Mult2|mult_core|padder|cpa_adder|adder|_~0\, emsx|U21|Mult2|mult_core|padder|cpa_adder|adder|_~0, MSX, 1
instance = comp, \emsx|U21|Add12~4\, emsx|U21|Add12~4, MSX, 1
instance = comp, \emsx|U21|Add13~0\, emsx|U21|Add13~0, MSX, 1
instance = comp, \emsx|U21|Add13~5\, emsx|U21|Add13~5, MSX, 1
instance = comp, \emsx|U21|Mult3|mult_core|romout[0][7]~2\, emsx|U21|Mult3|mult_core|romout[0][7]~2, MSX, 1
instance = comp, \emsx|U21|Mult3|mult_core|padder|adder[0]|_~2\, emsx|U21|Mult3|mult_core|padder|adder[0]|_~2, MSX, 1
instance = comp, \emsx|U21|Mult3|mult_core|padder|adder[0]|_~1\, emsx|U21|Mult3|mult_core|padder|adder[0]|_~1, MSX, 1
instance = comp, \emsx|U21|Mult3|mult_core|padder|cpa_adder|adder|unreg_res_node[7]~0\, emsx|U21|Mult3|mult_core|padder|cpa_adder|adder|unreg_res_node[7]~0, MSX, 1
instance = comp, \emsx|U21|Add17~1\, emsx|U21|Add17~1, MSX, 1
instance = comp, \emsx|U21|Add10~1\, emsx|U21|Add10~1, MSX, 1
instance = comp, \emsx|U21|Add18~0\, emsx|U21|Add18~0, MSX, 1
instance = comp, \emsx|U21|Add18~4\, emsx|U21|Add18~4, MSX, 1
instance = comp, \emsx|U21|Add10~8\, emsx|U21|Add10~8, MSX, 1
instance = comp, \emsx|U21|Add11~0\, emsx|U21|Add11~0, MSX, 1
instance = comp, \emsx|U21|C0[2]~7\, emsx|U21|C0[2]~7, MSX, 1
instance = comp, \emsx|U21|Add9~1\, emsx|U21|Add9~1, MSX, 1
instance = comp, \emsx|U21|Add19~0\, emsx|U21|Add19~0, MSX, 1
instance = comp, \emsx|U21|Add19~3\, emsx|U21|Add19~3, MSX, 1
instance = comp, \emsx|U21|Add8~6\, emsx|U21|Add8~6, MSX, 1
instance = comp, \emsx|U21|Add20~0\, emsx|U21|Add20~0, MSX, 1
instance = comp, \emsx|U21|Add20~5\, emsx|U21|Add20~5, MSX, 1
instance = comp, \emsx|U21|C0[2]~6\, emsx|U21|C0[2]~6, MSX, 1
instance = comp, \emsx|U21|C0[2]~8\, emsx|U21|C0[2]~8, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOC[0]~0\, emsx|U21|FF_VIDEOC[0]~0, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOC[0]~feeder\, emsx|U21|FF_VIDEOC[0]~feeder, MSX, 1
instance = comp, \emsx|U21|Equal10~0\, emsx|U21|Equal10~0, MSX, 1
instance = comp, \emsx|U21|FF_WINDOW_C~0\, emsx|U21|FF_WINDOW_C~0, MSX, 1
instance = comp, \emsx|U21|FF_WINDOW_C~1\, emsx|U21|FF_WINDOW_C~1, MSX, 1
instance = comp, \emsx|U21|FF_WINDOW_C\, emsx|U21|FF_WINDOW_C, MSX, 1
instance = comp, \emsx|U21|FF_TABLEADR~5\, emsx|U21|FF_TABLEADR~5, MSX, 1
instance = comp, \emsx|U21|FF_TABLEADR[4]~6\, emsx|U21|FF_TABLEADR[4]~6, MSX, 1
instance = comp, \emsx|U21|FF_TABLEADR[0]\, emsx|U21|FF_TABLEADR[0], MSX, 1
instance = comp, \emsx|U21|FF_TABLEADR~7\, emsx|U21|FF_TABLEADR~7, MSX, 1
instance = comp, \emsx|U21|FF_TABLEADR[1]\, emsx|U21|FF_TABLEADR[1], MSX, 1
instance = comp, \emsx|U21|FF_TABLEADR~8\, emsx|U21|FF_TABLEADR~8, MSX, 1
instance = comp, \emsx|U21|FF_TABLEADR[2]\, emsx|U21|FF_TABLEADR[2], MSX, 1
instance = comp, \emsx|U21|Add25~0\, emsx|U21|Add25~0, MSX, 1
instance = comp, \emsx|U21|FF_TABLEADR~9\, emsx|U21|FF_TABLEADR~9, MSX, 1
instance = comp, \emsx|U21|FF_TABLEADR[3]\, emsx|U21|FF_TABLEADR[3], MSX, 1
instance = comp, \emsx|U21|FF_TABLEADR~10\, emsx|U21|FF_TABLEADR~10, MSX, 1
instance = comp, \emsx|U21|FF_TABLEADR[4]\, emsx|U21|FF_TABLEADR[4], MSX, 1
instance = comp, \emsx|U21|Mux3_rtl_0|auto_generated|ram_block1a0\, emsx|U21|Mux3_rtl_0|auto_generated|ram_block1a0, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOC~3\, emsx|U21|FF_VIDEOC~3, MSX, 1
instance = comp, \emsx|U21|process_9~0\, emsx|U21|process_9~0, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOC[0]\, emsx|U21|FF_VIDEOC[0], MSX, 1
instance = comp, \emsx|Mux49~0\, emsx|Mux49~0, MSX, 1
instance = comp, \osd_r_i[0]\, osd_r_i[0], MSX, 1
instance = comp, \emsx|U21|Equal12~0\, emsx|U21|Equal12~0, MSX, 1
instance = comp, \emsx|U21|FF_BURPHASE~1\, emsx|U21|FF_BURPHASE~1, MSX, 1
instance = comp, \emsx|U21|FF_BURPHASE\, emsx|U21|FF_BURPHASE, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOC[2]~2\, emsx|U21|FF_VIDEOC[2]~2, MSX, 1
instance = comp, \emsx|U21|Add28~1\, emsx|U21|Add28~1, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOC~4\, emsx|U21|FF_VIDEOC~4, MSX, 1
instance = comp, \emsx|U21|Mult3|mult_core|padder|cpa_adder|adder|unreg_res_node[9]~2\, emsx|U21|Mult3|mult_core|padder|cpa_adder|adder|unreg_res_node[9]~2, MSX, 1
instance = comp, \emsx|U21|Add18~1\, emsx|U21|Add18~1, MSX, 1
instance = comp, \emsx|U21|Add18~5\, emsx|U21|Add18~5, MSX, 1
instance = comp, \emsx|U21|Add17~4\, emsx|U21|Add17~4, MSX, 1
instance = comp, \emsx|U21|Add17~5\, emsx|U21|Add17~5, MSX, 1
instance = comp, \emsx|U21|Add10~2\, emsx|U21|Add10~2, MSX, 1
instance = comp, \emsx|U21|Add10~3\, emsx|U21|Add10~3, MSX, 1
instance = comp, \emsx|U21|Add18~2\, emsx|U21|Add18~2, MSX, 1
instance = comp, \emsx|U21|Add17~6\, emsx|U21|Add17~6, MSX, 1
instance = comp, \emsx|U21|Add17~7\, emsx|U21|Add17~7, MSX, 1
instance = comp, \emsx|U21|Add10~5\, emsx|U21|Add10~5, MSX, 1
instance = comp, \emsx|U21|Add10~9\, emsx|U21|Add10~9, MSX, 1
instance = comp, \emsx|U21|Add11~1\, emsx|U21|Add11~1, MSX, 1
instance = comp, \emsx|U21|Mult3|mult_core|padder|cpa_adder|adder|_~0\, emsx|U21|Mult3|mult_core|padder|cpa_adder|adder|_~0, MSX, 1
instance = comp, \emsx|U21|Mult3|mult_core|padder|cpa_adder|adder|unreg_res_node[8]~1\, emsx|U21|Mult3|mult_core|padder|cpa_adder|adder|unreg_res_node[8]~1, MSX, 1
instance = comp, \emsx|U21|Mult3|mult_core|padder|cpa_adder|adder|unreg_res_node[8]\, emsx|U21|Mult3|mult_core|padder|cpa_adder|adder|unreg_res_node[8], MSX, 1
instance = comp, \emsx|U21|Add11~2\, emsx|U21|Add11~2, MSX, 1
instance = comp, \emsx|U21|Mult3|mult_core|padder|cpa_adder|adder|unreg_res_node[10]~3\, emsx|U21|Mult3|mult_core|padder|cpa_adder|adder|unreg_res_node[10]~3, MSX, 1
instance = comp, \emsx|U21|Add11~3\, emsx|U21|Add11~3, MSX, 1
instance = comp, \emsx|U21|Add18~6\, emsx|U21|Add18~6, MSX, 1
instance = comp, \emsx|U21|Add10~4\, emsx|U21|Add10~4, MSX, 1
instance = comp, \emsx|U21|Add19~1\, emsx|U21|Add19~1, MSX, 1
instance = comp, \emsx|U21|Add19~2\, emsx|U21|Add19~2, MSX, 1
instance = comp, \emsx|U21|Add7~0\, emsx|U21|Add7~0, MSX, 1
instance = comp, \emsx|U21|Add7~1\, emsx|U21|Add7~1, MSX, 1
instance = comp, \emsx|U21|Add7~2\, emsx|U21|Add7~2, MSX, 1
instance = comp, \emsx|U21|Add19~5\, emsx|U21|Add19~5, MSX, 1
instance = comp, \emsx|U21|Add8~0\, emsx|U21|Add8~0, MSX, 1
instance = comp, \emsx|U21|Add8~1\, emsx|U21|Add8~1, MSX, 1
instance = comp, \emsx|U21|Add7~3\, emsx|U21|Add7~3, MSX, 1
instance = comp, \emsx|U21|Add8~2\, emsx|U21|Add8~2, MSX, 1
instance = comp, \emsx|U21|Add8~3\, emsx|U21|Add8~3, MSX, 1
instance = comp, \emsx|U21|Add20~4\, emsx|U21|Add20~4, MSX, 1
instance = comp, \emsx|U21|Add9~2\, emsx|U21|Add9~2, MSX, 1
instance = comp, \emsx|U21|Add8~4\, emsx|U21|Add8~4, MSX, 1
instance = comp, \emsx|U21|Add20~1\, emsx|U21|Add20~1, MSX, 1
instance = comp, \emsx|U21|Add9~3\, emsx|U21|Add9~3, MSX, 1
instance = comp, \emsx|U21|Add9~4\, emsx|U21|Add9~4, MSX, 1
instance = comp, \emsx|U21|Add20~2\, emsx|U21|Add20~2, MSX, 1
instance = comp, \emsx|U21|Add9~5\, emsx|U21|Add9~5, MSX, 1
instance = comp, \emsx|U21|C0[5]~0\, emsx|U21|C0[5]~0, MSX, 1
instance = comp, \emsx|U21|Mult1|mult_core|romout[0][9]~4\, emsx|U21|Mult1|mult_core|romout[0][9]~4, MSX, 1
instance = comp, \emsx|U21|Mult1|mult_core|padder|cpa_adder|adder|_~1\, emsx|U21|Mult1|mult_core|padder|cpa_adder|adder|_~1, MSX, 1
instance = comp, \emsx|U21|Mult1|mult_core|padder|adder[0]|_~2\, emsx|U21|Mult1|mult_core|padder|adder[0]|_~2, MSX, 1
instance = comp, \emsx|U21|Mult1|mult_core|romout[0][8]~3\, emsx|U21|Mult1|mult_core|romout[0][8]~3, MSX, 1
instance = comp, \emsx|U21|Mult1|mult_core|padder|cpa_adder|adder|_~2\, emsx|U21|Mult1|mult_core|padder|cpa_adder|adder|_~2, MSX, 1
instance = comp, \emsx|U21|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[10]\, emsx|U21|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[10], MSX, 1
instance = comp, \emsx|U21|Mult0|mult_core|romout[0][9]~4\, emsx|U21|Mult0|mult_core|romout[0][9]~4, MSX, 1
instance = comp, \emsx|U21|Mult2|mult_core|romout[0][8]~4\, emsx|U21|Mult2|mult_core|romout[0][8]~4, MSX, 1
instance = comp, \emsx|U21|Mult2|mult_core|padder|adder[0]|_~4\, emsx|U21|Mult2|mult_core|padder|adder[0]|_~4, MSX, 1
instance = comp, \emsx|U21|Mult2|mult_core|padder|adder[0]|_~3\, emsx|U21|Mult2|mult_core|padder|adder[0]|_~3, MSX, 1
instance = comp, \emsx|U21|Mult2|mult_core|padder|cpa_adder|adder|_~1\, emsx|U21|Mult2|mult_core|padder|cpa_adder|adder|_~1, MSX, 1
instance = comp, \emsx|U21|Mult2|mult_core|padder|cpa_adder|adder|_~2\, emsx|U21|Mult2|mult_core|padder|cpa_adder|adder|_~2, MSX, 1
instance = comp, \emsx|U21|Mult2|mult_core|padder|cpa_adder|adder|unreg_res_node[10]\, emsx|U21|Mult2|mult_core|padder|cpa_adder|adder|unreg_res_node[10], MSX, 1
instance = comp, \emsx|U21|Mult2|mult_core|padder|cpa_adder|adder|unreg_res_node[8]\, emsx|U21|Mult2|mult_core|padder|cpa_adder|adder|unreg_res_node[8], MSX, 1
instance = comp, \emsx|U21|Add12~5\, emsx|U21|Add12~5, MSX, 1
instance = comp, \emsx|U21|Mult1|mult_core|padder|adder[0]|_~1\, emsx|U21|Mult1|mult_core|padder|adder[0]|_~1, MSX, 1
instance = comp, \emsx|U21|Add12~7\, emsx|U21|Add12~7, MSX, 1
instance = comp, \emsx|U21|Mult2|mult_core|padder|cpa_adder|adder|unreg_res_node[9]\, emsx|U21|Mult2|mult_core|padder|cpa_adder|adder|unreg_res_node[9], MSX, 1
instance = comp, \emsx|U21|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[9]~1\, emsx|U21|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[9]~1, MSX, 1
instance = comp, \emsx|U21|Add12~8\, emsx|U21|Add12~8, MSX, 1
instance = comp, \emsx|U21|Add12~9\, emsx|U21|Add12~9, MSX, 1
instance = comp, \emsx|U21|Add13~1\, emsx|U21|Add13~1, MSX, 1
instance = comp, \emsx|U21|Add12~6\, emsx|U21|Add12~6, MSX, 1
instance = comp, \emsx|U21|Add13~2\, emsx|U21|Add13~2, MSX, 1
instance = comp, \emsx|U21|Add13~3\, emsx|U21|Add13~3, MSX, 1
instance = comp, \emsx|U21|C0[5]~1\, emsx|U21|C0[5]~1, MSX, 1
instance = comp, \emsx|U21|C0[3]~9\, emsx|U21|C0[3]~9, MSX, 1
instance = comp, \emsx|U21|Add20~6\, emsx|U21|Add20~6, MSX, 1
instance = comp, \emsx|U21|C0[3]~10\, emsx|U21|C0[3]~10, MSX, 1
instance = comp, \emsx|U21|Add13~6\, emsx|U21|Add13~6, MSX, 1
instance = comp, \emsx|U21|C0[3]~11\, emsx|U21|C0[3]~11, MSX, 1
instance = comp, \emsx|U21|Add5~1\, emsx|U21|Add5~1, MSX, 1
instance = comp, \emsx|U21|Add11~5\, emsx|U21|Add11~5, MSX, 1
instance = comp, \emsx|U21|Add9~8\, emsx|U21|Add9~8, MSX, 1
instance = comp, \emsx|U21|C0[4]~12\, emsx|U21|C0[4]~12, MSX, 1
instance = comp, \emsx|U21|Add12~10\, emsx|U21|Add12~10, MSX, 1
instance = comp, \emsx|U21|C0[4]~13\, emsx|U21|C0[4]~13, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOC~5\, emsx|U21|FF_VIDEOC~5, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOC~6\, emsx|U21|FF_VIDEOC~6, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOC[3]\, emsx|U21|FF_VIDEOC[3], MSX, 1
instance = comp, \emsx|Mux46~0\, emsx|Mux46~0, MSX, 1
instance = comp, \osd_r_i[3]\, osd_r_i[3], MSX, 1
instance = comp, \RGBtoYPbPr|r_r[8]~0\, RGBtoYPbPr|r_r[8]~0, MSX, 1
instance = comp, \RGBtoYPbPr|r_r[8]~feeder\, RGBtoYPbPr|r_r[8]~feeder, MSX, 1
instance = comp, \emsx|U21|Add5~2\, emsx|U21|Add5~2, MSX, 1
instance = comp, \emsx|U21|Add28~0\, emsx|U21|Add28~0, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOC~7\, emsx|U21|FF_VIDEOC~7, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOC~8\, emsx|U21|FF_VIDEOC~8, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOC~9\, emsx|U21|FF_VIDEOC~9, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOC[1]\, emsx|U21|FF_VIDEOC[1], MSX, 1
instance = comp, \emsx|Mux48~0\, emsx|Mux48~0, MSX, 1
instance = comp, \osd_r_i[1]\, osd_r_i[1], MSX, 1
instance = comp, \emsx|U21|Add28~2\, emsx|U21|Add28~2, MSX, 1
instance = comp, \emsx|U21|Add8~7\, emsx|U21|Add8~7, MSX, 1
instance = comp, \emsx|U21|Add20~7\, emsx|U21|Add20~7, MSX, 1
instance = comp, \emsx|U21|Add9~9\, emsx|U21|Add9~9, MSX, 1
instance = comp, \emsx|U21|C0[6]~15\, emsx|U21|C0[6]~15, MSX, 1
instance = comp, \emsx|U21|Add10~10\, emsx|U21|Add10~10, MSX, 1
instance = comp, \emsx|U21|Add18~7\, emsx|U21|Add18~7, MSX, 1
instance = comp, \emsx|U21|Add11~6\, emsx|U21|Add11~6, MSX, 1
instance = comp, \emsx|U21|Add11~7\, emsx|U21|Add11~7, MSX, 1
instance = comp, \emsx|U21|C0[6]~14\, emsx|U21|C0[6]~14, MSX, 1
instance = comp, \emsx|U21|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[11]~2\, emsx|U21|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[11]~2, MSX, 1
instance = comp, \emsx|U21|Mult0|mult_core|_~0\, emsx|U21|Mult0|mult_core|_~0, MSX, 1
instance = comp, \emsx|U21|Mult2|mult_core|padder|cpa_adder|adder|_~3\, emsx|U21|Mult2|mult_core|padder|cpa_adder|adder|_~3, MSX, 1
instance = comp, \emsx|U21|Add12~12\, emsx|U21|Add12~12, MSX, 1
instance = comp, \emsx|U21|Add12~11\, emsx|U21|Add12~11, MSX, 1
instance = comp, \emsx|U21|Add13~7\, emsx|U21|Add13~7, MSX, 1
instance = comp, \emsx|U21|C0[6]~16\, emsx|U21|C0[6]~16, MSX, 1
instance = comp, \emsx|U21|Add5~3\, emsx|U21|Add5~3, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOC~10\, emsx|U21|FF_VIDEOC~10, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOC~11\, emsx|U21|FF_VIDEOC~11, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOC~12\, emsx|U21|FF_VIDEOC~12, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOC[4]\, emsx|U21|FF_VIDEOC[4], MSX, 1
instance = comp, \emsx|Mux45~0\, emsx|Mux45~0, MSX, 1
instance = comp, \osd_r_i[4]\, osd_r_i[4], MSX, 1
instance = comp, \RGBtoYPbPr|r_r[9]~1\, RGBtoYPbPr|r_r[9]~1, MSX, 1
instance = comp, \user_io|but_sw[5]~feeder\, user_io|but_sw[5]~feeder, MSX, 1
instance = comp, \user_io|but_sw[5]\, user_io|but_sw[5], MSX, 1
instance = comp, \RGBtoYPbPr|r_r[8]\, RGBtoYPbPr|r_r[8], MSX, 1
instance = comp, \emsx|U21|Add14~2\, emsx|U21|Add14~2, MSX, 1
instance = comp, \emsx|U21|Add14~5\, emsx|U21|Add14~5, MSX, 1
instance = comp, \emsx|U21|Add14~6\, emsx|U21|Add14~6, MSX, 1
instance = comp, \emsx|U21|Mult0|mult_core|romout[0][8]\, emsx|U21|Mult0|mult_core|romout[0][8], MSX, 1
instance = comp, \emsx|U21|Mult0|mult_core|romout[0][7]\, emsx|U21|Mult0|mult_core|romout[0][7], MSX, 1
instance = comp, \emsx|U21|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[8]~0\, emsx|U21|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[8]~0, MSX, 1
instance = comp, \emsx|U21|Add15~0\, emsx|U21|Add15~0, MSX, 1
instance = comp, \emsx|U21|Add15~3\, emsx|U21|Add15~3, MSX, 1
instance = comp, \emsx|U21|Add15~4\, emsx|U21|Add15~4, MSX, 1
instance = comp, \emsx|U21|Mult0|mult_core|romout[0][6]~2\, emsx|U21|Mult0|mult_core|romout[0][6]~2, MSX, 1
instance = comp, \emsx|U21|Mult0|mult_core|romout[1][2]~3\, emsx|U21|Mult0|mult_core|romout[1][2]~3, MSX, 1
instance = comp, \emsx|U21|Mult0|mult_core|padder|adder[0]|_~0\, emsx|U21|Mult0|mult_core|padder|adder[0]|_~0, MSX, 1
instance = comp, \emsx|U21|Mult0|mult_core|padder|adder[0]|_~1\, emsx|U21|Mult0|mult_core|padder|adder[0]|_~1, MSX, 1
instance = comp, \emsx|U21|Mult0|mult_core|romout[0][5]~1\, emsx|U21|Mult0|mult_core|romout[0][5]~1, MSX, 1
instance = comp, \emsx|U21|Mult0|mult_core|romout[1][1]~0\, emsx|U21|Mult0|mult_core|romout[1][1]~0, MSX, 1
instance = comp, \emsx|U21|Mult0|mult_core|padder|cpa_adder|adder|_~0\, emsx|U21|Mult0|mult_core|padder|cpa_adder|adder|_~0, MSX, 1
instance = comp, \emsx|U21|Mult0|mult_core|padder|cpa_adder|adder|_~1\, emsx|U21|Mult0|mult_core|padder|cpa_adder|adder|_~1, MSX, 1
instance = comp, \emsx|U21|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[7]\, emsx|U21|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[7], MSX, 1
instance = comp, \emsx|U21|Add15~1\, emsx|U21|Add15~1, MSX, 1
instance = comp, \emsx|U21|Add15~2\, emsx|U21|Add15~2, MSX, 1
instance = comp, \emsx|U21|Add0~0\, emsx|U21|Add0~0, MSX, 1
instance = comp, \emsx|U21|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[6]\, emsx|U21|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[6], MSX, 1
instance = comp, \emsx|U21|Add0~2\, emsx|U21|Add0~2, MSX, 1
instance = comp, \emsx|U21|Add0~4\, emsx|U21|Add0~4, MSX, 1
instance = comp, \emsx|U21|Add0~6\, emsx|U21|Add0~6, MSX, 1
instance = comp, \emsx|U21|Mult0|mult_core|padder|adder[0]|_~2\, emsx|U21|Mult0|mult_core|padder|adder[0]|_~2, MSX, 1
instance = comp, \emsx|U21|Mult0|mult_core|padder|adder[0]|_~3\, emsx|U21|Mult0|mult_core|padder|adder[0]|_~3, MSX, 1
instance = comp, \emsx|U21|Mult0|mult_core|romout[0][9]\, emsx|U21|Mult0|mult_core|romout[0][9], MSX, 1
instance = comp, \emsx|U21|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[9]~1\, emsx|U21|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[9]~1, MSX, 1
instance = comp, \emsx|U21|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[9]\, emsx|U21|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[9], MSX, 1
instance = comp, \emsx|U21|Add15~5\, emsx|U21|Add15~5, MSX, 1
instance = comp, \emsx|U21|Add0~7\, emsx|U21|Add0~7, MSX, 1
instance = comp, \emsx|U21|Add14~4\, emsx|U21|Add14~4, MSX, 1
instance = comp, \emsx|U21|Add0~5\, emsx|U21|Add0~5, MSX, 1
instance = comp, \emsx|U21|Add14~3\, emsx|U21|Add14~3, MSX, 1
instance = comp, \emsx|U21|Add2~0\, emsx|U21|Add2~0, MSX, 1
instance = comp, \emsx|U21|Add14~1\, emsx|U21|Add14~1, MSX, 1
instance = comp, \emsx|U21|Add0~1\, emsx|U21|Add0~1, MSX, 1
instance = comp, \emsx|U21|Add14~0\, emsx|U21|Add14~0, MSX, 1
instance = comp, \emsx|U21|Add1~0\, emsx|U21|Add1~0, MSX, 1
instance = comp, \emsx|U21|Add0~3\, emsx|U21|Add0~3, MSX, 1
instance = comp, \emsx|U21|Add1~1\, emsx|U21|Add1~1, MSX, 1
instance = comp, \emsx|U21|Add1~2\, emsx|U21|Add1~2, MSX, 1
instance = comp, \emsx|U21|Add1~9\, emsx|U21|Add1~9, MSX, 1
instance = comp, \emsx|U21|Mult0|mult_core|padder|cpa_adder|adder|_~2\, emsx|U21|Mult0|mult_core|padder|cpa_adder|adder|_~2, MSX, 1
instance = comp, \emsx|U21|Mult0|mult_core|padder|cpa_adder|adder|_~3\, emsx|U21|Mult0|mult_core|padder|cpa_adder|adder|_~3, MSX, 1
instance = comp, \emsx|U21|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[10]\, emsx|U21|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[10], MSX, 1
instance = comp, \emsx|U21|Add0~8\, emsx|U21|Add0~8, MSX, 1
instance = comp, \emsx|U21|Add1~6\, emsx|U21|Add1~6, MSX, 1
instance = comp, \emsx|U21|Add2~1\, emsx|U21|Add2~1, MSX, 1
instance = comp, \emsx|U21|Add2~2\, emsx|U21|Add2~2, MSX, 1
instance = comp, \emsx|U21|Add2~3\, emsx|U21|Add2~3, MSX, 1
instance = comp, \emsx|U21|Add2~9\, emsx|U21|Add2~9, MSX, 1
instance = comp, \emsx|U21|Add2~8\, emsx|U21|Add2~8, MSX, 1
instance = comp, \emsx|U21|Add2~5\, emsx|U21|Add2~5, MSX, 1
instance = comp, \emsx|U21|Add2~6\, emsx|U21|Add2~6, MSX, 1
instance = comp, \emsx|U21|Add2~7\, emsx|U21|Add2~7, MSX, 1
instance = comp, \emsx|U21|Add3~0\, emsx|U21|Add3~0, MSX, 1
instance = comp, \emsx|U21|Add3~1\, emsx|U21|Add3~1, MSX, 1
instance = comp, \emsx|U21|Add1~5\, emsx|U21|Add1~5, MSX, 1
instance = comp, \emsx|U21|Add3~2\, emsx|U21|Add3~2, MSX, 1
instance = comp, \emsx|U21|Add3~3\, emsx|U21|Add3~3, MSX, 1
instance = comp, \emsx|U21|Add2~4\, emsx|U21|Add2~4, MSX, 1
instance = comp, \emsx|U21|Add1~3\, emsx|U21|Add1~3, MSX, 1
instance = comp, \emsx|U21|Add1~4\, emsx|U21|Add1~4, MSX, 1
instance = comp, \emsx|U21|Add3~6\, emsx|U21|Add3~6, MSX, 1
instance = comp, \emsx|U21|Add0~9\, emsx|U21|Add0~9, MSX, 1
instance = comp, \emsx|U21|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[11]~2\, emsx|U21|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[11]~2, MSX, 1
instance = comp, \emsx|U21|Add0~10\, emsx|U21|Add0~10, MSX, 1
instance = comp, \emsx|U21|Add1~8\, emsx|U21|Add1~8, MSX, 1
instance = comp, \emsx|U21|Add3~9\, emsx|U21|Add3~9, MSX, 1
instance = comp, \emsx|U21|Add1~7\, emsx|U21|Add1~7, MSX, 1
instance = comp, \emsx|U21|Add4~0\, emsx|U21|Add4~0, MSX, 1
instance = comp, \emsx|U21|Add4~1\, emsx|U21|Add4~1, MSX, 1
instance = comp, \emsx|U21|Add4~2\, emsx|U21|Add4~2, MSX, 1
instance = comp, \emsx|U21|Add4~3\, emsx|U21|Add4~3, MSX, 1
instance = comp, \emsx|U21|Add4~4\, emsx|U21|Add4~4, MSX, 1
instance = comp, \emsx|U21|Add4~7\, emsx|U21|Add4~7, MSX, 1
instance = comp, \emsx|U21|Add4~9\, emsx|U21|Add4~9, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOV[4]~3\, emsx|U21|FF_VIDEOV[4]~3, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOV~10\, emsx|U21|FF_VIDEOV~10, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOV~11\, emsx|U21|FF_VIDEOV~11, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOV[4]\, emsx|U21|FF_VIDEOV[4], MSX, 1
instance = comp, \emsx|Mux57~0\, emsx|Mux57~0, MSX, 1
instance = comp, \osd_b_i[4]\, osd_b_i[4], MSX, 1
instance = comp, \emsx|U21|Add4~10\, emsx|U21|Add4~10, MSX, 1
instance = comp, \emsx|U21|Add3~10\, emsx|U21|Add3~10, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOV~12\, emsx|U21|FF_VIDEOV~12, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOV~13\, emsx|U21|FF_VIDEOV~13, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOV~14\, emsx|U21|FF_VIDEOV~14, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOV[1]\, emsx|U21|FF_VIDEOV[1], MSX, 1
instance = comp, \emsx|Mux60~0\, emsx|Mux60~0, MSX, 1
instance = comp, \osd_b_i[1]\, osd_b_i[1], MSX, 1
instance = comp, \RGBtoYPbPr|b_b[9]~1\, RGBtoYPbPr|b_b[9]~1, MSX, 1
instance = comp, \emsx|U21|Add3~4\, emsx|U21|Add3~4, MSX, 1
instance = comp, \emsx|U21|Add4~5\, emsx|U21|Add4~5, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOV[3]~1\, emsx|U21|FF_VIDEOV[3]~1, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOV~4\, emsx|U21|FF_VIDEOV~4, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOV~5\, emsx|U21|FF_VIDEOV~5, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOV[3]\, emsx|U21|FF_VIDEOV[3], MSX, 1
instance = comp, \emsx|Mux58~0\, emsx|Mux58~0, MSX, 1
instance = comp, \osd_b_i[3]\, osd_b_i[3], MSX, 1
instance = comp, \osd|B_out[3]~0\, osd|B_out[3]~0, MSX, 1
instance = comp, \emsx|U21|Add3~5\, emsx|U21|Add3~5, MSX, 1
instance = comp, \emsx|U21|Add4~6\, emsx|U21|Add4~6, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOV[2]~2\, emsx|U21|FF_VIDEOV[2]~2, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOV~6\, emsx|U21|FF_VIDEOV~6, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOV~7\, emsx|U21|FF_VIDEOV~7, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOV[2]\, emsx|U21|FF_VIDEOV[2], MSX, 1
instance = comp, \emsx|Mux59~0\, emsx|Mux59~0, MSX, 1
instance = comp, \osd_b_i[2]\, osd_b_i[2], MSX, 1
instance = comp, \emsx|U21|Add9~11\, emsx|U21|Add9~11, MSX, 1
instance = comp, \emsx|U21|Add9~10\, emsx|U21|Add9~10, MSX, 1
instance = comp, \emsx|U21|C0[7]~18\, emsx|U21|C0[7]~18, MSX, 1
instance = comp, \emsx|U21|Add13~8\, emsx|U21|Add13~8, MSX, 1
instance = comp, \emsx|U21|Add13~9\, emsx|U21|Add13~9, MSX, 1
instance = comp, \emsx|U21|C0[7]~17\, emsx|U21|C0[7]~17, MSX, 1
instance = comp, \emsx|U21|C0[7]~19\, emsx|U21|C0[7]~19, MSX, 1
instance = comp, \emsx|U21|Add1~10\, emsx|U21|Add1~10, MSX, 1
instance = comp, \emsx|U21|Add2~10\, emsx|U21|Add2~10, MSX, 1
instance = comp, \emsx|U21|Add3~8\, emsx|U21|Add3~8, MSX, 1
instance = comp, \emsx|U21|Add3~7\, emsx|U21|Add3~7, MSX, 1
instance = comp, \emsx|U21|Add4~8\, emsx|U21|Add4~8, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOV~8\, emsx|U21|FF_VIDEOV~8, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOV~9\, emsx|U21|FF_VIDEOV~9, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOV[5]\, emsx|U21|FF_VIDEOV[5], MSX, 1
instance = comp, \emsx|Mux56~0\, emsx|Mux56~0, MSX, 1
instance = comp, \osd_b_i[5]\, osd_b_i[5], MSX, 1
instance = comp, \RGBtoYPbPr|b_b[10]~2\, RGBtoYPbPr|b_b[10]~2, MSX, 1
instance = comp, \emsx|U21|Add3~11\, emsx|U21|Add3~11, MSX, 1
instance = comp, \emsx|U21|Add4~11\, emsx|U21|Add4~11, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOV[0]~0\, emsx|U21|FF_VIDEOV[0]~0, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOV[0]\, emsx|U21|FF_VIDEOV[0], MSX, 1
instance = comp, \emsx|Mux61~0\, emsx|Mux61~0, MSX, 1
instance = comp, \osd_b_i[0]\, osd_b_i[0], MSX, 1
instance = comp, \RGBtoYPbPr|b_b[8]~0\, RGBtoYPbPr|b_b[8]~0, MSX, 1
instance = comp, \RGBtoYPbPr|Add0~0\, RGBtoYPbPr|Add0~0, MSX, 1
instance = comp, \osd|cmd[3]~feeder\, osd|cmd[3]~feeder, MSX, 1
instance = comp, \osd|cmd[3]\, osd|cmd[3], MSX, 1
instance = comp, \osd|cmd[5]\, osd|cmd[5], MSX, 1
instance = comp, \osd|cmd[4]~feeder\, osd|cmd[4]~feeder, MSX, 1
instance = comp, \osd|cmd[4]\, osd|cmd[4], MSX, 1
instance = comp, \osd|cmd[7]\, osd|cmd[7], MSX, 1
instance = comp, \osd|cmd[6]~feeder\, osd|cmd[6]~feeder, MSX, 1
instance = comp, \osd|cmd[6]\, osd|cmd[6], MSX, 1
instance = comp, \osd|always0~1\, osd|always0~1, MSX, 1
instance = comp, \osd|always0~2\, osd|always0~2, MSX, 1
instance = comp, \osd|comb~0\, osd|comb~0, MSX, 1
instance = comp, \osd|bcnt~8\, osd|bcnt~8, MSX, 1
instance = comp, \osd|bcnt[1]~9\, osd|bcnt[1]~9, MSX, 1
instance = comp, \osd|bcnt[0]\, osd|bcnt[0], MSX, 1
instance = comp, \osd|bcnt~10\, osd|bcnt~10, MSX, 1
instance = comp, \osd|bcnt[1]\, osd|bcnt[1], MSX, 1
instance = comp, \osd|bcnt~11\, osd|bcnt~11, MSX, 1
instance = comp, \osd|bcnt[2]\, osd|bcnt[2], MSX, 1
instance = comp, \osd|Add1~0\, osd|Add1~0, MSX, 1
instance = comp, \osd|bcnt~12\, osd|bcnt~12, MSX, 1
instance = comp, \osd|bcnt[3]\, osd|bcnt[3], MSX, 1
instance = comp, \osd|bcnt~13\, osd|bcnt~13, MSX, 1
instance = comp, \osd|bcnt[4]\, osd|bcnt[4], MSX, 1
instance = comp, \osd|Add1~1\, osd|Add1~1, MSX, 1
instance = comp, \osd|bcnt~14\, osd|bcnt~14, MSX, 1
instance = comp, \osd|bcnt[5]\, osd|bcnt[5], MSX, 1
instance = comp, \osd|Add1~2\, osd|Add1~2, MSX, 1
instance = comp, \osd|bcnt~15\, osd|bcnt~15, MSX, 1
instance = comp, \osd|bcnt[6]\, osd|bcnt[6], MSX, 1
instance = comp, \osd|Add1~3\, osd|Add1~3, MSX, 1
instance = comp, \osd|bcnt~16\, osd|bcnt~16, MSX, 1
instance = comp, \osd|bcnt[7]\, osd|bcnt[7], MSX, 1
instance = comp, \osd|Add1~4\, osd|Add1~4, MSX, 1
instance = comp, \osd|Add1~5\, osd|Add1~5, MSX, 1
instance = comp, \osd|bcnt~17\, osd|bcnt~17, MSX, 1
instance = comp, \osd|bcnt[8]\, osd|bcnt[8], MSX, 1
instance = comp, \osd|Add1~6\, osd|Add1~6, MSX, 1
instance = comp, \osd|bcnt~18\, osd|bcnt~18, MSX, 1
instance = comp, \osd|bcnt[9]\, osd|bcnt[9], MSX, 1
instance = comp, \osd|Add1~7\, osd|Add1~7, MSX, 1
instance = comp, \osd|bcnt~19\, osd|bcnt~19, MSX, 1
instance = comp, \osd|bcnt[10]\, osd|bcnt[10], MSX, 1
instance = comp, \osd|Add10~0\, osd|Add10~0, MSX, 1
instance = comp, \osd|Add12~0\, osd|Add12~0, MSX, 1
instance = comp, \osd|Add12~1\, osd|Add12~1, MSX, 1
instance = comp, \osd|Add10~1\, osd|Add10~1, MSX, 1
instance = comp, \osd|Add12~2\, osd|Add12~2, MSX, 1
instance = comp, \osd|Add10~2\, osd|Add10~2, MSX, 1
instance = comp, \osd|Add12~3\, osd|Add12~3, MSX, 1
instance = comp, \osd|Add12~4\, osd|Add12~4, MSX, 1
instance = comp, \osd|Add12~5\, osd|Add12~5, MSX, 1
instance = comp, \osd|Add10~3\, osd|Add10~3, MSX, 1
instance = comp, \osd|Add12~6\, osd|Add12~6, MSX, 1
instance = comp, \osd|Add12~7\, osd|Add12~7, MSX, 1
instance = comp, \osd|Add10~4\, osd|Add10~4, MSX, 1
instance = comp, \osd|Add12~8\, osd|Add12~8, MSX, 1
instance = comp, \osd|Add10~5\, osd|Add10~5, MSX, 1
instance = comp, \osd|Add12~9\, osd|Add12~9, MSX, 1
instance = comp, \osd|Add12~10\, osd|Add12~10, MSX, 1
instance = comp, \osd|Add12~11\, osd|Add12~11, MSX, 1
instance = comp, \osd|Add12~12\, osd|Add12~12, MSX, 1
instance = comp, \osd|Add11~0\, osd|Add11~0, MSX, 1
instance = comp, \osd|Add11~3\, osd|Add11~3, MSX, 1
instance = comp, \osd|Add11~5\, osd|Add11~5, MSX, 1
instance = comp, \osd|Add11~6\, osd|Add11~6, MSX, 1
instance = comp, \osd|Add11~7\, osd|Add11~7, MSX, 1
instance = comp, \osd|Add11~8\, osd|Add11~8, MSX, 1
instance = comp, \osd|osd_buffer_addr~3\, osd|osd_buffer_addr~3, MSX, 1
instance = comp, \osd|Add11~9\, osd|Add11~9, MSX, 1
instance = comp, \osd|Add11~10\, osd|Add11~10, MSX, 1
instance = comp, \osd|osd_buffer_addr~4\, osd|osd_buffer_addr~4, MSX, 1
instance = comp, \osd|osd_buffer_addr~5\, osd|osd_buffer_addr~5, MSX, 1
instance = comp, \osd|osd_buffer_addr~6\, osd|osd_buffer_addr~6, MSX, 1
instance = comp, \osd|osd_buffer_rtl_0|auto_generated|ram_block1a4\, osd|osd_buffer_rtl_0|auto_generated|ram_block1a4, MSX, 1
instance = comp, \osd|Add11~1\, osd|Add11~1, MSX, 1
instance = comp, \osd|Add11~4\, osd|Add11~4, MSX, 1
instance = comp, \osd|osd_buffer_addr~1\, osd|osd_buffer_addr~1, MSX, 1
instance = comp, \osd|Add11~2\, osd|Add11~2, MSX, 1
instance = comp, \osd|osd_buffer_addr~0\, osd|osd_buffer_addr~0, MSX, 1
instance = comp, \osd|Mux1~2\, osd|Mux1~2, MSX, 1
instance = comp, \osd|Mux1~3\, osd|Mux1~3, MSX, 1
instance = comp, \osd|osd_buffer_addr~2\, osd|osd_buffer_addr~2, MSX, 1
instance = comp, \osd|osd_buffer_rtl_0|auto_generated|ram_block1a0\, osd|osd_buffer_rtl_0|auto_generated|ram_block1a0, MSX, 1
instance = comp, \osd|Mux1~0\, osd|Mux1~0, MSX, 1
instance = comp, \osd|Mux1~1\, osd|Mux1~1, MSX, 1
instance = comp, \osd|Mux1~4\, osd|Mux1~4, MSX, 1
instance = comp, \osd|osd_pixel\, osd|osd_pixel, MSX, 1
instance = comp, \RGBtoYPbPr|b_b[11]~3\, RGBtoYPbPr|b_b[11]~3, MSX, 1
instance = comp, \RGBtoYPbPr|Add0~1\, RGBtoYPbPr|Add0~1, MSX, 1
instance = comp, \osd|B_out[5]~1\, osd|B_out[5]~1, MSX, 1
instance = comp, \RGBtoYPbPr|Add0~6\, RGBtoYPbPr|Add0~6, MSX, 1
instance = comp, \RGBtoYPbPr|b_r[8]\, RGBtoYPbPr|b_r[8], MSX, 1
instance = comp, \emsx|U21|FF_VIDEOY~5\, emsx|U21|FF_VIDEOY~5, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOY[4]\, emsx|U21|FF_VIDEOY[4], MSX, 1
instance = comp, \emsx|Mux51~0\, emsx|Mux51~0, MSX, 1
instance = comp, \osd_g_i[4]\, osd_g_i[4], MSX, 1
instance = comp, \RGBtoYPbPr|g_y[12]~3\, RGBtoYPbPr|g_y[12]~3, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOY~1\, emsx|U21|FF_VIDEOY~1, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOY[5]\, emsx|U21|FF_VIDEOY[5], MSX, 1
instance = comp, \emsx|Mux50~0\, emsx|Mux50~0, MSX, 1
instance = comp, \osd_g_i[5]\, osd_g_i[5], MSX, 1
instance = comp, \RGBtoYPbPr|g_y[13]~4\, RGBtoYPbPr|g_y[13]~4, MSX, 1
instance = comp, \RGBtoYPbPr|Mult5|mult_core|romout[1][1]~0\, RGBtoYPbPr|Mult5|mult_core|romout[1][1]~0, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOY~3\, emsx|U21|FF_VIDEOY~3, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOY[3]\, emsx|U21|FF_VIDEOY[3], MSX, 1
instance = comp, \emsx|Mux52~0\, emsx|Mux52~0, MSX, 1
instance = comp, \osd_g_i[3]\, osd_g_i[3], MSX, 1
instance = comp, \osd|G_out[3]~0\, osd|G_out[3]~0, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOY~2\, emsx|U21|FF_VIDEOY~2, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOY[0]\, emsx|U21|FF_VIDEOY[0], MSX, 1
instance = comp, \emsx|Mux55~0\, emsx|Mux55~0, MSX, 1
instance = comp, \osd_g_i[0]\, osd_g_i[0], MSX, 1
instance = comp, \RGBtoYPbPr|g_y[8]~0\, RGBtoYPbPr|g_y[8]~0, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOY~4\, emsx|U21|FF_VIDEOY~4, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOY[1]\, emsx|U21|FF_VIDEOY[1], MSX, 1
instance = comp, \emsx|Mux54~0\, emsx|Mux54~0, MSX, 1
instance = comp, \osd_g_i[1]\, osd_g_i[1], MSX, 1
instance = comp, \RGBtoYPbPr|g_y[9]~1\, RGBtoYPbPr|g_y[9]~1, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOY~0\, emsx|U21|FF_VIDEOY~0, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOY[2]\, emsx|U21|FF_VIDEOY[2], MSX, 1
instance = comp, \emsx|Mux53~0\, emsx|Mux53~0, MSX, 1
instance = comp, \osd_g_i[2]\, osd_g_i[2], MSX, 1
instance = comp, \RGBtoYPbPr|g_y[10]~2\, RGBtoYPbPr|g_y[10]~2, MSX, 1
instance = comp, \RGBtoYPbPr|Mult5|mult_core|romout[0][6]\, RGBtoYPbPr|Mult5|mult_core|romout[0][6], MSX, 1
instance = comp, \RGBtoYPbPr|Mult5|mult_core|padder|adder[0]|_~0\, RGBtoYPbPr|Mult5|mult_core|padder|adder[0]|_~0, MSX, 1
instance = comp, \RGBtoYPbPr|Mult5|mult_core|romout[0][4]~1\, RGBtoYPbPr|Mult5|mult_core|romout[0][4]~1, MSX, 1
instance = comp, \RGBtoYPbPr|Mult5|mult_core|padder|adder[0]|_~1\, RGBtoYPbPr|Mult5|mult_core|padder|adder[0]|_~1, MSX, 1
instance = comp, \RGBtoYPbPr|Mult5|mult_core|romout[0][5]~2\, RGBtoYPbPr|Mult5|mult_core|romout[0][5]~2, MSX, 1
instance = comp, \RGBtoYPbPr|Mult5|mult_core|padder|cpa_adder|adder|_~0\, RGBtoYPbPr|Mult5|mult_core|padder|cpa_adder|adder|_~0, MSX, 1
instance = comp, \RGBtoYPbPr|Mult5|mult_core|romout[0][7]\, RGBtoYPbPr|Mult5|mult_core|romout[0][7], MSX, 1
instance = comp, \RGBtoYPbPr|Mult5|mult_core|_~0\, RGBtoYPbPr|Mult5|mult_core|_~0, MSX, 1
instance = comp, \RGBtoYPbPr|Mult5|mult_core|padder|adder[0]|_~2\, RGBtoYPbPr|Mult5|mult_core|padder|adder[0]|_~2, MSX, 1
instance = comp, \RGBtoYPbPr|Mult5|mult_core|padder|cpa_adder|adder|_~1\, RGBtoYPbPr|Mult5|mult_core|padder|cpa_adder|adder|_~1, MSX, 1
instance = comp, \RGBtoYPbPr|Mult5|mult_core|romout[0][8]\, RGBtoYPbPr|Mult5|mult_core|romout[0][8], MSX, 1
instance = comp, \RGBtoYPbPr|Mult5|mult_core|padder|adder[0]|_~4\, RGBtoYPbPr|Mult5|mult_core|padder|adder[0]|_~4, MSX, 1
instance = comp, \RGBtoYPbPr|Mult5|mult_core|padder|cpa_adder|adder|unreg_res_node[8]\, RGBtoYPbPr|Mult5|mult_core|padder|cpa_adder|adder|unreg_res_node[8], MSX, 1
instance = comp, \RGBtoYPbPr|g_r[8]\, RGBtoYPbPr|g_r[8], MSX, 1
instance = comp, \RGBtoYPbPr|Mult5|mult_core|padder|cpa_adder|adder|unreg_res_node[7]\, RGBtoYPbPr|Mult5|mult_core|padder|cpa_adder|adder|unreg_res_node[7], MSX, 1
instance = comp, \RGBtoYPbPr|g_r[7]\, RGBtoYPbPr|g_r[7], MSX, 1
instance = comp, \RGBtoYPbPr|r_r[7]\, RGBtoYPbPr|r_r[7], MSX, 1
instance = comp, \RGBtoYPbPr|Mult5|mult_core|padder|cpa_adder|adder|unreg_res_node[6]~0\, RGBtoYPbPr|Mult5|mult_core|padder|cpa_adder|adder|unreg_res_node[6]~0, MSX, 1
instance = comp, \RGBtoYPbPr|g_r[6]\, RGBtoYPbPr|g_r[6], MSX, 1
instance = comp, \RGBtoYPbPr|Mult5|mult_core|padder|cpa_adder|adder|unreg_res_node[5]\, RGBtoYPbPr|Mult5|mult_core|padder|cpa_adder|adder|unreg_res_node[5], MSX, 1
instance = comp, \RGBtoYPbPr|g_r[5]\, RGBtoYPbPr|g_r[5], MSX, 1
instance = comp, \RGBtoYPbPr|Mult5|mult_core|romout[0][3]\, RGBtoYPbPr|Mult5|mult_core|romout[0][3], MSX, 1
instance = comp, \RGBtoYPbPr|g_r[3]\, RGBtoYPbPr|g_r[3], MSX, 1
instance = comp, \RGBtoYPbPr|Mult5|mult_core|romout[0][1]~3\, RGBtoYPbPr|Mult5|mult_core|romout[0][1]~3, MSX, 1
instance = comp, \RGBtoYPbPr|g_r[1]\, RGBtoYPbPr|g_r[1], MSX, 1
instance = comp, \RGBtoYPbPr|Mult5|mult_core|romout[0][2]\, RGBtoYPbPr|Mult5|mult_core|romout[0][2], MSX, 1
instance = comp, \RGBtoYPbPr|g_r[2]\, RGBtoYPbPr|g_r[2], MSX, 1
instance = comp, \RGBtoYPbPr|g_r[0]\, RGBtoYPbPr|g_r[0], MSX, 1
instance = comp, \RGBtoYPbPr|Add7~0\, RGBtoYPbPr|Add7~0, MSX, 1
instance = comp, \RGBtoYPbPr|Mult5|mult_core|padder|adder[0]|_~3\, RGBtoYPbPr|Mult5|mult_core|padder|adder[0]|_~3, MSX, 1
instance = comp, \RGBtoYPbPr|g_r[4]\, RGBtoYPbPr|g_r[4], MSX, 1
instance = comp, \RGBtoYPbPr|Add7~1\, RGBtoYPbPr|Add7~1, MSX, 1
instance = comp, \RGBtoYPbPr|Add7~5\, RGBtoYPbPr|Add7~5, MSX, 1
instance = comp, \RGBtoYPbPr|Add8~5\, RGBtoYPbPr|Add8~5, MSX, 1
instance = comp, \RGBtoYPbPr|Add7~2\, RGBtoYPbPr|Add7~2, MSX, 1
instance = comp, \RGBtoYPbPr|Add0~4\, RGBtoYPbPr|Add0~4, MSX, 1
instance = comp, \RGBtoYPbPr|b_r[5]\, RGBtoYPbPr|b_r[5], MSX, 1
instance = comp, \RGBtoYPbPr|Add7~4\, RGBtoYPbPr|Add7~4, MSX, 1
instance = comp, \RGBtoYPbPr|Add7~3\, RGBtoYPbPr|Add7~3, MSX, 1
instance = comp, \RGBtoYPbPr|b_r[3]\, RGBtoYPbPr|b_r[3], MSX, 1
instance = comp, \RGBtoYPbPr|b_r[2]\, RGBtoYPbPr|b_r[2], MSX, 1
instance = comp, \RGBtoYPbPr|Add8~0\, RGBtoYPbPr|Add8~0, MSX, 1
instance = comp, \RGBtoYPbPr|Add8~1\, RGBtoYPbPr|Add8~1, MSX, 1
instance = comp, \RGBtoYPbPr|Add0~3\, RGBtoYPbPr|Add0~3, MSX, 1
instance = comp, \RGBtoYPbPr|b_r[4]\, RGBtoYPbPr|b_r[4], MSX, 1
instance = comp, \RGBtoYPbPr|Add8~2\, RGBtoYPbPr|Add8~2, MSX, 1
instance = comp, \RGBtoYPbPr|Add8~3\, RGBtoYPbPr|Add8~3, MSX, 1
instance = comp, \RGBtoYPbPr|Add0~5\, RGBtoYPbPr|Add0~5, MSX, 1
instance = comp, \RGBtoYPbPr|b_r[6]\, RGBtoYPbPr|b_r[6], MSX, 1
instance = comp, \RGBtoYPbPr|Add8~4\, RGBtoYPbPr|Add8~4, MSX, 1
instance = comp, \RGBtoYPbPr|Add0~2\, RGBtoYPbPr|Add0~2, MSX, 1
instance = comp, \RGBtoYPbPr|b_r[7]\, RGBtoYPbPr|b_r[7], MSX, 1
instance = comp, \RGBtoYPbPr|Add8~6\, RGBtoYPbPr|Add8~6, MSX, 1
instance = comp, \RGBtoYPbPr|r[8]~feeder\, RGBtoYPbPr|r[8]~feeder, MSX, 1
instance = comp, \RGBtoYPbPr|r[8]\, RGBtoYPbPr|r[8], MSX, 1
instance = comp, \VGA_R[0]~reg0feeder\, VGA_R[0]~reg0feeder, MSX, 1
instance = comp, \VGA_R[0]~reg0\, VGA_R[0]~reg0, MSX, 1
instance = comp, \RGBtoYPbPr|r_r[9]~feeder\, RGBtoYPbPr|r_r[9]~feeder, MSX, 1
instance = comp, \emsx|U21|Add5~4\, emsx|U21|Add5~4, MSX, 1
instance = comp, \emsx|U21|Add5~6\, emsx|U21|Add5~6, MSX, 1
instance = comp, \emsx|U21|Add5~7\, emsx|U21|Add5~7, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOC~16\, emsx|U21|FF_VIDEOC~16, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOC~17\, emsx|U21|FF_VIDEOC~17, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOC~18\, emsx|U21|FF_VIDEOC~18, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOC[5]\, emsx|U21|FF_VIDEOC[5], MSX, 1
instance = comp, \emsx|Mux44~0\, emsx|Mux44~0, MSX, 1
instance = comp, \osd_r_i[5]\, osd_r_i[5], MSX, 1
instance = comp, \emsx|U21|Add5~5\, emsx|U21|Add5~5, MSX, 1
instance = comp, \emsx|U21|Add28~3\, emsx|U21|Add28~3, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOC~13\, emsx|U21|FF_VIDEOC~13, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOC~14\, emsx|U21|FF_VIDEOC~14, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOC~15\, emsx|U21|FF_VIDEOC~15, MSX, 1
instance = comp, \emsx|U21|FF_VIDEOC[2]\, emsx|U21|FF_VIDEOC[2], MSX, 1
instance = comp, \emsx|Mux47~0\, emsx|Mux47~0, MSX, 1
instance = comp, \osd_r_i[2]\, osd_r_i[2], MSX, 1
instance = comp, \RGBtoYPbPr|r_r[10]~2\, RGBtoYPbPr|r_r[10]~2, MSX, 1
instance = comp, \RGBtoYPbPr|r_r[9]\, RGBtoYPbPr|r_r[9], MSX, 1
instance = comp, \RGBtoYPbPr|Mult5|mult_core|romout[0][9]\, RGBtoYPbPr|Mult5|mult_core|romout[0][9], MSX, 1
instance = comp, \RGBtoYPbPr|Mult5|mult_core|padder|cpa_adder|adder|unreg_res_node[9]~1\, RGBtoYPbPr|Mult5|mult_core|padder|cpa_adder|adder|unreg_res_node[9]~1, MSX, 1
instance = comp, \RGBtoYPbPr|Mult5|mult_core|padder|adder[0]|_~5\, RGBtoYPbPr|Mult5|mult_core|padder|adder[0]|_~5, MSX, 1
instance = comp, \RGBtoYPbPr|Mult5|mult_core|padder|cpa_adder|adder|unreg_res_node[9]\, RGBtoYPbPr|Mult5|mult_core|padder|cpa_adder|adder|unreg_res_node[9], MSX, 1
instance = comp, \RGBtoYPbPr|g_r[9]\, RGBtoYPbPr|g_r[9], MSX, 1
instance = comp, \RGBtoYPbPr|Add7~7\, RGBtoYPbPr|Add7~7, MSX, 1
instance = comp, \RGBtoYPbPr|Add7~8\, RGBtoYPbPr|Add7~8, MSX, 1
instance = comp, \RGBtoYPbPr|Add0~7\, RGBtoYPbPr|Add0~7, MSX, 1
instance = comp, \RGBtoYPbPr|b_r[9]\, RGBtoYPbPr|b_r[9], MSX, 1
instance = comp, \RGBtoYPbPr|Add7~6\, RGBtoYPbPr|Add7~6, MSX, 1
instance = comp, \RGBtoYPbPr|Add8~7\, RGBtoYPbPr|Add8~7, MSX, 1
instance = comp, \RGBtoYPbPr|Add8~8\, RGBtoYPbPr|Add8~8, MSX, 1
instance = comp, \RGBtoYPbPr|Add8~9\, RGBtoYPbPr|Add8~9, MSX, 1
instance = comp, \RGBtoYPbPr|r[9]\, RGBtoYPbPr|r[9], MSX, 1
instance = comp, \VGA_R[1]~reg0\, VGA_R[1]~reg0, MSX, 1
instance = comp, \RGBtoYPbPr|Add8~10\, RGBtoYPbPr|Add8~10, MSX, 1
instance = comp, \RGBtoYPbPr|Add0~8\, RGBtoYPbPr|Add0~8, MSX, 1
instance = comp, \RGBtoYPbPr|b_r[10]\, RGBtoYPbPr|b_r[10], MSX, 1
instance = comp, \RGBtoYPbPr|r_r[10]~feeder\, RGBtoYPbPr|r_r[10]~feeder, MSX, 1
instance = comp, \osd|R_out[3]~0\, osd|R_out[3]~0, MSX, 1
instance = comp, \RGBtoYPbPr|r_r[10]\, RGBtoYPbPr|r_r[10], MSX, 1
instance = comp, \RGBtoYPbPr|Add7~9\, RGBtoYPbPr|Add7~9, MSX, 1
instance = comp, \RGBtoYPbPr|Mult5|mult_core|padder|adder[0]|_~6\, RGBtoYPbPr|Mult5|mult_core|padder|adder[0]|_~6, MSX, 1
instance = comp, \RGBtoYPbPr|Mult5|mult_core|_~1\, RGBtoYPbPr|Mult5|mult_core|_~1, MSX, 1
instance = comp, \RGBtoYPbPr|Mult5|mult_core|padder|cpa_adder|adder|_~2\, RGBtoYPbPr|Mult5|mult_core|padder|cpa_adder|adder|_~2, MSX, 1
instance = comp, \RGBtoYPbPr|Mult5|mult_core|padder|cpa_adder|adder|_~3\, RGBtoYPbPr|Mult5|mult_core|padder|cpa_adder|adder|_~3, MSX, 1
instance = comp, \RGBtoYPbPr|Mult5|mult_core|romout[0][10]~4\, RGBtoYPbPr|Mult5|mult_core|romout[0][10]~4, MSX, 1
instance = comp, \RGBtoYPbPr|Mult5|mult_core|padder|adder[0]|_~7\, RGBtoYPbPr|Mult5|mult_core|padder|adder[0]|_~7, MSX, 1
instance = comp, \RGBtoYPbPr|Mult5|mult_core|padder|cpa_adder|adder|unreg_res_node[10]\, RGBtoYPbPr|Mult5|mult_core|padder|cpa_adder|adder|unreg_res_node[10], MSX, 1
instance = comp, \RGBtoYPbPr|g_r[10]\, RGBtoYPbPr|g_r[10], MSX, 1
instance = comp, \RGBtoYPbPr|Add7~10\, RGBtoYPbPr|Add7~10, MSX, 1
instance = comp, \RGBtoYPbPr|Add8~11\, RGBtoYPbPr|Add8~11, MSX, 1
instance = comp, \RGBtoYPbPr|r[10]\, RGBtoYPbPr|r[10], MSX, 1
instance = comp, \VGA_R[2]~reg0feeder\, VGA_R[2]~reg0feeder, MSX, 1
instance = comp, \VGA_R[2]~reg0\, VGA_R[2]~reg0, MSX, 1
instance = comp, \RGBtoYPbPr|r_r[11]~3\, RGBtoYPbPr|r_r[11]~3, MSX, 1
instance = comp, \RGBtoYPbPr|r_r[11]~feeder\, RGBtoYPbPr|r_r[11]~feeder, MSX, 1
instance = comp, \RGBtoYPbPr|r_r[11]\, RGBtoYPbPr|r_r[11], MSX, 1
instance = comp, \RGBtoYPbPr|Mult5|mult_core|padder|adder[0]|_~8\, RGBtoYPbPr|Mult5|mult_core|padder|adder[0]|_~8, MSX, 1
instance = comp, \RGBtoYPbPr|Mult5|mult_core|padder|cpa_adder|adder|unreg_res_node[11]~2\, RGBtoYPbPr|Mult5|mult_core|padder|cpa_adder|adder|unreg_res_node[11]~2, MSX, 1
instance = comp, \RGBtoYPbPr|Mult5|mult_core|padder|cpa_adder|adder|unreg_res_node[11]\, RGBtoYPbPr|Mult5|mult_core|padder|cpa_adder|adder|unreg_res_node[11], MSX, 1
instance = comp, \RGBtoYPbPr|g_r[11]\, RGBtoYPbPr|g_r[11], MSX, 1
instance = comp, \RGBtoYPbPr|Add7~11\, RGBtoYPbPr|Add7~11, MSX, 1
instance = comp, \RGBtoYPbPr|Add7~12\, RGBtoYPbPr|Add7~12, MSX, 1
instance = comp, \RGBtoYPbPr|Add8~12\, RGBtoYPbPr|Add8~12, MSX, 1
instance = comp, \RGBtoYPbPr|r[11]~feeder\, RGBtoYPbPr|r[11]~feeder, MSX, 1
instance = comp, \RGBtoYPbPr|r[11]\, RGBtoYPbPr|r[11], MSX, 1
instance = comp, \VGA_R[3]~reg0\, VGA_R[3]~reg0, MSX, 1
instance = comp, \RGBtoYPbPr|Add7~13\, RGBtoYPbPr|Add7~13, MSX, 1
instance = comp, \RGBtoYPbPr|Mult5|mult_core|padder|cpa_adder|adder|_~4\, RGBtoYPbPr|Mult5|mult_core|padder|cpa_adder|adder|_~4, MSX, 1
instance = comp, \RGBtoYPbPr|Mult5|mult_core|padder|cpa_adder|adder|unreg_res_node[12]~3\, RGBtoYPbPr|Mult5|mult_core|padder|cpa_adder|adder|unreg_res_node[12]~3, MSX, 1
instance = comp, \RGBtoYPbPr|g_r[12]\, RGBtoYPbPr|g_r[12], MSX, 1
instance = comp, \RGBtoYPbPr|r_r[12]~4\, RGBtoYPbPr|r_r[12]~4, MSX, 1
instance = comp, \RGBtoYPbPr|r_r[12]\, RGBtoYPbPr|r_r[12], MSX, 1
instance = comp, \RGBtoYPbPr|Add8~13\, RGBtoYPbPr|Add8~13, MSX, 1
instance = comp, \RGBtoYPbPr|Add8~14\, RGBtoYPbPr|Add8~14, MSX, 1
instance = comp, \RGBtoYPbPr|r[12]\, RGBtoYPbPr|r[12], MSX, 1
instance = comp, \VGA_R[4]~reg0feeder\, VGA_R[4]~reg0feeder, MSX, 1
instance = comp, \VGA_R[4]~reg0\, VGA_R[4]~reg0, MSX, 1
instance = comp, \RGBtoYPbPr|Add8~15\, RGBtoYPbPr|Add8~15, MSX, 1
instance = comp, \RGBtoYPbPr|r_r~5\, RGBtoYPbPr|r_r~5, MSX, 1
instance = comp, \RGBtoYPbPr|r_r[13]\, RGBtoYPbPr|r_r[13], MSX, 1
instance = comp, \RGBtoYPbPr|Add8~16\, RGBtoYPbPr|Add8~16, MSX, 1
instance = comp, \RGBtoYPbPr|r[13]\, RGBtoYPbPr|r[13], MSX, 1
instance = comp, \VGA_R[5]~reg0feeder\, VGA_R[5]~reg0feeder, MSX, 1
instance = comp, \VGA_R[5]~reg0\, VGA_R[5]~reg0, MSX, 1
instance = comp, \RGBtoYPbPr|Mult2|mult_core|romout[0][7]~4\, RGBtoYPbPr|Mult2|mult_core|romout[0][7]~4, MSX, 1
instance = comp, \RGBtoYPbPr|Mult2|mult_core|romout[0][6]~0\, RGBtoYPbPr|Mult2|mult_core|romout[0][6]~0, MSX, 1
instance = comp, \RGBtoYPbPr|Mult2|mult_core|padder|adder[0]|_~2\, RGBtoYPbPr|Mult2|mult_core|padder|adder[0]|_~2, MSX, 1
instance = comp, \RGBtoYPbPr|Mult2|mult_core|romout[0][4]~2\, RGBtoYPbPr|Mult2|mult_core|romout[0][4]~2, MSX, 1
instance = comp, \RGBtoYPbPr|Mult2|mult_core|padder|adder[0]|_~1\, RGBtoYPbPr|Mult2|mult_core|padder|adder[0]|_~1, MSX, 1
instance = comp, \RGBtoYPbPr|Mult2|mult_core|padder|adder[0]|_~0\, RGBtoYPbPr|Mult2|mult_core|padder|adder[0]|_~0, MSX, 1
instance = comp, \RGBtoYPbPr|Mult2|mult_core|romout[0][5]~1\, RGBtoYPbPr|Mult2|mult_core|romout[0][5]~1, MSX, 1
instance = comp, \RGBtoYPbPr|Mult2|mult_core|padder|cpa_adder|adder|_~0\, RGBtoYPbPr|Mult2|mult_core|padder|cpa_adder|adder|_~0, MSX, 1
instance = comp, \RGBtoYPbPr|Mult2|mult_core|romout[1][3]~3\, RGBtoYPbPr|Mult2|mult_core|romout[1][3]~3, MSX, 1
instance = comp, \RGBtoYPbPr|Mult2|mult_core|padder|cpa_adder|adder|_~1\, RGBtoYPbPr|Mult2|mult_core|padder|cpa_adder|adder|_~1, MSX, 1
instance = comp, \RGBtoYPbPr|Mult2|mult_core|_~0\, RGBtoYPbPr|Mult2|mult_core|_~0, MSX, 1
instance = comp, \RGBtoYPbPr|Mult2|mult_core|padder|adder[0]|_~4\, RGBtoYPbPr|Mult2|mult_core|padder|adder[0]|_~4, MSX, 1
instance = comp, \RGBtoYPbPr|Mult2|mult_core|padder|cpa_adder|adder|unreg_res_node[8]\, RGBtoYPbPr|Mult2|mult_core|padder|cpa_adder|adder|unreg_res_node[8], MSX, 1
instance = comp, \RGBtoYPbPr|b_y[8]\, RGBtoYPbPr|b_y[8], MSX, 1
instance = comp, \RGBtoYPbPr|Mult0|mult_core|romout[0][7]~3\, RGBtoYPbPr|Mult0|mult_core|romout[0][7]~3, MSX, 1
instance = comp, \RGBtoYPbPr|Mult0|mult_core|romout[1][3]~4\, RGBtoYPbPr|Mult0|mult_core|romout[1][3]~4, MSX, 1
instance = comp, \RGBtoYPbPr|Mult0|mult_core|romout[0][6]~2\, RGBtoYPbPr|Mult0|mult_core|romout[0][6]~2, MSX, 1
instance = comp, \RGBtoYPbPr|Mult0|mult_core|padder|adder[0]|_~1\, RGBtoYPbPr|Mult0|mult_core|padder|adder[0]|_~1, MSX, 1
instance = comp, \osd|R_out[5]~1\, osd|R_out[5]~1, MSX, 1
instance = comp, \RGBtoYPbPr|Mult0|mult_core|romout[0][8]~5\, RGBtoYPbPr|Mult0|mult_core|romout[0][8]~5, MSX, 1
instance = comp, \RGBtoYPbPr|Mult0|mult_core|padder|adder[0]|_~2\, RGBtoYPbPr|Mult0|mult_core|padder|adder[0]|_~2, MSX, 1
instance = comp, \RGBtoYPbPr|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[8]\, RGBtoYPbPr|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[8], MSX, 1
instance = comp, \RGBtoYPbPr|r_y[8]\, RGBtoYPbPr|r_y[8], MSX, 1
instance = comp, \RGBtoYPbPr|g_y[8]~feeder\, RGBtoYPbPr|g_y[8]~feeder, MSX, 1
instance = comp, \RGBtoYPbPr|Mult1|mult_core|romout[0][7]\, RGBtoYPbPr|Mult1|mult_core|romout[0][7], MSX, 1
instance = comp, \RGBtoYPbPr|Mult1|mult_core|padder|adder[0]|_~0\, RGBtoYPbPr|Mult1|mult_core|padder|adder[0]|_~0, MSX, 1
instance = comp, \RGBtoYPbPr|Mult1|mult_core|romout[0][6]\, RGBtoYPbPr|Mult1|mult_core|romout[0][6], MSX, 1
instance = comp, \RGBtoYPbPr|Mult1|mult_core|padder|cpa_adder|adder|_~0\, RGBtoYPbPr|Mult1|mult_core|padder|cpa_adder|adder|_~0, MSX, 1
instance = comp, \RGBtoYPbPr|Mult1|mult_core|padder|adder[0]|_~1\, RGBtoYPbPr|Mult1|mult_core|padder|adder[0]|_~1, MSX, 1
instance = comp, \RGBtoYPbPr|Mult1|mult_core|romout[0][8]\, RGBtoYPbPr|Mult1|mult_core|romout[0][8], MSX, 1
instance = comp, \RGBtoYPbPr|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[8]\, RGBtoYPbPr|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[8], MSX, 1
instance = comp, \RGBtoYPbPr|g_y[8]\, RGBtoYPbPr|g_y[8], MSX, 1
instance = comp, \RGBtoYPbPr|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[6]\, RGBtoYPbPr|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[6], MSX, 1
instance = comp, \RGBtoYPbPr|g_y[6]\, RGBtoYPbPr|g_y[6], MSX, 1
instance = comp, \RGBtoYPbPr|Mult0|mult_core|padder|adder[0]|_~0\, RGBtoYPbPr|Mult0|mult_core|padder|adder[0]|_~0, MSX, 1
instance = comp, \RGBtoYPbPr|r_y[6]\, RGBtoYPbPr|r_y[6], MSX, 1
instance = comp, \RGBtoYPbPr|Mult0|mult_core|romout[0][4]~1\, RGBtoYPbPr|Mult0|mult_core|romout[0][4]~1, MSX, 1
instance = comp, \RGBtoYPbPr|r_y[4]\, RGBtoYPbPr|r_y[4], MSX, 1
instance = comp, \RGBtoYPbPr|Mult0|mult_core|romout[0][3]~0\, RGBtoYPbPr|Mult0|mult_core|romout[0][3]~0, MSX, 1
instance = comp, \RGBtoYPbPr|r_y[3]\, RGBtoYPbPr|r_y[3], MSX, 1
instance = comp, \RGBtoYPbPr|Add1~2\, RGBtoYPbPr|Add1~2, MSX, 1
instance = comp, \RGBtoYPbPr|Add1~4\, RGBtoYPbPr|Add1~4, MSX, 1
instance = comp, \RGBtoYPbPr|Mult0|mult_core|romout[0][5]\, RGBtoYPbPr|Mult0|mult_core|romout[0][5], MSX, 1
instance = comp, \RGBtoYPbPr|r_y[5]\, RGBtoYPbPr|r_y[5], MSX, 1
instance = comp, \RGBtoYPbPr|Add1~6\, RGBtoYPbPr|Add1~6, MSX, 1
instance = comp, \RGBtoYPbPr|Add1~8\, RGBtoYPbPr|Add1~8, MSX, 1
instance = comp, \RGBtoYPbPr|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[7]~0\, RGBtoYPbPr|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[7]~0, MSX, 1
instance = comp, \RGBtoYPbPr|g_y[7]\, RGBtoYPbPr|g_y[7], MSX, 1
instance = comp, \RGBtoYPbPr|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[7]\, RGBtoYPbPr|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[7], MSX, 1
instance = comp, \RGBtoYPbPr|r_y[7]\, RGBtoYPbPr|r_y[7], MSX, 1
instance = comp, \RGBtoYPbPr|Add1~10\, RGBtoYPbPr|Add1~10, MSX, 1
instance = comp, \RGBtoYPbPr|Add1~11\, RGBtoYPbPr|Add1~11, MSX, 1
instance = comp, \RGBtoYPbPr|Mult2|mult_core|padder|cpa_adder|adder|unreg_res_node[6]\, RGBtoYPbPr|Mult2|mult_core|padder|cpa_adder|adder|unreg_res_node[6], MSX, 1
instance = comp, \RGBtoYPbPr|b_y[6]\, RGBtoYPbPr|b_y[6], MSX, 1
instance = comp, \RGBtoYPbPr|Add1~7\, RGBtoYPbPr|Add1~7, MSX, 1
instance = comp, \RGBtoYPbPr|b_y[2]\, RGBtoYPbPr|b_y[2], MSX, 1
instance = comp, \RGBtoYPbPr|Add1~1\, RGBtoYPbPr|Add1~1, MSX, 1
instance = comp, \RGBtoYPbPr|Add2~0\, RGBtoYPbPr|Add2~0, MSX, 1
instance = comp, \RGBtoYPbPr|Mult2|mult_core|romout[0][3]~5\, RGBtoYPbPr|Mult2|mult_core|romout[0][3]~5, MSX, 1
instance = comp, \RGBtoYPbPr|b_y[3]\, RGBtoYPbPr|b_y[3], MSX, 1
instance = comp, \RGBtoYPbPr|Add1~0\, RGBtoYPbPr|Add1~0, MSX, 1
instance = comp, \RGBtoYPbPr|Add2~1\, RGBtoYPbPr|Add2~1, MSX, 1
instance = comp, \RGBtoYPbPr|Mult2|mult_core|padder|adder[0]|_~3\, RGBtoYPbPr|Mult2|mult_core|padder|adder[0]|_~3, MSX, 1
instance = comp, \RGBtoYPbPr|b_y[4]\, RGBtoYPbPr|b_y[4], MSX, 1
instance = comp, \RGBtoYPbPr|Add1~3\, RGBtoYPbPr|Add1~3, MSX, 1
instance = comp, \RGBtoYPbPr|Add2~2\, RGBtoYPbPr|Add2~2, MSX, 1
instance = comp, \RGBtoYPbPr|Add1~5\, RGBtoYPbPr|Add1~5, MSX, 1
instance = comp, \RGBtoYPbPr|Mult2|mult_core|padder|cpa_adder|adder|unreg_res_node[5]\, RGBtoYPbPr|Mult2|mult_core|padder|cpa_adder|adder|unreg_res_node[5], MSX, 1
instance = comp, \RGBtoYPbPr|b_y[5]\, RGBtoYPbPr|b_y[5], MSX, 1
instance = comp, \RGBtoYPbPr|Add2~3\, RGBtoYPbPr|Add2~3, MSX, 1
instance = comp, \RGBtoYPbPr|Add2~4\, RGBtoYPbPr|Add2~4, MSX, 1
instance = comp, \RGBtoYPbPr|Mult2|mult_core|padder|cpa_adder|adder|unreg_res_node[7]\, RGBtoYPbPr|Mult2|mult_core|padder|cpa_adder|adder|unreg_res_node[7], MSX, 1
instance = comp, \RGBtoYPbPr|b_y[7]\, RGBtoYPbPr|b_y[7], MSX, 1
instance = comp, \RGBtoYPbPr|Add1~9\, RGBtoYPbPr|Add1~9, MSX, 1
instance = comp, \RGBtoYPbPr|Add2~5\, RGBtoYPbPr|Add2~5, MSX, 1
instance = comp, \RGBtoYPbPr|Add2~6\, RGBtoYPbPr|Add2~6, MSX, 1
instance = comp, \RGBtoYPbPr|y[8]\, RGBtoYPbPr|y[8], MSX, 1
instance = comp, \VGA_G[0]~reg0feeder\, VGA_G[0]~reg0feeder, MSX, 1
instance = comp, \VGA_G[0]~reg0\, VGA_G[0]~reg0, MSX, 1
instance = comp, \RGBtoYPbPr|Mult2|mult_core|padder|adder[0]|_~5\, RGBtoYPbPr|Mult2|mult_core|padder|adder[0]|_~5, MSX, 1
instance = comp, \RGBtoYPbPr|Mult2|mult_core|padder|cpa_adder|adder|unreg_res_node[9]~0\, RGBtoYPbPr|Mult2|mult_core|padder|cpa_adder|adder|unreg_res_node[9]~0, MSX, 1
instance = comp, \RGBtoYPbPr|Mult2|mult_core|padder|cpa_adder|adder|unreg_res_node[9]\, RGBtoYPbPr|Mult2|mult_core|padder|cpa_adder|adder|unreg_res_node[9], MSX, 1
instance = comp, \RGBtoYPbPr|b_y[9]\, RGBtoYPbPr|b_y[9], MSX, 1
instance = comp, \RGBtoYPbPr|Mult0|mult_core|padder|adder[0]|_~3\, RGBtoYPbPr|Mult0|mult_core|padder|adder[0]|_~3, MSX, 1
instance = comp, \RGBtoYPbPr|Mult0|mult_core|_~0\, RGBtoYPbPr|Mult0|mult_core|_~0, MSX, 1
instance = comp, \RGBtoYPbPr|Mult0|mult_core|romout[0][9]~6\, RGBtoYPbPr|Mult0|mult_core|romout[0][9]~6, MSX, 1
instance = comp, \RGBtoYPbPr|Mult0|mult_core|padder|cpa_adder|adder|_~0\, RGBtoYPbPr|Mult0|mult_core|padder|cpa_adder|adder|_~0, MSX, 1
instance = comp, \RGBtoYPbPr|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[9]\, RGBtoYPbPr|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[9], MSX, 1
instance = comp, \RGBtoYPbPr|r_y[9]\, RGBtoYPbPr|r_y[9], MSX, 1
instance = comp, \RGBtoYPbPr|g_y[9]~feeder\, RGBtoYPbPr|g_y[9]~feeder, MSX, 1
instance = comp, \RGBtoYPbPr|Mult1|mult_core|romout[0][9]\, RGBtoYPbPr|Mult1|mult_core|romout[0][9], MSX, 1
instance = comp, \RGBtoYPbPr|Mult1|mult_core|padder|adder[0]|_~2\, RGBtoYPbPr|Mult1|mult_core|padder|adder[0]|_~2, MSX, 1
instance = comp, \RGBtoYPbPr|Mult1|mult_core|padder|cpa_adder|adder|_~1\, RGBtoYPbPr|Mult1|mult_core|padder|cpa_adder|adder|_~1, MSX, 1
instance = comp, \RGBtoYPbPr|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[9]\, RGBtoYPbPr|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[9], MSX, 1
instance = comp, \RGBtoYPbPr|g_y[9]\, RGBtoYPbPr|g_y[9], MSX, 1
instance = comp, \RGBtoYPbPr|Add1~12\, RGBtoYPbPr|Add1~12, MSX, 1
instance = comp, \RGBtoYPbPr|Add1~13\, RGBtoYPbPr|Add1~13, MSX, 1
instance = comp, \RGBtoYPbPr|Add2~7\, RGBtoYPbPr|Add2~7, MSX, 1
instance = comp, \RGBtoYPbPr|Add2~8\, RGBtoYPbPr|Add2~8, MSX, 1
instance = comp, \RGBtoYPbPr|y[9]\, RGBtoYPbPr|y[9], MSX, 1
instance = comp, \VGA_G[1]~reg0feeder\, VGA_G[1]~reg0feeder, MSX, 1
instance = comp, \VGA_G[1]~reg0\, VGA_G[1]~reg0, MSX, 1
instance = comp, \RGBtoYPbPr|Mult1|mult_core|romout[0][10]\, RGBtoYPbPr|Mult1|mult_core|romout[0][10], MSX, 1
instance = comp, \RGBtoYPbPr|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[10]~1\, RGBtoYPbPr|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[10]~1, MSX, 1
instance = comp, \RGBtoYPbPr|Mult1|mult_core|padder|adder[0]|_~3\, RGBtoYPbPr|Mult1|mult_core|padder|adder[0]|_~3, MSX, 1
instance = comp, \RGBtoYPbPr|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[10]\, RGBtoYPbPr|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[10], MSX, 1
instance = comp, \RGBtoYPbPr|g_y[10]\, RGBtoYPbPr|g_y[10], MSX, 1
instance = comp, \RGBtoYPbPr|Add1~14\, RGBtoYPbPr|Add1~14, MSX, 1
instance = comp, \RGBtoYPbPr|Mult3|mult_core|romout[0][9]~2\, RGBtoYPbPr|Mult3|mult_core|romout[0][9]~2, MSX, 1
instance = comp, \RGBtoYPbPr|Mult0|mult_core|padder|adder[0]|_~4\, RGBtoYPbPr|Mult0|mult_core|padder|adder[0]|_~4, MSX, 1
instance = comp, \RGBtoYPbPr|Mult0|mult_core|padder|cpa_adder|adder|_~1\, RGBtoYPbPr|Mult0|mult_core|padder|cpa_adder|adder|_~1, MSX, 1
instance = comp, \RGBtoYPbPr|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[10]\, RGBtoYPbPr|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[10], MSX, 1
instance = comp, \RGBtoYPbPr|r_y[10]\, RGBtoYPbPr|r_y[10], MSX, 1
instance = comp, \RGBtoYPbPr|Add1~15\, RGBtoYPbPr|Add1~15, MSX, 1
instance = comp, \RGBtoYPbPr|Add2~9\, RGBtoYPbPr|Add2~9, MSX, 1
instance = comp, \RGBtoYPbPr|Mult2|mult_core|padder|cpa_adder|adder|_~2\, RGBtoYPbPr|Mult2|mult_core|padder|cpa_adder|adder|_~2, MSX, 1
instance = comp, \RGBtoYPbPr|Mult2|mult_core|romout[0][8]~6\, RGBtoYPbPr|Mult2|mult_core|romout[0][8]~6, MSX, 1
instance = comp, \RGBtoYPbPr|Mult2|mult_core|padder|cpa_adder|adder|unreg_res_node[10]~1\, RGBtoYPbPr|Mult2|mult_core|padder|cpa_adder|adder|unreg_res_node[10]~1, MSX, 1
instance = comp, \RGBtoYPbPr|b_y[10]\, RGBtoYPbPr|b_y[10], MSX, 1
instance = comp, \RGBtoYPbPr|Add2~10\, RGBtoYPbPr|Add2~10, MSX, 1
instance = comp, \RGBtoYPbPr|y[10]\, RGBtoYPbPr|y[10], MSX, 1
instance = comp, \VGA_G[2]~reg0feeder\, VGA_G[2]~reg0feeder, MSX, 1
instance = comp, \VGA_G[2]~reg0\, VGA_G[2]~reg0, MSX, 1
instance = comp, \RGBtoYPbPr|Add1~16\, RGBtoYPbPr|Add1~16, MSX, 1
instance = comp, \RGBtoYPbPr|Mult4|mult_core|romout[0][10]~5\, RGBtoYPbPr|Mult4|mult_core|romout[0][10]~5, MSX, 1
instance = comp, \RGBtoYPbPr|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[11]~2\, RGBtoYPbPr|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[11]~2, MSX, 1
instance = comp, \RGBtoYPbPr|Mult1|mult_core|padder|cpa_adder|adder|_~2\, RGBtoYPbPr|Mult1|mult_core|padder|cpa_adder|adder|_~2, MSX, 1
instance = comp, \RGBtoYPbPr|Mult1|mult_core|padder|adder[0]|_~4\, RGBtoYPbPr|Mult1|mult_core|padder|adder[0]|_~4, MSX, 1
instance = comp, \RGBtoYPbPr|Mult1|mult_core|padder|cpa_adder|adder|_~3\, RGBtoYPbPr|Mult1|mult_core|padder|cpa_adder|adder|_~3, MSX, 1
instance = comp, \RGBtoYPbPr|g_y~5\, RGBtoYPbPr|g_y~5, MSX, 1
instance = comp, \RGBtoYPbPr|g_y[11]\, RGBtoYPbPr|g_y[11], MSX, 1
instance = comp, \RGBtoYPbPr|Mult0|mult_core|padder|adder[0]|_~6\, RGBtoYPbPr|Mult0|mult_core|padder|adder[0]|_~6, MSX, 1
instance = comp, \RGBtoYPbPr|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[11]~0\, RGBtoYPbPr|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[11]~0, MSX, 1
instance = comp, \RGBtoYPbPr|Mult0|mult_core|padder|adder[0]|_~5\, RGBtoYPbPr|Mult0|mult_core|padder|adder[0]|_~5, MSX, 1
instance = comp, \RGBtoYPbPr|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[11]\, RGBtoYPbPr|Mult0|mult_core|padder|cpa_adder|adder|unreg_res_node[11], MSX, 1
instance = comp, \RGBtoYPbPr|r_y[11]\, RGBtoYPbPr|r_y[11], MSX, 1
instance = comp, \RGBtoYPbPr|Add1~17\, RGBtoYPbPr|Add1~17, MSX, 1
instance = comp, \RGBtoYPbPr|Add2~11\, RGBtoYPbPr|Add2~11, MSX, 1
instance = comp, \RGBtoYPbPr|y[11]~feeder\, RGBtoYPbPr|y[11]~feeder, MSX, 1
instance = comp, \RGBtoYPbPr|y[11]\, RGBtoYPbPr|y[11], MSX, 1
instance = comp, \VGA_G[3]~reg0feeder\, VGA_G[3]~reg0feeder, MSX, 1
instance = comp, \VGA_G[3]~reg0\, VGA_G[3]~reg0, MSX, 1
instance = comp, \RGBtoYPbPr|Add1~18\, RGBtoYPbPr|Add1~18, MSX, 1
instance = comp, \RGBtoYPbPr|Mult0|mult_core|padder|cpa_adder|adder|_~2\, RGBtoYPbPr|Mult0|mult_core|padder|cpa_adder|adder|_~2, MSX, 1
instance = comp, \RGBtoYPbPr|Mult0|mult_core|padder|cpa_adder|adder|_~3\, RGBtoYPbPr|Mult0|mult_core|padder|cpa_adder|adder|_~3, MSX, 1
instance = comp, \RGBtoYPbPr|r_y[12]\, RGBtoYPbPr|r_y[12], MSX, 1
instance = comp, \RGBtoYPbPr|Mult1|mult_core|padder|adder[0]|_~5\, RGBtoYPbPr|Mult1|mult_core|padder|adder[0]|_~5, MSX, 1
instance = comp, \RGBtoYPbPr|Mult1|mult_core|padder|cpa_adder|adder|_~4\, RGBtoYPbPr|Mult1|mult_core|padder|cpa_adder|adder|_~4, MSX, 1
instance = comp, \RGBtoYPbPr|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[12]\, RGBtoYPbPr|Mult1|mult_core|padder|cpa_adder|adder|unreg_res_node[12], MSX, 1
instance = comp, \RGBtoYPbPr|g_y[12]\, RGBtoYPbPr|g_y[12], MSX, 1
instance = comp, \RGBtoYPbPr|Add2~12\, RGBtoYPbPr|Add2~12, MSX, 1
instance = comp, \RGBtoYPbPr|Add2~13\, RGBtoYPbPr|Add2~13, MSX, 1
instance = comp, \RGBtoYPbPr|y[12]\, RGBtoYPbPr|y[12], MSX, 1
instance = comp, \VGA_G[4]~reg0\, VGA_G[4]~reg0, MSX, 1
instance = comp, \RGBtoYPbPr|Mult1|mult_core|padder|cpa_adder|adder|_~5\, RGBtoYPbPr|Mult1|mult_core|padder|cpa_adder|adder|_~5, MSX, 1
instance = comp, \RGBtoYPbPr|g_y[13]\, RGBtoYPbPr|g_y[13], MSX, 1
instance = comp, \RGBtoYPbPr|Add2~14\, RGBtoYPbPr|Add2~14, MSX, 1
instance = comp, \RGBtoYPbPr|Add2~15\, RGBtoYPbPr|Add2~15, MSX, 1
instance = comp, \RGBtoYPbPr|y[13]\, RGBtoYPbPr|y[13], MSX, 1
instance = comp, \VGA_G[5]~reg0feeder\, VGA_G[5]~reg0feeder, MSX, 1
instance = comp, \VGA_G[5]~reg0\, VGA_G[5]~reg0, MSX, 1
instance = comp, \RGBtoYPbPr|Mult4|mult_core|romout[0][6]\, RGBtoYPbPr|Mult4|mult_core|romout[0][6], MSX, 1
instance = comp, \RGBtoYPbPr|Mult4|mult_core|padder|adder[0]|_~0\, RGBtoYPbPr|Mult4|mult_core|padder|adder[0]|_~0, MSX, 1
instance = comp, \RGBtoYPbPr|g_b[6]\, RGBtoYPbPr|g_b[6], MSX, 1
instance = comp, \RGBtoYPbPr|Mult3|mult_core|romout[0][6]~3\, RGBtoYPbPr|Mult3|mult_core|romout[0][6]~3, MSX, 1
instance = comp, \RGBtoYPbPr|Mult3|mult_core|padder|adder[0]|_~1\, RGBtoYPbPr|Mult3|mult_core|padder|adder[0]|_~1, MSX, 1
instance = comp, \RGBtoYPbPr|r_b[4]\, RGBtoYPbPr|r_b[4], MSX, 1
instance = comp, \RGBtoYPbPr|Add4~0\, RGBtoYPbPr|Add4~0, MSX, 1
instance = comp, \RGBtoYPbPr|Mult3|mult_core|romout[0][3]~4\, RGBtoYPbPr|Mult3|mult_core|romout[0][3]~4, MSX, 1
instance = comp, \RGBtoYPbPr|r_b[3]\, RGBtoYPbPr|r_b[3], MSX, 1
instance = comp, \RGBtoYPbPr|Add4~4\, RGBtoYPbPr|Add4~4, MSX, 1
instance = comp, \RGBtoYPbPr|Mult4|mult_core|romout[0][7]~3\, RGBtoYPbPr|Mult4|mult_core|romout[0][7]~3, MSX, 1
instance = comp, \RGBtoYPbPr|g_b[5]\, RGBtoYPbPr|g_b[5], MSX, 1
instance = comp, \RGBtoYPbPr|Mult3|mult_core|romout[0][5]\, RGBtoYPbPr|Mult3|mult_core|romout[0][5], MSX, 1
instance = comp, \RGBtoYPbPr|Mult3|mult_core|padder|cpa_adder|adder|unreg_res_node[5]\, RGBtoYPbPr|Mult3|mult_core|padder|cpa_adder|adder|unreg_res_node[5], MSX, 1
instance = comp, \RGBtoYPbPr|r_b[5]\, RGBtoYPbPr|r_b[5], MSX, 1
instance = comp, \RGBtoYPbPr|Add4~3\, RGBtoYPbPr|Add4~3, MSX, 1
instance = comp, \RGBtoYPbPr|Mult4|mult_core|romout[0][4]~2\, RGBtoYPbPr|Mult4|mult_core|romout[0][4]~2, MSX, 1
instance = comp, \RGBtoYPbPr|g_b[4]\, RGBtoYPbPr|g_b[4], MSX, 1
instance = comp, \RGBtoYPbPr|Add5~0\, RGBtoYPbPr|Add5~0, MSX, 1
instance = comp, \RGBtoYPbPr|g_b[3]\, RGBtoYPbPr|g_b[3], MSX, 1
instance = comp, \RGBtoYPbPr|Add5~1\, RGBtoYPbPr|Add5~1, MSX, 1
instance = comp, \RGBtoYPbPr|Add5~2\, RGBtoYPbPr|Add5~2, MSX, 1
instance = comp, \RGBtoYPbPr|Add5~3\, RGBtoYPbPr|Add5~3, MSX, 1
instance = comp, \RGBtoYPbPr|Mult3|mult_core|padder|cpa_adder|adder|unreg_res_node[6]~0\, RGBtoYPbPr|Mult3|mult_core|padder|cpa_adder|adder|unreg_res_node[6]~0, MSX, 1
instance = comp, \RGBtoYPbPr|r_b[6]\, RGBtoYPbPr|r_b[6], MSX, 1
instance = comp, \RGBtoYPbPr|Add4~1\, RGBtoYPbPr|Add4~1, MSX, 1
instance = comp, \RGBtoYPbPr|Add5~4\, RGBtoYPbPr|Add5~4, MSX, 1
instance = comp, \RGBtoYPbPr|Mult3|mult_core|padder|cpa_adder|adder|_~0\, RGBtoYPbPr|Mult3|mult_core|padder|cpa_adder|adder|_~0, MSX, 1
instance = comp, \RGBtoYPbPr|Mult3|mult_core|romout[0][7]\, RGBtoYPbPr|Mult3|mult_core|romout[0][7], MSX, 1
instance = comp, \RGBtoYPbPr|Mult3|mult_core|padder|adder[0]|_~0\, RGBtoYPbPr|Mult3|mult_core|padder|adder[0]|_~0, MSX, 1
instance = comp, \RGBtoYPbPr|Mult3|mult_core|romout[0][8]\, RGBtoYPbPr|Mult3|mult_core|romout[0][8], MSX, 1
instance = comp, \RGBtoYPbPr|Mult3|mult_core|padder|cpa_adder|adder|unreg_res_node[8]~1\, RGBtoYPbPr|Mult3|mult_core|padder|cpa_adder|adder|unreg_res_node[8]~1, MSX, 1
instance = comp, \RGBtoYPbPr|Mult3|mult_core|padder|adder[0]|_~2\, RGBtoYPbPr|Mult3|mult_core|padder|adder[0]|_~2, MSX, 1
instance = comp, \RGBtoYPbPr|Mult3|mult_core|padder|cpa_adder|adder|unreg_res_node[8]\, RGBtoYPbPr|Mult3|mult_core|padder|cpa_adder|adder|unreg_res_node[8], MSX, 1
instance = comp, \RGBtoYPbPr|r_b[8]\, RGBtoYPbPr|r_b[8], MSX, 1
instance = comp, \RGBtoYPbPr|b_b[8]~feeder\, RGBtoYPbPr|b_b[8]~feeder, MSX, 1
instance = comp, \RGBtoYPbPr|b_b[8]\, RGBtoYPbPr|b_b[8], MSX, 1
instance = comp, \RGBtoYPbPr|Mult0|mult_core|_~1\, RGBtoYPbPr|Mult0|mult_core|_~1, MSX, 1
instance = comp, \RGBtoYPbPr|Mult3|mult_core|padder|cpa_adder|adder|unreg_res_node[7]\, RGBtoYPbPr|Mult3|mult_core|padder|cpa_adder|adder|unreg_res_node[7], MSX, 1
instance = comp, \RGBtoYPbPr|r_b[7]\, RGBtoYPbPr|r_b[7], MSX, 1
instance = comp, \RGBtoYPbPr|Add4~5\, RGBtoYPbPr|Add4~5, MSX, 1
instance = comp, \RGBtoYPbPr|Mult4|mult_core|padder|adder[0]|_~1\, RGBtoYPbPr|Mult4|mult_core|padder|adder[0]|_~1, MSX, 1
instance = comp, \RGBtoYPbPr|Mult4|mult_core|romout[0][7]\, RGBtoYPbPr|Mult4|mult_core|romout[0][7], MSX, 1
instance = comp, \RGBtoYPbPr|Mult4|mult_core|romout[0][8]\, RGBtoYPbPr|Mult4|mult_core|romout[0][8], MSX, 1
instance = comp, \RGBtoYPbPr|Mult4|mult_core|padder|adder[0]|_~2\, RGBtoYPbPr|Mult4|mult_core|padder|adder[0]|_~2, MSX, 1
instance = comp, \RGBtoYPbPr|Mult4|mult_core|padder|cpa_adder|adder|unreg_res_node[8]\, RGBtoYPbPr|Mult4|mult_core|padder|cpa_adder|adder|unreg_res_node[8], MSX, 1
instance = comp, \RGBtoYPbPr|g_b[8]\, RGBtoYPbPr|g_b[8], MSX, 1
instance = comp, \RGBtoYPbPr|Add5~5\, RGBtoYPbPr|Add5~5, MSX, 1
instance = comp, \RGBtoYPbPr|Mult4|mult_core|padder|cpa_adder|adder|unreg_res_node[7]\, RGBtoYPbPr|Mult4|mult_core|padder|cpa_adder|adder|unreg_res_node[7], MSX, 1
instance = comp, \RGBtoYPbPr|g_b[7]\, RGBtoYPbPr|g_b[7], MSX, 1
instance = comp, \RGBtoYPbPr|Add4~2\, RGBtoYPbPr|Add4~2, MSX, 1
instance = comp, \RGBtoYPbPr|Add5~6\, RGBtoYPbPr|Add5~6, MSX, 1
instance = comp, \RGBtoYPbPr|b[8]~feeder\, RGBtoYPbPr|b[8]~feeder, MSX, 1
instance = comp, \RGBtoYPbPr|b[8]\, RGBtoYPbPr|b[8], MSX, 1
instance = comp, \VGA_B[0]~reg0feeder\, VGA_B[0]~reg0feeder, MSX, 1
instance = comp, \VGA_B[0]~reg0\, VGA_B[0]~reg0, MSX, 1
instance = comp, \RGBtoYPbPr|b_b[9]~feeder\, RGBtoYPbPr|b_b[9]~feeder, MSX, 1
instance = comp, \RGBtoYPbPr|b_b[9]\, RGBtoYPbPr|b_b[9], MSX, 1
instance = comp, \RGBtoYPbPr|Mult3|mult_core|padder|adder[0]|_~3\, RGBtoYPbPr|Mult3|mult_core|padder|adder[0]|_~3, MSX, 1
instance = comp, \RGBtoYPbPr|Mult3|mult_core|padder|cpa_adder|adder|_~1\, RGBtoYPbPr|Mult3|mult_core|padder|cpa_adder|adder|_~1, MSX, 1
instance = comp, \RGBtoYPbPr|Mult3|mult_core|padder|cpa_adder|adder|_~2\, RGBtoYPbPr|Mult3|mult_core|padder|cpa_adder|adder|_~2, MSX, 1
instance = comp, \RGBtoYPbPr|Mult3|mult_core|padder|adder[0]|_~4\, RGBtoYPbPr|Mult3|mult_core|padder|adder[0]|_~4, MSX, 1
instance = comp, \RGBtoYPbPr|Mult3|mult_core|padder|cpa_adder|adder|unreg_res_node[9]\, RGBtoYPbPr|Mult3|mult_core|padder|cpa_adder|adder|unreg_res_node[9], MSX, 1
instance = comp, \RGBtoYPbPr|r_b[9]\, RGBtoYPbPr|r_b[9], MSX, 1
instance = comp, \RGBtoYPbPr|Add4~7\, RGBtoYPbPr|Add4~7, MSX, 1
instance = comp, \RGBtoYPbPr|Add4~8\, RGBtoYPbPr|Add4~8, MSX, 1
instance = comp, \RGBtoYPbPr|Add5~7\, RGBtoYPbPr|Add5~7, MSX, 1
instance = comp, \RGBtoYPbPr|Add4~6\, RGBtoYPbPr|Add4~6, MSX, 1
instance = comp, \RGBtoYPbPr|Add5~8\, RGBtoYPbPr|Add5~8, MSX, 1
instance = comp, \RGBtoYPbPr|Mult4|mult_core|padder|cpa_adder|adder|_~0\, RGBtoYPbPr|Mult4|mult_core|padder|cpa_adder|adder|_~0, MSX, 1
instance = comp, \RGBtoYPbPr|Mult4|mult_core|padder|adder[0]|_~3\, RGBtoYPbPr|Mult4|mult_core|padder|adder[0]|_~3, MSX, 1
instance = comp, \RGBtoYPbPr|Mult4|mult_core|romout[0][9]~4\, RGBtoYPbPr|Mult4|mult_core|romout[0][9]~4, MSX, 1
instance = comp, \RGBtoYPbPr|Mult4|mult_core|padder|cpa_adder|adder|unreg_res_node[9]\, RGBtoYPbPr|Mult4|mult_core|padder|cpa_adder|adder|unreg_res_node[9], MSX, 1
instance = comp, \RGBtoYPbPr|g_b[9]\, RGBtoYPbPr|g_b[9], MSX, 1
instance = comp, \RGBtoYPbPr|Add5~9\, RGBtoYPbPr|Add5~9, MSX, 1
instance = comp, \RGBtoYPbPr|b[9]\, RGBtoYPbPr|b[9], MSX, 1
instance = comp, \VGA_B[1]~reg0feeder\, VGA_B[1]~reg0feeder, MSX, 1
instance = comp, \VGA_B[1]~reg0\, VGA_B[1]~reg0, MSX, 1
instance = comp, \RGBtoYPbPr|Add5~10\, RGBtoYPbPr|Add5~10, MSX, 1
instance = comp, \RGBtoYPbPr|b_b[10]~feeder\, RGBtoYPbPr|b_b[10]~feeder, MSX, 1
instance = comp, \RGBtoYPbPr|b_b[10]\, RGBtoYPbPr|b_b[10], MSX, 1
instance = comp, \RGBtoYPbPr|Mult3|mult_core|padder|cpa_adder|adder|_~3\, RGBtoYPbPr|Mult3|mult_core|padder|cpa_adder|adder|_~3, MSX, 1
instance = comp, \RGBtoYPbPr|Mult3|mult_core|padder|cpa_adder|adder|unreg_res_node[10]~2\, RGBtoYPbPr|Mult3|mult_core|padder|cpa_adder|adder|unreg_res_node[10]~2, MSX, 1
instance = comp, \RGBtoYPbPr|Mult3|mult_core|padder|cpa_adder|adder|unreg_res_node[10]\, RGBtoYPbPr|Mult3|mult_core|padder|cpa_adder|adder|unreg_res_node[10], MSX, 1
instance = comp, \RGBtoYPbPr|r_b[10]\, RGBtoYPbPr|r_b[10], MSX, 1
instance = comp, \RGBtoYPbPr|Add4~9\, RGBtoYPbPr|Add4~9, MSX, 1
instance = comp, \RGBtoYPbPr|Add4~10\, RGBtoYPbPr|Add4~10, MSX, 1
instance = comp, \RGBtoYPbPr|Mult4|mult_core|padder|adder[0]|_~4\, RGBtoYPbPr|Mult4|mult_core|padder|adder[0]|_~4, MSX, 1
instance = comp, \RGBtoYPbPr|Mult4|mult_core|padder|cpa_adder|adder|_~1\, RGBtoYPbPr|Mult4|mult_core|padder|cpa_adder|adder|_~1, MSX, 1
instance = comp, \RGBtoYPbPr|Mult4|mult_core|romout[0][10]\, RGBtoYPbPr|Mult4|mult_core|romout[0][10], MSX, 1
instance = comp, \RGBtoYPbPr|Mult4|mult_core|padder|cpa_adder|adder|unreg_res_node[10]\, RGBtoYPbPr|Mult4|mult_core|padder|cpa_adder|adder|unreg_res_node[10], MSX, 1
instance = comp, \RGBtoYPbPr|g_b[10]\, RGBtoYPbPr|g_b[10], MSX, 1
instance = comp, \RGBtoYPbPr|Add5~11\, RGBtoYPbPr|Add5~11, MSX, 1
instance = comp, \RGBtoYPbPr|b[10]\, RGBtoYPbPr|b[10], MSX, 1
instance = comp, \VGA_B[2]~reg0feeder\, VGA_B[2]~reg0feeder, MSX, 1
instance = comp, \VGA_B[2]~reg0\, VGA_B[2]~reg0, MSX, 1
instance = comp, \RGBtoYPbPr|Mult4|mult_core|padder|cpa_adder|adder|_~2\, RGBtoYPbPr|Mult4|mult_core|padder|cpa_adder|adder|_~2, MSX, 1
instance = comp, \RGBtoYPbPr|Mult4|mult_core|padder|cpa_adder|adder|unreg_res_node[11]\, RGBtoYPbPr|Mult4|mult_core|padder|cpa_adder|adder|unreg_res_node[11], MSX, 1
instance = comp, \RGBtoYPbPr|g_b[11]\, RGBtoYPbPr|g_b[11], MSX, 1
instance = comp, \RGBtoYPbPr|Add5~12\, RGBtoYPbPr|Add5~12, MSX, 1
instance = comp, \RGBtoYPbPr|Mult3|mult_core|padder|cpa_adder|adder|unreg_res_node[11]~3\, RGBtoYPbPr|Mult3|mult_core|padder|cpa_adder|adder|unreg_res_node[11]~3, MSX, 1
instance = comp, \RGBtoYPbPr|r_b[11]\, RGBtoYPbPr|r_b[11], MSX, 1
instance = comp, \RGBtoYPbPr|Add4~11\, RGBtoYPbPr|Add4~11, MSX, 1
instance = comp, \RGBtoYPbPr|b_b[11]~feeder\, RGBtoYPbPr|b_b[11]~feeder, MSX, 1
instance = comp, \RGBtoYPbPr|b_b[11]\, RGBtoYPbPr|b_b[11], MSX, 1
instance = comp, \RGBtoYPbPr|Add4~12\, RGBtoYPbPr|Add4~12, MSX, 1
instance = comp, \RGBtoYPbPr|Add5~13\, RGBtoYPbPr|Add5~13, MSX, 1
instance = comp, \RGBtoYPbPr|b[11]\, RGBtoYPbPr|b[11], MSX, 1
instance = comp, \VGA_B[3]~reg0feeder\, VGA_B[3]~reg0feeder, MSX, 1
instance = comp, \VGA_B[3]~reg0\, VGA_B[3]~reg0, MSX, 1
instance = comp, \RGBtoYPbPr|Mult4|mult_core|padder|cpa_adder|adder|_~3\, RGBtoYPbPr|Mult4|mult_core|padder|cpa_adder|adder|_~3, MSX, 1
instance = comp, \RGBtoYPbPr|g_b[12]\, RGBtoYPbPr|g_b[12], MSX, 1
instance = comp, \RGBtoYPbPr|Add5~14\, RGBtoYPbPr|Add5~14, MSX, 1
instance = comp, \RGBtoYPbPr|b_b[12]~4\, RGBtoYPbPr|b_b[12]~4, MSX, 1
instance = comp, \RGBtoYPbPr|b_b[12]\, RGBtoYPbPr|b_b[12], MSX, 1
instance = comp, \RGBtoYPbPr|Add4~13\, RGBtoYPbPr|Add4~13, MSX, 1
instance = comp, \RGBtoYPbPr|Add5~15\, RGBtoYPbPr|Add5~15, MSX, 1
instance = comp, \RGBtoYPbPr|b[12]\, RGBtoYPbPr|b[12], MSX, 1
instance = comp, \VGA_B[4]~reg0feeder\, VGA_B[4]~reg0feeder, MSX, 1
instance = comp, \VGA_B[4]~reg0\, VGA_B[4]~reg0, MSX, 1
instance = comp, \RGBtoYPbPr|b_b~5\, RGBtoYPbPr|b_b~5, MSX, 1
instance = comp, \RGBtoYPbPr|b_b[13]\, RGBtoYPbPr|b_b[13], MSX, 1
instance = comp, \RGBtoYPbPr|Add5~16\, RGBtoYPbPr|Add5~16, MSX, 1
instance = comp, \RGBtoYPbPr|Add4~14\, RGBtoYPbPr|Add4~14, MSX, 1
instance = comp, \RGBtoYPbPr|Add5~17\, RGBtoYPbPr|Add5~17, MSX, 1
instance = comp, \RGBtoYPbPr|b[13]~feeder\, RGBtoYPbPr|b[13]~feeder, MSX, 1
instance = comp, \RGBtoYPbPr|b[13]\, RGBtoYPbPr|b[13], MSX, 1
instance = comp, \VGA_B[5]~reg0\, VGA_B[5]~reg0, MSX, 1
instance = comp, \user_io|but_sw[6]~feeder\, user_io|but_sw[6]~feeder, MSX, 1
instance = comp, \user_io|but_sw[6]\, user_io|but_sw[6], MSX, 1
instance = comp, \VGA_HS~0\, VGA_HS~0, MSX, 1
instance = comp, \RGBtoYPbPr|hs_out\, RGBtoYPbPr|hs_out, MSX, 1
instance = comp, \comb~0\, comb~0, MSX, 1
instance = comp, \RGBtoYPbPr|cs_d\, RGBtoYPbPr|cs_d, MSX, 1
instance = comp, \RGBtoYPbPr|cs_out\, RGBtoYPbPr|cs_out, MSX, 1
instance = comp, \VGA_HS~1\, VGA_HS~1, MSX, 1
instance = comp, \VGA_HS~reg0\, VGA_HS~reg0, MSX, 1
instance = comp, \RGBtoYPbPr|vs_d~feeder\, RGBtoYPbPr|vs_d~feeder, MSX, 1
instance = comp, \RGBtoYPbPr|vs_d\, RGBtoYPbPr|vs_d, MSX, 1
instance = comp, \RGBtoYPbPr|vs_out~feeder\, RGBtoYPbPr|vs_out~feeder, MSX, 1
instance = comp, \RGBtoYPbPr|vs_out\, RGBtoYPbPr|vs_out, MSX, 1
instance = comp, \VGA_VS~0\, VGA_VS~0, MSX, 1
instance = comp, \VGA_VS~reg0\, VGA_VS~reg0, MSX, 1
instance = comp, \emsx|U08|kanjiptr2~6\, emsx|U08|kanjiptr2~6, MSX, 1
instance = comp, \emsx|U08|kanjiptr2[1]\, emsx|U08|kanjiptr2[1], MSX, 1
instance = comp, \emsx|U08|kanjiptr1~6\, emsx|U08|kanjiptr1~6, MSX, 1
instance = comp, \emsx|U08|kanjiptr1[1]\, emsx|U08|kanjiptr1[1], MSX, 1
instance = comp, \emsx|Mux102~9\, emsx|Mux102~9, MSX, 1
instance = comp, \emsx|Mux102~10\, emsx|Mux102~10, MSX, 1
instance = comp, \emsx|SdrAdr~4\, emsx|SdrAdr~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|Equal0~1\, emsx|U20|U_VDP_REGISTER|Equal0~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[4]~22\, emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[4]~22, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_R26_H_SCROLL[3]~feeder\, emsx|U20|U_VDP_REGISTER|FF_R26_H_SCROLL[3]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_R26_H_SCROLL[3]~0\, emsx|U20|U_VDP_REGISTER|FF_R26_H_SCROLL[3]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_R26_H_SCROLL[3]\, emsx|U20|U_VDP_REGISTER|FF_R26_H_SCROLL[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R26_H_SCROLL[3]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R26_H_SCROLL[3]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R26_H_SCROLL[3]~0\, emsx|U20|U_VDP_REGISTER|REG_R26_H_SCROLL[3]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R26_H_SCROLL[3]\, emsx|U20|U_VDP_REGISTER|REG_R26_H_SCROLL[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|Add0~0\, emsx|U20|U_VDP_GRAPHIC123M|Add0~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|process_2~0\, emsx|U20|U_VDP_GRAPHIC123M|process_2~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_NUM[3]\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_NUM[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[2]~23\, emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[2]~23, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|Mux20~0\, emsx|U20|U_VDP_GRAPHIC123M|Mux20~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|Mux20~1\, emsx|U20|U_VDP_GRAPHIC123M|Mux20~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[0]\, emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[0], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add2~2\, emsx|U20|U_SPRITE|Add2~2, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux67~0\, emsx|U20|U_SPRITE|Mux67~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPARELINENUM[1]\, emsx|U20|U_SPRITE|SPPREPARELINENUM[1], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux15~0\, emsx|U20|U_SPRITE|Mux15~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADRPREPARE[1]\, emsx|U20|U_SPRITE|IRAMADRPREPARE[1], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADR[1]~3\, emsx|U20|U_SPRITE|IRAMADR[1]~3, MSX, 1
instance = comp, \emsx|U20|IRAMADR~34\, emsx|U20|IRAMADR~34, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX[3]\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX~6\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX~7\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[1]~2\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[1]~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[1]\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[1], MSX, 1
instance = comp, \emsx|U20|IRAMADR~35\, emsx|U20|IRAMADR~35, MSX, 1
instance = comp, \emsx|U20|IRAMADR~36\, emsx|U20|IRAMADR~36, MSX, 1
instance = comp, \emsx|U20|IRAMADR~37\, emsx|U20|IRAMADR~37, MSX, 1
instance = comp, \emsx|U20|IRAMADR~38\, emsx|U20|IRAMADR~38, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Equal8~2\, emsx|U20|U_VDP_TEXT12|Equal8~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|ITXVRAMREADEN2~2\, emsx|U20|U_VDP_TEXT12|ITXVRAMREADEN2~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERX[1]~7\, emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERX[1]~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERX[1]~8\, emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERX[1]~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERX[0]~9\, emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERX[0]~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERX[0]\, emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERX[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Mux87~0\, emsx|U20|U_VDP_TEXT12|Mux87~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|process_3~1\, emsx|U20|U_VDP_TEXT12|process_3~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERSTARTOFLINE[0]~12\, emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERSTARTOFLINE[0]~12, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERSTARTOFLINE[0]\, emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERSTARTOFLINE[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Add3~6\, emsx|U20|U_VDP_TEXT12|Add3~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERX[1]\, emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERX[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Add0~11\, emsx|U20|U_VDP_TEXT12|Add0~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Mux86~0\, emsx|U20|U_VDP_TEXT12|Mux86~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERSTARTOFLINE[1]\, emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERSTARTOFLINE[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Add0~0\, emsx|U20|U_VDP_TEXT12|Add0~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Add3~5\, emsx|U20|U_VDP_TEXT12|Add3~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERX[2]\, emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERX[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Mux85~0\, emsx|U20|U_VDP_TEXT12|Mux85~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERSTARTOFLINE[2]\, emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERSTARTOFLINE[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Add0~1\, emsx|U20|U_VDP_TEXT12|Add0~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Add3~4\, emsx|U20|U_VDP_TEXT12|Add3~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERX[3]\, emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERX[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Mux84~0\, emsx|U20|U_VDP_TEXT12|Mux84~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERSTARTOFLINE[3]\, emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERSTARTOFLINE[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Add0~8\, emsx|U20|U_VDP_TEXT12|Add0~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PRAMADR[0]~16\, emsx|U20|U_VDP_TEXT12|PRAMADR[0]~16, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PRAMADR[0]~feeder\, emsx|U20|U_VDP_TEXT12|PRAMADR[0]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PRAMADR[0]\, emsx|U20|U_VDP_TEXT12|PRAMADR[0], MSX, 1
instance = comp, \emsx|U20|IRAMADR~39\, emsx|U20|IRAMADR~39, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX~0\, emsx|U20|U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX[1]~1\, emsx|U20|U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX[1]~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX[1]\, emsx|U20|U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[0]~feeder\, emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[0]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[0]\, emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[0], MSX, 1
instance = comp, \emsx|U20|IRAMADR~40\, emsx|U20|IRAMADR~40, MSX, 1
instance = comp, \emsx|U20|IRAMADR[0]\, emsx|U20|IRAMADR[0], MSX, 1
instance = comp, \emsx|process_45~0\, emsx|process_45~0, MSX, 1
instance = comp, \emsx|Mux102~6\, emsx|Mux102~6, MSX, 1
instance = comp, \emsx|Mux102~7\, emsx|Mux102~7, MSX, 1
instance = comp, \emsx|Mux102~8\, emsx|Mux102~8, MSX, 1
instance = comp, \emsx|Mux102~11\, emsx|Mux102~11, MSX, 1
instance = comp, \emsx|Mux104~0\, emsx|Mux104~0, MSX, 1
instance = comp, \emsx|SdrAdr[0]~_Duplicate_1\, emsx|SdrAdr[0]~_Duplicate_1, MSX, 1
instance = comp, \emsx|U08|kanjiptr1[12]~13\, emsx|U08|kanjiptr1[12]~13, MSX, 1
instance = comp, \emsx|U08|kanjiptr1[11]~5\, emsx|U08|kanjiptr1[11]~5, MSX, 1
instance = comp, \emsx|U08|kanjiptr1[12]\, emsx|U08|kanjiptr1[12], MSX, 1
instance = comp, \emsx|U08|kanjiptr2[12]~13\, emsx|U08|kanjiptr2[12]~13, MSX, 1
instance = comp, \emsx|U08|kanjiptr2[16]~5\, emsx|U08|kanjiptr2[16]~5, MSX, 1
instance = comp, \emsx|U08|kanjiptr2[12]\, emsx|U08|kanjiptr2[12], MSX, 1
instance = comp, \emsx|Mux102~3\, emsx|Mux102~3, MSX, 1
instance = comp, \emsx|Mux102~4\, emsx|Mux102~4, MSX, 1
instance = comp, \emsx|Mux102~1\, emsx|Mux102~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R4_PT_GEN_ADDR[0]\, emsx|U20|U_VDP_REGISTER|REG_R4_PT_GEN_ADDR[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Mux5~0\, emsx|U20|U_VDP_TEXT12|Mux5~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Add0~2\, emsx|U20|U_VDP_TEXT12|Add0~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Add3~0\, emsx|U20|U_VDP_TEXT12|Add3~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Add3~3\, emsx|U20|U_VDP_TEXT12|Add3~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERX[4]\, emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERX[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Mux83~0\, emsx|U20|U_VDP_TEXT12|Mux83~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERSTARTOFLINE[4]\, emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERSTARTOFLINE[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Add0~3\, emsx|U20|U_VDP_TEXT12|Add0~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Add3~2\, emsx|U20|U_VDP_TEXT12|Add3~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERX[5]\, emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERX[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Mux82~0\, emsx|U20|U_VDP_TEXT12|Mux82~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERSTARTOFLINE[5]\, emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERSTARTOFLINE[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Add0~4\, emsx|U20|U_VDP_TEXT12|Add0~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Add3~1\, emsx|U20|U_VDP_TEXT12|Add3~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERX[6]\, emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERX[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Mux81~0\, emsx|U20|U_VDP_TEXT12|Mux81~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERSTARTOFLINE[6]\, emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERSTARTOFLINE[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Add0~15\, emsx|U20|U_VDP_TEXT12|Add0~15, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Mux80~0\, emsx|U20|U_VDP_TEXT12|Mux80~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERSTARTOFLINE[7]\, emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERSTARTOFLINE[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Add0~5\, emsx|U20|U_VDP_TEXT12|Add0~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Mux79~0\, emsx|U20|U_VDP_TEXT12|Mux79~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERSTARTOFLINE[8]\, emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERSTARTOFLINE[8], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Mux78~0\, emsx|U20|U_VDP_TEXT12|Mux78~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERSTARTOFLINE[9]\, emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERSTARTOFLINE[9], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Add0~6\, emsx|U20|U_VDP_TEXT12|Add0~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Mux77~0\, emsx|U20|U_VDP_TEXT12|Mux77~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERSTARTOFLINE[10]\, emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERSTARTOFLINE[10], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Mux76~0\, emsx|U20|U_VDP_TEXT12|Mux76~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERSTARTOFLINE[11]\, emsx|U20|U_VDP_TEXT12|TXCHARCOUNTERSTARTOFLINE[11], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Add0~7\, emsx|U20|U_VDP_TEXT12|Add0~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_R2_PT_NAM_ADDR[1]~feeder\, emsx|U20|U_VDP_REGISTER|FF_R2_PT_NAM_ADDR[1]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_R2_PT_NAM_ADDR[1]\, emsx|U20|U_VDP_REGISTER|FF_R2_PT_NAM_ADDR[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R2_PT_NAM_ADDR[1]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R2_PT_NAM_ADDR[1]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R2_PT_NAM_ADDR[1]\, emsx|U20|U_VDP_REGISTER|REG_R2_PT_NAM_ADDR[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Mux5~3\, emsx|U20|U_VDP_TEXT12|Mux5~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R10R3_COL_ADDR[5]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R10R3_COL_ADDR[5]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R10R3_COL_ADDR[5]~0\, emsx|U20|U_VDP_REGISTER|REG_R10R3_COL_ADDR[5]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R10R3_COL_ADDR[5]\, emsx|U20|U_VDP_REGISTER|REG_R10R3_COL_ADDR[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Mux5~1\, emsx|U20|U_VDP_TEXT12|Mux5~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Mux5~2\, emsx|U20|U_VDP_TEXT12|Mux5~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Mux5~4\, emsx|U20|U_VDP_TEXT12|Mux5~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PRAMADR[11]\, emsx|U20|U_VDP_TEXT12|PRAMADR[11], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY[3]\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY~0\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[11]~3\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[11]~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[11]~feeder\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[11]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY[4]\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY~2\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[12]~4\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[12]~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[11]\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[11], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R11R5_SP_ATR_ADDR[5]~0\, emsx|U20|U_VDP_REGISTER|REG_R11R5_SP_ATR_ADDR[5]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R11R5_SP_ATR_ADDR[5]\, emsx|U20|U_VDP_REGISTER|REG_R11R5_SP_ATR_ADDR[5], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPATTRTBLBASEADDR[5]~feeder\, emsx|U20|U_SPRITE|SPATTRTBLBASEADDR[5]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPATTRTBLBASEADDR[5]\, emsx|U20|U_SPRITE|SPATTRTBLBASEADDR[5], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_VRAM_ADDR[12]\, emsx|U20|U_SPRITE|FF_Y_TEST_VRAM_ADDR[12], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R6_SP_GEN_ADDR[1]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R6_SP_GEN_ADDR[1]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R6_SP_GEN_ADDR[1]\, emsx|U20|U_VDP_REGISTER|REG_R6_SP_GEN_ADDR[1], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPTNGENETBLBASEADDR[1]~feeder\, emsx|U20|U_SPRITE|SPPTNGENETBLBASEADDR[1]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPTNGENETBLBASEADDR[1]\, emsx|U20|U_SPRITE|SPPTNGENETBLBASEADDR[1], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux4~0\, emsx|U20|U_SPRITE|Mux4~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADRPREPARE[12]\, emsx|U20|U_SPRITE|IRAMADRPREPARE[12], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADR[12]~1\, emsx|U20|U_SPRITE|IRAMADR[12]~1, MSX, 1
instance = comp, \emsx|U20|IRAMADR~19\, emsx|U20|IRAMADR~19, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[12]~feeder\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[12]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY[5]\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY~3\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[13]~6\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[13]~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[12]\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[12], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R11R5_SP_ATR_ADDR[4]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R11R5_SP_ATR_ADDR[4]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R11R5_SP_ATR_ADDR[4]\, emsx|U20|U_VDP_REGISTER|REG_R11R5_SP_ATR_ADDR[4], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPATTRTBLBASEADDR[4]~feeder\, emsx|U20|U_SPRITE|SPATTRTBLBASEADDR[4]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPATTRTBLBASEADDR[4]\, emsx|U20|U_SPRITE|SPATTRTBLBASEADDR[4], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_VRAM_ADDR[11]\, emsx|U20|U_SPRITE|FF_Y_TEST_VRAM_ADDR[11], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R6_SP_GEN_ADDR[0]\, emsx|U20|U_VDP_REGISTER|REG_R6_SP_GEN_ADDR[0], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPTNGENETBLBASEADDR[0]~feeder\, emsx|U20|U_SPRITE|SPPTNGENETBLBASEADDR[0]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPTNGENETBLBASEADDR[0]\, emsx|U20|U_SPRITE|SPPTNGENETBLBASEADDR[0], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux5~0\, emsx|U20|U_SPRITE|Mux5~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADRPREPARE[11]\, emsx|U20|U_SPRITE|IRAMADRPREPARE[11], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADR[11]~0\, emsx|U20|U_SPRITE|IRAMADR[11]~0, MSX, 1
instance = comp, \emsx|U20|IRAMADR~20\, emsx|U20|IRAMADR~20, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|Mux9~5\, emsx|U20|U_VDP_GRAPHIC123M|Mux9~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[12]~20\, emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[12]~20, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|Mux9~3\, emsx|U20|U_VDP_GRAPHIC123M|Mux9~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|Mux9~2\, emsx|U20|U_VDP_GRAPHIC123M|Mux9~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|Mux9~4\, emsx|U20|U_VDP_GRAPHIC123M|Mux9~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[11]\, emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[11], MSX, 1
instance = comp, \emsx|U20|IRAMADR~23\, emsx|U20|IRAMADR~23, MSX, 1
instance = comp, \emsx|U20|IRAMADR~24\, emsx|U20|IRAMADR~24, MSX, 1
instance = comp, \emsx|U20|IRAMADR~25\, emsx|U20|IRAMADR~25, MSX, 1
instance = comp, \emsx|U20|IRAMADR~26\, emsx|U20|IRAMADR~26, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|LATCHEDPTNNAMETBLBASEADDR[1]\, emsx|U20|U_VDP_GRAPHIC4567|LATCHEDPTNNAMETBLBASEADDR[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PRAMADR~0\, emsx|U20|U_VDP_GRAPHIC4567|PRAMADR~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[11]\, emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[11], MSX, 1
instance = comp, \emsx|U20|IRAMADR~29\, emsx|U20|IRAMADR~29, MSX, 1
instance = comp, \emsx|U20|IRAMADR[11]\, emsx|U20|IRAMADR[11], MSX, 1
instance = comp, \emsx|Mux102~0\, emsx|Mux102~0, MSX, 1
instance = comp, \emsx|Mux102~2\, emsx|Mux102~2, MSX, 1
instance = comp, \emsx|Mux102~5\, emsx|Mux102~5, MSX, 1
instance = comp, \emsx|Mux102~12\, emsx|Mux102~12, MSX, 1
instance = comp, \emsx|SdrAdr[0]\, emsx|SdrAdr[0], MSX, 1
instance = comp, \emsx|U08|kanjiptr2~8\, emsx|U08|kanjiptr2~8, MSX, 1
instance = comp, \emsx|U08|kanjiptr2[2]\, emsx|U08|kanjiptr2[2], MSX, 1
instance = comp, \emsx|U08|kanjiptr1~8\, emsx|U08|kanjiptr1~8, MSX, 1
instance = comp, \emsx|U08|kanjiptr1[2]\, emsx|U08|kanjiptr1[2], MSX, 1
instance = comp, \emsx|Mux101~2\, emsx|Mux101~2, MSX, 1
instance = comp, \emsx|Mux101~3\, emsx|Mux101~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Add0~10\, emsx|U20|U_VDP_TEXT12|Add0~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PRAMADR[1]~17\, emsx|U20|U_VDP_TEXT12|PRAMADR[1]~17, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PRAMADR[1]\, emsx|U20|U_VDP_TEXT12|PRAMADR[1], MSX, 1
instance = comp, \emsx|U20|IRAMADR~43\, emsx|U20|IRAMADR~43, MSX, 1
instance = comp, \emsx|U20|IRAMADR~44\, emsx|U20|IRAMADR~44, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_VRAM_ADDR[2]\, emsx|U20|U_SPRITE|FF_Y_TEST_VRAM_ADDR[2], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[0][0]~feeder\, emsx|U20|U_SPRITE|SPRENDERPLANES[0][0]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Decoder0~1\, emsx|U20|U_SPRITE|Decoder0~1, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Decoder0~2\, emsx|U20|U_SPRITE|Decoder0~2, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[0][0]\, emsx|U20|U_SPRITE|SPRENDERPLANES[0][0], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPLANENUM[4]~8\, emsx|U20|U_SPRITE|SPPREPAREPLANENUM[4]~8, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Decoder0~5\, emsx|U20|U_SPRITE|Decoder0~5, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[4][0]\, emsx|U20|U_SPRITE|SPRENDERPLANES[4][0], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Decoder0~4\, emsx|U20|U_SPRITE|Decoder0~4, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[5][0]\, emsx|U20|U_SPRITE|SPRENDERPLANES[5][0], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPLANENUM~6\, emsx|U20|U_SPRITE|SPPREPAREPLANENUM~6, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Decoder0~6\, emsx|U20|U_SPRITE|Decoder0~6, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[6][0]\, emsx|U20|U_SPRITE|SPRENDERPLANES[6][0], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Decoder0~3\, emsx|U20|U_SPRITE|Decoder0~3, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[7][0]\, emsx|U20|U_SPRITE|SPRENDERPLANES[7][0], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Add6~0\, emsx|U20|U_SPRITE|Add6~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPLANENUM~7\, emsx|U20|U_SPRITE|SPPREPAREPLANENUM~7, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Decoder0~9\, emsx|U20|U_SPRITE|Decoder0~9, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[2][0]\, emsx|U20|U_SPRITE|SPRENDERPLANES[2][0], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPLANENUM[4]~9\, emsx|U20|U_SPRITE|SPPREPAREPLANENUM[4]~9, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Decoder0~8\, emsx|U20|U_SPRITE|Decoder0~8, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[1][0]\, emsx|U20|U_SPRITE|SPRENDERPLANES[1][0], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[3][0]~feeder\, emsx|U20|U_SPRITE|SPRENDERPLANES[3][0]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Decoder0~7\, emsx|U20|U_SPRITE|Decoder0~7, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[3][0]\, emsx|U20|U_SPRITE|SPRENDERPLANES[3][0], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPLANENUM~10\, emsx|U20|U_SPRITE|SPPREPAREPLANENUM~10, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPLANENUM~11\, emsx|U20|U_SPRITE|SPPREPAREPLANENUM~11, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPLANENUM~12\, emsx|U20|U_SPRITE|SPPREPAREPLANENUM~12, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPLANENUM[0]\, emsx|U20|U_SPRITE|SPPREPAREPLANENUM[0], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux66~0\, emsx|U20|U_SPRITE|Mux66~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPARELINENUM[2]\, emsx|U20|U_SPRITE|SPPREPARELINENUM[2], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADRPREPARE[2]~24\, emsx|U20|U_SPRITE|IRAMADRPREPARE[2]~24, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADRPREPARE[2]\, emsx|U20|U_SPRITE|IRAMADRPREPARE[2], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADR[2]~4\, emsx|U20|U_SPRITE|IRAMADR[2]~4, MSX, 1
instance = comp, \emsx|U20|IRAMADR~41\, emsx|U20|IRAMADR~41, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX[4]\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX~8\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX~9\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[2]~5\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[2]~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[2]\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[2], MSX, 1
instance = comp, \emsx|U20|IRAMADR~42\, emsx|U20|IRAMADR~42, MSX, 1
instance = comp, \emsx|U20|IRAMADR~45\, emsx|U20|IRAMADR~45, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_NUM[4]\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_NUM[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_R26_H_SCROLL[4]~feeder\, emsx|U20|U_VDP_REGISTER|FF_R26_H_SCROLL[4]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_R26_H_SCROLL[4]\, emsx|U20|U_VDP_REGISTER|FF_R26_H_SCROLL[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R26_H_SCROLL[4]\, emsx|U20|U_VDP_REGISTER|REG_R26_H_SCROLL[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|Add0~1\, emsx|U20|U_VDP_GRAPHIC123M|Add0~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|Mux19~0\, emsx|U20|U_VDP_GRAPHIC123M|Mux19~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|Mux19~1\, emsx|U20|U_VDP_GRAPHIC123M|Mux19~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[1]\, emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[1], MSX, 1
instance = comp, \emsx|U20|IRAMADR~46\, emsx|U20|IRAMADR~46, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX~2\, emsx|U20|U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX[2]\, emsx|U20|U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[1]~feeder\, emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[1]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[1]\, emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[1], MSX, 1
instance = comp, \emsx|U20|IRAMADR~47\, emsx|U20|IRAMADR~47, MSX, 1
instance = comp, \emsx|U20|IRAMADR[1]\, emsx|U20|IRAMADR[1], MSX, 1
instance = comp, \emsx|Mux101~0\, emsx|Mux101~0, MSX, 1
instance = comp, \emsx|Mux101~1\, emsx|Mux101~1, MSX, 1
instance = comp, \emsx|Mux101~4\, emsx|Mux101~4, MSX, 1
instance = comp, \emsx|SdrAdr[1]~_Duplicate_1\, emsx|SdrAdr[1]~_Duplicate_1, MSX, 1
instance = comp, \emsx|U31_1|SccBank0[0]~0\, emsx|U31_1|SccBank0[0]~0, MSX, 1
instance = comp, \emsx|U31_1|process_1~2\, emsx|U31_1|process_1~2, MSX, 1
instance = comp, \emsx|U31_1|SccBank0[0]\, emsx|U31_1|SccBank0[0], MSX, 1
instance = comp, \emsx|U31_1|process_1~3\, emsx|U31_1|process_1~3, MSX, 1
instance = comp, \emsx|U31_1|SccBank1[0]\, emsx|U31_1|SccBank1[0], MSX, 1
instance = comp, \emsx|U31_1|SccBank3[0]\, emsx|U31_1|SccBank3[0], MSX, 1
instance = comp, \emsx|CpuAdr~16\, emsx|CpuAdr~16, MSX, 1
instance = comp, \emsx|CpuAdr~17\, emsx|CpuAdr~17, MSX, 1
instance = comp, \emsx|Mux101~10\, emsx|Mux101~10, MSX, 1
instance = comp, \emsx|U03|ff_bank1[0]~0\, emsx|U03|ff_bank1[0]~0, MSX, 1
instance = comp, \emsx|U03|Decoder0~6\, emsx|U03|Decoder0~6, MSX, 1
instance = comp, \emsx|U03|ff_bank1[0]\, emsx|U03|ff_bank1[0], MSX, 1
instance = comp, \emsx|U03|ff_bank0[0]~0\, emsx|U03|ff_bank0[0]~0, MSX, 1
instance = comp, \emsx|U03|ff_bank0[0]\, emsx|U03|ff_bank0[0], MSX, 1
instance = comp, \emsx|CpuAdr~13\, emsx|CpuAdr~13, MSX, 1
instance = comp, \emsx|U03|ff_bank2[0]~0\, emsx|U03|ff_bank2[0]~0, MSX, 1
instance = comp, \emsx|U03|ff_bank2[0]\, emsx|U03|ff_bank2[0], MSX, 1
instance = comp, \emsx|U03|ff_bank3[0]~0\, emsx|U03|ff_bank3[0]~0, MSX, 1
instance = comp, \emsx|U03|ff_bank3[0]\, emsx|U03|ff_bank3[0], MSX, 1
instance = comp, \emsx|CpuAdr~12\, emsx|CpuAdr~12, MSX, 1
instance = comp, \emsx|Mux101~7\, emsx|Mux101~7, MSX, 1
instance = comp, \emsx|U08|kanjiptr1[13]~14\, emsx|U08|kanjiptr1[13]~14, MSX, 1
instance = comp, \emsx|U08|kanjiptr1[13]\, emsx|U08|kanjiptr1[13], MSX, 1
instance = comp, \emsx|U08|kanjiptr2[13]~14\, emsx|U08|kanjiptr2[13]~14, MSX, 1
instance = comp, \emsx|U08|kanjiptr2[13]\, emsx|U08|kanjiptr2[13], MSX, 1
instance = comp, \emsx|CpuAdr~14\, emsx|CpuAdr~14, MSX, 1
instance = comp, \emsx|CpuAdr~15\, emsx|CpuAdr~15, MSX, 1
instance = comp, \emsx|Mux101~8\, emsx|Mux101~8, MSX, 1
instance = comp, \emsx|Mux101~9\, emsx|Mux101~9, MSX, 1
instance = comp, \emsx|Mux101~11\, emsx|Mux101~11, MSX, 1
instance = comp, \emsx|U31_2|SccBank3~5\, emsx|U31_2|SccBank3~5, MSX, 1
instance = comp, \emsx|U31_2|SccBank3[0]\, emsx|U31_2|SccBank3[0], MSX, 1
instance = comp, \emsx|CpuAdr~8\, emsx|CpuAdr~8, MSX, 1
instance = comp, \emsx|U31_2|process_1~6\, emsx|U31_2|process_1~6, MSX, 1
instance = comp, \emsx|U31_2|SccBank1~6\, emsx|U31_2|SccBank1~6, MSX, 1
instance = comp, \emsx|U31_2|SccBank1~8\, emsx|U31_2|SccBank1~8, MSX, 1
instance = comp, \emsx|U31_2|SccBank1[0]~7\, emsx|U31_2|SccBank1[0]~7, MSX, 1
instance = comp, \emsx|U31_2|SccBank1[0]~9\, emsx|U31_2|SccBank1[0]~9, MSX, 1
instance = comp, \emsx|U31_2|SccBank1[0]\, emsx|U31_2|SccBank1[0], MSX, 1
instance = comp, \emsx|U31_2|SccBank0~6\, emsx|U31_2|SccBank0~6, MSX, 1
instance = comp, \emsx|U31_2|SccBank0[0]~7\, emsx|U31_2|SccBank0[0]~7, MSX, 1
instance = comp, \emsx|U31_2|SccBank0[0]~9\, emsx|U31_2|SccBank0[0]~9, MSX, 1
instance = comp, \emsx|U31_2|SccBank0[0]\, emsx|U31_2|SccBank0[0], MSX, 1
instance = comp, \emsx|CpuAdr~9\, emsx|CpuAdr~9, MSX, 1
instance = comp, \emsx|CpuAdr~10\, emsx|CpuAdr~10, MSX, 1
instance = comp, \emsx|CpuAdr[13]~11\, emsx|CpuAdr[13]~11, MSX, 1
instance = comp, \emsx|Mux101~5\, emsx|Mux101~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_R2_PT_NAM_ADDR[2]~feeder\, emsx|U20|U_VDP_REGISTER|FF_R2_PT_NAM_ADDR[2]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_R2_PT_NAM_ADDR[2]\, emsx|U20|U_VDP_REGISTER|FF_R2_PT_NAM_ADDR[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R2_PT_NAM_ADDR[2]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R2_PT_NAM_ADDR[2]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R2_PT_NAM_ADDR[2]\, emsx|U20|U_VDP_REGISTER|REG_R2_PT_NAM_ADDR[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|LATCHEDPTNNAMETBLBASEADDR[2]\, emsx|U20|U_VDP_GRAPHIC4567|LATCHEDPTNNAMETBLBASEADDR[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PRAMADR~1\, emsx|U20|U_VDP_GRAPHIC4567|PRAMADR~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[12]\, emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[12], MSX, 1
instance = comp, \emsx|U20|IRAMADR~50\, emsx|U20|IRAMADR~50, MSX, 1
instance = comp, \emsx|U20|IRAMADR~51\, emsx|U20|IRAMADR~51, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|Mux8~5\, emsx|U20|U_VDP_GRAPHIC123M|Mux8~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R10R3_COL_ADDR[6]\, emsx|U20|U_VDP_REGISTER|REG_R10R3_COL_ADDR[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|Mux8~2\, emsx|U20|U_VDP_GRAPHIC123M|Mux8~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R4_PT_GEN_ADDR[1]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R4_PT_GEN_ADDR[1]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R4_PT_GEN_ADDR[1]\, emsx|U20|U_VDP_REGISTER|REG_R4_PT_GEN_ADDR[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|Mux8~3\, emsx|U20|U_VDP_GRAPHIC123M|Mux8~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|Mux8~4\, emsx|U20|U_VDP_GRAPHIC123M|Mux8~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[12]\, emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[12], MSX, 1
instance = comp, \emsx|U20|IRAMADR~52\, emsx|U20|IRAMADR~52, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R11R5_SP_ATR_ADDR[6]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R11R5_SP_ATR_ADDR[6]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R11R5_SP_ATR_ADDR[6]\, emsx|U20|U_VDP_REGISTER|REG_R11R5_SP_ATR_ADDR[6], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPATTRTBLBASEADDR[6]\, emsx|U20|U_SPRITE|SPATTRTBLBASEADDR[6], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_VRAM_ADDR[13]\, emsx|U20|U_SPRITE|FF_Y_TEST_VRAM_ADDR[13], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R6_SP_GEN_ADDR[2]\, emsx|U20|U_VDP_REGISTER|REG_R6_SP_GEN_ADDR[2], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPTNGENETBLBASEADDR[2]~feeder\, emsx|U20|U_SPRITE|SPPTNGENETBLBASEADDR[2]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPTNGENETBLBASEADDR[2]\, emsx|U20|U_SPRITE|SPPTNGENETBLBASEADDR[2], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux3~0\, emsx|U20|U_SPRITE|Mux3~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADRPREPARE[13]\, emsx|U20|U_SPRITE|IRAMADRPREPARE[13], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADR[13]~5\, emsx|U20|U_SPRITE|IRAMADR[13]~5, MSX, 1
instance = comp, \emsx|U20|IRAMADR~48\, emsx|U20|IRAMADR~48, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[13]~feeder\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[13]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY[6]\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY~4\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[14]~8\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[14]~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[13]\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[13], MSX, 1
instance = comp, \emsx|U20|IRAMADR~49\, emsx|U20|IRAMADR~49, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PRAMADR[12]~18\, emsx|U20|U_VDP_TEXT12|PRAMADR[12]~18, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PRAMADR[12]\, emsx|U20|U_VDP_TEXT12|PRAMADR[12], MSX, 1
instance = comp, \emsx|U20|IRAMADR~53\, emsx|U20|IRAMADR~53, MSX, 1
instance = comp, \emsx|U20|IRAMADR~54\, emsx|U20|IRAMADR~54, MSX, 1
instance = comp, \emsx|U20|IRAMADR[12]\, emsx|U20|IRAMADR[12], MSX, 1
instance = comp, \emsx|Mux101~6\, emsx|Mux101~6, MSX, 1
instance = comp, \emsx|Mux101~12\, emsx|Mux101~12, MSX, 1
instance = comp, \emsx|Mux101~13\, emsx|Mux101~13, MSX, 1
instance = comp, \emsx|SdrAdr[1]\, emsx|SdrAdr[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|Add0~2\, emsx|U20|U_VDP_GRAPHIC123M|Add0~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_R26_H_SCROLL[5]\, emsx|U20|U_VDP_REGISTER|FF_R26_H_SCROLL[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R26_H_SCROLL[5]\, emsx|U20|U_VDP_REGISTER|REG_R26_H_SCROLL[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|Add0~3\, emsx|U20|U_VDP_GRAPHIC123M|Add0~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_NUM[5]~feeder\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_NUM[5]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_NUM[5]\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_NUM[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|Mux18~0\, emsx|U20|U_VDP_GRAPHIC123M|Mux18~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|Mux18~1\, emsx|U20|U_VDP_GRAPHIC123M|Mux18~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[2]\, emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Add0~13\, emsx|U20|U_VDP_TEXT12|Add0~13, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Add0~12\, emsx|U20|U_VDP_TEXT12|Add0~12, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PRAMADR[2]~19\, emsx|U20|U_VDP_TEXT12|PRAMADR[2]~19, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PRAMADR[2]\, emsx|U20|U_VDP_TEXT12|PRAMADR[2], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_VRAM_ADDR[3]\, emsx|U20|U_SPRITE|FF_Y_TEST_VRAM_ADDR[3], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[1][1]\, emsx|U20|U_SPRITE|SPRENDERPLANES[1][1], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[4][1]\, emsx|U20|U_SPRITE|SPRENDERPLANES[4][1], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[5][1]\, emsx|U20|U_SPRITE|SPRENDERPLANES[5][1], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPLANENUM~14\, emsx|U20|U_SPRITE|SPPREPAREPLANENUM~14, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[7][1]\, emsx|U20|U_SPRITE|SPRENDERPLANES[7][1], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[6][1]\, emsx|U20|U_SPRITE|SPRENDERPLANES[6][1], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPLANENUM~15\, emsx|U20|U_SPRITE|SPPREPAREPLANENUM~15, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPLANENUM~16\, emsx|U20|U_SPRITE|SPPREPAREPLANENUM~16, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[3][1]\, emsx|U20|U_SPRITE|SPRENDERPLANES[3][1], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[2][1]\, emsx|U20|U_SPRITE|SPRENDERPLANES[2][1], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPLANENUM~17\, emsx|U20|U_SPRITE|SPPREPAREPLANENUM~17, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[0][1]~feeder\, emsx|U20|U_SPRITE|SPRENDERPLANES[0][1]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[0][1]\, emsx|U20|U_SPRITE|SPRENDERPLANES[0][1], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPLANENUM~18\, emsx|U20|U_SPRITE|SPPREPAREPLANENUM~18, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPLANENUM[1]\, emsx|U20|U_SPRITE|SPPREPAREPLANENUM[1], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPATTERNNUM[0]~feeder\, emsx|U20|U_SPRITE|SPPREPAREPATTERNNUM[0]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPATTERNNUM[0]~8\, emsx|U20|U_SPRITE|SPPREPAREPATTERNNUM[0]~8, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPATTERNNUM[0]\, emsx|U20|U_SPRITE|SPPREPAREPATTERNNUM[0], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADRPREPARE[3]~25\, emsx|U20|U_SPRITE|IRAMADRPREPARE[3]~25, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux65~0\, emsx|U20|U_SPRITE|Mux65~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPARELINENUM[3]\, emsx|U20|U_SPRITE|SPPREPARELINENUM[3], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADRPREPARE[3]~26\, emsx|U20|U_SPRITE|IRAMADRPREPARE[3]~26, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADRPREPARE[3]~14\, emsx|U20|U_SPRITE|IRAMADRPREPARE[3]~14, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADRPREPARE[3]~27\, emsx|U20|U_SPRITE|IRAMADRPREPARE[3]~27, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADRPREPARE[3]~28\, emsx|U20|U_SPRITE|IRAMADRPREPARE[3]~28, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADRPREPARE[3]\, emsx|U20|U_SPRITE|IRAMADRPREPARE[3], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADR[3]~7\, emsx|U20|U_SPRITE|IRAMADR[3]~7, MSX, 1
instance = comp, \emsx|U20|IRAMADR~62\, emsx|U20|IRAMADR~62, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX~10\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX[5]\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX~11\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[3]~7\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[3]~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[3]\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[3], MSX, 1
instance = comp, \emsx|U20|IRAMADR~63\, emsx|U20|IRAMADR~63, MSX, 1
instance = comp, \emsx|U20|IRAMADR~64\, emsx|U20|IRAMADR~64, MSX, 1
instance = comp, \emsx|U20|IRAMADR~65\, emsx|U20|IRAMADR~65, MSX, 1
instance = comp, \emsx|U20|IRAMADR~66\, emsx|U20|IRAMADR~66, MSX, 1
instance = comp, \emsx|U20|IRAMADR~67\, emsx|U20|IRAMADR~67, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add9~0\, emsx|U20|U_VDP_GRAPHIC4567|Add9~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX~3\, emsx|U20|U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX[3]\, emsx|U20|U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[2]\, emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[2], MSX, 1
instance = comp, \emsx|U20|IRAMADR~68\, emsx|U20|IRAMADR~68, MSX, 1
instance = comp, \emsx|U20|IRAMADR[2]\, emsx|U20|IRAMADR[2], MSX, 1
instance = comp, \emsx|U08|Add0~0\, emsx|U08|Add0~0, MSX, 1
instance = comp, \emsx|U08|kanjiptr1~9\, emsx|U08|kanjiptr1~9, MSX, 1
instance = comp, \emsx|U08|kanjiptr1[3]\, emsx|U08|kanjiptr1[3], MSX, 1
instance = comp, \emsx|U08|Add1~0\, emsx|U08|Add1~0, MSX, 1
instance = comp, \emsx|U08|kanjiptr2~9\, emsx|U08|kanjiptr2~9, MSX, 1
instance = comp, \emsx|U08|kanjiptr2[3]\, emsx|U08|kanjiptr2[3], MSX, 1
instance = comp, \emsx|Mux100~1\, emsx|Mux100~1, MSX, 1
instance = comp, \emsx|Mux100~2\, emsx|Mux100~2, MSX, 1
instance = comp, \emsx|Mux100~3\, emsx|Mux100~3, MSX, 1
instance = comp, \emsx|Mux100~4\, emsx|Mux100~4, MSX, 1
instance = comp, \emsx|Mux100~5\, emsx|Mux100~5, MSX, 1
instance = comp, \emsx|SdrAdr[2]~_Duplicate_1\, emsx|SdrAdr[2]~_Duplicate_1, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_R2_PT_NAM_ADDR[3]~feeder\, emsx|U20|U_VDP_REGISTER|FF_R2_PT_NAM_ADDR[3]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_R2_PT_NAM_ADDR[3]\, emsx|U20|U_VDP_REGISTER|FF_R2_PT_NAM_ADDR[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R2_PT_NAM_ADDR[3]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R2_PT_NAM_ADDR[3]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R2_PT_NAM_ADDR[3]\, emsx|U20|U_VDP_REGISTER|REG_R2_PT_NAM_ADDR[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|LATCHEDPTNNAMETBLBASEADDR[3]~feeder\, emsx|U20|U_VDP_GRAPHIC4567|LATCHEDPTNNAMETBLBASEADDR[3]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|LATCHEDPTNNAMETBLBASEADDR[3]\, emsx|U20|U_VDP_GRAPHIC4567|LATCHEDPTNNAMETBLBASEADDR[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PRAMADR~2\, emsx|U20|U_VDP_GRAPHIC4567|PRAMADR~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[13]\, emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[13], MSX, 1
instance = comp, \emsx|U20|IRAMADR~57\, emsx|U20|IRAMADR~57, MSX, 1
instance = comp, \emsx|U20|IRAMADR~58\, emsx|U20|IRAMADR~58, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R10R3_COL_ADDR[7]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R10R3_COL_ADDR[7]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R10R3_COL_ADDR[7]\, emsx|U20|U_VDP_REGISTER|REG_R10R3_COL_ADDR[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[13]~17\, emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[13]~17, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R4_PT_GEN_ADDR[2]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R4_PT_GEN_ADDR[2]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R4_PT_GEN_ADDR[2]\, emsx|U20|U_VDP_REGISTER|REG_R4_PT_GEN_ADDR[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[13]\, emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[13], MSX, 1
instance = comp, \emsx|U20|IRAMADR~59\, emsx|U20|IRAMADR~59, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[14]~feeder\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[14]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY~5\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY[7]\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[15]~10\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[15]~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[14]\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[14], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R11R5_SP_ATR_ADDR[7]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R11R5_SP_ATR_ADDR[7]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R11R5_SP_ATR_ADDR[7]\, emsx|U20|U_VDP_REGISTER|REG_R11R5_SP_ATR_ADDR[7], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPATTRTBLBASEADDR[7]~feeder\, emsx|U20|U_SPRITE|SPATTRTBLBASEADDR[7]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPATTRTBLBASEADDR[7]\, emsx|U20|U_SPRITE|SPATTRTBLBASEADDR[7], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_VRAM_ADDR[14]\, emsx|U20|U_SPRITE|FF_Y_TEST_VRAM_ADDR[14], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R6_SP_GEN_ADDR[3]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R6_SP_GEN_ADDR[3]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R6_SP_GEN_ADDR[3]\, emsx|U20|U_VDP_REGISTER|REG_R6_SP_GEN_ADDR[3], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPTNGENETBLBASEADDR[3]\, emsx|U20|U_SPRITE|SPPTNGENETBLBASEADDR[3], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux2~0\, emsx|U20|U_SPRITE|Mux2~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADRPREPARE[14]\, emsx|U20|U_SPRITE|IRAMADRPREPARE[14], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADR[14]~6\, emsx|U20|U_SPRITE|IRAMADR[14]~6, MSX, 1
instance = comp, \emsx|U20|IRAMADR~55\, emsx|U20|IRAMADR~55, MSX, 1
instance = comp, \emsx|U20|IRAMADR~56\, emsx|U20|IRAMADR~56, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PRAMADR[13]~20\, emsx|U20|U_VDP_TEXT12|PRAMADR[13]~20, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PRAMADR[13]\, emsx|U20|U_VDP_TEXT12|PRAMADR[13], MSX, 1
instance = comp, \emsx|U20|IRAMADR~60\, emsx|U20|IRAMADR~60, MSX, 1
instance = comp, \emsx|U20|IRAMADR~61\, emsx|U20|IRAMADR~61, MSX, 1
instance = comp, \emsx|U20|IRAMADR[13]\, emsx|U20|IRAMADR[13], MSX, 1
instance = comp, \emsx|CpuAdr~27\, emsx|CpuAdr~27, MSX, 1
instance = comp, \emsx|U03|ff_bank0[1]~1\, emsx|U03|ff_bank0[1]~1, MSX, 1
instance = comp, \emsx|U03|ff_bank0[1]\, emsx|U03|ff_bank0[1], MSX, 1
instance = comp, \emsx|U03|ff_bank3[1]~1\, emsx|U03|ff_bank3[1]~1, MSX, 1
instance = comp, \emsx|U03|ff_bank3[1]\, emsx|U03|ff_bank3[1], MSX, 1
instance = comp, \emsx|U03|ff_bank2[1]~1\, emsx|U03|ff_bank2[1]~1, MSX, 1
instance = comp, \emsx|U03|ff_bank2[1]\, emsx|U03|ff_bank2[1], MSX, 1
instance = comp, \emsx|CpuAdr~30\, emsx|CpuAdr~30, MSX, 1
instance = comp, \emsx|U03|ff_bank1[1]~1\, emsx|U03|ff_bank1[1]~1, MSX, 1
instance = comp, \emsx|U03|ff_bank1[1]\, emsx|U03|ff_bank1[1], MSX, 1
instance = comp, \emsx|CpuAdr~31\, emsx|CpuAdr~31, MSX, 1
instance = comp, \emsx|U31_1|SccBank0[1]~1\, emsx|U31_1|SccBank0[1]~1, MSX, 1
instance = comp, \emsx|U31_1|SccBank0[1]\, emsx|U31_1|SccBank0[1], MSX, 1
instance = comp, \emsx|U31_1|SccBank3[1]~feeder\, emsx|U31_1|SccBank3[1]~feeder, MSX, 1
instance = comp, \emsx|U31_1|SccBank3[1]\, emsx|U31_1|SccBank3[1], MSX, 1
instance = comp, \emsx|U31_1|SccBank1[1]~0\, emsx|U31_1|SccBank1[1]~0, MSX, 1
instance = comp, \emsx|U31_1|SccBank1[1]\, emsx|U31_1|SccBank1[1], MSX, 1
instance = comp, \emsx|CpuAdr~28\, emsx|CpuAdr~28, MSX, 1
instance = comp, \emsx|CpuAdr~29\, emsx|CpuAdr~29, MSX, 1
instance = comp, \emsx|SdrAdr~7\, emsx|SdrAdr~7, MSX, 1
instance = comp, \emsx|U31_2|SccBank0~10\, emsx|U31_2|SccBank0~10, MSX, 1
instance = comp, \emsx|U31_2|SccBank0[2]~11\, emsx|U31_2|SccBank0[2]~11, MSX, 1
instance = comp, \emsx|U31_2|SccBank0[1]\, emsx|U31_2|SccBank0[1], MSX, 1
instance = comp, \emsx|U31_2|SccBank1[6]~10\, emsx|U31_2|SccBank1[6]~10, MSX, 1
instance = comp, \emsx|U31_2|SccBank1~11\, emsx|U31_2|SccBank1~11, MSX, 1
instance = comp, \emsx|U31_2|SccBank1[6]~12\, emsx|U31_2|SccBank1[6]~12, MSX, 1
instance = comp, \emsx|U31_2|SccBank1[1]\, emsx|U31_2|SccBank1[1], MSX, 1
instance = comp, \emsx|CpuAdr~25\, emsx|CpuAdr~25, MSX, 1
instance = comp, \emsx|U31_2|SccBank3[1]\, emsx|U31_2|SccBank3[1], MSX, 1
instance = comp, \emsx|CpuAdr~24\, emsx|CpuAdr~24, MSX, 1
instance = comp, \emsx|CpuAdr~26\, emsx|CpuAdr~26, MSX, 1
instance = comp, \emsx|SdrAdr~8\, emsx|SdrAdr~8, MSX, 1
instance = comp, \emsx|SdrAdr~9\, emsx|SdrAdr~9, MSX, 1
instance = comp, \emsx|SdrAdr~10\, emsx|SdrAdr~10, MSX, 1
instance = comp, \emsx|CpuAdr~18\, emsx|CpuAdr~18, MSX, 1
instance = comp, \emsx|SdrAdr~11\, emsx|SdrAdr~11, MSX, 1
instance = comp, \emsx|CpuAdr~22\, emsx|CpuAdr~22, MSX, 1
instance = comp, \emsx|CpuAdr~23\, emsx|CpuAdr~23, MSX, 1
instance = comp, \emsx|SdrAdr~5\, emsx|SdrAdr~5, MSX, 1
instance = comp, \emsx|U08|kanjiptr1[14]~15\, emsx|U08|kanjiptr1[14]~15, MSX, 1
instance = comp, \emsx|U08|kanjiptr1[14]\, emsx|U08|kanjiptr1[14], MSX, 1
instance = comp, \emsx|U08|kanjiptr2[14]~15\, emsx|U08|kanjiptr2[14]~15, MSX, 1
instance = comp, \emsx|U08|kanjiptr2[14]\, emsx|U08|kanjiptr2[14], MSX, 1
instance = comp, \emsx|CpuAdr~20\, emsx|CpuAdr~20, MSX, 1
instance = comp, \emsx|CpuAdr~19\, emsx|CpuAdr~19, MSX, 1
instance = comp, \emsx|CpuAdr~21\, emsx|CpuAdr~21, MSX, 1
instance = comp, \emsx|SdrAdr~6\, emsx|SdrAdr~6, MSX, 1
instance = comp, \emsx|SdrAdr~12\, emsx|SdrAdr~12, MSX, 1
instance = comp, \emsx|Mux100~0\, emsx|Mux100~0, MSX, 1
instance = comp, \emsx|Mux100~6\, emsx|Mux100~6, MSX, 1
instance = comp, \emsx|SdrAdr[2]\, emsx|SdrAdr[2], MSX, 1
instance = comp, \emsx|U08|kanjiptr1~10\, emsx|U08|kanjiptr1~10, MSX, 1
instance = comp, \emsx|U08|kanjiptr1[4]\, emsx|U08|kanjiptr1[4], MSX, 1
instance = comp, \emsx|U08|kanjiptr2~10\, emsx|U08|kanjiptr2~10, MSX, 1
instance = comp, \emsx|U08|kanjiptr2[4]\, emsx|U08|kanjiptr2[4], MSX, 1
instance = comp, \emsx|Mux99~9\, emsx|Mux99~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Add0~14\, emsx|U20|U_VDP_TEXT12|Add0~14, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PATTERNNUM[1]~8\, emsx|U20|U_VDP_TEXT12|PATTERNNUM[1]~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PATTERNNUM[0]\, emsx|U20|U_VDP_TEXT12|PATTERNNUM[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PRAMADR[3]~21\, emsx|U20|U_VDP_TEXT12|PRAMADR[3]~21, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PRAMADR[3]\, emsx|U20|U_VDP_TEXT12|PRAMADR[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_NUM[6]~feeder\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_NUM[6]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_NUM[6]\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_NUM[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_R26_H_SCROLL[6]\, emsx|U20|U_VDP_REGISTER|FF_R26_H_SCROLL[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R26_H_SCROLL[6]\, emsx|U20|U_VDP_REGISTER|REG_R26_H_SCROLL[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|Add0~4\, emsx|U20|U_VDP_GRAPHIC123M|Add0~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|Add0~5\, emsx|U20|U_VDP_GRAPHIC123M|Add0~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|Mux17~0\, emsx|U20|U_VDP_GRAPHIC123M|Mux17~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_NUM[0]\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_NUM[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|Mux17~1\, emsx|U20|U_VDP_GRAPHIC123M|Mux17~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[3]\, emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[3], MSX, 1
instance = comp, \emsx|U20|IRAMADR~78\, emsx|U20|IRAMADR~78, MSX, 1
instance = comp, \emsx|U20|IRAMADR~79\, emsx|U20|IRAMADR~79, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX[6]\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX~12\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX~12, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX~13\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX~13, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[4]~9\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[4]~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[4]\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[4], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_VRAM_ADDR[4]\, emsx|U20|U_SPRITE|FF_Y_TEST_VRAM_ADDR[4], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADRPREPARE[4]~29\, emsx|U20|U_SPRITE|IRAMADRPREPARE[4]~29, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[0][2]~feeder\, emsx|U20|U_SPRITE|SPRENDERPLANES[0][2]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[0][2]\, emsx|U20|U_SPRITE|SPRENDERPLANES[0][2], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[1][2]\, emsx|U20|U_SPRITE|SPRENDERPLANES[1][2], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[3][2]\, emsx|U20|U_SPRITE|SPRENDERPLANES[3][2], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPLANENUM~21\, emsx|U20|U_SPRITE|SPPREPAREPLANENUM~21, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[2][2]\, emsx|U20|U_SPRITE|SPRENDERPLANES[2][2], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[4][2]\, emsx|U20|U_SPRITE|SPRENDERPLANES[4][2], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[5][2]\, emsx|U20|U_SPRITE|SPRENDERPLANES[5][2], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPLANENUM~19\, emsx|U20|U_SPRITE|SPPREPAREPLANENUM~19, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[7][2]\, emsx|U20|U_SPRITE|SPRENDERPLANES[7][2], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[6][2]\, emsx|U20|U_SPRITE|SPRENDERPLANES[6][2], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPLANENUM~20\, emsx|U20|U_SPRITE|SPPREPAREPLANENUM~20, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPLANENUM~22\, emsx|U20|U_SPRITE|SPPREPAREPLANENUM~22, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPLANENUM~23\, emsx|U20|U_SPRITE|SPPREPAREPLANENUM~23, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPLANENUM[2]\, emsx|U20|U_SPRITE|SPPREPAREPLANENUM[2], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADRPREPARE[4]~15\, emsx|U20|U_SPRITE|IRAMADRPREPARE[4]~15, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPATTERNNUM[1]\, emsx|U20|U_SPRITE|SPPREPAREPATTERNNUM[1], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|READVRAMADDRPTREAD[4]~0\, emsx|U20|U_SPRITE|READVRAMADDRPTREAD[4]~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADRPREPARE[4]\, emsx|U20|U_SPRITE|IRAMADRPREPARE[4], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADR[4]~9\, emsx|U20|U_SPRITE|IRAMADR[4]~9, MSX, 1
instance = comp, \emsx|U20|IRAMADR~76\, emsx|U20|IRAMADR~76, MSX, 1
instance = comp, \emsx|U20|IRAMADR~77\, emsx|U20|IRAMADR~77, MSX, 1
instance = comp, \emsx|U20|IRAMADR~80\, emsx|U20|IRAMADR~80, MSX, 1
instance = comp, \emsx|U20|IRAMADR~81\, emsx|U20|IRAMADR~81, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add9~1\, emsx|U20|U_VDP_GRAPHIC4567|Add9~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX~4\, emsx|U20|U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX[4]\, emsx|U20|U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[3]~feeder\, emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[3]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[3]\, emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[3], MSX, 1
instance = comp, \emsx|U20|IRAMADR~82\, emsx|U20|IRAMADR~82, MSX, 1
instance = comp, \emsx|U20|IRAMADR[3]\, emsx|U20|IRAMADR[3], MSX, 1
instance = comp, \emsx|Mux99~10\, emsx|Mux99~10, MSX, 1
instance = comp, \emsx|Mux99~11\, emsx|Mux99~11, MSX, 1
instance = comp, \emsx|Mux99~12\, emsx|Mux99~12, MSX, 1
instance = comp, \emsx|Mux99~13\, emsx|Mux99~13, MSX, 1
instance = comp, \emsx|SdrAdr[3]~_Duplicate_1\, emsx|SdrAdr[3]~_Duplicate_1, MSX, 1
instance = comp, \emsx|U31_1|SccBank1[2]~1\, emsx|U31_1|SccBank1[2]~1, MSX, 1
instance = comp, \emsx|U31_1|SccBank1[2]\, emsx|U31_1|SccBank1[2], MSX, 1
instance = comp, \emsx|U31_1|SccBank0[2]~2\, emsx|U31_1|SccBank0[2]~2, MSX, 1
instance = comp, \emsx|U31_1|SccBank0[2]\, emsx|U31_1|SccBank0[2], MSX, 1
instance = comp, \emsx|U31_1|SccBank3[2]~0\, emsx|U31_1|SccBank3[2]~0, MSX, 1
instance = comp, \emsx|U31_1|SccBank3[2]\, emsx|U31_1|SccBank3[2], MSX, 1
instance = comp, \emsx|U31_1|SccBank2[2]~1\, emsx|U31_1|SccBank2[2]~1, MSX, 1
instance = comp, \emsx|U31_1|SccBank2[2]\, emsx|U31_1|SccBank2[2], MSX, 1
instance = comp, \emsx|CpuAdr~32\, emsx|CpuAdr~32, MSX, 1
instance = comp, \emsx|CpuAdr~33\, emsx|CpuAdr~33, MSX, 1
instance = comp, \emsx|Mux99~2\, emsx|Mux99~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_R2_PT_NAM_ADDR[4]\, emsx|U20|U_VDP_REGISTER|FF_R2_PT_NAM_ADDR[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R2_PT_NAM_ADDR[4]\, emsx|U20|U_VDP_REGISTER|REG_R2_PT_NAM_ADDR[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|LATCHEDPTNNAMETBLBASEADDR[4]~feeder\, emsx|U20|U_VDP_GRAPHIC4567|LATCHEDPTNNAMETBLBASEADDR[4]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|LATCHEDPTNNAMETBLBASEADDR[4]\, emsx|U20|U_VDP_GRAPHIC4567|LATCHEDPTNNAMETBLBASEADDR[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PRAMADR~3\, emsx|U20|U_VDP_GRAPHIC4567|PRAMADR~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[14]\, emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[14], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R11R5_SP_ATR_ADDR[8]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R11R5_SP_ATR_ADDR[8]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R11R5_SP_ATR_ADDR[8]\, emsx|U20|U_VDP_REGISTER|REG_R11R5_SP_ATR_ADDR[8], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPATTRTBLBASEADDR[8]~feeder\, emsx|U20|U_SPRITE|SPATTRTBLBASEADDR[8]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPATTRTBLBASEADDR[8]\, emsx|U20|U_SPRITE|SPATTRTBLBASEADDR[8], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_VRAM_ADDR[15]\, emsx|U20|U_SPRITE|FF_Y_TEST_VRAM_ADDR[15], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R6_SP_GEN_ADDR[4]\, emsx|U20|U_VDP_REGISTER|REG_R6_SP_GEN_ADDR[4], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPTNGENETBLBASEADDR[4]~feeder\, emsx|U20|U_SPRITE|SPPTNGENETBLBASEADDR[4]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPTNGENETBLBASEADDR[4]\, emsx|U20|U_SPRITE|SPPTNGENETBLBASEADDR[4], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux1~0\, emsx|U20|U_SPRITE|Mux1~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADRPREPARE[15]\, emsx|U20|U_SPRITE|IRAMADRPREPARE[15], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADR[15]~8\, emsx|U20|U_SPRITE|IRAMADR[15]~8, MSX, 1
instance = comp, \emsx|U20|IRAMADR~69\, emsx|U20|IRAMADR~69, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[15]~feeder\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[15]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[15]\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[15], MSX, 1
instance = comp, \emsx|U20|IRAMADR~70\, emsx|U20|IRAMADR~70, MSX, 1
instance = comp, \emsx|U20|IRAMADR~71\, emsx|U20|IRAMADR~71, MSX, 1
instance = comp, \emsx|U20|IRAMADR~72\, emsx|U20|IRAMADR~72, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R10R3_COL_ADDR[8]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R10R3_COL_ADDR[8]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R10R3_COL_ADDR[8]\, emsx|U20|U_VDP_REGISTER|REG_R10R3_COL_ADDR[8], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[14]~18\, emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[14]~18, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R4_PT_GEN_ADDR[3]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R4_PT_GEN_ADDR[3]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R4_PT_GEN_ADDR[3]\, emsx|U20|U_VDP_REGISTER|REG_R4_PT_GEN_ADDR[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[14]\, emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[14], MSX, 1
instance = comp, \emsx|U20|IRAMADR~73\, emsx|U20|IRAMADR~73, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PRAMADR[14]~22\, emsx|U20|U_VDP_TEXT12|PRAMADR[14]~22, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PRAMADR[14]\, emsx|U20|U_VDP_TEXT12|PRAMADR[14], MSX, 1
instance = comp, \emsx|U20|IRAMADR~74\, emsx|U20|IRAMADR~74, MSX, 1
instance = comp, \emsx|U20|IRAMADR~75\, emsx|U20|IRAMADR~75, MSX, 1
instance = comp, \emsx|U20|IRAMADR[14]\, emsx|U20|IRAMADR[14], MSX, 1
instance = comp, \emsx|Mux99~15\, emsx|Mux99~15, MSX, 1
instance = comp, \emsx|Mux99~3\, emsx|Mux99~3, MSX, 1
instance = comp, \emsx|Mux99~4\, emsx|Mux99~4, MSX, 1
instance = comp, \emsx|Mux99~5\, emsx|Mux99~5, MSX, 1
instance = comp, \emsx|U31_2|SccBank1~13\, emsx|U31_2|SccBank1~13, MSX, 1
instance = comp, \emsx|U31_2|SccBank3[2]~8\, emsx|U31_2|SccBank3[2]~8, MSX, 1
instance = comp, \emsx|U31_2|SccBank3[2]\, emsx|U31_2|SccBank3[2], MSX, 1
instance = comp, \emsx|CpuAdr~41\, emsx|CpuAdr~41, MSX, 1
instance = comp, \emsx|U31_2|SccBank1[2]\, emsx|U31_2|SccBank1[2], MSX, 1
instance = comp, \emsx|U31_2|SccBank0[2]~feeder\, emsx|U31_2|SccBank0[2]~feeder, MSX, 1
instance = comp, \emsx|U31_2|SccBank0[2]\, emsx|U31_2|SccBank0[2], MSX, 1
instance = comp, \emsx|CpuAdr~42\, emsx|CpuAdr~42, MSX, 1
instance = comp, \emsx|CpuAdr~43\, emsx|CpuAdr~43, MSX, 1
instance = comp, \emsx|Mux99~7\, emsx|Mux99~7, MSX, 1
instance = comp, \emsx|U03|ff_bank1[2]~2\, emsx|U03|ff_bank1[2]~2, MSX, 1
instance = comp, \emsx|U03|ff_bank1[2]\, emsx|U03|ff_bank1[2], MSX, 1
instance = comp, \emsx|U03|ff_bank2[2]~2\, emsx|U03|ff_bank2[2]~2, MSX, 1
instance = comp, \emsx|U03|ff_bank2[2]\, emsx|U03|ff_bank2[2], MSX, 1
instance = comp, \emsx|U03|ff_bank3[2]~2\, emsx|U03|ff_bank3[2]~2, MSX, 1
instance = comp, \emsx|U03|ff_bank3[2]\, emsx|U03|ff_bank3[2], MSX, 1
instance = comp, \emsx|CpuAdr~34\, emsx|CpuAdr~34, MSX, 1
instance = comp, \emsx|U03|ff_bank0[2]~2\, emsx|U03|ff_bank0[2]~2, MSX, 1
instance = comp, \emsx|U03|ff_bank0[2]\, emsx|U03|ff_bank0[2], MSX, 1
instance = comp, \emsx|CpuAdr~35\, emsx|CpuAdr~35, MSX, 1
instance = comp, \emsx|U08|kanjiptr1[15]~16\, emsx|U08|kanjiptr1[15]~16, MSX, 1
instance = comp, \emsx|U08|kanjiptr1[15]\, emsx|U08|kanjiptr1[15], MSX, 1
instance = comp, \emsx|U08|kanjiptr2[15]~16\, emsx|U08|kanjiptr2[15]~16, MSX, 1
instance = comp, \emsx|U08|kanjiptr2[15]\, emsx|U08|kanjiptr2[15], MSX, 1
instance = comp, \emsx|CpuAdr~36\, emsx|CpuAdr~36, MSX, 1
instance = comp, \emsx|CpuAdr~37\, emsx|CpuAdr~37, MSX, 1
instance = comp, \emsx|CpuAdr~38\, emsx|CpuAdr~38, MSX, 1
instance = comp, \emsx|CpuAdr~39\, emsx|CpuAdr~39, MSX, 1
instance = comp, \emsx|CpuAdr~40\, emsx|CpuAdr~40, MSX, 1
instance = comp, \emsx|Mux99~6\, emsx|Mux99~6, MSX, 1
instance = comp, \emsx|Mux99~8\, emsx|Mux99~8, MSX, 1
instance = comp, \emsx|Mux99~14\, emsx|Mux99~14, MSX, 1
instance = comp, \emsx|SdrAdr[3]\, emsx|SdrAdr[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_R9_2PAGE_MODE\, emsx|U20|U_VDP_REGISTER|FF_R9_2PAGE_MODE, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_R2_PT_NAM_ADDR[5]\, emsx|U20|U_VDP_REGISTER|FF_R2_PT_NAM_ADDR[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|process_2~0\, emsx|U20|U_VDP_REGISTER|process_2~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R2_PT_NAM_ADDR~0\, emsx|U20|U_VDP_REGISTER|REG_R2_PT_NAM_ADDR~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R2_PT_NAM_ADDR[5]\, emsx|U20|U_VDP_REGISTER|REG_R2_PT_NAM_ADDR[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|LATCHEDPTNNAMETBLBASEADDR[5]\, emsx|U20|U_VDP_GRAPHIC4567|LATCHEDPTNNAMETBLBASEADDR[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_R26_H_SCROLL[7]\, emsx|U20|U_VDP_REGISTER|FF_R26_H_SCROLL[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R26_H_SCROLL[7]\, emsx|U20|U_VDP_REGISTER|REG_R26_H_SCROLL[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_R26_H_SCROLL[8]\, emsx|U20|U_VDP_REGISTER|FF_R26_H_SCROLL[8], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R26_H_SCROLL[8]\, emsx|U20|U_VDP_REGISTER|REG_R26_H_SCROLL[8], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add8~0\, emsx|U20|U_VDP_GRAPHIC4567|Add8~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|Add0~6\, emsx|U20|U_VDP_GRAPHIC123M|Add0~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add8~1\, emsx|U20|U_VDP_GRAPHIC4567|Add8~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add9~2\, emsx|U20|U_VDP_GRAPHIC4567|Add9~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX~6\, emsx|U20|U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX[5]\, emsx|U20|U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add9~4\, emsx|U20|U_VDP_GRAPHIC4567|Add9~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX~7\, emsx|U20|U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX[6]\, emsx|U20|U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|Add0~7\, emsx|U20|U_VDP_GRAPHIC123M|Add0~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add9~5\, emsx|U20|U_VDP_GRAPHIC4567|Add9~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX~8\, emsx|U20|U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX[7]\, emsx|U20|U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add9~3\, emsx|U20|U_VDP_GRAPHIC4567|Add9~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX~5\, emsx|U20|U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX[8]\, emsx|U20|U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX[8], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_STATE~1\, emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_STATE~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|W_BLINK_CNT_MAX[3]~0\, emsx|U20|U_VDP_GRAPHIC4567|W_BLINK_CNT_MAX[3]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|W_BLINK_SYNC~1\, emsx|U20|U_VDP_GRAPHIC4567|W_BLINK_SYNC~1, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_PRE_Y_CNT[8]~feeder\, emsx|U20|U_SSG|FF_PRE_Y_CNT[8]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SSG|FF_PRE_Y_CNT[8]\, emsx|U20|U_SSG|FF_PRE_Y_CNT[8], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|W_BLINK_SYNC~0\, emsx|U20|U_VDP_GRAPHIC4567|W_BLINK_SYNC~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|W_BLINK_SYNC~2\, emsx|U20|U_VDP_GRAPHIC4567|W_BLINK_SYNC~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|W_BLINK_SYNC~3\, emsx|U20|U_VDP_GRAPHIC4567|W_BLINK_SYNC~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_CLK_CNT[0]~3\, emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_CLK_CNT[0]~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_CLK_CNT[0]\, emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_CLK_CNT[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_CLK_CNT~2\, emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_CLK_CNT~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_CLK_CNT[3]\, emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_CLK_CNT[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_CLK_CNT~1\, emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_CLK_CNT~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_CLK_CNT[1]\, emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_CLK_CNT[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_CLK_CNT[2]~0\, emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_CLK_CNT[2]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_CLK_CNT[2]\, emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_CLK_CNT[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Equal14~0\, emsx|U20|U_VDP_GRAPHIC4567|Equal14~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_PERIOD_CNT[3]~5\, emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_PERIOD_CNT[3]~5, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|W_BLINK_CNT_MAX[1]~2\, emsx|U20|U_VDP_GRAPHIC4567|W_BLINK_CNT_MAX[1]~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|LessThan0~0\, emsx|U20|U_VDP_GRAPHIC4567|LessThan0~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|LessThan0~1\, emsx|U20|U_VDP_GRAPHIC4567|LessThan0~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|W_BLINK_CNT_MAX[2]~1\, emsx|U20|U_VDP_GRAPHIC4567|W_BLINK_CNT_MAX[2]~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_PERIOD_CNT~7\, emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_PERIOD_CNT~7, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_PERIOD_CNT[2]\, emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_PERIOD_CNT[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|LessThan0~2\, emsx|U20|U_VDP_GRAPHIC4567|LessThan0~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_PERIOD_CNT~4\, emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_PERIOD_CNT~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_PERIOD_CNT[0]\, emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_PERIOD_CNT[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_PERIOD_CNT~6\, emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_PERIOD_CNT~6, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_PERIOD_CNT[1]\, emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_PERIOD_CNT[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|Add10~0\, emsx|U20|U_VDP_GRAPHIC4567|Add10~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_PERIOD_CNT[3]~8\, emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_PERIOD_CNT[3]~8, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_PERIOD_CNT[3]\, emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_PERIOD_CNT[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|LessThan0~3\, emsx|U20|U_VDP_GRAPHIC4567|LessThan0~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_STATE~2\, emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_STATE~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_STATE\, emsx|U20|U_VDP_GRAPHIC4567|FF_BLINK_STATE, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_R25_SP2~feeder\, emsx|U20|U_VDP_REGISTER|FF_R25_SP2~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_R25_SP2\, emsx|U20|U_VDP_REGISTER|FF_R25_SP2, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R25_SP2~feeder\, emsx|U20|U_VDP_REGISTER|REG_R25_SP2~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R25_SP2\, emsx|U20|U_VDP_REGISTER|REG_R25_SP2, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|LOGICALVRAMADDRG67[16]~0\, emsx|U20|U_VDP_GRAPHIC4567|LOGICALVRAMADDRG67[16]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[15]\, emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[15], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R10R3_COL_ADDR[9]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R10R3_COL_ADDR[9]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R10R3_COL_ADDR[9]\, emsx|U20|U_VDP_REGISTER|REG_R10R3_COL_ADDR[9], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PRAMADR[15]~24\, emsx|U20|U_VDP_TEXT12|PRAMADR[15]~24, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R4_PT_GEN_ADDR[4]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R4_PT_GEN_ADDR[4]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R4_PT_GEN_ADDR[4]\, emsx|U20|U_VDP_REGISTER|REG_R4_PT_GEN_ADDR[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PRAMADR[15]\, emsx|U20|U_VDP_TEXT12|PRAMADR[15], MSX, 1
instance = comp, \emsx|U20|IRAMADR~85\, emsx|U20|IRAMADR~85, MSX, 1
instance = comp, \emsx|U20|IRAMADR~86\, emsx|U20|IRAMADR~86, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[15]~19\, emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[15]~19, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[15]\, emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[15], MSX, 1
instance = comp, \emsx|U20|IRAMADR~87\, emsx|U20|IRAMADR~87, MSX, 1
instance = comp, \emsx|U20|IRAMADR~83\, emsx|U20|IRAMADR~83, MSX, 1
instance = comp, \emsx|U20|IRAMADR~84\, emsx|U20|IRAMADR~84, MSX, 1
instance = comp, \emsx|U20|IRAMADR~88\, emsx|U20|IRAMADR~88, MSX, 1
instance = comp, \emsx|U20|IRAMADR~89\, emsx|U20|IRAMADR~89, MSX, 1
instance = comp, \emsx|U20|IRAMADR[15]\, emsx|U20|IRAMADR[15], MSX, 1
instance = comp, \emsx|vram_page[7]~0\, emsx|vram_page[7]~0, MSX, 1
instance = comp, \emsx|vram_page[4]\, emsx|vram_page[4], MSX, 1
instance = comp, \emsx|vram_page[0]\, emsx|vram_page[0], MSX, 1
instance = comp, \emsx|SdrAdr~13\, emsx|SdrAdr~13, MSX, 1
instance = comp, \emsx|U31_2|SccBank1~14\, emsx|U31_2|SccBank1~14, MSX, 1
instance = comp, \emsx|U31_2|SccBank1[3]\, emsx|U31_2|SccBank1[3], MSX, 1
instance = comp, \emsx|U31_2|SccBank0[3]~feeder\, emsx|U31_2|SccBank0[3]~feeder, MSX, 1
instance = comp, \emsx|U31_2|SccBank0[3]\, emsx|U31_2|SccBank0[3], MSX, 1
instance = comp, \emsx|CpuAdr~54\, emsx|CpuAdr~54, MSX, 1
instance = comp, \emsx|U31_2|SccBank3[3]\, emsx|U31_2|SccBank3[3], MSX, 1
instance = comp, \emsx|U31_2|SccBank2[3]~feeder\, emsx|U31_2|SccBank2[3]~feeder, MSX, 1
instance = comp, \emsx|U31_2|SccBank2[3]\, emsx|U31_2|SccBank2[3], MSX, 1
instance = comp, \emsx|CpuAdr~53\, emsx|CpuAdr~53, MSX, 1
instance = comp, \emsx|CpuAdr~55\, emsx|CpuAdr~55, MSX, 1
instance = comp, \emsx|SdrAdr~14\, emsx|SdrAdr~14, MSX, 1
instance = comp, \emsx|SdrAdr~15\, emsx|SdrAdr~15, MSX, 1
instance = comp, \emsx|SdrAdr~16\, emsx|SdrAdr~16, MSX, 1
instance = comp, \emsx|U31_1|SccBank0[3]~3\, emsx|U31_1|SccBank0[3]~3, MSX, 1
instance = comp, \emsx|U31_1|SccBank0[3]\, emsx|U31_1|SccBank0[3], MSX, 1
instance = comp, \emsx|U31_1|SccBank1[3]~2\, emsx|U31_1|SccBank1[3]~2, MSX, 1
instance = comp, \emsx|U31_1|SccBank1[3]\, emsx|U31_1|SccBank1[3], MSX, 1
instance = comp, \emsx|U31_1|SccBank2[3]~2\, emsx|U31_1|SccBank2[3]~2, MSX, 1
instance = comp, \emsx|U31_1|SccBank2[3]\, emsx|U31_1|SccBank2[3], MSX, 1
instance = comp, \emsx|U31_1|SccBank3[3]~1\, emsx|U31_1|SccBank3[3]~1, MSX, 1
instance = comp, \emsx|U31_1|SccBank3[3]\, emsx|U31_1|SccBank3[3], MSX, 1
instance = comp, \emsx|CpuAdr~44\, emsx|CpuAdr~44, MSX, 1
instance = comp, \emsx|CpuAdr~45\, emsx|CpuAdr~45, MSX, 1
instance = comp, \emsx|U08|kanjiptr2[16]~17\, emsx|U08|kanjiptr2[16]~17, MSX, 1
instance = comp, \emsx|U08|kanjiptr2[16]\, emsx|U08|kanjiptr2[16], MSX, 1
instance = comp, \emsx|U08|kanjiptr1[16]~17\, emsx|U08|kanjiptr1[16]~17, MSX, 1
instance = comp, \emsx|U08|kanjiptr1[16]\, emsx|U08|kanjiptr1[16], MSX, 1
instance = comp, \emsx|CpuAdr~48\, emsx|CpuAdr~48, MSX, 1
instance = comp, \emsx|U03|ff_bank0[3]~3\, emsx|U03|ff_bank0[3]~3, MSX, 1
instance = comp, \emsx|U03|ff_bank0[3]\, emsx|U03|ff_bank0[3], MSX, 1
instance = comp, \emsx|U03|ff_bank1[3]~3\, emsx|U03|ff_bank1[3]~3, MSX, 1
instance = comp, \emsx|U03|ff_bank1[3]\, emsx|U03|ff_bank1[3], MSX, 1
instance = comp, \emsx|U03|ff_bank3[3]~3\, emsx|U03|ff_bank3[3]~3, MSX, 1
instance = comp, \emsx|U03|ff_bank3[3]\, emsx|U03|ff_bank3[3], MSX, 1
instance = comp, \emsx|U03|ff_bank2[3]~3\, emsx|U03|ff_bank2[3]~3, MSX, 1
instance = comp, \emsx|U03|ff_bank2[3]\, emsx|U03|ff_bank2[3], MSX, 1
instance = comp, \emsx|CpuAdr~46\, emsx|CpuAdr~46, MSX, 1
instance = comp, \emsx|CpuAdr~47\, emsx|CpuAdr~47, MSX, 1
instance = comp, \emsx|rom_free~2\, emsx|rom_free~2, MSX, 1
instance = comp, \emsx|Equal32~0\, emsx|Equal32~0, MSX, 1
instance = comp, \emsx|CpuAdr~49\, emsx|CpuAdr~49, MSX, 1
instance = comp, \emsx|rom_free~3\, emsx|rom_free~3, MSX, 1
instance = comp, \emsx|SdrAdr[10]~17\, emsx|SdrAdr[10]~17, MSX, 1
instance = comp, \emsx|CpuAdr~50\, emsx|CpuAdr~50, MSX, 1
instance = comp, \emsx|CpuAdr~51\, emsx|CpuAdr~51, MSX, 1
instance = comp, \emsx|CpuAdr~52\, emsx|CpuAdr~52, MSX, 1
instance = comp, \emsx|SdrAdr~18\, emsx|SdrAdr~18, MSX, 1
instance = comp, \emsx|Mux98~0\, emsx|Mux98~0, MSX, 1
instance = comp, \emsx|SdrAdr[4]~_Duplicate_1\, emsx|SdrAdr[4]~_Duplicate_1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX[7]\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX~14\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX~14, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX~15\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX~15, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[5]~11\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[5]~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[5]\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[5], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_VRAM_ADDR[5]\, emsx|U20|U_SPRITE|FF_Y_TEST_VRAM_ADDR[5], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPATTERNNUM[2]~feeder\, emsx|U20|U_SPRITE|SPPREPAREPATTERNNUM[2]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPATTERNNUM[2]\, emsx|U20|U_SPRITE|SPPREPAREPATTERNNUM[2], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADRPREPARE[5]~16\, emsx|U20|U_SPRITE|IRAMADRPREPARE[5]~16, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[3][3]\, emsx|U20|U_SPRITE|SPRENDERPLANES[3][3], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[1][3]\, emsx|U20|U_SPRITE|SPRENDERPLANES[1][3], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[4][3]\, emsx|U20|U_SPRITE|SPRENDERPLANES[4][3], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[5][3]\, emsx|U20|U_SPRITE|SPRENDERPLANES[5][3], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPLANENUM~24\, emsx|U20|U_SPRITE|SPPREPAREPLANENUM~24, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[7][3]\, emsx|U20|U_SPRITE|SPRENDERPLANES[7][3], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[6][3]\, emsx|U20|U_SPRITE|SPRENDERPLANES[6][3], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPLANENUM~25\, emsx|U20|U_SPRITE|SPPREPAREPLANENUM~25, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPLANENUM~26\, emsx|U20|U_SPRITE|SPPREPAREPLANENUM~26, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[2][3]\, emsx|U20|U_SPRITE|SPRENDERPLANES[2][3], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPLANENUM~27\, emsx|U20|U_SPRITE|SPPREPAREPLANENUM~27, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[0][3]~feeder\, emsx|U20|U_SPRITE|SPRENDERPLANES[0][3]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[0][3]\, emsx|U20|U_SPRITE|SPRENDERPLANES[0][3], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPLANENUM~28\, emsx|U20|U_SPRITE|SPPREPAREPLANENUM~28, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPLANENUM[3]\, emsx|U20|U_SPRITE|SPPREPAREPLANENUM[3], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADRPREPARE[5]~31\, emsx|U20|U_SPRITE|IRAMADRPREPARE[5]~31, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADRPREPARE[5]\, emsx|U20|U_SPRITE|IRAMADRPREPARE[5], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADR[5]~11\, emsx|U20|U_SPRITE|IRAMADR[5]~11, MSX, 1
instance = comp, \emsx|U20|IRAMADR~90\, emsx|U20|IRAMADR~90, MSX, 1
instance = comp, \emsx|U20|IRAMADR~91\, emsx|U20|IRAMADR~91, MSX, 1
instance = comp, \emsx|U20|IRAMADR~92\, emsx|U20|IRAMADR~92, MSX, 1
instance = comp, \emsx|U20|IRAMADR~93\, emsx|U20|IRAMADR~93, MSX, 1
instance = comp, \emsx|U20|IRAMADR~94\, emsx|U20|IRAMADR~94, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_NUM[1]\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_NUM[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_NUM[7]~feeder\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_NUM[7]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_NUM[7]\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_NUM[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|Mux16~0\, emsx|U20|U_VDP_GRAPHIC123M|Mux16~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|Mux16~1\, emsx|U20|U_VDP_GRAPHIC123M|Mux16~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[4]\, emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PATTERNNUM[1]\, emsx|U20|U_VDP_TEXT12|PATTERNNUM[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PRAMADR[4]~23\, emsx|U20|U_VDP_TEXT12|PRAMADR[4]~23, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PRAMADR[4]\, emsx|U20|U_VDP_TEXT12|PRAMADR[4], MSX, 1
instance = comp, \emsx|U20|IRAMADR~95\, emsx|U20|IRAMADR~95, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[4]~feeder\, emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[4]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[4]\, emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[4], MSX, 1
instance = comp, \emsx|U20|IRAMADR~96\, emsx|U20|IRAMADR~96, MSX, 1
instance = comp, \emsx|U20|IRAMADR[4]\, emsx|U20|IRAMADR[4], MSX, 1
instance = comp, \emsx|U08|kanjiptr1[5]~18\, emsx|U08|kanjiptr1[5]~18, MSX, 1
instance = comp, \emsx|U08|kanjiptr1[9]~11\, emsx|U08|kanjiptr1[9]~11, MSX, 1
instance = comp, \emsx|U08|kanjiptr1[5]\, emsx|U08|kanjiptr1[5], MSX, 1
instance = comp, \emsx|U08|kanjiptr2[5]~18\, emsx|U08|kanjiptr2[5]~18, MSX, 1
instance = comp, \emsx|U08|kanjiptr2[9]~11\, emsx|U08|kanjiptr2[9]~11, MSX, 1
instance = comp, \emsx|U08|kanjiptr2[5]\, emsx|U08|kanjiptr2[5], MSX, 1
instance = comp, \emsx|SdrAdr~19\, emsx|SdrAdr~19, MSX, 1
instance = comp, \emsx|SdrAdr~20\, emsx|SdrAdr~20, MSX, 1
instance = comp, \emsx|Mux98~1\, emsx|Mux98~1, MSX, 1
instance = comp, \emsx|Mux98~2\, emsx|Mux98~2, MSX, 1
instance = comp, \emsx|SdrAdr[4]\, emsx|SdrAdr[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[5]~feeder\, emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[5]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[5]\, emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Add0~16\, emsx|U20|U_VDP_TEXT12|Add0~16, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PATTERNNUM[2]~feeder\, emsx|U20|U_VDP_TEXT12|PATTERNNUM[2]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PATTERNNUM[2]\, emsx|U20|U_VDP_TEXT12|PATTERNNUM[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PRAMADR[5]~25\, emsx|U20|U_VDP_TEXT12|PRAMADR[5]~25, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PRAMADR[5]\, emsx|U20|U_VDP_TEXT12|PRAMADR[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_NUM[2]\, emsx|U20|U_VDP_GRAPHIC123M|FF_PAT_NUM[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[5]~26\, emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[5]~26, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[5]~27\, emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[5]~27, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[5]~28\, emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[5]~28, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[5]\, emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX[8]\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX[8], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX~16\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX~16, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX~17\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSX~17, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[6]~12\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[6]~12, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[6]\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[6], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_VRAM_ADDR[6]\, emsx|U20|U_SPRITE|FF_Y_TEST_VRAM_ADDR[6], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPATTERNNUM[3]~feeder\, emsx|U20|U_SPRITE|SPPREPAREPATTERNNUM[3]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPATTERNNUM[3]\, emsx|U20|U_SPRITE|SPPREPAREPATTERNNUM[3], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADRPREPARE[6]~17\, emsx|U20|U_SPRITE|IRAMADRPREPARE[6]~17, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[0][4]\, emsx|U20|U_SPRITE|SPRENDERPLANES[0][4], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[4][4]\, emsx|U20|U_SPRITE|SPRENDERPLANES[4][4], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[5][4]\, emsx|U20|U_SPRITE|SPRENDERPLANES[5][4], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPLANENUM~29\, emsx|U20|U_SPRITE|SPPREPAREPLANENUM~29, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[6][4]\, emsx|U20|U_SPRITE|SPRENDERPLANES[6][4], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[7][4]\, emsx|U20|U_SPRITE|SPRENDERPLANES[7][4], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPLANENUM~30\, emsx|U20|U_SPRITE|SPPREPAREPLANENUM~30, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[2][4]\, emsx|U20|U_SPRITE|SPRENDERPLANES[2][4], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[3][4]~feeder\, emsx|U20|U_SPRITE|SPRENDERPLANES[3][4]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[3][4]\, emsx|U20|U_SPRITE|SPRENDERPLANES[3][4], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPRENDERPLANES[1][4]\, emsx|U20|U_SPRITE|SPRENDERPLANES[1][4], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPLANENUM~31\, emsx|U20|U_SPRITE|SPPREPAREPLANENUM~31, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPLANENUM~32\, emsx|U20|U_SPRITE|SPPREPAREPLANENUM~32, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPLANENUM~33\, emsx|U20|U_SPRITE|SPPREPAREPLANENUM~33, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPLANENUM[4]\, emsx|U20|U_SPRITE|SPPREPAREPLANENUM[4], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADRPREPARE[6]\, emsx|U20|U_SPRITE|IRAMADRPREPARE[6], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADR[6]~12\, emsx|U20|U_SPRITE|IRAMADR[6]~12, MSX, 1
instance = comp, \emsx|U20|IRAMADR~97\, emsx|U20|IRAMADR~97, MSX, 1
instance = comp, \emsx|U20|IRAMADR~98\, emsx|U20|IRAMADR~98, MSX, 1
instance = comp, \emsx|U20|IRAMADR~99\, emsx|U20|IRAMADR~99, MSX, 1
instance = comp, \emsx|U20|IRAMADR~100\, emsx|U20|IRAMADR~100, MSX, 1
instance = comp, \emsx|U20|IRAMADR~101\, emsx|U20|IRAMADR~101, MSX, 1
instance = comp, \emsx|U20|IRAMADR~102\, emsx|U20|IRAMADR~102, MSX, 1
instance = comp, \emsx|U20|IRAMADR~103\, emsx|U20|IRAMADR~103, MSX, 1
instance = comp, \emsx|U20|IRAMADR[5]\, emsx|U20|IRAMADR[5], MSX, 1
instance = comp, \emsx|SdrAdr~28\, emsx|SdrAdr~28, MSX, 1
instance = comp, \emsx|U08|kanjiptr2[6]~19\, emsx|U08|kanjiptr2[6]~19, MSX, 1
instance = comp, \emsx|U08|kanjiptr2[6]\, emsx|U08|kanjiptr2[6], MSX, 1
instance = comp, \emsx|U08|kanjiptr1[6]~19\, emsx|U08|kanjiptr1[6]~19, MSX, 1
instance = comp, \emsx|U08|kanjiptr1[6]\, emsx|U08|kanjiptr1[6], MSX, 1
instance = comp, \emsx|SdrAdr~26\, emsx|SdrAdr~26, MSX, 1
instance = comp, \emsx|SdrAdr~27\, emsx|SdrAdr~27, MSX, 1
instance = comp, \emsx|SdrAdr~29\, emsx|SdrAdr~29, MSX, 1
instance = comp, \emsx|Mux97~1\, emsx|Mux97~1, MSX, 1
instance = comp, \emsx|SdrAdr[5]~_Duplicate_1\, emsx|SdrAdr[5]~_Duplicate_1, MSX, 1
instance = comp, \emsx|vram_page[1]\, emsx|vram_page[1], MSX, 1
instance = comp, \emsx|vram_page[5]\, emsx|vram_page[5], MSX, 1
instance = comp, \emsx|SdrAdr~21\, emsx|SdrAdr~21, MSX, 1
instance = comp, \emsx|U31_2|SccBank0[4]~feeder\, emsx|U31_2|SccBank0[4]~feeder, MSX, 1
instance = comp, \emsx|U31_2|SccBank0[4]\, emsx|U31_2|SccBank0[4], MSX, 1
instance = comp, \emsx|U31_2|SccBank1~15\, emsx|U31_2|SccBank1~15, MSX, 1
instance = comp, \emsx|U31_2|SccBank1[4]\, emsx|U31_2|SccBank1[4], MSX, 1
instance = comp, \emsx|CpuAdr~56\, emsx|CpuAdr~56, MSX, 1
instance = comp, \emsx|U31_2|SccBank3[4]~feeder\, emsx|U31_2|SccBank3[4]~feeder, MSX, 1
instance = comp, \emsx|U31_2|SccBank3[4]\, emsx|U31_2|SccBank3[4], MSX, 1
instance = comp, \emsx|U31_2|SccBank2[4]~feeder\, emsx|U31_2|SccBank2[4]~feeder, MSX, 1
instance = comp, \emsx|U31_2|SccBank2[4]\, emsx|U31_2|SccBank2[4], MSX, 1
instance = comp, \emsx|CpuAdr~57\, emsx|CpuAdr~57, MSX, 1
instance = comp, \emsx|CpuAdr~58\, emsx|CpuAdr~58, MSX, 1
instance = comp, \emsx|SdrAdr~23\, emsx|SdrAdr~23, MSX, 1
instance = comp, \emsx|SdrAdr~22\, emsx|SdrAdr~22, MSX, 1
instance = comp, \emsx|SdrAdr~24\, emsx|SdrAdr~24, MSX, 1
instance = comp, \emsx|U31_1|SccBank2[4]~3\, emsx|U31_1|SccBank2[4]~3, MSX, 1
instance = comp, \emsx|U31_1|SccBank2[4]\, emsx|U31_1|SccBank2[4], MSX, 1
instance = comp, \emsx|U31_1|SccBank0[4]~4\, emsx|U31_1|SccBank0[4]~4, MSX, 1
instance = comp, \emsx|U31_1|SccBank0[4]\, emsx|U31_1|SccBank0[4], MSX, 1
instance = comp, \emsx|U31_1|SccBank3[4]~2\, emsx|U31_1|SccBank3[4]~2, MSX, 1
instance = comp, \emsx|U31_1|SccBank3[4]\, emsx|U31_1|SccBank3[4], MSX, 1
instance = comp, \emsx|U31_1|SccBank1[4]~3\, emsx|U31_1|SccBank1[4]~3, MSX, 1
instance = comp, \emsx|U31_1|SccBank1[4]\, emsx|U31_1|SccBank1[4], MSX, 1
instance = comp, \emsx|CpuAdr~59\, emsx|CpuAdr~59, MSX, 1
instance = comp, \emsx|CpuAdr~60\, emsx|CpuAdr~60, MSX, 1
instance = comp, \emsx|U03|ff_bank1[4]~4\, emsx|U03|ff_bank1[4]~4, MSX, 1
instance = comp, \emsx|U03|ff_bank1[4]\, emsx|U03|ff_bank1[4], MSX, 1
instance = comp, \emsx|CpuAdr~64\, emsx|CpuAdr~64, MSX, 1
instance = comp, \emsx|U03|ff_bank3[4]~4\, emsx|U03|ff_bank3[4]~4, MSX, 1
instance = comp, \emsx|U03|ff_bank3[4]\, emsx|U03|ff_bank3[4], MSX, 1
instance = comp, \emsx|U03|ff_bank2[4]~4\, emsx|U03|ff_bank2[4]~4, MSX, 1
instance = comp, \emsx|U03|ff_bank2[4]\, emsx|U03|ff_bank2[4], MSX, 1
instance = comp, \emsx|CpuAdr~63\, emsx|CpuAdr~63, MSX, 1
instance = comp, \emsx|CpuAdr~61\, emsx|CpuAdr~61, MSX, 1
instance = comp, \emsx|CpuAdr~62\, emsx|CpuAdr~62, MSX, 1
instance = comp, \emsx|CpuAdr~65\, emsx|CpuAdr~65, MSX, 1
instance = comp, \emsx|CpuAdr~66\, emsx|CpuAdr~66, MSX, 1
instance = comp, \emsx|SdrAdr~25\, emsx|SdrAdr~25, MSX, 1
instance = comp, \emsx|Mux97~0\, emsx|Mux97~0, MSX, 1
instance = comp, \emsx|Mux97~2\, emsx|Mux97~2, MSX, 1
instance = comp, \emsx|SdrAdr[5]\, emsx|SdrAdr[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Add0~17\, emsx|U20|U_VDP_TEXT12|Add0~17, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PATTERNNUM[3]\, emsx|U20|U_VDP_TEXT12|PATTERNNUM[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PRAMADR[6]~26\, emsx|U20|U_VDP_TEXT12|PRAMADR[6]~26, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PRAMADR[6]\, emsx|U20|U_VDP_TEXT12|PRAMADR[6], MSX, 1
instance = comp, \emsx|U20|IRAMADR~106\, emsx|U20|IRAMADR~106, MSX, 1
instance = comp, \emsx|U20|IRAMADR~107\, emsx|U20|IRAMADR~107, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[9]~30\, emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[9]~30, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R10R3_COL_ADDR[0]\, emsx|U20|U_VDP_REGISTER|REG_R10R3_COL_ADDR[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|Mux14~3\, emsx|U20|U_VDP_GRAPHIC123M|Mux14~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[9]~29\, emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[9]~29, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|Mux14~2\, emsx|U20|U_VDP_GRAPHIC123M|Mux14~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[6]\, emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[6], MSX, 1
instance = comp, \emsx|U20|IRAMADR~108\, emsx|U20|IRAMADR~108, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R11R5_SP_ATR_ADDR[0]\, emsx|U20|U_VDP_REGISTER|REG_R11R5_SP_ATR_ADDR[0], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPATTRTBLBASEADDR~0\, emsx|U20|U_SPRITE|SPATTRTBLBASEADDR~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPATTRTBLBASEADDR[0]\, emsx|U20|U_SPRITE|SPATTRTBLBASEADDR[0], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_VRAM_ADDR[7]\, emsx|U20|U_SPRITE|FF_Y_TEST_VRAM_ADDR[7], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPATTERNNUM[4]~feeder\, emsx|U20|U_SPRITE|SPPREPAREPATTERNNUM[4]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPATTERNNUM[4]\, emsx|U20|U_SPRITE|SPPREPAREPATTERNNUM[4], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADRPREPARE[7]~18\, emsx|U20|U_SPRITE|IRAMADRPREPARE[7]~18, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADRPREPARE[7]\, emsx|U20|U_SPRITE|IRAMADRPREPARE[7], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADR[7]~13\, emsx|U20|U_SPRITE|IRAMADR[7]~13, MSX, 1
instance = comp, \emsx|U20|IRAMADR~104\, emsx|U20|IRAMADR~104, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR~16\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR~16, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY[0]\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY~9\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY~9, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[8]~13\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[8]~13, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR~17\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR~17, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[7]\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[7], MSX, 1
instance = comp, \emsx|U20|IRAMADR~105\, emsx|U20|IRAMADR~105, MSX, 1
instance = comp, \emsx|U20|IRAMADR~109\, emsx|U20|IRAMADR~109, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[6]~feeder\, emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[6]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[6]\, emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[6], MSX, 1
instance = comp, \emsx|U20|IRAMADR~110\, emsx|U20|IRAMADR~110, MSX, 1
instance = comp, \emsx|U20|IRAMADR[6]\, emsx|U20|IRAMADR[6], MSX, 1
instance = comp, \emsx|U08|kanjiptr2[7]~20\, emsx|U08|kanjiptr2[7]~20, MSX, 1
instance = comp, \emsx|U08|kanjiptr2[7]\, emsx|U08|kanjiptr2[7], MSX, 1
instance = comp, \emsx|U08|kanjiptr1[7]~20\, emsx|U08|kanjiptr1[7]~20, MSX, 1
instance = comp, \emsx|U08|kanjiptr1[7]\, emsx|U08|kanjiptr1[7], MSX, 1
instance = comp, \emsx|SdrAdr~34\, emsx|SdrAdr~34, MSX, 1
instance = comp, \emsx|SdrAdr~35\, emsx|SdrAdr~35, MSX, 1
instance = comp, \emsx|Mux96~1\, emsx|Mux96~1, MSX, 1
instance = comp, \emsx|SdrAdr[6]~_Duplicate_1\, emsx|SdrAdr[6]~_Duplicate_1, MSX, 1
instance = comp, \emsx|vram_page[6]\, emsx|vram_page[6], MSX, 1
instance = comp, \emsx|vram_page[2]~feeder\, emsx|vram_page[2]~feeder, MSX, 1
instance = comp, \emsx|vram_page[2]\, emsx|vram_page[2], MSX, 1
instance = comp, \emsx|SdrAdr~30\, emsx|SdrAdr~30, MSX, 1
instance = comp, \emsx|SdrAdr~31\, emsx|SdrAdr~31, MSX, 1
instance = comp, \emsx|SdrAdr~32\, emsx|SdrAdr~32, MSX, 1
instance = comp, \emsx|U31_2|SccBank0[5]\, emsx|U31_2|SccBank0[5], MSX, 1
instance = comp, \emsx|U31_2|SccBank1~16\, emsx|U31_2|SccBank1~16, MSX, 1
instance = comp, \emsx|U31_2|SccBank1[5]\, emsx|U31_2|SccBank1[5], MSX, 1
instance = comp, \emsx|CpuAdr~76\, emsx|CpuAdr~76, MSX, 1
instance = comp, \emsx|U31_2|SccBank2[5]\, emsx|U31_2|SccBank2[5], MSX, 1
instance = comp, \emsx|U31_2|SccBank3[5]\, emsx|U31_2|SccBank3[5], MSX, 1
instance = comp, \emsx|CpuAdr~75\, emsx|CpuAdr~75, MSX, 1
instance = comp, \emsx|U31_1|SccBank1[5]~4\, emsx|U31_1|SccBank1[5]~4, MSX, 1
instance = comp, \emsx|U31_1|SccBank1[5]\, emsx|U31_1|SccBank1[5], MSX, 1
instance = comp, \emsx|U31_1|SccBank0[5]~5\, emsx|U31_1|SccBank0[5]~5, MSX, 1
instance = comp, \emsx|U31_1|SccBank0[5]\, emsx|U31_1|SccBank0[5], MSX, 1
instance = comp, \emsx|CpuAdr~73\, emsx|CpuAdr~73, MSX, 1
instance = comp, \emsx|CpuAdr~85\, emsx|CpuAdr~85, MSX, 1
instance = comp, \emsx|U03|ff_bank2[5]~5\, emsx|U03|ff_bank2[5]~5, MSX, 1
instance = comp, \emsx|U03|ff_bank2[5]\, emsx|U03|ff_bank2[5], MSX, 1
instance = comp, \emsx|U03|ff_bank3[5]~5\, emsx|U03|ff_bank3[5]~5, MSX, 1
instance = comp, \emsx|U03|ff_bank3[5]\, emsx|U03|ff_bank3[5], MSX, 1
instance = comp, \emsx|U03|ff_bank1[5]~5\, emsx|U03|ff_bank1[5]~5, MSX, 1
instance = comp, \emsx|U03|ff_bank1[5]\, emsx|U03|ff_bank1[5], MSX, 1
instance = comp, \emsx|CpuAdr~68\, emsx|CpuAdr~68, MSX, 1
instance = comp, \emsx|CpuAdr~69\, emsx|CpuAdr~69, MSX, 1
instance = comp, \emsx|CpuAdr~70\, emsx|CpuAdr~70, MSX, 1
instance = comp, \emsx|iSltErm~5\, emsx|iSltErm~5, MSX, 1
instance = comp, \emsx|CpuAdr~71\, emsx|CpuAdr~71, MSX, 1
instance = comp, \emsx|U31_1|SccBank2[5]~4\, emsx|U31_1|SccBank2[5]~4, MSX, 1
instance = comp, \emsx|U31_1|SccBank2[5]\, emsx|U31_1|SccBank2[5], MSX, 1
instance = comp, \emsx|U31_1|SccBank3[5]~3\, emsx|U31_1|SccBank3[5]~3, MSX, 1
instance = comp, \emsx|U31_1|SccBank3[5]\, emsx|U31_1|SccBank3[5], MSX, 1
instance = comp, \emsx|CpuAdr~72\, emsx|CpuAdr~72, MSX, 1
instance = comp, \emsx|CpuAdr~74\, emsx|CpuAdr~74, MSX, 1
instance = comp, \emsx|CpuAdr~77\, emsx|CpuAdr~77, MSX, 1
instance = comp, \emsx|SdrAdr~33\, emsx|SdrAdr~33, MSX, 1
instance = comp, \emsx|Mux96~0\, emsx|Mux96~0, MSX, 1
instance = comp, \emsx|Mux96~2\, emsx|Mux96~2, MSX, 1
instance = comp, \emsx|SdrAdr[6]\, emsx|SdrAdr[6], MSX, 1
instance = comp, \emsx|vram_page[7]~feeder\, emsx|vram_page[7]~feeder, MSX, 1
instance = comp, \emsx|vram_page[7]\, emsx|vram_page[7], MSX, 1
instance = comp, \emsx|vram_page[3]\, emsx|vram_page[3], MSX, 1
instance = comp, \emsx|SdrAdr~36\, emsx|SdrAdr~36, MSX, 1
instance = comp, \emsx|Mux95~0\, emsx|Mux95~0, MSX, 1
instance = comp, \emsx|Mux95~1\, emsx|Mux95~1, MSX, 1
instance = comp, \emsx|U31_2|SccBank1~17\, emsx|U31_2|SccBank1~17, MSX, 1
instance = comp, \emsx|U31_2|SccBank1[6]\, emsx|U31_2|SccBank1[6], MSX, 1
instance = comp, \emsx|U31_2|SccBank0~12\, emsx|U31_2|SccBank0~12, MSX, 1
instance = comp, \emsx|U31_2|SccBank0[6]\, emsx|U31_2|SccBank0[6], MSX, 1
instance = comp, \emsx|Mux95~6\, emsx|Mux95~6, MSX, 1
instance = comp, \emsx|U31_2|SccBank3[6]\, emsx|U31_2|SccBank3[6], MSX, 1
instance = comp, \emsx|U31_2|SccBank2[6]~feeder\, emsx|U31_2|SccBank2[6]~feeder, MSX, 1
instance = comp, \emsx|U31_2|SccBank2[6]\, emsx|U31_2|SccBank2[6], MSX, 1
instance = comp, \emsx|Mux95~7\, emsx|Mux95~7, MSX, 1
instance = comp, \emsx|Mux95~2\, emsx|Mux95~2, MSX, 1
instance = comp, \emsx|U31_1|SccBank1[6]~5\, emsx|U31_1|SccBank1[6]~5, MSX, 1
instance = comp, \emsx|U31_1|SccBank1[6]\, emsx|U31_1|SccBank1[6], MSX, 1
instance = comp, \emsx|U31_1|SccBank2[6]~5\, emsx|U31_1|SccBank2[6]~5, MSX, 1
instance = comp, \emsx|U31_1|SccBank2[6]\, emsx|U31_1|SccBank2[6], MSX, 1
instance = comp, \emsx|U31_1|SccBank3[6]~4\, emsx|U31_1|SccBank3[6]~4, MSX, 1
instance = comp, \emsx|U31_1|SccBank3[6]\, emsx|U31_1|SccBank3[6], MSX, 1
instance = comp, \emsx|Mux95~3\, emsx|Mux95~3, MSX, 1
instance = comp, \emsx|U31_1|SccBank0[6]~6\, emsx|U31_1|SccBank0[6]~6, MSX, 1
instance = comp, \emsx|U31_1|SccBank0[6]\, emsx|U31_1|SccBank0[6], MSX, 1
instance = comp, \emsx|Mux95~4\, emsx|Mux95~4, MSX, 1
instance = comp, \emsx|Mux95~5\, emsx|Mux95~5, MSX, 1
instance = comp, \emsx|Mux95~8\, emsx|Mux95~8, MSX, 1
instance = comp, \emsx|Mux95~9\, emsx|Mux95~9, MSX, 1
instance = comp, \emsx|Mux95~12\, emsx|Mux95~12, MSX, 1
instance = comp, \emsx|SdrAdr[7]~_Duplicate_1\, emsx|SdrAdr[7]~_Duplicate_1, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[8]~feeder\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[8]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY[1]\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY~10\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY~10, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[9]~14\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[9]~14, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[8]\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[8], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R11R5_SP_ATR_ADDR[1]\, emsx|U20|U_VDP_REGISTER|REG_R11R5_SP_ATR_ADDR[1], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPATTRTBLBASEADDR~1\, emsx|U20|U_SPRITE|SPATTRTBLBASEADDR~1, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPATTRTBLBASEADDR[1]\, emsx|U20|U_SPRITE|SPATTRTBLBASEADDR[1], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_VRAM_ADDR[8]\, emsx|U20|U_SPRITE|FF_Y_TEST_VRAM_ADDR[8], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPATTERNNUM[5]~feeder\, emsx|U20|U_SPRITE|SPPREPAREPATTERNNUM[5]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPATTERNNUM[5]\, emsx|U20|U_SPRITE|SPPREPAREPATTERNNUM[5], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADRPREPARE[8]~19\, emsx|U20|U_SPRITE|IRAMADRPREPARE[8]~19, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADRPREPARE[8]\, emsx|U20|U_SPRITE|IRAMADRPREPARE[8], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADR[8]~14\, emsx|U20|U_SPRITE|IRAMADR[8]~14, MSX, 1
instance = comp, \emsx|U20|IRAMADR~111\, emsx|U20|IRAMADR~111, MSX, 1
instance = comp, \emsx|U20|IRAMADR~112\, emsx|U20|IRAMADR~112, MSX, 1
instance = comp, \emsx|U20|IRAMADR~113\, emsx|U20|IRAMADR~113, MSX, 1
instance = comp, \emsx|U20|IRAMADR~114\, emsx|U20|IRAMADR~114, MSX, 1
instance = comp, \emsx|U20|IRAMADR~115\, emsx|U20|IRAMADR~115, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R10R3_COL_ADDR[1]\, emsx|U20|U_VDP_REGISTER|REG_R10R3_COL_ADDR[1], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|Mux13~0\, emsx|U20|U_VDP_GRAPHIC123M|Mux13~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|Mux13~1\, emsx|U20|U_VDP_GRAPHIC123M|Mux13~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[7]\, emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PATTERNNUM[4]~feeder\, emsx|U20|U_VDP_TEXT12|PATTERNNUM[4]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PATTERNNUM[4]\, emsx|U20|U_VDP_TEXT12|PATTERNNUM[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Add0~18\, emsx|U20|U_VDP_TEXT12|Add0~18, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PRAMADR[7]~27\, emsx|U20|U_VDP_TEXT12|PRAMADR[7]~27, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PRAMADR[7]\, emsx|U20|U_VDP_TEXT12|PRAMADR[7], MSX, 1
instance = comp, \emsx|U20|IRAMADR~116\, emsx|U20|IRAMADR~116, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[7]\, emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[7], MSX, 1
instance = comp, \emsx|U20|IRAMADR~117\, emsx|U20|IRAMADR~117, MSX, 1
instance = comp, \emsx|U20|IRAMADR[7]\, emsx|U20|IRAMADR[7], MSX, 1
instance = comp, \emsx|U08|kanjiptr1[8]~21\, emsx|U08|kanjiptr1[8]~21, MSX, 1
instance = comp, \emsx|U08|kanjiptr1[8]\, emsx|U08|kanjiptr1[8], MSX, 1
instance = comp, \emsx|U08|kanjiptr2[8]~21\, emsx|U08|kanjiptr2[8]~21, MSX, 1
instance = comp, \emsx|U08|kanjiptr2[8]\, emsx|U08|kanjiptr2[8], MSX, 1
instance = comp, \emsx|SdrAdr~37\, emsx|SdrAdr~37, MSX, 1
instance = comp, \emsx|SdrAdr~38\, emsx|SdrAdr~38, MSX, 1
instance = comp, \emsx|Mux95~10\, emsx|Mux95~10, MSX, 1
instance = comp, \emsx|Mux95~11\, emsx|Mux95~11, MSX, 1
instance = comp, \emsx|SdrAdr[7]\, emsx|SdrAdr[7], MSX, 1
instance = comp, \emsx|Mux94~2\, emsx|Mux94~2, MSX, 1
instance = comp, \emsx|CpuAdr~82\, emsx|CpuAdr~82, MSX, 1
instance = comp, \emsx|Mux94~3\, emsx|Mux94~3, MSX, 1
instance = comp, \emsx|U31_2|SccBank1[7]~18\, emsx|U31_2|SccBank1[7]~18, MSX, 1
instance = comp, \emsx|U31_2|SccBank1[7]\, emsx|U31_2|SccBank1[7], MSX, 1
instance = comp, \emsx|CpuAdr~79\, emsx|CpuAdr~79, MSX, 1
instance = comp, \emsx|CpuAdr~80\, emsx|CpuAdr~80, MSX, 1
instance = comp, \emsx|U31_2|SccBankH~0\, emsx|U31_2|SccBankH~0, MSX, 1
instance = comp, \emsx|U31_2|SccBankL~0\, emsx|U31_2|SccBankL~0, MSX, 1
instance = comp, \emsx|U31_2|SccBankL\, emsx|U31_2|SccBankL, MSX, 1
instance = comp, \emsx|U31_2|SccBankH~1\, emsx|U31_2|SccBankH~1, MSX, 1
instance = comp, \emsx|U31_2|SccBankH\, emsx|U31_2|SccBankH, MSX, 1
instance = comp, \emsx|CpuAdr~78\, emsx|CpuAdr~78, MSX, 1
instance = comp, \emsx|CpuAdr~81\, emsx|CpuAdr~81, MSX, 1
instance = comp, \emsx|Mux94~4\, emsx|Mux94~4, MSX, 1
instance = comp, \emsx|U05|ramadr[20]~0\, emsx|U05|ramadr[20]~0, MSX, 1
instance = comp, \emsx|U05|ramadr[20]~1\, emsx|U05|ramadr[20]~1, MSX, 1
instance = comp, \emsx|Mux94~5\, emsx|Mux94~5, MSX, 1
instance = comp, \emsx|Mux94~1\, emsx|Mux94~1, MSX, 1
instance = comp, \emsx|Mux94~6\, emsx|Mux94~6, MSX, 1
instance = comp, \emsx|SdrAdr[8]~_Duplicate_1\, emsx|SdrAdr[8]~_Duplicate_1, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R10R3_COL_ADDR[2]\, emsx|U20|U_VDP_REGISTER|REG_R10R3_COL_ADDR[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|Mux12~3\, emsx|U20|U_VDP_GRAPHIC123M|Mux12~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|Mux12~2\, emsx|U20|U_VDP_GRAPHIC123M|Mux12~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[8]\, emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[8], MSX, 1
instance = comp, \emsx|U20|IRAMADR~120\, emsx|U20|IRAMADR~120, MSX, 1
instance = comp, \emsx|U20|IRAMADR~121\, emsx|U20|IRAMADR~121, MSX, 1
instance = comp, \emsx|U20|IRAMADR~122\, emsx|U20|IRAMADR~122, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[9]~feeder\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[9]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY[2]\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY[2], MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY~11\, emsx|U20|U_VDP_COMMAND|VDPVRAMACCESSY~11, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[10]~15\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[10]~15, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[9]\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[9], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R11R5_SP_ATR_ADDR[2]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R11R5_SP_ATR_ADDR[2]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R11R5_SP_ATR_ADDR[2]\, emsx|U20|U_VDP_REGISTER|REG_R11R5_SP_ATR_ADDR[2], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPATTRTBLBASEADDR[2]\, emsx|U20|U_SPRITE|SPATTRTBLBASEADDR[2], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_VRAM_ADDR[9]\, emsx|U20|U_SPRITE|FF_Y_TEST_VRAM_ADDR[9], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPATTERNNUM[6]~feeder\, emsx|U20|U_SPRITE|SPPREPAREPATTERNNUM[6]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPATTERNNUM[6]\, emsx|U20|U_SPRITE|SPPREPAREPATTERNNUM[6], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADRPREPARE[9]~20\, emsx|U20|U_SPRITE|IRAMADRPREPARE[9]~20, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADRPREPARE[9]\, emsx|U20|U_SPRITE|IRAMADRPREPARE[9], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADR[9]~15\, emsx|U20|U_SPRITE|IRAMADR[9]~15, MSX, 1
instance = comp, \emsx|U20|IRAMADR~118\, emsx|U20|IRAMADR~118, MSX, 1
instance = comp, \emsx|U20|IRAMADR~119\, emsx|U20|IRAMADR~119, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PATTERNNUM[5]~feeder\, emsx|U20|U_VDP_TEXT12|PATTERNNUM[5]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PATTERNNUM[5]\, emsx|U20|U_VDP_TEXT12|PATTERNNUM[5], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PRAMADR[8]~28\, emsx|U20|U_VDP_TEXT12|PRAMADR[8]~28, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PRAMADR[8]\, emsx|U20|U_VDP_TEXT12|PRAMADR[8], MSX, 1
instance = comp, \emsx|U20|IRAMADR~123\, emsx|U20|IRAMADR~123, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[8]\, emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[8], MSX, 1
instance = comp, \emsx|U20|IRAMADR~124\, emsx|U20|IRAMADR~124, MSX, 1
instance = comp, \emsx|U20|IRAMADR[8]\, emsx|U20|IRAMADR[8], MSX, 1
instance = comp, \emsx|U08|kanjiptr1[9]~22\, emsx|U08|kanjiptr1[9]~22, MSX, 1
instance = comp, \emsx|U08|kanjiptr1[9]\, emsx|U08|kanjiptr1[9], MSX, 1
instance = comp, \emsx|U08|kanjiptr2[9]~22\, emsx|U08|kanjiptr2[9]~22, MSX, 1
instance = comp, \emsx|U08|kanjiptr2[9]\, emsx|U08|kanjiptr2[9], MSX, 1
instance = comp, \emsx|SdrAdr~39\, emsx|SdrAdr~39, MSX, 1
instance = comp, \emsx|SdrAdr~40\, emsx|SdrAdr~40, MSX, 1
instance = comp, \emsx|Mux94~0\, emsx|Mux94~0, MSX, 1
instance = comp, \emsx|Mux94~7\, emsx|Mux94~7, MSX, 1
instance = comp, \emsx|SdrAdr[8]\, emsx|SdrAdr[8], MSX, 1
instance = comp, \emsx|SdrAdr[10]~43\, emsx|SdrAdr[10]~43, MSX, 1
instance = comp, \emsx|SdrAdr[10]~46\, emsx|SdrAdr[10]~46, MSX, 1
instance = comp, \emsx|SdrAdr[10]~47\, emsx|SdrAdr[10]~47, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PATTERNNUM[6]\, emsx|U20|U_VDP_TEXT12|PATTERNNUM[6], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R10R3_COL_ADDR[3]\, emsx|U20|U_VDP_REGISTER|REG_R10R3_COL_ADDR[3], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PRAMADR[9]~29\, emsx|U20|U_VDP_TEXT12|PRAMADR[9]~29, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PRAMADR[9]\, emsx|U20|U_VDP_TEXT12|PRAMADR[9], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|Mux11~0\, emsx|U20|U_VDP_GRAPHIC123M|Mux11~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|Mux11~1\, emsx|U20|U_VDP_GRAPHIC123M|Mux11~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[9]\, emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[9], MSX, 1
instance = comp, \emsx|U20|IRAMADR~127\, emsx|U20|IRAMADR~127, MSX, 1
instance = comp, \emsx|U20|IRAMADR~128\, emsx|U20|IRAMADR~128, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R11R5_SP_ATR_ADDR[3]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R11R5_SP_ATR_ADDR[3]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R11R5_SP_ATR_ADDR[3]\, emsx|U20|U_VDP_REGISTER|REG_R11R5_SP_ATR_ADDR[3], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPATTRTBLBASEADDR[3]\, emsx|U20|U_SPRITE|SPATTRTBLBASEADDR[3], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|FF_Y_TEST_VRAM_ADDR[10]\, emsx|U20|U_SPRITE|FF_Y_TEST_VRAM_ADDR[10], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPATTERNNUM[7]~feeder\, emsx|U20|U_SPRITE|SPPREPAREPATTERNNUM[7]~feeder, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|SPPREPAREPATTERNNUM[7]\, emsx|U20|U_SPRITE|SPPREPAREPATTERNNUM[7], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|Mux6~0\, emsx|U20|U_SPRITE|Mux6~0, MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADRPREPARE[10]\, emsx|U20|U_SPRITE|IRAMADRPREPARE[10], MSX, 1
instance = comp, \emsx|U20|U_SPRITE|IRAMADR[10]~16\, emsx|U20|U_SPRITE|IRAMADR[10]~16, MSX, 1
instance = comp, \emsx|U20|IRAMADR~125\, emsx|U20|IRAMADR~125, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[10]~feeder\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[10]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[10]\, emsx|U20|U_VDP_COMMAND|VRAMACCESSADDR[10], MSX, 1
instance = comp, \emsx|U20|IRAMADR~126\, emsx|U20|IRAMADR~126, MSX, 1
instance = comp, \emsx|U20|IRAMADR~129\, emsx|U20|IRAMADR~129, MSX, 1
instance = comp, \emsx|U20|IRAMADR~130\, emsx|U20|IRAMADR~130, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[9]~feeder\, emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[9]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[9]\, emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[9], MSX, 1
instance = comp, \emsx|U20|IRAMADR~131\, emsx|U20|IRAMADR~131, MSX, 1
instance = comp, \emsx|U20|IRAMADR[9]\, emsx|U20|IRAMADR[9], MSX, 1
instance = comp, \emsx|U08|kanjiptr1[10]~23\, emsx|U08|kanjiptr1[10]~23, MSX, 1
instance = comp, \emsx|U08|kanjiptr1[10]\, emsx|U08|kanjiptr1[10], MSX, 1
instance = comp, \emsx|U08|kanjiptr2[10]~23\, emsx|U08|kanjiptr2[10]~23, MSX, 1
instance = comp, \emsx|U08|kanjiptr2[10]\, emsx|U08|kanjiptr2[10], MSX, 1
instance = comp, \emsx|SdrAdr[10]~44\, emsx|SdrAdr[10]~44, MSX, 1
instance = comp, \emsx|SdrAdr[10]~45\, emsx|SdrAdr[10]~45, MSX, 1
instance = comp, \emsx|Mux93~0\, emsx|Mux93~0, MSX, 1
instance = comp, \emsx|Mux93~1\, emsx|Mux93~1, MSX, 1
instance = comp, \emsx|Mux93~2\, emsx|Mux93~2, MSX, 1
instance = comp, \emsx|SdrAdr[9]\, emsx|SdrAdr[9], MSX, 1
instance = comp, \emsx|U08|kanjiptr1[11]~24\, emsx|U08|kanjiptr1[11]~24, MSX, 1
instance = comp, \emsx|U08|kanjiptr1[11]\, emsx|U08|kanjiptr1[11], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|FF_R2_PT_NAM_ADDR[0]\, emsx|U20|U_VDP_REGISTER|FF_R2_PT_NAM_ADDR[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R2_PT_NAM_ADDR[0]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R2_PT_NAM_ADDR[0]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R2_PT_NAM_ADDR[0]\, emsx|U20|U_VDP_REGISTER|REG_R2_PT_NAM_ADDR[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|LATCHEDPTNNAMETBLBASEADDR[0]~feeder\, emsx|U20|U_VDP_GRAPHIC4567|LATCHEDPTNNAMETBLBASEADDR[0]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|LATCHEDPTNNAMETBLBASEADDR[0]\, emsx|U20|U_VDP_GRAPHIC4567|LATCHEDPTNNAMETBLBASEADDR[0], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PRAMADR~4\, emsx|U20|U_VDP_GRAPHIC4567|PRAMADR~4, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[10]\, emsx|U20|U_VDP_GRAPHIC4567|PRAMADR[10], MSX, 1
instance = comp, \emsx|U20|IRAMADR~132\, emsx|U20|IRAMADR~132, MSX, 1
instance = comp, \emsx|U20|IRAMADR~133\, emsx|U20|IRAMADR~133, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R10R3_COL_ADDR[4]~feeder\, emsx|U20|U_VDP_REGISTER|REG_R10R3_COL_ADDR[4]~feeder, MSX, 1
instance = comp, \emsx|U20|U_VDP_REGISTER|REG_R10R3_COL_ADDR[4]\, emsx|U20|U_VDP_REGISTER|REG_R10R3_COL_ADDR[4], MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|Mux10~3\, emsx|U20|U_VDP_GRAPHIC123M|Mux10~3, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|Mux10~2\, emsx|U20|U_VDP_GRAPHIC123M|Mux10~2, MSX, 1
instance = comp, \emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[10]\, emsx|U20|U_VDP_GRAPHIC123M|FF_REQ_ADDR[10], MSX, 1
instance = comp, \emsx|U20|IRAMADR~134\, emsx|U20|IRAMADR~134, MSX, 1
instance = comp, \emsx|U20|IRAMADR~135\, emsx|U20|IRAMADR~135, MSX, 1
instance = comp, \emsx|U20|IRAMADR~136\, emsx|U20|IRAMADR~136, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|LOGICALVRAMADDRNAM[10]~0\, emsx|U20|U_VDP_TEXT12|LOGICALVRAMADDRNAM[10]~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PRAMADR[10]~30\, emsx|U20|U_VDP_TEXT12|PRAMADR[10]~30, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Mux6~0\, emsx|U20|U_VDP_TEXT12|Mux6~0, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PATTERNNUM[7]\, emsx|U20|U_VDP_TEXT12|PATTERNNUM[7], MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|Mux6~1\, emsx|U20|U_VDP_TEXT12|Mux6~1, MSX, 1
instance = comp, \emsx|U20|U_VDP_TEXT12|PRAMADR[10]\, emsx|U20|U_VDP_TEXT12|PRAMADR[10], MSX, 1
instance = comp, \emsx|U20|IRAMADR~137\, emsx|U20|IRAMADR~137, MSX, 1
instance = comp, \emsx|U20|IRAMADR~138\, emsx|U20|IRAMADR~138, MSX, 1
instance = comp, \emsx|U20|IRAMADR[10]\, emsx|U20|IRAMADR[10], MSX, 1
instance = comp, \emsx|U08|kanjiptr2[11]~24\, emsx|U08|kanjiptr2[11]~24, MSX, 1
instance = comp, \emsx|U08|kanjiptr2[11]\, emsx|U08|kanjiptr2[11], MSX, 1
instance = comp, \emsx|Mux92~0\, emsx|Mux92~0, MSX, 1
instance = comp, \emsx|Mux92~1\, emsx|Mux92~1, MSX, 1
instance = comp, \emsx|Mux92~2\, emsx|Mux92~2, MSX, 1
instance = comp, \emsx|SdrAdr[10]\, emsx|SdrAdr[10], MSX, 1
instance = comp, \emsx|SdrAdr[11]~_Duplicate_1\, emsx|SdrAdr[11]~_Duplicate_1, MSX, 1
instance = comp, \emsx|Mux91~0\, emsx|Mux91~0, MSX, 1
instance = comp, \emsx|Mux91~1\, emsx|Mux91~1, MSX, 1
instance = comp, \emsx|SdrAdr[11]\, emsx|SdrAdr[11], MSX, 1
instance = comp, \emsx|SdrUdq~1\, emsx|SdrUdq~1, MSX, 1
instance = comp, \emsx|Mux89~0\, emsx|Mux89~0, MSX, 1
instance = comp, \emsx|Mux89~1\, emsx|Mux89~1, MSX, 1
instance = comp, \emsx|SdrUdq~2\, emsx|SdrUdq~2, MSX, 1
instance = comp, \emsx|SdrLdq\, emsx|SdrLdq, MSX, 1
instance = comp, \emsx|Mux88~0\, emsx|Mux88~0, MSX, 1
instance = comp, \emsx|SdrUdq\, emsx|SdrUdq, MSX, 1
instance = comp, \emsx|SdrCmd[0]~_Duplicate_1\, emsx|SdrCmd[0]~_Duplicate_1, MSX, 1
instance = comp, \emsx|Mux87~1\, emsx|Mux87~1, MSX, 1
instance = comp, \emsx|Mux87~2\, emsx|Mux87~2, MSX, 1
instance = comp, \emsx|SdrCmd[0]\, emsx|SdrCmd[0], MSX, 1
instance = comp, \emsx|SdrCmd[1]~_Duplicate_1\, emsx|SdrCmd[1]~_Duplicate_1, MSX, 1
instance = comp, \emsx|Mux86~0\, emsx|Mux86~0, MSX, 1
instance = comp, \emsx|Mux86~1\, emsx|Mux86~1, MSX, 1
instance = comp, \emsx|SdrCmd[1]\, emsx|SdrCmd[1], MSX, 1
instance = comp, \emsx|SdrCmd[2]~_Duplicate_1\, emsx|SdrCmd[2]~_Duplicate_1, MSX, 1
instance = comp, \emsx|Mux85~0\, emsx|Mux85~0, MSX, 1
instance = comp, \emsx|Mux85~1\, emsx|Mux85~1, MSX, 1
instance = comp, \emsx|SdrCmd[2]\, emsx|SdrCmd[2], MSX, 1
instance = comp, \emsx|U05|ramadr[21]~2\, emsx|U05|ramadr[21]~2, MSX, 1
instance = comp, \emsx|U05|ramadr[21]~3\, emsx|U05|ramadr[21]~3, MSX, 1
instance = comp, \emsx|SdrBa~2\, emsx|SdrBa~2, MSX, 1
instance = comp, \emsx|SdrBa~3\, emsx|SdrBa~3, MSX, 1
instance = comp, \emsx|SdrBa~0\, emsx|SdrBa~0, MSX, 1
instance = comp, \emsx|SdrBa~1\, emsx|SdrBa~1, MSX, 1
instance = comp, \emsx|SdrBa~4\, emsx|SdrBa~4, MSX, 1
instance = comp, \emsx|Mux104~1\, emsx|Mux104~1, MSX, 1
instance = comp, \emsx|SdrBa[0]~_Duplicate_1\, emsx|SdrBa[0]~_Duplicate_1, MSX, 1
instance = comp, \emsx|Mux104~2\, emsx|Mux104~2, MSX, 1
instance = comp, \emsx|SdrBa[0]\, emsx|SdrBa[0], MSX, 1
instance = comp, \emsx|SdrBa[1]~_Duplicate_1\, emsx|SdrBa[1]~_Duplicate_1, MSX, 1
instance = comp, \emsx|Mux103~0\, emsx|Mux103~0, MSX, 1
instance = comp, \emsx|Mux103~1\, emsx|Mux103~1, MSX, 1
instance = comp, \emsx|SdrBa[1]\, emsx|SdrBa[1], MSX, 1
instance = comp, \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_SDRAM_CLK\, pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_SDRAM_CLK, MSX, 1
instance = comp, \emsx|pDac_SR~0\, emsx|pDac_SR~0, MSX, 1
instance = comp, \emsx|pDac_SR[0]~reg0\, emsx|pDac_SR[0]~reg0, MSX, 1
instance = comp, \user_io|Selector343~0\, user_io|Selector343~0, MSX, 1
instance = comp, \user_io|status[9]\, user_io|status[9], MSX, 1
instance = comp, \AUDIO_R~0\, AUDIO_R~0, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector41~1\, emsx|uwifi|U1|Selector41~1, MSX, 1
instance = comp, \emsx|uwifi|out_tx_data[2]~5\, emsx|uwifi|out_tx_data[2]~5, MSX, 1
instance = comp, \emsx|uwifi|out_tx_data[2]\, emsx|uwifi|out_tx_data[2], MSX, 1
instance = comp, \emsx|uwifi|U1|tx_data_s[2]~feeder\, emsx|uwifi|U1|tx_data_s[2]~feeder, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector79~0\, emsx|uwifi|U1|Selector79~0, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_data_s[2]\, emsx|uwifi|U1|tx_data_s[2], MSX, 1
instance = comp, \emsx|uwifi|out_tx_data[1]~6\, emsx|uwifi|out_tx_data[1]~6, MSX, 1
instance = comp, \emsx|uwifi|out_tx_data[1]\, emsx|uwifi|out_tx_data[1], MSX, 1
instance = comp, \emsx|uwifi|U1|tx_data_s[1]~feeder\, emsx|uwifi|U1|tx_data_s[1]~feeder, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_data_s[1]\, emsx|uwifi|U1|tx_data_s[1], MSX, 1
instance = comp, \emsx|uwifi|out_tx_data[0]~7\, emsx|uwifi|out_tx_data[0]~7, MSX, 1
instance = comp, \emsx|uwifi|out_tx_data[0]\, emsx|uwifi|out_tx_data[0], MSX, 1
instance = comp, \emsx|uwifi|U1|tx_data_s[0]\, emsx|uwifi|U1|tx_data_s[0], MSX, 1
instance = comp, \emsx|uwifi|U1|Mux0~2\, emsx|uwifi|U1|Mux0~2, MSX, 1
instance = comp, \emsx|uwifi|out_tx_data[3]~8\, emsx|uwifi|out_tx_data[3]~8, MSX, 1
instance = comp, \emsx|uwifi|out_tx_data[3]\, emsx|uwifi|out_tx_data[3], MSX, 1
instance = comp, \emsx|uwifi|U1|tx_data_s[3]\, emsx|uwifi|U1|tx_data_s[3], MSX, 1
instance = comp, \emsx|uwifi|U1|Mux0~3\, emsx|uwifi|U1|Mux0~3, MSX, 1
instance = comp, \emsx|uwifi|out_tx_data[5]~1\, emsx|uwifi|out_tx_data[5]~1, MSX, 1
instance = comp, \emsx|uwifi|out_tx_data[5]\, emsx|uwifi|out_tx_data[5], MSX, 1
instance = comp, \emsx|uwifi|U1|tx_data_s[5]~feeder\, emsx|uwifi|U1|tx_data_s[5]~feeder, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_data_s[5]\, emsx|uwifi|U1|tx_data_s[5], MSX, 1
instance = comp, \emsx|uwifi|out_tx_data[6]~2\, emsx|uwifi|out_tx_data[6]~2, MSX, 1
instance = comp, \emsx|uwifi|out_tx_data[6]\, emsx|uwifi|out_tx_data[6], MSX, 1
instance = comp, \emsx|uwifi|U1|tx_data_s[6]~feeder\, emsx|uwifi|U1|tx_data_s[6]~feeder, MSX, 1
instance = comp, \emsx|uwifi|U1|tx_data_s[6]\, emsx|uwifi|U1|tx_data_s[6], MSX, 1
instance = comp, \emsx|uwifi|out_tx_data[4]~3\, emsx|uwifi|out_tx_data[4]~3, MSX, 1
instance = comp, \emsx|uwifi|out_tx_data[4]\, emsx|uwifi|out_tx_data[4], MSX, 1
instance = comp, \emsx|uwifi|U1|tx_data_s[4]\, emsx|uwifi|U1|tx_data_s[4], MSX, 1
instance = comp, \emsx|uwifi|U1|Mux0~0\, emsx|uwifi|U1|Mux0~0, MSX, 1
instance = comp, \emsx|uwifi|out_tx_data[7]~4\, emsx|uwifi|out_tx_data[7]~4, MSX, 1
instance = comp, \emsx|uwifi|out_tx_data[7]\, emsx|uwifi|out_tx_data[7], MSX, 1
instance = comp, \emsx|uwifi|U1|tx_data_s[7]\, emsx|uwifi|U1|tx_data_s[7], MSX, 1
instance = comp, \emsx|uwifi|U1|Mux0~1\, emsx|uwifi|U1|Mux0~1, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector41~0\, emsx|uwifi|U1|Selector41~0, MSX, 1
instance = comp, \emsx|uwifi|U1|Selector41~2\, emsx|uwifi|U1|Selector41~2, MSX, 1
instance = comp, \emsx|uwifi|U1|TX_out_o\, emsx|uwifi|U1|TX_out_o, MSX, 1
instance = comp, \user_io|Selector342~0\, user_io|Selector342~0, MSX, 1
instance = comp, \user_io|status[10]\, user_io|status[10], MSX, 1
instance = comp, \UART_TX~0\, UART_TX~0, MSX, 1
instance = comp, \UART_TX~reg0\, UART_TX~reg0, MSX, 1
instance = comp, \SPI_SS2~input\, SPI_SS2~input, MSX, 1
instance = comp, \SPI_SS4~input\, SPI_SS4~input, MSX, 1
instance = comp, \SPI_DO~input\, SPI_DO~input, MSX, 1
