===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 30.1887 seconds

  ----Wall Time----  ----Name----
    3.4968 ( 11.6%)  FIR Parser
   14.0063 ( 46.4%)  'firrtl.circuit' Pipeline
    1.2865 (  4.3%)    'firrtl.module' Pipeline
    1.1682 (  3.9%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1182 (  0.4%)      LowerCHIRRTL
    0.1044 (  0.3%)    InferWidths
    0.6400 (  2.1%)    InferResets
    0.0240 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0476 (  0.2%)    PrefixModules
    0.0241 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.6176 (  2.0%)    LowerFIRRTLTypes
    5.8600 ( 19.4%)    'firrtl.module' Pipeline
    0.7561 (  2.5%)      ExpandWhens
    5.1039 ( 16.9%)      Canonicalizer
    0.3859 (  1.3%)    Inliner
    1.0749 (  3.6%)    IMConstProp
    0.0358 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    3.9892 ( 13.2%)    'firrtl.module' Pipeline
    3.9892 ( 13.2%)      Canonicalizer
    2.3431 (  7.8%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    7.1957 ( 23.8%)  'hw.module' Pipeline
    0.0915 (  0.3%)    HWCleanup
    1.0606 (  3.5%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    5.9594 ( 19.7%)    Canonicalizer
    0.0842 (  0.3%)    HWLegalizeModules
    0.3821 (  1.3%)  HWLegalizeNames
    0.8715 (  2.9%)  'hw.module' Pipeline
    0.8715 (  2.9%)    PrettifyVerilog
    1.8914 (  6.3%)  ExportVerilog emission
    0.0017 (  0.0%)  Rest
   30.1887 (100.0%)  Total

{
  totalTime: 30.213,
  maxMemory: 633679872
}
