<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MicroinstructionROM.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="COMPARADOR5.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="COMPARADOR5.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Decode.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Decode.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="LATCH1.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="LATCH1.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="LATCH10.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="LATCH10.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="LATCH2.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="LATCH2.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="LATCH4.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="LATCH4.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="LATCH5.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="LATCH5.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="LATCH6.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="LATCH6.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="LATCH7.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="LATCH7.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MROM.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="MROM.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MROM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Tuberia.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Tuberia.vf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Tuberia_drc.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Tuberia_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="UC1.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="UC1.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="UC2.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="UC2.vf"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/MicroinstructionROM.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/MicroinstructionROM.v" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="ipcore_dir/MicroinstructionROM.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="merge.vf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="merge_beh.prj"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="merge_drc.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="merge_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="merge_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux1.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="mux1.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux2.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="mux2.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux4.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="mux4.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux5.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="mux5.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux6.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="mux6.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux7.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="mux7.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="toExecute.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="toExecute.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="toOperand.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="toOperand.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="toRetire.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="toRetire.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1591124188" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1591124188">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591124188" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1591124188">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591305828" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6700499123704972416" xil_pn:start_ts="1591305828">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591305870" xil_pn:in_ck="-6502137993947378606" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7252195739520166242" xil_pn:start_ts="1591305828">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="COMPARADOR5.vf"/>
      <outfile xil_pn:name="Decode.vf"/>
      <outfile xil_pn:name="LATCH1.vf"/>
      <outfile xil_pn:name="LATCH10.vf"/>
      <outfile xil_pn:name="LATCH2.vf"/>
      <outfile xil_pn:name="LATCH4.vf"/>
      <outfile xil_pn:name="LATCH5.vf"/>
      <outfile xil_pn:name="LATCH6.vf"/>
      <outfile xil_pn:name="LATCH7.vf"/>
      <outfile xil_pn:name="MROM.vf"/>
      <outfile xil_pn:name="Tuberia.vf"/>
      <outfile xil_pn:name="UC1.vf"/>
      <outfile xil_pn:name="UC2.vf"/>
      <outfile xil_pn:name="merge.vf"/>
      <outfile xil_pn:name="mux1.vf"/>
      <outfile xil_pn:name="mux2.vf"/>
      <outfile xil_pn:name="mux4.vf"/>
      <outfile xil_pn:name="mux5.vf"/>
      <outfile xil_pn:name="mux6.vf"/>
      <outfile xil_pn:name="mux7.vf"/>
      <outfile xil_pn:name="toExecute.vf"/>
      <outfile xil_pn:name="toOperand.vf"/>
      <outfile xil_pn:name="toRetire.vf"/>
    </transform>
    <transform xil_pn:end_ts="1591304002" xil_pn:in_ck="8454449423382601073" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6993014044535335635" xil_pn:start_ts="1591304002">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/MicroinstructionROM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/MicroinstructionROM.v"/>
    </transform>
    <transform xil_pn:end_ts="1591305870" xil_pn:in_ck="5466312393740633761" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1591305870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="COMPARADOR5.vf"/>
      <outfile xil_pn:name="Decode.vf"/>
      <outfile xil_pn:name="LATCH1.vf"/>
      <outfile xil_pn:name="LATCH10.vf"/>
      <outfile xil_pn:name="LATCH2.vf"/>
      <outfile xil_pn:name="LATCH4.vf"/>
      <outfile xil_pn:name="LATCH5.vf"/>
      <outfile xil_pn:name="LATCH6.vf"/>
      <outfile xil_pn:name="LATCH7.vf"/>
      <outfile xil_pn:name="MROM.vf"/>
      <outfile xil_pn:name="Tuberia.vf"/>
      <outfile xil_pn:name="UC1.vf"/>
      <outfile xil_pn:name="UC2.vf"/>
      <outfile xil_pn:name="ipcore_dir/MicroinstructionROM.v"/>
      <outfile xil_pn:name="merge.vf"/>
      <outfile xil_pn:name="mux1.vf"/>
      <outfile xil_pn:name="mux2.vf"/>
      <outfile xil_pn:name="mux4.vf"/>
      <outfile xil_pn:name="mux5.vf"/>
      <outfile xil_pn:name="mux6.vf"/>
      <outfile xil_pn:name="mux7.vf"/>
      <outfile xil_pn:name="toExecute.vf"/>
      <outfile xil_pn:name="toOperand.vf"/>
      <outfile xil_pn:name="toRetire.vf"/>
    </transform>
    <transform xil_pn:end_ts="1591305878" xil_pn:in_ck="5466312393740633761" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1081809024549742646" xil_pn:start_ts="1591305870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="merge_beh.prj"/>
      <outfile xil_pn:name="merge_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1591305878" xil_pn:in_ck="-1905752136016788092" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8364998625973394425" xil_pn:start_ts="1591305878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="merge_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1591280096" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1591280096">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591280101" xil_pn:in_ck="3390705276359" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3735987800430683127" xil_pn:start_ts="1591280096">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MROM.vf"/>
    </transform>
    <transform xil_pn:end_ts="1591280101" xil_pn:in_ck="8454449423382601073" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1974116765247242968" xil_pn:start_ts="1591280101">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="ipcore_dir/MicroinstructionROM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/MicroinstructionROM.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591280101" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2280535096895158955" xil_pn:start_ts="1591280101">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
  </transforms>

</generated_project>
