# RISC-V-Chip-Tapeout-Program-VSD
# SoC Tapeout Program VSD ğŸš€

Welcome to my journey through the **SoC Tapeout Program (VSD)**!  

This repository captures my **step-by-step learning and progress** as I work through weekly tasks and milestones.  

---

## ğŸ“Œ About the Program
This program offers hands-on experience in designing a **System-on-Chip (SoC)**, starting from **RTL design** and taking it all the way to **GDSII** using open-source EDA tools.  
It is part of one of the **largest collaborative RISC-V tapeout initiatives in India**, bringing together thousands of participants to strengthen the countryâ€™s **semiconductor ecosystem** and nurture a new generation of chip designers.  

---
**Week 0** â†’ [Tools installation](week0/README.md)
---
objective: Get the system, tools, and mindset ready for Verilog/VLSI learning. Build confidence with environment setup
## ğŸŒŸ Goals of the program
- Document weekly learnings clearly  
- Build a strong foundation in SoC design  
- Contribute to the open-source hardware design movement  

---

## ğŸ¤ Acknowledgements
Special thanks to **VSD, RISC-V Community, and the Open-Source EDA Developers** for providing the opportunity and resources to explore the world of chip design.  
