;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; GSM
GSM_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
GSM_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
GSM_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
GSM_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
GSM_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
GSM_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
GSM_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
GSM_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
GSM_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
GSM_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
GSM_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB06_CTL
GSM_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
GSM_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB06_CTL
GSM_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
GSM_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
GSM_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
GSM_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB06_MSK
GSM_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
GSM_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
GSM_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB06_MSK
GSM_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
GSM_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
GSM_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
GSM_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
GSM_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
GSM_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB06_ST
GSM_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
GSM_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
GSM_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
GSM_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
GSM_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
GSM_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
GSM_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
GSM_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
GSM_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB02_A0
GSM_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB02_A1
GSM_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
GSM_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB02_D0
GSM_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB02_D1
GSM_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
GSM_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
GSM_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB02_F0
GSM_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB02_F1
GSM_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
GSM_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
GSM_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
GSM_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
GSM_BUART_sRX_RxSts__3__MASK EQU 0x08
GSM_BUART_sRX_RxSts__3__POS EQU 3
GSM_BUART_sRX_RxSts__4__MASK EQU 0x10
GSM_BUART_sRX_RxSts__4__POS EQU 4
GSM_BUART_sRX_RxSts__5__MASK EQU 0x20
GSM_BUART_sRX_RxSts__5__POS EQU 5
GSM_BUART_sRX_RxSts__MASK EQU 0x38
GSM_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB06_MSK
GSM_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
GSM_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB06_ST
GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
GSM_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
GSM_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB07_A0
GSM_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB07_A1
GSM_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
GSM_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB07_D0
GSM_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB07_D1
GSM_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
GSM_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
GSM_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB07_F0
GSM_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB07_F1
GSM_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
GSM_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
GSM_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
GSM_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
GSM_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
GSM_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
GSM_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
GSM_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
GSM_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
GSM_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
GSM_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
GSM_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
GSM_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
GSM_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
GSM_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
GSM_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
GSM_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
GSM_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
GSM_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
GSM_BUART_sTX_TxSts__0__MASK EQU 0x01
GSM_BUART_sTX_TxSts__0__POS EQU 0
GSM_BUART_sTX_TxSts__1__MASK EQU 0x02
GSM_BUART_sTX_TxSts__1__POS EQU 1
GSM_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
GSM_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
GSM_BUART_sTX_TxSts__2__MASK EQU 0x04
GSM_BUART_sTX_TxSts__2__POS EQU 2
GSM_BUART_sTX_TxSts__3__MASK EQU 0x08
GSM_BUART_sTX_TxSts__3__POS EQU 3
GSM_BUART_sTX_TxSts__MASK EQU 0x0F
GSM_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
GSM_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
GSM_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB07_ST
GSM_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
GSM_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
GSM_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
GSM_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
GSM_IntClock__INDEX EQU 0x06
GSM_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
GSM_IntClock__PM_ACT_MSK EQU 0x40
GSM_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
GSM_IntClock__PM_STBY_MSK EQU 0x40

; led
led__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
led__0__MASK EQU 0x02
led__0__PC EQU CYREG_PRT2_PC1
led__0__PORT EQU 2
led__0__SHIFT EQU 1
led__AG EQU CYREG_PRT2_AG
led__AMUX EQU CYREG_PRT2_AMUX
led__BIE EQU CYREG_PRT2_BIE
led__BIT_MASK EQU CYREG_PRT2_BIT_MASK
led__BYP EQU CYREG_PRT2_BYP
led__CTL EQU CYREG_PRT2_CTL
led__DM0 EQU CYREG_PRT2_DM0
led__DM1 EQU CYREG_PRT2_DM1
led__DM2 EQU CYREG_PRT2_DM2
led__DR EQU CYREG_PRT2_DR
led__INP_DIS EQU CYREG_PRT2_INP_DIS
led__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
led__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
led__LCD_EN EQU CYREG_PRT2_LCD_EN
led__MASK EQU 0x02
led__PORT EQU 2
led__PRT EQU CYREG_PRT2_PRT
led__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
led__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
led__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
led__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
led__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
led__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
led__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
led__PS EQU CYREG_PRT2_PS
led__SHIFT EQU 1
led__SLW EQU CYREG_PRT2_SLW

; ss0
ss0__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
ss0__0__MASK EQU 0x01
ss0__0__PC EQU CYREG_IO_PC_PRT15_PC0
ss0__0__PORT EQU 15
ss0__0__SHIFT EQU 0
ss0__AG EQU CYREG_PRT15_AG
ss0__AMUX EQU CYREG_PRT15_AMUX
ss0__BIE EQU CYREG_PRT15_BIE
ss0__BIT_MASK EQU CYREG_PRT15_BIT_MASK
ss0__BYP EQU CYREG_PRT15_BYP
ss0__CTL EQU CYREG_PRT15_CTL
ss0__DM0 EQU CYREG_PRT15_DM0
ss0__DM1 EQU CYREG_PRT15_DM1
ss0__DM2 EQU CYREG_PRT15_DM2
ss0__DR EQU CYREG_PRT15_DR
ss0__INP_DIS EQU CYREG_PRT15_INP_DIS
ss0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
ss0__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
ss0__LCD_EN EQU CYREG_PRT15_LCD_EN
ss0__MASK EQU 0x01
ss0__PORT EQU 15
ss0__PRT EQU CYREG_PRT15_PRT
ss0__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
ss0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
ss0__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
ss0__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
ss0__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
ss0__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
ss0__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
ss0__PS EQU CYREG_PRT15_PS
ss0__SHIFT EQU 0
ss0__SLW EQU CYREG_PRT15_SLW

; ss1
ss1__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
ss1__0__MASK EQU 0x02
ss1__0__PC EQU CYREG_IO_PC_PRT15_PC1
ss1__0__PORT EQU 15
ss1__0__SHIFT EQU 1
ss1__AG EQU CYREG_PRT15_AG
ss1__AMUX EQU CYREG_PRT15_AMUX
ss1__BIE EQU CYREG_PRT15_BIE
ss1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
ss1__BYP EQU CYREG_PRT15_BYP
ss1__CTL EQU CYREG_PRT15_CTL
ss1__DM0 EQU CYREG_PRT15_DM0
ss1__DM1 EQU CYREG_PRT15_DM1
ss1__DM2 EQU CYREG_PRT15_DM2
ss1__DR EQU CYREG_PRT15_DR
ss1__INP_DIS EQU CYREG_PRT15_INP_DIS
ss1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
ss1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
ss1__LCD_EN EQU CYREG_PRT15_LCD_EN
ss1__MASK EQU 0x02
ss1__PORT EQU 15
ss1__PRT EQU CYREG_PRT15_PRT
ss1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
ss1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
ss1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
ss1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
ss1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
ss1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
ss1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
ss1__PS EQU CYREG_PRT15_PS
ss1__SHIFT EQU 1
ss1__SLW EQU CYREG_PRT15_SLW

; LCD1
LCD1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
LCD1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
LCD1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
LCD1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
LCD1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
LCD1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
LCD1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
LCD1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
LCD1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
LCD1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
LCD1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB00_CTL
LCD1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
LCD1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB00_CTL
LCD1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
LCD1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
LCD1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
LCD1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB00_MSK
LCD1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
LCD1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
LCD1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB00_MSK
LCD1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
LCD1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
LCD1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
LCD1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB00_ST_CTL
LCD1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB00_ST_CTL
LCD1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB00_ST
LCD1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
LCD1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
LCD1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
LCD1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
LCD1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
LCD1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
LCD1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
LCD1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
LCD1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB03_A0
LCD1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB03_A1
LCD1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
LCD1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB03_D0
LCD1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB03_D1
LCD1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
LCD1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
LCD1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB03_F0
LCD1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB03_F1
LCD1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
LCD1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
LCD1_BUART_sRX_RxSts__3__MASK EQU 0x08
LCD1_BUART_sRX_RxSts__3__POS EQU 3
LCD1_BUART_sRX_RxSts__4__MASK EQU 0x10
LCD1_BUART_sRX_RxSts__4__POS EQU 4
LCD1_BUART_sRX_RxSts__5__MASK EQU 0x20
LCD1_BUART_sRX_RxSts__5__POS EQU 5
LCD1_BUART_sRX_RxSts__MASK EQU 0x38
LCD1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB03_MSK
LCD1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
LCD1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB03_ST
LCD1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
LCD1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
LCD1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
LCD1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
LCD1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
LCD1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
LCD1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
LCD1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
LCD1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB11_A0
LCD1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB11_A1
LCD1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
LCD1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB11_D0
LCD1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB11_D1
LCD1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
LCD1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
LCD1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB11_F0
LCD1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB11_F1
LCD1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
LCD1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
LCD1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
LCD1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
LCD1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
LCD1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
LCD1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
LCD1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
LCD1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB08_A0
LCD1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB08_A1
LCD1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
LCD1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB08_D0
LCD1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB08_D1
LCD1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
LCD1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
LCD1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB08_F0
LCD1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB08_F1
LCD1_BUART_sTX_TxSts__0__MASK EQU 0x01
LCD1_BUART_sTX_TxSts__0__POS EQU 0
LCD1_BUART_sTX_TxSts__1__MASK EQU 0x02
LCD1_BUART_sTX_TxSts__1__POS EQU 1
LCD1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
LCD1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
LCD1_BUART_sTX_TxSts__2__MASK EQU 0x04
LCD1_BUART_sTX_TxSts__2__POS EQU 2
LCD1_BUART_sTX_TxSts__3__MASK EQU 0x08
LCD1_BUART_sTX_TxSts__3__POS EQU 3
LCD1_BUART_sTX_TxSts__MASK EQU 0x0F
LCD1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB11_MSK
LCD1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
LCD1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB11_ST
LCD1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
LCD1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
LCD1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
LCD1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
LCD1_IntClock__INDEX EQU 0x03
LCD1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
LCD1_IntClock__PM_ACT_MSK EQU 0x08
LCD1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
LCD1_IntClock__PM_STBY_MSK EQU 0x08
LCD1_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
LCD1_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
LCD1_RXInternalInterrupt__INTC_MASK EQU 0x01
LCD1_RXInternalInterrupt__INTC_NUMBER EQU 0
LCD1_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
LCD1_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
LCD1_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
LCD1_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; LCD2
LCD2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
LCD2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
LCD2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
LCD2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
LCD2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
LCD2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
LCD2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
LCD2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
LCD2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
LCD2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
LCD2_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB10_CTL
LCD2_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
LCD2_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB10_CTL
LCD2_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
LCD2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
LCD2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
LCD2_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB10_MSK
LCD2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
LCD2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
LCD2_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB10_MSK
LCD2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
LCD2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
LCD2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
LCD2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
LCD2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
LCD2_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB10_ST
LCD2_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
LCD2_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
LCD2_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
LCD2_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
LCD2_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
LCD2_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
LCD2_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
LCD2_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
LCD2_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB09_A0
LCD2_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB09_A1
LCD2_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
LCD2_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB09_D0
LCD2_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB09_D1
LCD2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
LCD2_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
LCD2_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB09_F0
LCD2_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB09_F1
LCD2_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
LCD2_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
LCD2_BUART_sRX_RxSts__3__MASK EQU 0x08
LCD2_BUART_sRX_RxSts__3__POS EQU 3
LCD2_BUART_sRX_RxSts__4__MASK EQU 0x10
LCD2_BUART_sRX_RxSts__4__POS EQU 4
LCD2_BUART_sRX_RxSts__5__MASK EQU 0x20
LCD2_BUART_sRX_RxSts__5__POS EQU 5
LCD2_BUART_sRX_RxSts__MASK EQU 0x38
LCD2_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
LCD2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
LCD2_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
LCD2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
LCD2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
LCD2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
LCD2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
LCD2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
LCD2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
LCD2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
LCD2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
LCD2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB04_A0
LCD2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB04_A1
LCD2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
LCD2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB04_D0
LCD2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB04_D1
LCD2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
LCD2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
LCD2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB04_F0
LCD2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB04_F1
LCD2_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
LCD2_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
LCD2_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
LCD2_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
LCD2_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
LCD2_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
LCD2_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
LCD2_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
LCD2_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB06_A0
LCD2_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB06_A1
LCD2_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
LCD2_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB06_D0
LCD2_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB06_D1
LCD2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
LCD2_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
LCD2_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB06_F0
LCD2_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB06_F1
LCD2_BUART_sTX_TxSts__0__MASK EQU 0x01
LCD2_BUART_sTX_TxSts__0__POS EQU 0
LCD2_BUART_sTX_TxSts__1__MASK EQU 0x02
LCD2_BUART_sTX_TxSts__1__POS EQU 1
LCD2_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
LCD2_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
LCD2_BUART_sTX_TxSts__2__MASK EQU 0x04
LCD2_BUART_sTX_TxSts__2__POS EQU 2
LCD2_BUART_sTX_TxSts__3__MASK EQU 0x08
LCD2_BUART_sTX_TxSts__3__POS EQU 3
LCD2_BUART_sTX_TxSts__MASK EQU 0x0F
LCD2_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB05_MSK
LCD2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
LCD2_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB05_ST
LCD2_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
LCD2_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
LCD2_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
LCD2_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
LCD2_IntClock__INDEX EQU 0x02
LCD2_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
LCD2_IntClock__PM_ACT_MSK EQU 0x04
LCD2_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
LCD2_IntClock__PM_STBY_MSK EQU 0x04
LCD2_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
LCD2_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
LCD2_RXInternalInterrupt__INTC_MASK EQU 0x02
LCD2_RXInternalInterrupt__INTC_NUMBER EQU 1
LCD2_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
LCD2_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
LCD2_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
LCD2_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; PKey
PKey__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
PKey__0__MASK EQU 0x80
PKey__0__PC EQU CYREG_PRT2_PC7
PKey__0__PORT EQU 2
PKey__0__SHIFT EQU 7
PKey__AG EQU CYREG_PRT2_AG
PKey__AMUX EQU CYREG_PRT2_AMUX
PKey__BIE EQU CYREG_PRT2_BIE
PKey__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PKey__BYP EQU CYREG_PRT2_BYP
PKey__CTL EQU CYREG_PRT2_CTL
PKey__DM0 EQU CYREG_PRT2_DM0
PKey__DM1 EQU CYREG_PRT2_DM1
PKey__DM2 EQU CYREG_PRT2_DM2
PKey__DR EQU CYREG_PRT2_DR
PKey__INP_DIS EQU CYREG_PRT2_INP_DIS
PKey__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
PKey__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PKey__LCD_EN EQU CYREG_PRT2_LCD_EN
PKey__MASK EQU 0x80
PKey__PORT EQU 2
PKey__PRT EQU CYREG_PRT2_PRT
PKey__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PKey__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PKey__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PKey__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PKey__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PKey__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PKey__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PKey__PS EQU CYREG_PRT2_PS
PKey__SHIFT EQU 7
PKey__SLW EQU CYREG_PRT2_SLW

; PSOC
PSOC_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PSOC_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
PSOC_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
PSOC_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
PSOC_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
PSOC_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
PSOC_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
PSOC_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
PSOC_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
PSOC_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PSOC_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB13_CTL
PSOC_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
PSOC_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB13_CTL
PSOC_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
PSOC_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PSOC_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PSOC_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB13_MSK
PSOC_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PSOC_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
PSOC_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB13_MSK
PSOC_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PSOC_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PSOC_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PSOC_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
PSOC_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
PSOC_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB13_ST
PSOC_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
PSOC_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
PSOC_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
PSOC_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
PSOC_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PSOC_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
PSOC_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
PSOC_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
PSOC_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB10_A0
PSOC_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB10_A1
PSOC_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
PSOC_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB10_D0
PSOC_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB10_D1
PSOC_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PSOC_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
PSOC_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB10_F0
PSOC_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB10_F1
PSOC_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PSOC_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PSOC_BUART_sRX_RxSts__3__MASK EQU 0x08
PSOC_BUART_sRX_RxSts__3__POS EQU 3
PSOC_BUART_sRX_RxSts__4__MASK EQU 0x10
PSOC_BUART_sRX_RxSts__4__POS EQU 4
PSOC_BUART_sRX_RxSts__5__MASK EQU 0x20
PSOC_BUART_sRX_RxSts__5__POS EQU 5
PSOC_BUART_sRX_RxSts__MASK EQU 0x38
PSOC_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB15_MSK
PSOC_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PSOC_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB15_ST
PSOC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
PSOC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
PSOC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
PSOC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
PSOC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
PSOC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
PSOC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
PSOC_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
PSOC_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB08_A0
PSOC_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB08_A1
PSOC_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
PSOC_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB08_D0
PSOC_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB08_D1
PSOC_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
PSOC_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
PSOC_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB08_F0
PSOC_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB08_F1
PSOC_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
PSOC_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB11_A0
PSOC_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB11_A1
PSOC_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
PSOC_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB11_D0
PSOC_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB11_D1
PSOC_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
PSOC_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
PSOC_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB11_F0
PSOC_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB11_F1
PSOC_BUART_sTX_TxSts__0__MASK EQU 0x01
PSOC_BUART_sTX_TxSts__0__POS EQU 0
PSOC_BUART_sTX_TxSts__1__MASK EQU 0x02
PSOC_BUART_sTX_TxSts__1__POS EQU 1
PSOC_BUART_sTX_TxSts__2__MASK EQU 0x04
PSOC_BUART_sTX_TxSts__2__POS EQU 2
PSOC_BUART_sTX_TxSts__3__MASK EQU 0x08
PSOC_BUART_sTX_TxSts__3__POS EQU 3
PSOC_BUART_sTX_TxSts__MASK EQU 0x0F
PSOC_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB11_MSK
PSOC_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
PSOC_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB11_ST
PSOC_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
PSOC_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
PSOC_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
PSOC_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
PSOC_IntClock__INDEX EQU 0x01
PSOC_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PSOC_IntClock__PM_ACT_MSK EQU 0x02
PSOC_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PSOC_IntClock__PM_STBY_MSK EQU 0x02
PSOC_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
PSOC_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
PSOC_RXInternalInterrupt__INTC_MASK EQU 0x04
PSOC_RXInternalInterrupt__INTC_NUMBER EQU 2
PSOC_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
PSOC_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
PSOC_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
PSOC_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SPIM
SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
SPIM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB05_CTL
SPIM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
SPIM_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB05_CTL
SPIM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
SPIM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB05_MSK
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
SPIM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB05_MSK
SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB05_ST
SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
SPIM_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_RxStsReg__4__POS EQU 4
SPIM_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_BSPIM_RxStsReg__5__POS EQU 5
SPIM_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_BSPIM_RxStsReg__6__POS EQU 6
SPIM_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB04_MSK
SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
SPIM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB04_ST
SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
SPIM_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB04_A0
SPIM_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB04_A1
SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
SPIM_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB04_D0
SPIM_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB04_D1
SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
SPIM_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB04_F0
SPIM_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB04_F1
SPIM_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_BSPIM_TxStsReg__0__POS EQU 0
SPIM_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_BSPIM_TxStsReg__1__POS EQU 1
SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
SPIM_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_BSPIM_TxStsReg__2__POS EQU 2
SPIM_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_BSPIM_TxStsReg__3__POS EQU 3
SPIM_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_TxStsReg__4__POS EQU 4
SPIM_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_BSPIM_TxStsReg__MASK_REG EQU CYREG_B1_UDB07_MSK
SPIM_BSPIM_TxStsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPIM_BSPIM_TxStsReg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SPIM_BSPIM_TxStsReg__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
SPIM_BSPIM_TxStsReg__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
SPIM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B1_UDB07_ST
SPIM_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
SPIM_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
SPIM_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
SPIM_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_IntClock__INDEX EQU 0x00
SPIM_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_IntClock__PM_ACT_MSK EQU 0x01
SPIM_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_IntClock__PM_STBY_MSK EQU 0x01

; WIFI
WIFI_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
WIFI_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
WIFI_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
WIFI_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
WIFI_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
WIFI_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
WIFI_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
WIFI_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
WIFI_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
WIFI_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
WIFI_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB09_CTL
WIFI_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
WIFI_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB09_CTL
WIFI_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
WIFI_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
WIFI_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
WIFI_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB09_MSK
WIFI_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
WIFI_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
WIFI_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB09_MSK
WIFI_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
WIFI_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
WIFI_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
WIFI_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
WIFI_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
WIFI_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB09_ST
WIFI_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
WIFI_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
WIFI_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
WIFI_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
WIFI_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
WIFI_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
WIFI_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
WIFI_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
WIFI_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
WIFI_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
WIFI_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
WIFI_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
WIFI_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
WIFI_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
WIFI_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
WIFI_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
WIFI_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
WIFI_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
WIFI_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
WIFI_BUART_sRX_RxSts__3__MASK EQU 0x08
WIFI_BUART_sRX_RxSts__3__POS EQU 3
WIFI_BUART_sRX_RxSts__4__MASK EQU 0x10
WIFI_BUART_sRX_RxSts__4__POS EQU 4
WIFI_BUART_sRX_RxSts__5__MASK EQU 0x20
WIFI_BUART_sRX_RxSts__5__POS EQU 5
WIFI_BUART_sRX_RxSts__MASK EQU 0x38
WIFI_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
WIFI_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
WIFI_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
WIFI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
WIFI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
WIFI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
WIFI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
WIFI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
WIFI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
WIFI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
WIFI_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
WIFI_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB00_A0
WIFI_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB00_A1
WIFI_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
WIFI_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB00_D0
WIFI_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB00_D1
WIFI_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
WIFI_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
WIFI_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB00_F0
WIFI_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB00_F1
WIFI_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
WIFI_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
WIFI_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
WIFI_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
WIFI_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
WIFI_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
WIFI_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
WIFI_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
WIFI_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
WIFI_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
WIFI_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB12_A0
WIFI_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB12_A1
WIFI_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
WIFI_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB12_D0
WIFI_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB12_D1
WIFI_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
WIFI_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
WIFI_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB12_F0
WIFI_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB12_F1
WIFI_BUART_sTX_TxSts__0__MASK EQU 0x01
WIFI_BUART_sTX_TxSts__0__POS EQU 0
WIFI_BUART_sTX_TxSts__1__MASK EQU 0x02
WIFI_BUART_sTX_TxSts__1__POS EQU 1
WIFI_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
WIFI_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
WIFI_BUART_sTX_TxSts__2__MASK EQU 0x04
WIFI_BUART_sTX_TxSts__2__POS EQU 2
WIFI_BUART_sTX_TxSts__3__MASK EQU 0x08
WIFI_BUART_sTX_TxSts__3__POS EQU 3
WIFI_BUART_sTX_TxSts__MASK EQU 0x0F
WIFI_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB12_MSK
WIFI_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
WIFI_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB12_ST
WIFI_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
WIFI_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
WIFI_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
WIFI_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
WIFI_IntClock__INDEX EQU 0x05
WIFI_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
WIFI_IntClock__PM_ACT_MSK EQU 0x20
WIFI_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
WIFI_IntClock__PM_STBY_MSK EQU 0x20

; XBee
XBee_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
XBee_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
XBee_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
XBee_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
XBee_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
XBee_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
XBee_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
XBee_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
XBee_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
XBee_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
XBee_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB02_CTL
XBee_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
XBee_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB02_CTL
XBee_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
XBee_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
XBee_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
XBee_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB02_MSK
XBee_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
XBee_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
XBee_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB02_MSK
XBee_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
XBee_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
XBee_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
XBee_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
XBee_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
XBee_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB02_ST
XBee_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
XBee_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
XBee_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
XBee_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
XBee_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
XBee_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
XBee_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
XBee_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
XBee_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB05_A0
XBee_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB05_A1
XBee_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
XBee_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB05_D0
XBee_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB05_D1
XBee_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
XBee_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
XBee_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB05_F0
XBee_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB05_F1
XBee_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
XBee_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
XBee_BUART_sRX_RxSts__3__MASK EQU 0x08
XBee_BUART_sRX_RxSts__3__POS EQU 3
XBee_BUART_sRX_RxSts__4__MASK EQU 0x10
XBee_BUART_sRX_RxSts__4__POS EQU 4
XBee_BUART_sRX_RxSts__5__MASK EQU 0x20
XBee_BUART_sRX_RxSts__5__POS EQU 5
XBee_BUART_sRX_RxSts__MASK EQU 0x38
XBee_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB01_MSK
XBee_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
XBee_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB01_ST
XBee_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
XBee_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB15_A0
XBee_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB15_A1
XBee_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
XBee_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB15_D0
XBee_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB15_D1
XBee_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
XBee_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
XBee_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB15_F0
XBee_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB15_F1
XBee_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
XBee_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
XBee_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
XBee_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
XBee_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
XBee_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
XBee_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
XBee_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
XBee_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB14_A0
XBee_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB14_A1
XBee_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
XBee_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB14_D0
XBee_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB14_D1
XBee_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
XBee_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
XBee_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB14_F0
XBee_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB14_F1
XBee_BUART_sTX_TxSts__0__MASK EQU 0x01
XBee_BUART_sTX_TxSts__0__POS EQU 0
XBee_BUART_sTX_TxSts__1__MASK EQU 0x02
XBee_BUART_sTX_TxSts__1__POS EQU 1
XBee_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
XBee_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
XBee_BUART_sTX_TxSts__2__MASK EQU 0x04
XBee_BUART_sTX_TxSts__2__POS EQU 2
XBee_BUART_sTX_TxSts__3__MASK EQU 0x08
XBee_BUART_sTX_TxSts__3__POS EQU 3
XBee_BUART_sTX_TxSts__MASK EQU 0x0F
XBee_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB14_MSK
XBee_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
XBee_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB14_ST
XBee_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
XBee_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
XBee_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
XBee_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
XBee_IntClock__INDEX EQU 0x04
XBee_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
XBee_IntClock__PM_ACT_MSK EQU 0x10
XBee_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
XBee_IntClock__PM_STBY_MSK EQU 0x10
XBee_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
XBee_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
XBee_RXInternalInterrupt__INTC_MASK EQU 0x08
XBee_RXInternalInterrupt__INTC_NUMBER EQU 3
XBee_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
XBee_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
XBee_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
XBee_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; miso
miso__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
miso__0__MASK EQU 0x20
miso__0__PC EQU CYREG_PRT3_PC5
miso__0__PORT EQU 3
miso__0__SHIFT EQU 5
miso__AG EQU CYREG_PRT3_AG
miso__AMUX EQU CYREG_PRT3_AMUX
miso__BIE EQU CYREG_PRT3_BIE
miso__BIT_MASK EQU CYREG_PRT3_BIT_MASK
miso__BYP EQU CYREG_PRT3_BYP
miso__CTL EQU CYREG_PRT3_CTL
miso__DM0 EQU CYREG_PRT3_DM0
miso__DM1 EQU CYREG_PRT3_DM1
miso__DM2 EQU CYREG_PRT3_DM2
miso__DR EQU CYREG_PRT3_DR
miso__INP_DIS EQU CYREG_PRT3_INP_DIS
miso__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
miso__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
miso__LCD_EN EQU CYREG_PRT3_LCD_EN
miso__MASK EQU 0x20
miso__PORT EQU 3
miso__PRT EQU CYREG_PRT3_PRT
miso__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
miso__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
miso__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
miso__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
miso__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
miso__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
miso__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
miso__PS EQU CYREG_PRT3_PS
miso__SHIFT EQU 5
miso__SLW EQU CYREG_PRT3_SLW

; mosi
mosi__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
mosi__0__MASK EQU 0x40
mosi__0__PC EQU CYREG_PRT3_PC6
mosi__0__PORT EQU 3
mosi__0__SHIFT EQU 6
mosi__AG EQU CYREG_PRT3_AG
mosi__AMUX EQU CYREG_PRT3_AMUX
mosi__BIE EQU CYREG_PRT3_BIE
mosi__BIT_MASK EQU CYREG_PRT3_BIT_MASK
mosi__BYP EQU CYREG_PRT3_BYP
mosi__CTL EQU CYREG_PRT3_CTL
mosi__DM0 EQU CYREG_PRT3_DM0
mosi__DM1 EQU CYREG_PRT3_DM1
mosi__DM2 EQU CYREG_PRT3_DM2
mosi__DR EQU CYREG_PRT3_DR
mosi__INP_DIS EQU CYREG_PRT3_INP_DIS
mosi__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
mosi__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
mosi__LCD_EN EQU CYREG_PRT3_LCD_EN
mosi__MASK EQU 0x40
mosi__PORT EQU 3
mosi__PRT EQU CYREG_PRT3_PRT
mosi__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
mosi__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
mosi__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
mosi__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
mosi__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
mosi__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
mosi__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
mosi__PS EQU CYREG_PRT3_PS
mosi__SHIFT EQU 6
mosi__SLW EQU CYREG_PRT3_SLW

; sclk
sclk__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
sclk__0__MASK EQU 0x80
sclk__0__PC EQU CYREG_PRT3_PC7
sclk__0__PORT EQU 3
sclk__0__SHIFT EQU 7
sclk__AG EQU CYREG_PRT3_AG
sclk__AMUX EQU CYREG_PRT3_AMUX
sclk__BIE EQU CYREG_PRT3_BIE
sclk__BIT_MASK EQU CYREG_PRT3_BIT_MASK
sclk__BYP EQU CYREG_PRT3_BYP
sclk__CTL EQU CYREG_PRT3_CTL
sclk__DM0 EQU CYREG_PRT3_DM0
sclk__DM1 EQU CYREG_PRT3_DM1
sclk__DM2 EQU CYREG_PRT3_DM2
sclk__DR EQU CYREG_PRT3_DR
sclk__INP_DIS EQU CYREG_PRT3_INP_DIS
sclk__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
sclk__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
sclk__LCD_EN EQU CYREG_PRT3_LCD_EN
sclk__MASK EQU 0x80
sclk__PORT EQU 3
sclk__PRT EQU CYREG_PRT3_PRT
sclk__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
sclk__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
sclk__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
sclk__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
sclk__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
sclk__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
sclk__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
sclk__PS EQU CYREG_PRT3_PS
sclk__SHIFT EQU 7
sclk__SLW EQU CYREG_PRT3_SLW

; Rx_GSM
Rx_GSM__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
Rx_GSM__0__MASK EQU 0x10
Rx_GSM__0__PC EQU CYREG_PRT12_PC4
Rx_GSM__0__PORT EQU 12
Rx_GSM__0__SHIFT EQU 4
Rx_GSM__AG EQU CYREG_PRT12_AG
Rx_GSM__BIE EQU CYREG_PRT12_BIE
Rx_GSM__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_GSM__BYP EQU CYREG_PRT12_BYP
Rx_GSM__DM0 EQU CYREG_PRT12_DM0
Rx_GSM__DM1 EQU CYREG_PRT12_DM1
Rx_GSM__DM2 EQU CYREG_PRT12_DM2
Rx_GSM__DR EQU CYREG_PRT12_DR
Rx_GSM__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_GSM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_GSM__MASK EQU 0x10
Rx_GSM__PORT EQU 12
Rx_GSM__PRT EQU CYREG_PRT12_PRT
Rx_GSM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_GSM__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_GSM__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_GSM__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_GSM__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_GSM__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_GSM__PS EQU CYREG_PRT12_PS
Rx_GSM__SHIFT EQU 4
Rx_GSM__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_GSM__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_GSM__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_GSM__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_GSM__SLW EQU CYREG_PRT12_SLW

; Tx_GSM
Tx_GSM__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
Tx_GSM__0__MASK EQU 0x20
Tx_GSM__0__PC EQU CYREG_PRT12_PC5
Tx_GSM__0__PORT EQU 12
Tx_GSM__0__SHIFT EQU 5
Tx_GSM__AG EQU CYREG_PRT12_AG
Tx_GSM__BIE EQU CYREG_PRT12_BIE
Tx_GSM__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_GSM__BYP EQU CYREG_PRT12_BYP
Tx_GSM__DM0 EQU CYREG_PRT12_DM0
Tx_GSM__DM1 EQU CYREG_PRT12_DM1
Tx_GSM__DM2 EQU CYREG_PRT12_DM2
Tx_GSM__DR EQU CYREG_PRT12_DR
Tx_GSM__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_GSM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_GSM__MASK EQU 0x20
Tx_GSM__PORT EQU 12
Tx_GSM__PRT EQU CYREG_PRT12_PRT
Tx_GSM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_GSM__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_GSM__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_GSM__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_GSM__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_GSM__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_GSM__PS EQU CYREG_PRT12_PS
Tx_GSM__SHIFT EQU 5
Tx_GSM__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_GSM__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_GSM__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_GSM__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_GSM__SLW EQU CYREG_PRT12_SLW

; Rx_LCD1
Rx_LCD1__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Rx_LCD1__0__MASK EQU 0x80
Rx_LCD1__0__PC EQU CYREG_PRT1_PC7
Rx_LCD1__0__PORT EQU 1
Rx_LCD1__0__SHIFT EQU 7
Rx_LCD1__AG EQU CYREG_PRT1_AG
Rx_LCD1__AMUX EQU CYREG_PRT1_AMUX
Rx_LCD1__BIE EQU CYREG_PRT1_BIE
Rx_LCD1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Rx_LCD1__BYP EQU CYREG_PRT1_BYP
Rx_LCD1__CTL EQU CYREG_PRT1_CTL
Rx_LCD1__DM0 EQU CYREG_PRT1_DM0
Rx_LCD1__DM1 EQU CYREG_PRT1_DM1
Rx_LCD1__DM2 EQU CYREG_PRT1_DM2
Rx_LCD1__DR EQU CYREG_PRT1_DR
Rx_LCD1__INP_DIS EQU CYREG_PRT1_INP_DIS
Rx_LCD1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Rx_LCD1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Rx_LCD1__LCD_EN EQU CYREG_PRT1_LCD_EN
Rx_LCD1__MASK EQU 0x80
Rx_LCD1__PORT EQU 1
Rx_LCD1__PRT EQU CYREG_PRT1_PRT
Rx_LCD1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Rx_LCD1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Rx_LCD1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Rx_LCD1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Rx_LCD1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Rx_LCD1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Rx_LCD1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Rx_LCD1__PS EQU CYREG_PRT1_PS
Rx_LCD1__SHIFT EQU 7
Rx_LCD1__SLW EQU CYREG_PRT1_SLW

; Rx_LCD2
Rx_LCD2__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Rx_LCD2__0__MASK EQU 0x20
Rx_LCD2__0__PC EQU CYREG_PRT1_PC5
Rx_LCD2__0__PORT EQU 1
Rx_LCD2__0__SHIFT EQU 5
Rx_LCD2__AG EQU CYREG_PRT1_AG
Rx_LCD2__AMUX EQU CYREG_PRT1_AMUX
Rx_LCD2__BIE EQU CYREG_PRT1_BIE
Rx_LCD2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Rx_LCD2__BYP EQU CYREG_PRT1_BYP
Rx_LCD2__CTL EQU CYREG_PRT1_CTL
Rx_LCD2__DM0 EQU CYREG_PRT1_DM0
Rx_LCD2__DM1 EQU CYREG_PRT1_DM1
Rx_LCD2__DM2 EQU CYREG_PRT1_DM2
Rx_LCD2__DR EQU CYREG_PRT1_DR
Rx_LCD2__INP_DIS EQU CYREG_PRT1_INP_DIS
Rx_LCD2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Rx_LCD2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Rx_LCD2__LCD_EN EQU CYREG_PRT1_LCD_EN
Rx_LCD2__MASK EQU 0x20
Rx_LCD2__PORT EQU 1
Rx_LCD2__PRT EQU CYREG_PRT1_PRT
Rx_LCD2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Rx_LCD2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Rx_LCD2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Rx_LCD2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Rx_LCD2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Rx_LCD2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Rx_LCD2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Rx_LCD2__PS EQU CYREG_PRT1_PS
Rx_LCD2__SHIFT EQU 5
Rx_LCD2__SLW EQU CYREG_PRT1_SLW

; Rx_Psoc
Rx_Psoc__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Rx_Psoc__0__MASK EQU 0x01
Rx_Psoc__0__PC EQU CYREG_PRT3_PC0
Rx_Psoc__0__PORT EQU 3
Rx_Psoc__0__SHIFT EQU 0
Rx_Psoc__AG EQU CYREG_PRT3_AG
Rx_Psoc__AMUX EQU CYREG_PRT3_AMUX
Rx_Psoc__BIE EQU CYREG_PRT3_BIE
Rx_Psoc__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Rx_Psoc__BYP EQU CYREG_PRT3_BYP
Rx_Psoc__CTL EQU CYREG_PRT3_CTL
Rx_Psoc__DM0 EQU CYREG_PRT3_DM0
Rx_Psoc__DM1 EQU CYREG_PRT3_DM1
Rx_Psoc__DM2 EQU CYREG_PRT3_DM2
Rx_Psoc__DR EQU CYREG_PRT3_DR
Rx_Psoc__INP_DIS EQU CYREG_PRT3_INP_DIS
Rx_Psoc__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Rx_Psoc__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Rx_Psoc__LCD_EN EQU CYREG_PRT3_LCD_EN
Rx_Psoc__MASK EQU 0x01
Rx_Psoc__PORT EQU 3
Rx_Psoc__PRT EQU CYREG_PRT3_PRT
Rx_Psoc__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Rx_Psoc__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Rx_Psoc__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Rx_Psoc__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Rx_Psoc__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Rx_Psoc__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Rx_Psoc__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Rx_Psoc__PS EQU CYREG_PRT3_PS
Rx_Psoc__SHIFT EQU 0
Rx_Psoc__SLW EQU CYREG_PRT3_SLW

; Rx_XBee
Rx_XBee__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Rx_XBee__0__MASK EQU 0x04
Rx_XBee__0__PC EQU CYREG_PRT12_PC2
Rx_XBee__0__PORT EQU 12
Rx_XBee__0__SHIFT EQU 2
Rx_XBee__AG EQU CYREG_PRT12_AG
Rx_XBee__BIE EQU CYREG_PRT12_BIE
Rx_XBee__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_XBee__BYP EQU CYREG_PRT12_BYP
Rx_XBee__DM0 EQU CYREG_PRT12_DM0
Rx_XBee__DM1 EQU CYREG_PRT12_DM1
Rx_XBee__DM2 EQU CYREG_PRT12_DM2
Rx_XBee__DR EQU CYREG_PRT12_DR
Rx_XBee__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_XBee__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_XBee__MASK EQU 0x04
Rx_XBee__PORT EQU 12
Rx_XBee__PRT EQU CYREG_PRT12_PRT
Rx_XBee__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_XBee__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_XBee__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_XBee__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_XBee__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_XBee__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_XBee__PS EQU CYREG_PRT12_PS
Rx_XBee__SHIFT EQU 2
Rx_XBee__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_XBee__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_XBee__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_XBee__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_XBee__SLW EQU CYREG_PRT12_SLW

; Rx_wifi
Rx_wifi__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Rx_wifi__0__MASK EQU 0x08
Rx_wifi__0__PC EQU CYREG_PRT3_PC3
Rx_wifi__0__PORT EQU 3
Rx_wifi__0__SHIFT EQU 3
Rx_wifi__AG EQU CYREG_PRT3_AG
Rx_wifi__AMUX EQU CYREG_PRT3_AMUX
Rx_wifi__BIE EQU CYREG_PRT3_BIE
Rx_wifi__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Rx_wifi__BYP EQU CYREG_PRT3_BYP
Rx_wifi__CTL EQU CYREG_PRT3_CTL
Rx_wifi__DM0 EQU CYREG_PRT3_DM0
Rx_wifi__DM1 EQU CYREG_PRT3_DM1
Rx_wifi__DM2 EQU CYREG_PRT3_DM2
Rx_wifi__DR EQU CYREG_PRT3_DR
Rx_wifi__INP_DIS EQU CYREG_PRT3_INP_DIS
Rx_wifi__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Rx_wifi__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Rx_wifi__LCD_EN EQU CYREG_PRT3_LCD_EN
Rx_wifi__MASK EQU 0x08
Rx_wifi__PORT EQU 3
Rx_wifi__PRT EQU CYREG_PRT3_PRT
Rx_wifi__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Rx_wifi__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Rx_wifi__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Rx_wifi__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Rx_wifi__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Rx_wifi__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Rx_wifi__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Rx_wifi__PS EQU CYREG_PRT3_PS
Rx_wifi__SHIFT EQU 3
Rx_wifi__SLW EQU CYREG_PRT3_SLW

; Tx_LCD1
Tx_LCD1__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Tx_LCD1__0__MASK EQU 0x40
Tx_LCD1__0__PC EQU CYREG_PRT1_PC6
Tx_LCD1__0__PORT EQU 1
Tx_LCD1__0__SHIFT EQU 6
Tx_LCD1__AG EQU CYREG_PRT1_AG
Tx_LCD1__AMUX EQU CYREG_PRT1_AMUX
Tx_LCD1__BIE EQU CYREG_PRT1_BIE
Tx_LCD1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Tx_LCD1__BYP EQU CYREG_PRT1_BYP
Tx_LCD1__CTL EQU CYREG_PRT1_CTL
Tx_LCD1__DM0 EQU CYREG_PRT1_DM0
Tx_LCD1__DM1 EQU CYREG_PRT1_DM1
Tx_LCD1__DM2 EQU CYREG_PRT1_DM2
Tx_LCD1__DR EQU CYREG_PRT1_DR
Tx_LCD1__INP_DIS EQU CYREG_PRT1_INP_DIS
Tx_LCD1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Tx_LCD1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Tx_LCD1__LCD_EN EQU CYREG_PRT1_LCD_EN
Tx_LCD1__MASK EQU 0x40
Tx_LCD1__PORT EQU 1
Tx_LCD1__PRT EQU CYREG_PRT1_PRT
Tx_LCD1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Tx_LCD1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Tx_LCD1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Tx_LCD1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Tx_LCD1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Tx_LCD1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Tx_LCD1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Tx_LCD1__PS EQU CYREG_PRT1_PS
Tx_LCD1__SHIFT EQU 6
Tx_LCD1__SLW EQU CYREG_PRT1_SLW

; Tx_LCD2
Tx_LCD2__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Tx_LCD2__0__MASK EQU 0x10
Tx_LCD2__0__PC EQU CYREG_PRT1_PC4
Tx_LCD2__0__PORT EQU 1
Tx_LCD2__0__SHIFT EQU 4
Tx_LCD2__AG EQU CYREG_PRT1_AG
Tx_LCD2__AMUX EQU CYREG_PRT1_AMUX
Tx_LCD2__BIE EQU CYREG_PRT1_BIE
Tx_LCD2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Tx_LCD2__BYP EQU CYREG_PRT1_BYP
Tx_LCD2__CTL EQU CYREG_PRT1_CTL
Tx_LCD2__DM0 EQU CYREG_PRT1_DM0
Tx_LCD2__DM1 EQU CYREG_PRT1_DM1
Tx_LCD2__DM2 EQU CYREG_PRT1_DM2
Tx_LCD2__DR EQU CYREG_PRT1_DR
Tx_LCD2__INP_DIS EQU CYREG_PRT1_INP_DIS
Tx_LCD2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Tx_LCD2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Tx_LCD2__LCD_EN EQU CYREG_PRT1_LCD_EN
Tx_LCD2__MASK EQU 0x10
Tx_LCD2__PORT EQU 1
Tx_LCD2__PRT EQU CYREG_PRT1_PRT
Tx_LCD2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Tx_LCD2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Tx_LCD2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Tx_LCD2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Tx_LCD2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Tx_LCD2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Tx_LCD2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Tx_LCD2__PS EQU CYREG_PRT1_PS
Tx_LCD2__SHIFT EQU 4
Tx_LCD2__SLW EQU CYREG_PRT1_SLW

; Tx_Psoc
Tx_Psoc__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Tx_Psoc__0__MASK EQU 0x02
Tx_Psoc__0__PC EQU CYREG_PRT3_PC1
Tx_Psoc__0__PORT EQU 3
Tx_Psoc__0__SHIFT EQU 1
Tx_Psoc__AG EQU CYREG_PRT3_AG
Tx_Psoc__AMUX EQU CYREG_PRT3_AMUX
Tx_Psoc__BIE EQU CYREG_PRT3_BIE
Tx_Psoc__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Tx_Psoc__BYP EQU CYREG_PRT3_BYP
Tx_Psoc__CTL EQU CYREG_PRT3_CTL
Tx_Psoc__DM0 EQU CYREG_PRT3_DM0
Tx_Psoc__DM1 EQU CYREG_PRT3_DM1
Tx_Psoc__DM2 EQU CYREG_PRT3_DM2
Tx_Psoc__DR EQU CYREG_PRT3_DR
Tx_Psoc__INP_DIS EQU CYREG_PRT3_INP_DIS
Tx_Psoc__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Tx_Psoc__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Tx_Psoc__LCD_EN EQU CYREG_PRT3_LCD_EN
Tx_Psoc__MASK EQU 0x02
Tx_Psoc__PORT EQU 3
Tx_Psoc__PRT EQU CYREG_PRT3_PRT
Tx_Psoc__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Tx_Psoc__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Tx_Psoc__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Tx_Psoc__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Tx_Psoc__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Tx_Psoc__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Tx_Psoc__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Tx_Psoc__PS EQU CYREG_PRT3_PS
Tx_Psoc__SHIFT EQU 1
Tx_Psoc__SLW EQU CYREG_PRT3_SLW

; Tx_XBee
Tx_XBee__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
Tx_XBee__0__MASK EQU 0x08
Tx_XBee__0__PC EQU CYREG_PRT12_PC3
Tx_XBee__0__PORT EQU 12
Tx_XBee__0__SHIFT EQU 3
Tx_XBee__AG EQU CYREG_PRT12_AG
Tx_XBee__BIE EQU CYREG_PRT12_BIE
Tx_XBee__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_XBee__BYP EQU CYREG_PRT12_BYP
Tx_XBee__DM0 EQU CYREG_PRT12_DM0
Tx_XBee__DM1 EQU CYREG_PRT12_DM1
Tx_XBee__DM2 EQU CYREG_PRT12_DM2
Tx_XBee__DR EQU CYREG_PRT12_DR
Tx_XBee__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_XBee__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_XBee__MASK EQU 0x08
Tx_XBee__PORT EQU 12
Tx_XBee__PRT EQU CYREG_PRT12_PRT
Tx_XBee__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_XBee__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_XBee__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_XBee__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_XBee__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_XBee__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_XBee__PS EQU CYREG_PRT12_PS
Tx_XBee__SHIFT EQU 3
Tx_XBee__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_XBee__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_XBee__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_XBee__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_XBee__SLW EQU CYREG_PRT12_SLW

; Tx_wifi
Tx_wifi__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Tx_wifi__0__MASK EQU 0x10
Tx_wifi__0__PC EQU CYREG_PRT3_PC4
Tx_wifi__0__PORT EQU 3
Tx_wifi__0__SHIFT EQU 4
Tx_wifi__AG EQU CYREG_PRT3_AG
Tx_wifi__AMUX EQU CYREG_PRT3_AMUX
Tx_wifi__BIE EQU CYREG_PRT3_BIE
Tx_wifi__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Tx_wifi__BYP EQU CYREG_PRT3_BYP
Tx_wifi__CTL EQU CYREG_PRT3_CTL
Tx_wifi__DM0 EQU CYREG_PRT3_DM0
Tx_wifi__DM1 EQU CYREG_PRT3_DM1
Tx_wifi__DM2 EQU CYREG_PRT3_DM2
Tx_wifi__DR EQU CYREG_PRT3_DR
Tx_wifi__INP_DIS EQU CYREG_PRT3_INP_DIS
Tx_wifi__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Tx_wifi__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Tx_wifi__LCD_EN EQU CYREG_PRT3_LCD_EN
Tx_wifi__MASK EQU 0x10
Tx_wifi__PORT EQU 3
Tx_wifi__PRT EQU CYREG_PRT3_PRT
Tx_wifi__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Tx_wifi__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Tx_wifi__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Tx_wifi__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Tx_wifi__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Tx_wifi__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Tx_wifi__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Tx_wifi__PS EQU CYREG_PRT3_PS
Tx_wifi__SHIFT EQU 4
Tx_wifi__SLW EQU CYREG_PRT3_SLW

; isr_LCD
isr_LCD__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_LCD__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_LCD__INTC_MASK EQU 0x20000
isr_LCD__INTC_NUMBER EQU 17
isr_LCD__INTC_PRIOR_NUM EQU 7
isr_LCD__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
isr_LCD__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_LCD__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SelectSS
SelectSS_Sync_ctrl_reg__0__MASK EQU 0x01
SelectSS_Sync_ctrl_reg__0__POS EQU 0
SelectSS_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SelectSS_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
SelectSS_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
SelectSS_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
SelectSS_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
SelectSS_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
SelectSS_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
SelectSS_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
SelectSS_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
SelectSS_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SelectSS_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
SelectSS_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
SelectSS_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB07_CTL
SelectSS_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
SelectSS_Sync_ctrl_reg__MASK EQU 0x01
SelectSS_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SelectSS_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SelectSS_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB07_MSK

; isr_psoc
isr_psoc__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_psoc__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_psoc__INTC_MASK EQU 0x40000
isr_psoc__INTC_NUMBER EQU 18
isr_psoc__INTC_PRIOR_NUM EQU 7
isr_psoc__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_18
isr_psoc__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_psoc__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Timer_LCD
Timer_LCD_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_LCD_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_LCD_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_LCD_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_LCD_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_LCD_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_LCD_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_LCD_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_LCD_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_LCD_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_LCD_TimerHW__PM_ACT_MSK EQU 0x01
Timer_LCD_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_LCD_TimerHW__PM_STBY_MSK EQU 0x01
Timer_LCD_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_LCD_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_LCD_TimerHW__SR0 EQU CYREG_TMR0_SR0

; Timer_psoc
Timer_psoc_TimerHW__CAP0 EQU CYREG_TMR1_CAP0
Timer_psoc_TimerHW__CAP1 EQU CYREG_TMR1_CAP1
Timer_psoc_TimerHW__CFG0 EQU CYREG_TMR1_CFG0
Timer_psoc_TimerHW__CFG1 EQU CYREG_TMR1_CFG1
Timer_psoc_TimerHW__CFG2 EQU CYREG_TMR1_CFG2
Timer_psoc_TimerHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
Timer_psoc_TimerHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
Timer_psoc_TimerHW__PER0 EQU CYREG_TMR1_PER0
Timer_psoc_TimerHW__PER1 EQU CYREG_TMR1_PER1
Timer_psoc_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_psoc_TimerHW__PM_ACT_MSK EQU 0x02
Timer_psoc_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_psoc_TimerHW__PM_STBY_MSK EQU 0x02
Timer_psoc_TimerHW__RT0 EQU CYREG_TMR1_RT0
Timer_psoc_TimerHW__RT1 EQU CYREG_TMR1_RT1
Timer_psoc_TimerHW__SR0 EQU CYREG_TMR1_SR0

; Psoc_status
Psoc_status__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Psoc_status__0__MASK EQU 0x01
Psoc_status__0__PC EQU CYREG_PRT0_PC0
Psoc_status__0__PORT EQU 0
Psoc_status__0__SHIFT EQU 0
Psoc_status__1__INTTYPE EQU CYREG_PICU0_INTTYPE1
Psoc_status__1__MASK EQU 0x02
Psoc_status__1__PC EQU CYREG_PRT0_PC1
Psoc_status__1__PORT EQU 0
Psoc_status__1__SHIFT EQU 1
Psoc_status__AG EQU CYREG_PRT0_AG
Psoc_status__AMUX EQU CYREG_PRT0_AMUX
Psoc_status__BIE EQU CYREG_PRT0_BIE
Psoc_status__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Psoc_status__BYP EQU CYREG_PRT0_BYP
Psoc_status__CTL EQU CYREG_PRT0_CTL
Psoc_status__DM0 EQU CYREG_PRT0_DM0
Psoc_status__DM1 EQU CYREG_PRT0_DM1
Psoc_status__DM2 EQU CYREG_PRT0_DM2
Psoc_status__DR EQU CYREG_PRT0_DR
Psoc_status__INP_DIS EQU CYREG_PRT0_INP_DIS
Psoc_status__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Psoc_status__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Psoc_status__LCD_EN EQU CYREG_PRT0_LCD_EN
Psoc_status__MASK EQU 0x03
Psoc_status__PORT EQU 0
Psoc_status__PRT EQU CYREG_PRT0_PRT
Psoc_status__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Psoc_status__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Psoc_status__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Psoc_status__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Psoc_status__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Psoc_status__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Psoc_status__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Psoc_status__PS EQU CYREG_PRT0_PS
Psoc_status__SHIFT EQU 0
Psoc_status__SLW EQU CYREG_PRT0_SLW

; timer_clock
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG7_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG7_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG7_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x07
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x80
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x80

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 66000000
BCLK__BUS_CLK__KHZ EQU 66000
BCLK__BUS_CLK__MHZ EQU 66
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000000F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
