{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 20 13:14:27 2024 " "Info: Processing started: Wed Mar 20 13:14:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 4_bitAdder -c 4_bitAdder --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 4_bitAdder -c 4_bitAdder --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A0 COUT 13.744 ns Longest " "Info: Longest tpd from source pin \"A0\" to destination pin \"COUT\" is 13.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns A0 1 PIN PIN_U3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 4; PIN Node = 'A0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0 } "NODE_NAME" } } { "4_bitAdder.bdf" "" { Schematic "E:/4_bitAdder/4_bitAdder.bdf" { { -72 144 312 -56 "A0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.519 ns) + CELL(0.437 ns) 5.798 ns fulladder:inst2\|inst4~0 2 COMB LCCOMB_X1_Y12_N12 3 " "Info: 2: + IC(4.519 ns) + CELL(0.437 ns) = 5.798 ns; Loc. = LCCOMB_X1_Y12_N12; Fanout = 3; COMB Node = 'fulladder:inst2\|inst4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.956 ns" { A0 fulladder:inst2|inst4~0 } "NODE_NAME" } } { "fulladder.bdf" "" { Schematic "e:/fulladder/fulladder.bdf" { { 184 464 528 232 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 6.206 ns fulladder:inst3\|inst4~0 3 COMB LCCOMB_X1_Y12_N0 1 " "Info: 3: + IC(0.258 ns) + CELL(0.150 ns) = 6.206 ns; Loc. = LCCOMB_X1_Y12_N0; Fanout = 1; COMB Node = 'fulladder:inst3\|inst4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { fulladder:inst2|inst4~0 fulladder:inst3|inst4~0 } "NODE_NAME" } } { "fulladder.bdf" "" { Schematic "e:/fulladder/fulladder.bdf" { { 184 464 528 232 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.150 ns) 6.622 ns fulladder:inst4\|inst4~0 4 COMB LCCOMB_X1_Y12_N10 1 " "Info: 4: + IC(0.266 ns) + CELL(0.150 ns) = 6.622 ns; Loc. = LCCOMB_X1_Y12_N10; Fanout = 1; COMB Node = 'fulladder:inst4\|inst4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.416 ns" { fulladder:inst3|inst4~0 fulladder:inst4|inst4~0 } "NODE_NAME" } } { "fulladder.bdf" "" { Schematic "e:/fulladder/fulladder.bdf" { { 184 464 528 232 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.314 ns) + CELL(2.808 ns) 13.744 ns COUT 5 PIN PIN_AE21 0 " "Info: 5: + IC(4.314 ns) + CELL(2.808 ns) = 13.744 ns; Loc. = PIN_AE21; Fanout = 0; PIN Node = 'COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.122 ns" { fulladder:inst4|inst4~0 COUT } "NODE_NAME" } } { "4_bitAdder.bdf" "" { Schematic "E:/4_bitAdder/4_bitAdder.bdf" { { 264 480 656 280 "COUT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.387 ns ( 31.92 % ) " "Info: Total cell delay = 4.387 ns ( 31.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.357 ns ( 68.08 % ) " "Info: Total interconnect delay = 9.357 ns ( 68.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.744 ns" { A0 fulladder:inst2|inst4~0 fulladder:inst3|inst4~0 fulladder:inst4|inst4~0 COUT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.744 ns" { A0 {} A0~combout {} fulladder:inst2|inst4~0 {} fulladder:inst3|inst4~0 {} fulladder:inst4|inst4~0 {} COUT {} } { 0.000ns 0.000ns 4.519ns 0.258ns 0.266ns 4.314ns } { 0.000ns 0.842ns 0.437ns 0.150ns 0.150ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 20 13:14:28 2024 " "Info: Processing ended: Wed Mar 20 13:14:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
