{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.886667",
   "Default View_TopLeft":"705,195",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port S_AXI_0 -pg 1 -lvl 0 -x 0 -y 330 -defaultsOSRD
preplace port S01_AXI_0 -pg 1 -lvl 0 -x 0 -y 520 -defaultsOSRD
preplace port UART_0 -pg 1 -lvl 8 -x 2650 -y 130 -defaultsOSRD
preplace port S_AXI_1 -pg 1 -lvl 0 -x 0 -y 350 -defaultsOSRD
preplace port UART_1 -pg 1 -lvl 8 -x 2650 -y 360 -defaultsOSRD
preplace port DMA_PCIS_AXI4 -pg 1 -lvl 0 -x 0 -y 780 -defaultsOSRD
preplace port DDR_AXI4 -pg 1 -lvl 8 -x 2650 -y 790 -defaultsOSRD
preplace port port-id_s_axi_aclk_0 -pg 1 -lvl 0 -x 0 -y 310 -defaultsOSRD
preplace port port-id_s_axi_aresetn_0 -pg 1 -lvl 0 -x 0 -y 290 -defaultsOSRD
preplace port port-id_interrupt_0 -pg 1 -lvl 8 -x 2650 -y 150 -defaultsOSRD
preplace port port-id_interrupt_1 -pg 1 -lvl 8 -x 2650 -y 380 -defaultsOSRD
preplace inst axi_dwidth_converter_0 -pg 1 -lvl 1 -x 550 -y 400 -defaultsOSRD
preplace inst axi_protocol_convert_0 -pg 1 -lvl 2 -x 880 -y 440 -defaultsOSRD
preplace inst axi_crossbar_0 -pg 1 -lvl 3 -x 1190 -y 470 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -x 1540 -y 270 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 5 -x 1890 -y 410 -defaultsOSRD
preplace inst axi_protocol_convert_1 -pg 1 -lvl 4 -x 1540 -y 100 -defaultsOSRD
preplace inst axi_dwidth_converter_1 -pg 1 -lvl 6 -x 2210 -y 120 -defaultsOSRD
preplace inst axi_crossbar_1 -pg 1 -lvl 4 -x 1540 -y 490 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 7 -x 2510 -y 140 -defaultsOSRD
preplace inst axi_uartlite_1 -pg 1 -lvl 7 -x 2510 -y 370 -defaultsOSRD
preplace inst axi_dwidth_converter_2 -pg 1 -lvl 4 -x 1540 -y 700 -defaultsOSRD
preplace inst axi_crossbar_2 -pg 1 -lvl 5 -x 1890 -y 790 -defaultsOSRD
preplace netloc axi_uartlite_0_interrupt 1 7 1 N 150
preplace netloc axi_uartlite_1_interrupt 1 7 1 N 380
preplace netloc s_axi_aclk_0_1 1 0 7 30 480 720 530 1040 570 1340 370 1750 210 2030 210 2380
preplace netloc s_axi_aresetn_0_1 1 0 7 40 490 730 540 1050 560 1350 190 1730 190 2040 200 2390
preplace netloc S01_AXI_0_1 1 0 3 NJ 520 NJ 520 1030
preplace netloc S01_AXI_1_1 1 0 5 NJ 780 NJ 780 NJ 780 NJ 780 NJ
preplace netloc S_AXI_0_1 1 0 1 20 330n
preplace netloc S_AXI_1_1 1 0 7 50J 320 NJ 320 NJ 320 1330J 350 NJ 350 NJ 350 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 1 1740 270n
preplace netloc axi_crossbar_0_M00_AXI 1 3 1 N 470
preplace netloc axi_crossbar_1_M00_AXI 1 3 2 1360 360 1710
preplace netloc axi_crossbar_1_M01_AXI 1 3 2 1360 20 1720
preplace netloc axi_crossbar_2_M00_AXI 1 5 3 NJ 790 NJ 790 NJ
preplace netloc axi_dwidth_converter_0_M_AXI 1 1 1 720 400n
preplace netloc axi_dwidth_converter_1_M_AXI 1 6 1 N 120
preplace netloc axi_dwidth_converter_2_M_AXI 1 4 1 1710 700n
preplace netloc axi_protocol_convert_0_M_AXI 1 2 1 N 440
preplace netloc axi_protocol_convert_1_M_AXI 1 4 2 NJ 100 N
preplace netloc axi_uartlite_0_UART 1 7 1 N 130
preplace netloc axi_uartlite_1_UART 1 7 1 N 360
preplace netloc axi_crossbar_1_M02_AXI 1 3 2 1360 570 1710
levelinfo -pg 1 0 550 880 1190 1540 1890 2210 2510 2650
pagesize -pg 1 -db -bbox -sgen -170 -370 2780 1620
"
}
0
