//==================================================
// This file contains the Excluded objects
// Generated By User: winnimui
// Format Version: 1
// Date: Tue Mar 28 11:38:11 2023
// ExclMode: default
//==================================================
CHECKSUM: "1500574997"
ANNOTATION: " sva "
INSTANCE:tb.gpu0.chip0.core.udcnc.udpcsc.dcio.dcio_sva_control_inst
CHECKSUM: "539322461 3676014806"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio
Toggle 1to0 DIO_DCIO_ddc1_data_a "logic DIO_DCIO_ddc1_data_a"
Toggle 0to1 DIO_DCIO_ddc1_data_a "logic DIO_DCIO_ddc1_data_a"
Toggle 1to0 DIO_DCIO_ddc2_clk_a "logic DIO_DCIO_ddc2_clk_a"
Toggle 0to1 DIO_DCIO_ddc2_clk_a "logic DIO_DCIO_ddc2_clk_a"
Toggle 1to0 DIO_DCIO_ddc2_data_a "logic DIO_DCIO_ddc2_data_a"
Toggle 0to1 DIO_DCIO_ddc2_data_a "logic DIO_DCIO_ddc2_data_a"
Toggle 1to0 DIO_DCIO_ddc3_clk_a "logic DIO_DCIO_ddc3_clk_a"
Toggle 0to1 DIO_DCIO_ddc3_clk_a "logic DIO_DCIO_ddc3_clk_a"
Toggle 1to0 DIO_DCIO_ddc3_data_a "logic DIO_DCIO_ddc3_data_a"
Toggle 0to1 DIO_DCIO_ddc3_data_a "logic DIO_DCIO_ddc3_data_a"
Toggle 1to0 DIO_DCIO_ddc4_clk_a "logic DIO_DCIO_ddc4_clk_a"
Toggle 0to1 DIO_DCIO_ddc4_clk_a "logic DIO_DCIO_ddc4_clk_a"
Toggle 1to0 DIO_DCIO_ddc1_clk_a "logic DIO_DCIO_ddc1_clk_a"
Toggle 0to1 DIO_DCIO_ddc1_clk_a "logic DIO_DCIO_ddc1_clk_a"
Toggle 0to1 DC_PWRSEQ0_cfg_mstrack "logic DC_PWRSEQ0_cfg_mstrack"
Toggle 1to0 DC_PWRSEQ0_cfg_mstrack "logic DC_PWRSEQ0_cfg_mstrack"
Toggle 0to1 DLPC_DC_cfg_mstrreq "logic DLPC_DC_cfg_mstrreq"
Toggle 1to0 DLPC_DC_cfg_mstrreq "logic DLPC_DC_cfg_mstrreq"
Toggle 0to1 PWRSEQ0_DC_cfg_mstrreq "logic PWRSEQ0_DC_cfg_mstrreq"
Toggle 1to0 PWRSEQ0_DC_cfg_mstrreq "logic PWRSEQ0_DC_cfg_mstrreq"
Toggle 0to1 DC_DLPC_cfg_mstrack "logic DC_DLPC_cfg_mstrack"
Toggle 1to0 DC_DLPC_cfg_mstrack "logic DC_DLPC_cfg_mstrack"
Toggle 0to1 DCIO_PWRSEQ0_OVERLOAD_VALUE_DIGON "logic DCIO_PWRSEQ0_OVERLOAD_VALUE_DIGON"
Toggle 1to0 DCIO_PWRSEQ0_OVERLOAD_VALUE_DIGON "logic DCIO_PWRSEQ0_OVERLOAD_VALUE_DIGON"
Toggle 0to1 DCIO_PWRSEQ0_OVERLOAD_DIGON "logic DCIO_PWRSEQ0_OVERLOAD_DIGON"
Toggle 1to0 DCIO_PWRSEQ0_OVERLOAD_DIGON "logic DCIO_PWRSEQ0_OVERLOAD_DIGON"
Toggle 0to1 DCIO_DIO_io_genericf_y "logic DCIO_DIO_io_genericf_y"
Toggle 1to0 DCIO_DIO_io_genericf_y "logic DCIO_DIO_io_genericf_y"
Toggle 0to1 DC_IO_aux1_wake "logic DC_IO_aux1_wake"
Toggle 1to0 DC_IO_aux1_wake "logic DC_IO_aux1_wake"
Toggle 0to1 DC_IO_aux1_spare_control_1 "logic DC_IO_aux1_spare_control_1"
Toggle 1to0 DC_IO_aux1_spare_control_1 "logic DC_IO_aux1_spare_control_1"
Toggle 0to1 DC_IO_aux1_spare_control_0 "logic DC_IO_aux1_spare_control_0"
Toggle 1to0 DC_IO_aux1_spare_control_0 "logic DC_IO_aux1_spare_control_0"
Toggle 0to1 DC_IO_aux1_deglitch_en "logic DC_IO_aux1_deglitch_en"
Toggle 1to0 DC_IO_aux1_deglitch_en "logic DC_IO_aux1_deglitch_en"
Toggle 0to1 DC_IO_aux2_wake "logic DC_IO_aux2_wake"
Toggle 1to0 DC_IO_aux2_wake "logic DC_IO_aux2_wake"
Toggle 0to1 DC_IO_aux2_spare_control_1 "logic DC_IO_aux2_spare_control_1"
Toggle 1to0 DC_IO_aux2_spare_control_1 "logic DC_IO_aux2_spare_control_1"
Toggle 0to1 DC_IO_aux2_spare_control_0 "logic DC_IO_aux2_spare_control_0"
Toggle 1to0 DC_IO_aux2_spare_control_0 "logic DC_IO_aux2_spare_control_0"
Toggle 0to1 DC_IO_aux2_deglitch_en "logic DC_IO_aux2_deglitch_en"
Toggle 1to0 DC_IO_aux2_deglitch_en "logic DC_IO_aux2_deglitch_en"
Toggle 0to1 DC_IO_aux3_wake "logic DC_IO_aux3_wake"
Toggle 1to0 DC_IO_aux3_wake "logic DC_IO_aux3_wake"
Toggle 0to1 DC_IO_aux3_spare_control_1 "logic DC_IO_aux3_spare_control_1"
Toggle 1to0 DC_IO_aux3_spare_control_1 "logic DC_IO_aux3_spare_control_1"
Toggle 0to1 DC_IO_aux3_spare_control_0 "logic DC_IO_aux3_spare_control_0"
Toggle 1to0 DC_IO_aux3_spare_control_0 "logic DC_IO_aux3_spare_control_0"
Toggle 0to1 DC_IO_aux3_deglitch_en "logic DC_IO_aux3_deglitch_en"
Toggle 1to0 DC_IO_aux3_deglitch_en "logic DC_IO_aux3_deglitch_en"
Toggle 0to1 DC_IO_aux4_wake "logic DC_IO_aux4_wake"
Toggle 1to0 DC_IO_aux4_wake "logic DC_IO_aux4_wake"
Toggle 0to1 DC_IO_aux4_spare_control_1 "logic DC_IO_aux4_spare_control_1"
Toggle 1to0 DC_IO_aux4_spare_control_1 "logic DC_IO_aux4_spare_control_1"
Toggle 0to1 DC_IO_aux4_spare_control_0 "logic DC_IO_aux4_spare_control_0"
Toggle 1to0 DC_IO_aux4_spare_control_0 "logic DC_IO_aux4_spare_control_0"
Toggle 0to1 DC_IO_aux4_deglitch_en "logic DC_IO_aux4_deglitch_en"
Toggle 1to0 DC_IO_aux4_deglitch_en "logic DC_IO_aux4_deglitch_en"
Toggle 0to1 DC_IO_ddc1_i2c_vph_1v2_en "logic DC_IO_ddc1_i2c_vph_1v2_en"
Toggle 1to0 DC_IO_ddc1_i2c_vph_1v2_en "logic DC_IO_ddc1_i2c_vph_1v2_en"
Toggle 0to1 DC_IO_ddc4_i2c_vph_1v2_en "logic DC_IO_ddc4_i2c_vph_1v2_en"
Toggle 1to0 DC_IO_ddc4_i2c_vph_1v2_en "logic DC_IO_ddc4_i2c_vph_1v2_en"
Toggle 0to1 DC_IO_ddc3_i2c_vph_1v2_en "logic DC_IO_ddc3_i2c_vph_1v2_en"
Toggle 1to0 DC_IO_ddc3_i2c_vph_1v2_en "logic DC_IO_ddc3_i2c_vph_1v2_en"
Toggle 0to1 DC_IO_ddc2_i2c_vph_1v2_en "logic DC_IO_ddc2_i2c_vph_1v2_en"
Toggle 1to0 DC_IO_ddc2_i2c_vph_1v2_en "logic DC_IO_ddc2_i2c_vph_1v2_en"
Toggle 0to1 IO_DC_ddc1_oDBG "logic IO_DC_ddc1_oDBG"
Toggle 1to0 IO_DC_ddc1_oDBG "logic IO_DC_ddc1_oDBG"
Toggle 0to1 IO_DC_ddc4_oDBG "logic IO_DC_ddc4_oDBG"
Toggle 1to0 IO_DC_ddc4_oDBG "logic IO_DC_ddc4_oDBG"
Toggle 0to1 IO_DC_ddc3_oDBG "logic IO_DC_ddc3_oDBG"
Toggle 1to0 IO_DC_ddc3_oDBG "logic IO_DC_ddc3_oDBG"
Toggle 0to1 IO_DC_ddc2_oDBG "logic IO_DC_ddc2_oDBG"
Toggle 1to0 IO_DC_ddc2_oDBG "logic IO_DC_ddc2_oDBG"
Toggle 0to1 DIO_DCIO_aux1_deglitch_en "logic DIO_DCIO_aux1_deglitch_en"
Toggle 1to0 DIO_DCIO_aux1_deglitch_en "logic DIO_DCIO_aux1_deglitch_en"
Toggle 0to1 DIO_DCIO_aux1_spare_control_1 "logic DIO_DCIO_aux1_spare_control_1"
Toggle 1to0 DIO_DCIO_aux1_spare_control_1 "logic DIO_DCIO_aux1_spare_control_1"
Toggle 0to1 DIO_DCIO_aux1_spare_control_0 "logic DIO_DCIO_aux1_spare_control_0"
Toggle 1to0 DIO_DCIO_aux1_spare_control_0 "logic DIO_DCIO_aux1_spare_control_0"
Toggle 0to1 DIO_DCIO_aux2_deglitch_en "logic DIO_DCIO_aux2_deglitch_en"
Toggle 1to0 DIO_DCIO_aux2_deglitch_en "logic DIO_DCIO_aux2_deglitch_en"
Toggle 0to1 DIO_DCIO_aux2_spare_control_1 "logic DIO_DCIO_aux2_spare_control_1"
Toggle 1to0 DIO_DCIO_aux2_spare_control_1 "logic DIO_DCIO_aux2_spare_control_1"
Toggle 0to1 DIO_DCIO_aux2_spare_control_0 "logic DIO_DCIO_aux2_spare_control_0"
Toggle 1to0 DIO_DCIO_aux2_spare_control_0 "logic DIO_DCIO_aux2_spare_control_0"
Toggle 0to1 DIO_DCIO_aux3_deglitch_en "logic DIO_DCIO_aux3_deglitch_en"
Toggle 1to0 DIO_DCIO_aux3_deglitch_en "logic DIO_DCIO_aux3_deglitch_en"
Toggle 0to1 DIO_DCIO_aux3_spare_control_1 "logic DIO_DCIO_aux3_spare_control_1"
Toggle 1to0 DIO_DCIO_aux3_spare_control_1 "logic DIO_DCIO_aux3_spare_control_1"
Toggle 0to1 DIO_DCIO_aux3_spare_control_0 "logic DIO_DCIO_aux3_spare_control_0"
Toggle 1to0 DIO_DCIO_aux3_spare_control_0 "logic DIO_DCIO_aux3_spare_control_0"
Toggle 0to1 DIO_DCIO_aux4_deglitch_en "logic DIO_DCIO_aux4_deglitch_en"
Toggle 1to0 DIO_DCIO_aux4_deglitch_en "logic DIO_DCIO_aux4_deglitch_en"
Toggle 0to1 DIO_DCIO_aux4_spare_control_1 "logic DIO_DCIO_aux4_spare_control_1"
Toggle 1to0 DIO_DCIO_aux4_spare_control_1 "logic DIO_DCIO_aux4_spare_control_1"
Toggle 0to1 DIO_DCIO_aux4_spare_control_0 "logic DIO_DCIO_aux4_spare_control_0"
Toggle 1to0 DIO_DCIO_aux4_spare_control_0 "logic DIO_DCIO_aux4_spare_control_0"
Toggle 0to1 DIO_DCIO_ddc4_data_a "logic DIO_DCIO_ddc4_data_a"
Toggle 0to1 DIO_DCIO_ddc4_data_a "logic DIO_DCIO_ddc4_data_a"
Toggle 1to0 DIO_DCIO_ddc4_data_a "logic DIO_DCIO_ddc4_data_a"
Toggle 1to0 DIO_DCIO_ddc4_data_a "logic DIO_DCIO_ddc4_data_a"
Toggle DCIO_HPD_GPIO_spare "logic DCIO_HPD_GPIO_spare[7:0]"
Toggle HPD_GPIO_DCIO_spare "logic HPD_GPIO_DCIO_spare[7:0]"
CHECKSUM: "2930268921 4085670639"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.DC_IO_ddc1
Toggle 0to1 i2c_vph_1v2_en "logic i2c_vph_1v2_en"
Toggle 1to0 i2c_vph_1v2_en "logic i2c_vph_1v2_en"
CHECKSUM: "2930268921 4085670639"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.DC_IO_ddc2
Toggle 0to1 i2c_vph_1v2_en "logic i2c_vph_1v2_en"
Toggle 1to0 i2c_vph_1v2_en "logic i2c_vph_1v2_en"
CHECKSUM: "2930268921 4085670639"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.DC_IO_ddc3
Toggle 0to1 i2c_vph_1v2_en "logic i2c_vph_1v2_en"
Toggle 1to0 i2c_vph_1v2_en "logic i2c_vph_1v2_en"
CHECKSUM: "2930268921 4085670639"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.DC_IO_ddc4
Toggle 0to1 i2c_vph_1v2_en "logic i2c_vph_1v2_en"
Toggle 1to0 i2c_vph_1v2_en "logic i2c_vph_1v2_en"
CHECKSUM: "3152718818 2558789112"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.DC_IO_aux1
Toggle 0to1 wake "logic wake"
Toggle 1to0 wake "logic wake"
Toggle 0to1 spare_control_1 "logic spare_control_1"
Toggle 1to0 spare_control_1 "logic spare_control_1"
Toggle 0to1 spare_control_0 "logic spare_control_0"
Toggle 1to0 spare_control_0 "logic spare_control_0"
Toggle 0to1 deglitch_en "logic deglitch_en"
Toggle 1to0 deglitch_en "logic deglitch_en"
CHECKSUM: "3152718818 2558789112"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.DC_IO_aux2
Toggle 0to1 wake "logic wake"
Toggle 1to0 wake "logic wake"
Toggle 0to1 spare_control_1 "logic spare_control_1"
Toggle 1to0 spare_control_1 "logic spare_control_1"
Toggle 0to1 spare_control_0 "logic spare_control_0"
Toggle 1to0 spare_control_0 "logic spare_control_0"
Toggle 0to1 deglitch_en "logic deglitch_en"
Toggle 1to0 deglitch_en "logic deglitch_en"
CHECKSUM: "3152718818 2558789112"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.DC_IO_aux3
Toggle 0to1 wake "logic wake"
Toggle 1to0 wake "logic wake"
Toggle 0to1 spare_control_1 "logic spare_control_1"
Toggle 1to0 spare_control_1 "logic spare_control_1"
Toggle 0to1 spare_control_0 "logic spare_control_0"
Toggle 1to0 spare_control_0 "logic spare_control_0"
Toggle 0to1 deglitch_en "logic deglitch_en"
Toggle 1to0 deglitch_en "logic deglitch_en"
CHECKSUM: "1312652188 4036944679"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.DIO_DCIO_aux1
Toggle 0to1 deglitch_en "logic deglitch_en"
Toggle 1to0 deglitch_en "logic deglitch_en"
Toggle 0to1 spare_control_1 "logic spare_control_1"
Toggle 1to0 spare_control_1 "logic spare_control_1"
Toggle 0to1 spare_control_0 "logic spare_control_0"
Toggle 1to0 spare_control_0 "logic spare_control_0"
CHECKSUM: "1312652188 4036944679"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.DIO_DCIO_aux2
Toggle 0to1 deglitch_en "logic deglitch_en"
Toggle 1to0 deglitch_en "logic deglitch_en"
Toggle 0to1 spare_control_1 "logic spare_control_1"
Toggle 1to0 spare_control_1 "logic spare_control_1"
Toggle 0to1 spare_control_0 "logic spare_control_0"
Toggle 1to0 spare_control_0 "logic spare_control_0"
CHECKSUM: "908732595 2023548231"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.DIO_DCIO_ddc4
Toggle 1to0 data_a "logic data_a"
Toggle 0to1 data_a "logic data_a"
Toggle 1to0 clk_a "logic clk_a"
Toggle 0to1 clk_a "logic clk_a"
CHECKSUM: "1861223936 1330037603"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.DC_PWRSEQ0_cfg
Toggle 0to1 mstrack "logic mstrack"
Toggle 1to0 mstrack "logic mstrack"
CHECKSUM: "1861223936 1330037603"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.DC_DLPC_cfg
Toggle 0to1 mstrack "logic mstrack"
Toggle 1to0 mstrack "logic mstrack"
CHECKSUM: "3152718818 2558789112"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.DC_IO_aux4
Toggle 0to1 wake "logic wake"
Toggle 1to0 wake "logic wake"
Toggle 0to1 spare_control_1 "logic spare_control_1"
Toggle 1to0 spare_control_1 "logic spare_control_1"
Toggle 0to1 spare_control_0 "logic spare_control_0"
Toggle 1to0 spare_control_0 "logic spare_control_0"
Toggle 0to1 deglitch_en "logic deglitch_en"
Toggle 1to0 deglitch_en "logic deglitch_en"
CHECKSUM: "2874200677 2781891966"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.DCIO_DIO_io
Toggle 0to1 genericf_y "logic genericf_y"
Toggle 1to0 genericf_y "logic genericf_y"
CHECKSUM: "908732595 2023548231"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.DIO_DCIO_ddc1
Toggle 1to0 data_a "logic data_a"
Toggle 0to1 data_a "logic data_a"
Toggle 1to0 clk_a "logic clk_a"
Toggle 0to1 clk_a "logic clk_a"
CHECKSUM: "908732595 2023548231"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.DIO_DCIO_ddc2
Toggle 1to0 data_a "logic data_a"
Toggle 0to1 data_a "logic data_a"
Toggle 1to0 clk_a "logic clk_a"
Toggle 0to1 clk_a "logic clk_a"
CHECKSUM: "908732595 2023548231"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.DIO_DCIO_ddc3
Toggle 1to0 data_a "logic data_a"
Toggle 0to1 data_a "logic data_a"
Toggle 1to0 clk_a "logic clk_a"
Toggle 0to1 clk_a "logic clk_a"
CHECKSUM: "1829345996 968536292"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.IO_DC_ddc1
Toggle 0to1 oDBG "logic oDBG"
Toggle 1to0 oDBG "logic oDBG"
CHECKSUM: "1829345996 968536292"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.IO_DC_ddc2
Toggle 0to1 oDBG "logic oDBG"
Toggle 1to0 oDBG "logic oDBG"
CHECKSUM: "1829345996 968536292"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.IO_DC_ddc3
Toggle 0to1 oDBG "logic oDBG"
Toggle 1to0 oDBG "logic oDBG"
CHECKSUM: "1829345996 968536292"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.IO_DC_ddc4
Toggle 0to1 oDBG "logic oDBG"
Toggle 1to0 oDBG "logic oDBG"
CHECKSUM: "1312652188 4036944679"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.DIO_DCIO_aux3
Toggle 0to1 deglitch_en "logic deglitch_en"
Toggle 1to0 deglitch_en "logic deglitch_en"
Toggle 0to1 spare_control_1 "logic spare_control_1"
Toggle 1to0 spare_control_1 "logic spare_control_1"
Toggle 0to1 spare_control_0 "logic spare_control_0"
Toggle 1to0 spare_control_0 "logic spare_control_0"
CHECKSUM: "1312652188 4036944679"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.DIO_DCIO_aux4
Toggle 0to1 deglitch_en "logic deglitch_en"
Toggle 1to0 deglitch_en "logic deglitch_en"
Toggle 0to1 spare_control_1 "logic spare_control_1"
Toggle 1to0 spare_control_1 "logic spare_control_1"
Toggle 0to1 spare_control_0 "logic spare_control_0"
Toggle 1to0 spare_control_0 "logic spare_control_0"
CHECKSUM: "2349710056 723872386"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.PWRSEQ0_DC_cfg
Toggle 0to1 mstrreq "logic mstrreq"
Toggle 1to0 mstrreq "logic mstrreq"
CHECKSUM: "2349710056 723872386"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.DLPC_DC_cfg
Toggle 0to1 mstrreq "logic mstrreq"
Toggle 1to0 mstrreq "logic mstrreq"
CHECKSUM: "1312652188 4036944679"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.DIO_DCIO_aux5
Toggle 0to1 deglitch_en "logic deglitch_en"
Toggle 0to1 spare_control_1 "logic spare_control_1"
Toggle 0to1 spare_control_0 "logic spare_control_0"
CHECKSUM: "1629654214 2502479598"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.IO_DC_aux1
Toggle 0to1 oDBG "logic oDBG"
CHECKSUM: "1629654214 2502479598"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.IO_DC_aux2
Toggle 0to1 oDBG "logic oDBG"
CHECKSUM: "1629654214 2502479598"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.IO_DC_aux3
Toggle 0to1 oDBG "logic oDBG"
CHECKSUM: "1629654214 2502479598"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.IO_DC_aux4
Toggle 0to1 oDBG "logic oDBG"
CHECKSUM: "167584843 1375376430"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.DC_IO_aux1
Toggle 0to1 biascrten "logic biascrten"
Toggle 0to1 spikercsel "logic spikercsel"
Toggle 0to1 spikercen "logic spikercen"
Toggle 0to1 rsel1p1 "logic rsel1p1"
Toggle 0to1 rsel0p9 "logic rsel0p9"
Toggle 0to1 resbiasen "logic resbiasen"
ANNOTATION: " floating in aux glue "
Toggle fallslewsel "logic fallslewsel[1:0]"
Toggle 0to1 csel1p1 "logic csel1p1"
Toggle 0to1 csel0p9 "logic csel0p9"
CHECKSUM: "167584843 1375376430"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.DC_IO_aux2
Toggle 0to1 biascrten "logic biascrten"
Toggle 0to1 spikercsel "logic spikercsel"
Toggle 0to1 spikercen "logic spikercen"
Toggle 0to1 rsel1p1 "logic rsel1p1"
Toggle 0to1 rsel0p9 "logic rsel0p9"
Toggle 0to1 resbiasen "logic resbiasen"
ANNOTATION: " floating in aux glue "
Toggle fallslewsel "logic fallslewsel[1:0]"
Toggle 0to1 csel1p1 "logic csel1p1"
Toggle 0to1 csel0p9 "logic csel0p9"
CHECKSUM: "167584843 1375376430"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.DC_IO_aux3
Toggle 0to1 biascrten "logic biascrten"
Toggle 0to1 spikercsel "logic spikercsel"
Toggle 0to1 spikercen "logic spikercen"
Toggle 0to1 rsel1p1 "logic rsel1p1"
Toggle 0to1 rsel0p9 "logic rsel0p9"
Toggle 0to1 resbiasen "logic resbiasen"
ANNOTATION: " floating in aux glue "
Toggle fallslewsel "logic fallslewsel[1:0]"
Toggle 0to1 csel1p1 "logic csel1p1"
Toggle 0to1 csel0p9 "logic csel0p9"
CHECKSUM: "167584843 1375376430"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.DC_IO_aux4
Toggle 0to1 biascrten "logic biascrten"
Toggle 0to1 spikercsel "logic spikercsel"
Toggle 0to1 spikercen "logic spikercen"
Toggle 0to1 rsel1p1 "logic rsel1p1"
Toggle 0to1 rsel0p9 "logic rsel0p9"
Toggle 0to1 resbiasen "logic resbiasen"
ANNOTATION: " floating in aux glue "
Toggle fallslewsel "logic fallslewsel[1:0]"
Toggle 0to1 csel1p1 "logic csel1p1"
Toggle 0to1 csel0p9 "logic csel0p9"
CHECKSUM: "2845553019 3681561241"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio
Toggle 1to0 DIO_DCIO_ddc5_clk_a "logic DIO_DCIO_ddc5_clk_a"
Toggle 1to0 DIO_DCIO_ddc5_data_a "logic DIO_DCIO_ddc5_data_a"
Toggle 0to1 DC_IO_aux1_biascrten "logic DC_IO_aux1_biascrten"
Toggle 0to1 DC_IO_aux1_spikercsel "logic DC_IO_aux1_spikercsel"
Toggle 0to1 DC_IO_aux1_spikercen "logic DC_IO_aux1_spikercen"
Toggle 0to1 DC_IO_aux1_rsel1p1 "logic DC_IO_aux1_rsel1p1"
Toggle 0to1 DC_IO_aux1_rsel0p9 "logic DC_IO_aux1_rsel0p9"
Toggle 0to1 DC_IO_aux1_resbiasen "logic DC_IO_aux1_resbiasen"
ANNOTATION: " floating in aux glue "
Toggle DC_IO_aux1_fallslewsel "logic DC_IO_aux1_fallslewsel[1:0]"
Toggle 0to1 DC_IO_aux1_csel1p1 "logic DC_IO_aux1_csel1p1"
Toggle 0to1 DC_IO_aux1_csel0p9 "logic DC_IO_aux1_csel0p9"
Toggle 0to1 DC_IO_aux2_biascrten "logic DC_IO_aux2_biascrten"
Toggle 0to1 DC_IO_aux2_spikercsel "logic DC_IO_aux2_spikercsel"
Toggle 0to1 DC_IO_aux2_spikercen "logic DC_IO_aux2_spikercen"
Toggle 0to1 DC_IO_aux2_rsel1p1 "logic DC_IO_aux2_rsel1p1"
Toggle 0to1 DC_IO_aux2_rsel0p9 "logic DC_IO_aux2_rsel0p9"
Toggle 0to1 DC_IO_aux2_resbiasen "logic DC_IO_aux2_resbiasen"
ANNOTATION: " floating in aux glue "
Toggle DC_IO_aux2_fallslewsel "logic DC_IO_aux2_fallslewsel[1:0]"
Toggle 0to1 DC_IO_aux2_csel1p1 "logic DC_IO_aux2_csel1p1"
Toggle 0to1 DC_IO_aux2_csel0p9 "logic DC_IO_aux2_csel0p9"
Toggle 0to1 DC_IO_aux3_biascrten "logic DC_IO_aux3_biascrten"
Toggle 0to1 DC_IO_aux3_spikercsel "logic DC_IO_aux3_spikercsel"
Toggle 0to1 DC_IO_aux3_spikercen "logic DC_IO_aux3_spikercen"
Toggle 0to1 DC_IO_aux3_rsel1p1 "logic DC_IO_aux3_rsel1p1"
Toggle 0to1 DC_IO_aux3_rsel0p9 "logic DC_IO_aux3_rsel0p9"
Toggle 0to1 DC_IO_aux3_resbiasen "logic DC_IO_aux3_resbiasen"
ANNOTATION: " floating in aux glue "
Toggle DC_IO_aux3_fallslewsel "logic DC_IO_aux3_fallslewsel[1:0]"
Toggle 0to1 DC_IO_aux3_csel1p1 "logic DC_IO_aux3_csel1p1"
Toggle 0to1 DC_IO_aux3_csel0p9 "logic DC_IO_aux3_csel0p9"
Toggle 0to1 DC_IO_aux4_biascrten "logic DC_IO_aux4_biascrten"
Toggle 0to1 DC_IO_aux4_spikercsel "logic DC_IO_aux4_spikercsel"
Toggle 0to1 DC_IO_aux4_spikercen "logic DC_IO_aux4_spikercen"
Toggle 0to1 DC_IO_aux4_rsel1p1 "logic DC_IO_aux4_rsel1p1"
Toggle 0to1 DC_IO_aux4_rsel0p9 "logic DC_IO_aux4_rsel0p9"
Toggle 0to1 DC_IO_aux4_resbiasen "logic DC_IO_aux4_resbiasen"
ANNOTATION: " floating in aux glue "
Toggle DC_IO_aux4_fallslewsel "logic DC_IO_aux4_fallslewsel[1:0]"
Toggle 0to1 DC_IO_aux4_csel1p1 "logic DC_IO_aux4_csel1p1"
Toggle 0to1 DC_IO_aux4_csel0p9 "logic DC_IO_aux4_csel0p9"
Toggle 0to1 DC_IO_aux5_biascrten "logic DC_IO_aux5_biascrten"
Toggle 0to1 DC_IO_aux5_wake "logic DC_IO_aux5_wake"
Toggle 0to1 DC_IO_aux5_spikercsel "logic DC_IO_aux5_spikercsel"
Toggle 0to1 DC_IO_aux5_spikercen "logic DC_IO_aux5_spikercen"
Toggle 0to1 DC_IO_aux5_spare_control_1 "logic DC_IO_aux5_spare_control_1"
Toggle 0to1 DC_IO_aux5_spare_control_0 "logic DC_IO_aux5_spare_control_0"
Toggle 0to1 DC_IO_aux5_rsel1p1 "logic DC_IO_aux5_rsel1p1"
Toggle 0to1 DC_IO_aux5_rsel0p9 "logic DC_IO_aux5_rsel0p9"
Toggle 0to1 DC_IO_aux5_resbiasen "logic DC_IO_aux5_resbiasen"
ANNOTATION: " floating in aux glue "
Toggle DC_IO_aux5_fallslewsel "logic DC_IO_aux5_fallslewsel[1:0]"
Toggle 0to1 DC_IO_aux5_deglitch_en "logic DC_IO_aux5_deglitch_en"
Toggle 0to1 DC_IO_aux5_csel1p1 "logic DC_IO_aux5_csel1p1"
Toggle 0to1 DC_IO_aux5_csel0p9 "logic DC_IO_aux5_csel0p9"
Toggle 0to1 DC_IO_ddc5_i2c_vph_1v2_en "logic DC_IO_ddc5_i2c_vph_1v2_en"
Toggle 0to1 DIO_DCIO_OTG0_hsync "logic DIO_DCIO_OTG0_hsync"
Toggle 0to1 IO_DC_aux5_oDBG "logic IO_DC_aux5_oDBG"
Toggle 0to1 IO_DC_aux4_oDBG "logic IO_DC_aux4_oDBG"
Toggle 0to1 IO_DC_aux3_oDBG "logic IO_DC_aux3_oDBG"
Toggle 0to1 IO_DC_aux2_oDBG "logic IO_DC_aux2_oDBG"
Toggle 0to1 IO_DC_aux1_oDBG "logic IO_DC_aux1_oDBG"
Toggle 0to1 DIO_DCIO_OTG3_hsync "logic DIO_DCIO_OTG3_hsync"
Toggle 0to1 DIO_DCIO_OTG1_hsync "logic DIO_DCIO_OTG1_hsync"
Toggle 0to1 DIO_DCIO_OTG2_hsync "logic DIO_DCIO_OTG2_hsync"
Toggle 0to1 IO_DC_ddc5_oDBG "logic IO_DC_ddc5_oDBG"
Toggle 0to1 DIO_DCIO_aux5_spare_control_1 "logic DIO_DCIO_aux5_spare_control_1"
Toggle 0to1 DIO_DCIO_aux5_spare_control_0 "logic DIO_DCIO_aux5_spare_control_0"
Toggle 0to1 DIO_DCIO_aux5_deglitch_en "logic DIO_DCIO_aux5_deglitch_en"
CHECKSUM: "2930268921 4085670639"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.DC_IO_ddc5
Toggle 0to1 i2c_vph_1v2_en "logic i2c_vph_1v2_en"
CHECKSUM: "3268908909 968536292"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.IO_DC_ddc5
Toggle 0to1 oDBG "logic oDBG"
CHECKSUM: "3400580710 1827054141"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.DCCG_DISPCLK_dcio_turn
ANNOTATION: " getting covered in lower hier "
Toggle on_delay "logic on_delay[3:0]"
ANNOTATION: " getting covered in lower hier "
Toggle off_delay "logic off_delay[7:0]"
CHECKSUM: "908732595 2023548231"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.dcio.DIO_DCIO_ddc5
Toggle 1to0 clk_a "logic clk_a"
Toggle 1to0 data_a "logic data_a"
