// Seed: 3290598476
module module_0 (
    input wand id_0,
    output wor id_1,
    input supply1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    input wire id_6,
    input supply1 id_7
);
  tri1 id_9, id_10, id_11, id_12;
  assign module_1.id_5 = 0;
  for (id_13 = -1 == id_13; id_0; id_10 = {1 || id_3{1}}) wire id_14;
endmodule
module module_1 (
    output tri   id_0,
    output uwire id_1
);
  assign id_0 = id_3;
  tri1 id_4, id_5, id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5,
      id_4,
      id_6
  );
  id_7 :
  assert property (@(posedge -1 or negedge 1'h0) "" == id_6)
    if (id_4);
    else id_5 = id_3.id_4;
  assign id_5 = -1;
endmodule
