module module_0 (
    input id_1,
    output logic [id_1 : id_1] id_2,
    input [id_1 : id_1] id_3
);
  id_4 id_5 (
      .id_3(id_1),
      .id_2(id_3),
      .id_3(id_2),
      .id_1(id_2),
      .id_1(id_1),
      .id_2(id_2),
      .id_6(id_2)
  );
  id_7 id_8 (
      .id_3(id_3),
      .id_5(id_5),
      .id_5(id_6),
      .id_6(id_6),
      .id_1(id_9)
  );
  logic [id_2[id_5] : id_6] id_10;
endmodule
module module_1 (
    input [id_1 : id_1] id_2,
    input logic [id_2 : 1] id_3,
    input [id_2 : id_2] id_4,
    input logic [id_3 : id_3] id_5,
    input [id_4 : id_1] id_6,
    input logic id_7,
    output id_8,
    input id_9,
    output [id_4 : 1 'b0] id_10,
    input [id_3 : id_2] id_11,
    input [id_2 : id_4] id_12,
    input logic id_13,
    input logic id_14,
    output id_15,
    input logic id_16,
    input logic [id_14 : id_3[id_10  &  id_5]] id_17,
    input id_18
);
  logic id_19;
  logic id_20;
  id_21 id_22 (
      .id_13(id_13),
      .id_12(id_10),
      .id_10(id_20),
      .id_11(id_12)
  );
endmodule
