#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun May 28 22:25:04 2023
# Process ID: 18024
# Current directory: E:/VMshare/e203/script/jichuang
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29784 E:\VMshare\e203\script\jichuang\jichuang.xpr
# Log file: E:/VMshare/e203/script/jichuang/vivado.log
# Journal file: E:/VMshare/e203/script/jichuang\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/VMshare/e203/script/jichuang/jichuang.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xlinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 933.910 ; gain = 248.797
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/wr_fifo/wr_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/div_gen_0/div_gen_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/PLL/PLL.xci' is already up-to-date
[Sun May 28 22:26:31 2023] Launched synth_1...
Run output will be captured here: E:/VMshare/e203/script/jichuang/jichuang.runs/synth_1/runme.log
[Sun May 28 22:26:31 2023] Launched impl_1...
Run output will be captured here: E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/runme.log
write_cfgmem  -format mcs -size 128 -interface SPIx4 -loadbit {up 0x00000000 "E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/system.bit" } -file "E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/V3"
Command: write_cfgmem -format mcs -size 128 -interface SPIx4 -loadbit {up 0x00000000 "E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/system.bit" } -file E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/V3
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/system.bit
Writing file E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/V3.mcs
Writing log file E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/V3.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          SPIX4
Size               128M
Start Address      0x00000000
End Address        0x07FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x002CA0F3    May 28 23:41:30 2023    E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/system.bit
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2487.020 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
set_property PROGRAM.FILE {E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/system.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {mt25ql128-spi-x1_x2_x4}] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.FILES [list "E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/V3.mcs" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a100t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a100t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
Mfg ID : 20   Memory Type : ba   Memory Capacity : 18   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:03 ; elapsed = 00:01:12 . Memory (MB): peak = 2487.020 ; gain = 0.000
endgroup
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
close_hw_manager
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {19.125} CONFIG.MMCM_CLKOUT0_DIVIDE_F {19.125} CONFIG.MMCM_CLKOUT1_DIVIDE {114} CONFIG.CLKOUT1_JITTER {199.411} CONFIG.CLKOUT1_PHASE_ERROR {163.698} CONFIG.CLKOUT2_JITTER {299.292} CONFIG.CLKOUT2_PHASE_ERROR {163.698}] [get_ips PLL]
generate_target all [get_files  E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/PLL/PLL.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'PLL'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'PLL'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'PLL'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'PLL'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'PLL'...
catch { config_ip_cache -export [get_ips -all PLL] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP PLL, cache-ID = 8c1cfe553326e088; cache size = 29.302 MB.
export_ip_user_files -of_objects [get_files E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/PLL/PLL.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/PLL/PLL.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/PLL/PLL.xci'
export_simulation -of_objects [get_files E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/PLL/PLL.xci] -directory E:/VMshare/e203/script/jichuang/jichuang.ip_user_files/sim_scripts -ip_user_files_dir E:/VMshare/e203/script/jichuang/jichuang.ip_user_files -ipstatic_source_dir E:/VMshare/e203/script/jichuang/jichuang.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/VMshare/e203/script/jichuang/jichuang.cache/compile_simlib/modelsim} {questa=E:/VMshare/e203/script/jichuang/jichuang.cache/compile_simlib/questa} {riviera=E:/VMshare/e203/script/jichuang/jichuang.cache/compile_simlib/riviera} {activehdl=E:/VMshare/e203/script/jichuang/jichuang.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/wr_fifo/wr_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/div_gen_0/div_gen_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/PLL/PLL.xci' is already up-to-date
[Sun May 28 23:50:16 2023] Launched synth_1...
Run output will be captured here: E:/VMshare/e203/script/jichuang/jichuang.runs/synth_1/runme.log
[Sun May 28 23:50:16 2023] Launched impl_1...
Run output will be captured here: E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/runme.log
reset_run synth_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 29 00:04:33 2023...
