[VHDL-AMS Entity]
NAME = via_cap_gen
SOURCE = C:\PROGRA~2\VIADES~1\ViaDesignerPkg\hdl\VIADESIGNER_PLATFORM.VHD
LINE = 644
[Generics]
(c real)
(w real)
(l real)
[Ports]
(PORT TERMINAL io1 NO-MODE electrical)
(PORT TERMINAL io2 NO-MODE electrical)
[VHDL-AMS Architecture]
NAME = ideal
SOURCE = C:\PROGRA~2\VIADES~1\ViaDesignerPkg\hdl\VIADESIGNER_PLATFORM.VHD
LINE = 649
[Declarations]
(QUANTITY vcap)
(QUANTITY icap)

