
libertyMestre.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006f20  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000690  08007030  08007030  00017030  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080076c0  080076c0  0002004c  2**0
                  CONTENTS
  4 .ARM          00000000  080076c0  080076c0  0002004c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080076c0  080076c0  0002004c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080076c0  080076c0  000176c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080076c4  080076c4  000176c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000004c  20000000  080076c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002b08  2000004c  08007714  0002004c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002b54  08007714  00022b54  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b06f  00000000  00000000  00020075  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003502  00000000  00000000  0003b0e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001770  00000000  00000000  0003e5e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001620  00000000  00000000  0003fd58  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00004114  00000000  00000000  00041378  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001224c  00000000  00000000  0004548c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000999ef  00000000  00000000  000576d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f10c7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000063d4  00000000  00000000  000f1144  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000004c 	.word	0x2000004c
 800012c:	00000000 	.word	0x00000000
 8000130:	08007018 	.word	0x08007018

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000050 	.word	0x20000050
 800014c:	08007018 	.word	0x08007018

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000160:	b590      	push	{r4, r7, lr}
 8000162:	b087      	sub	sp, #28
 8000164:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint8_t i;
	uint8_t memsize[2][8] = {{2,2,2,2,2,2,2,2},{2,2,2,2,2,2,2,2}};
 8000166:	4b1e      	ldr	r3, [pc, #120]	; (80001e0 <main+0x80>)
 8000168:	1d3c      	adds	r4, r7, #4
 800016a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800016c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000170:	f002 fd9a 	bl	8002ca8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000174:	f000 f844 	bl	8000200 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000178:	f000 f8e8 	bl	800034c <MX_GPIO_Init>
  MX_SPI2_Init();
 800017c:	f000 f8b0 	bl	80002e0 <MX_SPI2_Init>
  MX_I2C2_Init();
 8000180:	f000 f880 	bl	8000284 <MX_I2C2_Init>
  ////////////////////////////////////////////////////////////////////////////////////////////////////
     // First of all, Should register SPI callback functions implemented by user for accessing WIZCHIP //
     ////////////////////////////////////////////////////////////////////////////////////////////////////

     /* Chip selection call back */
  	reg_wizchip_cs_cbfunc(wizchip_select, wizchip_deselect);
 8000184:	4917      	ldr	r1, [pc, #92]	; (80001e4 <main+0x84>)
 8000186:	4818      	ldr	r0, [pc, #96]	; (80001e8 <main+0x88>)
 8000188:	f002 f8b0 	bl	80022ec <reg_wizchip_cs_cbfunc>

  	 /* SPI Read & Write callback function */
  	reg_wizchip_spi_cbfunc(wizchip_read, wizchip_write);
 800018c:	4917      	ldr	r1, [pc, #92]	; (80001ec <main+0x8c>)
 800018e:	4818      	ldr	r0, [pc, #96]	; (80001f0 <main+0x90>)
 8000190:	f002 f8d0 	bl	8002334 <reg_wizchip_spi_cbfunc>

  	////////////////////////////////////////////////////////////////////////
  	/* WIZCHIP SOCKET Buffer initialize */
  	if(ctlwizchip(CW_INIT_WIZCHIP,(void*)memsize) == -1)
 8000194:	1d3b      	adds	r3, r7, #4
 8000196:	4619      	mov	r1, r3
 8000198:	2001      	movs	r0, #1
 800019a:	f002 f8f5 	bl	8002388 <ctlwizchip>
 800019e:	4603      	mov	r3, r0
 80001a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80001a4:	d100      	bne.n	80001a8 <main+0x48>
  	{
  	   //init fail
  	   while(1);
 80001a6:	e7fe      	b.n	80001a6 <main+0x46>
  	}

  	/* Network initialization */
  	network_init();
 80001a8:	f000 f9d6 	bl	8000558 <network_init>

  	//all connections inactive
  	for(i=0;i<_WIZCHIP_SOCK_NUM_;i++)
 80001ac:	2300      	movs	r3, #0
 80001ae:	75fb      	strb	r3, [r7, #23]
 80001b0:	e006      	b.n	80001c0 <main+0x60>
  	HTTP_reset(i);
 80001b2:	7dfb      	ldrb	r3, [r7, #23]
 80001b4:	4618      	mov	r0, r3
 80001b6:	f000 f9e1 	bl	800057c <HTTP_reset>
  	for(i=0;i<_WIZCHIP_SOCK_NUM_;i++)
 80001ba:	7dfb      	ldrb	r3, [r7, #23]
 80001bc:	3301      	adds	r3, #1
 80001be:	75fb      	strb	r3, [r7, #23]
 80001c0:	7dfb      	ldrb	r3, [r7, #23]
 80001c2:	2b07      	cmp	r3, #7
 80001c4:	d9f5      	bls.n	80001b2 <main+0x52>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80001c6:	f004 fa8d 	bl	80046e4 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of ethernetTask */
  ethernetTaskHandle = osThreadNew(StartEthernet, NULL, &ethernetTask_attributes);
 80001ca:	4a0a      	ldr	r2, [pc, #40]	; (80001f4 <main+0x94>)
 80001cc:	2100      	movs	r1, #0
 80001ce:	480a      	ldr	r0, [pc, #40]	; (80001f8 <main+0x98>)
 80001d0:	f004 faee 	bl	80047b0 <osThreadNew>
 80001d4:	4602      	mov	r2, r0
 80001d6:	4b09      	ldr	r3, [pc, #36]	; (80001fc <main+0x9c>)
 80001d8:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80001da:	f004 fab5 	bl	8004748 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001de:	e7fe      	b.n	80001de <main+0x7e>
 80001e0:	08007040 	.word	0x08007040
 80001e4:	08000515 	.word	0x08000515
 80001e8:	080004fd 	.word	0x080004fd
 80001ec:	0800052d 	.word	0x0800052d
 80001f0:	08000547 	.word	0x08000547
 80001f4:	08007684 	.word	0x08007684
 80001f8:	080012d9 	.word	0x080012d9
 80001fc:	20002aa4 	.word	0x20002aa4

08000200 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000200:	b580      	push	{r7, lr}
 8000202:	b090      	sub	sp, #64	; 0x40
 8000204:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000206:	f107 0318 	add.w	r3, r7, #24
 800020a:	2228      	movs	r2, #40	; 0x28
 800020c:	2100      	movs	r1, #0
 800020e:	4618      	mov	r0, r3
 8000210:	f006 feda 	bl	8006fc8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000214:	1d3b      	adds	r3, r7, #4
 8000216:	2200      	movs	r2, #0
 8000218:	601a      	str	r2, [r3, #0]
 800021a:	605a      	str	r2, [r3, #4]
 800021c:	609a      	str	r2, [r3, #8]
 800021e:	60da      	str	r2, [r3, #12]
 8000220:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000222:	2302      	movs	r3, #2
 8000224:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000226:	2301      	movs	r3, #1
 8000228:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800022a:	2310      	movs	r3, #16
 800022c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800022e:	2302      	movs	r3, #2
 8000230:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000232:	2300      	movs	r3, #0
 8000234:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000236:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 800023a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800023c:	f107 0318 	add.w	r3, r7, #24
 8000240:	4618      	mov	r0, r3
 8000242:	f003 f8ed 	bl	8003420 <HAL_RCC_OscConfig>
 8000246:	4603      	mov	r3, r0
 8000248:	2b00      	cmp	r3, #0
 800024a:	d001      	beq.n	8000250 <SystemClock_Config+0x50>
  {
    Error_Handler();
 800024c:	f001 f87c 	bl	8001348 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000250:	230f      	movs	r3, #15
 8000252:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000254:	2302      	movs	r3, #2
 8000256:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000258:	2300      	movs	r3, #0
 800025a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800025c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000260:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000262:	2300      	movs	r3, #0
 8000264:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000266:	1d3b      	adds	r3, r7, #4
 8000268:	2102      	movs	r1, #2
 800026a:	4618      	mov	r0, r3
 800026c:	f003 fb58 	bl	8003920 <HAL_RCC_ClockConfig>
 8000270:	4603      	mov	r3, r0
 8000272:	2b00      	cmp	r3, #0
 8000274:	d001      	beq.n	800027a <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000276:	f001 f867 	bl	8001348 <Error_Handler>
  }
}
 800027a:	bf00      	nop
 800027c:	3740      	adds	r7, #64	; 0x40
 800027e:	46bd      	mov	sp, r7
 8000280:	bd80      	pop	{r7, pc}
	...

08000284 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000284:	b580      	push	{r7, lr}
 8000286:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000288:	4b12      	ldr	r3, [pc, #72]	; (80002d4 <MX_I2C2_Init+0x50>)
 800028a:	4a13      	ldr	r2, [pc, #76]	; (80002d8 <MX_I2C2_Init+0x54>)
 800028c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800028e:	4b11      	ldr	r3, [pc, #68]	; (80002d4 <MX_I2C2_Init+0x50>)
 8000290:	4a12      	ldr	r2, [pc, #72]	; (80002dc <MX_I2C2_Init+0x58>)
 8000292:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000294:	4b0f      	ldr	r3, [pc, #60]	; (80002d4 <MX_I2C2_Init+0x50>)
 8000296:	2200      	movs	r2, #0
 8000298:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800029a:	4b0e      	ldr	r3, [pc, #56]	; (80002d4 <MX_I2C2_Init+0x50>)
 800029c:	2200      	movs	r2, #0
 800029e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80002a0:	4b0c      	ldr	r3, [pc, #48]	; (80002d4 <MX_I2C2_Init+0x50>)
 80002a2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80002a6:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80002a8:	4b0a      	ldr	r3, [pc, #40]	; (80002d4 <MX_I2C2_Init+0x50>)
 80002aa:	2200      	movs	r2, #0
 80002ac:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80002ae:	4b09      	ldr	r3, [pc, #36]	; (80002d4 <MX_I2C2_Init+0x50>)
 80002b0:	2200      	movs	r2, #0
 80002b2:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80002b4:	4b07      	ldr	r3, [pc, #28]	; (80002d4 <MX_I2C2_Init+0x50>)
 80002b6:	2200      	movs	r2, #0
 80002b8:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80002ba:	4b06      	ldr	r3, [pc, #24]	; (80002d4 <MX_I2C2_Init+0x50>)
 80002bc:	2200      	movs	r2, #0
 80002be:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80002c0:	4804      	ldr	r0, [pc, #16]	; (80002d4 <MX_I2C2_Init+0x50>)
 80002c2:	f002 ff75 	bl	80031b0 <HAL_I2C_Init>
 80002c6:	4603      	mov	r3, r0
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d001      	beq.n	80002d0 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80002cc:	f001 f83c 	bl	8001348 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80002d0:	bf00      	nop
 80002d2:	bd80      	pop	{r7, pc}
 80002d4:	20001a28 	.word	0x20001a28
 80002d8:	40005800 	.word	0x40005800
 80002dc:	000186a0 	.word	0x000186a0

080002e0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80002e0:	b580      	push	{r7, lr}
 80002e2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80002e4:	4b17      	ldr	r3, [pc, #92]	; (8000344 <MX_SPI2_Init+0x64>)
 80002e6:	4a18      	ldr	r2, [pc, #96]	; (8000348 <MX_SPI2_Init+0x68>)
 80002e8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80002ea:	4b16      	ldr	r3, [pc, #88]	; (8000344 <MX_SPI2_Init+0x64>)
 80002ec:	f44f 7282 	mov.w	r2, #260	; 0x104
 80002f0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80002f2:	4b14      	ldr	r3, [pc, #80]	; (8000344 <MX_SPI2_Init+0x64>)
 80002f4:	2200      	movs	r2, #0
 80002f6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80002f8:	4b12      	ldr	r3, [pc, #72]	; (8000344 <MX_SPI2_Init+0x64>)
 80002fa:	2200      	movs	r2, #0
 80002fc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80002fe:	4b11      	ldr	r3, [pc, #68]	; (8000344 <MX_SPI2_Init+0x64>)
 8000300:	2200      	movs	r2, #0
 8000302:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000304:	4b0f      	ldr	r3, [pc, #60]	; (8000344 <MX_SPI2_Init+0x64>)
 8000306:	2200      	movs	r2, #0
 8000308:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800030a:	4b0e      	ldr	r3, [pc, #56]	; (8000344 <MX_SPI2_Init+0x64>)
 800030c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000310:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000312:	4b0c      	ldr	r3, [pc, #48]	; (8000344 <MX_SPI2_Init+0x64>)
 8000314:	2218      	movs	r2, #24
 8000316:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000318:	4b0a      	ldr	r3, [pc, #40]	; (8000344 <MX_SPI2_Init+0x64>)
 800031a:	2200      	movs	r2, #0
 800031c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800031e:	4b09      	ldr	r3, [pc, #36]	; (8000344 <MX_SPI2_Init+0x64>)
 8000320:	2200      	movs	r2, #0
 8000322:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000324:	4b07      	ldr	r3, [pc, #28]	; (8000344 <MX_SPI2_Init+0x64>)
 8000326:	2200      	movs	r2, #0
 8000328:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800032a:	4b06      	ldr	r3, [pc, #24]	; (8000344 <MX_SPI2_Init+0x64>)
 800032c:	220a      	movs	r2, #10
 800032e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000330:	4804      	ldr	r0, [pc, #16]	; (8000344 <MX_SPI2_Init+0x64>)
 8000332:	f003 fcc1 	bl	8003cb8 <HAL_SPI_Init>
 8000336:	4603      	mov	r3, r0
 8000338:	2b00      	cmp	r3, #0
 800033a:	d001      	beq.n	8000340 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800033c:	f001 f804 	bl	8001348 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000340:	bf00      	nop
 8000342:	bd80      	pop	{r7, pc}
 8000344:	20001994 	.word	0x20001994
 8000348:	40003800 	.word	0x40003800

0800034c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800034c:	b580      	push	{r7, lr}
 800034e:	b08a      	sub	sp, #40	; 0x28
 8000350:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000352:	f107 0314 	add.w	r3, r7, #20
 8000356:	2200      	movs	r2, #0
 8000358:	601a      	str	r2, [r3, #0]
 800035a:	605a      	str	r2, [r3, #4]
 800035c:	609a      	str	r2, [r3, #8]
 800035e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000360:	4b55      	ldr	r3, [pc, #340]	; (80004b8 <MX_GPIO_Init+0x16c>)
 8000362:	699b      	ldr	r3, [r3, #24]
 8000364:	4a54      	ldr	r2, [pc, #336]	; (80004b8 <MX_GPIO_Init+0x16c>)
 8000366:	f043 0310 	orr.w	r3, r3, #16
 800036a:	6193      	str	r3, [r2, #24]
 800036c:	4b52      	ldr	r3, [pc, #328]	; (80004b8 <MX_GPIO_Init+0x16c>)
 800036e:	699b      	ldr	r3, [r3, #24]
 8000370:	f003 0310 	and.w	r3, r3, #16
 8000374:	613b      	str	r3, [r7, #16]
 8000376:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000378:	4b4f      	ldr	r3, [pc, #316]	; (80004b8 <MX_GPIO_Init+0x16c>)
 800037a:	699b      	ldr	r3, [r3, #24]
 800037c:	4a4e      	ldr	r2, [pc, #312]	; (80004b8 <MX_GPIO_Init+0x16c>)
 800037e:	f043 0320 	orr.w	r3, r3, #32
 8000382:	6193      	str	r3, [r2, #24]
 8000384:	4b4c      	ldr	r3, [pc, #304]	; (80004b8 <MX_GPIO_Init+0x16c>)
 8000386:	699b      	ldr	r3, [r3, #24]
 8000388:	f003 0320 	and.w	r3, r3, #32
 800038c:	60fb      	str	r3, [r7, #12]
 800038e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000390:	4b49      	ldr	r3, [pc, #292]	; (80004b8 <MX_GPIO_Init+0x16c>)
 8000392:	699b      	ldr	r3, [r3, #24]
 8000394:	4a48      	ldr	r2, [pc, #288]	; (80004b8 <MX_GPIO_Init+0x16c>)
 8000396:	f043 0304 	orr.w	r3, r3, #4
 800039a:	6193      	str	r3, [r2, #24]
 800039c:	4b46      	ldr	r3, [pc, #280]	; (80004b8 <MX_GPIO_Init+0x16c>)
 800039e:	699b      	ldr	r3, [r3, #24]
 80003a0:	f003 0304 	and.w	r3, r3, #4
 80003a4:	60bb      	str	r3, [r7, #8]
 80003a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003a8:	4b43      	ldr	r3, [pc, #268]	; (80004b8 <MX_GPIO_Init+0x16c>)
 80003aa:	699b      	ldr	r3, [r3, #24]
 80003ac:	4a42      	ldr	r2, [pc, #264]	; (80004b8 <MX_GPIO_Init+0x16c>)
 80003ae:	f043 0308 	orr.w	r3, r3, #8
 80003b2:	6193      	str	r3, [r2, #24]
 80003b4:	4b40      	ldr	r3, [pc, #256]	; (80004b8 <MX_GPIO_Init+0x16c>)
 80003b6:	699b      	ldr	r3, [r3, #24]
 80003b8:	f003 0308 	and.w	r3, r3, #8
 80003bc:	607b      	str	r3, [r7, #4]
 80003be:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, OUT1_OP9_Pin|OUT1_OP10_Pin, GPIO_PIN_RESET);
 80003c0:	2200      	movs	r2, #0
 80003c2:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 80003c6:	483d      	ldr	r0, [pc, #244]	; (80004bc <MX_GPIO_Init+0x170>)
 80003c8:	f002 feda 	bl	8003180 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ON_LED1_GPIO_Port, ON_LED1_Pin, GPIO_PIN_RESET);
 80003cc:	2200      	movs	r2, #0
 80003ce:	2102      	movs	r1, #2
 80003d0:	483b      	ldr	r0, [pc, #236]	; (80004c0 <MX_GPIO_Init+0x174>)
 80003d2:	f002 fed5 	bl	8003180 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ON_BUZZ_Pin|GPIO_W5500_CS_Pin, GPIO_PIN_RESET);
 80003d6:	2200      	movs	r2, #0
 80003d8:	f241 0101 	movw	r1, #4097	; 0x1001
 80003dc:	4839      	ldr	r0, [pc, #228]	; (80004c4 <MX_GPIO_Init+0x178>)
 80003de:	f002 fecf 	bl	8003180 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Rst_GPIO_Port, Rst_Pin, GPIO_PIN_SET);
 80003e2:	2201      	movs	r2, #1
 80003e4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80003e8:	4837      	ldr	r0, [pc, #220]	; (80004c8 <MX_GPIO_Init+0x17c>)
 80003ea:	f002 fec9 	bl	8003180 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OUT1_OP9_Pin OUT1_OP10_Pin */
  GPIO_InitStruct.Pin = OUT1_OP9_Pin|OUT1_OP10_Pin;
 80003ee:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 80003f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003f4:	2301      	movs	r3, #1
 80003f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003f8:	2300      	movs	r3, #0
 80003fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003fc:	2302      	movs	r3, #2
 80003fe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000400:	f107 0314 	add.w	r3, r7, #20
 8000404:	4619      	mov	r1, r3
 8000406:	482d      	ldr	r0, [pc, #180]	; (80004bc <MX_GPIO_Init+0x170>)
 8000408:	f002 fd60 	bl	8002ecc <HAL_GPIO_Init>

  /*Configure GPIO pin : ON_LED1_Pin */
  GPIO_InitStruct.Pin = ON_LED1_Pin;
 800040c:	2302      	movs	r3, #2
 800040e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000410:	2301      	movs	r3, #1
 8000412:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000414:	2300      	movs	r3, #0
 8000416:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000418:	2302      	movs	r3, #2
 800041a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ON_LED1_GPIO_Port, &GPIO_InitStruct);
 800041c:	f107 0314 	add.w	r3, r7, #20
 8000420:	4619      	mov	r1, r3
 8000422:	4827      	ldr	r0, [pc, #156]	; (80004c0 <MX_GPIO_Init+0x174>)
 8000424:	f002 fd52 	bl	8002ecc <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT1_OP4_Pin OUT1_OP3_Pin OUT1_OP2_Pin OUT1_OP1_Pin
                           OUT1_OP8_Pin OUT1_OP7_Pin OUT1_OP6_Pin OUT1_OP5_Pin */
  GPIO_InitStruct.Pin = OUT1_OP4_Pin|OUT1_OP3_Pin|OUT1_OP2_Pin|OUT1_OP1_Pin
 8000428:	23ff      	movs	r3, #255	; 0xff
 800042a:	617b      	str	r3, [r7, #20]
                          |OUT1_OP8_Pin|OUT1_OP7_Pin|OUT1_OP6_Pin|OUT1_OP5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800042c:	2300      	movs	r3, #0
 800042e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000430:	2300      	movs	r3, #0
 8000432:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000434:	f107 0314 	add.w	r3, r7, #20
 8000438:	4619      	mov	r1, r3
 800043a:	4823      	ldr	r0, [pc, #140]	; (80004c8 <MX_GPIO_Init+0x17c>)
 800043c:	f002 fd46 	bl	8002ecc <HAL_GPIO_Init>

  /*Configure GPIO pins : ON_BUZZ_Pin GPIO_W5500_CS_Pin */
  GPIO_InitStruct.Pin = ON_BUZZ_Pin|GPIO_W5500_CS_Pin;
 8000440:	f241 0301 	movw	r3, #4097	; 0x1001
 8000444:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000446:	2301      	movs	r3, #1
 8000448:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800044a:	2300      	movs	r3, #0
 800044c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800044e:	2302      	movs	r3, #2
 8000450:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000452:	f107 0314 	add.w	r3, r7, #20
 8000456:	4619      	mov	r1, r3
 8000458:	481a      	ldr	r0, [pc, #104]	; (80004c4 <MX_GPIO_Init+0x178>)
 800045a:	f002 fd37 	bl	8002ecc <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT1_OP12_Pin OUT1_OP11_Pin OUT1_OP15_Pin OUT1_OP16_Pin
                           OUT1_OP14_Pin OUT1_OP13_Pin */
  GPIO_InitStruct.Pin = OUT1_OP12_Pin|OUT1_OP11_Pin|OUT1_OP15_Pin|OUT1_OP16_Pin
 800045e:	237e      	movs	r3, #126	; 0x7e
 8000460:	617b      	str	r3, [r7, #20]
                          |OUT1_OP14_Pin|OUT1_OP13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000462:	2300      	movs	r3, #0
 8000464:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000466:	2300      	movs	r3, #0
 8000468:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800046a:	f107 0314 	add.w	r3, r7, #20
 800046e:	4619      	mov	r1, r3
 8000470:	4814      	ldr	r0, [pc, #80]	; (80004c4 <MX_GPIO_Init+0x178>)
 8000472:	f002 fd2b 	bl	8002ecc <HAL_GPIO_Init>

  /*Configure GPIO pin : Rst_Pin */
  GPIO_InitStruct.Pin = Rst_Pin;
 8000476:	f44f 7380 	mov.w	r3, #256	; 0x100
 800047a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800047c:	2301      	movs	r3, #1
 800047e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000480:	2301      	movs	r3, #1
 8000482:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000484:	2302      	movs	r3, #2
 8000486:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Rst_GPIO_Port, &GPIO_InitStruct);
 8000488:	f107 0314 	add.w	r3, r7, #20
 800048c:	4619      	mov	r1, r3
 800048e:	480e      	ldr	r0, [pc, #56]	; (80004c8 <MX_GPIO_Init+0x17c>)
 8000490:	f002 fd1c 	bl	8002ecc <HAL_GPIO_Init>

  /*Configure peripheral I/O remapping */
  __HAL_AFIO_REMAP_PD01_ENABLE();
 8000494:	4b0d      	ldr	r3, [pc, #52]	; (80004cc <MX_GPIO_Init+0x180>)
 8000496:	685b      	ldr	r3, [r3, #4]
 8000498:	627b      	str	r3, [r7, #36]	; 0x24
 800049a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800049c:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80004a0:	627b      	str	r3, [r7, #36]	; 0x24
 80004a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004a4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80004a8:	627b      	str	r3, [r7, #36]	; 0x24
 80004aa:	4a08      	ldr	r2, [pc, #32]	; (80004cc <MX_GPIO_Init+0x180>)
 80004ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004ae:	6053      	str	r3, [r2, #4]

}
 80004b0:	bf00      	nop
 80004b2:	3728      	adds	r7, #40	; 0x28
 80004b4:	46bd      	mov	sp, r7
 80004b6:	bd80      	pop	{r7, pc}
 80004b8:	40021000 	.word	0x40021000
 80004bc:	40011000 	.word	0x40011000
 80004c0:	40011400 	.word	0x40011400
 80004c4:	40010c00 	.word	0x40010c00
 80004c8:	40010800 	.word	0x40010800
 80004cc:	40010000 	.word	0x40010000

080004d0 <W5500_rxtx>:

/* USER CODE BEGIN 4 */
uint8_t W5500_rxtx(uint8_t data)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b086      	sub	sp, #24
 80004d4:	af02      	add	r7, sp, #8
 80004d6:	4603      	mov	r3, r0
 80004d8:	71fb      	strb	r3, [r7, #7]
	uint8_t rxdata;

	HAL_SPI_TransmitReceive(&hspi2, &data, &rxdata, 1, 50);
 80004da:	f107 020f 	add.w	r2, r7, #15
 80004de:	1df9      	adds	r1, r7, #7
 80004e0:	2332      	movs	r3, #50	; 0x32
 80004e2:	9300      	str	r3, [sp, #0]
 80004e4:	2301      	movs	r3, #1
 80004e6:	4804      	ldr	r0, [pc, #16]	; (80004f8 <W5500_rxtx+0x28>)
 80004e8:	f003 fc6a 	bl	8003dc0 <HAL_SPI_TransmitReceive>

	return (rxdata);
 80004ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80004ee:	4618      	mov	r0, r3
 80004f0:	3710      	adds	r7, #16
 80004f2:	46bd      	mov	sp, r7
 80004f4:	bd80      	pop	{r7, pc}
 80004f6:	bf00      	nop
 80004f8:	20001994 	.word	0x20001994

080004fc <wizchip_select>:
/////////////////////////////////////////////////////////////////
// SPI Callback function for accessing WIZCHIP                 //
// WIZCHIP user should implement with your host spi peripheral //
/////////////////////////////////////////////////////////////////
void  wizchip_select(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
	W5500_select();
 8000500:	2200      	movs	r2, #0
 8000502:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000506:	4802      	ldr	r0, [pc, #8]	; (8000510 <wizchip_select+0x14>)
 8000508:	f002 fe3a 	bl	8003180 <HAL_GPIO_WritePin>
}
 800050c:	bf00      	nop
 800050e:	bd80      	pop	{r7, pc}
 8000510:	40010c00 	.word	0x40010c00

08000514 <wizchip_deselect>:

void  wizchip_deselect(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	af00      	add	r7, sp, #0
	W5500_release();
 8000518:	2201      	movs	r2, #1
 800051a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800051e:	4802      	ldr	r0, [pc, #8]	; (8000528 <wizchip_deselect+0x14>)
 8000520:	f002 fe2e 	bl	8003180 <HAL_GPIO_WritePin>
}
 8000524:	bf00      	nop
 8000526:	bd80      	pop	{r7, pc}
 8000528:	40010c00 	.word	0x40010c00

0800052c <wizchip_write>:

void  wizchip_write(uint8_t wb)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b082      	sub	sp, #8
 8000530:	af00      	add	r7, sp, #0
 8000532:	4603      	mov	r3, r0
 8000534:	71fb      	strb	r3, [r7, #7]
	W5500_tx(wb);
 8000536:	79fb      	ldrb	r3, [r7, #7]
 8000538:	4618      	mov	r0, r3
 800053a:	f7ff ffc9 	bl	80004d0 <W5500_rxtx>
}
 800053e:	bf00      	nop
 8000540:	3708      	adds	r7, #8
 8000542:	46bd      	mov	sp, r7
 8000544:	bd80      	pop	{r7, pc}

08000546 <wizchip_read>:

uint8_t wizchip_read()
{
 8000546:	b580      	push	{r7, lr}
 8000548:	af00      	add	r7, sp, #0
   return W5500_rx();
 800054a:	20ff      	movs	r0, #255	; 0xff
 800054c:	f7ff ffc0 	bl	80004d0 <W5500_rxtx>
 8000550:	4603      	mov	r3, r0
}
 8000552:	4618      	mov	r0, r3
 8000554:	bd80      	pop	{r7, pc}
	...

08000558 <network_init>:

/////////////////////////////////////////////////////////////
// Intialize the network information to be used in WIZCHIP //
/////////////////////////////////////////////////////////////
void network_init(void)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b082      	sub	sp, #8
 800055c:	af00      	add	r7, sp, #0
   uint8_t tmpstr[6];

	ctlnetwork(CN_SET_NETINFO, (void*)&gWIZNETINFO);
 800055e:	4906      	ldr	r1, [pc, #24]	; (8000578 <network_init+0x20>)
 8000560:	2000      	movs	r0, #0
 8000562:	f001 ffef 	bl	8002544 <ctlnetwork>

	ctlwizchip(CW_GET_ID,(void*)tmpstr);
 8000566:	463b      	mov	r3, r7
 8000568:	4619      	mov	r1, r3
 800056a:	2008      	movs	r0, #8
 800056c:	f001 ff0c 	bl	8002388 <ctlwizchip>
}
 8000570:	bf00      	nop
 8000572:	3708      	adds	r7, #8
 8000574:	46bd      	mov	sp, r7
 8000576:	bd80      	pop	{r7, pc}
 8000578:	20000000 	.word	0x20000000

0800057c <HTTP_reset>:
#define len(some) (sizeof(some)/sizeof(some[0]))

//http server

void HTTP_reset(uint8_t sockn)
{
 800057c:	b480      	push	{r7}
 800057e:	b083      	sub	sp, #12
 8000580:	af00      	add	r7, sp, #0
 8000582:	4603      	mov	r3, r0
 8000584:	71fb      	strb	r3, [r7, #7]
    sentsize[sockn]=0;
 8000586:	79fb      	ldrb	r3, [r7, #7]
 8000588:	4a06      	ldr	r2, [pc, #24]	; (80005a4 <HTTP_reset+0x28>)
 800058a:	2100      	movs	r1, #0
 800058c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	http_state[sockn]=HTTP_IDLE;
 8000590:	79fb      	ldrb	r3, [r7, #7]
 8000592:	4a05      	ldr	r2, [pc, #20]	; (80005a8 <HTTP_reset+0x2c>)
 8000594:	2100      	movs	r1, #0
 8000596:	54d1      	strb	r1, [r2, r3]
}
 8000598:	bf00      	nop
 800059a:	370c      	adds	r7, #12
 800059c:	46bd      	mov	sp, r7
 800059e:	bc80      	pop	{r7}
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop
 80005a4:	20002aa8 	.word	0x20002aa8
 80005a8:	20001a9c 	.word	0x20001a9c

080005ac <tcp_http_mt>:

int32_t tcp_http_mt(uint8_t sn, uint8_t* buf, uint16_t port)
{
 80005ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005ae:	b089      	sub	sp, #36	; 0x24
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	4603      	mov	r3, r0
 80005b4:	6039      	str	r1, [r7, #0]
 80005b6:	71fb      	strb	r3, [r7, #7]
 80005b8:	4613      	mov	r3, r2
 80005ba:	80bb      	strh	r3, [r7, #4]
   int32_t ret;
   uint32_t size = 0;
 80005bc:	2300      	movs	r3, #0
 80005be:	61fb      	str	r3, [r7, #28]
   uint8_t flagHtmlGen = 0;
 80005c0:	2300      	movs	r3, #0
 80005c2:	76fb      	strb	r3, [r7, #27]
   char *url,*p;
   uint16_t blocklen=0;
 80005c4:	2300      	movs	r3, #0
 80005c6:	833b      	strh	r3, [r7, #24]

   switch(getSn_SR(sn))
 80005c8:	79fb      	ldrb	r3, [r7, #7]
 80005ca:	009b      	lsls	r3, r3, #2
 80005cc:	3301      	adds	r3, #1
 80005ce:	00db      	lsls	r3, r3, #3
 80005d0:	f503 7340 	add.w	r3, r3, #768	; 0x300
 80005d4:	4618      	mov	r0, r3
 80005d6:	f001 fc05 	bl	8001de4 <WIZCHIP_READ>
 80005da:	4603      	mov	r3, r0
 80005dc:	2b1c      	cmp	r3, #28
 80005de:	f200 864f 	bhi.w	8001280 <tcp_http_mt+0xcd4>
 80005e2:	a201      	add	r2, pc, #4	; (adr r2, 80005e8 <tcp_http_mt+0x3c>)
 80005e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005e8:	0800125d 	.word	0x0800125d
 80005ec:	08001281 	.word	0x08001281
 80005f0:	08001281 	.word	0x08001281
 80005f4:	08001281 	.word	0x08001281
 80005f8:	08001281 	.word	0x08001281
 80005fc:	08001281 	.word	0x08001281
 8000600:	08001281 	.word	0x08001281
 8000604:	08001281 	.word	0x08001281
 8000608:	08001281 	.word	0x08001281
 800060c:	08001281 	.word	0x08001281
 8000610:	08001281 	.word	0x08001281
 8000614:	08001281 	.word	0x08001281
 8000618:	08001281 	.word	0x08001281
 800061c:	08001281 	.word	0x08001281
 8000620:	08001281 	.word	0x08001281
 8000624:	08001281 	.word	0x08001281
 8000628:	08001281 	.word	0x08001281
 800062c:	08001281 	.word	0x08001281
 8000630:	08001281 	.word	0x08001281
 8000634:	0800123f 	.word	0x0800123f
 8000638:	08001281 	.word	0x08001281
 800063c:	08001281 	.word	0x08001281
 8000640:	08001281 	.word	0x08001281
 8000644:	0800065d 	.word	0x0800065d
 8000648:	08001281 	.word	0x08001281
 800064c:	08001281 	.word	0x08001281
 8000650:	08001281 	.word	0x08001281
 8000654:	08001281 	.word	0x08001281
 8000658:	08001221 	.word	0x08001221
   {
      case SOCK_ESTABLISHED :

         if(getSn_IR(sn) & Sn_IR_CON)
 800065c:	79fb      	ldrb	r3, [r7, #7]
 800065e:	009b      	lsls	r3, r3, #2
 8000660:	3301      	adds	r3, #1
 8000662:	00db      	lsls	r3, r3, #3
 8000664:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000668:	4618      	mov	r0, r3
 800066a:	f001 fbbb 	bl	8001de4 <WIZCHIP_READ>
 800066e:	4603      	mov	r3, r0
 8000670:	f003 0301 	and.w	r3, r3, #1
 8000674:	2b00      	cmp	r3, #0
 8000676:	d009      	beq.n	800068c <tcp_http_mt+0xe0>
         {
            setSn_IR(sn,Sn_IR_CON);
 8000678:	79fb      	ldrb	r3, [r7, #7]
 800067a:	009b      	lsls	r3, r3, #2
 800067c:	3301      	adds	r3, #1
 800067e:	00db      	lsls	r3, r3, #3
 8000680:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000684:	2101      	movs	r1, #1
 8000686:	4618      	mov	r0, r3
 8000688:	f001 fbdc 	bl	8001e44 <WIZCHIP_WRITE>
         }

         if((size = getSn_RX_RSR(sn)) > 0)
 800068c:	79fb      	ldrb	r3, [r7, #7]
 800068e:	4618      	mov	r0, r3
 8000690:	f001 fce5 	bl	800205e <getSn_RX_RSR>
 8000694:	4603      	mov	r3, r0
 8000696:	61fb      	str	r3, [r7, #28]
 8000698:	69fb      	ldr	r3, [r7, #28]
 800069a:	2b00      	cmp	r3, #0
 800069c:	f000 85f5 	beq.w	800128a <tcp_http_mt+0xcde>
         {
            if(size > DATA_BUF_SIZE) size = DATA_BUF_SIZE;
 80006a0:	69fb      	ldr	r3, [r7, #28]
 80006a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80006a6:	d902      	bls.n	80006ae <tcp_http_mt+0x102>
 80006a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006ac:	61fb      	str	r3, [r7, #28]
            ret = recv(sn,buf,size);
 80006ae:	69fb      	ldr	r3, [r7, #28]
 80006b0:	b29a      	uxth	r2, r3
 80006b2:	79fb      	ldrb	r3, [r7, #7]
 80006b4:	6839      	ldr	r1, [r7, #0]
 80006b6:	4618      	mov	r0, r3
 80006b8:	f001 fade 	bl	8001c78 <recv>
 80006bc:	6178      	str	r0, [r7, #20]

            HTTP_reset(sn);
 80006be:	79fb      	ldrb	r3, [r7, #7]
 80006c0:	4618      	mov	r0, r3
 80006c2:	f7ff ff5b 	bl	800057c <HTTP_reset>

            if(ret <= 0)
 80006c6:	697b      	ldr	r3, [r7, #20]
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	dc02      	bgt.n	80006d2 <tcp_http_mt+0x126>
            return ret;
 80006cc:	697b      	ldr	r3, [r7, #20]
 80006ce:	f000 bde4 	b.w	800129a <tcp_http_mt+0xcee>

            url =(char*) buf + 4;
 80006d2:	683b      	ldr	r3, [r7, #0]
 80006d4:	3304      	adds	r3, #4
 80006d6:	613b      	str	r3, [r7, #16]

            if((http_state[sn]==HTTP_IDLE)&&(memcmp(buf, "GET ", 4)==0)&&((p = strchr(url, ' '))))// extract URL from request header
 80006d8:	79fb      	ldrb	r3, [r7, #7]
 80006da:	4aa1      	ldr	r2, [pc, #644]	; (8000960 <tcp_http_mt+0x3b4>)
 80006dc:	5cd3      	ldrb	r3, [r2, r3]
 80006de:	2b00      	cmp	r3, #0
 80006e0:	f040 85d3 	bne.w	800128a <tcp_http_mt+0xcde>
 80006e4:	2204      	movs	r2, #4
 80006e6:	499f      	ldr	r1, [pc, #636]	; (8000964 <tcp_http_mt+0x3b8>)
 80006e8:	6838      	ldr	r0, [r7, #0]
 80006ea:	f006 fc53 	bl	8006f94 <memcmp>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	f040 85ca 	bne.w	800128a <tcp_http_mt+0xcde>
 80006f6:	2120      	movs	r1, #32
 80006f8:	6938      	ldr	r0, [r7, #16]
 80006fa:	f006 fc6d 	bl	8006fd8 <strchr>
 80006fe:	60f8      	str	r0, [r7, #12]
 8000700:	68fb      	ldr	r3, [r7, #12]
 8000702:	2b00      	cmp	r3, #0
 8000704:	f000 85c1 	beq.w	800128a <tcp_http_mt+0xcde>
            {
              *(p++) = 0;//making zeroed url string
 8000708:	68fb      	ldr	r3, [r7, #12]
 800070a:	1c5a      	adds	r2, r3, #1
 800070c:	60fa      	str	r2, [r7, #12]
 800070e:	2200      	movs	r2, #0
 8000710:	701a      	strb	r2, [r3, #0]

				if ((url != NULL)&&(strncmp("/favicon.ico",url,12) != 0))
 8000712:	693b      	ldr	r3, [r7, #16]
 8000714:	2b00      	cmp	r3, #0
 8000716:	f000 8579 	beq.w	800120c <tcp_http_mt+0xc60>
 800071a:	220c      	movs	r2, #12
 800071c:	6939      	ldr	r1, [r7, #16]
 800071e:	4892      	ldr	r0, [pc, #584]	; (8000968 <tcp_http_mt+0x3bc>)
 8000720:	f006 fc67 	bl	8006ff2 <strncmp>
 8000724:	4603      	mov	r3, r0
 8000726:	2b00      	cmp	r3, #0
 8000728:	f000 8570 	beq.w	800120c <tcp_http_mt+0xc60>
				{
					flagHtmlGen = 1;
 800072c:	2301      	movs	r3, #1
 800072e:	76fb      	strb	r3, [r7, #27]

					//Gera��o da HTML
					if(flagHtmlGen == 1)
 8000730:	7efb      	ldrb	r3, [r7, #27]
 8000732:	2b01      	cmp	r3, #1
 8000734:	f040 8573 	bne.w	800121e <tcp_http_mt+0xc72>
					{
						if(strncmp("/rede", url, 6) == 0)
 8000738:	2206      	movs	r2, #6
 800073a:	6939      	ldr	r1, [r7, #16]
 800073c:	488b      	ldr	r0, [pc, #556]	; (800096c <tcp_http_mt+0x3c0>)
 800073e:	f006 fc58 	bl	8006ff2 <strncmp>
 8000742:	4603      	mov	r3, r0
 8000744:	2b00      	cmp	r3, #0
 8000746:	f040 8131 	bne.w	80009ac <tcp_http_mt+0x400>
						{
							strcpy((char*)buf,"HTTP/1.0 200 OK\r\nContent-Type: text/html\r\n\r\n");
 800074a:	683b      	ldr	r3, [r7, #0]
 800074c:	4a88      	ldr	r2, [pc, #544]	; (8000970 <tcp_http_mt+0x3c4>)
 800074e:	4614      	mov	r4, r2
 8000750:	469c      	mov	ip, r3
 8000752:	f104 0e20 	add.w	lr, r4, #32
 8000756:	4665      	mov	r5, ip
 8000758:	4626      	mov	r6, r4
 800075a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800075c:	6028      	str	r0, [r5, #0]
 800075e:	6069      	str	r1, [r5, #4]
 8000760:	60aa      	str	r2, [r5, #8]
 8000762:	60eb      	str	r3, [r5, #12]
 8000764:	3410      	adds	r4, #16
 8000766:	f10c 0c10 	add.w	ip, ip, #16
 800076a:	4574      	cmp	r4, lr
 800076c:	d1f3      	bne.n	8000756 <tcp_http_mt+0x1aa>
 800076e:	4665      	mov	r5, ip
 8000770:	4623      	mov	r3, r4
 8000772:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000774:	6028      	str	r0, [r5, #0]
 8000776:	6069      	str	r1, [r5, #4]
 8000778:	60aa      	str	r2, [r5, #8]
 800077a:	781b      	ldrb	r3, [r3, #0]
 800077c:	732b      	strb	r3, [r5, #12]
							strcat((char*)buf, "<html><head>");
 800077e:	6838      	ldr	r0, [r7, #0]
 8000780:	f7ff fce6 	bl	8000150 <strlen>
 8000784:	4603      	mov	r3, r0
 8000786:	461a      	mov	r2, r3
 8000788:	683b      	ldr	r3, [r7, #0]
 800078a:	4413      	add	r3, r2
 800078c:	4a79      	ldr	r2, [pc, #484]	; (8000974 <tcp_http_mt+0x3c8>)
 800078e:	461c      	mov	r4, r3
 8000790:	4613      	mov	r3, r2
 8000792:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000794:	6020      	str	r0, [r4, #0]
 8000796:	6061      	str	r1, [r4, #4]
 8000798:	60a2      	str	r2, [r4, #8]
 800079a:	781b      	ldrb	r3, [r3, #0]
 800079c:	7323      	strb	r3, [r4, #12]
							strcat((char*)buf, "<title>Mestre Config</title>");
 800079e:	6838      	ldr	r0, [r7, #0]
 80007a0:	f7ff fcd6 	bl	8000150 <strlen>
 80007a4:	4603      	mov	r3, r0
 80007a6:	461a      	mov	r2, r3
 80007a8:	683b      	ldr	r3, [r7, #0]
 80007aa:	4413      	add	r3, r2
 80007ac:	4a72      	ldr	r2, [pc, #456]	; (8000978 <tcp_http_mt+0x3cc>)
 80007ae:	461d      	mov	r5, r3
 80007b0:	4614      	mov	r4, r2
 80007b2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80007b4:	6028      	str	r0, [r5, #0]
 80007b6:	6069      	str	r1, [r5, #4]
 80007b8:	60aa      	str	r2, [r5, #8]
 80007ba:	60eb      	str	r3, [r5, #12]
 80007bc:	cc07      	ldmia	r4!, {r0, r1, r2}
 80007be:	6128      	str	r0, [r5, #16]
 80007c0:	6169      	str	r1, [r5, #20]
 80007c2:	61aa      	str	r2, [r5, #24]
 80007c4:	7823      	ldrb	r3, [r4, #0]
 80007c6:	772b      	strb	r3, [r5, #28]
							strcat((char*)buf, "</head>");
 80007c8:	6838      	ldr	r0, [r7, #0]
 80007ca:	f7ff fcc1 	bl	8000150 <strlen>
 80007ce:	4603      	mov	r3, r0
 80007d0:	461a      	mov	r2, r3
 80007d2:	683b      	ldr	r3, [r7, #0]
 80007d4:	4413      	add	r3, r2
 80007d6:	4969      	ldr	r1, [pc, #420]	; (800097c <tcp_http_mt+0x3d0>)
 80007d8:	461a      	mov	r2, r3
 80007da:	460b      	mov	r3, r1
 80007dc:	cb03      	ldmia	r3!, {r0, r1}
 80007de:	6010      	str	r0, [r2, #0]
 80007e0:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "<body>");
 80007e2:	6838      	ldr	r0, [r7, #0]
 80007e4:	f7ff fcb4 	bl	8000150 <strlen>
 80007e8:	4603      	mov	r3, r0
 80007ea:	461a      	mov	r2, r3
 80007ec:	683b      	ldr	r3, [r7, #0]
 80007ee:	4413      	add	r3, r2
 80007f0:	4a63      	ldr	r2, [pc, #396]	; (8000980 <tcp_http_mt+0x3d4>)
 80007f2:	6810      	ldr	r0, [r2, #0]
 80007f4:	6018      	str	r0, [r3, #0]
 80007f6:	8891      	ldrh	r1, [r2, #4]
 80007f8:	7992      	ldrb	r2, [r2, #6]
 80007fa:	8099      	strh	r1, [r3, #4]
 80007fc:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "<b><center>Configuracao da Placa de rede</b></center><br>");
 80007fe:	6838      	ldr	r0, [r7, #0]
 8000800:	f7ff fca6 	bl	8000150 <strlen>
 8000804:	4603      	mov	r3, r0
 8000806:	461a      	mov	r2, r3
 8000808:	683b      	ldr	r3, [r7, #0]
 800080a:	4413      	add	r3, r2
 800080c:	4a5d      	ldr	r2, [pc, #372]	; (8000984 <tcp_http_mt+0x3d8>)
 800080e:	4614      	mov	r4, r2
 8000810:	469c      	mov	ip, r3
 8000812:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000816:	4665      	mov	r5, ip
 8000818:	4626      	mov	r6, r4
 800081a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800081c:	6028      	str	r0, [r5, #0]
 800081e:	6069      	str	r1, [r5, #4]
 8000820:	60aa      	str	r2, [r5, #8]
 8000822:	60eb      	str	r3, [r5, #12]
 8000824:	3410      	adds	r4, #16
 8000826:	f10c 0c10 	add.w	ip, ip, #16
 800082a:	4574      	cmp	r4, lr
 800082c:	d1f3      	bne.n	8000816 <tcp_http_mt+0x26a>
 800082e:	4662      	mov	r2, ip
 8000830:	4623      	mov	r3, r4
 8000832:	cb03      	ldmia	r3!, {r0, r1}
 8000834:	6010      	str	r0, [r2, #0]
 8000836:	6051      	str	r1, [r2, #4]
 8000838:	881b      	ldrh	r3, [r3, #0]
 800083a:	8113      	strh	r3, [r2, #8]
							strcat((char*)buf, "<center><form action=''>");
 800083c:	6838      	ldr	r0, [r7, #0]
 800083e:	f7ff fc87 	bl	8000150 <strlen>
 8000842:	4603      	mov	r3, r0
 8000844:	461a      	mov	r2, r3
 8000846:	683b      	ldr	r3, [r7, #0]
 8000848:	4413      	add	r3, r2
 800084a:	4a4f      	ldr	r2, [pc, #316]	; (8000988 <tcp_http_mt+0x3dc>)
 800084c:	461d      	mov	r5, r3
 800084e:	4614      	mov	r4, r2
 8000850:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000852:	6028      	str	r0, [r5, #0]
 8000854:	6069      	str	r1, [r5, #4]
 8000856:	60aa      	str	r2, [r5, #8]
 8000858:	60eb      	str	r3, [r5, #12]
 800085a:	cc03      	ldmia	r4!, {r0, r1}
 800085c:	6128      	str	r0, [r5, #16]
 800085e:	6169      	str	r1, [r5, #20]
 8000860:	7823      	ldrb	r3, [r4, #0]
 8000862:	762b      	strb	r3, [r5, #24]
							strcat((char*)buf, "IP: <input type='text' name='ip'>		Mascara: <input type='text' name='mascara'><br><br>");
 8000864:	6838      	ldr	r0, [r7, #0]
 8000866:	f7ff fc73 	bl	8000150 <strlen>
 800086a:	4603      	mov	r3, r0
 800086c:	461a      	mov	r2, r3
 800086e:	683b      	ldr	r3, [r7, #0]
 8000870:	4413      	add	r3, r2
 8000872:	4a46      	ldr	r2, [pc, #280]	; (800098c <tcp_http_mt+0x3e0>)
 8000874:	4618      	mov	r0, r3
 8000876:	4611      	mov	r1, r2
 8000878:	2357      	movs	r3, #87	; 0x57
 800087a:	461a      	mov	r2, r3
 800087c:	f006 fb99 	bl	8006fb2 <memcpy>
							strcat((char*)buf, "Porta: <input type='text' name='porta'>		Gateway: <input type='text' name='gateway'><br><br>");
 8000880:	6838      	ldr	r0, [r7, #0]
 8000882:	f7ff fc65 	bl	8000150 <strlen>
 8000886:	4603      	mov	r3, r0
 8000888:	461a      	mov	r2, r3
 800088a:	683b      	ldr	r3, [r7, #0]
 800088c:	4413      	add	r3, r2
 800088e:	4a40      	ldr	r2, [pc, #256]	; (8000990 <tcp_http_mt+0x3e4>)
 8000890:	4618      	mov	r0, r3
 8000892:	4611      	mov	r1, r2
 8000894:	235d      	movs	r3, #93	; 0x5d
 8000896:	461a      	mov	r2, r3
 8000898:	f006 fb8b 	bl	8006fb2 <memcpy>
							strcat((char*)buf, "DNS 1: <input type='text' name='dns1'>		DNS 2: <input type='text' name='dns2'><br><br>");
 800089c:	6838      	ldr	r0, [r7, #0]
 800089e:	f7ff fc57 	bl	8000150 <strlen>
 80008a2:	4603      	mov	r3, r0
 80008a4:	461a      	mov	r2, r3
 80008a6:	683b      	ldr	r3, [r7, #0]
 80008a8:	4413      	add	r3, r2
 80008aa:	4a3a      	ldr	r2, [pc, #232]	; (8000994 <tcp_http_mt+0x3e8>)
 80008ac:	4618      	mov	r0, r3
 80008ae:	4611      	mov	r1, r2
 80008b0:	2357      	movs	r3, #87	; 0x57
 80008b2:	461a      	mov	r2, r3
 80008b4:	f006 fb7d 	bl	8006fb2 <memcpy>
							strcat((char*)buf, "DHCP: <button>On</button>  <button>Off</button>");
 80008b8:	6838      	ldr	r0, [r7, #0]
 80008ba:	f7ff fc49 	bl	8000150 <strlen>
 80008be:	4603      	mov	r3, r0
 80008c0:	461a      	mov	r2, r3
 80008c2:	683b      	ldr	r3, [r7, #0]
 80008c4:	4413      	add	r3, r2
 80008c6:	4a34      	ldr	r2, [pc, #208]	; (8000998 <tcp_http_mt+0x3ec>)
 80008c8:	4614      	mov	r4, r2
 80008ca:	469c      	mov	ip, r3
 80008cc:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 80008d0:	4665      	mov	r5, ip
 80008d2:	4626      	mov	r6, r4
 80008d4:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80008d6:	6028      	str	r0, [r5, #0]
 80008d8:	6069      	str	r1, [r5, #4]
 80008da:	60aa      	str	r2, [r5, #8]
 80008dc:	60eb      	str	r3, [r5, #12]
 80008de:	3410      	adds	r4, #16
 80008e0:	f10c 0c10 	add.w	ip, ip, #16
 80008e4:	4574      	cmp	r4, lr
 80008e6:	d1f3      	bne.n	80008d0 <tcp_http_mt+0x324>
							strcat((char*)buf, "</center></form>");
 80008e8:	6838      	ldr	r0, [r7, #0]
 80008ea:	f7ff fc31 	bl	8000150 <strlen>
 80008ee:	4603      	mov	r3, r0
 80008f0:	461a      	mov	r2, r3
 80008f2:	683b      	ldr	r3, [r7, #0]
 80008f4:	4413      	add	r3, r2
 80008f6:	4a29      	ldr	r2, [pc, #164]	; (800099c <tcp_http_mt+0x3f0>)
 80008f8:	461d      	mov	r5, r3
 80008fa:	4614      	mov	r4, r2
 80008fc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80008fe:	6028      	str	r0, [r5, #0]
 8000900:	6069      	str	r1, [r5, #4]
 8000902:	60aa      	str	r2, [r5, #8]
 8000904:	60eb      	str	r3, [r5, #12]
 8000906:	7823      	ldrb	r3, [r4, #0]
 8000908:	742b      	strb	r3, [r5, #16]
							strcat((char*)buf, "<center><button>Salvar</button><br><br><a href='http://192.168.0.231'>Voltar</a><br></center>");
 800090a:	6838      	ldr	r0, [r7, #0]
 800090c:	f7ff fc20 	bl	8000150 <strlen>
 8000910:	4603      	mov	r3, r0
 8000912:	461a      	mov	r2, r3
 8000914:	683b      	ldr	r3, [r7, #0]
 8000916:	4413      	add	r3, r2
 8000918:	4a21      	ldr	r2, [pc, #132]	; (80009a0 <tcp_http_mt+0x3f4>)
 800091a:	4618      	mov	r0, r3
 800091c:	4611      	mov	r1, r2
 800091e:	235e      	movs	r3, #94	; 0x5e
 8000920:	461a      	mov	r2, r3
 8000922:	f006 fb46 	bl	8006fb2 <memcpy>

							strcat((char*)buf, "</body>");
 8000926:	6838      	ldr	r0, [r7, #0]
 8000928:	f7ff fc12 	bl	8000150 <strlen>
 800092c:	4603      	mov	r3, r0
 800092e:	461a      	mov	r2, r3
 8000930:	683b      	ldr	r3, [r7, #0]
 8000932:	4413      	add	r3, r2
 8000934:	491b      	ldr	r1, [pc, #108]	; (80009a4 <tcp_http_mt+0x3f8>)
 8000936:	461a      	mov	r2, r3
 8000938:	460b      	mov	r3, r1
 800093a:	cb03      	ldmia	r3!, {r0, r1}
 800093c:	6010      	str	r0, [r2, #0]
 800093e:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "</html>");
 8000940:	6838      	ldr	r0, [r7, #0]
 8000942:	f7ff fc05 	bl	8000150 <strlen>
 8000946:	4603      	mov	r3, r0
 8000948:	461a      	mov	r2, r3
 800094a:	683b      	ldr	r3, [r7, #0]
 800094c:	4413      	add	r3, r2
 800094e:	4916      	ldr	r1, [pc, #88]	; (80009a8 <tcp_http_mt+0x3fc>)
 8000950:	461a      	mov	r2, r3
 8000952:	460b      	mov	r3, r1
 8000954:	cb03      	ldmia	r3!, {r0, r1}
 8000956:	6010      	str	r0, [r2, #0]
 8000958:	6051      	str	r1, [r2, #4]
 800095a:	f000 bc39 	b.w	80011d0 <tcp_http_mt+0xc24>
 800095e:	bf00      	nop
 8000960:	20001a9c 	.word	0x20001a9c
 8000964:	08007050 	.word	0x08007050
 8000968:	08007058 	.word	0x08007058
 800096c:	08007068 	.word	0x08007068
 8000970:	08007070 	.word	0x08007070
 8000974:	080070a0 	.word	0x080070a0
 8000978:	080070b0 	.word	0x080070b0
 800097c:	080070d0 	.word	0x080070d0
 8000980:	080070d8 	.word	0x080070d8
 8000984:	080070e0 	.word	0x080070e0
 8000988:	0800711c 	.word	0x0800711c
 800098c:	08007138 	.word	0x08007138
 8000990:	08007190 	.word	0x08007190
 8000994:	080071f0 	.word	0x080071f0
 8000998:	08007248 	.word	0x08007248
 800099c:	08007278 	.word	0x08007278
 80009a0:	0800728c 	.word	0x0800728c
 80009a4:	080072ec 	.word	0x080072ec
 80009a8:	080072f4 	.word	0x080072f4
						}
						else if(strncmp("/interfaces", url, 6) == 0){
 80009ac:	2206      	movs	r2, #6
 80009ae:	6939      	ldr	r1, [r7, #16]
 80009b0:	48c9      	ldr	r0, [pc, #804]	; (8000cd8 <tcp_http_mt+0x72c>)
 80009b2:	f006 fb1e 	bl	8006ff2 <strncmp>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	f040 831d 	bne.w	8000ff8 <tcp_http_mt+0xa4c>
							strcpy((char*)buf,"HTTP/1.0 200 OK\r\nContent-Type: text/html\r\n\r\n");
 80009be:	683b      	ldr	r3, [r7, #0]
 80009c0:	4ac6      	ldr	r2, [pc, #792]	; (8000cdc <tcp_http_mt+0x730>)
 80009c2:	4614      	mov	r4, r2
 80009c4:	469c      	mov	ip, r3
 80009c6:	f104 0e20 	add.w	lr, r4, #32
 80009ca:	4665      	mov	r5, ip
 80009cc:	4626      	mov	r6, r4
 80009ce:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80009d0:	6028      	str	r0, [r5, #0]
 80009d2:	6069      	str	r1, [r5, #4]
 80009d4:	60aa      	str	r2, [r5, #8]
 80009d6:	60eb      	str	r3, [r5, #12]
 80009d8:	3410      	adds	r4, #16
 80009da:	f10c 0c10 	add.w	ip, ip, #16
 80009de:	4574      	cmp	r4, lr
 80009e0:	d1f3      	bne.n	80009ca <tcp_http_mt+0x41e>
 80009e2:	4665      	mov	r5, ip
 80009e4:	4623      	mov	r3, r4
 80009e6:	cb07      	ldmia	r3!, {r0, r1, r2}
 80009e8:	6028      	str	r0, [r5, #0]
 80009ea:	6069      	str	r1, [r5, #4]
 80009ec:	60aa      	str	r2, [r5, #8]
 80009ee:	781b      	ldrb	r3, [r3, #0]
 80009f0:	732b      	strb	r3, [r5, #12]
							strcat((char*)buf, "<html><head>");
 80009f2:	6838      	ldr	r0, [r7, #0]
 80009f4:	f7ff fbac 	bl	8000150 <strlen>
 80009f8:	4603      	mov	r3, r0
 80009fa:	461a      	mov	r2, r3
 80009fc:	683b      	ldr	r3, [r7, #0]
 80009fe:	4413      	add	r3, r2
 8000a00:	4ab7      	ldr	r2, [pc, #732]	; (8000ce0 <tcp_http_mt+0x734>)
 8000a02:	461c      	mov	r4, r3
 8000a04:	4613      	mov	r3, r2
 8000a06:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000a08:	6020      	str	r0, [r4, #0]
 8000a0a:	6061      	str	r1, [r4, #4]
 8000a0c:	60a2      	str	r2, [r4, #8]
 8000a0e:	781b      	ldrb	r3, [r3, #0]
 8000a10:	7323      	strb	r3, [r4, #12]
							strcat((char*)buf, "<title>Escrava Config</title>");
 8000a12:	6838      	ldr	r0, [r7, #0]
 8000a14:	f7ff fb9c 	bl	8000150 <strlen>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	461a      	mov	r2, r3
 8000a1c:	683b      	ldr	r3, [r7, #0]
 8000a1e:	4413      	add	r3, r2
 8000a20:	4ab0      	ldr	r2, [pc, #704]	; (8000ce4 <tcp_http_mt+0x738>)
 8000a22:	461d      	mov	r5, r3
 8000a24:	4614      	mov	r4, r2
 8000a26:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a28:	6028      	str	r0, [r5, #0]
 8000a2a:	6069      	str	r1, [r5, #4]
 8000a2c:	60aa      	str	r2, [r5, #8]
 8000a2e:	60eb      	str	r3, [r5, #12]
 8000a30:	cc07      	ldmia	r4!, {r0, r1, r2}
 8000a32:	6128      	str	r0, [r5, #16]
 8000a34:	6169      	str	r1, [r5, #20]
 8000a36:	61aa      	str	r2, [r5, #24]
 8000a38:	8823      	ldrh	r3, [r4, #0]
 8000a3a:	83ab      	strh	r3, [r5, #28]
							strcat((char*)buf, "</head>");
 8000a3c:	6838      	ldr	r0, [r7, #0]
 8000a3e:	f7ff fb87 	bl	8000150 <strlen>
 8000a42:	4603      	mov	r3, r0
 8000a44:	461a      	mov	r2, r3
 8000a46:	683b      	ldr	r3, [r7, #0]
 8000a48:	4413      	add	r3, r2
 8000a4a:	49a7      	ldr	r1, [pc, #668]	; (8000ce8 <tcp_http_mt+0x73c>)
 8000a4c:	461a      	mov	r2, r3
 8000a4e:	460b      	mov	r3, r1
 8000a50:	cb03      	ldmia	r3!, {r0, r1}
 8000a52:	6010      	str	r0, [r2, #0]
 8000a54:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "<body>");
 8000a56:	6838      	ldr	r0, [r7, #0]
 8000a58:	f7ff fb7a 	bl	8000150 <strlen>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	461a      	mov	r2, r3
 8000a60:	683b      	ldr	r3, [r7, #0]
 8000a62:	4413      	add	r3, r2
 8000a64:	4aa1      	ldr	r2, [pc, #644]	; (8000cec <tcp_http_mt+0x740>)
 8000a66:	6810      	ldr	r0, [r2, #0]
 8000a68:	6018      	str	r0, [r3, #0]
 8000a6a:	8891      	ldrh	r1, [r2, #4]
 8000a6c:	7992      	ldrb	r2, [r2, #6]
 8000a6e:	8099      	strh	r1, [r3, #4]
 8000a70:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "<div class = 'entradas'>");
 8000a72:	6838      	ldr	r0, [r7, #0]
 8000a74:	f7ff fb6c 	bl	8000150 <strlen>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	461a      	mov	r2, r3
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	4413      	add	r3, r2
 8000a80:	4a9b      	ldr	r2, [pc, #620]	; (8000cf0 <tcp_http_mt+0x744>)
 8000a82:	461d      	mov	r5, r3
 8000a84:	4614      	mov	r4, r2
 8000a86:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a88:	6028      	str	r0, [r5, #0]
 8000a8a:	6069      	str	r1, [r5, #4]
 8000a8c:	60aa      	str	r2, [r5, #8]
 8000a8e:	60eb      	str	r3, [r5, #12]
 8000a90:	cc03      	ldmia	r4!, {r0, r1}
 8000a92:	6128      	str	r0, [r5, #16]
 8000a94:	6169      	str	r1, [r5, #20]
 8000a96:	7823      	ldrb	r3, [r4, #0]
 8000a98:	762b      	strb	r3, [r5, #24]

							strcat((char*)buf, "<b><center>Estado das Entradas</b> </center>");
 8000a9a:	6838      	ldr	r0, [r7, #0]
 8000a9c:	f7ff fb58 	bl	8000150 <strlen>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	461a      	mov	r2, r3
 8000aa4:	683b      	ldr	r3, [r7, #0]
 8000aa6:	4413      	add	r3, r2
 8000aa8:	4a92      	ldr	r2, [pc, #584]	; (8000cf4 <tcp_http_mt+0x748>)
 8000aaa:	4614      	mov	r4, r2
 8000aac:	469c      	mov	ip, r3
 8000aae:	f104 0e20 	add.w	lr, r4, #32
 8000ab2:	4665      	mov	r5, ip
 8000ab4:	4626      	mov	r6, r4
 8000ab6:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000ab8:	6028      	str	r0, [r5, #0]
 8000aba:	6069      	str	r1, [r5, #4]
 8000abc:	60aa      	str	r2, [r5, #8]
 8000abe:	60eb      	str	r3, [r5, #12]
 8000ac0:	3410      	adds	r4, #16
 8000ac2:	f10c 0c10 	add.w	ip, ip, #16
 8000ac6:	4574      	cmp	r4, lr
 8000ac8:	d1f3      	bne.n	8000ab2 <tcp_http_mt+0x506>
 8000aca:	4665      	mov	r5, ip
 8000acc:	4623      	mov	r3, r4
 8000ace:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000ad0:	6028      	str	r0, [r5, #0]
 8000ad2:	6069      	str	r1, [r5, #4]
 8000ad4:	60aa      	str	r2, [r5, #8]
 8000ad6:	781b      	ldrb	r3, [r3, #0]
 8000ad8:	732b      	strb	r3, [r5, #12]
							strcat((char*)buf, "<p></p>");
 8000ada:	6838      	ldr	r0, [r7, #0]
 8000adc:	f7ff fb38 	bl	8000150 <strlen>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	461a      	mov	r2, r3
 8000ae4:	683b      	ldr	r3, [r7, #0]
 8000ae6:	4413      	add	r3, r2
 8000ae8:	4983      	ldr	r1, [pc, #524]	; (8000cf8 <tcp_http_mt+0x74c>)
 8000aea:	461a      	mov	r2, r3
 8000aec:	460b      	mov	r3, r1
 8000aee:	cb03      	ldmia	r3!, {r0, r1}
 8000af0:	6010      	str	r0, [r2, #0]
 8000af2:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "<center><table border='1'>");
 8000af4:	6838      	ldr	r0, [r7, #0]
 8000af6:	f7ff fb2b 	bl	8000150 <strlen>
 8000afa:	4603      	mov	r3, r0
 8000afc:	461a      	mov	r2, r3
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	4413      	add	r3, r2
 8000b02:	4a7e      	ldr	r2, [pc, #504]	; (8000cfc <tcp_http_mt+0x750>)
 8000b04:	461d      	mov	r5, r3
 8000b06:	4614      	mov	r4, r2
 8000b08:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000b0a:	6028      	str	r0, [r5, #0]
 8000b0c:	6069      	str	r1, [r5, #4]
 8000b0e:	60aa      	str	r2, [r5, #8]
 8000b10:	60eb      	str	r3, [r5, #12]
 8000b12:	cc03      	ldmia	r4!, {r0, r1}
 8000b14:	6128      	str	r0, [r5, #16]
 8000b16:	6169      	str	r1, [r5, #20]
 8000b18:	8823      	ldrh	r3, [r4, #0]
 8000b1a:	78a2      	ldrb	r2, [r4, #2]
 8000b1c:	832b      	strh	r3, [r5, #24]
 8000b1e:	4613      	mov	r3, r2
 8000b20:	76ab      	strb	r3, [r5, #26]
							strcat((char*)buf, "<tr>");
 8000b22:	6838      	ldr	r0, [r7, #0]
 8000b24:	f7ff fb14 	bl	8000150 <strlen>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	461a      	mov	r2, r3
 8000b2c:	683b      	ldr	r3, [r7, #0]
 8000b2e:	4413      	add	r3, r2
 8000b30:	4a73      	ldr	r2, [pc, #460]	; (8000d00 <tcp_http_mt+0x754>)
 8000b32:	6810      	ldr	r0, [r2, #0]
 8000b34:	6018      	str	r0, [r3, #0]
 8000b36:	7912      	ldrb	r2, [r2, #4]
 8000b38:	711a      	strb	r2, [r3, #4]
							strcat((char*)buf, "<td><b>Entrada Numero</b></td>");
 8000b3a:	6838      	ldr	r0, [r7, #0]
 8000b3c:	f7ff fb08 	bl	8000150 <strlen>
 8000b40:	4603      	mov	r3, r0
 8000b42:	461a      	mov	r2, r3
 8000b44:	683b      	ldr	r3, [r7, #0]
 8000b46:	4413      	add	r3, r2
 8000b48:	4a6e      	ldr	r2, [pc, #440]	; (8000d04 <tcp_http_mt+0x758>)
 8000b4a:	461d      	mov	r5, r3
 8000b4c:	4614      	mov	r4, r2
 8000b4e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000b50:	6028      	str	r0, [r5, #0]
 8000b52:	6069      	str	r1, [r5, #4]
 8000b54:	60aa      	str	r2, [r5, #8]
 8000b56:	60eb      	str	r3, [r5, #12]
 8000b58:	cc07      	ldmia	r4!, {r0, r1, r2}
 8000b5a:	6128      	str	r0, [r5, #16]
 8000b5c:	6169      	str	r1, [r5, #20]
 8000b5e:	61aa      	str	r2, [r5, #24]
 8000b60:	8823      	ldrh	r3, [r4, #0]
 8000b62:	78a2      	ldrb	r2, [r4, #2]
 8000b64:	83ab      	strh	r3, [r5, #28]
 8000b66:	4613      	mov	r3, r2
 8000b68:	77ab      	strb	r3, [r5, #30]
							strcat((char*)buf, "<td><b>Estado da entrada</b></td>");
 8000b6a:	6838      	ldr	r0, [r7, #0]
 8000b6c:	f7ff faf0 	bl	8000150 <strlen>
 8000b70:	4603      	mov	r3, r0
 8000b72:	461a      	mov	r2, r3
 8000b74:	683b      	ldr	r3, [r7, #0]
 8000b76:	4413      	add	r3, r2
 8000b78:	4a63      	ldr	r2, [pc, #396]	; (8000d08 <tcp_http_mt+0x75c>)
 8000b7a:	4614      	mov	r4, r2
 8000b7c:	469c      	mov	ip, r3
 8000b7e:	f104 0e20 	add.w	lr, r4, #32
 8000b82:	4665      	mov	r5, ip
 8000b84:	4626      	mov	r6, r4
 8000b86:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000b88:	6028      	str	r0, [r5, #0]
 8000b8a:	6069      	str	r1, [r5, #4]
 8000b8c:	60aa      	str	r2, [r5, #8]
 8000b8e:	60eb      	str	r3, [r5, #12]
 8000b90:	3410      	adds	r4, #16
 8000b92:	f10c 0c10 	add.w	ip, ip, #16
 8000b96:	4574      	cmp	r4, lr
 8000b98:	d1f3      	bne.n	8000b82 <tcp_http_mt+0x5d6>
 8000b9a:	4662      	mov	r2, ip
 8000b9c:	4623      	mov	r3, r4
 8000b9e:	881b      	ldrh	r3, [r3, #0]
 8000ba0:	8013      	strh	r3, [r2, #0]
							strcat((char*)buf, "</tr>");
 8000ba2:	6838      	ldr	r0, [r7, #0]
 8000ba4:	f7ff fad4 	bl	8000150 <strlen>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	461a      	mov	r2, r3
 8000bac:	683b      	ldr	r3, [r7, #0]
 8000bae:	4413      	add	r3, r2
 8000bb0:	4a56      	ldr	r2, [pc, #344]	; (8000d0c <tcp_http_mt+0x760>)
 8000bb2:	6810      	ldr	r0, [r2, #0]
 8000bb4:	6018      	str	r0, [r3, #0]
 8000bb6:	8892      	ldrh	r2, [r2, #4]
 8000bb8:	809a      	strh	r2, [r3, #4]
							strcat((char*)buf, "<tr>");
 8000bba:	6838      	ldr	r0, [r7, #0]
 8000bbc:	f7ff fac8 	bl	8000150 <strlen>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	461a      	mov	r2, r3
 8000bc4:	683b      	ldr	r3, [r7, #0]
 8000bc6:	4413      	add	r3, r2
 8000bc8:	4a4d      	ldr	r2, [pc, #308]	; (8000d00 <tcp_http_mt+0x754>)
 8000bca:	6810      	ldr	r0, [r2, #0]
 8000bcc:	6018      	str	r0, [r3, #0]
 8000bce:	7912      	ldrb	r2, [r2, #4]
 8000bd0:	711a      	strb	r2, [r3, #4]
							strcat((char*)buf, "<td><center>1</center></td>");
 8000bd2:	6838      	ldr	r0, [r7, #0]
 8000bd4:	f7ff fabc 	bl	8000150 <strlen>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	461a      	mov	r2, r3
 8000bdc:	683b      	ldr	r3, [r7, #0]
 8000bde:	4413      	add	r3, r2
 8000be0:	4a4b      	ldr	r2, [pc, #300]	; (8000d10 <tcp_http_mt+0x764>)
 8000be2:	461d      	mov	r5, r3
 8000be4:	4614      	mov	r4, r2
 8000be6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000be8:	6028      	str	r0, [r5, #0]
 8000bea:	6069      	str	r1, [r5, #4]
 8000bec:	60aa      	str	r2, [r5, #8]
 8000bee:	60eb      	str	r3, [r5, #12]
 8000bf0:	cc07      	ldmia	r4!, {r0, r1, r2}
 8000bf2:	6128      	str	r0, [r5, #16]
 8000bf4:	6169      	str	r1, [r5, #20]
 8000bf6:	61aa      	str	r2, [r5, #24]
							strcat((char*)buf, "</tr>");
 8000bf8:	6838      	ldr	r0, [r7, #0]
 8000bfa:	f7ff faa9 	bl	8000150 <strlen>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	461a      	mov	r2, r3
 8000c02:	683b      	ldr	r3, [r7, #0]
 8000c04:	4413      	add	r3, r2
 8000c06:	4a41      	ldr	r2, [pc, #260]	; (8000d0c <tcp_http_mt+0x760>)
 8000c08:	6810      	ldr	r0, [r2, #0]
 8000c0a:	6018      	str	r0, [r3, #0]
 8000c0c:	8892      	ldrh	r2, [r2, #4]
 8000c0e:	809a      	strh	r2, [r3, #4]
							strcat((char*)buf, "<tr>");
 8000c10:	6838      	ldr	r0, [r7, #0]
 8000c12:	f7ff fa9d 	bl	8000150 <strlen>
 8000c16:	4603      	mov	r3, r0
 8000c18:	461a      	mov	r2, r3
 8000c1a:	683b      	ldr	r3, [r7, #0]
 8000c1c:	4413      	add	r3, r2
 8000c1e:	4a38      	ldr	r2, [pc, #224]	; (8000d00 <tcp_http_mt+0x754>)
 8000c20:	6810      	ldr	r0, [r2, #0]
 8000c22:	6018      	str	r0, [r3, #0]
 8000c24:	7912      	ldrb	r2, [r2, #4]
 8000c26:	711a      	strb	r2, [r3, #4]
							strcat((char*)buf, "<td><center>2</center></td>");
 8000c28:	6838      	ldr	r0, [r7, #0]
 8000c2a:	f7ff fa91 	bl	8000150 <strlen>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	461a      	mov	r2, r3
 8000c32:	683b      	ldr	r3, [r7, #0]
 8000c34:	4413      	add	r3, r2
 8000c36:	4a37      	ldr	r2, [pc, #220]	; (8000d14 <tcp_http_mt+0x768>)
 8000c38:	461d      	mov	r5, r3
 8000c3a:	4614      	mov	r4, r2
 8000c3c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c3e:	6028      	str	r0, [r5, #0]
 8000c40:	6069      	str	r1, [r5, #4]
 8000c42:	60aa      	str	r2, [r5, #8]
 8000c44:	60eb      	str	r3, [r5, #12]
 8000c46:	cc07      	ldmia	r4!, {r0, r1, r2}
 8000c48:	6128      	str	r0, [r5, #16]
 8000c4a:	6169      	str	r1, [r5, #20]
 8000c4c:	61aa      	str	r2, [r5, #24]
							strcat((char*)buf, "</tr>");
 8000c4e:	6838      	ldr	r0, [r7, #0]
 8000c50:	f7ff fa7e 	bl	8000150 <strlen>
 8000c54:	4603      	mov	r3, r0
 8000c56:	461a      	mov	r2, r3
 8000c58:	683b      	ldr	r3, [r7, #0]
 8000c5a:	4413      	add	r3, r2
 8000c5c:	4a2b      	ldr	r2, [pc, #172]	; (8000d0c <tcp_http_mt+0x760>)
 8000c5e:	6810      	ldr	r0, [r2, #0]
 8000c60:	6018      	str	r0, [r3, #0]
 8000c62:	8892      	ldrh	r2, [r2, #4]
 8000c64:	809a      	strh	r2, [r3, #4]
							strcat((char*)buf, "<tr>");
 8000c66:	6838      	ldr	r0, [r7, #0]
 8000c68:	f7ff fa72 	bl	8000150 <strlen>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	461a      	mov	r2, r3
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	4413      	add	r3, r2
 8000c74:	4a22      	ldr	r2, [pc, #136]	; (8000d00 <tcp_http_mt+0x754>)
 8000c76:	6810      	ldr	r0, [r2, #0]
 8000c78:	6018      	str	r0, [r3, #0]
 8000c7a:	7912      	ldrb	r2, [r2, #4]
 8000c7c:	711a      	strb	r2, [r3, #4]
							strcat((char*)buf, "<td><center>3</center></td>");
 8000c7e:	6838      	ldr	r0, [r7, #0]
 8000c80:	f7ff fa66 	bl	8000150 <strlen>
 8000c84:	4603      	mov	r3, r0
 8000c86:	461a      	mov	r2, r3
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	4413      	add	r3, r2
 8000c8c:	4a22      	ldr	r2, [pc, #136]	; (8000d18 <tcp_http_mt+0x76c>)
 8000c8e:	461d      	mov	r5, r3
 8000c90:	4614      	mov	r4, r2
 8000c92:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c94:	6028      	str	r0, [r5, #0]
 8000c96:	6069      	str	r1, [r5, #4]
 8000c98:	60aa      	str	r2, [r5, #8]
 8000c9a:	60eb      	str	r3, [r5, #12]
 8000c9c:	cc07      	ldmia	r4!, {r0, r1, r2}
 8000c9e:	6128      	str	r0, [r5, #16]
 8000ca0:	6169      	str	r1, [r5, #20]
 8000ca2:	61aa      	str	r2, [r5, #24]
							strcat((char*)buf, "</tr>");
 8000ca4:	6838      	ldr	r0, [r7, #0]
 8000ca6:	f7ff fa53 	bl	8000150 <strlen>
 8000caa:	4603      	mov	r3, r0
 8000cac:	461a      	mov	r2, r3
 8000cae:	683b      	ldr	r3, [r7, #0]
 8000cb0:	4413      	add	r3, r2
 8000cb2:	4a16      	ldr	r2, [pc, #88]	; (8000d0c <tcp_http_mt+0x760>)
 8000cb4:	6810      	ldr	r0, [r2, #0]
 8000cb6:	6018      	str	r0, [r3, #0]
 8000cb8:	8892      	ldrh	r2, [r2, #4]
 8000cba:	809a      	strh	r2, [r3, #4]
							strcat((char*)buf, "<tr>");
 8000cbc:	6838      	ldr	r0, [r7, #0]
 8000cbe:	f7ff fa47 	bl	8000150 <strlen>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	461a      	mov	r2, r3
 8000cc6:	683b      	ldr	r3, [r7, #0]
 8000cc8:	4413      	add	r3, r2
 8000cca:	4a0d      	ldr	r2, [pc, #52]	; (8000d00 <tcp_http_mt+0x754>)
 8000ccc:	6810      	ldr	r0, [r2, #0]
 8000cce:	6018      	str	r0, [r3, #0]
 8000cd0:	7912      	ldrb	r2, [r2, #4]
 8000cd2:	711a      	strb	r2, [r3, #4]
							strcat((char*)buf, "<td><center>4</center></td>");
 8000cd4:	6838      	ldr	r0, [r7, #0]
 8000cd6:	e021      	b.n	8000d1c <tcp_http_mt+0x770>
 8000cd8:	080072fc 	.word	0x080072fc
 8000cdc:	08007070 	.word	0x08007070
 8000ce0:	080070a0 	.word	0x080070a0
 8000ce4:	08007308 	.word	0x08007308
 8000ce8:	080070d0 	.word	0x080070d0
 8000cec:	080070d8 	.word	0x080070d8
 8000cf0:	08007328 	.word	0x08007328
 8000cf4:	08007344 	.word	0x08007344
 8000cf8:	08007374 	.word	0x08007374
 8000cfc:	0800737c 	.word	0x0800737c
 8000d00:	08007398 	.word	0x08007398
 8000d04:	080073a0 	.word	0x080073a0
 8000d08:	080073c0 	.word	0x080073c0
 8000d0c:	080073e4 	.word	0x080073e4
 8000d10:	080073ec 	.word	0x080073ec
 8000d14:	08007408 	.word	0x08007408
 8000d18:	08007424 	.word	0x08007424
 8000d1c:	f7ff fa18 	bl	8000150 <strlen>
 8000d20:	4603      	mov	r3, r0
 8000d22:	461a      	mov	r2, r3
 8000d24:	683b      	ldr	r3, [r7, #0]
 8000d26:	4413      	add	r3, r2
 8000d28:	4aa4      	ldr	r2, [pc, #656]	; (8000fbc <tcp_http_mt+0xa10>)
 8000d2a:	461d      	mov	r5, r3
 8000d2c:	4614      	mov	r4, r2
 8000d2e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d30:	6028      	str	r0, [r5, #0]
 8000d32:	6069      	str	r1, [r5, #4]
 8000d34:	60aa      	str	r2, [r5, #8]
 8000d36:	60eb      	str	r3, [r5, #12]
 8000d38:	cc07      	ldmia	r4!, {r0, r1, r2}
 8000d3a:	6128      	str	r0, [r5, #16]
 8000d3c:	6169      	str	r1, [r5, #20]
 8000d3e:	61aa      	str	r2, [r5, #24]
							strcat((char*)buf, "</tr>");
 8000d40:	6838      	ldr	r0, [r7, #0]
 8000d42:	f7ff fa05 	bl	8000150 <strlen>
 8000d46:	4603      	mov	r3, r0
 8000d48:	461a      	mov	r2, r3
 8000d4a:	683b      	ldr	r3, [r7, #0]
 8000d4c:	4413      	add	r3, r2
 8000d4e:	4a9c      	ldr	r2, [pc, #624]	; (8000fc0 <tcp_http_mt+0xa14>)
 8000d50:	6810      	ldr	r0, [r2, #0]
 8000d52:	6018      	str	r0, [r3, #0]
 8000d54:	8892      	ldrh	r2, [r2, #4]
 8000d56:	809a      	strh	r2, [r3, #4]
							strcat((char*)buf, "<tr>");
 8000d58:	6838      	ldr	r0, [r7, #0]
 8000d5a:	f7ff f9f9 	bl	8000150 <strlen>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	461a      	mov	r2, r3
 8000d62:	683b      	ldr	r3, [r7, #0]
 8000d64:	4413      	add	r3, r2
 8000d66:	4a97      	ldr	r2, [pc, #604]	; (8000fc4 <tcp_http_mt+0xa18>)
 8000d68:	6810      	ldr	r0, [r2, #0]
 8000d6a:	6018      	str	r0, [r3, #0]
 8000d6c:	7912      	ldrb	r2, [r2, #4]
 8000d6e:	711a      	strb	r2, [r3, #4]
							strcat((char*)buf, "<td><center>5</center></td>");
 8000d70:	6838      	ldr	r0, [r7, #0]
 8000d72:	f7ff f9ed 	bl	8000150 <strlen>
 8000d76:	4603      	mov	r3, r0
 8000d78:	461a      	mov	r2, r3
 8000d7a:	683b      	ldr	r3, [r7, #0]
 8000d7c:	4413      	add	r3, r2
 8000d7e:	4a92      	ldr	r2, [pc, #584]	; (8000fc8 <tcp_http_mt+0xa1c>)
 8000d80:	461d      	mov	r5, r3
 8000d82:	4614      	mov	r4, r2
 8000d84:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d86:	6028      	str	r0, [r5, #0]
 8000d88:	6069      	str	r1, [r5, #4]
 8000d8a:	60aa      	str	r2, [r5, #8]
 8000d8c:	60eb      	str	r3, [r5, #12]
 8000d8e:	cc07      	ldmia	r4!, {r0, r1, r2}
 8000d90:	6128      	str	r0, [r5, #16]
 8000d92:	6169      	str	r1, [r5, #20]
 8000d94:	61aa      	str	r2, [r5, #24]
							strcat((char*)buf, "</tr>");
 8000d96:	6838      	ldr	r0, [r7, #0]
 8000d98:	f7ff f9da 	bl	8000150 <strlen>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	461a      	mov	r2, r3
 8000da0:	683b      	ldr	r3, [r7, #0]
 8000da2:	4413      	add	r3, r2
 8000da4:	4a86      	ldr	r2, [pc, #536]	; (8000fc0 <tcp_http_mt+0xa14>)
 8000da6:	6810      	ldr	r0, [r2, #0]
 8000da8:	6018      	str	r0, [r3, #0]
 8000daa:	8892      	ldrh	r2, [r2, #4]
 8000dac:	809a      	strh	r2, [r3, #4]
							strcat((char*)buf, "<tr>");
 8000dae:	6838      	ldr	r0, [r7, #0]
 8000db0:	f7ff f9ce 	bl	8000150 <strlen>
 8000db4:	4603      	mov	r3, r0
 8000db6:	461a      	mov	r2, r3
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	4413      	add	r3, r2
 8000dbc:	4a81      	ldr	r2, [pc, #516]	; (8000fc4 <tcp_http_mt+0xa18>)
 8000dbe:	6810      	ldr	r0, [r2, #0]
 8000dc0:	6018      	str	r0, [r3, #0]
 8000dc2:	7912      	ldrb	r2, [r2, #4]
 8000dc4:	711a      	strb	r2, [r3, #4]
							strcat((char*)buf, "<td><center>6</center></td>");
 8000dc6:	6838      	ldr	r0, [r7, #0]
 8000dc8:	f7ff f9c2 	bl	8000150 <strlen>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	461a      	mov	r2, r3
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	4413      	add	r3, r2
 8000dd4:	4a7d      	ldr	r2, [pc, #500]	; (8000fcc <tcp_http_mt+0xa20>)
 8000dd6:	461d      	mov	r5, r3
 8000dd8:	4614      	mov	r4, r2
 8000dda:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ddc:	6028      	str	r0, [r5, #0]
 8000dde:	6069      	str	r1, [r5, #4]
 8000de0:	60aa      	str	r2, [r5, #8]
 8000de2:	60eb      	str	r3, [r5, #12]
 8000de4:	cc07      	ldmia	r4!, {r0, r1, r2}
 8000de6:	6128      	str	r0, [r5, #16]
 8000de8:	6169      	str	r1, [r5, #20]
 8000dea:	61aa      	str	r2, [r5, #24]
							strcat((char*)buf, "</tr>");
 8000dec:	6838      	ldr	r0, [r7, #0]
 8000dee:	f7ff f9af 	bl	8000150 <strlen>
 8000df2:	4603      	mov	r3, r0
 8000df4:	461a      	mov	r2, r3
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	4413      	add	r3, r2
 8000dfa:	4a71      	ldr	r2, [pc, #452]	; (8000fc0 <tcp_http_mt+0xa14>)
 8000dfc:	6810      	ldr	r0, [r2, #0]
 8000dfe:	6018      	str	r0, [r3, #0]
 8000e00:	8892      	ldrh	r2, [r2, #4]
 8000e02:	809a      	strh	r2, [r3, #4]
							strcat((char*)buf, "<tr>");
 8000e04:	6838      	ldr	r0, [r7, #0]
 8000e06:	f7ff f9a3 	bl	8000150 <strlen>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	461a      	mov	r2, r3
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	4413      	add	r3, r2
 8000e12:	4a6c      	ldr	r2, [pc, #432]	; (8000fc4 <tcp_http_mt+0xa18>)
 8000e14:	6810      	ldr	r0, [r2, #0]
 8000e16:	6018      	str	r0, [r3, #0]
 8000e18:	7912      	ldrb	r2, [r2, #4]
 8000e1a:	711a      	strb	r2, [r3, #4]
							strcat((char*)buf, "<td><center>7</center></td>");
 8000e1c:	6838      	ldr	r0, [r7, #0]
 8000e1e:	f7ff f997 	bl	8000150 <strlen>
 8000e22:	4603      	mov	r3, r0
 8000e24:	461a      	mov	r2, r3
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	4413      	add	r3, r2
 8000e2a:	4a69      	ldr	r2, [pc, #420]	; (8000fd0 <tcp_http_mt+0xa24>)
 8000e2c:	461d      	mov	r5, r3
 8000e2e:	4614      	mov	r4, r2
 8000e30:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000e32:	6028      	str	r0, [r5, #0]
 8000e34:	6069      	str	r1, [r5, #4]
 8000e36:	60aa      	str	r2, [r5, #8]
 8000e38:	60eb      	str	r3, [r5, #12]
 8000e3a:	cc07      	ldmia	r4!, {r0, r1, r2}
 8000e3c:	6128      	str	r0, [r5, #16]
 8000e3e:	6169      	str	r1, [r5, #20]
 8000e40:	61aa      	str	r2, [r5, #24]
							strcat((char*)buf, "</tr>");
 8000e42:	6838      	ldr	r0, [r7, #0]
 8000e44:	f7ff f984 	bl	8000150 <strlen>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	461a      	mov	r2, r3
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	4413      	add	r3, r2
 8000e50:	4a5b      	ldr	r2, [pc, #364]	; (8000fc0 <tcp_http_mt+0xa14>)
 8000e52:	6810      	ldr	r0, [r2, #0]
 8000e54:	6018      	str	r0, [r3, #0]
 8000e56:	8892      	ldrh	r2, [r2, #4]
 8000e58:	809a      	strh	r2, [r3, #4]
							strcat((char*)buf, "<tr>");
 8000e5a:	6838      	ldr	r0, [r7, #0]
 8000e5c:	f7ff f978 	bl	8000150 <strlen>
 8000e60:	4603      	mov	r3, r0
 8000e62:	461a      	mov	r2, r3
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	4413      	add	r3, r2
 8000e68:	4a56      	ldr	r2, [pc, #344]	; (8000fc4 <tcp_http_mt+0xa18>)
 8000e6a:	6810      	ldr	r0, [r2, #0]
 8000e6c:	6018      	str	r0, [r3, #0]
 8000e6e:	7912      	ldrb	r2, [r2, #4]
 8000e70:	711a      	strb	r2, [r3, #4]
							strcat((char*)buf, "<td><center>8</center></td>");
 8000e72:	6838      	ldr	r0, [r7, #0]
 8000e74:	f7ff f96c 	bl	8000150 <strlen>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	461a      	mov	r2, r3
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	4413      	add	r3, r2
 8000e80:	4a54      	ldr	r2, [pc, #336]	; (8000fd4 <tcp_http_mt+0xa28>)
 8000e82:	461d      	mov	r5, r3
 8000e84:	4614      	mov	r4, r2
 8000e86:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000e88:	6028      	str	r0, [r5, #0]
 8000e8a:	6069      	str	r1, [r5, #4]
 8000e8c:	60aa      	str	r2, [r5, #8]
 8000e8e:	60eb      	str	r3, [r5, #12]
 8000e90:	cc07      	ldmia	r4!, {r0, r1, r2}
 8000e92:	6128      	str	r0, [r5, #16]
 8000e94:	6169      	str	r1, [r5, #20]
 8000e96:	61aa      	str	r2, [r5, #24]
							strcat((char*)buf, "</tr>");
 8000e98:	6838      	ldr	r0, [r7, #0]
 8000e9a:	f7ff f959 	bl	8000150 <strlen>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	461a      	mov	r2, r3
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	4413      	add	r3, r2
 8000ea6:	4a46      	ldr	r2, [pc, #280]	; (8000fc0 <tcp_http_mt+0xa14>)
 8000ea8:	6810      	ldr	r0, [r2, #0]
 8000eaa:	6018      	str	r0, [r3, #0]
 8000eac:	8892      	ldrh	r2, [r2, #4]
 8000eae:	809a      	strh	r2, [r3, #4]
							strcat((char*)buf, "</table></center>");
 8000eb0:	6838      	ldr	r0, [r7, #0]
 8000eb2:	f7ff f94d 	bl	8000150 <strlen>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	461a      	mov	r2, r3
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	4413      	add	r3, r2
 8000ebe:	4a46      	ldr	r2, [pc, #280]	; (8000fd8 <tcp_http_mt+0xa2c>)
 8000ec0:	461d      	mov	r5, r3
 8000ec2:	4614      	mov	r4, r2
 8000ec4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ec6:	6028      	str	r0, [r5, #0]
 8000ec8:	6069      	str	r1, [r5, #4]
 8000eca:	60aa      	str	r2, [r5, #8]
 8000ecc:	60eb      	str	r3, [r5, #12]
 8000ece:	8823      	ldrh	r3, [r4, #0]
 8000ed0:	822b      	strh	r3, [r5, #16]
							strcat((char*)buf, "<p></p>");
 8000ed2:	6838      	ldr	r0, [r7, #0]
 8000ed4:	f7ff f93c 	bl	8000150 <strlen>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	461a      	mov	r2, r3
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	4413      	add	r3, r2
 8000ee0:	493e      	ldr	r1, [pc, #248]	; (8000fdc <tcp_http_mt+0xa30>)
 8000ee2:	461a      	mov	r2, r3
 8000ee4:	460b      	mov	r3, r1
 8000ee6:	cb03      	ldmia	r3!, {r0, r1}
 8000ee8:	6010      	str	r0, [r2, #0]
 8000eea:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "<center>");
 8000eec:	6838      	ldr	r0, [r7, #0]
 8000eee:	f7ff f92f 	bl	8000150 <strlen>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	461a      	mov	r2, r3
 8000ef6:	683b      	ldr	r3, [r7, #0]
 8000ef8:	4413      	add	r3, r2
 8000efa:	4939      	ldr	r1, [pc, #228]	; (8000fe0 <tcp_http_mt+0xa34>)
 8000efc:	461a      	mov	r2, r3
 8000efe:	460b      	mov	r3, r1
 8000f00:	cb03      	ldmia	r3!, {r0, r1}
 8000f02:	6010      	str	r0, [r2, #0]
 8000f04:	6051      	str	r1, [r2, #4]
 8000f06:	781b      	ldrb	r3, [r3, #0]
 8000f08:	7213      	strb	r3, [r2, #8]
							strcat((char*)buf, "<a href='http://192.168.0.231'>Voltar</a><br>");
 8000f0a:	6838      	ldr	r0, [r7, #0]
 8000f0c:	f7ff f920 	bl	8000150 <strlen>
 8000f10:	4603      	mov	r3, r0
 8000f12:	461a      	mov	r2, r3
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	4413      	add	r3, r2
 8000f18:	4a32      	ldr	r2, [pc, #200]	; (8000fe4 <tcp_http_mt+0xa38>)
 8000f1a:	4614      	mov	r4, r2
 8000f1c:	469c      	mov	ip, r3
 8000f1e:	f104 0e20 	add.w	lr, r4, #32
 8000f22:	4665      	mov	r5, ip
 8000f24:	4626      	mov	r6, r4
 8000f26:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000f28:	6028      	str	r0, [r5, #0]
 8000f2a:	6069      	str	r1, [r5, #4]
 8000f2c:	60aa      	str	r2, [r5, #8]
 8000f2e:	60eb      	str	r3, [r5, #12]
 8000f30:	3410      	adds	r4, #16
 8000f32:	f10c 0c10 	add.w	ip, ip, #16
 8000f36:	4574      	cmp	r4, lr
 8000f38:	d1f3      	bne.n	8000f22 <tcp_http_mt+0x976>
 8000f3a:	4665      	mov	r5, ip
 8000f3c:	4623      	mov	r3, r4
 8000f3e:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000f40:	6028      	str	r0, [r5, #0]
 8000f42:	6069      	str	r1, [r5, #4]
 8000f44:	60aa      	str	r2, [r5, #8]
 8000f46:	881b      	ldrh	r3, [r3, #0]
 8000f48:	81ab      	strh	r3, [r5, #12]
							strcat((char*)buf, "</center>");
 8000f4a:	6838      	ldr	r0, [r7, #0]
 8000f4c:	f7ff f900 	bl	8000150 <strlen>
 8000f50:	4603      	mov	r3, r0
 8000f52:	461a      	mov	r2, r3
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	4413      	add	r3, r2
 8000f58:	4923      	ldr	r1, [pc, #140]	; (8000fe8 <tcp_http_mt+0xa3c>)
 8000f5a:	461a      	mov	r2, r3
 8000f5c:	460b      	mov	r3, r1
 8000f5e:	cb03      	ldmia	r3!, {r0, r1}
 8000f60:	6010      	str	r0, [r2, #0]
 8000f62:	6051      	str	r1, [r2, #4]
 8000f64:	881b      	ldrh	r3, [r3, #0]
 8000f66:	8113      	strh	r3, [r2, #8]

							strcat((char*)buf, "</div>");
 8000f68:	6838      	ldr	r0, [r7, #0]
 8000f6a:	f7ff f8f1 	bl	8000150 <strlen>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	461a      	mov	r2, r3
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	4413      	add	r3, r2
 8000f76:	4a1d      	ldr	r2, [pc, #116]	; (8000fec <tcp_http_mt+0xa40>)
 8000f78:	6810      	ldr	r0, [r2, #0]
 8000f7a:	6018      	str	r0, [r3, #0]
 8000f7c:	8891      	ldrh	r1, [r2, #4]
 8000f7e:	7992      	ldrb	r2, [r2, #6]
 8000f80:	8099      	strh	r1, [r3, #4]
 8000f82:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "</body>");
 8000f84:	6838      	ldr	r0, [r7, #0]
 8000f86:	f7ff f8e3 	bl	8000150 <strlen>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	461a      	mov	r2, r3
 8000f8e:	683b      	ldr	r3, [r7, #0]
 8000f90:	4413      	add	r3, r2
 8000f92:	4917      	ldr	r1, [pc, #92]	; (8000ff0 <tcp_http_mt+0xa44>)
 8000f94:	461a      	mov	r2, r3
 8000f96:	460b      	mov	r3, r1
 8000f98:	cb03      	ldmia	r3!, {r0, r1}
 8000f9a:	6010      	str	r0, [r2, #0]
 8000f9c:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "</html>");
 8000f9e:	6838      	ldr	r0, [r7, #0]
 8000fa0:	f7ff f8d6 	bl	8000150 <strlen>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	461a      	mov	r2, r3
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	4413      	add	r3, r2
 8000fac:	4911      	ldr	r1, [pc, #68]	; (8000ff4 <tcp_http_mt+0xa48>)
 8000fae:	461a      	mov	r2, r3
 8000fb0:	460b      	mov	r3, r1
 8000fb2:	cb03      	ldmia	r3!, {r0, r1}
 8000fb4:	6010      	str	r0, [r2, #0]
 8000fb6:	6051      	str	r1, [r2, #4]
 8000fb8:	e10a      	b.n	80011d0 <tcp_http_mt+0xc24>
 8000fba:	bf00      	nop
 8000fbc:	08007440 	.word	0x08007440
 8000fc0:	080073e4 	.word	0x080073e4
 8000fc4:	08007398 	.word	0x08007398
 8000fc8:	0800745c 	.word	0x0800745c
 8000fcc:	08007478 	.word	0x08007478
 8000fd0:	08007494 	.word	0x08007494
 8000fd4:	080074b0 	.word	0x080074b0
 8000fd8:	080074cc 	.word	0x080074cc
 8000fdc:	08007374 	.word	0x08007374
 8000fe0:	080074e0 	.word	0x080074e0
 8000fe4:	080074ec 	.word	0x080074ec
 8000fe8:	0800751c 	.word	0x0800751c
 8000fec:	08007528 	.word	0x08007528
 8000ff0:	080072ec 	.word	0x080072ec
 8000ff4:	080072f4 	.word	0x080072f4
						}
						else
						{
							strcpy((char*)buf,"HTTP/1.0 200 OK\r\nContent-Type: text/html\r\n\r\n");
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	4aaa      	ldr	r2, [pc, #680]	; (80012a4 <tcp_http_mt+0xcf8>)
 8000ffc:	4614      	mov	r4, r2
 8000ffe:	469c      	mov	ip, r3
 8001000:	f104 0e20 	add.w	lr, r4, #32
 8001004:	4665      	mov	r5, ip
 8001006:	4626      	mov	r6, r4
 8001008:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800100a:	6028      	str	r0, [r5, #0]
 800100c:	6069      	str	r1, [r5, #4]
 800100e:	60aa      	str	r2, [r5, #8]
 8001010:	60eb      	str	r3, [r5, #12]
 8001012:	3410      	adds	r4, #16
 8001014:	f10c 0c10 	add.w	ip, ip, #16
 8001018:	4574      	cmp	r4, lr
 800101a:	d1f3      	bne.n	8001004 <tcp_http_mt+0xa58>
 800101c:	4665      	mov	r5, ip
 800101e:	4623      	mov	r3, r4
 8001020:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001022:	6028      	str	r0, [r5, #0]
 8001024:	6069      	str	r1, [r5, #4]
 8001026:	60aa      	str	r2, [r5, #8]
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	732b      	strb	r3, [r5, #12]
							strcat((char*)buf, "<html><head>");
 800102c:	6838      	ldr	r0, [r7, #0]
 800102e:	f7ff f88f 	bl	8000150 <strlen>
 8001032:	4603      	mov	r3, r0
 8001034:	461a      	mov	r2, r3
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	4413      	add	r3, r2
 800103a:	4a9b      	ldr	r2, [pc, #620]	; (80012a8 <tcp_http_mt+0xcfc>)
 800103c:	461c      	mov	r4, r3
 800103e:	4613      	mov	r3, r2
 8001040:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001042:	6020      	str	r0, [r4, #0]
 8001044:	6061      	str	r1, [r4, #4]
 8001046:	60a2      	str	r2, [r4, #8]
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	7323      	strb	r3, [r4, #12]
							strcat((char*)buf, "<title>Escrava Config</title>");
 800104c:	6838      	ldr	r0, [r7, #0]
 800104e:	f7ff f87f 	bl	8000150 <strlen>
 8001052:	4603      	mov	r3, r0
 8001054:	461a      	mov	r2, r3
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	4413      	add	r3, r2
 800105a:	4a94      	ldr	r2, [pc, #592]	; (80012ac <tcp_http_mt+0xd00>)
 800105c:	461d      	mov	r5, r3
 800105e:	4614      	mov	r4, r2
 8001060:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001062:	6028      	str	r0, [r5, #0]
 8001064:	6069      	str	r1, [r5, #4]
 8001066:	60aa      	str	r2, [r5, #8]
 8001068:	60eb      	str	r3, [r5, #12]
 800106a:	cc07      	ldmia	r4!, {r0, r1, r2}
 800106c:	6128      	str	r0, [r5, #16]
 800106e:	6169      	str	r1, [r5, #20]
 8001070:	61aa      	str	r2, [r5, #24]
 8001072:	8823      	ldrh	r3, [r4, #0]
 8001074:	83ab      	strh	r3, [r5, #28]
							strcat((char*)buf, "<link href='https://maxcdn.bootstrapcdn.com/bootstrap/3.3.1/css/bootstrap.min.css' rel='stylesheet'></link>");
 8001076:	6838      	ldr	r0, [r7, #0]
 8001078:	f7ff f86a 	bl	8000150 <strlen>
 800107c:	4603      	mov	r3, r0
 800107e:	461a      	mov	r2, r3
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	4413      	add	r3, r2
 8001084:	4a8a      	ldr	r2, [pc, #552]	; (80012b0 <tcp_http_mt+0xd04>)
 8001086:	4618      	mov	r0, r3
 8001088:	4611      	mov	r1, r2
 800108a:	236c      	movs	r3, #108	; 0x6c
 800108c:	461a      	mov	r2, r3
 800108e:	f005 ff90 	bl	8006fb2 <memcpy>
							strcat((char*)buf, "</head>");
 8001092:	6838      	ldr	r0, [r7, #0]
 8001094:	f7ff f85c 	bl	8000150 <strlen>
 8001098:	4603      	mov	r3, r0
 800109a:	461a      	mov	r2, r3
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	4413      	add	r3, r2
 80010a0:	4984      	ldr	r1, [pc, #528]	; (80012b4 <tcp_http_mt+0xd08>)
 80010a2:	461a      	mov	r2, r3
 80010a4:	460b      	mov	r3, r1
 80010a6:	cb03      	ldmia	r3!, {r0, r1}
 80010a8:	6010      	str	r0, [r2, #0]
 80010aa:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "<body>");
 80010ac:	6838      	ldr	r0, [r7, #0]
 80010ae:	f7ff f84f 	bl	8000150 <strlen>
 80010b2:	4603      	mov	r3, r0
 80010b4:	461a      	mov	r2, r3
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	4413      	add	r3, r2
 80010ba:	4a7f      	ldr	r2, [pc, #508]	; (80012b8 <tcp_http_mt+0xd0c>)
 80010bc:	6810      	ldr	r0, [r2, #0]
 80010be:	6018      	str	r0, [r3, #0]
 80010c0:	8891      	ldrh	r1, [r2, #4]
 80010c2:	7992      	ldrb	r2, [r2, #6]
 80010c4:	8099      	strh	r1, [r3, #4]
 80010c6:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "<div class = 'entradas'>");
 80010c8:	6838      	ldr	r0, [r7, #0]
 80010ca:	f7ff f841 	bl	8000150 <strlen>
 80010ce:	4603      	mov	r3, r0
 80010d0:	461a      	mov	r2, r3
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	4413      	add	r3, r2
 80010d6:	4a79      	ldr	r2, [pc, #484]	; (80012bc <tcp_http_mt+0xd10>)
 80010d8:	461d      	mov	r5, r3
 80010da:	4614      	mov	r4, r2
 80010dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010de:	6028      	str	r0, [r5, #0]
 80010e0:	6069      	str	r1, [r5, #4]
 80010e2:	60aa      	str	r2, [r5, #8]
 80010e4:	60eb      	str	r3, [r5, #12]
 80010e6:	cc03      	ldmia	r4!, {r0, r1}
 80010e8:	6128      	str	r0, [r5, #16]
 80010ea:	6169      	str	r1, [r5, #20]
 80010ec:	7823      	ldrb	r3, [r4, #0]
 80010ee:	762b      	strb	r3, [r5, #24]

							strcat((char*)buf, "<b><center>Menus para configuracao</b><br><br>");
 80010f0:	6838      	ldr	r0, [r7, #0]
 80010f2:	f7ff f82d 	bl	8000150 <strlen>
 80010f6:	4603      	mov	r3, r0
 80010f8:	461a      	mov	r2, r3
 80010fa:	683b      	ldr	r3, [r7, #0]
 80010fc:	4413      	add	r3, r2
 80010fe:	4a70      	ldr	r2, [pc, #448]	; (80012c0 <tcp_http_mt+0xd14>)
 8001100:	4615      	mov	r5, r2
 8001102:	469c      	mov	ip, r3
 8001104:	f105 0e20 	add.w	lr, r5, #32
 8001108:	4664      	mov	r4, ip
 800110a:	462e      	mov	r6, r5
 800110c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800110e:	6020      	str	r0, [r4, #0]
 8001110:	6061      	str	r1, [r4, #4]
 8001112:	60a2      	str	r2, [r4, #8]
 8001114:	60e3      	str	r3, [r4, #12]
 8001116:	3510      	adds	r5, #16
 8001118:	f10c 0c10 	add.w	ip, ip, #16
 800111c:	4575      	cmp	r5, lr
 800111e:	d1f3      	bne.n	8001108 <tcp_http_mt+0xb5c>
 8001120:	4664      	mov	r4, ip
 8001122:	462b      	mov	r3, r5
 8001124:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001126:	6020      	str	r0, [r4, #0]
 8001128:	6061      	str	r1, [r4, #4]
 800112a:	60a2      	str	r2, [r4, #8]
 800112c:	881a      	ldrh	r2, [r3, #0]
 800112e:	789b      	ldrb	r3, [r3, #2]
 8001130:	81a2      	strh	r2, [r4, #12]
 8001132:	73a3      	strb	r3, [r4, #14]
							strcat((char*)buf, "<a href='http://192.168.0.231/rede'>Configurar rede</a><br><br>");
 8001134:	6838      	ldr	r0, [r7, #0]
 8001136:	f7ff f80b 	bl	8000150 <strlen>
 800113a:	4603      	mov	r3, r0
 800113c:	461a      	mov	r2, r3
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	4413      	add	r3, r2
 8001142:	4a60      	ldr	r2, [pc, #384]	; (80012c4 <tcp_http_mt+0xd18>)
 8001144:	4614      	mov	r4, r2
 8001146:	469c      	mov	ip, r3
 8001148:	f104 0e40 	add.w	lr, r4, #64	; 0x40
 800114c:	4665      	mov	r5, ip
 800114e:	4626      	mov	r6, r4
 8001150:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001152:	6028      	str	r0, [r5, #0]
 8001154:	6069      	str	r1, [r5, #4]
 8001156:	60aa      	str	r2, [r5, #8]
 8001158:	60eb      	str	r3, [r5, #12]
 800115a:	3410      	adds	r4, #16
 800115c:	f10c 0c10 	add.w	ip, ip, #16
 8001160:	4574      	cmp	r4, lr
 8001162:	d1f3      	bne.n	800114c <tcp_http_mt+0xba0>
							strcat((char*)buf, "<a href='http://192.168.0.231/interfaces'>Configurar interfaces\n</a><br>");
 8001164:	6838      	ldr	r0, [r7, #0]
 8001166:	f7fe fff3 	bl	8000150 <strlen>
 800116a:	4603      	mov	r3, r0
 800116c:	461a      	mov	r2, r3
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	4413      	add	r3, r2
 8001172:	4a55      	ldr	r2, [pc, #340]	; (80012c8 <tcp_http_mt+0xd1c>)
 8001174:	4618      	mov	r0, r3
 8001176:	4611      	mov	r1, r2
 8001178:	2349      	movs	r3, #73	; 0x49
 800117a:	461a      	mov	r2, r3
 800117c:	f005 ff19 	bl	8006fb2 <memcpy>

							strcat((char*)buf, "</div>");
 8001180:	6838      	ldr	r0, [r7, #0]
 8001182:	f7fe ffe5 	bl	8000150 <strlen>
 8001186:	4603      	mov	r3, r0
 8001188:	461a      	mov	r2, r3
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	4413      	add	r3, r2
 800118e:	4a4f      	ldr	r2, [pc, #316]	; (80012cc <tcp_http_mt+0xd20>)
 8001190:	6810      	ldr	r0, [r2, #0]
 8001192:	6018      	str	r0, [r3, #0]
 8001194:	8891      	ldrh	r1, [r2, #4]
 8001196:	7992      	ldrb	r2, [r2, #6]
 8001198:	8099      	strh	r1, [r3, #4]
 800119a:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "</body>");
 800119c:	6838      	ldr	r0, [r7, #0]
 800119e:	f7fe ffd7 	bl	8000150 <strlen>
 80011a2:	4603      	mov	r3, r0
 80011a4:	461a      	mov	r2, r3
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	4413      	add	r3, r2
 80011aa:	4949      	ldr	r1, [pc, #292]	; (80012d0 <tcp_http_mt+0xd24>)
 80011ac:	461a      	mov	r2, r3
 80011ae:	460b      	mov	r3, r1
 80011b0:	cb03      	ldmia	r3!, {r0, r1}
 80011b2:	6010      	str	r0, [r2, #0]
 80011b4:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "</html>");
 80011b6:	6838      	ldr	r0, [r7, #0]
 80011b8:	f7fe ffca 	bl	8000150 <strlen>
 80011bc:	4603      	mov	r3, r0
 80011be:	461a      	mov	r2, r3
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	4413      	add	r3, r2
 80011c4:	4943      	ldr	r1, [pc, #268]	; (80012d4 <tcp_http_mt+0xd28>)
 80011c6:	461a      	mov	r2, r3
 80011c8:	460b      	mov	r3, r1
 80011ca:	cb03      	ldmia	r3!, {r0, r1}
 80011cc:	6010      	str	r0, [r2, #0]
 80011ce:	6051      	str	r1, [r2, #4]
						}

						blocklen = strlen((char*)buf);
 80011d0:	6838      	ldr	r0, [r7, #0]
 80011d2:	f7fe ffbd 	bl	8000150 <strlen>
 80011d6:	4603      	mov	r3, r0
 80011d8:	833b      	strh	r3, [r7, #24]

						ret = send(sn,buf,blocklen);
 80011da:	8b3a      	ldrh	r2, [r7, #24]
 80011dc:	79fb      	ldrb	r3, [r7, #7]
 80011de:	6839      	ldr	r1, [r7, #0]
 80011e0:	4618      	mov	r0, r3
 80011e2:	f000 fc4f 	bl	8001a84 <send>
 80011e6:	6178      	str	r0, [r7, #20]
						if(ret < 0)
 80011e8:	697b      	ldr	r3, [r7, #20]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	da05      	bge.n	80011fa <tcp_http_mt+0xc4e>
						{
							close(sn);
 80011ee:	79fb      	ldrb	r3, [r7, #7]
 80011f0:	4618      	mov	r0, r3
 80011f2:	f000 fb0f 	bl	8001814 <close>
							return ret;
 80011f6:	697b      	ldr	r3, [r7, #20]
 80011f8:	e04f      	b.n	800129a <tcp_http_mt+0xcee>
						}
						else
						{
							HTTP_reset(sn);
 80011fa:	79fb      	ldrb	r3, [r7, #7]
 80011fc:	4618      	mov	r0, r3
 80011fe:	f7ff f9bd 	bl	800057c <HTTP_reset>
							disconnect(sn);
 8001202:	79fb      	ldrb	r3, [r7, #7]
 8001204:	4618      	mov	r0, r3
 8001206:	f000 fbc7 	bl	8001998 <disconnect>
					if(flagHtmlGen == 1)
 800120a:	e008      	b.n	800121e <tcp_http_mt+0xc72>
						}
					}
				}
				else
				{
					HTTP_reset(sn);
 800120c:	79fb      	ldrb	r3, [r7, #7]
 800120e:	4618      	mov	r0, r3
 8001210:	f7ff f9b4 	bl	800057c <HTTP_reset>
					disconnect(sn);
 8001214:	79fb      	ldrb	r3, [r7, #7]
 8001216:	4618      	mov	r0, r3
 8001218:	f000 fbbe 	bl	8001998 <disconnect>
				}

        	  }
         }
         break;
 800121c:	e035      	b.n	800128a <tcp_http_mt+0xcde>
 800121e:	e034      	b.n	800128a <tcp_http_mt+0xcde>
      case SOCK_CLOSE_WAIT :

    	  HTTP_reset(sn);
 8001220:	79fb      	ldrb	r3, [r7, #7]
 8001222:	4618      	mov	r0, r3
 8001224:	f7ff f9aa 	bl	800057c <HTTP_reset>

         if((ret=disconnect(sn)) != SOCK_OK)
 8001228:	79fb      	ldrb	r3, [r7, #7]
 800122a:	4618      	mov	r0, r3
 800122c:	f000 fbb4 	bl	8001998 <disconnect>
 8001230:	4603      	mov	r3, r0
 8001232:	617b      	str	r3, [r7, #20]
 8001234:	697b      	ldr	r3, [r7, #20]
 8001236:	2b01      	cmp	r3, #1
 8001238:	d029      	beq.n	800128e <tcp_http_mt+0xce2>
         return ret;
 800123a:	697b      	ldr	r3, [r7, #20]
 800123c:	e02d      	b.n	800129a <tcp_http_mt+0xcee>

         break;
      case SOCK_INIT :

    	  HTTP_reset(sn);
 800123e:	79fb      	ldrb	r3, [r7, #7]
 8001240:	4618      	mov	r0, r3
 8001242:	f7ff f99b 	bl	800057c <HTTP_reset>

         if( (ret = listen(sn)) != SOCK_OK) return ret;
 8001246:	79fb      	ldrb	r3, [r7, #7]
 8001248:	4618      	mov	r0, r3
 800124a:	f000 fb3f 	bl	80018cc <listen>
 800124e:	4603      	mov	r3, r0
 8001250:	617b      	str	r3, [r7, #20]
 8001252:	697b      	ldr	r3, [r7, #20]
 8001254:	2b01      	cmp	r3, #1
 8001256:	d01c      	beq.n	8001292 <tcp_http_mt+0xce6>
 8001258:	697b      	ldr	r3, [r7, #20]
 800125a:	e01e      	b.n	800129a <tcp_http_mt+0xcee>
         break;
      case SOCK_CLOSED:

    	  HTTP_reset(sn);
 800125c:	79fb      	ldrb	r3, [r7, #7]
 800125e:	4618      	mov	r0, r3
 8001260:	f7ff f98c 	bl	800057c <HTTP_reset>

         if((ret=socket(sn,Sn_MR_TCP,port,0x00)) != sn)
 8001264:	88ba      	ldrh	r2, [r7, #4]
 8001266:	79f8      	ldrb	r0, [r7, #7]
 8001268:	2300      	movs	r3, #0
 800126a:	2101      	movs	r1, #1
 800126c:	f000 f9da 	bl	8001624 <socket>
 8001270:	4603      	mov	r3, r0
 8001272:	617b      	str	r3, [r7, #20]
 8001274:	79fb      	ldrb	r3, [r7, #7]
 8001276:	697a      	ldr	r2, [r7, #20]
 8001278:	429a      	cmp	r2, r3
 800127a:	d00c      	beq.n	8001296 <tcp_http_mt+0xcea>
         return ret;
 800127c:	697b      	ldr	r3, [r7, #20]
 800127e:	e00c      	b.n	800129a <tcp_http_mt+0xcee>

         break;

      default:
    	  HTTP_reset(sn);
 8001280:	79fb      	ldrb	r3, [r7, #7]
 8001282:	4618      	mov	r0, r3
 8001284:	f7ff f97a 	bl	800057c <HTTP_reset>
         break;
 8001288:	e006      	b.n	8001298 <tcp_http_mt+0xcec>
         break;
 800128a:	bf00      	nop
 800128c:	e004      	b.n	8001298 <tcp_http_mt+0xcec>
         break;
 800128e:	bf00      	nop
 8001290:	e002      	b.n	8001298 <tcp_http_mt+0xcec>
         break;
 8001292:	bf00      	nop
 8001294:	e000      	b.n	8001298 <tcp_http_mt+0xcec>
         break;
 8001296:	bf00      	nop
   }
   return 1;
 8001298:	2301      	movs	r3, #1
}
 800129a:	4618      	mov	r0, r3
 800129c:	3724      	adds	r7, #36	; 0x24
 800129e:	46bd      	mov	sp, r7
 80012a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012a2:	bf00      	nop
 80012a4:	08007070 	.word	0x08007070
 80012a8:	080070a0 	.word	0x080070a0
 80012ac:	08007308 	.word	0x08007308
 80012b0:	08007530 	.word	0x08007530
 80012b4:	080070d0 	.word	0x080070d0
 80012b8:	080070d8 	.word	0x080070d8
 80012bc:	08007328 	.word	0x08007328
 80012c0:	0800759c 	.word	0x0800759c
 80012c4:	080075cc 	.word	0x080075cc
 80012c8:	0800760c 	.word	0x0800760c
 80012cc:	08007528 	.word	0x08007528
 80012d0:	080072ec 	.word	0x080072ec
 80012d4:	080072f4 	.word	0x080072f4

080012d8 <StartEthernet>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartEthernet */
void StartEthernet(void *argument)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b084      	sub	sp, #16
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	uint8_t i;
  /* Infinite loop */
  for(;;)
  {
	  for(i=4;i<_WIZCHIP_SOCK_NUM_;i++)
 80012e0:	2304      	movs	r3, #4
 80012e2:	73fb      	strb	r3, [r7, #15]
 80012e4:	e008      	b.n	80012f8 <StartEthernet+0x20>
	  {
	  	tcp_http_mt(i, gDATABUF, 80);
 80012e6:	7bfb      	ldrb	r3, [r7, #15]
 80012e8:	2250      	movs	r2, #80	; 0x50
 80012ea:	490d      	ldr	r1, [pc, #52]	; (8001320 <StartEthernet+0x48>)
 80012ec:	4618      	mov	r0, r3
 80012ee:	f7ff f95d 	bl	80005ac <tcp_http_mt>
	  for(i=4;i<_WIZCHIP_SOCK_NUM_;i++)
 80012f2:	7bfb      	ldrb	r3, [r7, #15]
 80012f4:	3301      	adds	r3, #1
 80012f6:	73fb      	strb	r3, [r7, #15]
 80012f8:	7bfb      	ldrb	r3, [r7, #15]
 80012fa:	2b07      	cmp	r3, #7
 80012fc:	d9f3      	bls.n	80012e6 <StartEthernet+0xe>
	  }
	  //4 sockets para modbus TCP
	  for(i=0;i<4;i++)
 80012fe:	2300      	movs	r3, #0
 8001300:	73fb      	strb	r3, [r7, #15]
 8001302:	e009      	b.n	8001318 <StartEthernet+0x40>
	  {
	  	tcp_http_mt(i, gDATABUF, 502);
 8001304:	7bfb      	ldrb	r3, [r7, #15]
 8001306:	f44f 72fb 	mov.w	r2, #502	; 0x1f6
 800130a:	4905      	ldr	r1, [pc, #20]	; (8001320 <StartEthernet+0x48>)
 800130c:	4618      	mov	r0, r3
 800130e:	f7ff f94d 	bl	80005ac <tcp_http_mt>
	  for(i=0;i<4;i++)
 8001312:	7bfb      	ldrb	r3, [r7, #15]
 8001314:	3301      	adds	r3, #1
 8001316:	73fb      	strb	r3, [r7, #15]
 8001318:	7bfb      	ldrb	r3, [r7, #15]
 800131a:	2b03      	cmp	r3, #3
 800131c:	d9f2      	bls.n	8001304 <StartEthernet+0x2c>
	  for(i=4;i<_WIZCHIP_SOCK_NUM_;i++)
 800131e:	e7df      	b.n	80012e0 <StartEthernet+0x8>
 8001320:	20001aa4 	.word	0x20001aa4

08001324 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4a04      	ldr	r2, [pc, #16]	; (8001344 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d101      	bne.n	800133a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001336:	f001 fccd 	bl	8002cd4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800133a:	bf00      	nop
 800133c:	3708      	adds	r7, #8
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	40012c00 	.word	0x40012c00

08001348 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800134c:	bf00      	nop
 800134e:	46bd      	mov	sp, r7
 8001350:	bc80      	pop	{r7}
 8001352:	4770      	bx	lr

08001354 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b084      	sub	sp, #16
 8001358:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800135a:	4b18      	ldr	r3, [pc, #96]	; (80013bc <HAL_MspInit+0x68>)
 800135c:	699b      	ldr	r3, [r3, #24]
 800135e:	4a17      	ldr	r2, [pc, #92]	; (80013bc <HAL_MspInit+0x68>)
 8001360:	f043 0301 	orr.w	r3, r3, #1
 8001364:	6193      	str	r3, [r2, #24]
 8001366:	4b15      	ldr	r3, [pc, #84]	; (80013bc <HAL_MspInit+0x68>)
 8001368:	699b      	ldr	r3, [r3, #24]
 800136a:	f003 0301 	and.w	r3, r3, #1
 800136e:	60bb      	str	r3, [r7, #8]
 8001370:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001372:	4b12      	ldr	r3, [pc, #72]	; (80013bc <HAL_MspInit+0x68>)
 8001374:	69db      	ldr	r3, [r3, #28]
 8001376:	4a11      	ldr	r2, [pc, #68]	; (80013bc <HAL_MspInit+0x68>)
 8001378:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800137c:	61d3      	str	r3, [r2, #28]
 800137e:	4b0f      	ldr	r3, [pc, #60]	; (80013bc <HAL_MspInit+0x68>)
 8001380:	69db      	ldr	r3, [r3, #28]
 8001382:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001386:	607b      	str	r3, [r7, #4]
 8001388:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800138a:	2200      	movs	r2, #0
 800138c:	210f      	movs	r1, #15
 800138e:	f06f 0001 	mvn.w	r0, #1
 8001392:	f001 fd70 	bl	8002e76 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001396:	4b0a      	ldr	r3, [pc, #40]	; (80013c0 <HAL_MspInit+0x6c>)
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	60fb      	str	r3, [r7, #12]
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80013a2:	60fb      	str	r3, [r7, #12]
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80013aa:	60fb      	str	r3, [r7, #12]
 80013ac:	4a04      	ldr	r2, [pc, #16]	; (80013c0 <HAL_MspInit+0x6c>)
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013b2:	bf00      	nop
 80013b4:	3710      	adds	r7, #16
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	40021000 	.word	0x40021000
 80013c0:	40010000 	.word	0x40010000

080013c4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b088      	sub	sp, #32
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013cc:	f107 0310 	add.w	r3, r7, #16
 80013d0:	2200      	movs	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]
 80013d4:	605a      	str	r2, [r3, #4]
 80013d6:	609a      	str	r2, [r3, #8]
 80013d8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	4a16      	ldr	r2, [pc, #88]	; (8001438 <HAL_I2C_MspInit+0x74>)
 80013e0:	4293      	cmp	r3, r2
 80013e2:	d124      	bne.n	800142e <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013e4:	4b15      	ldr	r3, [pc, #84]	; (800143c <HAL_I2C_MspInit+0x78>)
 80013e6:	699b      	ldr	r3, [r3, #24]
 80013e8:	4a14      	ldr	r2, [pc, #80]	; (800143c <HAL_I2C_MspInit+0x78>)
 80013ea:	f043 0308 	orr.w	r3, r3, #8
 80013ee:	6193      	str	r3, [r2, #24]
 80013f0:	4b12      	ldr	r3, [pc, #72]	; (800143c <HAL_I2C_MspInit+0x78>)
 80013f2:	699b      	ldr	r3, [r3, #24]
 80013f4:	f003 0308 	and.w	r3, r3, #8
 80013f8:	60fb      	str	r3, [r7, #12]
 80013fa:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80013fc:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001400:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001402:	2312      	movs	r3, #18
 8001404:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001406:	2303      	movs	r3, #3
 8001408:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800140a:	f107 0310 	add.w	r3, r7, #16
 800140e:	4619      	mov	r1, r3
 8001410:	480b      	ldr	r0, [pc, #44]	; (8001440 <HAL_I2C_MspInit+0x7c>)
 8001412:	f001 fd5b 	bl	8002ecc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001416:	4b09      	ldr	r3, [pc, #36]	; (800143c <HAL_I2C_MspInit+0x78>)
 8001418:	69db      	ldr	r3, [r3, #28]
 800141a:	4a08      	ldr	r2, [pc, #32]	; (800143c <HAL_I2C_MspInit+0x78>)
 800141c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001420:	61d3      	str	r3, [r2, #28]
 8001422:	4b06      	ldr	r3, [pc, #24]	; (800143c <HAL_I2C_MspInit+0x78>)
 8001424:	69db      	ldr	r3, [r3, #28]
 8001426:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800142a:	60bb      	str	r3, [r7, #8]
 800142c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800142e:	bf00      	nop
 8001430:	3720      	adds	r7, #32
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	40005800 	.word	0x40005800
 800143c:	40021000 	.word	0x40021000
 8001440:	40010c00 	.word	0x40010c00

08001444 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b088      	sub	sp, #32
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800144c:	f107 0310 	add.w	r3, r7, #16
 8001450:	2200      	movs	r2, #0
 8001452:	601a      	str	r2, [r3, #0]
 8001454:	605a      	str	r2, [r3, #4]
 8001456:	609a      	str	r2, [r3, #8]
 8001458:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4a1c      	ldr	r2, [pc, #112]	; (80014d0 <HAL_SPI_MspInit+0x8c>)
 8001460:	4293      	cmp	r3, r2
 8001462:	d131      	bne.n	80014c8 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001464:	4b1b      	ldr	r3, [pc, #108]	; (80014d4 <HAL_SPI_MspInit+0x90>)
 8001466:	69db      	ldr	r3, [r3, #28]
 8001468:	4a1a      	ldr	r2, [pc, #104]	; (80014d4 <HAL_SPI_MspInit+0x90>)
 800146a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800146e:	61d3      	str	r3, [r2, #28]
 8001470:	4b18      	ldr	r3, [pc, #96]	; (80014d4 <HAL_SPI_MspInit+0x90>)
 8001472:	69db      	ldr	r3, [r3, #28]
 8001474:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001478:	60fb      	str	r3, [r7, #12]
 800147a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800147c:	4b15      	ldr	r3, [pc, #84]	; (80014d4 <HAL_SPI_MspInit+0x90>)
 800147e:	699b      	ldr	r3, [r3, #24]
 8001480:	4a14      	ldr	r2, [pc, #80]	; (80014d4 <HAL_SPI_MspInit+0x90>)
 8001482:	f043 0308 	orr.w	r3, r3, #8
 8001486:	6193      	str	r3, [r2, #24]
 8001488:	4b12      	ldr	r3, [pc, #72]	; (80014d4 <HAL_SPI_MspInit+0x90>)
 800148a:	699b      	ldr	r3, [r3, #24]
 800148c:	f003 0308 	and.w	r3, r3, #8
 8001490:	60bb      	str	r3, [r7, #8]
 8001492:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MOSI_Pin;
 8001494:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001498:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800149a:	2302      	movs	r3, #2
 800149c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800149e:	2303      	movs	r3, #3
 80014a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014a2:	f107 0310 	add.w	r3, r7, #16
 80014a6:	4619      	mov	r1, r3
 80014a8:	480b      	ldr	r0, [pc, #44]	; (80014d8 <HAL_SPI_MspInit+0x94>)
 80014aa:	f001 fd0f 	bl	8002ecc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI_MISO_Pin;
 80014ae:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80014b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014b4:	2300      	movs	r3, #0
 80014b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b8:	2300      	movs	r3, #0
 80014ba:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(SPI_MISO_GPIO_Port, &GPIO_InitStruct);
 80014bc:	f107 0310 	add.w	r3, r7, #16
 80014c0:	4619      	mov	r1, r3
 80014c2:	4805      	ldr	r0, [pc, #20]	; (80014d8 <HAL_SPI_MspInit+0x94>)
 80014c4:	f001 fd02 	bl	8002ecc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80014c8:	bf00      	nop
 80014ca:	3720      	adds	r7, #32
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	40003800 	.word	0x40003800
 80014d4:	40021000 	.word	0x40021000
 80014d8:	40010c00 	.word	0x40010c00

080014dc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b08c      	sub	sp, #48	; 0x30
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80014e4:	2300      	movs	r3, #0
 80014e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80014e8:	2300      	movs	r3, #0
 80014ea:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;

  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 80014ec:	2200      	movs	r2, #0
 80014ee:	6879      	ldr	r1, [r7, #4]
 80014f0:	2019      	movs	r0, #25
 80014f2:	f001 fcc0 	bl	8002e76 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80014f6:	2019      	movs	r0, #25
 80014f8:	f001 fcd9 	bl	8002eae <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80014fc:	4b1e      	ldr	r3, [pc, #120]	; (8001578 <HAL_InitTick+0x9c>)
 80014fe:	699b      	ldr	r3, [r3, #24]
 8001500:	4a1d      	ldr	r2, [pc, #116]	; (8001578 <HAL_InitTick+0x9c>)
 8001502:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001506:	6193      	str	r3, [r2, #24]
 8001508:	4b1b      	ldr	r3, [pc, #108]	; (8001578 <HAL_InitTick+0x9c>)
 800150a:	699b      	ldr	r3, [r3, #24]
 800150c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001510:	60fb      	str	r3, [r7, #12]
 8001512:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001514:	f107 0210 	add.w	r2, r7, #16
 8001518:	f107 0314 	add.w	r3, r7, #20
 800151c:	4611      	mov	r1, r2
 800151e:	4618      	mov	r0, r3
 8001520:	f002 fb7c 	bl	8003c1c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001524:	f002 fb66 	bl	8003bf4 <HAL_RCC_GetPCLK2Freq>
 8001528:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800152a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800152c:	4a13      	ldr	r2, [pc, #76]	; (800157c <HAL_InitTick+0xa0>)
 800152e:	fba2 2303 	umull	r2, r3, r2, r3
 8001532:	0c9b      	lsrs	r3, r3, #18
 8001534:	3b01      	subs	r3, #1
 8001536:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001538:	4b11      	ldr	r3, [pc, #68]	; (8001580 <HAL_InitTick+0xa4>)
 800153a:	4a12      	ldr	r2, [pc, #72]	; (8001584 <HAL_InitTick+0xa8>)
 800153c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 800153e:	4b10      	ldr	r3, [pc, #64]	; (8001580 <HAL_InitTick+0xa4>)
 8001540:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001544:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001546:	4a0e      	ldr	r2, [pc, #56]	; (8001580 <HAL_InitTick+0xa4>)
 8001548:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800154a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800154c:	4b0c      	ldr	r3, [pc, #48]	; (8001580 <HAL_InitTick+0xa4>)
 800154e:	2200      	movs	r2, #0
 8001550:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001552:	4b0b      	ldr	r3, [pc, #44]	; (8001580 <HAL_InitTick+0xa4>)
 8001554:	2200      	movs	r2, #0
 8001556:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001558:	4809      	ldr	r0, [pc, #36]	; (8001580 <HAL_InitTick+0xa4>)
 800155a:	f002 fe79 	bl	8004250 <HAL_TIM_Base_Init>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d104      	bne.n	800156e <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001564:	4806      	ldr	r0, [pc, #24]	; (8001580 <HAL_InitTick+0xa4>)
 8001566:	f002 fecb 	bl	8004300 <HAL_TIM_Base_Start_IT>
 800156a:	4603      	mov	r3, r0
 800156c:	e000      	b.n	8001570 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 800156e:	2301      	movs	r3, #1
}
 8001570:	4618      	mov	r0, r3
 8001572:	3730      	adds	r7, #48	; 0x30
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}
 8001578:	40021000 	.word	0x40021000
 800157c:	431bde83 	.word	0x431bde83
 8001580:	20002ac8 	.word	0x20002ac8
 8001584:	40012c00 	.word	0x40012c00

08001588 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800158c:	bf00      	nop
 800158e:	46bd      	mov	sp, r7
 8001590:	bc80      	pop	{r7}
 8001592:	4770      	bx	lr

08001594 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001598:	e7fe      	b.n	8001598 <HardFault_Handler+0x4>

0800159a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800159a:	b480      	push	{r7}
 800159c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800159e:	e7fe      	b.n	800159e <MemManage_Handler+0x4>

080015a0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015a4:	e7fe      	b.n	80015a4 <BusFault_Handler+0x4>

080015a6 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015a6:	b480      	push	{r7}
 80015a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015aa:	e7fe      	b.n	80015aa <UsageFault_Handler+0x4>

080015ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015b0:	bf00      	nop
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bc80      	pop	{r7}
 80015b6:	4770      	bx	lr

080015b8 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80015bc:	4802      	ldr	r0, [pc, #8]	; (80015c8 <TIM1_UP_IRQHandler+0x10>)
 80015be:	f002 fef1 	bl	80043a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80015c2:	bf00      	nop
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	20002ac8 	.word	0x20002ac8

080015cc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015d0:	bf00      	nop
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bc80      	pop	{r7}
 80015d6:	4770      	bx	lr

080015d8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80015d8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80015da:	e003      	b.n	80015e4 <LoopCopyDataInit>

080015dc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80015dc:	4b0b      	ldr	r3, [pc, #44]	; (800160c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80015de:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80015e0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80015e2:	3104      	adds	r1, #4

080015e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80015e4:	480a      	ldr	r0, [pc, #40]	; (8001610 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80015e6:	4b0b      	ldr	r3, [pc, #44]	; (8001614 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80015e8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80015ea:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80015ec:	d3f6      	bcc.n	80015dc <CopyDataInit>
  ldr r2, =_sbss
 80015ee:	4a0a      	ldr	r2, [pc, #40]	; (8001618 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80015f0:	e002      	b.n	80015f8 <LoopFillZerobss>

080015f2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80015f2:	2300      	movs	r3, #0
  str r3, [r2], #4
 80015f4:	f842 3b04 	str.w	r3, [r2], #4

080015f8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80015f8:	4b08      	ldr	r3, [pc, #32]	; (800161c <LoopFillZerobss+0x24>)
  cmp r2, r3
 80015fa:	429a      	cmp	r2, r3
  bcc FillZerobss
 80015fc:	d3f9      	bcc.n	80015f2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80015fe:	f7ff ffe5 	bl	80015cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001602:	f005 fca3 	bl	8006f4c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001606:	f7fe fdab 	bl	8000160 <main>
  bx lr
 800160a:	4770      	bx	lr
  ldr r3, =_sidata
 800160c:	080076c8 	.word	0x080076c8
  ldr r0, =_sdata
 8001610:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001614:	2000004c 	.word	0x2000004c
  ldr r2, =_sbss
 8001618:	2000004c 	.word	0x2000004c
  ldr r3, = _ebss
 800161c:	20002b54 	.word	0x20002b54

08001620 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001620:	e7fe      	b.n	8001620 <ADC1_2_IRQHandler>
	...

08001624 <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 8001624:	b590      	push	{r4, r7, lr}
 8001626:	b083      	sub	sp, #12
 8001628:	af00      	add	r7, sp, #0
 800162a:	4604      	mov	r4, r0
 800162c:	4608      	mov	r0, r1
 800162e:	4611      	mov	r1, r2
 8001630:	461a      	mov	r2, r3
 8001632:	4623      	mov	r3, r4
 8001634:	71fb      	strb	r3, [r7, #7]
 8001636:	4603      	mov	r3, r0
 8001638:	71bb      	strb	r3, [r7, #6]
 800163a:	460b      	mov	r3, r1
 800163c:	80bb      	strh	r3, [r7, #4]
 800163e:	4613      	mov	r3, r2
 8001640:	70fb      	strb	r3, [r7, #3]
	CHECK_SOCKNUM();
 8001642:	79fb      	ldrb	r3, [r7, #7]
 8001644:	2b08      	cmp	r3, #8
 8001646:	d902      	bls.n	800164e <socket+0x2a>
 8001648:	f04f 33ff 	mov.w	r3, #4294967295
 800164c:	e0d3      	b.n	80017f6 <socket+0x1d2>
	switch(protocol)
 800164e:	79bb      	ldrb	r3, [r7, #6]
 8001650:	2b01      	cmp	r3, #1
 8001652:	db03      	blt.n	800165c <socket+0x38>
 8001654:	2b02      	cmp	r3, #2
 8001656:	dd04      	ble.n	8001662 <socket+0x3e>
 8001658:	2b04      	cmp	r3, #4
 800165a:	d002      	beq.n	8001662 <socket+0x3e>
      case Sn_MR_IPRAW :
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
 800165c:	f06f 0304 	mvn.w	r3, #4
 8001660:	e0c9      	b.n	80017f6 <socket+0x1d2>
         break;
 8001662:	bf00      	nop
	}
	if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
 8001664:	78fb      	ldrb	r3, [r7, #3]
 8001666:	f003 0306 	and.w	r3, r3, #6
 800166a:	2b00      	cmp	r3, #0
 800166c:	d002      	beq.n	8001674 <socket+0x50>
 800166e:	f06f 0305 	mvn.w	r3, #5
 8001672:	e0c0      	b.n	80017f6 <socket+0x1d2>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif

	if(flag != 0)
 8001674:	78fb      	ldrb	r3, [r7, #3]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d025      	beq.n	80016c6 <socket+0xa2>
	{
   	switch(protocol)
 800167a:	79bb      	ldrb	r3, [r7, #6]
 800167c:	2b01      	cmp	r3, #1
 800167e:	d002      	beq.n	8001686 <socket+0x62>
 8001680:	2b02      	cmp	r3, #2
 8001682:	d008      	beq.n	8001696 <socket+0x72>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      	      }
   	      #endif
   	      break;
   	   default:
   	      break;
 8001684:	e024      	b.n	80016d0 <socket+0xac>
   	      if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 8001686:	78fb      	ldrb	r3, [r7, #3]
 8001688:	f003 0321 	and.w	r3, r3, #33	; 0x21
 800168c:	2b00      	cmp	r3, #0
 800168e:	d11c      	bne.n	80016ca <socket+0xa6>
 8001690:	f06f 0305 	mvn.w	r3, #5
 8001694:	e0af      	b.n	80017f6 <socket+0x1d2>
   	      if(flag & SF_IGMP_VER2)
 8001696:	78fb      	ldrb	r3, [r7, #3]
 8001698:	f003 0320 	and.w	r3, r3, #32
 800169c:	2b00      	cmp	r3, #0
 800169e:	d006      	beq.n	80016ae <socket+0x8a>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 80016a0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	db02      	blt.n	80016ae <socket+0x8a>
 80016a8:	f06f 0305 	mvn.w	r3, #5
 80016ac:	e0a3      	b.n	80017f6 <socket+0x1d2>
      	      if(flag & SF_UNI_BLOCK)
 80016ae:	78fb      	ldrb	r3, [r7, #3]
 80016b0:	f003 0310 	and.w	r3, r3, #16
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d00a      	beq.n	80016ce <socket+0xaa>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 80016b8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	db06      	blt.n	80016ce <socket+0xaa>
 80016c0:	f06f 0305 	mvn.w	r3, #5
 80016c4:	e097      	b.n	80017f6 <socket+0x1d2>
   	}
   }
 80016c6:	bf00      	nop
 80016c8:	e002      	b.n	80016d0 <socket+0xac>
   	      break;
 80016ca:	bf00      	nop
 80016cc:	e000      	b.n	80016d0 <socket+0xac>
   	      break;
 80016ce:	bf00      	nop
	close(sn);
 80016d0:	79fb      	ldrb	r3, [r7, #7]
 80016d2:	4618      	mov	r0, r3
 80016d4:	f000 f89e 	bl	8001814 <close>
	setSn_MR(sn, (protocol | (flag & 0xF0)));
 80016d8:	79fb      	ldrb	r3, [r7, #7]
 80016da:	009b      	lsls	r3, r3, #2
 80016dc:	3301      	adds	r3, #1
 80016de:	00db      	lsls	r3, r3, #3
 80016e0:	4618      	mov	r0, r3
 80016e2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80016e6:	f023 030f 	bic.w	r3, r3, #15
 80016ea:	b25a      	sxtb	r2, r3
 80016ec:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80016f0:	4313      	orrs	r3, r2
 80016f2:	b25b      	sxtb	r3, r3
 80016f4:	b2db      	uxtb	r3, r3
 80016f6:	4619      	mov	r1, r3
 80016f8:	f000 fba4 	bl	8001e44 <WIZCHIP_WRITE>
	if(!port)
 80016fc:	88bb      	ldrh	r3, [r7, #4]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d110      	bne.n	8001724 <socket+0x100>
	{
	   port = sock_any_port++;
 8001702:	4b3f      	ldr	r3, [pc, #252]	; (8001800 <socket+0x1dc>)
 8001704:	881b      	ldrh	r3, [r3, #0]
 8001706:	1c5a      	adds	r2, r3, #1
 8001708:	b291      	uxth	r1, r2
 800170a:	4a3d      	ldr	r2, [pc, #244]	; (8001800 <socket+0x1dc>)
 800170c:	8011      	strh	r1, [r2, #0]
 800170e:	80bb      	strh	r3, [r7, #4]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 8001710:	4b3b      	ldr	r3, [pc, #236]	; (8001800 <socket+0x1dc>)
 8001712:	881b      	ldrh	r3, [r3, #0]
 8001714:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 8001718:	4293      	cmp	r3, r2
 800171a:	d103      	bne.n	8001724 <socket+0x100>
 800171c:	4b38      	ldr	r3, [pc, #224]	; (8001800 <socket+0x1dc>)
 800171e:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8001722:	801a      	strh	r2, [r3, #0]
	}
   setSn_PORT(sn,port);
 8001724:	79fb      	ldrb	r3, [r7, #7]
 8001726:	009b      	lsls	r3, r3, #2
 8001728:	3301      	adds	r3, #1
 800172a:	00db      	lsls	r3, r3, #3
 800172c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001730:	461a      	mov	r2, r3
 8001732:	88bb      	ldrh	r3, [r7, #4]
 8001734:	0a1b      	lsrs	r3, r3, #8
 8001736:	b29b      	uxth	r3, r3
 8001738:	b2db      	uxtb	r3, r3
 800173a:	4619      	mov	r1, r3
 800173c:	4610      	mov	r0, r2
 800173e:	f000 fb81 	bl	8001e44 <WIZCHIP_WRITE>
 8001742:	79fb      	ldrb	r3, [r7, #7]
 8001744:	009b      	lsls	r3, r3, #2
 8001746:	3301      	adds	r3, #1
 8001748:	00db      	lsls	r3, r3, #3
 800174a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800174e:	461a      	mov	r2, r3
 8001750:	88bb      	ldrh	r3, [r7, #4]
 8001752:	b2db      	uxtb	r3, r3
 8001754:	4619      	mov	r1, r3
 8001756:	4610      	mov	r0, r2
 8001758:	f000 fb74 	bl	8001e44 <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 800175c:	79fb      	ldrb	r3, [r7, #7]
 800175e:	009b      	lsls	r3, r3, #2
 8001760:	3301      	adds	r3, #1
 8001762:	00db      	lsls	r3, r3, #3
 8001764:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001768:	2101      	movs	r1, #1
 800176a:	4618      	mov	r0, r3
 800176c:	f000 fb6a 	bl	8001e44 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8001770:	bf00      	nop
 8001772:	79fb      	ldrb	r3, [r7, #7]
 8001774:	009b      	lsls	r3, r3, #2
 8001776:	3301      	adds	r3, #1
 8001778:	00db      	lsls	r3, r3, #3
 800177a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800177e:	4618      	mov	r0, r3
 8001780:	f000 fb30 	bl	8001de4 <WIZCHIP_READ>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d1f3      	bne.n	8001772 <socket+0x14e>
   sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);
 800178a:	78fb      	ldrb	r3, [r7, #3]
 800178c:	f003 0201 	and.w	r2, r3, #1
 8001790:	79fb      	ldrb	r3, [r7, #7]
 8001792:	fa02 f303 	lsl.w	r3, r2, r3
 8001796:	b21a      	sxth	r2, r3
 8001798:	4b1a      	ldr	r3, [pc, #104]	; (8001804 <socket+0x1e0>)
 800179a:	881b      	ldrh	r3, [r3, #0]
 800179c:	b21b      	sxth	r3, r3
 800179e:	4313      	orrs	r3, r2
 80017a0:	b21b      	sxth	r3, r3
 80017a2:	b29a      	uxth	r2, r3
 80017a4:	4b17      	ldr	r3, [pc, #92]	; (8001804 <socket+0x1e0>)
 80017a6:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 80017a8:	79fb      	ldrb	r3, [r7, #7]
 80017aa:	2201      	movs	r2, #1
 80017ac:	fa02 f303 	lsl.w	r3, r2, r3
 80017b0:	b21b      	sxth	r3, r3
 80017b2:	43db      	mvns	r3, r3
 80017b4:	b21a      	sxth	r2, r3
 80017b6:	4b14      	ldr	r3, [pc, #80]	; (8001808 <socket+0x1e4>)
 80017b8:	881b      	ldrh	r3, [r3, #0]
 80017ba:	b21b      	sxth	r3, r3
 80017bc:	4013      	ands	r3, r2
 80017be:	b21b      	sxth	r3, r3
 80017c0:	b29a      	uxth	r2, r3
 80017c2:	4b11      	ldr	r3, [pc, #68]	; (8001808 <socket+0x1e4>)
 80017c4:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 80017c6:	79fb      	ldrb	r3, [r7, #7]
 80017c8:	4a10      	ldr	r2, [pc, #64]	; (800180c <socket+0x1e8>)
 80017ca:	2100      	movs	r1, #0
 80017cc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   sock_pack_info[sn] = 0;
 80017d0:	79fb      	ldrb	r3, [r7, #7]
 80017d2:	4a0f      	ldr	r2, [pc, #60]	; (8001810 <socket+0x1ec>)
 80017d4:	2100      	movs	r1, #0
 80017d6:	54d1      	strb	r1, [r2, r3]
   while(getSn_SR(sn) == SOCK_CLOSED);
 80017d8:	bf00      	nop
 80017da:	79fb      	ldrb	r3, [r7, #7]
 80017dc:	009b      	lsls	r3, r3, #2
 80017de:	3301      	adds	r3, #1
 80017e0:	00db      	lsls	r3, r3, #3
 80017e2:	f503 7340 	add.w	r3, r3, #768	; 0x300
 80017e6:	4618      	mov	r0, r3
 80017e8:	f000 fafc 	bl	8001de4 <WIZCHIP_READ>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d0f3      	beq.n	80017da <socket+0x1b6>
   return (int8_t)sn;
 80017f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	370c      	adds	r7, #12
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd90      	pop	{r4, r7, pc}
 80017fe:	bf00      	nop
 8001800:	2000001c 	.word	0x2000001c
 8001804:	20000068 	.word	0x20000068
 8001808:	2000006a 	.word	0x2000006a
 800180c:	2000006c 	.word	0x2000006c
 8001810:	2000007c 	.word	0x2000007c

08001814 <close>:

int8_t close(uint8_t sn)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
 800181a:	4603      	mov	r3, r0
 800181c:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 800181e:	79fb      	ldrb	r3, [r7, #7]
 8001820:	2b08      	cmp	r3, #8
 8001822:	d902      	bls.n	800182a <close+0x16>
 8001824:	f04f 33ff 	mov.w	r3, #4294967295
 8001828:	e046      	b.n	80018b8 <close+0xa4>

	setSn_CR(sn,Sn_CR_CLOSE);
 800182a:	79fb      	ldrb	r3, [r7, #7]
 800182c:	009b      	lsls	r3, r3, #2
 800182e:	3301      	adds	r3, #1
 8001830:	00db      	lsls	r3, r3, #3
 8001832:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001836:	2110      	movs	r1, #16
 8001838:	4618      	mov	r0, r3
 800183a:	f000 fb03 	bl	8001e44 <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 800183e:	bf00      	nop
 8001840:	79fb      	ldrb	r3, [r7, #7]
 8001842:	009b      	lsls	r3, r3, #2
 8001844:	3301      	adds	r3, #1
 8001846:	00db      	lsls	r3, r3, #3
 8001848:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800184c:	4618      	mov	r0, r3
 800184e:	f000 fac9 	bl	8001de4 <WIZCHIP_READ>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d1f3      	bne.n	8001840 <close+0x2c>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 8001858:	79fb      	ldrb	r3, [r7, #7]
 800185a:	009b      	lsls	r3, r3, #2
 800185c:	3301      	adds	r3, #1
 800185e:	00db      	lsls	r3, r3, #3
 8001860:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001864:	211f      	movs	r1, #31
 8001866:	4618      	mov	r0, r3
 8001868:	f000 faec 	bl	8001e44 <WIZCHIP_WRITE>
	sock_is_sending &= ~(1<<sn);
 800186c:	79fb      	ldrb	r3, [r7, #7]
 800186e:	2201      	movs	r2, #1
 8001870:	fa02 f303 	lsl.w	r3, r2, r3
 8001874:	b21b      	sxth	r3, r3
 8001876:	43db      	mvns	r3, r3
 8001878:	b21a      	sxth	r2, r3
 800187a:	4b11      	ldr	r3, [pc, #68]	; (80018c0 <close+0xac>)
 800187c:	881b      	ldrh	r3, [r3, #0]
 800187e:	b21b      	sxth	r3, r3
 8001880:	4013      	ands	r3, r2
 8001882:	b21b      	sxth	r3, r3
 8001884:	b29a      	uxth	r2, r3
 8001886:	4b0e      	ldr	r3, [pc, #56]	; (80018c0 <close+0xac>)
 8001888:	801a      	strh	r2, [r3, #0]
	sock_remained_size[sn] = 0;
 800188a:	79fb      	ldrb	r3, [r7, #7]
 800188c:	4a0d      	ldr	r2, [pc, #52]	; (80018c4 <close+0xb0>)
 800188e:	2100      	movs	r1, #0
 8001890:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	sock_pack_info[sn] = 0;
 8001894:	79fb      	ldrb	r3, [r7, #7]
 8001896:	4a0c      	ldr	r2, [pc, #48]	; (80018c8 <close+0xb4>)
 8001898:	2100      	movs	r1, #0
 800189a:	54d1      	strb	r1, [r2, r3]
	while(getSn_SR(sn) != SOCK_CLOSED);
 800189c:	bf00      	nop
 800189e:	79fb      	ldrb	r3, [r7, #7]
 80018a0:	009b      	lsls	r3, r3, #2
 80018a2:	3301      	adds	r3, #1
 80018a4:	00db      	lsls	r3, r3, #3
 80018a6:	f503 7340 	add.w	r3, r3, #768	; 0x300
 80018aa:	4618      	mov	r0, r3
 80018ac:	f000 fa9a 	bl	8001de4 <WIZCHIP_READ>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d1f3      	bne.n	800189e <close+0x8a>
	return SOCK_OK;
 80018b6:	2301      	movs	r3, #1
}
 80018b8:	4618      	mov	r0, r3
 80018ba:	3708      	adds	r7, #8
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	2000006a 	.word	0x2000006a
 80018c4:	2000006c 	.word	0x2000006c
 80018c8:	2000007c 	.word	0x2000007c

080018cc <listen>:

int8_t listen(uint8_t sn)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	4603      	mov	r3, r0
 80018d4:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 80018d6:	79fb      	ldrb	r3, [r7, #7]
 80018d8:	2b08      	cmp	r3, #8
 80018da:	d902      	bls.n	80018e2 <listen+0x16>
 80018dc:	f04f 33ff 	mov.w	r3, #4294967295
 80018e0:	e055      	b.n	800198e <listen+0xc2>
   CHECK_SOCKMODE(Sn_MR_TCP);
 80018e2:	79fb      	ldrb	r3, [r7, #7]
 80018e4:	009b      	lsls	r3, r3, #2
 80018e6:	3301      	adds	r3, #1
 80018e8:	00db      	lsls	r3, r3, #3
 80018ea:	4618      	mov	r0, r3
 80018ec:	f000 fa7a 	bl	8001de4 <WIZCHIP_READ>
 80018f0:	4603      	mov	r3, r0
 80018f2:	f003 030f 	and.w	r3, r3, #15
 80018f6:	2b01      	cmp	r3, #1
 80018f8:	d002      	beq.n	8001900 <listen+0x34>
 80018fa:	f06f 0304 	mvn.w	r3, #4
 80018fe:	e046      	b.n	800198e <listen+0xc2>
	CHECK_SOCKINIT();
 8001900:	79fb      	ldrb	r3, [r7, #7]
 8001902:	009b      	lsls	r3, r3, #2
 8001904:	3301      	adds	r3, #1
 8001906:	00db      	lsls	r3, r3, #3
 8001908:	f503 7340 	add.w	r3, r3, #768	; 0x300
 800190c:	4618      	mov	r0, r3
 800190e:	f000 fa69 	bl	8001de4 <WIZCHIP_READ>
 8001912:	4603      	mov	r3, r0
 8001914:	2b13      	cmp	r3, #19
 8001916:	d002      	beq.n	800191e <listen+0x52>
 8001918:	f06f 0302 	mvn.w	r3, #2
 800191c:	e037      	b.n	800198e <listen+0xc2>
	setSn_CR(sn,Sn_CR_LISTEN);
 800191e:	79fb      	ldrb	r3, [r7, #7]
 8001920:	009b      	lsls	r3, r3, #2
 8001922:	3301      	adds	r3, #1
 8001924:	00db      	lsls	r3, r3, #3
 8001926:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800192a:	2102      	movs	r1, #2
 800192c:	4618      	mov	r0, r3
 800192e:	f000 fa89 	bl	8001e44 <WIZCHIP_WRITE>
	while(getSn_CR(sn));
 8001932:	bf00      	nop
 8001934:	79fb      	ldrb	r3, [r7, #7]
 8001936:	009b      	lsls	r3, r3, #2
 8001938:	3301      	adds	r3, #1
 800193a:	00db      	lsls	r3, r3, #3
 800193c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001940:	4618      	mov	r0, r3
 8001942:	f000 fa4f 	bl	8001de4 <WIZCHIP_READ>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d1f3      	bne.n	8001934 <listen+0x68>
   while(getSn_SR(sn) != SOCK_LISTEN)
 800194c:	e012      	b.n	8001974 <listen+0xa8>
   {
      if(getSn_CR(sn) == SOCK_CLOSED)
 800194e:	79fb      	ldrb	r3, [r7, #7]
 8001950:	009b      	lsls	r3, r3, #2
 8001952:	3301      	adds	r3, #1
 8001954:	00db      	lsls	r3, r3, #3
 8001956:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800195a:	4618      	mov	r0, r3
 800195c:	f000 fa42 	bl	8001de4 <WIZCHIP_READ>
 8001960:	4603      	mov	r3, r0
 8001962:	2b00      	cmp	r3, #0
 8001964:	d106      	bne.n	8001974 <listen+0xa8>
      {
         close(sn);
 8001966:	79fb      	ldrb	r3, [r7, #7]
 8001968:	4618      	mov	r0, r3
 800196a:	f7ff ff53 	bl	8001814 <close>
         return SOCKERR_SOCKCLOSED;
 800196e:	f06f 0303 	mvn.w	r3, #3
 8001972:	e00c      	b.n	800198e <listen+0xc2>
   while(getSn_SR(sn) != SOCK_LISTEN)
 8001974:	79fb      	ldrb	r3, [r7, #7]
 8001976:	009b      	lsls	r3, r3, #2
 8001978:	3301      	adds	r3, #1
 800197a:	00db      	lsls	r3, r3, #3
 800197c:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001980:	4618      	mov	r0, r3
 8001982:	f000 fa2f 	bl	8001de4 <WIZCHIP_READ>
 8001986:	4603      	mov	r3, r0
 8001988:	2b14      	cmp	r3, #20
 800198a:	d1e0      	bne.n	800194e <listen+0x82>
      }
   }
   return SOCK_OK;
 800198c:	2301      	movs	r3, #1
}
 800198e:	4618      	mov	r0, r3
 8001990:	3708      	adds	r7, #8
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
	...

08001998 <disconnect>:

   return SOCK_OK;
}

int8_t disconnect(uint8_t sn)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b082      	sub	sp, #8
 800199c:	af00      	add	r7, sp, #0
 800199e:	4603      	mov	r3, r0
 80019a0:	71fb      	strb	r3, [r7, #7]
   CHECK_SOCKNUM();
 80019a2:	79fb      	ldrb	r3, [r7, #7]
 80019a4:	2b08      	cmp	r3, #8
 80019a6:	d902      	bls.n	80019ae <disconnect+0x16>
 80019a8:	f04f 33ff 	mov.w	r3, #4294967295
 80019ac:	e062      	b.n	8001a74 <disconnect+0xdc>
   CHECK_SOCKMODE(Sn_MR_TCP);
 80019ae:	79fb      	ldrb	r3, [r7, #7]
 80019b0:	009b      	lsls	r3, r3, #2
 80019b2:	3301      	adds	r3, #1
 80019b4:	00db      	lsls	r3, r3, #3
 80019b6:	4618      	mov	r0, r3
 80019b8:	f000 fa14 	bl	8001de4 <WIZCHIP_READ>
 80019bc:	4603      	mov	r3, r0
 80019be:	f003 030f 	and.w	r3, r3, #15
 80019c2:	2b01      	cmp	r3, #1
 80019c4:	d002      	beq.n	80019cc <disconnect+0x34>
 80019c6:	f06f 0304 	mvn.w	r3, #4
 80019ca:	e053      	b.n	8001a74 <disconnect+0xdc>
	setSn_CR(sn,Sn_CR_DISCON);
 80019cc:	79fb      	ldrb	r3, [r7, #7]
 80019ce:	009b      	lsls	r3, r3, #2
 80019d0:	3301      	adds	r3, #1
 80019d2:	00db      	lsls	r3, r3, #3
 80019d4:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80019d8:	2108      	movs	r1, #8
 80019da:	4618      	mov	r0, r3
 80019dc:	f000 fa32 	bl	8001e44 <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn));
 80019e0:	bf00      	nop
 80019e2:	79fb      	ldrb	r3, [r7, #7]
 80019e4:	009b      	lsls	r3, r3, #2
 80019e6:	3301      	adds	r3, #1
 80019e8:	00db      	lsls	r3, r3, #3
 80019ea:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80019ee:	4618      	mov	r0, r3
 80019f0:	f000 f9f8 	bl	8001de4 <WIZCHIP_READ>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d1f3      	bne.n	80019e2 <disconnect+0x4a>
	sock_is_sending &= ~(1<<sn);
 80019fa:	79fb      	ldrb	r3, [r7, #7]
 80019fc:	2201      	movs	r2, #1
 80019fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001a02:	b21b      	sxth	r3, r3
 8001a04:	43db      	mvns	r3, r3
 8001a06:	b21a      	sxth	r2, r3
 8001a08:	4b1c      	ldr	r3, [pc, #112]	; (8001a7c <disconnect+0xe4>)
 8001a0a:	881b      	ldrh	r3, [r3, #0]
 8001a0c:	b21b      	sxth	r3, r3
 8001a0e:	4013      	ands	r3, r2
 8001a10:	b21b      	sxth	r3, r3
 8001a12:	b29a      	uxth	r2, r3
 8001a14:	4b19      	ldr	r3, [pc, #100]	; (8001a7c <disconnect+0xe4>)
 8001a16:	801a      	strh	r2, [r3, #0]
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 8001a18:	4b19      	ldr	r3, [pc, #100]	; (8001a80 <disconnect+0xe8>)
 8001a1a:	881b      	ldrh	r3, [r3, #0]
 8001a1c:	461a      	mov	r2, r3
 8001a1e:	79fb      	ldrb	r3, [r7, #7]
 8001a20:	fa42 f303 	asr.w	r3, r2, r3
 8001a24:	f003 0301 	and.w	r3, r3, #1
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d016      	beq.n	8001a5a <disconnect+0xc2>
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	e021      	b.n	8001a74 <disconnect+0xdc>
	while(getSn_SR(sn) != SOCK_CLOSED)
	{
	   if(getSn_IR(sn) & Sn_IR_TIMEOUT)
 8001a30:	79fb      	ldrb	r3, [r7, #7]
 8001a32:	009b      	lsls	r3, r3, #2
 8001a34:	3301      	adds	r3, #1
 8001a36:	00db      	lsls	r3, r3, #3
 8001a38:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f000 f9d1 	bl	8001de4 <WIZCHIP_READ>
 8001a42:	4603      	mov	r3, r0
 8001a44:	f003 0308 	and.w	r3, r3, #8
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d006      	beq.n	8001a5a <disconnect+0xc2>
	   {
	      close(sn);
 8001a4c:	79fb      	ldrb	r3, [r7, #7]
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f7ff fee0 	bl	8001814 <close>
	      return SOCKERR_TIMEOUT;
 8001a54:	f06f 030c 	mvn.w	r3, #12
 8001a58:	e00c      	b.n	8001a74 <disconnect+0xdc>
	while(getSn_SR(sn) != SOCK_CLOSED)
 8001a5a:	79fb      	ldrb	r3, [r7, #7]
 8001a5c:	009b      	lsls	r3, r3, #2
 8001a5e:	3301      	adds	r3, #1
 8001a60:	00db      	lsls	r3, r3, #3
 8001a62:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001a66:	4618      	mov	r0, r3
 8001a68:	f000 f9bc 	bl	8001de4 <WIZCHIP_READ>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d1de      	bne.n	8001a30 <disconnect+0x98>
	   }
	}
	return SOCK_OK;
 8001a72:	2301      	movs	r3, #1
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	3708      	adds	r7, #8
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}
 8001a7c:	2000006a 	.word	0x2000006a
 8001a80:	20000068 	.word	0x20000068

08001a84 <send>:

int32_t send(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b084      	sub	sp, #16
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	6039      	str	r1, [r7, #0]
 8001a8e:	71fb      	strb	r3, [r7, #7]
 8001a90:	4613      	mov	r3, r2
 8001a92:	80bb      	strh	r3, [r7, #4]
   uint8_t tmp=0;
 8001a94:	2300      	movs	r3, #0
 8001a96:	73fb      	strb	r3, [r7, #15]
   uint16_t freesize=0;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	81bb      	strh	r3, [r7, #12]

   CHECK_SOCKNUM();
 8001a9c:	79fb      	ldrb	r3, [r7, #7]
 8001a9e:	2b08      	cmp	r3, #8
 8001aa0:	d902      	bls.n	8001aa8 <send+0x24>
 8001aa2:	f04f 33ff 	mov.w	r3, #4294967295
 8001aa6:	e0de      	b.n	8001c66 <send+0x1e2>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8001aa8:	79fb      	ldrb	r3, [r7, #7]
 8001aaa:	009b      	lsls	r3, r3, #2
 8001aac:	3301      	adds	r3, #1
 8001aae:	00db      	lsls	r3, r3, #3
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f000 f997 	bl	8001de4 <WIZCHIP_READ>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	f003 030f 	and.w	r3, r3, #15
 8001abc:	2b01      	cmp	r3, #1
 8001abe:	d002      	beq.n	8001ac6 <send+0x42>
 8001ac0:	f06f 0304 	mvn.w	r3, #4
 8001ac4:	e0cf      	b.n	8001c66 <send+0x1e2>
   CHECK_SOCKDATA();
 8001ac6:	88bb      	ldrh	r3, [r7, #4]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d102      	bne.n	8001ad2 <send+0x4e>
 8001acc:	f06f 030d 	mvn.w	r3, #13
 8001ad0:	e0c9      	b.n	8001c66 <send+0x1e2>
   tmp = getSn_SR(sn);
 8001ad2:	79fb      	ldrb	r3, [r7, #7]
 8001ad4:	009b      	lsls	r3, r3, #2
 8001ad6:	3301      	adds	r3, #1
 8001ad8:	00db      	lsls	r3, r3, #3
 8001ada:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f000 f980 	bl	8001de4 <WIZCHIP_READ>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	73fb      	strb	r3, [r7, #15]
   if(tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) return SOCKERR_SOCKSTATUS;
 8001ae8:	7bfb      	ldrb	r3, [r7, #15]
 8001aea:	2b17      	cmp	r3, #23
 8001aec:	d005      	beq.n	8001afa <send+0x76>
 8001aee:	7bfb      	ldrb	r3, [r7, #15]
 8001af0:	2b1c      	cmp	r3, #28
 8001af2:	d002      	beq.n	8001afa <send+0x76>
 8001af4:	f06f 0306 	mvn.w	r3, #6
 8001af8:	e0b5      	b.n	8001c66 <send+0x1e2>
   if( sock_is_sending & (1<<sn) )
 8001afa:	4b5d      	ldr	r3, [pc, #372]	; (8001c70 <send+0x1ec>)
 8001afc:	881b      	ldrh	r3, [r3, #0]
 8001afe:	461a      	mov	r2, r3
 8001b00:	79fb      	ldrb	r3, [r7, #7]
 8001b02:	fa42 f303 	asr.w	r3, r2, r3
 8001b06:	f003 0301 	and.w	r3, r3, #1
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d039      	beq.n	8001b82 <send+0xfe>
   {
      tmp = getSn_IR(sn);
 8001b0e:	79fb      	ldrb	r3, [r7, #7]
 8001b10:	009b      	lsls	r3, r3, #2
 8001b12:	3301      	adds	r3, #1
 8001b14:	00db      	lsls	r3, r3, #3
 8001b16:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f000 f962 	bl	8001de4 <WIZCHIP_READ>
 8001b20:	4603      	mov	r3, r0
 8001b22:	f003 031f 	and.w	r3, r3, #31
 8001b26:	73fb      	strb	r3, [r7, #15]
      if(tmp & Sn_IR_SENDOK)
 8001b28:	7bfb      	ldrb	r3, [r7, #15]
 8001b2a:	f003 0310 	and.w	r3, r3, #16
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d019      	beq.n	8001b66 <send+0xe2>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 8001b32:	79fb      	ldrb	r3, [r7, #7]
 8001b34:	009b      	lsls	r3, r3, #2
 8001b36:	3301      	adds	r3, #1
 8001b38:	00db      	lsls	r3, r3, #3
 8001b3a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001b3e:	2110      	movs	r1, #16
 8001b40:	4618      	mov	r0, r3
 8001b42:	f000 f97f 	bl	8001e44 <WIZCHIP_WRITE>
               setSn_CR(sn,Sn_CR_SEND);
               while(getSn_CR(sn));
               return SOCKERR_BUSY;
            }
         #endif
         sock_is_sending &= ~(1<<sn);
 8001b46:	79fb      	ldrb	r3, [r7, #7]
 8001b48:	2201      	movs	r2, #1
 8001b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4e:	b21b      	sxth	r3, r3
 8001b50:	43db      	mvns	r3, r3
 8001b52:	b21a      	sxth	r2, r3
 8001b54:	4b46      	ldr	r3, [pc, #280]	; (8001c70 <send+0x1ec>)
 8001b56:	881b      	ldrh	r3, [r3, #0]
 8001b58:	b21b      	sxth	r3, r3
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	b21b      	sxth	r3, r3
 8001b5e:	b29a      	uxth	r2, r3
 8001b60:	4b43      	ldr	r3, [pc, #268]	; (8001c70 <send+0x1ec>)
 8001b62:	801a      	strh	r2, [r3, #0]
 8001b64:	e00d      	b.n	8001b82 <send+0xfe>
      }
      else if(tmp & Sn_IR_TIMEOUT)
 8001b66:	7bfb      	ldrb	r3, [r7, #15]
 8001b68:	f003 0308 	and.w	r3, r3, #8
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d006      	beq.n	8001b7e <send+0xfa>
      {
         close(sn);
 8001b70:	79fb      	ldrb	r3, [r7, #7]
 8001b72:	4618      	mov	r0, r3
 8001b74:	f7ff fe4e 	bl	8001814 <close>
         return SOCKERR_TIMEOUT;
 8001b78:	f06f 030c 	mvn.w	r3, #12
 8001b7c:	e073      	b.n	8001c66 <send+0x1e2>
      }
      else return SOCK_BUSY;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	e071      	b.n	8001c66 <send+0x1e2>
   }
   freesize = getSn_TxMAX(sn);
 8001b82:	79fb      	ldrb	r3, [r7, #7]
 8001b84:	009b      	lsls	r3, r3, #2
 8001b86:	3301      	adds	r3, #1
 8001b88:	00db      	lsls	r3, r3, #3
 8001b8a:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f000 f928 	bl	8001de4 <WIZCHIP_READ>
 8001b94:	4603      	mov	r3, r0
 8001b96:	b29b      	uxth	r3, r3
 8001b98:	029b      	lsls	r3, r3, #10
 8001b9a:	81bb      	strh	r3, [r7, #12]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 8001b9c:	88ba      	ldrh	r2, [r7, #4]
 8001b9e:	89bb      	ldrh	r3, [r7, #12]
 8001ba0:	429a      	cmp	r2, r3
 8001ba2:	d901      	bls.n	8001ba8 <send+0x124>
 8001ba4:	89bb      	ldrh	r3, [r7, #12]
 8001ba6:	80bb      	strh	r3, [r7, #4]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 8001ba8:	79fb      	ldrb	r3, [r7, #7]
 8001baa:	4618      	mov	r0, r3
 8001bac:	f000 fa0c 	bl	8001fc8 <getSn_TX_FSR>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	81bb      	strh	r3, [r7, #12]
      tmp = getSn_SR(sn);
 8001bb4:	79fb      	ldrb	r3, [r7, #7]
 8001bb6:	009b      	lsls	r3, r3, #2
 8001bb8:	3301      	adds	r3, #1
 8001bba:	00db      	lsls	r3, r3, #3
 8001bbc:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f000 f90f 	bl	8001de4 <WIZCHIP_READ>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	73fb      	strb	r3, [r7, #15]
      if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT))
 8001bca:	7bfb      	ldrb	r3, [r7, #15]
 8001bcc:	2b17      	cmp	r3, #23
 8001bce:	d009      	beq.n	8001be4 <send+0x160>
 8001bd0:	7bfb      	ldrb	r3, [r7, #15]
 8001bd2:	2b1c      	cmp	r3, #28
 8001bd4:	d006      	beq.n	8001be4 <send+0x160>
      {
         close(sn);
 8001bd6:	79fb      	ldrb	r3, [r7, #7]
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f7ff fe1b 	bl	8001814 <close>
         return SOCKERR_SOCKSTATUS;
 8001bde:	f06f 0306 	mvn.w	r3, #6
 8001be2:	e040      	b.n	8001c66 <send+0x1e2>
      }
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 8001be4:	4b23      	ldr	r3, [pc, #140]	; (8001c74 <send+0x1f0>)
 8001be6:	881b      	ldrh	r3, [r3, #0]
 8001be8:	461a      	mov	r2, r3
 8001bea:	79fb      	ldrb	r3, [r7, #7]
 8001bec:	fa42 f303 	asr.w	r3, r2, r3
 8001bf0:	f003 0301 	and.w	r3, r3, #1
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d005      	beq.n	8001c04 <send+0x180>
 8001bf8:	88ba      	ldrh	r2, [r7, #4]
 8001bfa:	89bb      	ldrh	r3, [r7, #12]
 8001bfc:	429a      	cmp	r2, r3
 8001bfe:	d901      	bls.n	8001c04 <send+0x180>
 8001c00:	2300      	movs	r3, #0
 8001c02:	e030      	b.n	8001c66 <send+0x1e2>
      if(len <= freesize) break;
 8001c04:	88ba      	ldrh	r2, [r7, #4]
 8001c06:	89bb      	ldrh	r3, [r7, #12]
 8001c08:	429a      	cmp	r2, r3
 8001c0a:	d900      	bls.n	8001c0e <send+0x18a>
      freesize = getSn_TX_FSR(sn);
 8001c0c:	e7cc      	b.n	8001ba8 <send+0x124>
      if(len <= freesize) break;
 8001c0e:	bf00      	nop
   }
   wiz_send_data(sn, buf, len);
 8001c10:	88ba      	ldrh	r2, [r7, #4]
 8001c12:	79fb      	ldrb	r3, [r7, #7]
 8001c14:	6839      	ldr	r1, [r7, #0]
 8001c16:	4618      	mov	r0, r3
 8001c18:	f000 fa6c 	bl	80020f4 <wiz_send_data>
   #if _WIZCHIP_ == 5200
      sock_next_rd[sn] = getSn_TX_RD(sn) + len;
   #endif
   setSn_CR(sn,Sn_CR_SEND);
 8001c1c:	79fb      	ldrb	r3, [r7, #7]
 8001c1e:	009b      	lsls	r3, r3, #2
 8001c20:	3301      	adds	r3, #1
 8001c22:	00db      	lsls	r3, r3, #3
 8001c24:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001c28:	2120      	movs	r1, #32
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f000 f90a 	bl	8001e44 <WIZCHIP_WRITE>
   /* wait to process the command... */
   while(getSn_CR(sn));
 8001c30:	bf00      	nop
 8001c32:	79fb      	ldrb	r3, [r7, #7]
 8001c34:	009b      	lsls	r3, r3, #2
 8001c36:	3301      	adds	r3, #1
 8001c38:	00db      	lsls	r3, r3, #3
 8001c3a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f000 f8d0 	bl	8001de4 <WIZCHIP_READ>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d1f3      	bne.n	8001c32 <send+0x1ae>
   sock_is_sending |= (1 << sn);
 8001c4a:	79fb      	ldrb	r3, [r7, #7]
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c52:	b21a      	sxth	r2, r3
 8001c54:	4b06      	ldr	r3, [pc, #24]	; (8001c70 <send+0x1ec>)
 8001c56:	881b      	ldrh	r3, [r3, #0]
 8001c58:	b21b      	sxth	r3, r3
 8001c5a:	4313      	orrs	r3, r2
 8001c5c:	b21b      	sxth	r3, r3
 8001c5e:	b29a      	uxth	r2, r3
 8001c60:	4b03      	ldr	r3, [pc, #12]	; (8001c70 <send+0x1ec>)
 8001c62:	801a      	strh	r2, [r3, #0]
   return len;
 8001c64:	88bb      	ldrh	r3, [r7, #4]
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	3710      	adds	r7, #16
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	2000006a 	.word	0x2000006a
 8001c74:	20000068 	.word	0x20000068

08001c78 <recv>:


int32_t recv(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8001c78:	b590      	push	{r4, r7, lr}
 8001c7a:	b085      	sub	sp, #20
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	4603      	mov	r3, r0
 8001c80:	6039      	str	r1, [r7, #0]
 8001c82:	71fb      	strb	r3, [r7, #7]
 8001c84:	4613      	mov	r3, r2
 8001c86:	80bb      	strh	r3, [r7, #4]
   uint8_t  tmp = 0;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	73fb      	strb	r3, [r7, #15]
   uint16_t recvsize = 0;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	81bb      	strh	r3, [r7, #12]
   CHECK_SOCKNUM();
 8001c90:	79fb      	ldrb	r3, [r7, #7]
 8001c92:	2b08      	cmp	r3, #8
 8001c94:	d902      	bls.n	8001c9c <recv+0x24>
 8001c96:	f04f 33ff 	mov.w	r3, #4294967295
 8001c9a:	e09c      	b.n	8001dd6 <recv+0x15e>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8001c9c:	79fb      	ldrb	r3, [r7, #7]
 8001c9e:	009b      	lsls	r3, r3, #2
 8001ca0:	3301      	adds	r3, #1
 8001ca2:	00db      	lsls	r3, r3, #3
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f000 f89d 	bl	8001de4 <WIZCHIP_READ>
 8001caa:	4603      	mov	r3, r0
 8001cac:	f003 030f 	and.w	r3, r3, #15
 8001cb0:	2b01      	cmp	r3, #1
 8001cb2:	d002      	beq.n	8001cba <recv+0x42>
 8001cb4:	f06f 0304 	mvn.w	r3, #4
 8001cb8:	e08d      	b.n	8001dd6 <recv+0x15e>
   CHECK_SOCKDATA();
 8001cba:	88bb      	ldrh	r3, [r7, #4]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d102      	bne.n	8001cc6 <recv+0x4e>
 8001cc0:	f06f 030d 	mvn.w	r3, #13
 8001cc4:	e087      	b.n	8001dd6 <recv+0x15e>

   recvsize = getSn_RxMAX(sn);
 8001cc6:	79fb      	ldrb	r3, [r7, #7]
 8001cc8:	009b      	lsls	r3, r3, #2
 8001cca:	3301      	adds	r3, #1
 8001ccc:	00db      	lsls	r3, r3, #3
 8001cce:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f000 f886 	bl	8001de4 <WIZCHIP_READ>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	b29b      	uxth	r3, r3
 8001cdc:	029b      	lsls	r3, r3, #10
 8001cde:	81bb      	strh	r3, [r7, #12]
   if(recvsize < len) len = recvsize;
 8001ce0:	89ba      	ldrh	r2, [r7, #12]
 8001ce2:	88bb      	ldrh	r3, [r7, #4]
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	d201      	bcs.n	8001cec <recv+0x74>
 8001ce8:	89bb      	ldrh	r3, [r7, #12]
 8001cea:	80bb      	strh	r3, [r7, #4]
   while(1)
   {
      recvsize = getSn_RX_RSR(sn);
 8001cec:	79fb      	ldrb	r3, [r7, #7]
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f000 f9b5 	bl	800205e <getSn_RX_RSR>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	81bb      	strh	r3, [r7, #12]
      tmp = getSn_SR(sn);
 8001cf8:	79fb      	ldrb	r3, [r7, #7]
 8001cfa:	009b      	lsls	r3, r3, #2
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	00db      	lsls	r3, r3, #3
 8001d00:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001d04:	4618      	mov	r0, r3
 8001d06:	f000 f86d 	bl	8001de4 <WIZCHIP_READ>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	73fb      	strb	r3, [r7, #15]
      if (tmp != SOCK_ESTABLISHED)
 8001d0e:	7bfb      	ldrb	r3, [r7, #15]
 8001d10:	2b17      	cmp	r3, #23
 8001d12:	d026      	beq.n	8001d62 <recv+0xea>
      {
         if(tmp == SOCK_CLOSE_WAIT)
 8001d14:	7bfb      	ldrb	r3, [r7, #15]
 8001d16:	2b1c      	cmp	r3, #28
 8001d18:	d11c      	bne.n	8001d54 <recv+0xdc>
         {
            if(recvsize != 0) break;
 8001d1a:	89bb      	ldrh	r3, [r7, #12]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d133      	bne.n	8001d88 <recv+0x110>
            else if(getSn_TX_FSR(sn) == getSn_TxMAX(sn))
 8001d20:	79fb      	ldrb	r3, [r7, #7]
 8001d22:	4618      	mov	r0, r3
 8001d24:	f000 f950 	bl	8001fc8 <getSn_TX_FSR>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	461c      	mov	r4, r3
 8001d2c:	79fb      	ldrb	r3, [r7, #7]
 8001d2e:	009b      	lsls	r3, r3, #2
 8001d30:	3301      	adds	r3, #1
 8001d32:	00db      	lsls	r3, r3, #3
 8001d34:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f000 f853 	bl	8001de4 <WIZCHIP_READ>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	029b      	lsls	r3, r3, #10
 8001d42:	429c      	cmp	r4, r3
 8001d44:	d10d      	bne.n	8001d62 <recv+0xea>
            {
               close(sn);
 8001d46:	79fb      	ldrb	r3, [r7, #7]
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f7ff fd63 	bl	8001814 <close>
               return SOCKERR_SOCKSTATUS;
 8001d4e:	f06f 0306 	mvn.w	r3, #6
 8001d52:	e040      	b.n	8001dd6 <recv+0x15e>
            }
         }
         else
         {
            close(sn);
 8001d54:	79fb      	ldrb	r3, [r7, #7]
 8001d56:	4618      	mov	r0, r3
 8001d58:	f7ff fd5c 	bl	8001814 <close>
            return SOCKERR_SOCKSTATUS;
 8001d5c:	f06f 0306 	mvn.w	r3, #6
 8001d60:	e039      	b.n	8001dd6 <recv+0x15e>
         }
      }
      if((sock_io_mode & (1<<sn)) && (recvsize == 0)) return SOCK_BUSY;
 8001d62:	4b1f      	ldr	r3, [pc, #124]	; (8001de0 <recv+0x168>)
 8001d64:	881b      	ldrh	r3, [r3, #0]
 8001d66:	461a      	mov	r2, r3
 8001d68:	79fb      	ldrb	r3, [r7, #7]
 8001d6a:	fa42 f303 	asr.w	r3, r2, r3
 8001d6e:	f003 0301 	and.w	r3, r3, #1
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d004      	beq.n	8001d80 <recv+0x108>
 8001d76:	89bb      	ldrh	r3, [r7, #12]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d101      	bne.n	8001d80 <recv+0x108>
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	e02a      	b.n	8001dd6 <recv+0x15e>
      if(recvsize != 0) break;
 8001d80:	89bb      	ldrh	r3, [r7, #12]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d102      	bne.n	8001d8c <recv+0x114>
      recvsize = getSn_RX_RSR(sn);
 8001d86:	e7b1      	b.n	8001cec <recv+0x74>
            if(recvsize != 0) break;
 8001d88:	bf00      	nop
 8001d8a:	e000      	b.n	8001d8e <recv+0x116>
      if(recvsize != 0) break;
 8001d8c:	bf00      	nop
   };
   if(recvsize < len) len = recvsize;
 8001d8e:	89ba      	ldrh	r2, [r7, #12]
 8001d90:	88bb      	ldrh	r3, [r7, #4]
 8001d92:	429a      	cmp	r2, r3
 8001d94:	d201      	bcs.n	8001d9a <recv+0x122>
 8001d96:	89bb      	ldrh	r3, [r7, #12]
 8001d98:	80bb      	strh	r3, [r7, #4]
   wiz_recv_data(sn, buf, len);
 8001d9a:	88ba      	ldrh	r2, [r7, #4]
 8001d9c:	79fb      	ldrb	r3, [r7, #7]
 8001d9e:	6839      	ldr	r1, [r7, #0]
 8001da0:	4618      	mov	r0, r3
 8001da2:	f000 fa03 	bl	80021ac <wiz_recv_data>
   setSn_CR(sn,Sn_CR_RECV);
 8001da6:	79fb      	ldrb	r3, [r7, #7]
 8001da8:	009b      	lsls	r3, r3, #2
 8001daa:	3301      	adds	r3, #1
 8001dac:	00db      	lsls	r3, r3, #3
 8001dae:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001db2:	2140      	movs	r1, #64	; 0x40
 8001db4:	4618      	mov	r0, r3
 8001db6:	f000 f845 	bl	8001e44 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8001dba:	bf00      	nop
 8001dbc:	79fb      	ldrb	r3, [r7, #7]
 8001dbe:	009b      	lsls	r3, r3, #2
 8001dc0:	3301      	adds	r3, #1
 8001dc2:	00db      	lsls	r3, r3, #3
 8001dc4:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f000 f80b 	bl	8001de4 <WIZCHIP_READ>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d1f3      	bne.n	8001dbc <recv+0x144>
   return len;
 8001dd4:	88bb      	ldrh	r3, [r7, #4]
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	3714      	adds	r7, #20
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd90      	pop	{r4, r7, pc}
 8001dde:	bf00      	nop
 8001de0:	20000068 	.word	0x20000068

08001de4 <WIZCHIP_READ>:
#define _W5500_SPI_FDM_OP_LEN4_     0x03

////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b084      	sub	sp, #16
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
   uint8_t ret;

   WIZCHIP_CRITICAL_ENTER();
 8001dec:	4b14      	ldr	r3, [pc, #80]	; (8001e40 <WIZCHIP_READ+0x5c>)
 8001dee:	689b      	ldr	r3, [r3, #8]
 8001df0:	4798      	blx	r3
   WIZCHIP.CS._select();
 8001df2:	4b13      	ldr	r3, [pc, #76]	; (8001e40 <WIZCHIP_READ+0x5c>)
 8001df4:	691b      	ldr	r3, [r3, #16]
 8001df6:	4798      	blx	r3
   	   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_FDM_OP_LEN1_);
   #else
      #error "Unsupported _WIZCHIP_IO_SPI_ in W5500 !!!"
   #endif

   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8001df8:	4b11      	ldr	r3, [pc, #68]	; (8001e40 <WIZCHIP_READ+0x5c>)
 8001dfa:	69db      	ldr	r3, [r3, #28]
 8001dfc:	687a      	ldr	r2, [r7, #4]
 8001dfe:	0c12      	lsrs	r2, r2, #16
 8001e00:	b2d2      	uxtb	r2, r2
 8001e02:	4610      	mov	r0, r2
 8001e04:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8001e06:	4b0e      	ldr	r3, [pc, #56]	; (8001e40 <WIZCHIP_READ+0x5c>)
 8001e08:	69db      	ldr	r3, [r3, #28]
 8001e0a:	687a      	ldr	r2, [r7, #4]
 8001e0c:	0a12      	lsrs	r2, r2, #8
 8001e0e:	b2d2      	uxtb	r2, r2
 8001e10:	4610      	mov	r0, r2
 8001e12:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8001e14:	4b0a      	ldr	r3, [pc, #40]	; (8001e40 <WIZCHIP_READ+0x5c>)
 8001e16:	69db      	ldr	r3, [r3, #28]
 8001e18:	687a      	ldr	r2, [r7, #4]
 8001e1a:	b2d2      	uxtb	r2, r2
 8001e1c:	4610      	mov	r0, r2
 8001e1e:	4798      	blx	r3
   ret = WIZCHIP.IF.SPI._read_byte();
 8001e20:	4b07      	ldr	r3, [pc, #28]	; (8001e40 <WIZCHIP_READ+0x5c>)
 8001e22:	699b      	ldr	r3, [r3, #24]
 8001e24:	4798      	blx	r3
 8001e26:	4603      	mov	r3, r0
 8001e28:	73fb      	strb	r3, [r7, #15]
   #endif
#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5000. !!!"
#endif

   WIZCHIP.CS._deselect();
 8001e2a:	4b05      	ldr	r3, [pc, #20]	; (8001e40 <WIZCHIP_READ+0x5c>)
 8001e2c:	695b      	ldr	r3, [r3, #20]
 8001e2e:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8001e30:	4b03      	ldr	r3, [pc, #12]	; (8001e40 <WIZCHIP_READ+0x5c>)
 8001e32:	68db      	ldr	r3, [r3, #12]
 8001e34:	4798      	blx	r3
   return ret;
 8001e36:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	3710      	adds	r7, #16
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	20000020 	.word	0x20000020

08001e44 <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
 8001e4c:	460b      	mov	r3, r1
 8001e4e:	70fb      	strb	r3, [r7, #3]
    WIZCHIP_CRITICAL_ENTER();
 8001e50:	4b16      	ldr	r3, [pc, #88]	; (8001eac <WIZCHIP_WRITE+0x68>)
 8001e52:	689b      	ldr	r3, [r3, #8]
 8001e54:	4798      	blx	r3
    WIZCHIP.CS._select();
 8001e56:	4b15      	ldr	r3, [pc, #84]	; (8001eac <WIZCHIP_WRITE+0x68>)
 8001e58:	691b      	ldr	r3, [r3, #16]
 8001e5a:	4798      	blx	r3

#if( (_WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_SPI_))

   #if  ( _WIZCHIP_IO_MODE_ == _WIZCHIP_IO_MODE_SPI_VDM_ )
   	   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	f043 0304 	orr.w	r3, r3, #4
 8001e62:	607b      	str	r3, [r7, #4]
   	   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_FDM_OP_LEN1_);
   #else
      #error "Unsupported _WIZCHIP_IO_SPI_ in W5500 !!!"
   #endif

   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8001e64:	4b11      	ldr	r3, [pc, #68]	; (8001eac <WIZCHIP_WRITE+0x68>)
 8001e66:	69db      	ldr	r3, [r3, #28]
 8001e68:	687a      	ldr	r2, [r7, #4]
 8001e6a:	0c12      	lsrs	r2, r2, #16
 8001e6c:	b2d2      	uxtb	r2, r2
 8001e6e:	4610      	mov	r0, r2
 8001e70:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8001e72:	4b0e      	ldr	r3, [pc, #56]	; (8001eac <WIZCHIP_WRITE+0x68>)
 8001e74:	69db      	ldr	r3, [r3, #28]
 8001e76:	687a      	ldr	r2, [r7, #4]
 8001e78:	0a12      	lsrs	r2, r2, #8
 8001e7a:	b2d2      	uxtb	r2, r2
 8001e7c:	4610      	mov	r0, r2
 8001e7e:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8001e80:	4b0a      	ldr	r3, [pc, #40]	; (8001eac <WIZCHIP_WRITE+0x68>)
 8001e82:	69db      	ldr	r3, [r3, #28]
 8001e84:	687a      	ldr	r2, [r7, #4]
 8001e86:	b2d2      	uxtb	r2, r2
 8001e88:	4610      	mov	r0, r2
 8001e8a:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte(wb);
 8001e8c:	4b07      	ldr	r3, [pc, #28]	; (8001eac <WIZCHIP_WRITE+0x68>)
 8001e8e:	69db      	ldr	r3, [r3, #28]
 8001e90:	78fa      	ldrb	r2, [r7, #3]
 8001e92:	4610      	mov	r0, r2
 8001e94:	4798      	blx	r3
   #endif
#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5500. !!!"
#endif

   WIZCHIP.CS._deselect();
 8001e96:	4b05      	ldr	r3, [pc, #20]	; (8001eac <WIZCHIP_WRITE+0x68>)
 8001e98:	695b      	ldr	r3, [r3, #20]
 8001e9a:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8001e9c:	4b03      	ldr	r3, [pc, #12]	; (8001eac <WIZCHIP_WRITE+0x68>)
 8001e9e:	68db      	ldr	r3, [r3, #12]
 8001ea0:	4798      	blx	r3
}
 8001ea2:	bf00      	nop
 8001ea4:	3708      	adds	r7, #8
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	20000020 	.word	0x20000020

08001eb0 <WIZCHIP_READ_BUF>:

void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8001eb0:	b590      	push	{r4, r7, lr}
 8001eb2:	b087      	sub	sp, #28
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	60f8      	str	r0, [r7, #12]
 8001eb8:	60b9      	str	r1, [r7, #8]
 8001eba:	4613      	mov	r3, r2
 8001ebc:	80fb      	strh	r3, [r7, #6]
   uint16_t i = 0;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	82fb      	strh	r3, [r7, #22]
   uint16_t j = 0;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	82bb      	strh	r3, [r7, #20]
   WIZCHIP_CRITICAL_ENTER();
 8001ec6:	4b1b      	ldr	r3, [pc, #108]	; (8001f34 <WIZCHIP_READ_BUF+0x84>)
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	4798      	blx	r3
   WIZCHIP.CS._select();
 8001ecc:	4b19      	ldr	r3, [pc, #100]	; (8001f34 <WIZCHIP_READ_BUF+0x84>)
 8001ece:	691b      	ldr	r3, [r3, #16]
 8001ed0:	4798      	blx	r3

#if( (_WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_SPI_))

   #if  ( _WIZCHIP_IO_MODE_ == _WIZCHIP_IO_MODE_SPI_VDM_ )
      AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);
      WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8001ed2:	4b18      	ldr	r3, [pc, #96]	; (8001f34 <WIZCHIP_READ_BUF+0x84>)
 8001ed4:	69db      	ldr	r3, [r3, #28]
 8001ed6:	68fa      	ldr	r2, [r7, #12]
 8001ed8:	0c12      	lsrs	r2, r2, #16
 8001eda:	b2d2      	uxtb	r2, r2
 8001edc:	4610      	mov	r0, r2
 8001ede:	4798      	blx	r3
      WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8001ee0:	4b14      	ldr	r3, [pc, #80]	; (8001f34 <WIZCHIP_READ_BUF+0x84>)
 8001ee2:	69db      	ldr	r3, [r3, #28]
 8001ee4:	68fa      	ldr	r2, [r7, #12]
 8001ee6:	0a12      	lsrs	r2, r2, #8
 8001ee8:	b2d2      	uxtb	r2, r2
 8001eea:	4610      	mov	r0, r2
 8001eec:	4798      	blx	r3
      WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8001eee:	4b11      	ldr	r3, [pc, #68]	; (8001f34 <WIZCHIP_READ_BUF+0x84>)
 8001ef0:	69db      	ldr	r3, [r3, #28]
 8001ef2:	68fa      	ldr	r2, [r7, #12]
 8001ef4:	b2d2      	uxtb	r2, r2
 8001ef6:	4610      	mov	r0, r2
 8001ef8:	4798      	blx	r3
      for(i = 0; i < len; i++,j)
 8001efa:	2300      	movs	r3, #0
 8001efc:	82fb      	strh	r3, [r7, #22]
 8001efe:	e00a      	b.n	8001f16 <WIZCHIP_READ_BUF+0x66>
        pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 8001f00:	4b0c      	ldr	r3, [pc, #48]	; (8001f34 <WIZCHIP_READ_BUF+0x84>)
 8001f02:	699b      	ldr	r3, [r3, #24]
 8001f04:	8afa      	ldrh	r2, [r7, #22]
 8001f06:	68b9      	ldr	r1, [r7, #8]
 8001f08:	188c      	adds	r4, r1, r2
 8001f0a:	4798      	blx	r3
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	7023      	strb	r3, [r4, #0]
      for(i = 0; i < len; i++,j)
 8001f10:	8afb      	ldrh	r3, [r7, #22]
 8001f12:	3301      	adds	r3, #1
 8001f14:	82fb      	strh	r3, [r7, #22]
 8001f16:	8afa      	ldrh	r2, [r7, #22]
 8001f18:	88fb      	ldrh	r3, [r7, #6]
 8001f1a:	429a      	cmp	r2, r3
 8001f1c:	d3f0      	bcc.n	8001f00 <WIZCHIP_READ_BUF+0x50>
   #endif
#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5500. !!!!"
#endif

   WIZCHIP.CS._deselect();
 8001f1e:	4b05      	ldr	r3, [pc, #20]	; (8001f34 <WIZCHIP_READ_BUF+0x84>)
 8001f20:	695b      	ldr	r3, [r3, #20]
 8001f22:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8001f24:	4b03      	ldr	r3, [pc, #12]	; (8001f34 <WIZCHIP_READ_BUF+0x84>)
 8001f26:	68db      	ldr	r3, [r3, #12]
 8001f28:	4798      	blx	r3
}
 8001f2a:	bf00      	nop
 8001f2c:	371c      	adds	r7, #28
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd90      	pop	{r4, r7, pc}
 8001f32:	bf00      	nop
 8001f34:	20000020 	.word	0x20000020

08001f38 <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b086      	sub	sp, #24
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	60f8      	str	r0, [r7, #12]
 8001f40:	60b9      	str	r1, [r7, #8]
 8001f42:	4613      	mov	r3, r2
 8001f44:	80fb      	strh	r3, [r7, #6]
   uint16_t i = 0;
 8001f46:	2300      	movs	r3, #0
 8001f48:	82fb      	strh	r3, [r7, #22]
   uint16_t j = 0;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	82bb      	strh	r3, [r7, #20]
   WIZCHIP_CRITICAL_ENTER();
 8001f4e:	4b1d      	ldr	r3, [pc, #116]	; (8001fc4 <WIZCHIP_WRITE_BUF+0x8c>)
 8001f50:	689b      	ldr	r3, [r3, #8]
 8001f52:	4798      	blx	r3
   WIZCHIP.CS._select();
 8001f54:	4b1b      	ldr	r3, [pc, #108]	; (8001fc4 <WIZCHIP_WRITE_BUF+0x8c>)
 8001f56:	691b      	ldr	r3, [r3, #16]
 8001f58:	4798      	blx	r3

#if( (_WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_SPI_))

   #if  ( _WIZCHIP_IO_MODE_ == _WIZCHIP_IO_MODE_SPI_VDM_ )
      AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	f043 0304 	orr.w	r3, r3, #4
 8001f60:	60fb      	str	r3, [r7, #12]
      WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8001f62:	4b18      	ldr	r3, [pc, #96]	; (8001fc4 <WIZCHIP_WRITE_BUF+0x8c>)
 8001f64:	69db      	ldr	r3, [r3, #28]
 8001f66:	68fa      	ldr	r2, [r7, #12]
 8001f68:	0c12      	lsrs	r2, r2, #16
 8001f6a:	b2d2      	uxtb	r2, r2
 8001f6c:	4610      	mov	r0, r2
 8001f6e:	4798      	blx	r3
      WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8001f70:	4b14      	ldr	r3, [pc, #80]	; (8001fc4 <WIZCHIP_WRITE_BUF+0x8c>)
 8001f72:	69db      	ldr	r3, [r3, #28]
 8001f74:	68fa      	ldr	r2, [r7, #12]
 8001f76:	0a12      	lsrs	r2, r2, #8
 8001f78:	b2d2      	uxtb	r2, r2
 8001f7a:	4610      	mov	r0, r2
 8001f7c:	4798      	blx	r3
      WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8001f7e:	4b11      	ldr	r3, [pc, #68]	; (8001fc4 <WIZCHIP_WRITE_BUF+0x8c>)
 8001f80:	69db      	ldr	r3, [r3, #28]
 8001f82:	68fa      	ldr	r2, [r7, #12]
 8001f84:	b2d2      	uxtb	r2, r2
 8001f86:	4610      	mov	r0, r2
 8001f88:	4798      	blx	r3
      for(i = 0; i < len; i++,j)
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	82fb      	strh	r3, [r7, #22]
 8001f8e:	e00a      	b.n	8001fa6 <WIZCHIP_WRITE_BUF+0x6e>
         WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 8001f90:	4b0c      	ldr	r3, [pc, #48]	; (8001fc4 <WIZCHIP_WRITE_BUF+0x8c>)
 8001f92:	69db      	ldr	r3, [r3, #28]
 8001f94:	8afa      	ldrh	r2, [r7, #22]
 8001f96:	68b9      	ldr	r1, [r7, #8]
 8001f98:	440a      	add	r2, r1
 8001f9a:	7812      	ldrb	r2, [r2, #0]
 8001f9c:	4610      	mov	r0, r2
 8001f9e:	4798      	blx	r3
      for(i = 0; i < len; i++,j)
 8001fa0:	8afb      	ldrh	r3, [r7, #22]
 8001fa2:	3301      	adds	r3, #1
 8001fa4:	82fb      	strh	r3, [r7, #22]
 8001fa6:	8afa      	ldrh	r2, [r7, #22]
 8001fa8:	88fb      	ldrh	r3, [r7, #6]
 8001faa:	429a      	cmp	r2, r3
 8001fac:	d3f0      	bcc.n	8001f90 <WIZCHIP_WRITE_BUF+0x58>
   #endif
#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5500. !!!!"
#endif

   WIZCHIP.CS._deselect();
 8001fae:	4b05      	ldr	r3, [pc, #20]	; (8001fc4 <WIZCHIP_WRITE_BUF+0x8c>)
 8001fb0:	695b      	ldr	r3, [r3, #20]
 8001fb2:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8001fb4:	4b03      	ldr	r3, [pc, #12]	; (8001fc4 <WIZCHIP_WRITE_BUF+0x8c>)
 8001fb6:	68db      	ldr	r3, [r3, #12]
 8001fb8:	4798      	blx	r3
}
 8001fba:	bf00      	nop
 8001fbc:	3718      	adds	r7, #24
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	20000020 	.word	0x20000020

08001fc8 <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn)
{
 8001fc8:	b590      	push	{r4, r7, lr}
 8001fca:	b085      	sub	sp, #20
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	4603      	mov	r3, r0
 8001fd0:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	81fb      	strh	r3, [r7, #14]
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	81bb      	strh	r3, [r7, #12]
   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 8001fda:	79fb      	ldrb	r3, [r7, #7]
 8001fdc:	009b      	lsls	r3, r3, #2
 8001fde:	3301      	adds	r3, #1
 8001fe0:	00db      	lsls	r3, r3, #3
 8001fe2:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f7ff fefc 	bl	8001de4 <WIZCHIP_READ>
 8001fec:	4603      	mov	r3, r0
 8001fee:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8001ff0:	89bb      	ldrh	r3, [r7, #12]
 8001ff2:	021b      	lsls	r3, r3, #8
 8001ff4:	b29c      	uxth	r4, r3
 8001ff6:	79fb      	ldrb	r3, [r7, #7]
 8001ff8:	009b      	lsls	r3, r3, #2
 8001ffa:	3301      	adds	r3, #1
 8001ffc:	00db      	lsls	r3, r3, #3
 8001ffe:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 8002002:	4618      	mov	r0, r3
 8002004:	f7ff feee 	bl	8001de4 <WIZCHIP_READ>
 8002008:	4603      	mov	r3, r0
 800200a:	b29b      	uxth	r3, r3
 800200c:	4423      	add	r3, r4
 800200e:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8002010:	89bb      	ldrh	r3, [r7, #12]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d01a      	beq.n	800204c <getSn_TX_FSR+0x84>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 8002016:	79fb      	ldrb	r3, [r7, #7]
 8002018:	009b      	lsls	r3, r3, #2
 800201a:	3301      	adds	r3, #1
 800201c:	00db      	lsls	r3, r3, #3
 800201e:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8002022:	4618      	mov	r0, r3
 8002024:	f7ff fede 	bl	8001de4 <WIZCHIP_READ>
 8002028:	4603      	mov	r3, r0
 800202a:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 800202c:	89fb      	ldrh	r3, [r7, #14]
 800202e:	021b      	lsls	r3, r3, #8
 8002030:	b29c      	uxth	r4, r3
 8002032:	79fb      	ldrb	r3, [r7, #7]
 8002034:	009b      	lsls	r3, r3, #2
 8002036:	3301      	adds	r3, #1
 8002038:	00db      	lsls	r3, r3, #3
 800203a:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 800203e:	4618      	mov	r0, r3
 8002040:	f7ff fed0 	bl	8001de4 <WIZCHIP_READ>
 8002044:	4603      	mov	r3, r0
 8002046:	b29b      	uxth	r3, r3
 8002048:	4423      	add	r3, r4
 800204a:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 800204c:	89fa      	ldrh	r2, [r7, #14]
 800204e:	89bb      	ldrh	r3, [r7, #12]
 8002050:	429a      	cmp	r2, r3
 8002052:	d1c2      	bne.n	8001fda <getSn_TX_FSR+0x12>
   return val;
 8002054:	89fb      	ldrh	r3, [r7, #14]
}
 8002056:	4618      	mov	r0, r3
 8002058:	3714      	adds	r7, #20
 800205a:	46bd      	mov	sp, r7
 800205c:	bd90      	pop	{r4, r7, pc}

0800205e <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
 800205e:	b590      	push	{r4, r7, lr}
 8002060:	b085      	sub	sp, #20
 8002062:	af00      	add	r7, sp, #0
 8002064:	4603      	mov	r3, r0
 8002066:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8002068:	2300      	movs	r3, #0
 800206a:	81fb      	strh	r3, [r7, #14]
 800206c:	2300      	movs	r3, #0
 800206e:	81bb      	strh	r3, [r7, #12]
   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 8002070:	79fb      	ldrb	r3, [r7, #7]
 8002072:	009b      	lsls	r3, r3, #2
 8002074:	3301      	adds	r3, #1
 8002076:	00db      	lsls	r3, r3, #3
 8002078:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 800207c:	4618      	mov	r0, r3
 800207e:	f7ff feb1 	bl	8001de4 <WIZCHIP_READ>
 8002082:	4603      	mov	r3, r0
 8002084:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8002086:	89bb      	ldrh	r3, [r7, #12]
 8002088:	021b      	lsls	r3, r3, #8
 800208a:	b29c      	uxth	r4, r3
 800208c:	79fb      	ldrb	r3, [r7, #7]
 800208e:	009b      	lsls	r3, r3, #2
 8002090:	3301      	adds	r3, #1
 8002092:	00db      	lsls	r3, r3, #3
 8002094:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8002098:	4618      	mov	r0, r3
 800209a:	f7ff fea3 	bl	8001de4 <WIZCHIP_READ>
 800209e:	4603      	mov	r3, r0
 80020a0:	b29b      	uxth	r3, r3
 80020a2:	4423      	add	r3, r4
 80020a4:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 80020a6:	89bb      	ldrh	r3, [r7, #12]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d01a      	beq.n	80020e2 <getSn_RX_RSR+0x84>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
 80020ac:	79fb      	ldrb	r3, [r7, #7]
 80020ae:	009b      	lsls	r3, r3, #2
 80020b0:	3301      	adds	r3, #1
 80020b2:	00db      	lsls	r3, r3, #3
 80020b4:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 80020b8:	4618      	mov	r0, r3
 80020ba:	f7ff fe93 	bl	8001de4 <WIZCHIP_READ>
 80020be:	4603      	mov	r3, r0
 80020c0:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 80020c2:	89fb      	ldrh	r3, [r7, #14]
 80020c4:	021b      	lsls	r3, r3, #8
 80020c6:	b29c      	uxth	r4, r3
 80020c8:	79fb      	ldrb	r3, [r7, #7]
 80020ca:	009b      	lsls	r3, r3, #2
 80020cc:	3301      	adds	r3, #1
 80020ce:	00db      	lsls	r3, r3, #3
 80020d0:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 80020d4:	4618      	mov	r0, r3
 80020d6:	f7ff fe85 	bl	8001de4 <WIZCHIP_READ>
 80020da:	4603      	mov	r3, r0
 80020dc:	b29b      	uxth	r3, r3
 80020de:	4423      	add	r3, r4
 80020e0:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 80020e2:	89fa      	ldrh	r2, [r7, #14]
 80020e4:	89bb      	ldrh	r3, [r7, #12]
 80020e6:	429a      	cmp	r2, r3
 80020e8:	d1c2      	bne.n	8002070 <getSn_RX_RSR+0x12>
   return val;
 80020ea:	89fb      	ldrh	r3, [r7, #14]
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3714      	adds	r7, #20
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd90      	pop	{r4, r7, pc}

080020f4 <wiz_send_data>:

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 80020f4:	b590      	push	{r4, r7, lr}
 80020f6:	b085      	sub	sp, #20
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	4603      	mov	r3, r0
 80020fc:	6039      	str	r1, [r7, #0]
 80020fe:	71fb      	strb	r3, [r7, #7]
 8002100:	4613      	mov	r3, r2
 8002102:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8002104:	2300      	movs	r3, #0
 8002106:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8002108:	2300      	movs	r3, #0
 800210a:	60bb      	str	r3, [r7, #8]
   if(len == 0)  return;
 800210c:	88bb      	ldrh	r3, [r7, #4]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d048      	beq.n	80021a4 <wiz_send_data+0xb0>
   ptr = getSn_TX_WR(sn);
 8002112:	79fb      	ldrb	r3, [r7, #7]
 8002114:	009b      	lsls	r3, r3, #2
 8002116:	3301      	adds	r3, #1
 8002118:	00db      	lsls	r3, r3, #3
 800211a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800211e:	4618      	mov	r0, r3
 8002120:	f7ff fe60 	bl	8001de4 <WIZCHIP_READ>
 8002124:	4603      	mov	r3, r0
 8002126:	b29b      	uxth	r3, r3
 8002128:	021b      	lsls	r3, r3, #8
 800212a:	b29c      	uxth	r4, r3
 800212c:	79fb      	ldrb	r3, [r7, #7]
 800212e:	009b      	lsls	r3, r3, #2
 8002130:	3301      	adds	r3, #1
 8002132:	00db      	lsls	r3, r3, #3
 8002134:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 8002138:	4618      	mov	r0, r3
 800213a:	f7ff fe53 	bl	8001de4 <WIZCHIP_READ>
 800213e:	4603      	mov	r3, r0
 8002140:	b29b      	uxth	r3, r3
 8002142:	4423      	add	r3, r4
 8002144:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 8002146:	89fb      	ldrh	r3, [r7, #14]
 8002148:	021b      	lsls	r3, r3, #8
 800214a:	79fa      	ldrb	r2, [r7, #7]
 800214c:	0092      	lsls	r2, r2, #2
 800214e:	3202      	adds	r2, #2
 8002150:	00d2      	lsls	r2, r2, #3
 8002152:	4413      	add	r3, r2
 8002154:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_WRITE_BUF(addrsel,wizdata, len);
 8002156:	88bb      	ldrh	r3, [r7, #4]
 8002158:	461a      	mov	r2, r3
 800215a:	6839      	ldr	r1, [r7, #0]
 800215c:	68b8      	ldr	r0, [r7, #8]
 800215e:	f7ff feeb 	bl	8001f38 <WIZCHIP_WRITE_BUF>

   ptr += len;
 8002162:	89fa      	ldrh	r2, [r7, #14]
 8002164:	88bb      	ldrh	r3, [r7, #4]
 8002166:	4413      	add	r3, r2
 8002168:	81fb      	strh	r3, [r7, #14]
   setSn_TX_WR(sn,ptr);
 800216a:	79fb      	ldrb	r3, [r7, #7]
 800216c:	009b      	lsls	r3, r3, #2
 800216e:	3301      	adds	r3, #1
 8002170:	00db      	lsls	r3, r3, #3
 8002172:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8002176:	461a      	mov	r2, r3
 8002178:	89fb      	ldrh	r3, [r7, #14]
 800217a:	0a1b      	lsrs	r3, r3, #8
 800217c:	b29b      	uxth	r3, r3
 800217e:	b2db      	uxtb	r3, r3
 8002180:	4619      	mov	r1, r3
 8002182:	4610      	mov	r0, r2
 8002184:	f7ff fe5e 	bl	8001e44 <WIZCHIP_WRITE>
 8002188:	79fb      	ldrb	r3, [r7, #7]
 800218a:	009b      	lsls	r3, r3, #2
 800218c:	3301      	adds	r3, #1
 800218e:	00db      	lsls	r3, r3, #3
 8002190:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 8002194:	461a      	mov	r2, r3
 8002196:	89fb      	ldrh	r3, [r7, #14]
 8002198:	b2db      	uxtb	r3, r3
 800219a:	4619      	mov	r1, r3
 800219c:	4610      	mov	r0, r2
 800219e:	f7ff fe51 	bl	8001e44 <WIZCHIP_WRITE>
 80021a2:	e000      	b.n	80021a6 <wiz_send_data+0xb2>
   if(len == 0)  return;
 80021a4:	bf00      	nop
}
 80021a6:	3714      	adds	r7, #20
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd90      	pop	{r4, r7, pc}

080021ac <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 80021ac:	b590      	push	{r4, r7, lr}
 80021ae:	b085      	sub	sp, #20
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	4603      	mov	r3, r0
 80021b4:	6039      	str	r1, [r7, #0]
 80021b6:	71fb      	strb	r3, [r7, #7]
 80021b8:	4613      	mov	r3, r2
 80021ba:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 80021bc:	2300      	movs	r3, #0
 80021be:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 80021c0:	2300      	movs	r3, #0
 80021c2:	60bb      	str	r3, [r7, #8]

   if(len == 0) return;
 80021c4:	88bb      	ldrh	r3, [r7, #4]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d048      	beq.n	800225c <wiz_recv_data+0xb0>
   ptr = getSn_RX_RD(sn);
 80021ca:	79fb      	ldrb	r3, [r7, #7]
 80021cc:	009b      	lsls	r3, r3, #2
 80021ce:	3301      	adds	r3, #1
 80021d0:	00db      	lsls	r3, r3, #3
 80021d2:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 80021d6:	4618      	mov	r0, r3
 80021d8:	f7ff fe04 	bl	8001de4 <WIZCHIP_READ>
 80021dc:	4603      	mov	r3, r0
 80021de:	b29b      	uxth	r3, r3
 80021e0:	021b      	lsls	r3, r3, #8
 80021e2:	b29c      	uxth	r4, r3
 80021e4:	79fb      	ldrb	r3, [r7, #7]
 80021e6:	009b      	lsls	r3, r3, #2
 80021e8:	3301      	adds	r3, #1
 80021ea:	00db      	lsls	r3, r3, #3
 80021ec:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 80021f0:	4618      	mov	r0, r3
 80021f2:	f7ff fdf7 	bl	8001de4 <WIZCHIP_READ>
 80021f6:	4603      	mov	r3, r0
 80021f8:	b29b      	uxth	r3, r3
 80021fa:	4423      	add	r3, r4
 80021fc:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = ((ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
 80021fe:	89fb      	ldrh	r3, [r7, #14]
 8002200:	021b      	lsls	r3, r3, #8
 8002202:	79fa      	ldrb	r2, [r7, #7]
 8002204:	0092      	lsls	r2, r2, #2
 8002206:	3203      	adds	r2, #3
 8002208:	00d2      	lsls	r2, r2, #3
 800220a:	4413      	add	r3, r2
 800220c:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_READ_BUF(addrsel, wizdata, len);
 800220e:	88bb      	ldrh	r3, [r7, #4]
 8002210:	461a      	mov	r2, r3
 8002212:	6839      	ldr	r1, [r7, #0]
 8002214:	68b8      	ldr	r0, [r7, #8]
 8002216:	f7ff fe4b 	bl	8001eb0 <WIZCHIP_READ_BUF>
   ptr += len;
 800221a:	89fa      	ldrh	r2, [r7, #14]
 800221c:	88bb      	ldrh	r3, [r7, #4]
 800221e:	4413      	add	r3, r2
 8002220:	81fb      	strh	r3, [r7, #14]

   setSn_RX_RD(sn,ptr);
 8002222:	79fb      	ldrb	r3, [r7, #7]
 8002224:	009b      	lsls	r3, r3, #2
 8002226:	3301      	adds	r3, #1
 8002228:	00db      	lsls	r3, r3, #3
 800222a:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 800222e:	461a      	mov	r2, r3
 8002230:	89fb      	ldrh	r3, [r7, #14]
 8002232:	0a1b      	lsrs	r3, r3, #8
 8002234:	b29b      	uxth	r3, r3
 8002236:	b2db      	uxtb	r3, r3
 8002238:	4619      	mov	r1, r3
 800223a:	4610      	mov	r0, r2
 800223c:	f7ff fe02 	bl	8001e44 <WIZCHIP_WRITE>
 8002240:	79fb      	ldrb	r3, [r7, #7]
 8002242:	009b      	lsls	r3, r3, #2
 8002244:	3301      	adds	r3, #1
 8002246:	00db      	lsls	r3, r3, #3
 8002248:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 800224c:	461a      	mov	r2, r3
 800224e:	89fb      	ldrh	r3, [r7, #14]
 8002250:	b2db      	uxtb	r3, r3
 8002252:	4619      	mov	r1, r3
 8002254:	4610      	mov	r0, r2
 8002256:	f7ff fdf5 	bl	8001e44 <WIZCHIP_WRITE>
 800225a:	e000      	b.n	800225e <wiz_recv_data+0xb2>
   if(len == 0) return;
 800225c:	bf00      	nop
}
 800225e:	3714      	adds	r7, #20
 8002260:	46bd      	mov	sp, r7
 8002262:	bd90      	pop	{r4, r7, pc}

08002264 <wizchip_cris_enter>:
/**
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
void 	  wizchip_cris_enter(void)           {};
 8002264:	b480      	push	{r7}
 8002266:	af00      	add	r7, sp, #0
 8002268:	bf00      	nop
 800226a:	46bd      	mov	sp, r7
 800226c:	bc80      	pop	{r7}
 800226e:	4770      	bx	lr

08002270 <wizchip_cris_exit>:
/**
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
void 	  wizchip_cris_exit(void)          {};
 8002270:	b480      	push	{r7}
 8002272:	af00      	add	r7, sp, #0
 8002274:	bf00      	nop
 8002276:	46bd      	mov	sp, r7
 8002278:	bc80      	pop	{r7}
 800227a:	4770      	bx	lr

0800227c <wizchip_cs_select>:
/**
 * @brief Default function to select chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
void 	wizchip_cs_select(void)            {};
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0
 8002280:	bf00      	nop
 8002282:	46bd      	mov	sp, r7
 8002284:	bc80      	pop	{r7}
 8002286:	4770      	bx	lr

08002288 <wizchip_cs_deselect>:
/**
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
void 	wizchip_cs_deselect(void)          {};
 8002288:	b480      	push	{r7}
 800228a:	af00      	add	r7, sp, #0
 800228c:	bf00      	nop
 800228e:	46bd      	mov	sp, r7
 8002290:	bc80      	pop	{r7}
 8002292:	4770      	bx	lr

08002294 <wizchip_bus_readbyte>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20140501 : Explict pointer type casting
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *) AddrSel); };
uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); };
 8002294:	b480      	push	{r7}
 8002296:	b083      	sub	sp, #12
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	781b      	ldrb	r3, [r3, #0]
 80022a0:	b2db      	uxtb	r3, r3
 80022a2:	4618      	mov	r0, r3
 80022a4:	370c      	adds	r7, #12
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bc80      	pop	{r7}
 80022aa:	4770      	bx	lr

080022ac <wizchip_bus_writebyte>:
 * null function is called.
 */

//M20140501 : Explict pointer type casting
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*) AddrSel) = wb; };
void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; };
 80022ac:	b480      	push	{r7}
 80022ae:	b083      	sub	sp, #12
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
 80022b4:	460b      	mov	r3, r1
 80022b6:	70fb      	strb	r3, [r7, #3]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	78fa      	ldrb	r2, [r7, #3]
 80022bc:	701a      	strb	r2, [r3, #0]
 80022be:	bf00      	nop
 80022c0:	370c      	adds	r7, #12
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bc80      	pop	{r7}
 80022c6:	4770      	bx	lr

080022c8 <wizchip_spi_readbyte>:
/**
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
uint8_t wizchip_spi_readbyte(void)        {return 0;};
 80022c8:	b480      	push	{r7}
 80022ca:	af00      	add	r7, sp, #0
 80022cc:	2300      	movs	r3, #0
 80022ce:	4618      	mov	r0, r3
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bc80      	pop	{r7}
 80022d4:	4770      	bx	lr

080022d6 <wizchip_spi_writebyte>:
/**
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
void 	wizchip_spi_writebyte(uint8_t wb) {};
 80022d6:	b480      	push	{r7}
 80022d8:	b083      	sub	sp, #12
 80022da:	af00      	add	r7, sp, #0
 80022dc:	4603      	mov	r3, r0
 80022de:	71fb      	strb	r3, [r7, #7]
 80022e0:	bf00      	nop
 80022e2:	370c      	adds	r7, #12
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bc80      	pop	{r7}
 80022e8:	4770      	bx	lr
	...

080022ec <reg_wizchip_cs_cbfunc>:
      WIZCHIP.CRIS._exit  = cris_ex;
   }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 80022ec:	b480      	push	{r7}
 80022ee:	b083      	sub	sp, #12
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
 80022f4:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d002      	beq.n	8002302 <reg_wizchip_cs_cbfunc+0x16>
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d106      	bne.n	8002310 <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 8002302:	4b09      	ldr	r3, [pc, #36]	; (8002328 <reg_wizchip_cs_cbfunc+0x3c>)
 8002304:	4a09      	ldr	r2, [pc, #36]	; (800232c <reg_wizchip_cs_cbfunc+0x40>)
 8002306:	611a      	str	r2, [r3, #16]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 8002308:	4b07      	ldr	r3, [pc, #28]	; (8002328 <reg_wizchip_cs_cbfunc+0x3c>)
 800230a:	4a09      	ldr	r2, [pc, #36]	; (8002330 <reg_wizchip_cs_cbfunc+0x44>)
 800230c:	615a      	str	r2, [r3, #20]
 800230e:	e005      	b.n	800231c <reg_wizchip_cs_cbfunc+0x30>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 8002310:	4a05      	ldr	r2, [pc, #20]	; (8002328 <reg_wizchip_cs_cbfunc+0x3c>)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6113      	str	r3, [r2, #16]
      WIZCHIP.CS._deselect = cs_desel;
 8002316:	4a04      	ldr	r2, [pc, #16]	; (8002328 <reg_wizchip_cs_cbfunc+0x3c>)
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	6153      	str	r3, [r2, #20]
   }
}
 800231c:	bf00      	nop
 800231e:	370c      	adds	r7, #12
 8002320:	46bd      	mov	sp, r7
 8002322:	bc80      	pop	{r7}
 8002324:	4770      	bx	lr
 8002326:	bf00      	nop
 8002328:	20000020 	.word	0x20000020
 800232c:	0800227d 	.word	0x0800227d
 8002330:	08002289 	.word	0x08002289

08002334 <reg_wizchip_spi_cbfunc>:
      WIZCHIP.IF.BUS._write_byte  = bus_wb;
   }
}

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 8002334:	b480      	push	{r7}
 8002336:	b083      	sub	sp, #12
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
 800233c:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 800233e:	bf00      	nop
 8002340:	4b0e      	ldr	r3, [pc, #56]	; (800237c <reg_wizchip_spi_cbfunc+0x48>)
 8002342:	881b      	ldrh	r3, [r3, #0]
 8002344:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002348:	2b00      	cmp	r3, #0
 800234a:	d0f9      	beq.n	8002340 <reg_wizchip_spi_cbfunc+0xc>

   if(!spi_rb || !spi_wb)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d002      	beq.n	8002358 <reg_wizchip_spi_cbfunc+0x24>
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d106      	bne.n	8002366 <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 8002358:	4b08      	ldr	r3, [pc, #32]	; (800237c <reg_wizchip_spi_cbfunc+0x48>)
 800235a:	4a09      	ldr	r2, [pc, #36]	; (8002380 <reg_wizchip_spi_cbfunc+0x4c>)
 800235c:	619a      	str	r2, [r3, #24]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 800235e:	4b07      	ldr	r3, [pc, #28]	; (800237c <reg_wizchip_spi_cbfunc+0x48>)
 8002360:	4a08      	ldr	r2, [pc, #32]	; (8002384 <reg_wizchip_spi_cbfunc+0x50>)
 8002362:	61da      	str	r2, [r3, #28]
 8002364:	e005      	b.n	8002372 <reg_wizchip_spi_cbfunc+0x3e>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 8002366:	4a05      	ldr	r2, [pc, #20]	; (800237c <reg_wizchip_spi_cbfunc+0x48>)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6193      	str	r3, [r2, #24]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 800236c:	4a03      	ldr	r2, [pc, #12]	; (800237c <reg_wizchip_spi_cbfunc+0x48>)
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	61d3      	str	r3, [r2, #28]
   }
}
 8002372:	bf00      	nop
 8002374:	370c      	adds	r7, #12
 8002376:	46bd      	mov	sp, r7
 8002378:	bc80      	pop	{r7}
 800237a:	4770      	bx	lr
 800237c:	20000020 	.word	0x20000020
 8002380:	080022c9 	.word	0x080022c9
 8002384:	080022d7 	.word	0x080022d7

08002388 <ctlwizchip>:

int8_t ctlwizchip(ctlwizchip_type cwtype, void* arg)
{
 8002388:	b590      	push	{r4, r7, lr}
 800238a:	b087      	sub	sp, #28
 800238c:	af00      	add	r7, sp, #0
 800238e:	4603      	mov	r3, r0
 8002390:	6039      	str	r1, [r7, #0]
 8002392:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 8002394:	2300      	movs	r3, #0
 8002396:	75fb      	strb	r3, [r7, #23]
   uint8_t* ptmp[2] = {0,0};
 8002398:	2300      	movs	r3, #0
 800239a:	60fb      	str	r3, [r7, #12]
 800239c:	2300      	movs	r3, #0
 800239e:	613b      	str	r3, [r7, #16]
   switch(cwtype)
 80023a0:	79fb      	ldrb	r3, [r7, #7]
 80023a2:	2b0f      	cmp	r3, #15
 80023a4:	f200 80c2 	bhi.w	800252c <ctlwizchip+0x1a4>
 80023a8:	a201      	add	r2, pc, #4	; (adr r2, 80023b0 <ctlwizchip+0x28>)
 80023aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023ae:	bf00      	nop
 80023b0:	080023f1 	.word	0x080023f1
 80023b4:	080023f7 	.word	0x080023f7
 80023b8:	08002423 	.word	0x08002423
 80023bc:	08002417 	.word	0x08002417
 80023c0:	08002431 	.word	0x08002431
 80023c4:	0800243d 	.word	0x0800243d
 80023c8:	0800244b 	.word	0x0800244b
 80023cc:	08002471 	.word	0x08002471
 80023d0:	08002497 	.word	0x08002497
 80023d4:	080024d1 	.word	0x080024d1
 80023d8:	080024d7 	.word	0x080024d7
 80023dc:	080024df 	.word	0x080024df
 80023e0:	08002533 	.word	0x08002533
 80023e4:	080024e7 	.word	0x080024e7
 80023e8:	080024f5 	.word	0x080024f5
 80023ec:	08002511 	.word	0x08002511
   {
      case CW_RESET_WIZCHIP:
         wizchip_sw_reset();
 80023f0:	f000 f8e6 	bl	80025c0 <wizchip_sw_reset>
         break;
 80023f4:	e09e      	b.n	8002534 <ctlwizchip+0x1ac>
      case CW_INIT_WIZCHIP:
         if(arg != 0)
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d004      	beq.n	8002406 <ctlwizchip+0x7e>
         {
            ptmp[0] = (uint8_t*)arg;
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	60fb      	str	r3, [r7, #12]
            ptmp[1] = ptmp[0] + _WIZCHIP_SOCK_NUM_;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	3308      	adds	r3, #8
 8002404:	613b      	str	r3, [r7, #16]
         }
         return wizchip_init(ptmp[0], ptmp[1]);
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	693a      	ldr	r2, [r7, #16]
 800240a:	4611      	mov	r1, r2
 800240c:	4618      	mov	r0, r3
 800240e:	f000 f923 	bl	8002658 <wizchip_init>
 8002412:	4603      	mov	r3, r0
 8002414:	e08f      	b.n	8002536 <ctlwizchip+0x1ae>
      case CW_CLR_INTERRUPT:
         wizchip_clrinterrupt(*((intr_kind*)arg));
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	881b      	ldrh	r3, [r3, #0]
 800241a:	4618      	mov	r0, r3
 800241c:	f000 f9a8 	bl	8002770 <wizchip_clrinterrupt>
         break;
 8002420:	e088      	b.n	8002534 <ctlwizchip+0x1ac>
      case CW_GET_INTERRUPT:
        *((intr_kind*)arg) = wizchip_getinterrupt();
 8002422:	f000 f9c3 	bl	80027ac <wizchip_getinterrupt>
 8002426:	4603      	mov	r3, r0
 8002428:	461a      	mov	r2, r3
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	801a      	strh	r2, [r3, #0]
         break;
 800242e:	e081      	b.n	8002534 <ctlwizchip+0x1ac>
      case CW_SET_INTRMASK:
         wizchip_setinterruptmask(*((intr_kind*)arg));
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	881b      	ldrh	r3, [r3, #0]
 8002434:	4618      	mov	r0, r3
 8002436:	f000 f9de 	bl	80027f6 <wizchip_setinterruptmask>
         break;
 800243a:	e07b      	b.n	8002534 <ctlwizchip+0x1ac>
      case CW_GET_INTRMASK:
         *((intr_kind*)arg) = wizchip_getinterruptmask();
 800243c:	f000 f9f6 	bl	800282c <wizchip_getinterruptmask>
 8002440:	4603      	mov	r3, r0
 8002442:	461a      	mov	r2, r3
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	801a      	strh	r2, [r3, #0]
         break;
 8002448:	e074      	b.n	8002534 <ctlwizchip+0x1ac>
   #if _WIZCHIP_ > 5100
      case CW_SET_INTRTIME:
         setINTLEVEL(*(uint16_t*)arg);
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	881b      	ldrh	r3, [r3, #0]
 800244e:	0a1b      	lsrs	r3, r3, #8
 8002450:	b29b      	uxth	r3, r3
 8002452:	b2db      	uxtb	r3, r3
 8002454:	4619      	mov	r1, r3
 8002456:	f44f 5098 	mov.w	r0, #4864	; 0x1300
 800245a:	f7ff fcf3 	bl	8001e44 <WIZCHIP_WRITE>
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	881b      	ldrh	r3, [r3, #0]
 8002462:	b2db      	uxtb	r3, r3
 8002464:	4619      	mov	r1, r3
 8002466:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 800246a:	f7ff fceb 	bl	8001e44 <WIZCHIP_WRITE>
         break;
 800246e:	e061      	b.n	8002534 <ctlwizchip+0x1ac>
      case CW_GET_INTRTIME:
         *(uint16_t*)arg = getINTLEVEL();
 8002470:	f44f 5098 	mov.w	r0, #4864	; 0x1300
 8002474:	f7ff fcb6 	bl	8001de4 <WIZCHIP_READ>
 8002478:	4603      	mov	r3, r0
 800247a:	b29b      	uxth	r3, r3
 800247c:	021b      	lsls	r3, r3, #8
 800247e:	b29c      	uxth	r4, r3
 8002480:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 8002484:	f7ff fcae 	bl	8001de4 <WIZCHIP_READ>
 8002488:	4603      	mov	r3, r0
 800248a:	b29b      	uxth	r3, r3
 800248c:	4423      	add	r3, r4
 800248e:	b29a      	uxth	r2, r3
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	801a      	strh	r2, [r3, #0]
         break;
 8002494:	e04e      	b.n	8002534 <ctlwizchip+0x1ac>
   #endif
      case CW_GET_ID:
         ((uint8_t*)arg)[0] = WIZCHIP.id[0];
 8002496:	4b2a      	ldr	r3, [pc, #168]	; (8002540 <ctlwizchip+0x1b8>)
 8002498:	789a      	ldrb	r2, [r3, #2]
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[1] = WIZCHIP.id[1];
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	3301      	adds	r3, #1
 80024a2:	4a27      	ldr	r2, [pc, #156]	; (8002540 <ctlwizchip+0x1b8>)
 80024a4:	78d2      	ldrb	r2, [r2, #3]
 80024a6:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[2] = WIZCHIP.id[2];
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	3302      	adds	r3, #2
 80024ac:	4a24      	ldr	r2, [pc, #144]	; (8002540 <ctlwizchip+0x1b8>)
 80024ae:	7912      	ldrb	r2, [r2, #4]
 80024b0:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[3] = WIZCHIP.id[3];
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	3303      	adds	r3, #3
 80024b6:	4a22      	ldr	r2, [pc, #136]	; (8002540 <ctlwizchip+0x1b8>)
 80024b8:	7952      	ldrb	r2, [r2, #5]
 80024ba:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[4] = WIZCHIP.id[4];
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	3304      	adds	r3, #4
 80024c0:	4a1f      	ldr	r2, [pc, #124]	; (8002540 <ctlwizchip+0x1b8>)
 80024c2:	7992      	ldrb	r2, [r2, #6]
 80024c4:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[5] = 0;
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	3305      	adds	r3, #5
 80024ca:	2200      	movs	r2, #0
 80024cc:	701a      	strb	r2, [r3, #0]
         break;
 80024ce:	e031      	b.n	8002534 <ctlwizchip+0x1ac>
   #if _WIZCHIP_ ==  5500
      case CW_RESET_PHY:
         wizphy_reset();
 80024d0:	f000 f9ff 	bl	80028d2 <wizphy_reset>
         break;
 80024d4:	e02e      	b.n	8002534 <ctlwizchip+0x1ac>
      case CW_SET_PHYCONF:
         wizphy_setphyconf((wiz_PhyConf*)arg);
 80024d6:	6838      	ldr	r0, [r7, #0]
 80024d8:	f000 fa22 	bl	8002920 <wizphy_setphyconf>
         break;
 80024dc:	e02a      	b.n	8002534 <ctlwizchip+0x1ac>
      case CW_GET_PHYCONF:
         wizphy_getphyconf((wiz_PhyConf*)arg);
 80024de:	6838      	ldr	r0, [r7, #0]
 80024e0:	f000 fa60 	bl	80029a4 <wizphy_getphyconf>
         break;
 80024e4:	e026      	b.n	8002534 <ctlwizchip+0x1ac>
      case CW_GET_PHYSTATUS:
         break;
      case CW_SET_PHYPOWMODE:
         return wizphy_setphypmode(*(uint8_t*)arg);
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	781b      	ldrb	r3, [r3, #0]
 80024ea:	4618      	mov	r0, r3
 80024ec:	f000 faa3 	bl	8002a36 <wizphy_setphypmode>
 80024f0:	4603      	mov	r3, r0
 80024f2:	e020      	b.n	8002536 <ctlwizchip+0x1ae>
   #endif
      case CW_GET_PHYPOWMODE:
         tmp = wizphy_getphypmode();
 80024f4:	f000 f9d4 	bl	80028a0 <wizphy_getphypmode>
 80024f8:	4603      	mov	r3, r0
 80024fa:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 80024fc:	7dfb      	ldrb	r3, [r7, #23]
 80024fe:	2bff      	cmp	r3, #255	; 0xff
 8002500:	d102      	bne.n	8002508 <ctlwizchip+0x180>
 8002502:	f04f 33ff 	mov.w	r3, #4294967295
 8002506:	e016      	b.n	8002536 <ctlwizchip+0x1ae>
         *(uint8_t*)arg = tmp;
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	7dfa      	ldrb	r2, [r7, #23]
 800250c:	701a      	strb	r2, [r3, #0]
         break;
 800250e:	e011      	b.n	8002534 <ctlwizchip+0x1ac>
      case CW_GET_PHYLINK:
         tmp = wizphy_getphylink();
 8002510:	f000 f9af 	bl	8002872 <wizphy_getphylink>
 8002514:	4603      	mov	r3, r0
 8002516:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 8002518:	7dfb      	ldrb	r3, [r7, #23]
 800251a:	2bff      	cmp	r3, #255	; 0xff
 800251c:	d102      	bne.n	8002524 <ctlwizchip+0x19c>
 800251e:	f04f 33ff 	mov.w	r3, #4294967295
 8002522:	e008      	b.n	8002536 <ctlwizchip+0x1ae>
         *(uint8_t*)arg = tmp;
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	7dfa      	ldrb	r2, [r7, #23]
 8002528:	701a      	strb	r2, [r3, #0]
         break;
 800252a:	e003      	b.n	8002534 <ctlwizchip+0x1ac>
      default:
         return -1;
 800252c:	f04f 33ff 	mov.w	r3, #4294967295
 8002530:	e001      	b.n	8002536 <ctlwizchip+0x1ae>
         break;
 8002532:	bf00      	nop
   }
   return 0;
 8002534:	2300      	movs	r3, #0
}
 8002536:	4618      	mov	r0, r3
 8002538:	371c      	adds	r7, #28
 800253a:	46bd      	mov	sp, r7
 800253c:	bd90      	pop	{r4, r7, pc}
 800253e:	bf00      	nop
 8002540:	20000020 	.word	0x20000020

08002544 <ctlnetwork>:


int8_t ctlnetwork(ctlnetwork_type cntype, void* arg)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b082      	sub	sp, #8
 8002548:	af00      	add	r7, sp, #0
 800254a:	4603      	mov	r3, r0
 800254c:	6039      	str	r1, [r7, #0]
 800254e:	71fb      	strb	r3, [r7, #7]

   switch(cntype)
 8002550:	79fb      	ldrb	r3, [r7, #7]
 8002552:	2b05      	cmp	r3, #5
 8002554:	d82c      	bhi.n	80025b0 <ctlnetwork+0x6c>
 8002556:	a201      	add	r2, pc, #4	; (adr r2, 800255c <ctlnetwork+0x18>)
 8002558:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800255c:	08002575 	.word	0x08002575
 8002560:	0800257d 	.word	0x0800257d
 8002564:	08002585 	.word	0x08002585
 8002568:	08002593 	.word	0x08002593
 800256c:	080025a1 	.word	0x080025a1
 8002570:	080025a9 	.word	0x080025a9
   {
      case CN_SET_NETINFO:
         wizchip_setnetinfo((wiz_NetInfo*)arg);
 8002574:	6838      	ldr	r0, [r7, #0]
 8002576:	f000 faa9 	bl	8002acc <wizchip_setnetinfo>
         break;
 800257a:	e01c      	b.n	80025b6 <ctlnetwork+0x72>
      case CN_GET_NETINFO:
         wizchip_getnetinfo((wiz_NetInfo*)arg);
 800257c:	6838      	ldr	r0, [r7, #0]
 800257e:	f000 fae5 	bl	8002b4c <wizchip_getnetinfo>
         break;
 8002582:	e018      	b.n	80025b6 <ctlnetwork+0x72>
      case CN_SET_NETMODE:
         return wizchip_setnetmode(*(netmode_type*)arg);
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	781b      	ldrb	r3, [r3, #0]
 8002588:	4618      	mov	r0, r3
 800258a:	f000 fb1f 	bl	8002bcc <wizchip_setnetmode>
 800258e:	4603      	mov	r3, r0
 8002590:	e012      	b.n	80025b8 <ctlnetwork+0x74>
      case CN_GET_NETMODE:
         *(netmode_type*)arg = wizchip_getnetmode();
 8002592:	f000 fb3d 	bl	8002c10 <wizchip_getnetmode>
 8002596:	4603      	mov	r3, r0
 8002598:	461a      	mov	r2, r3
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	701a      	strb	r2, [r3, #0]
         break;
 800259e:	e00a      	b.n	80025b6 <ctlnetwork+0x72>
      case CN_SET_TIMEOUT:
         wizchip_settimeout((wiz_NetTimeout*)arg);
 80025a0:	6838      	ldr	r0, [r7, #0]
 80025a2:	f000 fb3d 	bl	8002c20 <wizchip_settimeout>
         break;
 80025a6:	e006      	b.n	80025b6 <ctlnetwork+0x72>
      case CN_GET_TIMEOUT:
         wizchip_gettimeout((wiz_NetTimeout*)arg);
 80025a8:	6838      	ldr	r0, [r7, #0]
 80025aa:	f000 fb5a 	bl	8002c62 <wizchip_gettimeout>
         break;
 80025ae:	e002      	b.n	80025b6 <ctlnetwork+0x72>
      default:
         return -1;
 80025b0:	f04f 33ff 	mov.w	r3, #4294967295
 80025b4:	e000      	b.n	80025b8 <ctlnetwork+0x74>
   }
   return 0;
 80025b6:	2300      	movs	r3, #0
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	3708      	adds	r7, #8
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd80      	pop	{r7, pc}

080025c0 <wizchip_sw_reset>:

void wizchip_sw_reset(void)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b086      	sub	sp, #24
 80025c4:	af00      	add	r7, sp, #0
   uint8_t gw[4], sn[4], sip[4];
   uint8_t mac[6];
   getSHAR(mac);
 80025c6:	1d3b      	adds	r3, r7, #4
 80025c8:	2206      	movs	r2, #6
 80025ca:	4619      	mov	r1, r3
 80025cc:	f44f 6010 	mov.w	r0, #2304	; 0x900
 80025d0:	f7ff fc6e 	bl	8001eb0 <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 80025d4:	f107 0314 	add.w	r3, r7, #20
 80025d8:	2204      	movs	r2, #4
 80025da:	4619      	mov	r1, r3
 80025dc:	f44f 7080 	mov.w	r0, #256	; 0x100
 80025e0:	f7ff fc66 	bl	8001eb0 <WIZCHIP_READ_BUF>
 80025e4:	f107 0310 	add.w	r3, r7, #16
 80025e8:	2204      	movs	r2, #4
 80025ea:	4619      	mov	r1, r3
 80025ec:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80025f0:	f7ff fc5e 	bl	8001eb0 <WIZCHIP_READ_BUF>
 80025f4:	f107 030c 	add.w	r3, r7, #12
 80025f8:	2204      	movs	r2, #4
 80025fa:	4619      	mov	r1, r3
 80025fc:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8002600:	f7ff fc56 	bl	8001eb0 <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 8002604:	2180      	movs	r1, #128	; 0x80
 8002606:	2000      	movs	r0, #0
 8002608:	f7ff fc1c 	bl	8001e44 <WIZCHIP_WRITE>
   getMR(); // for delay
 800260c:	2000      	movs	r0, #0
 800260e:	f7ff fbe9 	bl	8001de4 <WIZCHIP_READ>
   setSHAR(mac);
 8002612:	1d3b      	adds	r3, r7, #4
 8002614:	2206      	movs	r2, #6
 8002616:	4619      	mov	r1, r3
 8002618:	f44f 6010 	mov.w	r0, #2304	; 0x900
 800261c:	f7ff fc8c 	bl	8001f38 <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 8002620:	f107 0314 	add.w	r3, r7, #20
 8002624:	2204      	movs	r2, #4
 8002626:	4619      	mov	r1, r3
 8002628:	f44f 7080 	mov.w	r0, #256	; 0x100
 800262c:	f7ff fc84 	bl	8001f38 <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 8002630:	f107 0310 	add.w	r3, r7, #16
 8002634:	2204      	movs	r2, #4
 8002636:	4619      	mov	r1, r3
 8002638:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 800263c:	f7ff fc7c 	bl	8001f38 <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 8002640:	f107 030c 	add.w	r3, r7, #12
 8002644:	2204      	movs	r2, #4
 8002646:	4619      	mov	r1, r3
 8002648:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 800264c:	f7ff fc74 	bl	8001f38 <WIZCHIP_WRITE_BUF>
}
 8002650:	bf00      	nop
 8002652:	3718      	adds	r7, #24
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}

08002658 <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b084      	sub	sp, #16
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
 8002660:	6039      	str	r1, [r7, #0]
   int8_t i;
   int8_t tmp = 0;
 8002662:	2300      	movs	r3, #0
 8002664:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 8002666:	f7ff ffab 	bl	80025c0 <wizchip_sw_reset>
   if(txsize)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d03b      	beq.n	80026e8 <wizchip_init+0x90>
   {
      tmp = 0;
 8002670:	2300      	movs	r3, #0
 8002672:	73bb      	strb	r3, [r7, #14]
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002674:	2300      	movs	r3, #0
 8002676:	73fb      	strb	r3, [r7, #15]
 8002678:	e00e      	b.n	8002698 <wizchip_init+0x40>
         tmp += txsize[i];
 800267a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800267e:	687a      	ldr	r2, [r7, #4]
 8002680:	4413      	add	r3, r2
 8002682:	781a      	ldrb	r2, [r3, #0]
 8002684:	7bbb      	ldrb	r3, [r7, #14]
 8002686:	4413      	add	r3, r2
 8002688:	b2db      	uxtb	r3, r3
 800268a:	73bb      	strb	r3, [r7, #14]
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800268c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002690:	b2db      	uxtb	r3, r3
 8002692:	3301      	adds	r3, #1
 8002694:	b2db      	uxtb	r3, r3
 8002696:	73fb      	strb	r3, [r7, #15]
 8002698:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800269c:	2b07      	cmp	r3, #7
 800269e:	ddec      	ble.n	800267a <wizchip_init+0x22>
      if(tmp > 16) return -1;
 80026a0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80026a4:	2b10      	cmp	r3, #16
 80026a6:	dd02      	ble.n	80026ae <wizchip_init+0x56>
 80026a8:	f04f 33ff 	mov.w	r3, #4294967295
 80026ac:	e05c      	b.n	8002768 <wizchip_init+0x110>
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80026ae:	2300      	movs	r3, #0
 80026b0:	73fb      	strb	r3, [r7, #15]
 80026b2:	e015      	b.n	80026e0 <wizchip_init+0x88>
         setSn_TXBUF_SIZE(i, txsize[i]);
 80026b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026b8:	009b      	lsls	r3, r3, #2
 80026ba:	3301      	adds	r3, #1
 80026bc:	00db      	lsls	r3, r3, #3
 80026be:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 80026c2:	4618      	mov	r0, r3
 80026c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026c8:	687a      	ldr	r2, [r7, #4]
 80026ca:	4413      	add	r3, r2
 80026cc:	781b      	ldrb	r3, [r3, #0]
 80026ce:	4619      	mov	r1, r3
 80026d0:	f7ff fbb8 	bl	8001e44 <WIZCHIP_WRITE>
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80026d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026d8:	b2db      	uxtb	r3, r3
 80026da:	3301      	adds	r3, #1
 80026dc:	b2db      	uxtb	r3, r3
 80026de:	73fb      	strb	r3, [r7, #15]
 80026e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026e4:	2b07      	cmp	r3, #7
 80026e6:	dde5      	ble.n	80026b4 <wizchip_init+0x5c>
   }
   if(rxsize)
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d03b      	beq.n	8002766 <wizchip_init+0x10e>
   {
      tmp = 0;
 80026ee:	2300      	movs	r3, #0
 80026f0:	73bb      	strb	r3, [r7, #14]
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80026f2:	2300      	movs	r3, #0
 80026f4:	73fb      	strb	r3, [r7, #15]
 80026f6:	e00e      	b.n	8002716 <wizchip_init+0xbe>
         tmp += rxsize[i];
 80026f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026fc:	683a      	ldr	r2, [r7, #0]
 80026fe:	4413      	add	r3, r2
 8002700:	781a      	ldrb	r2, [r3, #0]
 8002702:	7bbb      	ldrb	r3, [r7, #14]
 8002704:	4413      	add	r3, r2
 8002706:	b2db      	uxtb	r3, r3
 8002708:	73bb      	strb	r3, [r7, #14]
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800270a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800270e:	b2db      	uxtb	r3, r3
 8002710:	3301      	adds	r3, #1
 8002712:	b2db      	uxtb	r3, r3
 8002714:	73fb      	strb	r3, [r7, #15]
 8002716:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800271a:	2b07      	cmp	r3, #7
 800271c:	ddec      	ble.n	80026f8 <wizchip_init+0xa0>
      if(tmp > 16) return -1;
 800271e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002722:	2b10      	cmp	r3, #16
 8002724:	dd02      	ble.n	800272c <wizchip_init+0xd4>
 8002726:	f04f 33ff 	mov.w	r3, #4294967295
 800272a:	e01d      	b.n	8002768 <wizchip_init+0x110>
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800272c:	2300      	movs	r3, #0
 800272e:	73fb      	strb	r3, [r7, #15]
 8002730:	e015      	b.n	800275e <wizchip_init+0x106>
         setSn_RXBUF_SIZE(i, rxsize[i]);
 8002732:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002736:	009b      	lsls	r3, r3, #2
 8002738:	3301      	adds	r3, #1
 800273a:	00db      	lsls	r3, r3, #3
 800273c:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 8002740:	4618      	mov	r0, r3
 8002742:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002746:	683a      	ldr	r2, [r7, #0]
 8002748:	4413      	add	r3, r2
 800274a:	781b      	ldrb	r3, [r3, #0]
 800274c:	4619      	mov	r1, r3
 800274e:	f7ff fb79 	bl	8001e44 <WIZCHIP_WRITE>
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002752:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002756:	b2db      	uxtb	r3, r3
 8002758:	3301      	adds	r3, #1
 800275a:	b2db      	uxtb	r3, r3
 800275c:	73fb      	strb	r3, [r7, #15]
 800275e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002762:	2b07      	cmp	r3, #7
 8002764:	dde5      	ble.n	8002732 <wizchip_init+0xda>
   }
   return 0;
 8002766:	2300      	movs	r3, #0
}
 8002768:	4618      	mov	r0, r3
 800276a:	3710      	adds	r7, #16
 800276c:	46bd      	mov	sp, r7
 800276e:	bd80      	pop	{r7, pc}

08002770 <wizchip_clrinterrupt>:

void wizchip_clrinterrupt(intr_kind intr)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b084      	sub	sp, #16
 8002774:	af00      	add	r7, sp, #0
 8002776:	4603      	mov	r3, r0
 8002778:	80fb      	strh	r3, [r7, #6]
   uint8_t ir  = (uint8_t)intr;
 800277a:	88fb      	ldrh	r3, [r7, #6]
 800277c:	73fb      	strb	r3, [r7, #15]
   uint8_t sir = (uint8_t)((uint16_t)intr >> 8);
 800277e:	88fb      	ldrh	r3, [r7, #6]
 8002780:	0a1b      	lsrs	r3, r3, #8
 8002782:	b29b      	uxth	r3, r3
 8002784:	73bb      	strb	r3, [r7, #14]

#if _WIZCHIP_ == 5100
   ir |= sir;
   setIR(ir);
#else
   setIR(ir);
 8002786:	7bfb      	ldrb	r3, [r7, #15]
 8002788:	f023 030f 	bic.w	r3, r3, #15
 800278c:	b2db      	uxtb	r3, r3
 800278e:	4619      	mov	r1, r3
 8002790:	f44f 50a8 	mov.w	r0, #5376	; 0x1500
 8002794:	f7ff fb56 	bl	8001e44 <WIZCHIP_WRITE>
   setSIR(sir);
 8002798:	7bbb      	ldrb	r3, [r7, #14]
 800279a:	4619      	mov	r1, r3
 800279c:	f44f 50b8 	mov.w	r0, #5888	; 0x1700
 80027a0:	f7ff fb50 	bl	8001e44 <WIZCHIP_WRITE>
#endif
}
 80027a4:	bf00      	nop
 80027a6:	3710      	adds	r7, #16
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}

080027ac <wizchip_getinterrupt>:

intr_kind wizchip_getinterrupt(void)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b082      	sub	sp, #8
 80027b0:	af00      	add	r7, sp, #0
   uint8_t ir  = 0;
 80027b2:	2300      	movs	r3, #0
 80027b4:	71fb      	strb	r3, [r7, #7]
   uint8_t sir = 0;
 80027b6:	2300      	movs	r3, #0
 80027b8:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 80027ba:	2300      	movs	r3, #0
 80027bc:	80bb      	strh	r3, [r7, #4]
#if _WIZCHIP_ == 5100
   ir = getIR();
   sir = ir 0x0F;
#else
   ir  = getIR();
 80027be:	f44f 50a8 	mov.w	r0, #5376	; 0x1500
 80027c2:	f7ff fb0f 	bl	8001de4 <WIZCHIP_READ>
 80027c6:	4603      	mov	r3, r0
 80027c8:	f023 030f 	bic.w	r3, r3, #15
 80027cc:	71fb      	strb	r3, [r7, #7]
   sir = getSIR();
 80027ce:	f44f 50b8 	mov.w	r0, #5888	; 0x1700
 80027d2:	f7ff fb07 	bl	8001de4 <WIZCHIP_READ>
 80027d6:	4603      	mov	r3, r0
 80027d8:	71bb      	strb	r3, [r7, #6]
   ir &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == 5200
   ir &= ~(1 << 6);
#endif
  ret = sir;
 80027da:	79bb      	ldrb	r3, [r7, #6]
 80027dc:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + ir;
 80027de:	88bb      	ldrh	r3, [r7, #4]
 80027e0:	021b      	lsls	r3, r3, #8
 80027e2:	b29a      	uxth	r2, r3
 80027e4:	79fb      	ldrb	r3, [r7, #7]
 80027e6:	b29b      	uxth	r3, r3
 80027e8:	4413      	add	r3, r2
 80027ea:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 80027ec:	88bb      	ldrh	r3, [r7, #4]
}
 80027ee:	4618      	mov	r0, r3
 80027f0:	3708      	adds	r7, #8
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}

080027f6 <wizchip_setinterruptmask>:

void wizchip_setinterruptmask(intr_kind intr)
{
 80027f6:	b580      	push	{r7, lr}
 80027f8:	b084      	sub	sp, #16
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	4603      	mov	r3, r0
 80027fe:	80fb      	strh	r3, [r7, #6]
   uint8_t imr  = (uint8_t)intr;
 8002800:	88fb      	ldrh	r3, [r7, #6]
 8002802:	73fb      	strb	r3, [r7, #15]
   uint8_t simr = (uint8_t)((uint16_t)intr >> 8);
 8002804:	88fb      	ldrh	r3, [r7, #6]
 8002806:	0a1b      	lsrs	r3, r3, #8
 8002808:	b29b      	uxth	r3, r3
 800280a:	73bb      	strb	r3, [r7, #14]

#if _WIZCHIP_ == 5100
   imr |= simr;
   setIMR(imr);
#else
   setIMR(imr);
 800280c:	7bfb      	ldrb	r3, [r7, #15]
 800280e:	4619      	mov	r1, r3
 8002810:	f44f 50b0 	mov.w	r0, #5632	; 0x1600
 8002814:	f7ff fb16 	bl	8001e44 <WIZCHIP_WRITE>
   setSIMR(simr);
 8002818:	7bbb      	ldrb	r3, [r7, #14]
 800281a:	4619      	mov	r1, r3
 800281c:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 8002820:	f7ff fb10 	bl	8001e44 <WIZCHIP_WRITE>
#endif
}
 8002824:	bf00      	nop
 8002826:	3710      	adds	r7, #16
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}

0800282c <wizchip_getinterruptmask>:

intr_kind wizchip_getinterruptmask(void)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b082      	sub	sp, #8
 8002830:	af00      	add	r7, sp, #0
   uint8_t imr  = 0;
 8002832:	2300      	movs	r3, #0
 8002834:	71fb      	strb	r3, [r7, #7]
   uint8_t simr = 0;
 8002836:	2300      	movs	r3, #0
 8002838:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 800283a:	2300      	movs	r3, #0
 800283c:	80bb      	strh	r3, [r7, #4]
#if _WIZCHIP_ == 5100
   imr  = getIMR();
   simr = imr 0x0F;
#else
   imr  = getIMR();
 800283e:	f44f 50b0 	mov.w	r0, #5632	; 0x1600
 8002842:	f7ff facf 	bl	8001de4 <WIZCHIP_READ>
 8002846:	4603      	mov	r3, r0
 8002848:	71fb      	strb	r3, [r7, #7]
   simr = getSIMR();
 800284a:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 800284e:	f7ff fac9 	bl	8001de4 <WIZCHIP_READ>
 8002852:	4603      	mov	r3, r0
 8002854:	71bb      	strb	r3, [r7, #6]
   imr &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == 5200
   imr &= ~(1 << 6);  // IK_DEST_UNREACH
#endif
  ret = simr;
 8002856:	79bb      	ldrb	r3, [r7, #6]
 8002858:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + imr;
 800285a:	88bb      	ldrh	r3, [r7, #4]
 800285c:	021b      	lsls	r3, r3, #8
 800285e:	b29a      	uxth	r2, r3
 8002860:	79fb      	ldrb	r3, [r7, #7]
 8002862:	b29b      	uxth	r3, r3
 8002864:	4413      	add	r3, r2
 8002866:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 8002868:	88bb      	ldrh	r3, [r7, #4]
}
 800286a:	4618      	mov	r0, r3
 800286c:	3708      	adds	r7, #8
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}

08002872 <wizphy_getphylink>:

int8_t wizphy_getphylink(void)
{
 8002872:	b580      	push	{r7, lr}
 8002874:	b082      	sub	sp, #8
 8002876:	af00      	add	r7, sp, #0
   if(getPHYSTATUS() & PHYSTATUS_LINK)
      tmp = PHY_LINK_ON;
   else
      tmp = PHY_LINK_OFF;
#elif _WIZCHIP_ == 5500
   if(getPHYCFGR() & PHYCFGR_LNK_ON)
 8002878:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 800287c:	f7ff fab2 	bl	8001de4 <WIZCHIP_READ>
 8002880:	4603      	mov	r3, r0
 8002882:	f003 0301 	and.w	r3, r3, #1
 8002886:	2b00      	cmp	r3, #0
 8002888:	d002      	beq.n	8002890 <wizphy_getphylink+0x1e>
      tmp = PHY_LINK_ON;
 800288a:	2301      	movs	r3, #1
 800288c:	71fb      	strb	r3, [r7, #7]
 800288e:	e001      	b.n	8002894 <wizphy_getphylink+0x22>
   else
      tmp = PHY_LINK_OFF;
 8002890:	2300      	movs	r3, #0
 8002892:	71fb      	strb	r3, [r7, #7]
#else
   tmp = -1;
#endif
   return tmp;
 8002894:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8002898:	4618      	mov	r0, r3
 800289a:	3708      	adds	r7, #8
 800289c:	46bd      	mov	sp, r7
 800289e:	bd80      	pop	{r7, pc}

080028a0 <wizphy_getphypmode>:

#if _WIZCHIP_ > 5100

int8_t wizphy_getphypmode(void)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b082      	sub	sp, #8
 80028a4:	af00      	add	r7, sp, #0
   int8_t tmp = 0;
 80028a6:	2300      	movs	r3, #0
 80028a8:	71fb      	strb	r3, [r7, #7]
      if(getPHYSTATUS() & PHYSTATUS_POWERDOWN)
         tmp = PHY_POWER_DOWN;
      else
         tmp = PHY_POWER_NORM;
   #elif _WIZCHIP_ == 5500
      if(getPHYCFGR() & PHYCFGR_OPMDC_PDOWN)
 80028aa:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 80028ae:	f7ff fa99 	bl	8001de4 <WIZCHIP_READ>
 80028b2:	4603      	mov	r3, r0
 80028b4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d002      	beq.n	80028c2 <wizphy_getphypmode+0x22>
         tmp = PHY_POWER_DOWN;
 80028bc:	2301      	movs	r3, #1
 80028be:	71fb      	strb	r3, [r7, #7]
 80028c0:	e001      	b.n	80028c6 <wizphy_getphypmode+0x26>
      else
         tmp = PHY_POWER_NORM;
 80028c2:	2300      	movs	r3, #0
 80028c4:	71fb      	strb	r3, [r7, #7]
   #else
      tmp = -1;
   #endif
   return tmp;
 80028c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	3708      	adds	r7, #8
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}

080028d2 <wizphy_reset>:
#endif

#if _WIZCHIP_ == 5500
void wizphy_reset(void)
{
 80028d2:	b580      	push	{r7, lr}
 80028d4:	b082      	sub	sp, #8
 80028d6:	af00      	add	r7, sp, #0
   uint8_t tmp = getPHYCFGR();
 80028d8:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 80028dc:	f7ff fa82 	bl	8001de4 <WIZCHIP_READ>
 80028e0:	4603      	mov	r3, r0
 80028e2:	71fb      	strb	r3, [r7, #7]
   tmp &= PHYCFGR_RST;
 80028e4:	79fb      	ldrb	r3, [r7, #7]
 80028e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80028ea:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 80028ec:	79fb      	ldrb	r3, [r7, #7]
 80028ee:	4619      	mov	r1, r3
 80028f0:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 80028f4:	f7ff faa6 	bl	8001e44 <WIZCHIP_WRITE>
   tmp = getPHYCFGR();
 80028f8:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 80028fc:	f7ff fa72 	bl	8001de4 <WIZCHIP_READ>
 8002900:	4603      	mov	r3, r0
 8002902:	71fb      	strb	r3, [r7, #7]
   tmp |= ~PHYCFGR_RST;
 8002904:	79fb      	ldrb	r3, [r7, #7]
 8002906:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800290a:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 800290c:	79fb      	ldrb	r3, [r7, #7]
 800290e:	4619      	mov	r1, r3
 8002910:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8002914:	f7ff fa96 	bl	8001e44 <WIZCHIP_WRITE>
}
 8002918:	bf00      	nop
 800291a:	3708      	adds	r7, #8
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}

08002920 <wizphy_setphyconf>:

void wizphy_setphyconf(wiz_PhyConf* phyconf)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b084      	sub	sp, #16
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 8002928:	2300      	movs	r3, #0
 800292a:	73fb      	strb	r3, [r7, #15]
   if(phyconf->by == PHY_CONFBY_SW)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	781b      	ldrb	r3, [r3, #0]
 8002930:	2b01      	cmp	r3, #1
 8002932:	d104      	bne.n	800293e <wizphy_setphyconf+0x1e>
      tmp |= PHYCFGR_OPMD;
 8002934:	7bfb      	ldrb	r3, [r7, #15]
 8002936:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800293a:	73fb      	strb	r3, [r7, #15]
 800293c:	e003      	b.n	8002946 <wizphy_setphyconf+0x26>
   else
      tmp &= ~PHYCFGR_OPMD;
 800293e:	7bfb      	ldrb	r3, [r7, #15]
 8002940:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002944:	73fb      	strb	r3, [r7, #15]
   if(phyconf->mode == PHY_MODE_AUTONEGO)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	785b      	ldrb	r3, [r3, #1]
 800294a:	2b01      	cmp	r3, #1
 800294c:	d104      	bne.n	8002958 <wizphy_setphyconf+0x38>
      tmp |= PHYCFGR_OPMDC_ALLA;
 800294e:	7bfb      	ldrb	r3, [r7, #15]
 8002950:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 8002954:	73fb      	strb	r3, [r7, #15]
 8002956:	e019      	b.n	800298c <wizphy_setphyconf+0x6c>
   else
   {
      if(phyconf->duplex == PHY_DUPLEX_FULL)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	78db      	ldrb	r3, [r3, #3]
 800295c:	2b01      	cmp	r3, #1
 800295e:	d10d      	bne.n	800297c <wizphy_setphyconf+0x5c>
      {
         if(phyconf->speed == PHY_SPEED_100)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	789b      	ldrb	r3, [r3, #2]
 8002964:	2b01      	cmp	r3, #1
 8002966:	d104      	bne.n	8002972 <wizphy_setphyconf+0x52>
            tmp |= PHYCFGR_OPMDC_100F;
 8002968:	7bfb      	ldrb	r3, [r7, #15]
 800296a:	f043 0318 	orr.w	r3, r3, #24
 800296e:	73fb      	strb	r3, [r7, #15]
 8002970:	e00c      	b.n	800298c <wizphy_setphyconf+0x6c>
         else
            tmp |= PHYCFGR_OPMDC_10F;
 8002972:	7bfb      	ldrb	r3, [r7, #15]
 8002974:	f043 0308 	orr.w	r3, r3, #8
 8002978:	73fb      	strb	r3, [r7, #15]
 800297a:	e007      	b.n	800298c <wizphy_setphyconf+0x6c>
      }
      else
      {
         if(phyconf->speed == PHY_SPEED_100)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	789b      	ldrb	r3, [r3, #2]
 8002980:	2b01      	cmp	r3, #1
 8002982:	d103      	bne.n	800298c <wizphy_setphyconf+0x6c>
            tmp |= PHYCFGR_OPMDC_100H;
 8002984:	7bfb      	ldrb	r3, [r7, #15]
 8002986:	f043 0310 	orr.w	r3, r3, #16
 800298a:	73fb      	strb	r3, [r7, #15]
         else
            tmp |= PHYCFGR_OPMDC_10H;
      }
   }
   setPHYCFGR(tmp);
 800298c:	7bfb      	ldrb	r3, [r7, #15]
 800298e:	4619      	mov	r1, r3
 8002990:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8002994:	f7ff fa56 	bl	8001e44 <WIZCHIP_WRITE>
   wizphy_reset();
 8002998:	f7ff ff9b 	bl	80028d2 <wizphy_reset>
}
 800299c:	bf00      	nop
 800299e:	3710      	adds	r7, #16
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bd80      	pop	{r7, pc}

080029a4 <wizphy_getphyconf>:

void wizphy_getphyconf(wiz_PhyConf* phyconf)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b084      	sub	sp, #16
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 80029ac:	2300      	movs	r3, #0
 80029ae:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 80029b0:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 80029b4:	f7ff fa16 	bl	8001de4 <WIZCHIP_READ>
 80029b8:	4603      	mov	r3, r0
 80029ba:	73fb      	strb	r3, [r7, #15]
   phyconf->by   = (tmp & PHYCFGR_OPMD) ? PHY_CONFBY_SW : PHY_CONFBY_HW;
 80029bc:	7bfb      	ldrb	r3, [r7, #15]
 80029be:	119b      	asrs	r3, r3, #6
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	f003 0301 	and.w	r3, r3, #1
 80029c6:	b2da      	uxtb	r2, r3
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	701a      	strb	r2, [r3, #0]
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 80029cc:	7bfb      	ldrb	r3, [r7, #15]
 80029ce:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80029d2:	2b20      	cmp	r3, #32
 80029d4:	d001      	beq.n	80029da <wizphy_getphyconf+0x36>
 80029d6:	2b38      	cmp	r3, #56	; 0x38
 80029d8:	d103      	bne.n	80029e2 <wizphy_getphyconf+0x3e>
   {
      case PHYCFGR_OPMDC_ALLA:
      case PHYCFGR_OPMDC_100FA:
         phyconf->mode = PHY_MODE_AUTONEGO;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2201      	movs	r2, #1
 80029de:	705a      	strb	r2, [r3, #1]
         break;
 80029e0:	e003      	b.n	80029ea <wizphy_getphyconf+0x46>
      default:
         phyconf->mode = PHY_MODE_MANUAL;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2200      	movs	r2, #0
 80029e6:	705a      	strb	r2, [r3, #1]
         break;
 80029e8:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 80029ea:	7bfb      	ldrb	r3, [r7, #15]
 80029ec:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80029f0:	2b18      	cmp	r3, #24
 80029f2:	d003      	beq.n	80029fc <wizphy_getphyconf+0x58>
 80029f4:	2b20      	cmp	r3, #32
 80029f6:	d001      	beq.n	80029fc <wizphy_getphyconf+0x58>
 80029f8:	2b10      	cmp	r3, #16
 80029fa:	d103      	bne.n	8002a04 <wizphy_getphyconf+0x60>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_100H:
         phyconf->speed = PHY_SPEED_100;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2201      	movs	r2, #1
 8002a00:	709a      	strb	r2, [r3, #2]
         break;
 8002a02:	e003      	b.n	8002a0c <wizphy_getphyconf+0x68>
      default:
         phyconf->speed = PHY_SPEED_10;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2200      	movs	r2, #0
 8002a08:	709a      	strb	r2, [r3, #2]
         break;
 8002a0a:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8002a0c:	7bfb      	ldrb	r3, [r7, #15]
 8002a0e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002a12:	2b18      	cmp	r3, #24
 8002a14:	d003      	beq.n	8002a1e <wizphy_getphyconf+0x7a>
 8002a16:	2b20      	cmp	r3, #32
 8002a18:	d001      	beq.n	8002a1e <wizphy_getphyconf+0x7a>
 8002a1a:	2b08      	cmp	r3, #8
 8002a1c:	d103      	bne.n	8002a26 <wizphy_getphyconf+0x82>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_10F:
         phyconf->duplex = PHY_DUPLEX_FULL;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2201      	movs	r2, #1
 8002a22:	70da      	strb	r2, [r3, #3]
         break;
 8002a24:	e003      	b.n	8002a2e <wizphy_getphyconf+0x8a>
      default:
         phyconf->duplex = PHY_DUPLEX_HALF;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2200      	movs	r2, #0
 8002a2a:	70da      	strb	r2, [r3, #3]
         break;
 8002a2c:	bf00      	nop
   }
}
 8002a2e:	bf00      	nop
 8002a30:	3710      	adds	r7, #16
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}

08002a36 <wizphy_setphypmode>:
   phyconf->duplex = (tmp & PHYCFGR_DPX_FULL) ? PHY_DUPLEX_FULL : PHY_DUPLEX_HALF;
   phyconf->speed  = (tmp & PHYCFGR_SPD_100) ? PHY_SPEED_100 : PHY_SPEED_10;
}

int8_t wizphy_setphypmode(uint8_t pmode)
{
 8002a36:	b580      	push	{r7, lr}
 8002a38:	b084      	sub	sp, #16
 8002a3a:	af00      	add	r7, sp, #0
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 8002a40:	2300      	movs	r3, #0
 8002a42:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 8002a44:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8002a48:	f7ff f9cc 	bl	8001de4 <WIZCHIP_READ>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	73fb      	strb	r3, [r7, #15]
   if((tmp & PHYCFGR_OPMD)== 0) return -1;
 8002a50:	7bfb      	ldrb	r3, [r7, #15]
 8002a52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d102      	bne.n	8002a60 <wizphy_setphypmode+0x2a>
 8002a5a:	f04f 33ff 	mov.w	r3, #4294967295
 8002a5e:	e030      	b.n	8002ac2 <wizphy_setphypmode+0x8c>
   tmp &= ~PHYCFGR_OPMDC_ALLA;
 8002a60:	7bfb      	ldrb	r3, [r7, #15]
 8002a62:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8002a66:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 8002a68:	79fb      	ldrb	r3, [r7, #7]
 8002a6a:	2b01      	cmp	r3, #1
 8002a6c:	d104      	bne.n	8002a78 <wizphy_setphypmode+0x42>
      tmp |= PHYCFGR_OPMDC_PDOWN;
 8002a6e:	7bfb      	ldrb	r3, [r7, #15]
 8002a70:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8002a74:	73fb      	strb	r3, [r7, #15]
 8002a76:	e003      	b.n	8002a80 <wizphy_setphypmode+0x4a>
   else
      tmp |= PHYCFGR_OPMDC_ALLA;
 8002a78:	7bfb      	ldrb	r3, [r7, #15]
 8002a7a:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 8002a7e:	73fb      	strb	r3, [r7, #15]
   setPHYCFGR(tmp);
 8002a80:	7bfb      	ldrb	r3, [r7, #15]
 8002a82:	4619      	mov	r1, r3
 8002a84:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8002a88:	f7ff f9dc 	bl	8001e44 <WIZCHIP_WRITE>
   wizphy_reset();
 8002a8c:	f7ff ff21 	bl	80028d2 <wizphy_reset>
   tmp = getPHYCFGR();
 8002a90:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8002a94:	f7ff f9a6 	bl	8001de4 <WIZCHIP_READ>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 8002a9c:	79fb      	ldrb	r3, [r7, #7]
 8002a9e:	2b01      	cmp	r3, #1
 8002aa0:	d106      	bne.n	8002ab0 <wizphy_setphypmode+0x7a>
   {
      if(tmp & PHYCFGR_OPMDC_PDOWN) return 0;
 8002aa2:	7bfb      	ldrb	r3, [r7, #15]
 8002aa4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d008      	beq.n	8002abe <wizphy_setphypmode+0x88>
 8002aac:	2300      	movs	r3, #0
 8002aae:	e008      	b.n	8002ac2 <wizphy_setphypmode+0x8c>
   }
   else
   {
      if(tmp & PHYCFGR_OPMDC_ALLA) return 0;
 8002ab0:	7bfb      	ldrb	r3, [r7, #15]
 8002ab2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d001      	beq.n	8002abe <wizphy_setphypmode+0x88>
 8002aba:	2300      	movs	r3, #0
 8002abc:	e001      	b.n	8002ac2 <wizphy_setphypmode+0x8c>
   }
   return -1;
 8002abe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	3710      	adds	r7, #16
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
	...

08002acc <wizchip_setnetinfo>:
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b082      	sub	sp, #8
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2206      	movs	r2, #6
 8002ad8:	4619      	mov	r1, r3
 8002ada:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8002ade:	f7ff fa2b 	bl	8001f38 <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	330e      	adds	r3, #14
 8002ae6:	2204      	movs	r2, #4
 8002ae8:	4619      	mov	r1, r3
 8002aea:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002aee:	f7ff fa23 	bl	8001f38 <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	330a      	adds	r3, #10
 8002af6:	2204      	movs	r2, #4
 8002af8:	4619      	mov	r1, r3
 8002afa:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8002afe:	f7ff fa1b 	bl	8001f38 <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	3306      	adds	r3, #6
 8002b06:	2204      	movs	r2, #4
 8002b08:	4619      	mov	r1, r3
 8002b0a:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8002b0e:	f7ff fa13 	bl	8001f38 <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	7c9a      	ldrb	r2, [r3, #18]
 8002b16:	4b0b      	ldr	r3, [pc, #44]	; (8002b44 <wizchip_setnetinfo+0x78>)
 8002b18:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	7cda      	ldrb	r2, [r3, #19]
 8002b1e:	4b09      	ldr	r3, [pc, #36]	; (8002b44 <wizchip_setnetinfo+0x78>)
 8002b20:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	7d1a      	ldrb	r2, [r3, #20]
 8002b26:	4b07      	ldr	r3, [pc, #28]	; (8002b44 <wizchip_setnetinfo+0x78>)
 8002b28:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	7d5a      	ldrb	r2, [r3, #21]
 8002b2e:	4b05      	ldr	r3, [pc, #20]	; (8002b44 <wizchip_setnetinfo+0x78>)
 8002b30:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	7d9a      	ldrb	r2, [r3, #22]
 8002b36:	4b04      	ldr	r3, [pc, #16]	; (8002b48 <wizchip_setnetinfo+0x7c>)
 8002b38:	701a      	strb	r2, [r3, #0]
}
 8002b3a:	bf00      	nop
 8002b3c:	3708      	adds	r7, #8
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bd80      	pop	{r7, pc}
 8002b42:	bf00      	nop
 8002b44:	20000084 	.word	0x20000084
 8002b48:	20000088 	.word	0x20000088

08002b4c <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b082      	sub	sp, #8
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
   getSHAR(pnetinfo->mac);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2206      	movs	r2, #6
 8002b58:	4619      	mov	r1, r3
 8002b5a:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8002b5e:	f7ff f9a7 	bl	8001eb0 <WIZCHIP_READ_BUF>
   getGAR(pnetinfo->gw);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	330e      	adds	r3, #14
 8002b66:	2204      	movs	r2, #4
 8002b68:	4619      	mov	r1, r3
 8002b6a:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002b6e:	f7ff f99f 	bl	8001eb0 <WIZCHIP_READ_BUF>
   getSUBR(pnetinfo->sn);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	330a      	adds	r3, #10
 8002b76:	2204      	movs	r2, #4
 8002b78:	4619      	mov	r1, r3
 8002b7a:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8002b7e:	f7ff f997 	bl	8001eb0 <WIZCHIP_READ_BUF>
   getSIPR(pnetinfo->ip);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	3306      	adds	r3, #6
 8002b86:	2204      	movs	r2, #4
 8002b88:	4619      	mov	r1, r3
 8002b8a:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8002b8e:	f7ff f98f 	bl	8001eb0 <WIZCHIP_READ_BUF>
   pnetinfo->dns[0]= _DNS_[0];
 8002b92:	4b0c      	ldr	r3, [pc, #48]	; (8002bc4 <wizchip_getnetinfo+0x78>)
 8002b94:	781a      	ldrb	r2, [r3, #0]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	749a      	strb	r2, [r3, #18]
   pnetinfo->dns[1]= _DNS_[1];
 8002b9a:	4b0a      	ldr	r3, [pc, #40]	; (8002bc4 <wizchip_getnetinfo+0x78>)
 8002b9c:	785a      	ldrb	r2, [r3, #1]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	74da      	strb	r2, [r3, #19]
   pnetinfo->dns[2]= _DNS_[2];
 8002ba2:	4b08      	ldr	r3, [pc, #32]	; (8002bc4 <wizchip_getnetinfo+0x78>)
 8002ba4:	789a      	ldrb	r2, [r3, #2]
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	751a      	strb	r2, [r3, #20]
   pnetinfo->dns[3]= _DNS_[3];
 8002baa:	4b06      	ldr	r3, [pc, #24]	; (8002bc4 <wizchip_getnetinfo+0x78>)
 8002bac:	78da      	ldrb	r2, [r3, #3]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	755a      	strb	r2, [r3, #21]
   pnetinfo->dhcp  = _DHCP_;
 8002bb2:	4b05      	ldr	r3, [pc, #20]	; (8002bc8 <wizchip_getnetinfo+0x7c>)
 8002bb4:	781a      	ldrb	r2, [r3, #0]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	759a      	strb	r2, [r3, #22]
}
 8002bba:	bf00      	nop
 8002bbc:	3708      	adds	r7, #8
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	20000084 	.word	0x20000084
 8002bc8:	20000088 	.word	0x20000088

08002bcc <wizchip_setnetmode>:

int8_t wizchip_setnetmode(netmode_type netmode)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b084      	sub	sp, #16
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	73fb      	strb	r3, [r7, #15]
#if _WIZCHIP_ != 5500
   if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK)) return -1;
#else
   if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK | NM_FORCEARP)) return -1;
 8002bda:	79fb      	ldrb	r3, [r7, #7]
 8002bdc:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d002      	beq.n	8002bea <wizchip_setnetmode+0x1e>
 8002be4:	f04f 33ff 	mov.w	r3, #4294967295
 8002be8:	e00e      	b.n	8002c08 <wizchip_setnetmode+0x3c>
#endif
   tmp = getMR();
 8002bea:	2000      	movs	r0, #0
 8002bec:	f7ff f8fa 	bl	8001de4 <WIZCHIP_READ>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	73fb      	strb	r3, [r7, #15]
   tmp |= (uint8_t)netmode;
 8002bf4:	7bfa      	ldrb	r2, [r7, #15]
 8002bf6:	79fb      	ldrb	r3, [r7, #7]
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	73fb      	strb	r3, [r7, #15]
   setMR(tmp);
 8002bfc:	7bfb      	ldrb	r3, [r7, #15]
 8002bfe:	4619      	mov	r1, r3
 8002c00:	2000      	movs	r0, #0
 8002c02:	f7ff f91f 	bl	8001e44 <WIZCHIP_WRITE>
   return 0;
 8002c06:	2300      	movs	r3, #0
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	3710      	adds	r7, #16
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}

08002c10 <wizchip_getnetmode>:

netmode_type wizchip_getnetmode(void)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	af00      	add	r7, sp, #0
   return (netmode_type) getMR();
 8002c14:	2000      	movs	r0, #0
 8002c16:	f7ff f8e5 	bl	8001de4 <WIZCHIP_READ>
 8002c1a:	4603      	mov	r3, r0
}
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	bd80      	pop	{r7, pc}

08002c20 <wizchip_settimeout>:

void wizchip_settimeout(wiz_NetTimeout* nettime)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b082      	sub	sp, #8
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
   setRCR(nettime->retry_cnt);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	781b      	ldrb	r3, [r3, #0]
 8002c2c:	4619      	mov	r1, r3
 8002c2e:	f44f 50d8 	mov.w	r0, #6912	; 0x1b00
 8002c32:	f7ff f907 	bl	8001e44 <WIZCHIP_WRITE>
   setRTR(nettime->time_100us);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	885b      	ldrh	r3, [r3, #2]
 8002c3a:	0a1b      	lsrs	r3, r3, #8
 8002c3c:	b29b      	uxth	r3, r3
 8002c3e:	b2db      	uxtb	r3, r3
 8002c40:	4619      	mov	r1, r3
 8002c42:	f44f 50c8 	mov.w	r0, #6400	; 0x1900
 8002c46:	f7ff f8fd 	bl	8001e44 <WIZCHIP_WRITE>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	885b      	ldrh	r3, [r3, #2]
 8002c4e:	b2db      	uxtb	r3, r3
 8002c50:	4619      	mov	r1, r3
 8002c52:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
 8002c56:	f7ff f8f5 	bl	8001e44 <WIZCHIP_WRITE>
}
 8002c5a:	bf00      	nop
 8002c5c:	3708      	adds	r7, #8
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}

08002c62 <wizchip_gettimeout>:

void wizchip_gettimeout(wiz_NetTimeout* nettime)
{
 8002c62:	b590      	push	{r4, r7, lr}
 8002c64:	b083      	sub	sp, #12
 8002c66:	af00      	add	r7, sp, #0
 8002c68:	6078      	str	r0, [r7, #4]
   nettime->retry_cnt = getRCR();
 8002c6a:	f44f 50d8 	mov.w	r0, #6912	; 0x1b00
 8002c6e:	f7ff f8b9 	bl	8001de4 <WIZCHIP_READ>
 8002c72:	4603      	mov	r3, r0
 8002c74:	461a      	mov	r2, r3
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	701a      	strb	r2, [r3, #0]
   nettime->time_100us = getRTR();
 8002c7a:	f44f 50c8 	mov.w	r0, #6400	; 0x1900
 8002c7e:	f7ff f8b1 	bl	8001de4 <WIZCHIP_READ>
 8002c82:	4603      	mov	r3, r0
 8002c84:	b29b      	uxth	r3, r3
 8002c86:	021b      	lsls	r3, r3, #8
 8002c88:	b29c      	uxth	r4, r3
 8002c8a:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
 8002c8e:	f7ff f8a9 	bl	8001de4 <WIZCHIP_READ>
 8002c92:	4603      	mov	r3, r0
 8002c94:	b29b      	uxth	r3, r3
 8002c96:	4423      	add	r3, r4
 8002c98:	b29a      	uxth	r2, r3
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	805a      	strh	r2, [r3, #2]
}
 8002c9e:	bf00      	nop
 8002ca0:	370c      	adds	r7, #12
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd90      	pop	{r4, r7, pc}
	...

08002ca8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002cac:	4b08      	ldr	r3, [pc, #32]	; (8002cd0 <HAL_Init+0x28>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a07      	ldr	r2, [pc, #28]	; (8002cd0 <HAL_Init+0x28>)
 8002cb2:	f043 0310 	orr.w	r3, r3, #16
 8002cb6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002cb8:	2003      	movs	r0, #3
 8002cba:	f000 f8d1 	bl	8002e60 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002cbe:	2000      	movs	r0, #0
 8002cc0:	f7fe fc0c 	bl	80014dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002cc4:	f7fe fb46 	bl	8001354 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002cc8:	2300      	movs	r3, #0
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	40022000 	.word	0x40022000

08002cd4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002cd8:	4b05      	ldr	r3, [pc, #20]	; (8002cf0 <HAL_IncTick+0x1c>)
 8002cda:	781b      	ldrb	r3, [r3, #0]
 8002cdc:	461a      	mov	r2, r3
 8002cde:	4b05      	ldr	r3, [pc, #20]	; (8002cf4 <HAL_IncTick+0x20>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4413      	add	r3, r2
 8002ce4:	4a03      	ldr	r2, [pc, #12]	; (8002cf4 <HAL_IncTick+0x20>)
 8002ce6:	6013      	str	r3, [r2, #0]
}
 8002ce8:	bf00      	nop
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bc80      	pop	{r7}
 8002cee:	4770      	bx	lr
 8002cf0:	20000044 	.word	0x20000044
 8002cf4:	20002b10 	.word	0x20002b10

08002cf8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	af00      	add	r7, sp, #0
  return uwTick;
 8002cfc:	4b02      	ldr	r3, [pc, #8]	; (8002d08 <HAL_GetTick+0x10>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bc80      	pop	{r7}
 8002d06:	4770      	bx	lr
 8002d08:	20002b10 	.word	0x20002b10

08002d0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b085      	sub	sp, #20
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	f003 0307 	and.w	r3, r3, #7
 8002d1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d1c:	4b0c      	ldr	r3, [pc, #48]	; (8002d50 <__NVIC_SetPriorityGrouping+0x44>)
 8002d1e:	68db      	ldr	r3, [r3, #12]
 8002d20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d22:	68ba      	ldr	r2, [r7, #8]
 8002d24:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002d28:	4013      	ands	r3, r2
 8002d2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d30:	68bb      	ldr	r3, [r7, #8]
 8002d32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d34:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002d38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d3e:	4a04      	ldr	r2, [pc, #16]	; (8002d50 <__NVIC_SetPriorityGrouping+0x44>)
 8002d40:	68bb      	ldr	r3, [r7, #8]
 8002d42:	60d3      	str	r3, [r2, #12]
}
 8002d44:	bf00      	nop
 8002d46:	3714      	adds	r7, #20
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bc80      	pop	{r7}
 8002d4c:	4770      	bx	lr
 8002d4e:	bf00      	nop
 8002d50:	e000ed00 	.word	0xe000ed00

08002d54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d54:	b480      	push	{r7}
 8002d56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d58:	4b04      	ldr	r3, [pc, #16]	; (8002d6c <__NVIC_GetPriorityGrouping+0x18>)
 8002d5a:	68db      	ldr	r3, [r3, #12]
 8002d5c:	0a1b      	lsrs	r3, r3, #8
 8002d5e:	f003 0307 	and.w	r3, r3, #7
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bc80      	pop	{r7}
 8002d68:	4770      	bx	lr
 8002d6a:	bf00      	nop
 8002d6c:	e000ed00 	.word	0xe000ed00

08002d70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b083      	sub	sp, #12
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	4603      	mov	r3, r0
 8002d78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	db0b      	blt.n	8002d9a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d82:	79fb      	ldrb	r3, [r7, #7]
 8002d84:	f003 021f 	and.w	r2, r3, #31
 8002d88:	4906      	ldr	r1, [pc, #24]	; (8002da4 <__NVIC_EnableIRQ+0x34>)
 8002d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d8e:	095b      	lsrs	r3, r3, #5
 8002d90:	2001      	movs	r0, #1
 8002d92:	fa00 f202 	lsl.w	r2, r0, r2
 8002d96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002d9a:	bf00      	nop
 8002d9c:	370c      	adds	r7, #12
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bc80      	pop	{r7}
 8002da2:	4770      	bx	lr
 8002da4:	e000e100 	.word	0xe000e100

08002da8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	4603      	mov	r3, r0
 8002db0:	6039      	str	r1, [r7, #0]
 8002db2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002db4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	db0a      	blt.n	8002dd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	b2da      	uxtb	r2, r3
 8002dc0:	490c      	ldr	r1, [pc, #48]	; (8002df4 <__NVIC_SetPriority+0x4c>)
 8002dc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dc6:	0112      	lsls	r2, r2, #4
 8002dc8:	b2d2      	uxtb	r2, r2
 8002dca:	440b      	add	r3, r1
 8002dcc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002dd0:	e00a      	b.n	8002de8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	b2da      	uxtb	r2, r3
 8002dd6:	4908      	ldr	r1, [pc, #32]	; (8002df8 <__NVIC_SetPriority+0x50>)
 8002dd8:	79fb      	ldrb	r3, [r7, #7]
 8002dda:	f003 030f 	and.w	r3, r3, #15
 8002dde:	3b04      	subs	r3, #4
 8002de0:	0112      	lsls	r2, r2, #4
 8002de2:	b2d2      	uxtb	r2, r2
 8002de4:	440b      	add	r3, r1
 8002de6:	761a      	strb	r2, [r3, #24]
}
 8002de8:	bf00      	nop
 8002dea:	370c      	adds	r7, #12
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bc80      	pop	{r7}
 8002df0:	4770      	bx	lr
 8002df2:	bf00      	nop
 8002df4:	e000e100 	.word	0xe000e100
 8002df8:	e000ed00 	.word	0xe000ed00

08002dfc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b089      	sub	sp, #36	; 0x24
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	60f8      	str	r0, [r7, #12]
 8002e04:	60b9      	str	r1, [r7, #8]
 8002e06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	f003 0307 	and.w	r3, r3, #7
 8002e0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e10:	69fb      	ldr	r3, [r7, #28]
 8002e12:	f1c3 0307 	rsb	r3, r3, #7
 8002e16:	2b04      	cmp	r3, #4
 8002e18:	bf28      	it	cs
 8002e1a:	2304      	movcs	r3, #4
 8002e1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e1e:	69fb      	ldr	r3, [r7, #28]
 8002e20:	3304      	adds	r3, #4
 8002e22:	2b06      	cmp	r3, #6
 8002e24:	d902      	bls.n	8002e2c <NVIC_EncodePriority+0x30>
 8002e26:	69fb      	ldr	r3, [r7, #28]
 8002e28:	3b03      	subs	r3, #3
 8002e2a:	e000      	b.n	8002e2e <NVIC_EncodePriority+0x32>
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e30:	f04f 32ff 	mov.w	r2, #4294967295
 8002e34:	69bb      	ldr	r3, [r7, #24]
 8002e36:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3a:	43da      	mvns	r2, r3
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	401a      	ands	r2, r3
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e44:	f04f 31ff 	mov.w	r1, #4294967295
 8002e48:	697b      	ldr	r3, [r7, #20]
 8002e4a:	fa01 f303 	lsl.w	r3, r1, r3
 8002e4e:	43d9      	mvns	r1, r3
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e54:	4313      	orrs	r3, r2
         );
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	3724      	adds	r7, #36	; 0x24
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bc80      	pop	{r7}
 8002e5e:	4770      	bx	lr

08002e60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b082      	sub	sp, #8
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e68:	6878      	ldr	r0, [r7, #4]
 8002e6a:	f7ff ff4f 	bl	8002d0c <__NVIC_SetPriorityGrouping>
}
 8002e6e:	bf00      	nop
 8002e70:	3708      	adds	r7, #8
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}

08002e76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e76:	b580      	push	{r7, lr}
 8002e78:	b086      	sub	sp, #24
 8002e7a:	af00      	add	r7, sp, #0
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	60b9      	str	r1, [r7, #8]
 8002e80:	607a      	str	r2, [r7, #4]
 8002e82:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e84:	2300      	movs	r3, #0
 8002e86:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e88:	f7ff ff64 	bl	8002d54 <__NVIC_GetPriorityGrouping>
 8002e8c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e8e:	687a      	ldr	r2, [r7, #4]
 8002e90:	68b9      	ldr	r1, [r7, #8]
 8002e92:	6978      	ldr	r0, [r7, #20]
 8002e94:	f7ff ffb2 	bl	8002dfc <NVIC_EncodePriority>
 8002e98:	4602      	mov	r2, r0
 8002e9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e9e:	4611      	mov	r1, r2
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f7ff ff81 	bl	8002da8 <__NVIC_SetPriority>
}
 8002ea6:	bf00      	nop
 8002ea8:	3718      	adds	r7, #24
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}

08002eae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002eae:	b580      	push	{r7, lr}
 8002eb0:	b082      	sub	sp, #8
 8002eb2:	af00      	add	r7, sp, #0
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002eb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f7ff ff57 	bl	8002d70 <__NVIC_EnableIRQ>
}
 8002ec2:	bf00      	nop
 8002ec4:	3708      	adds	r7, #8
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
	...

08002ecc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b08b      	sub	sp, #44	; 0x2c
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
 8002ed4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002eda:	2300      	movs	r3, #0
 8002edc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ede:	e127      	b.n	8003130 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	69fa      	ldr	r2, [r7, #28]
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002ef4:	69ba      	ldr	r2, [r7, #24]
 8002ef6:	69fb      	ldr	r3, [r7, #28]
 8002ef8:	429a      	cmp	r2, r3
 8002efa:	f040 8116 	bne.w	800312a <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	2b12      	cmp	r3, #18
 8002f04:	d034      	beq.n	8002f70 <HAL_GPIO_Init+0xa4>
 8002f06:	2b12      	cmp	r3, #18
 8002f08:	d80d      	bhi.n	8002f26 <HAL_GPIO_Init+0x5a>
 8002f0a:	2b02      	cmp	r3, #2
 8002f0c:	d02b      	beq.n	8002f66 <HAL_GPIO_Init+0x9a>
 8002f0e:	2b02      	cmp	r3, #2
 8002f10:	d804      	bhi.n	8002f1c <HAL_GPIO_Init+0x50>
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d031      	beq.n	8002f7a <HAL_GPIO_Init+0xae>
 8002f16:	2b01      	cmp	r3, #1
 8002f18:	d01c      	beq.n	8002f54 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002f1a:	e048      	b.n	8002fae <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002f1c:	2b03      	cmp	r3, #3
 8002f1e:	d043      	beq.n	8002fa8 <HAL_GPIO_Init+0xdc>
 8002f20:	2b11      	cmp	r3, #17
 8002f22:	d01b      	beq.n	8002f5c <HAL_GPIO_Init+0x90>
          break;
 8002f24:	e043      	b.n	8002fae <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002f26:	4a89      	ldr	r2, [pc, #548]	; (800314c <HAL_GPIO_Init+0x280>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d026      	beq.n	8002f7a <HAL_GPIO_Init+0xae>
 8002f2c:	4a87      	ldr	r2, [pc, #540]	; (800314c <HAL_GPIO_Init+0x280>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d806      	bhi.n	8002f40 <HAL_GPIO_Init+0x74>
 8002f32:	4a87      	ldr	r2, [pc, #540]	; (8003150 <HAL_GPIO_Init+0x284>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d020      	beq.n	8002f7a <HAL_GPIO_Init+0xae>
 8002f38:	4a86      	ldr	r2, [pc, #536]	; (8003154 <HAL_GPIO_Init+0x288>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d01d      	beq.n	8002f7a <HAL_GPIO_Init+0xae>
          break;
 8002f3e:	e036      	b.n	8002fae <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002f40:	4a85      	ldr	r2, [pc, #532]	; (8003158 <HAL_GPIO_Init+0x28c>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d019      	beq.n	8002f7a <HAL_GPIO_Init+0xae>
 8002f46:	4a85      	ldr	r2, [pc, #532]	; (800315c <HAL_GPIO_Init+0x290>)
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d016      	beq.n	8002f7a <HAL_GPIO_Init+0xae>
 8002f4c:	4a84      	ldr	r2, [pc, #528]	; (8003160 <HAL_GPIO_Init+0x294>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d013      	beq.n	8002f7a <HAL_GPIO_Init+0xae>
          break;
 8002f52:	e02c      	b.n	8002fae <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	68db      	ldr	r3, [r3, #12]
 8002f58:	623b      	str	r3, [r7, #32]
          break;
 8002f5a:	e028      	b.n	8002fae <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	68db      	ldr	r3, [r3, #12]
 8002f60:	3304      	adds	r3, #4
 8002f62:	623b      	str	r3, [r7, #32]
          break;
 8002f64:	e023      	b.n	8002fae <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	68db      	ldr	r3, [r3, #12]
 8002f6a:	3308      	adds	r3, #8
 8002f6c:	623b      	str	r3, [r7, #32]
          break;
 8002f6e:	e01e      	b.n	8002fae <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	68db      	ldr	r3, [r3, #12]
 8002f74:	330c      	adds	r3, #12
 8002f76:	623b      	str	r3, [r7, #32]
          break;
 8002f78:	e019      	b.n	8002fae <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	689b      	ldr	r3, [r3, #8]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d102      	bne.n	8002f88 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002f82:	2304      	movs	r3, #4
 8002f84:	623b      	str	r3, [r7, #32]
          break;
 8002f86:	e012      	b.n	8002fae <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	689b      	ldr	r3, [r3, #8]
 8002f8c:	2b01      	cmp	r3, #1
 8002f8e:	d105      	bne.n	8002f9c <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f90:	2308      	movs	r3, #8
 8002f92:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	69fa      	ldr	r2, [r7, #28]
 8002f98:	611a      	str	r2, [r3, #16]
          break;
 8002f9a:	e008      	b.n	8002fae <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f9c:	2308      	movs	r3, #8
 8002f9e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	69fa      	ldr	r2, [r7, #28]
 8002fa4:	615a      	str	r2, [r3, #20]
          break;
 8002fa6:	e002      	b.n	8002fae <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	623b      	str	r3, [r7, #32]
          break;
 8002fac:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002fae:	69bb      	ldr	r3, [r7, #24]
 8002fb0:	2bff      	cmp	r3, #255	; 0xff
 8002fb2:	d801      	bhi.n	8002fb8 <HAL_GPIO_Init+0xec>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	e001      	b.n	8002fbc <HAL_GPIO_Init+0xf0>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	3304      	adds	r3, #4
 8002fbc:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002fbe:	69bb      	ldr	r3, [r7, #24]
 8002fc0:	2bff      	cmp	r3, #255	; 0xff
 8002fc2:	d802      	bhi.n	8002fca <HAL_GPIO_Init+0xfe>
 8002fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fc6:	009b      	lsls	r3, r3, #2
 8002fc8:	e002      	b.n	8002fd0 <HAL_GPIO_Init+0x104>
 8002fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fcc:	3b08      	subs	r3, #8
 8002fce:	009b      	lsls	r3, r3, #2
 8002fd0:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002fd2:	697b      	ldr	r3, [r7, #20]
 8002fd4:	681a      	ldr	r2, [r3, #0]
 8002fd6:	210f      	movs	r1, #15
 8002fd8:	693b      	ldr	r3, [r7, #16]
 8002fda:	fa01 f303 	lsl.w	r3, r1, r3
 8002fde:	43db      	mvns	r3, r3
 8002fe0:	401a      	ands	r2, r3
 8002fe2:	6a39      	ldr	r1, [r7, #32]
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	fa01 f303 	lsl.w	r3, r1, r3
 8002fea:	431a      	orrs	r2, r3
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	f000 8096 	beq.w	800312a <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002ffe:	4b59      	ldr	r3, [pc, #356]	; (8003164 <HAL_GPIO_Init+0x298>)
 8003000:	699b      	ldr	r3, [r3, #24]
 8003002:	4a58      	ldr	r2, [pc, #352]	; (8003164 <HAL_GPIO_Init+0x298>)
 8003004:	f043 0301 	orr.w	r3, r3, #1
 8003008:	6193      	str	r3, [r2, #24]
 800300a:	4b56      	ldr	r3, [pc, #344]	; (8003164 <HAL_GPIO_Init+0x298>)
 800300c:	699b      	ldr	r3, [r3, #24]
 800300e:	f003 0301 	and.w	r3, r3, #1
 8003012:	60bb      	str	r3, [r7, #8]
 8003014:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003016:	4a54      	ldr	r2, [pc, #336]	; (8003168 <HAL_GPIO_Init+0x29c>)
 8003018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800301a:	089b      	lsrs	r3, r3, #2
 800301c:	3302      	adds	r3, #2
 800301e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003022:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003026:	f003 0303 	and.w	r3, r3, #3
 800302a:	009b      	lsls	r3, r3, #2
 800302c:	220f      	movs	r2, #15
 800302e:	fa02 f303 	lsl.w	r3, r2, r3
 8003032:	43db      	mvns	r3, r3
 8003034:	68fa      	ldr	r2, [r7, #12]
 8003036:	4013      	ands	r3, r2
 8003038:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	4a4b      	ldr	r2, [pc, #300]	; (800316c <HAL_GPIO_Init+0x2a0>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d013      	beq.n	800306a <HAL_GPIO_Init+0x19e>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	4a4a      	ldr	r2, [pc, #296]	; (8003170 <HAL_GPIO_Init+0x2a4>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d00d      	beq.n	8003066 <HAL_GPIO_Init+0x19a>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	4a49      	ldr	r2, [pc, #292]	; (8003174 <HAL_GPIO_Init+0x2a8>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d007      	beq.n	8003062 <HAL_GPIO_Init+0x196>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	4a48      	ldr	r2, [pc, #288]	; (8003178 <HAL_GPIO_Init+0x2ac>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d101      	bne.n	800305e <HAL_GPIO_Init+0x192>
 800305a:	2303      	movs	r3, #3
 800305c:	e006      	b.n	800306c <HAL_GPIO_Init+0x1a0>
 800305e:	2304      	movs	r3, #4
 8003060:	e004      	b.n	800306c <HAL_GPIO_Init+0x1a0>
 8003062:	2302      	movs	r3, #2
 8003064:	e002      	b.n	800306c <HAL_GPIO_Init+0x1a0>
 8003066:	2301      	movs	r3, #1
 8003068:	e000      	b.n	800306c <HAL_GPIO_Init+0x1a0>
 800306a:	2300      	movs	r3, #0
 800306c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800306e:	f002 0203 	and.w	r2, r2, #3
 8003072:	0092      	lsls	r2, r2, #2
 8003074:	4093      	lsls	r3, r2
 8003076:	68fa      	ldr	r2, [r7, #12]
 8003078:	4313      	orrs	r3, r2
 800307a:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800307c:	493a      	ldr	r1, [pc, #232]	; (8003168 <HAL_GPIO_Init+0x29c>)
 800307e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003080:	089b      	lsrs	r3, r3, #2
 8003082:	3302      	adds	r3, #2
 8003084:	68fa      	ldr	r2, [r7, #12]
 8003086:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003092:	2b00      	cmp	r3, #0
 8003094:	d006      	beq.n	80030a4 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003096:	4b39      	ldr	r3, [pc, #228]	; (800317c <HAL_GPIO_Init+0x2b0>)
 8003098:	681a      	ldr	r2, [r3, #0]
 800309a:	4938      	ldr	r1, [pc, #224]	; (800317c <HAL_GPIO_Init+0x2b0>)
 800309c:	69bb      	ldr	r3, [r7, #24]
 800309e:	4313      	orrs	r3, r2
 80030a0:	600b      	str	r3, [r1, #0]
 80030a2:	e006      	b.n	80030b2 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80030a4:	4b35      	ldr	r3, [pc, #212]	; (800317c <HAL_GPIO_Init+0x2b0>)
 80030a6:	681a      	ldr	r2, [r3, #0]
 80030a8:	69bb      	ldr	r3, [r7, #24]
 80030aa:	43db      	mvns	r3, r3
 80030ac:	4933      	ldr	r1, [pc, #204]	; (800317c <HAL_GPIO_Init+0x2b0>)
 80030ae:	4013      	ands	r3, r2
 80030b0:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d006      	beq.n	80030cc <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80030be:	4b2f      	ldr	r3, [pc, #188]	; (800317c <HAL_GPIO_Init+0x2b0>)
 80030c0:	685a      	ldr	r2, [r3, #4]
 80030c2:	492e      	ldr	r1, [pc, #184]	; (800317c <HAL_GPIO_Init+0x2b0>)
 80030c4:	69bb      	ldr	r3, [r7, #24]
 80030c6:	4313      	orrs	r3, r2
 80030c8:	604b      	str	r3, [r1, #4]
 80030ca:	e006      	b.n	80030da <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80030cc:	4b2b      	ldr	r3, [pc, #172]	; (800317c <HAL_GPIO_Init+0x2b0>)
 80030ce:	685a      	ldr	r2, [r3, #4]
 80030d0:	69bb      	ldr	r3, [r7, #24]
 80030d2:	43db      	mvns	r3, r3
 80030d4:	4929      	ldr	r1, [pc, #164]	; (800317c <HAL_GPIO_Init+0x2b0>)
 80030d6:	4013      	ands	r3, r2
 80030d8:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d006      	beq.n	80030f4 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80030e6:	4b25      	ldr	r3, [pc, #148]	; (800317c <HAL_GPIO_Init+0x2b0>)
 80030e8:	689a      	ldr	r2, [r3, #8]
 80030ea:	4924      	ldr	r1, [pc, #144]	; (800317c <HAL_GPIO_Init+0x2b0>)
 80030ec:	69bb      	ldr	r3, [r7, #24]
 80030ee:	4313      	orrs	r3, r2
 80030f0:	608b      	str	r3, [r1, #8]
 80030f2:	e006      	b.n	8003102 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80030f4:	4b21      	ldr	r3, [pc, #132]	; (800317c <HAL_GPIO_Init+0x2b0>)
 80030f6:	689a      	ldr	r2, [r3, #8]
 80030f8:	69bb      	ldr	r3, [r7, #24]
 80030fa:	43db      	mvns	r3, r3
 80030fc:	491f      	ldr	r1, [pc, #124]	; (800317c <HAL_GPIO_Init+0x2b0>)
 80030fe:	4013      	ands	r3, r2
 8003100:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800310a:	2b00      	cmp	r3, #0
 800310c:	d006      	beq.n	800311c <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800310e:	4b1b      	ldr	r3, [pc, #108]	; (800317c <HAL_GPIO_Init+0x2b0>)
 8003110:	68da      	ldr	r2, [r3, #12]
 8003112:	491a      	ldr	r1, [pc, #104]	; (800317c <HAL_GPIO_Init+0x2b0>)
 8003114:	69bb      	ldr	r3, [r7, #24]
 8003116:	4313      	orrs	r3, r2
 8003118:	60cb      	str	r3, [r1, #12]
 800311a:	e006      	b.n	800312a <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800311c:	4b17      	ldr	r3, [pc, #92]	; (800317c <HAL_GPIO_Init+0x2b0>)
 800311e:	68da      	ldr	r2, [r3, #12]
 8003120:	69bb      	ldr	r3, [r7, #24]
 8003122:	43db      	mvns	r3, r3
 8003124:	4915      	ldr	r1, [pc, #84]	; (800317c <HAL_GPIO_Init+0x2b0>)
 8003126:	4013      	ands	r3, r2
 8003128:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800312a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800312c:	3301      	adds	r3, #1
 800312e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003136:	fa22 f303 	lsr.w	r3, r2, r3
 800313a:	2b00      	cmp	r3, #0
 800313c:	f47f aed0 	bne.w	8002ee0 <HAL_GPIO_Init+0x14>
  }
}
 8003140:	bf00      	nop
 8003142:	372c      	adds	r7, #44	; 0x2c
 8003144:	46bd      	mov	sp, r7
 8003146:	bc80      	pop	{r7}
 8003148:	4770      	bx	lr
 800314a:	bf00      	nop
 800314c:	10210000 	.word	0x10210000
 8003150:	10110000 	.word	0x10110000
 8003154:	10120000 	.word	0x10120000
 8003158:	10310000 	.word	0x10310000
 800315c:	10320000 	.word	0x10320000
 8003160:	10220000 	.word	0x10220000
 8003164:	40021000 	.word	0x40021000
 8003168:	40010000 	.word	0x40010000
 800316c:	40010800 	.word	0x40010800
 8003170:	40010c00 	.word	0x40010c00
 8003174:	40011000 	.word	0x40011000
 8003178:	40011400 	.word	0x40011400
 800317c:	40010400 	.word	0x40010400

08003180 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003180:	b480      	push	{r7}
 8003182:	b083      	sub	sp, #12
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
 8003188:	460b      	mov	r3, r1
 800318a:	807b      	strh	r3, [r7, #2]
 800318c:	4613      	mov	r3, r2
 800318e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003190:	787b      	ldrb	r3, [r7, #1]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d003      	beq.n	800319e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003196:	887a      	ldrh	r2, [r7, #2]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800319c:	e003      	b.n	80031a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800319e:	887b      	ldrh	r3, [r7, #2]
 80031a0:	041a      	lsls	r2, r3, #16
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	611a      	str	r2, [r3, #16]
}
 80031a6:	bf00      	nop
 80031a8:	370c      	adds	r7, #12
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bc80      	pop	{r7}
 80031ae:	4770      	bx	lr

080031b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b084      	sub	sp, #16
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d101      	bne.n	80031c2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80031be:	2301      	movs	r3, #1
 80031c0:	e11f      	b.n	8003402 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031c8:	b2db      	uxtb	r3, r3
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d106      	bne.n	80031dc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2200      	movs	r2, #0
 80031d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80031d6:	6878      	ldr	r0, [r7, #4]
 80031d8:	f7fe f8f4 	bl	80013c4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2224      	movs	r2, #36	; 0x24
 80031e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f022 0201 	bic.w	r2, r2, #1
 80031f2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003202:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003212:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003214:	f000 fcda 	bl	8003bcc <HAL_RCC_GetPCLK1Freq>
 8003218:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	4a7b      	ldr	r2, [pc, #492]	; (800340c <HAL_I2C_Init+0x25c>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d807      	bhi.n	8003234 <HAL_I2C_Init+0x84>
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	4a7a      	ldr	r2, [pc, #488]	; (8003410 <HAL_I2C_Init+0x260>)
 8003228:	4293      	cmp	r3, r2
 800322a:	bf94      	ite	ls
 800322c:	2301      	movls	r3, #1
 800322e:	2300      	movhi	r3, #0
 8003230:	b2db      	uxtb	r3, r3
 8003232:	e006      	b.n	8003242 <HAL_I2C_Init+0x92>
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	4a77      	ldr	r2, [pc, #476]	; (8003414 <HAL_I2C_Init+0x264>)
 8003238:	4293      	cmp	r3, r2
 800323a:	bf94      	ite	ls
 800323c:	2301      	movls	r3, #1
 800323e:	2300      	movhi	r3, #0
 8003240:	b2db      	uxtb	r3, r3
 8003242:	2b00      	cmp	r3, #0
 8003244:	d001      	beq.n	800324a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	e0db      	b.n	8003402 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	4a72      	ldr	r2, [pc, #456]	; (8003418 <HAL_I2C_Init+0x268>)
 800324e:	fba2 2303 	umull	r2, r3, r2, r3
 8003252:	0c9b      	lsrs	r3, r3, #18
 8003254:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	68ba      	ldr	r2, [r7, #8]
 8003266:	430a      	orrs	r2, r1
 8003268:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	6a1b      	ldr	r3, [r3, #32]
 8003270:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	4a64      	ldr	r2, [pc, #400]	; (800340c <HAL_I2C_Init+0x25c>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d802      	bhi.n	8003284 <HAL_I2C_Init+0xd4>
 800327e:	68bb      	ldr	r3, [r7, #8]
 8003280:	3301      	adds	r3, #1
 8003282:	e009      	b.n	8003298 <HAL_I2C_Init+0xe8>
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800328a:	fb02 f303 	mul.w	r3, r2, r3
 800328e:	4a63      	ldr	r2, [pc, #396]	; (800341c <HAL_I2C_Init+0x26c>)
 8003290:	fba2 2303 	umull	r2, r3, r2, r3
 8003294:	099b      	lsrs	r3, r3, #6
 8003296:	3301      	adds	r3, #1
 8003298:	687a      	ldr	r2, [r7, #4]
 800329a:	6812      	ldr	r2, [r2, #0]
 800329c:	430b      	orrs	r3, r1
 800329e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	69db      	ldr	r3, [r3, #28]
 80032a6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80032aa:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	4956      	ldr	r1, [pc, #344]	; (800340c <HAL_I2C_Init+0x25c>)
 80032b4:	428b      	cmp	r3, r1
 80032b6:	d80d      	bhi.n	80032d4 <HAL_I2C_Init+0x124>
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	1e59      	subs	r1, r3, #1
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	005b      	lsls	r3, r3, #1
 80032c2:	fbb1 f3f3 	udiv	r3, r1, r3
 80032c6:	3301      	adds	r3, #1
 80032c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032cc:	2b04      	cmp	r3, #4
 80032ce:	bf38      	it	cc
 80032d0:	2304      	movcc	r3, #4
 80032d2:	e04f      	b.n	8003374 <HAL_I2C_Init+0x1c4>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	689b      	ldr	r3, [r3, #8]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d111      	bne.n	8003300 <HAL_I2C_Init+0x150>
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	1e58      	subs	r0, r3, #1
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6859      	ldr	r1, [r3, #4]
 80032e4:	460b      	mov	r3, r1
 80032e6:	005b      	lsls	r3, r3, #1
 80032e8:	440b      	add	r3, r1
 80032ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80032ee:	3301      	adds	r3, #1
 80032f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	bf0c      	ite	eq
 80032f8:	2301      	moveq	r3, #1
 80032fa:	2300      	movne	r3, #0
 80032fc:	b2db      	uxtb	r3, r3
 80032fe:	e012      	b.n	8003326 <HAL_I2C_Init+0x176>
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	1e58      	subs	r0, r3, #1
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6859      	ldr	r1, [r3, #4]
 8003308:	460b      	mov	r3, r1
 800330a:	009b      	lsls	r3, r3, #2
 800330c:	440b      	add	r3, r1
 800330e:	0099      	lsls	r1, r3, #2
 8003310:	440b      	add	r3, r1
 8003312:	fbb0 f3f3 	udiv	r3, r0, r3
 8003316:	3301      	adds	r3, #1
 8003318:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800331c:	2b00      	cmp	r3, #0
 800331e:	bf0c      	ite	eq
 8003320:	2301      	moveq	r3, #1
 8003322:	2300      	movne	r3, #0
 8003324:	b2db      	uxtb	r3, r3
 8003326:	2b00      	cmp	r3, #0
 8003328:	d001      	beq.n	800332e <HAL_I2C_Init+0x17e>
 800332a:	2301      	movs	r3, #1
 800332c:	e022      	b.n	8003374 <HAL_I2C_Init+0x1c4>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	689b      	ldr	r3, [r3, #8]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d10e      	bne.n	8003354 <HAL_I2C_Init+0x1a4>
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	1e58      	subs	r0, r3, #1
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6859      	ldr	r1, [r3, #4]
 800333e:	460b      	mov	r3, r1
 8003340:	005b      	lsls	r3, r3, #1
 8003342:	440b      	add	r3, r1
 8003344:	fbb0 f3f3 	udiv	r3, r0, r3
 8003348:	3301      	adds	r3, #1
 800334a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800334e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003352:	e00f      	b.n	8003374 <HAL_I2C_Init+0x1c4>
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	1e58      	subs	r0, r3, #1
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6859      	ldr	r1, [r3, #4]
 800335c:	460b      	mov	r3, r1
 800335e:	009b      	lsls	r3, r3, #2
 8003360:	440b      	add	r3, r1
 8003362:	0099      	lsls	r1, r3, #2
 8003364:	440b      	add	r3, r1
 8003366:	fbb0 f3f3 	udiv	r3, r0, r3
 800336a:	3301      	adds	r3, #1
 800336c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003370:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003374:	6879      	ldr	r1, [r7, #4]
 8003376:	6809      	ldr	r1, [r1, #0]
 8003378:	4313      	orrs	r3, r2
 800337a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	69da      	ldr	r2, [r3, #28]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6a1b      	ldr	r3, [r3, #32]
 800338e:	431a      	orrs	r2, r3
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	430a      	orrs	r2, r1
 8003396:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	689b      	ldr	r3, [r3, #8]
 800339e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80033a2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80033a6:	687a      	ldr	r2, [r7, #4]
 80033a8:	6911      	ldr	r1, [r2, #16]
 80033aa:	687a      	ldr	r2, [r7, #4]
 80033ac:	68d2      	ldr	r2, [r2, #12]
 80033ae:	4311      	orrs	r1, r2
 80033b0:	687a      	ldr	r2, [r7, #4]
 80033b2:	6812      	ldr	r2, [r2, #0]
 80033b4:	430b      	orrs	r3, r1
 80033b6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	68db      	ldr	r3, [r3, #12]
 80033be:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	695a      	ldr	r2, [r3, #20]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	699b      	ldr	r3, [r3, #24]
 80033ca:	431a      	orrs	r2, r3
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	430a      	orrs	r2, r1
 80033d2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f042 0201 	orr.w	r2, r2, #1
 80033e2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2200      	movs	r2, #0
 80033e8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2220      	movs	r2, #32
 80033ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2200      	movs	r2, #0
 80033f6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2200      	movs	r2, #0
 80033fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003400:	2300      	movs	r3, #0
}
 8003402:	4618      	mov	r0, r3
 8003404:	3710      	adds	r7, #16
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}
 800340a:	bf00      	nop
 800340c:	000186a0 	.word	0x000186a0
 8003410:	001e847f 	.word	0x001e847f
 8003414:	003d08ff 	.word	0x003d08ff
 8003418:	431bde83 	.word	0x431bde83
 800341c:	10624dd3 	.word	0x10624dd3

08003420 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b086      	sub	sp, #24
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d101      	bne.n	8003432 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800342e:	2301      	movs	r3, #1
 8003430:	e26c      	b.n	800390c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f003 0301 	and.w	r3, r3, #1
 800343a:	2b00      	cmp	r3, #0
 800343c:	f000 8087 	beq.w	800354e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003440:	4b92      	ldr	r3, [pc, #584]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	f003 030c 	and.w	r3, r3, #12
 8003448:	2b04      	cmp	r3, #4
 800344a:	d00c      	beq.n	8003466 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800344c:	4b8f      	ldr	r3, [pc, #572]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	f003 030c 	and.w	r3, r3, #12
 8003454:	2b08      	cmp	r3, #8
 8003456:	d112      	bne.n	800347e <HAL_RCC_OscConfig+0x5e>
 8003458:	4b8c      	ldr	r3, [pc, #560]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003460:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003464:	d10b      	bne.n	800347e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003466:	4b89      	ldr	r3, [pc, #548]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800346e:	2b00      	cmp	r3, #0
 8003470:	d06c      	beq.n	800354c <HAL_RCC_OscConfig+0x12c>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d168      	bne.n	800354c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800347a:	2301      	movs	r3, #1
 800347c:	e246      	b.n	800390c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003486:	d106      	bne.n	8003496 <HAL_RCC_OscConfig+0x76>
 8003488:	4b80      	ldr	r3, [pc, #512]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a7f      	ldr	r2, [pc, #508]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 800348e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003492:	6013      	str	r3, [r2, #0]
 8003494:	e02e      	b.n	80034f4 <HAL_RCC_OscConfig+0xd4>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d10c      	bne.n	80034b8 <HAL_RCC_OscConfig+0x98>
 800349e:	4b7b      	ldr	r3, [pc, #492]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4a7a      	ldr	r2, [pc, #488]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80034a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034a8:	6013      	str	r3, [r2, #0]
 80034aa:	4b78      	ldr	r3, [pc, #480]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4a77      	ldr	r2, [pc, #476]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80034b0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80034b4:	6013      	str	r3, [r2, #0]
 80034b6:	e01d      	b.n	80034f4 <HAL_RCC_OscConfig+0xd4>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80034c0:	d10c      	bne.n	80034dc <HAL_RCC_OscConfig+0xbc>
 80034c2:	4b72      	ldr	r3, [pc, #456]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a71      	ldr	r2, [pc, #452]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80034c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80034cc:	6013      	str	r3, [r2, #0]
 80034ce:	4b6f      	ldr	r3, [pc, #444]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a6e      	ldr	r2, [pc, #440]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80034d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034d8:	6013      	str	r3, [r2, #0]
 80034da:	e00b      	b.n	80034f4 <HAL_RCC_OscConfig+0xd4>
 80034dc:	4b6b      	ldr	r3, [pc, #428]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4a6a      	ldr	r2, [pc, #424]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80034e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034e6:	6013      	str	r3, [r2, #0]
 80034e8:	4b68      	ldr	r3, [pc, #416]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a67      	ldr	r2, [pc, #412]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80034ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80034f2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d013      	beq.n	8003524 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034fc:	f7ff fbfc 	bl	8002cf8 <HAL_GetTick>
 8003500:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003502:	e008      	b.n	8003516 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003504:	f7ff fbf8 	bl	8002cf8 <HAL_GetTick>
 8003508:	4602      	mov	r2, r0
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	1ad3      	subs	r3, r2, r3
 800350e:	2b64      	cmp	r3, #100	; 0x64
 8003510:	d901      	bls.n	8003516 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003512:	2303      	movs	r3, #3
 8003514:	e1fa      	b.n	800390c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003516:	4b5d      	ldr	r3, [pc, #372]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d0f0      	beq.n	8003504 <HAL_RCC_OscConfig+0xe4>
 8003522:	e014      	b.n	800354e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003524:	f7ff fbe8 	bl	8002cf8 <HAL_GetTick>
 8003528:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800352a:	e008      	b.n	800353e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800352c:	f7ff fbe4 	bl	8002cf8 <HAL_GetTick>
 8003530:	4602      	mov	r2, r0
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	1ad3      	subs	r3, r2, r3
 8003536:	2b64      	cmp	r3, #100	; 0x64
 8003538:	d901      	bls.n	800353e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800353a:	2303      	movs	r3, #3
 800353c:	e1e6      	b.n	800390c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800353e:	4b53      	ldr	r3, [pc, #332]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003546:	2b00      	cmp	r3, #0
 8003548:	d1f0      	bne.n	800352c <HAL_RCC_OscConfig+0x10c>
 800354a:	e000      	b.n	800354e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800354c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f003 0302 	and.w	r3, r3, #2
 8003556:	2b00      	cmp	r3, #0
 8003558:	d063      	beq.n	8003622 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800355a:	4b4c      	ldr	r3, [pc, #304]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	f003 030c 	and.w	r3, r3, #12
 8003562:	2b00      	cmp	r3, #0
 8003564:	d00b      	beq.n	800357e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003566:	4b49      	ldr	r3, [pc, #292]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	f003 030c 	and.w	r3, r3, #12
 800356e:	2b08      	cmp	r3, #8
 8003570:	d11c      	bne.n	80035ac <HAL_RCC_OscConfig+0x18c>
 8003572:	4b46      	ldr	r3, [pc, #280]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800357a:	2b00      	cmp	r3, #0
 800357c:	d116      	bne.n	80035ac <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800357e:	4b43      	ldr	r3, [pc, #268]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f003 0302 	and.w	r3, r3, #2
 8003586:	2b00      	cmp	r3, #0
 8003588:	d005      	beq.n	8003596 <HAL_RCC_OscConfig+0x176>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	691b      	ldr	r3, [r3, #16]
 800358e:	2b01      	cmp	r3, #1
 8003590:	d001      	beq.n	8003596 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003592:	2301      	movs	r3, #1
 8003594:	e1ba      	b.n	800390c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003596:	4b3d      	ldr	r3, [pc, #244]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	695b      	ldr	r3, [r3, #20]
 80035a2:	00db      	lsls	r3, r3, #3
 80035a4:	4939      	ldr	r1, [pc, #228]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80035a6:	4313      	orrs	r3, r2
 80035a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035aa:	e03a      	b.n	8003622 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	691b      	ldr	r3, [r3, #16]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d020      	beq.n	80035f6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035b4:	4b36      	ldr	r3, [pc, #216]	; (8003690 <HAL_RCC_OscConfig+0x270>)
 80035b6:	2201      	movs	r2, #1
 80035b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035ba:	f7ff fb9d 	bl	8002cf8 <HAL_GetTick>
 80035be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035c0:	e008      	b.n	80035d4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035c2:	f7ff fb99 	bl	8002cf8 <HAL_GetTick>
 80035c6:	4602      	mov	r2, r0
 80035c8:	693b      	ldr	r3, [r7, #16]
 80035ca:	1ad3      	subs	r3, r2, r3
 80035cc:	2b02      	cmp	r3, #2
 80035ce:	d901      	bls.n	80035d4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80035d0:	2303      	movs	r3, #3
 80035d2:	e19b      	b.n	800390c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035d4:	4b2d      	ldr	r3, [pc, #180]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 0302 	and.w	r3, r3, #2
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d0f0      	beq.n	80035c2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035e0:	4b2a      	ldr	r3, [pc, #168]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	695b      	ldr	r3, [r3, #20]
 80035ec:	00db      	lsls	r3, r3, #3
 80035ee:	4927      	ldr	r1, [pc, #156]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 80035f0:	4313      	orrs	r3, r2
 80035f2:	600b      	str	r3, [r1, #0]
 80035f4:	e015      	b.n	8003622 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035f6:	4b26      	ldr	r3, [pc, #152]	; (8003690 <HAL_RCC_OscConfig+0x270>)
 80035f8:	2200      	movs	r2, #0
 80035fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035fc:	f7ff fb7c 	bl	8002cf8 <HAL_GetTick>
 8003600:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003602:	e008      	b.n	8003616 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003604:	f7ff fb78 	bl	8002cf8 <HAL_GetTick>
 8003608:	4602      	mov	r2, r0
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	1ad3      	subs	r3, r2, r3
 800360e:	2b02      	cmp	r3, #2
 8003610:	d901      	bls.n	8003616 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003612:	2303      	movs	r3, #3
 8003614:	e17a      	b.n	800390c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003616:	4b1d      	ldr	r3, [pc, #116]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f003 0302 	and.w	r3, r3, #2
 800361e:	2b00      	cmp	r3, #0
 8003620:	d1f0      	bne.n	8003604 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f003 0308 	and.w	r3, r3, #8
 800362a:	2b00      	cmp	r3, #0
 800362c:	d03a      	beq.n	80036a4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	699b      	ldr	r3, [r3, #24]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d019      	beq.n	800366a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003636:	4b17      	ldr	r3, [pc, #92]	; (8003694 <HAL_RCC_OscConfig+0x274>)
 8003638:	2201      	movs	r2, #1
 800363a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800363c:	f7ff fb5c 	bl	8002cf8 <HAL_GetTick>
 8003640:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003642:	e008      	b.n	8003656 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003644:	f7ff fb58 	bl	8002cf8 <HAL_GetTick>
 8003648:	4602      	mov	r2, r0
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	1ad3      	subs	r3, r2, r3
 800364e:	2b02      	cmp	r3, #2
 8003650:	d901      	bls.n	8003656 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003652:	2303      	movs	r3, #3
 8003654:	e15a      	b.n	800390c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003656:	4b0d      	ldr	r3, [pc, #52]	; (800368c <HAL_RCC_OscConfig+0x26c>)
 8003658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800365a:	f003 0302 	and.w	r3, r3, #2
 800365e:	2b00      	cmp	r3, #0
 8003660:	d0f0      	beq.n	8003644 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003662:	2001      	movs	r0, #1
 8003664:	f000 fb0a 	bl	8003c7c <RCC_Delay>
 8003668:	e01c      	b.n	80036a4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800366a:	4b0a      	ldr	r3, [pc, #40]	; (8003694 <HAL_RCC_OscConfig+0x274>)
 800366c:	2200      	movs	r2, #0
 800366e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003670:	f7ff fb42 	bl	8002cf8 <HAL_GetTick>
 8003674:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003676:	e00f      	b.n	8003698 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003678:	f7ff fb3e 	bl	8002cf8 <HAL_GetTick>
 800367c:	4602      	mov	r2, r0
 800367e:	693b      	ldr	r3, [r7, #16]
 8003680:	1ad3      	subs	r3, r2, r3
 8003682:	2b02      	cmp	r3, #2
 8003684:	d908      	bls.n	8003698 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003686:	2303      	movs	r3, #3
 8003688:	e140      	b.n	800390c <HAL_RCC_OscConfig+0x4ec>
 800368a:	bf00      	nop
 800368c:	40021000 	.word	0x40021000
 8003690:	42420000 	.word	0x42420000
 8003694:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003698:	4b9e      	ldr	r3, [pc, #632]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 800369a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800369c:	f003 0302 	and.w	r3, r3, #2
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d1e9      	bne.n	8003678 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f003 0304 	and.w	r3, r3, #4
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	f000 80a6 	beq.w	80037fe <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036b2:	2300      	movs	r3, #0
 80036b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036b6:	4b97      	ldr	r3, [pc, #604]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 80036b8:	69db      	ldr	r3, [r3, #28]
 80036ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d10d      	bne.n	80036de <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036c2:	4b94      	ldr	r3, [pc, #592]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 80036c4:	69db      	ldr	r3, [r3, #28]
 80036c6:	4a93      	ldr	r2, [pc, #588]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 80036c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036cc:	61d3      	str	r3, [r2, #28]
 80036ce:	4b91      	ldr	r3, [pc, #580]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 80036d0:	69db      	ldr	r3, [r3, #28]
 80036d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036d6:	60bb      	str	r3, [r7, #8]
 80036d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036da:	2301      	movs	r3, #1
 80036dc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036de:	4b8e      	ldr	r3, [pc, #568]	; (8003918 <HAL_RCC_OscConfig+0x4f8>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d118      	bne.n	800371c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036ea:	4b8b      	ldr	r3, [pc, #556]	; (8003918 <HAL_RCC_OscConfig+0x4f8>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a8a      	ldr	r2, [pc, #552]	; (8003918 <HAL_RCC_OscConfig+0x4f8>)
 80036f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036f6:	f7ff faff 	bl	8002cf8 <HAL_GetTick>
 80036fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036fc:	e008      	b.n	8003710 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036fe:	f7ff fafb 	bl	8002cf8 <HAL_GetTick>
 8003702:	4602      	mov	r2, r0
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	1ad3      	subs	r3, r2, r3
 8003708:	2b64      	cmp	r3, #100	; 0x64
 800370a:	d901      	bls.n	8003710 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800370c:	2303      	movs	r3, #3
 800370e:	e0fd      	b.n	800390c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003710:	4b81      	ldr	r3, [pc, #516]	; (8003918 <HAL_RCC_OscConfig+0x4f8>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003718:	2b00      	cmp	r3, #0
 800371a:	d0f0      	beq.n	80036fe <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	2b01      	cmp	r3, #1
 8003722:	d106      	bne.n	8003732 <HAL_RCC_OscConfig+0x312>
 8003724:	4b7b      	ldr	r3, [pc, #492]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 8003726:	6a1b      	ldr	r3, [r3, #32]
 8003728:	4a7a      	ldr	r2, [pc, #488]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 800372a:	f043 0301 	orr.w	r3, r3, #1
 800372e:	6213      	str	r3, [r2, #32]
 8003730:	e02d      	b.n	800378e <HAL_RCC_OscConfig+0x36e>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	68db      	ldr	r3, [r3, #12]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d10c      	bne.n	8003754 <HAL_RCC_OscConfig+0x334>
 800373a:	4b76      	ldr	r3, [pc, #472]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 800373c:	6a1b      	ldr	r3, [r3, #32]
 800373e:	4a75      	ldr	r2, [pc, #468]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 8003740:	f023 0301 	bic.w	r3, r3, #1
 8003744:	6213      	str	r3, [r2, #32]
 8003746:	4b73      	ldr	r3, [pc, #460]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 8003748:	6a1b      	ldr	r3, [r3, #32]
 800374a:	4a72      	ldr	r2, [pc, #456]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 800374c:	f023 0304 	bic.w	r3, r3, #4
 8003750:	6213      	str	r3, [r2, #32]
 8003752:	e01c      	b.n	800378e <HAL_RCC_OscConfig+0x36e>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	68db      	ldr	r3, [r3, #12]
 8003758:	2b05      	cmp	r3, #5
 800375a:	d10c      	bne.n	8003776 <HAL_RCC_OscConfig+0x356>
 800375c:	4b6d      	ldr	r3, [pc, #436]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 800375e:	6a1b      	ldr	r3, [r3, #32]
 8003760:	4a6c      	ldr	r2, [pc, #432]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 8003762:	f043 0304 	orr.w	r3, r3, #4
 8003766:	6213      	str	r3, [r2, #32]
 8003768:	4b6a      	ldr	r3, [pc, #424]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 800376a:	6a1b      	ldr	r3, [r3, #32]
 800376c:	4a69      	ldr	r2, [pc, #420]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 800376e:	f043 0301 	orr.w	r3, r3, #1
 8003772:	6213      	str	r3, [r2, #32]
 8003774:	e00b      	b.n	800378e <HAL_RCC_OscConfig+0x36e>
 8003776:	4b67      	ldr	r3, [pc, #412]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 8003778:	6a1b      	ldr	r3, [r3, #32]
 800377a:	4a66      	ldr	r2, [pc, #408]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 800377c:	f023 0301 	bic.w	r3, r3, #1
 8003780:	6213      	str	r3, [r2, #32]
 8003782:	4b64      	ldr	r3, [pc, #400]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 8003784:	6a1b      	ldr	r3, [r3, #32]
 8003786:	4a63      	ldr	r2, [pc, #396]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 8003788:	f023 0304 	bic.w	r3, r3, #4
 800378c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	68db      	ldr	r3, [r3, #12]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d015      	beq.n	80037c2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003796:	f7ff faaf 	bl	8002cf8 <HAL_GetTick>
 800379a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800379c:	e00a      	b.n	80037b4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800379e:	f7ff faab 	bl	8002cf8 <HAL_GetTick>
 80037a2:	4602      	mov	r2, r0
 80037a4:	693b      	ldr	r3, [r7, #16]
 80037a6:	1ad3      	subs	r3, r2, r3
 80037a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d901      	bls.n	80037b4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80037b0:	2303      	movs	r3, #3
 80037b2:	e0ab      	b.n	800390c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037b4:	4b57      	ldr	r3, [pc, #348]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 80037b6:	6a1b      	ldr	r3, [r3, #32]
 80037b8:	f003 0302 	and.w	r3, r3, #2
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d0ee      	beq.n	800379e <HAL_RCC_OscConfig+0x37e>
 80037c0:	e014      	b.n	80037ec <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037c2:	f7ff fa99 	bl	8002cf8 <HAL_GetTick>
 80037c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037c8:	e00a      	b.n	80037e0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037ca:	f7ff fa95 	bl	8002cf8 <HAL_GetTick>
 80037ce:	4602      	mov	r2, r0
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	1ad3      	subs	r3, r2, r3
 80037d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80037d8:	4293      	cmp	r3, r2
 80037da:	d901      	bls.n	80037e0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80037dc:	2303      	movs	r3, #3
 80037de:	e095      	b.n	800390c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037e0:	4b4c      	ldr	r3, [pc, #304]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 80037e2:	6a1b      	ldr	r3, [r3, #32]
 80037e4:	f003 0302 	and.w	r3, r3, #2
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d1ee      	bne.n	80037ca <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80037ec:	7dfb      	ldrb	r3, [r7, #23]
 80037ee:	2b01      	cmp	r3, #1
 80037f0:	d105      	bne.n	80037fe <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037f2:	4b48      	ldr	r3, [pc, #288]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 80037f4:	69db      	ldr	r3, [r3, #28]
 80037f6:	4a47      	ldr	r2, [pc, #284]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 80037f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80037fc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	69db      	ldr	r3, [r3, #28]
 8003802:	2b00      	cmp	r3, #0
 8003804:	f000 8081 	beq.w	800390a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003808:	4b42      	ldr	r3, [pc, #264]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	f003 030c 	and.w	r3, r3, #12
 8003810:	2b08      	cmp	r3, #8
 8003812:	d061      	beq.n	80038d8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	69db      	ldr	r3, [r3, #28]
 8003818:	2b02      	cmp	r3, #2
 800381a:	d146      	bne.n	80038aa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800381c:	4b3f      	ldr	r3, [pc, #252]	; (800391c <HAL_RCC_OscConfig+0x4fc>)
 800381e:	2200      	movs	r2, #0
 8003820:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003822:	f7ff fa69 	bl	8002cf8 <HAL_GetTick>
 8003826:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003828:	e008      	b.n	800383c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800382a:	f7ff fa65 	bl	8002cf8 <HAL_GetTick>
 800382e:	4602      	mov	r2, r0
 8003830:	693b      	ldr	r3, [r7, #16]
 8003832:	1ad3      	subs	r3, r2, r3
 8003834:	2b02      	cmp	r3, #2
 8003836:	d901      	bls.n	800383c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003838:	2303      	movs	r3, #3
 800383a:	e067      	b.n	800390c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800383c:	4b35      	ldr	r3, [pc, #212]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003844:	2b00      	cmp	r3, #0
 8003846:	d1f0      	bne.n	800382a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6a1b      	ldr	r3, [r3, #32]
 800384c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003850:	d108      	bne.n	8003864 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003852:	4b30      	ldr	r3, [pc, #192]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	689b      	ldr	r3, [r3, #8]
 800385e:	492d      	ldr	r1, [pc, #180]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 8003860:	4313      	orrs	r3, r2
 8003862:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003864:	4b2b      	ldr	r3, [pc, #172]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6a19      	ldr	r1, [r3, #32]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003874:	430b      	orrs	r3, r1
 8003876:	4927      	ldr	r1, [pc, #156]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 8003878:	4313      	orrs	r3, r2
 800387a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800387c:	4b27      	ldr	r3, [pc, #156]	; (800391c <HAL_RCC_OscConfig+0x4fc>)
 800387e:	2201      	movs	r2, #1
 8003880:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003882:	f7ff fa39 	bl	8002cf8 <HAL_GetTick>
 8003886:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003888:	e008      	b.n	800389c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800388a:	f7ff fa35 	bl	8002cf8 <HAL_GetTick>
 800388e:	4602      	mov	r2, r0
 8003890:	693b      	ldr	r3, [r7, #16]
 8003892:	1ad3      	subs	r3, r2, r3
 8003894:	2b02      	cmp	r3, #2
 8003896:	d901      	bls.n	800389c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003898:	2303      	movs	r3, #3
 800389a:	e037      	b.n	800390c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800389c:	4b1d      	ldr	r3, [pc, #116]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d0f0      	beq.n	800388a <HAL_RCC_OscConfig+0x46a>
 80038a8:	e02f      	b.n	800390a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038aa:	4b1c      	ldr	r3, [pc, #112]	; (800391c <HAL_RCC_OscConfig+0x4fc>)
 80038ac:	2200      	movs	r2, #0
 80038ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038b0:	f7ff fa22 	bl	8002cf8 <HAL_GetTick>
 80038b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038b6:	e008      	b.n	80038ca <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038b8:	f7ff fa1e 	bl	8002cf8 <HAL_GetTick>
 80038bc:	4602      	mov	r2, r0
 80038be:	693b      	ldr	r3, [r7, #16]
 80038c0:	1ad3      	subs	r3, r2, r3
 80038c2:	2b02      	cmp	r3, #2
 80038c4:	d901      	bls.n	80038ca <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80038c6:	2303      	movs	r3, #3
 80038c8:	e020      	b.n	800390c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038ca:	4b12      	ldr	r3, [pc, #72]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d1f0      	bne.n	80038b8 <HAL_RCC_OscConfig+0x498>
 80038d6:	e018      	b.n	800390a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	69db      	ldr	r3, [r3, #28]
 80038dc:	2b01      	cmp	r3, #1
 80038de:	d101      	bne.n	80038e4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80038e0:	2301      	movs	r3, #1
 80038e2:	e013      	b.n	800390c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80038e4:	4b0b      	ldr	r3, [pc, #44]	; (8003914 <HAL_RCC_OscConfig+0x4f4>)
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6a1b      	ldr	r3, [r3, #32]
 80038f4:	429a      	cmp	r2, r3
 80038f6:	d106      	bne.n	8003906 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003902:	429a      	cmp	r2, r3
 8003904:	d001      	beq.n	800390a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003906:	2301      	movs	r3, #1
 8003908:	e000      	b.n	800390c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800390a:	2300      	movs	r3, #0
}
 800390c:	4618      	mov	r0, r3
 800390e:	3718      	adds	r7, #24
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}
 8003914:	40021000 	.word	0x40021000
 8003918:	40007000 	.word	0x40007000
 800391c:	42420060 	.word	0x42420060

08003920 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b084      	sub	sp, #16
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
 8003928:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d101      	bne.n	8003934 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	e0d0      	b.n	8003ad6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003934:	4b6a      	ldr	r3, [pc, #424]	; (8003ae0 <HAL_RCC_ClockConfig+0x1c0>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f003 0307 	and.w	r3, r3, #7
 800393c:	683a      	ldr	r2, [r7, #0]
 800393e:	429a      	cmp	r2, r3
 8003940:	d910      	bls.n	8003964 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003942:	4b67      	ldr	r3, [pc, #412]	; (8003ae0 <HAL_RCC_ClockConfig+0x1c0>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f023 0207 	bic.w	r2, r3, #7
 800394a:	4965      	ldr	r1, [pc, #404]	; (8003ae0 <HAL_RCC_ClockConfig+0x1c0>)
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	4313      	orrs	r3, r2
 8003950:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003952:	4b63      	ldr	r3, [pc, #396]	; (8003ae0 <HAL_RCC_ClockConfig+0x1c0>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f003 0307 	and.w	r3, r3, #7
 800395a:	683a      	ldr	r2, [r7, #0]
 800395c:	429a      	cmp	r2, r3
 800395e:	d001      	beq.n	8003964 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003960:	2301      	movs	r3, #1
 8003962:	e0b8      	b.n	8003ad6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f003 0302 	and.w	r3, r3, #2
 800396c:	2b00      	cmp	r3, #0
 800396e:	d020      	beq.n	80039b2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f003 0304 	and.w	r3, r3, #4
 8003978:	2b00      	cmp	r3, #0
 800397a:	d005      	beq.n	8003988 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800397c:	4b59      	ldr	r3, [pc, #356]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	4a58      	ldr	r2, [pc, #352]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 8003982:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003986:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f003 0308 	and.w	r3, r3, #8
 8003990:	2b00      	cmp	r3, #0
 8003992:	d005      	beq.n	80039a0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003994:	4b53      	ldr	r3, [pc, #332]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	4a52      	ldr	r2, [pc, #328]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 800399a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800399e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039a0:	4b50      	ldr	r3, [pc, #320]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	689b      	ldr	r3, [r3, #8]
 80039ac:	494d      	ldr	r1, [pc, #308]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 80039ae:	4313      	orrs	r3, r2
 80039b0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f003 0301 	and.w	r3, r3, #1
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d040      	beq.n	8003a40 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	2b01      	cmp	r3, #1
 80039c4:	d107      	bne.n	80039d6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039c6:	4b47      	ldr	r3, [pc, #284]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d115      	bne.n	80039fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
 80039d4:	e07f      	b.n	8003ad6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	2b02      	cmp	r3, #2
 80039dc:	d107      	bne.n	80039ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039de:	4b41      	ldr	r3, [pc, #260]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d109      	bne.n	80039fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
 80039ec:	e073      	b.n	8003ad6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039ee:	4b3d      	ldr	r3, [pc, #244]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f003 0302 	and.w	r3, r3, #2
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d101      	bne.n	80039fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e06b      	b.n	8003ad6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80039fe:	4b39      	ldr	r3, [pc, #228]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	f023 0203 	bic.w	r2, r3, #3
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	4936      	ldr	r1, [pc, #216]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a10:	f7ff f972 	bl	8002cf8 <HAL_GetTick>
 8003a14:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a16:	e00a      	b.n	8003a2e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a18:	f7ff f96e 	bl	8002cf8 <HAL_GetTick>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	1ad3      	subs	r3, r2, r3
 8003a22:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d901      	bls.n	8003a2e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003a2a:	2303      	movs	r3, #3
 8003a2c:	e053      	b.n	8003ad6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a2e:	4b2d      	ldr	r3, [pc, #180]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	f003 020c 	and.w	r2, r3, #12
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	009b      	lsls	r3, r3, #2
 8003a3c:	429a      	cmp	r2, r3
 8003a3e:	d1eb      	bne.n	8003a18 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003a40:	4b27      	ldr	r3, [pc, #156]	; (8003ae0 <HAL_RCC_ClockConfig+0x1c0>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f003 0307 	and.w	r3, r3, #7
 8003a48:	683a      	ldr	r2, [r7, #0]
 8003a4a:	429a      	cmp	r2, r3
 8003a4c:	d210      	bcs.n	8003a70 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a4e:	4b24      	ldr	r3, [pc, #144]	; (8003ae0 <HAL_RCC_ClockConfig+0x1c0>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f023 0207 	bic.w	r2, r3, #7
 8003a56:	4922      	ldr	r1, [pc, #136]	; (8003ae0 <HAL_RCC_ClockConfig+0x1c0>)
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a5e:	4b20      	ldr	r3, [pc, #128]	; (8003ae0 <HAL_RCC_ClockConfig+0x1c0>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f003 0307 	and.w	r3, r3, #7
 8003a66:	683a      	ldr	r2, [r7, #0]
 8003a68:	429a      	cmp	r2, r3
 8003a6a:	d001      	beq.n	8003a70 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	e032      	b.n	8003ad6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f003 0304 	and.w	r3, r3, #4
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d008      	beq.n	8003a8e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a7c:	4b19      	ldr	r3, [pc, #100]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	68db      	ldr	r3, [r3, #12]
 8003a88:	4916      	ldr	r1, [pc, #88]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f003 0308 	and.w	r3, r3, #8
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d009      	beq.n	8003aae <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003a9a:	4b12      	ldr	r3, [pc, #72]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	691b      	ldr	r3, [r3, #16]
 8003aa6:	00db      	lsls	r3, r3, #3
 8003aa8:	490e      	ldr	r1, [pc, #56]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003aae:	f000 f821 	bl	8003af4 <HAL_RCC_GetSysClockFreq>
 8003ab2:	4601      	mov	r1, r0
 8003ab4:	4b0b      	ldr	r3, [pc, #44]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	091b      	lsrs	r3, r3, #4
 8003aba:	f003 030f 	and.w	r3, r3, #15
 8003abe:	4a0a      	ldr	r2, [pc, #40]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c8>)
 8003ac0:	5cd3      	ldrb	r3, [r2, r3]
 8003ac2:	fa21 f303 	lsr.w	r3, r1, r3
 8003ac6:	4a09      	ldr	r2, [pc, #36]	; (8003aec <HAL_RCC_ClockConfig+0x1cc>)
 8003ac8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003aca:	4b09      	ldr	r3, [pc, #36]	; (8003af0 <HAL_RCC_ClockConfig+0x1d0>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f7fd fd04 	bl	80014dc <HAL_InitTick>

  return HAL_OK;
 8003ad4:	2300      	movs	r3, #0
}
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	3710      	adds	r7, #16
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}
 8003ade:	bf00      	nop
 8003ae0:	40022000 	.word	0x40022000
 8003ae4:	40021000 	.word	0x40021000
 8003ae8:	080076a8 	.word	0x080076a8
 8003aec:	20000018 	.word	0x20000018
 8003af0:	20000040 	.word	0x20000040

08003af4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003af4:	b490      	push	{r4, r7}
 8003af6:	b08a      	sub	sp, #40	; 0x28
 8003af8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003afa:	4b2a      	ldr	r3, [pc, #168]	; (8003ba4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003afc:	1d3c      	adds	r4, r7, #4
 8003afe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003b00:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003b04:	4b28      	ldr	r3, [pc, #160]	; (8003ba8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003b06:	881b      	ldrh	r3, [r3, #0]
 8003b08:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	61fb      	str	r3, [r7, #28]
 8003b0e:	2300      	movs	r3, #0
 8003b10:	61bb      	str	r3, [r7, #24]
 8003b12:	2300      	movs	r3, #0
 8003b14:	627b      	str	r3, [r7, #36]	; 0x24
 8003b16:	2300      	movs	r3, #0
 8003b18:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003b1e:	4b23      	ldr	r3, [pc, #140]	; (8003bac <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003b24:	69fb      	ldr	r3, [r7, #28]
 8003b26:	f003 030c 	and.w	r3, r3, #12
 8003b2a:	2b04      	cmp	r3, #4
 8003b2c:	d002      	beq.n	8003b34 <HAL_RCC_GetSysClockFreq+0x40>
 8003b2e:	2b08      	cmp	r3, #8
 8003b30:	d003      	beq.n	8003b3a <HAL_RCC_GetSysClockFreq+0x46>
 8003b32:	e02d      	b.n	8003b90 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003b34:	4b1e      	ldr	r3, [pc, #120]	; (8003bb0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003b36:	623b      	str	r3, [r7, #32]
      break;
 8003b38:	e02d      	b.n	8003b96 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003b3a:	69fb      	ldr	r3, [r7, #28]
 8003b3c:	0c9b      	lsrs	r3, r3, #18
 8003b3e:	f003 030f 	and.w	r3, r3, #15
 8003b42:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003b46:	4413      	add	r3, r2
 8003b48:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003b4c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003b4e:	69fb      	ldr	r3, [r7, #28]
 8003b50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d013      	beq.n	8003b80 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003b58:	4b14      	ldr	r3, [pc, #80]	; (8003bac <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	0c5b      	lsrs	r3, r3, #17
 8003b5e:	f003 0301 	and.w	r3, r3, #1
 8003b62:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003b66:	4413      	add	r3, r2
 8003b68:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003b6c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003b6e:	697b      	ldr	r3, [r7, #20]
 8003b70:	4a0f      	ldr	r2, [pc, #60]	; (8003bb0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003b72:	fb02 f203 	mul.w	r2, r2, r3
 8003b76:	69bb      	ldr	r3, [r7, #24]
 8003b78:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b7c:	627b      	str	r3, [r7, #36]	; 0x24
 8003b7e:	e004      	b.n	8003b8a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	4a0c      	ldr	r2, [pc, #48]	; (8003bb4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003b84:	fb02 f303 	mul.w	r3, r2, r3
 8003b88:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b8c:	623b      	str	r3, [r7, #32]
      break;
 8003b8e:	e002      	b.n	8003b96 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003b90:	4b07      	ldr	r3, [pc, #28]	; (8003bb0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003b92:	623b      	str	r3, [r7, #32]
      break;
 8003b94:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b96:	6a3b      	ldr	r3, [r7, #32]
}
 8003b98:	4618      	mov	r0, r3
 8003b9a:	3728      	adds	r7, #40	; 0x28
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bc90      	pop	{r4, r7}
 8003ba0:	4770      	bx	lr
 8003ba2:	bf00      	nop
 8003ba4:	08007658 	.word	0x08007658
 8003ba8:	08007668 	.word	0x08007668
 8003bac:	40021000 	.word	0x40021000
 8003bb0:	007a1200 	.word	0x007a1200
 8003bb4:	003d0900 	.word	0x003d0900

08003bb8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003bbc:	4b02      	ldr	r3, [pc, #8]	; (8003bc8 <HAL_RCC_GetHCLKFreq+0x10>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
}
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bc80      	pop	{r7}
 8003bc6:	4770      	bx	lr
 8003bc8:	20000018 	.word	0x20000018

08003bcc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003bd0:	f7ff fff2 	bl	8003bb8 <HAL_RCC_GetHCLKFreq>
 8003bd4:	4601      	mov	r1, r0
 8003bd6:	4b05      	ldr	r3, [pc, #20]	; (8003bec <HAL_RCC_GetPCLK1Freq+0x20>)
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	0a1b      	lsrs	r3, r3, #8
 8003bdc:	f003 0307 	and.w	r3, r3, #7
 8003be0:	4a03      	ldr	r2, [pc, #12]	; (8003bf0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003be2:	5cd3      	ldrb	r3, [r2, r3]
 8003be4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003be8:	4618      	mov	r0, r3
 8003bea:	bd80      	pop	{r7, pc}
 8003bec:	40021000 	.word	0x40021000
 8003bf0:	080076b8 	.word	0x080076b8

08003bf4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003bf8:	f7ff ffde 	bl	8003bb8 <HAL_RCC_GetHCLKFreq>
 8003bfc:	4601      	mov	r1, r0
 8003bfe:	4b05      	ldr	r3, [pc, #20]	; (8003c14 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	0adb      	lsrs	r3, r3, #11
 8003c04:	f003 0307 	and.w	r3, r3, #7
 8003c08:	4a03      	ldr	r2, [pc, #12]	; (8003c18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c0a:	5cd3      	ldrb	r3, [r2, r3]
 8003c0c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003c10:	4618      	mov	r0, r3
 8003c12:	bd80      	pop	{r7, pc}
 8003c14:	40021000 	.word	0x40021000
 8003c18:	080076b8 	.word	0x080076b8

08003c1c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b083      	sub	sp, #12
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
 8003c24:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	220f      	movs	r2, #15
 8003c2a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003c2c:	4b11      	ldr	r3, [pc, #68]	; (8003c74 <HAL_RCC_GetClockConfig+0x58>)
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	f003 0203 	and.w	r2, r3, #3
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003c38:	4b0e      	ldr	r3, [pc, #56]	; (8003c74 <HAL_RCC_GetClockConfig+0x58>)
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003c44:	4b0b      	ldr	r3, [pc, #44]	; (8003c74 <HAL_RCC_GetClockConfig+0x58>)
 8003c46:	685b      	ldr	r3, [r3, #4]
 8003c48:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003c50:	4b08      	ldr	r3, [pc, #32]	; (8003c74 <HAL_RCC_GetClockConfig+0x58>)
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	08db      	lsrs	r3, r3, #3
 8003c56:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003c5e:	4b06      	ldr	r3, [pc, #24]	; (8003c78 <HAL_RCC_GetClockConfig+0x5c>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f003 0207 	and.w	r2, r3, #7
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8003c6a:	bf00      	nop
 8003c6c:	370c      	adds	r7, #12
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bc80      	pop	{r7}
 8003c72:	4770      	bx	lr
 8003c74:	40021000 	.word	0x40021000
 8003c78:	40022000 	.word	0x40022000

08003c7c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b085      	sub	sp, #20
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003c84:	4b0a      	ldr	r3, [pc, #40]	; (8003cb0 <RCC_Delay+0x34>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a0a      	ldr	r2, [pc, #40]	; (8003cb4 <RCC_Delay+0x38>)
 8003c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c8e:	0a5b      	lsrs	r3, r3, #9
 8003c90:	687a      	ldr	r2, [r7, #4]
 8003c92:	fb02 f303 	mul.w	r3, r2, r3
 8003c96:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003c98:	bf00      	nop
  }
  while (Delay --);
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	1e5a      	subs	r2, r3, #1
 8003c9e:	60fa      	str	r2, [r7, #12]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d1f9      	bne.n	8003c98 <RCC_Delay+0x1c>
}
 8003ca4:	bf00      	nop
 8003ca6:	3714      	adds	r7, #20
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	bc80      	pop	{r7}
 8003cac:	4770      	bx	lr
 8003cae:	bf00      	nop
 8003cb0:	20000018 	.word	0x20000018
 8003cb4:	10624dd3 	.word	0x10624dd3

08003cb8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b082      	sub	sp, #8
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d101      	bne.n	8003cca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	e076      	b.n	8003db8 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d108      	bne.n	8003ce4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003cda:	d009      	beq.n	8003cf0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2200      	movs	r2, #0
 8003ce0:	61da      	str	r2, [r3, #28]
 8003ce2:	e005      	b.n	8003cf0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2200      	movs	r2, #0
 8003cee:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003cfc:	b2db      	uxtb	r3, r3
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d106      	bne.n	8003d10 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2200      	movs	r2, #0
 8003d06:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003d0a:	6878      	ldr	r0, [r7, #4]
 8003d0c:	f7fd fb9a 	bl	8001444 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2202      	movs	r2, #2
 8003d14:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	681a      	ldr	r2, [r3, #0]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d26:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	689b      	ldr	r3, [r3, #8]
 8003d34:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003d38:	431a      	orrs	r2, r3
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	68db      	ldr	r3, [r3, #12]
 8003d3e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d42:	431a      	orrs	r2, r3
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	691b      	ldr	r3, [r3, #16]
 8003d48:	f003 0302 	and.w	r3, r3, #2
 8003d4c:	431a      	orrs	r2, r3
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	695b      	ldr	r3, [r3, #20]
 8003d52:	f003 0301 	and.w	r3, r3, #1
 8003d56:	431a      	orrs	r2, r3
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	699b      	ldr	r3, [r3, #24]
 8003d5c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d60:	431a      	orrs	r2, r3
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	69db      	ldr	r3, [r3, #28]
 8003d66:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003d6a:	431a      	orrs	r2, r3
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6a1b      	ldr	r3, [r3, #32]
 8003d70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d74:	ea42 0103 	orr.w	r1, r2, r3
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d7c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	430a      	orrs	r2, r1
 8003d86:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	699b      	ldr	r3, [r3, #24]
 8003d8c:	0c1a      	lsrs	r2, r3, #16
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f002 0204 	and.w	r2, r2, #4
 8003d96:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	69da      	ldr	r2, [r3, #28]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003da6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2200      	movs	r2, #0
 8003dac:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2201      	movs	r2, #1
 8003db2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003db6:	2300      	movs	r3, #0
}
 8003db8:	4618      	mov	r0, r3
 8003dba:	3708      	adds	r7, #8
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	bd80      	pop	{r7, pc}

08003dc0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b08c      	sub	sp, #48	; 0x30
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	60f8      	str	r0, [r7, #12]
 8003dc8:	60b9      	str	r1, [r7, #8]
 8003dca:	607a      	str	r2, [r7, #4]
 8003dcc:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003dde:	2b01      	cmp	r3, #1
 8003de0:	d101      	bne.n	8003de6 <HAL_SPI_TransmitReceive+0x26>
 8003de2:	2302      	movs	r3, #2
 8003de4:	e18a      	b.n	80040fc <HAL_SPI_TransmitReceive+0x33c>
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	2201      	movs	r2, #1
 8003dea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003dee:	f7fe ff83 	bl	8002cf8 <HAL_GetTick>
 8003df2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003dfa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003e04:	887b      	ldrh	r3, [r7, #2]
 8003e06:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003e08:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003e0c:	2b01      	cmp	r3, #1
 8003e0e:	d00f      	beq.n	8003e30 <HAL_SPI_TransmitReceive+0x70>
 8003e10:	69fb      	ldr	r3, [r7, #28]
 8003e12:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003e16:	d107      	bne.n	8003e28 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	689b      	ldr	r3, [r3, #8]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d103      	bne.n	8003e28 <HAL_SPI_TransmitReceive+0x68>
 8003e20:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003e24:	2b04      	cmp	r3, #4
 8003e26:	d003      	beq.n	8003e30 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003e28:	2302      	movs	r3, #2
 8003e2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003e2e:	e15b      	b.n	80040e8 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d005      	beq.n	8003e42 <HAL_SPI_TransmitReceive+0x82>
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d002      	beq.n	8003e42 <HAL_SPI_TransmitReceive+0x82>
 8003e3c:	887b      	ldrh	r3, [r7, #2]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d103      	bne.n	8003e4a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003e42:	2301      	movs	r3, #1
 8003e44:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003e48:	e14e      	b.n	80040e8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	2b04      	cmp	r3, #4
 8003e54:	d003      	beq.n	8003e5e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2205      	movs	r2, #5
 8003e5a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	2200      	movs	r2, #0
 8003e62:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	687a      	ldr	r2, [r7, #4]
 8003e68:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	887a      	ldrh	r2, [r7, #2]
 8003e6e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	887a      	ldrh	r2, [r7, #2]
 8003e74:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	68ba      	ldr	r2, [r7, #8]
 8003e7a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	887a      	ldrh	r2, [r7, #2]
 8003e80:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	887a      	ldrh	r2, [r7, #2]
 8003e86:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	2200      	movs	r2, #0
 8003e92:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e9e:	2b40      	cmp	r3, #64	; 0x40
 8003ea0:	d007      	beq.n	8003eb2 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	681a      	ldr	r2, [r3, #0]
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003eb0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	68db      	ldr	r3, [r3, #12]
 8003eb6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003eba:	d178      	bne.n	8003fae <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	685b      	ldr	r3, [r3, #4]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d002      	beq.n	8003eca <HAL_SPI_TransmitReceive+0x10a>
 8003ec4:	8b7b      	ldrh	r3, [r7, #26]
 8003ec6:	2b01      	cmp	r3, #1
 8003ec8:	d166      	bne.n	8003f98 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ece:	881a      	ldrh	r2, [r3, #0]
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eda:	1c9a      	adds	r2, r3, #2
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ee4:	b29b      	uxth	r3, r3
 8003ee6:	3b01      	subs	r3, #1
 8003ee8:	b29a      	uxth	r2, r3
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003eee:	e053      	b.n	8003f98 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	689b      	ldr	r3, [r3, #8]
 8003ef6:	f003 0302 	and.w	r3, r3, #2
 8003efa:	2b02      	cmp	r3, #2
 8003efc:	d11b      	bne.n	8003f36 <HAL_SPI_TransmitReceive+0x176>
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f02:	b29b      	uxth	r3, r3
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d016      	beq.n	8003f36 <HAL_SPI_TransmitReceive+0x176>
 8003f08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f0a:	2b01      	cmp	r3, #1
 8003f0c:	d113      	bne.n	8003f36 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f12:	881a      	ldrh	r2, [r3, #0]
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f1e:	1c9a      	adds	r2, r3, #2
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f28:	b29b      	uxth	r3, r3
 8003f2a:	3b01      	subs	r3, #1
 8003f2c:	b29a      	uxth	r2, r3
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003f32:	2300      	movs	r3, #0
 8003f34:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	689b      	ldr	r3, [r3, #8]
 8003f3c:	f003 0301 	and.w	r3, r3, #1
 8003f40:	2b01      	cmp	r3, #1
 8003f42:	d119      	bne.n	8003f78 <HAL_SPI_TransmitReceive+0x1b8>
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f48:	b29b      	uxth	r3, r3
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d014      	beq.n	8003f78 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	68da      	ldr	r2, [r3, #12]
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f58:	b292      	uxth	r2, r2
 8003f5a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f60:	1c9a      	adds	r2, r3, #2
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f6a:	b29b      	uxth	r3, r3
 8003f6c:	3b01      	subs	r3, #1
 8003f6e:	b29a      	uxth	r2, r3
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003f74:	2301      	movs	r3, #1
 8003f76:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003f78:	f7fe febe 	bl	8002cf8 <HAL_GetTick>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d807      	bhi.n	8003f98 <HAL_SPI_TransmitReceive+0x1d8>
 8003f88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f8e:	d003      	beq.n	8003f98 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8003f90:	2303      	movs	r3, #3
 8003f92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003f96:	e0a7      	b.n	80040e8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f9c:	b29b      	uxth	r3, r3
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d1a6      	bne.n	8003ef0 <HAL_SPI_TransmitReceive+0x130>
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003fa6:	b29b      	uxth	r3, r3
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d1a1      	bne.n	8003ef0 <HAL_SPI_TransmitReceive+0x130>
 8003fac:	e07c      	b.n	80040a8 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d002      	beq.n	8003fbc <HAL_SPI_TransmitReceive+0x1fc>
 8003fb6:	8b7b      	ldrh	r3, [r7, #26]
 8003fb8:	2b01      	cmp	r3, #1
 8003fba:	d16b      	bne.n	8004094 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	330c      	adds	r3, #12
 8003fc6:	7812      	ldrb	r2, [r2, #0]
 8003fc8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fce:	1c5a      	adds	r2, r3, #1
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003fd8:	b29b      	uxth	r3, r3
 8003fda:	3b01      	subs	r3, #1
 8003fdc:	b29a      	uxth	r2, r3
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003fe2:	e057      	b.n	8004094 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	f003 0302 	and.w	r3, r3, #2
 8003fee:	2b02      	cmp	r3, #2
 8003ff0:	d11c      	bne.n	800402c <HAL_SPI_TransmitReceive+0x26c>
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ff6:	b29b      	uxth	r3, r3
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d017      	beq.n	800402c <HAL_SPI_TransmitReceive+0x26c>
 8003ffc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ffe:	2b01      	cmp	r3, #1
 8004000:	d114      	bne.n	800402c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	330c      	adds	r3, #12
 800400c:	7812      	ldrb	r2, [r2, #0]
 800400e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004014:	1c5a      	adds	r2, r3, #1
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800401e:	b29b      	uxth	r3, r3
 8004020:	3b01      	subs	r3, #1
 8004022:	b29a      	uxth	r2, r3
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004028:	2300      	movs	r3, #0
 800402a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	689b      	ldr	r3, [r3, #8]
 8004032:	f003 0301 	and.w	r3, r3, #1
 8004036:	2b01      	cmp	r3, #1
 8004038:	d119      	bne.n	800406e <HAL_SPI_TransmitReceive+0x2ae>
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800403e:	b29b      	uxth	r3, r3
 8004040:	2b00      	cmp	r3, #0
 8004042:	d014      	beq.n	800406e <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	68da      	ldr	r2, [r3, #12]
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800404e:	b2d2      	uxtb	r2, r2
 8004050:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004056:	1c5a      	adds	r2, r3, #1
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004060:	b29b      	uxth	r3, r3
 8004062:	3b01      	subs	r3, #1
 8004064:	b29a      	uxth	r2, r3
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800406a:	2301      	movs	r3, #1
 800406c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800406e:	f7fe fe43 	bl	8002cf8 <HAL_GetTick>
 8004072:	4602      	mov	r2, r0
 8004074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004076:	1ad3      	subs	r3, r2, r3
 8004078:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800407a:	429a      	cmp	r2, r3
 800407c:	d803      	bhi.n	8004086 <HAL_SPI_TransmitReceive+0x2c6>
 800407e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004080:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004084:	d102      	bne.n	800408c <HAL_SPI_TransmitReceive+0x2cc>
 8004086:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004088:	2b00      	cmp	r3, #0
 800408a:	d103      	bne.n	8004094 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800408c:	2303      	movs	r3, #3
 800408e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004092:	e029      	b.n	80040e8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004098:	b29b      	uxth	r3, r3
 800409a:	2b00      	cmp	r3, #0
 800409c:	d1a2      	bne.n	8003fe4 <HAL_SPI_TransmitReceive+0x224>
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040a2:	b29b      	uxth	r3, r3
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d19d      	bne.n	8003fe4 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80040a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040aa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80040ac:	68f8      	ldr	r0, [r7, #12]
 80040ae:	f000 f8b1 	bl	8004214 <SPI_EndRxTxTransaction>
 80040b2:	4603      	mov	r3, r0
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d006      	beq.n	80040c6 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80040b8:	2301      	movs	r3, #1
 80040ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	2220      	movs	r2, #32
 80040c2:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80040c4:	e010      	b.n	80040e8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	689b      	ldr	r3, [r3, #8]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d10b      	bne.n	80040e6 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80040ce:	2300      	movs	r3, #0
 80040d0:	617b      	str	r3, [r7, #20]
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	68db      	ldr	r3, [r3, #12]
 80040d8:	617b      	str	r3, [r7, #20]
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	689b      	ldr	r3, [r3, #8]
 80040e0:	617b      	str	r3, [r7, #20]
 80040e2:	697b      	ldr	r3, [r7, #20]
 80040e4:	e000      	b.n	80040e8 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80040e6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	2201      	movs	r2, #1
 80040ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	2200      	movs	r2, #0
 80040f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80040f8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80040fc:	4618      	mov	r0, r3
 80040fe:	3730      	adds	r7, #48	; 0x30
 8004100:	46bd      	mov	sp, r7
 8004102:	bd80      	pop	{r7, pc}

08004104 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b088      	sub	sp, #32
 8004108:	af00      	add	r7, sp, #0
 800410a:	60f8      	str	r0, [r7, #12]
 800410c:	60b9      	str	r1, [r7, #8]
 800410e:	603b      	str	r3, [r7, #0]
 8004110:	4613      	mov	r3, r2
 8004112:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004114:	f7fe fdf0 	bl	8002cf8 <HAL_GetTick>
 8004118:	4602      	mov	r2, r0
 800411a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800411c:	1a9b      	subs	r3, r3, r2
 800411e:	683a      	ldr	r2, [r7, #0]
 8004120:	4413      	add	r3, r2
 8004122:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004124:	f7fe fde8 	bl	8002cf8 <HAL_GetTick>
 8004128:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800412a:	4b39      	ldr	r3, [pc, #228]	; (8004210 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	015b      	lsls	r3, r3, #5
 8004130:	0d1b      	lsrs	r3, r3, #20
 8004132:	69fa      	ldr	r2, [r7, #28]
 8004134:	fb02 f303 	mul.w	r3, r2, r3
 8004138:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800413a:	e054      	b.n	80041e6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004142:	d050      	beq.n	80041e6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004144:	f7fe fdd8 	bl	8002cf8 <HAL_GetTick>
 8004148:	4602      	mov	r2, r0
 800414a:	69bb      	ldr	r3, [r7, #24]
 800414c:	1ad3      	subs	r3, r2, r3
 800414e:	69fa      	ldr	r2, [r7, #28]
 8004150:	429a      	cmp	r2, r3
 8004152:	d902      	bls.n	800415a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004154:	69fb      	ldr	r3, [r7, #28]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d13d      	bne.n	80041d6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	685a      	ldr	r2, [r3, #4]
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004168:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004172:	d111      	bne.n	8004198 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	689b      	ldr	r3, [r3, #8]
 8004178:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800417c:	d004      	beq.n	8004188 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	689b      	ldr	r3, [r3, #8]
 8004182:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004186:	d107      	bne.n	8004198 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	681a      	ldr	r2, [r3, #0]
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004196:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800419c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041a0:	d10f      	bne.n	80041c2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80041b0:	601a      	str	r2, [r3, #0]
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	681a      	ldr	r2, [r3, #0]
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80041c0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	2201      	movs	r2, #1
 80041c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	2200      	movs	r2, #0
 80041ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80041d2:	2303      	movs	r3, #3
 80041d4:	e017      	b.n	8004206 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80041d6:	697b      	ldr	r3, [r7, #20]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d101      	bne.n	80041e0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80041dc:	2300      	movs	r3, #0
 80041de:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80041e0:	697b      	ldr	r3, [r7, #20]
 80041e2:	3b01      	subs	r3, #1
 80041e4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	689a      	ldr	r2, [r3, #8]
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	4013      	ands	r3, r2
 80041f0:	68ba      	ldr	r2, [r7, #8]
 80041f2:	429a      	cmp	r2, r3
 80041f4:	bf0c      	ite	eq
 80041f6:	2301      	moveq	r3, #1
 80041f8:	2300      	movne	r3, #0
 80041fa:	b2db      	uxtb	r3, r3
 80041fc:	461a      	mov	r2, r3
 80041fe:	79fb      	ldrb	r3, [r7, #7]
 8004200:	429a      	cmp	r2, r3
 8004202:	d19b      	bne.n	800413c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004204:	2300      	movs	r3, #0
}
 8004206:	4618      	mov	r0, r3
 8004208:	3720      	adds	r7, #32
 800420a:	46bd      	mov	sp, r7
 800420c:	bd80      	pop	{r7, pc}
 800420e:	bf00      	nop
 8004210:	20000018 	.word	0x20000018

08004214 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b086      	sub	sp, #24
 8004218:	af02      	add	r7, sp, #8
 800421a:	60f8      	str	r0, [r7, #12]
 800421c:	60b9      	str	r1, [r7, #8]
 800421e:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	9300      	str	r3, [sp, #0]
 8004224:	68bb      	ldr	r3, [r7, #8]
 8004226:	2200      	movs	r2, #0
 8004228:	2180      	movs	r1, #128	; 0x80
 800422a:	68f8      	ldr	r0, [r7, #12]
 800422c:	f7ff ff6a 	bl	8004104 <SPI_WaitFlagStateUntilTimeout>
 8004230:	4603      	mov	r3, r0
 8004232:	2b00      	cmp	r3, #0
 8004234:	d007      	beq.n	8004246 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800423a:	f043 0220 	orr.w	r2, r3, #32
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8004242:	2303      	movs	r3, #3
 8004244:	e000      	b.n	8004248 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8004246:	2300      	movs	r3, #0
}
 8004248:	4618      	mov	r0, r3
 800424a:	3710      	adds	r7, #16
 800424c:	46bd      	mov	sp, r7
 800424e:	bd80      	pop	{r7, pc}

08004250 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b082      	sub	sp, #8
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d101      	bne.n	8004262 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800425e:	2301      	movs	r3, #1
 8004260:	e041      	b.n	80042e6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004268:	b2db      	uxtb	r3, r3
 800426a:	2b00      	cmp	r3, #0
 800426c:	d106      	bne.n	800427c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2200      	movs	r2, #0
 8004272:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004276:	6878      	ldr	r0, [r7, #4]
 8004278:	f000 f839 	bl	80042ee <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2202      	movs	r2, #2
 8004280:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681a      	ldr	r2, [r3, #0]
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	3304      	adds	r3, #4
 800428c:	4619      	mov	r1, r3
 800428e:	4610      	mov	r0, r2
 8004290:	f000 f9b4 	bl	80045fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2201      	movs	r2, #1
 8004298:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2201      	movs	r2, #1
 80042a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2201      	movs	r2, #1
 80042a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2201      	movs	r2, #1
 80042b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2201      	movs	r2, #1
 80042b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2201      	movs	r2, #1
 80042c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2201      	movs	r2, #1
 80042c8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2201      	movs	r2, #1
 80042d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2201      	movs	r2, #1
 80042d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2201      	movs	r2, #1
 80042e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80042e4:	2300      	movs	r3, #0
}
 80042e6:	4618      	mov	r0, r3
 80042e8:	3708      	adds	r7, #8
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}

080042ee <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80042ee:	b480      	push	{r7}
 80042f0:	b083      	sub	sp, #12
 80042f2:	af00      	add	r7, sp, #0
 80042f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80042f6:	bf00      	nop
 80042f8:	370c      	adds	r7, #12
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bc80      	pop	{r7}
 80042fe:	4770      	bx	lr

08004300 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004300:	b480      	push	{r7}
 8004302:	b085      	sub	sp, #20
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800430e:	b2db      	uxtb	r3, r3
 8004310:	2b01      	cmp	r3, #1
 8004312:	d001      	beq.n	8004318 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004314:	2301      	movs	r3, #1
 8004316:	e03a      	b.n	800438e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2202      	movs	r2, #2
 800431c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	68da      	ldr	r2, [r3, #12]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f042 0201 	orr.w	r2, r2, #1
 800432e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4a18      	ldr	r2, [pc, #96]	; (8004398 <HAL_TIM_Base_Start_IT+0x98>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d00e      	beq.n	8004358 <HAL_TIM_Base_Start_IT+0x58>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004342:	d009      	beq.n	8004358 <HAL_TIM_Base_Start_IT+0x58>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	4a14      	ldr	r2, [pc, #80]	; (800439c <HAL_TIM_Base_Start_IT+0x9c>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d004      	beq.n	8004358 <HAL_TIM_Base_Start_IT+0x58>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4a13      	ldr	r2, [pc, #76]	; (80043a0 <HAL_TIM_Base_Start_IT+0xa0>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d111      	bne.n	800437c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	689b      	ldr	r3, [r3, #8]
 800435e:	f003 0307 	and.w	r3, r3, #7
 8004362:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	2b06      	cmp	r3, #6
 8004368:	d010      	beq.n	800438c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	681a      	ldr	r2, [r3, #0]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f042 0201 	orr.w	r2, r2, #1
 8004378:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800437a:	e007      	b.n	800438c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	681a      	ldr	r2, [r3, #0]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f042 0201 	orr.w	r2, r2, #1
 800438a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800438c:	2300      	movs	r3, #0
}
 800438e:	4618      	mov	r0, r3
 8004390:	3714      	adds	r7, #20
 8004392:	46bd      	mov	sp, r7
 8004394:	bc80      	pop	{r7}
 8004396:	4770      	bx	lr
 8004398:	40012c00 	.word	0x40012c00
 800439c:	40000400 	.word	0x40000400
 80043a0:	40000800 	.word	0x40000800

080043a4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b082      	sub	sp, #8
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	691b      	ldr	r3, [r3, #16]
 80043b2:	f003 0302 	and.w	r3, r3, #2
 80043b6:	2b02      	cmp	r3, #2
 80043b8:	d122      	bne.n	8004400 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	68db      	ldr	r3, [r3, #12]
 80043c0:	f003 0302 	and.w	r3, r3, #2
 80043c4:	2b02      	cmp	r3, #2
 80043c6:	d11b      	bne.n	8004400 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f06f 0202 	mvn.w	r2, #2
 80043d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2201      	movs	r2, #1
 80043d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	699b      	ldr	r3, [r3, #24]
 80043de:	f003 0303 	and.w	r3, r3, #3
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d003      	beq.n	80043ee <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80043e6:	6878      	ldr	r0, [r7, #4]
 80043e8:	f000 f8ed 	bl	80045c6 <HAL_TIM_IC_CaptureCallback>
 80043ec:	e005      	b.n	80043fa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80043ee:	6878      	ldr	r0, [r7, #4]
 80043f0:	f000 f8e0 	bl	80045b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043f4:	6878      	ldr	r0, [r7, #4]
 80043f6:	f000 f8ef 	bl	80045d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2200      	movs	r2, #0
 80043fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	691b      	ldr	r3, [r3, #16]
 8004406:	f003 0304 	and.w	r3, r3, #4
 800440a:	2b04      	cmp	r3, #4
 800440c:	d122      	bne.n	8004454 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	68db      	ldr	r3, [r3, #12]
 8004414:	f003 0304 	and.w	r3, r3, #4
 8004418:	2b04      	cmp	r3, #4
 800441a:	d11b      	bne.n	8004454 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f06f 0204 	mvn.w	r2, #4
 8004424:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2202      	movs	r2, #2
 800442a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	699b      	ldr	r3, [r3, #24]
 8004432:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004436:	2b00      	cmp	r3, #0
 8004438:	d003      	beq.n	8004442 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800443a:	6878      	ldr	r0, [r7, #4]
 800443c:	f000 f8c3 	bl	80045c6 <HAL_TIM_IC_CaptureCallback>
 8004440:	e005      	b.n	800444e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004442:	6878      	ldr	r0, [r7, #4]
 8004444:	f000 f8b6 	bl	80045b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004448:	6878      	ldr	r0, [r7, #4]
 800444a:	f000 f8c5 	bl	80045d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2200      	movs	r2, #0
 8004452:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	691b      	ldr	r3, [r3, #16]
 800445a:	f003 0308 	and.w	r3, r3, #8
 800445e:	2b08      	cmp	r3, #8
 8004460:	d122      	bne.n	80044a8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	68db      	ldr	r3, [r3, #12]
 8004468:	f003 0308 	and.w	r3, r3, #8
 800446c:	2b08      	cmp	r3, #8
 800446e:	d11b      	bne.n	80044a8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f06f 0208 	mvn.w	r2, #8
 8004478:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2204      	movs	r2, #4
 800447e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	69db      	ldr	r3, [r3, #28]
 8004486:	f003 0303 	and.w	r3, r3, #3
 800448a:	2b00      	cmp	r3, #0
 800448c:	d003      	beq.n	8004496 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800448e:	6878      	ldr	r0, [r7, #4]
 8004490:	f000 f899 	bl	80045c6 <HAL_TIM_IC_CaptureCallback>
 8004494:	e005      	b.n	80044a2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004496:	6878      	ldr	r0, [r7, #4]
 8004498:	f000 f88c 	bl	80045b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800449c:	6878      	ldr	r0, [r7, #4]
 800449e:	f000 f89b 	bl	80045d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2200      	movs	r2, #0
 80044a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	691b      	ldr	r3, [r3, #16]
 80044ae:	f003 0310 	and.w	r3, r3, #16
 80044b2:	2b10      	cmp	r3, #16
 80044b4:	d122      	bne.n	80044fc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	68db      	ldr	r3, [r3, #12]
 80044bc:	f003 0310 	and.w	r3, r3, #16
 80044c0:	2b10      	cmp	r3, #16
 80044c2:	d11b      	bne.n	80044fc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f06f 0210 	mvn.w	r2, #16
 80044cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2208      	movs	r2, #8
 80044d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	69db      	ldr	r3, [r3, #28]
 80044da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d003      	beq.n	80044ea <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044e2:	6878      	ldr	r0, [r7, #4]
 80044e4:	f000 f86f 	bl	80045c6 <HAL_TIM_IC_CaptureCallback>
 80044e8:	e005      	b.n	80044f6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044ea:	6878      	ldr	r0, [r7, #4]
 80044ec:	f000 f862 	bl	80045b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044f0:	6878      	ldr	r0, [r7, #4]
 80044f2:	f000 f871 	bl	80045d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2200      	movs	r2, #0
 80044fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	691b      	ldr	r3, [r3, #16]
 8004502:	f003 0301 	and.w	r3, r3, #1
 8004506:	2b01      	cmp	r3, #1
 8004508:	d10e      	bne.n	8004528 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	68db      	ldr	r3, [r3, #12]
 8004510:	f003 0301 	and.w	r3, r3, #1
 8004514:	2b01      	cmp	r3, #1
 8004516:	d107      	bne.n	8004528 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f06f 0201 	mvn.w	r2, #1
 8004520:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004522:	6878      	ldr	r0, [r7, #4]
 8004524:	f7fc fefe 	bl	8001324 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	691b      	ldr	r3, [r3, #16]
 800452e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004532:	2b80      	cmp	r3, #128	; 0x80
 8004534:	d10e      	bne.n	8004554 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	68db      	ldr	r3, [r3, #12]
 800453c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004540:	2b80      	cmp	r3, #128	; 0x80
 8004542:	d107      	bne.n	8004554 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800454c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800454e:	6878      	ldr	r0, [r7, #4]
 8004550:	f000 f8bf 	bl	80046d2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	691b      	ldr	r3, [r3, #16]
 800455a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800455e:	2b40      	cmp	r3, #64	; 0x40
 8004560:	d10e      	bne.n	8004580 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	68db      	ldr	r3, [r3, #12]
 8004568:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800456c:	2b40      	cmp	r3, #64	; 0x40
 800456e:	d107      	bne.n	8004580 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004578:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800457a:	6878      	ldr	r0, [r7, #4]
 800457c:	f000 f835 	bl	80045ea <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	691b      	ldr	r3, [r3, #16]
 8004586:	f003 0320 	and.w	r3, r3, #32
 800458a:	2b20      	cmp	r3, #32
 800458c:	d10e      	bne.n	80045ac <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	68db      	ldr	r3, [r3, #12]
 8004594:	f003 0320 	and.w	r3, r3, #32
 8004598:	2b20      	cmp	r3, #32
 800459a:	d107      	bne.n	80045ac <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f06f 0220 	mvn.w	r2, #32
 80045a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80045a6:	6878      	ldr	r0, [r7, #4]
 80045a8:	f000 f88a 	bl	80046c0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80045ac:	bf00      	nop
 80045ae:	3708      	adds	r7, #8
 80045b0:	46bd      	mov	sp, r7
 80045b2:	bd80      	pop	{r7, pc}

080045b4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80045b4:	b480      	push	{r7}
 80045b6:	b083      	sub	sp, #12
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80045bc:	bf00      	nop
 80045be:	370c      	adds	r7, #12
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bc80      	pop	{r7}
 80045c4:	4770      	bx	lr

080045c6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80045c6:	b480      	push	{r7}
 80045c8:	b083      	sub	sp, #12
 80045ca:	af00      	add	r7, sp, #0
 80045cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80045ce:	bf00      	nop
 80045d0:	370c      	adds	r7, #12
 80045d2:	46bd      	mov	sp, r7
 80045d4:	bc80      	pop	{r7}
 80045d6:	4770      	bx	lr

080045d8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80045d8:	b480      	push	{r7}
 80045da:	b083      	sub	sp, #12
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80045e0:	bf00      	nop
 80045e2:	370c      	adds	r7, #12
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bc80      	pop	{r7}
 80045e8:	4770      	bx	lr

080045ea <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80045ea:	b480      	push	{r7}
 80045ec:	b083      	sub	sp, #12
 80045ee:	af00      	add	r7, sp, #0
 80045f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80045f2:	bf00      	nop
 80045f4:	370c      	adds	r7, #12
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bc80      	pop	{r7}
 80045fa:	4770      	bx	lr

080045fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b085      	sub	sp, #20
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
 8004604:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	4a29      	ldr	r2, [pc, #164]	; (80046b4 <TIM_Base_SetConfig+0xb8>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d00b      	beq.n	800462c <TIM_Base_SetConfig+0x30>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800461a:	d007      	beq.n	800462c <TIM_Base_SetConfig+0x30>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	4a26      	ldr	r2, [pc, #152]	; (80046b8 <TIM_Base_SetConfig+0xbc>)
 8004620:	4293      	cmp	r3, r2
 8004622:	d003      	beq.n	800462c <TIM_Base_SetConfig+0x30>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	4a25      	ldr	r2, [pc, #148]	; (80046bc <TIM_Base_SetConfig+0xc0>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d108      	bne.n	800463e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004632:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	685b      	ldr	r3, [r3, #4]
 8004638:	68fa      	ldr	r2, [r7, #12]
 800463a:	4313      	orrs	r3, r2
 800463c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	4a1c      	ldr	r2, [pc, #112]	; (80046b4 <TIM_Base_SetConfig+0xb8>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d00b      	beq.n	800465e <TIM_Base_SetConfig+0x62>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800464c:	d007      	beq.n	800465e <TIM_Base_SetConfig+0x62>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	4a19      	ldr	r2, [pc, #100]	; (80046b8 <TIM_Base_SetConfig+0xbc>)
 8004652:	4293      	cmp	r3, r2
 8004654:	d003      	beq.n	800465e <TIM_Base_SetConfig+0x62>
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	4a18      	ldr	r2, [pc, #96]	; (80046bc <TIM_Base_SetConfig+0xc0>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d108      	bne.n	8004670 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004664:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	68db      	ldr	r3, [r3, #12]
 800466a:	68fa      	ldr	r2, [r7, #12]
 800466c:	4313      	orrs	r3, r2
 800466e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	695b      	ldr	r3, [r3, #20]
 800467a:	4313      	orrs	r3, r2
 800467c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	68fa      	ldr	r2, [r7, #12]
 8004682:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	689a      	ldr	r2, [r3, #8]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	681a      	ldr	r2, [r3, #0]
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	4a07      	ldr	r2, [pc, #28]	; (80046b4 <TIM_Base_SetConfig+0xb8>)
 8004698:	4293      	cmp	r3, r2
 800469a:	d103      	bne.n	80046a4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	691a      	ldr	r2, [r3, #16]
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2201      	movs	r2, #1
 80046a8:	615a      	str	r2, [r3, #20]
}
 80046aa:	bf00      	nop
 80046ac:	3714      	adds	r7, #20
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bc80      	pop	{r7}
 80046b2:	4770      	bx	lr
 80046b4:	40012c00 	.word	0x40012c00
 80046b8:	40000400 	.word	0x40000400
 80046bc:	40000800 	.word	0x40000800

080046c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80046c0:	b480      	push	{r7}
 80046c2:	b083      	sub	sp, #12
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80046c8:	bf00      	nop
 80046ca:	370c      	adds	r7, #12
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bc80      	pop	{r7}
 80046d0:	4770      	bx	lr

080046d2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80046d2:	b480      	push	{r7}
 80046d4:	b083      	sub	sp, #12
 80046d6:	af00      	add	r7, sp, #0
 80046d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80046da:	bf00      	nop
 80046dc:	370c      	adds	r7, #12
 80046de:	46bd      	mov	sp, r7
 80046e0:	bc80      	pop	{r7}
 80046e2:	4770      	bx	lr

080046e4 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80046e4:	b480      	push	{r7}
 80046e6:	b085      	sub	sp, #20
 80046e8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80046ea:	f3ef 8305 	mrs	r3, IPSR
 80046ee:	60bb      	str	r3, [r7, #8]
  return(result);
 80046f0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d10f      	bne.n	8004716 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046f6:	f3ef 8310 	mrs	r3, PRIMASK
 80046fa:	607b      	str	r3, [r7, #4]
  return(result);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d109      	bne.n	8004716 <osKernelInitialize+0x32>
 8004702:	4b10      	ldr	r3, [pc, #64]	; (8004744 <osKernelInitialize+0x60>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	2b02      	cmp	r3, #2
 8004708:	d109      	bne.n	800471e <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800470a:	f3ef 8311 	mrs	r3, BASEPRI
 800470e:	603b      	str	r3, [r7, #0]
  return(result);
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d003      	beq.n	800471e <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8004716:	f06f 0305 	mvn.w	r3, #5
 800471a:	60fb      	str	r3, [r7, #12]
 800471c:	e00c      	b.n	8004738 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800471e:	4b09      	ldr	r3, [pc, #36]	; (8004744 <osKernelInitialize+0x60>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d105      	bne.n	8004732 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8004726:	4b07      	ldr	r3, [pc, #28]	; (8004744 <osKernelInitialize+0x60>)
 8004728:	2201      	movs	r2, #1
 800472a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800472c:	2300      	movs	r3, #0
 800472e:	60fb      	str	r3, [r7, #12]
 8004730:	e002      	b.n	8004738 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8004732:	f04f 33ff 	mov.w	r3, #4294967295
 8004736:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8004738:	68fb      	ldr	r3, [r7, #12]
}
 800473a:	4618      	mov	r0, r3
 800473c:	3714      	adds	r7, #20
 800473e:	46bd      	mov	sp, r7
 8004740:	bc80      	pop	{r7}
 8004742:	4770      	bx	lr
 8004744:	2000008c 	.word	0x2000008c

08004748 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004748:	b580      	push	{r7, lr}
 800474a:	b084      	sub	sp, #16
 800474c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800474e:	f3ef 8305 	mrs	r3, IPSR
 8004752:	60bb      	str	r3, [r7, #8]
  return(result);
 8004754:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004756:	2b00      	cmp	r3, #0
 8004758:	d10f      	bne.n	800477a <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800475a:	f3ef 8310 	mrs	r3, PRIMASK
 800475e:	607b      	str	r3, [r7, #4]
  return(result);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d109      	bne.n	800477a <osKernelStart+0x32>
 8004766:	4b11      	ldr	r3, [pc, #68]	; (80047ac <osKernelStart+0x64>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	2b02      	cmp	r3, #2
 800476c:	d109      	bne.n	8004782 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800476e:	f3ef 8311 	mrs	r3, BASEPRI
 8004772:	603b      	str	r3, [r7, #0]
  return(result);
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d003      	beq.n	8004782 <osKernelStart+0x3a>
    stat = osErrorISR;
 800477a:	f06f 0305 	mvn.w	r3, #5
 800477e:	60fb      	str	r3, [r7, #12]
 8004780:	e00e      	b.n	80047a0 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8004782:	4b0a      	ldr	r3, [pc, #40]	; (80047ac <osKernelStart+0x64>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	2b01      	cmp	r3, #1
 8004788:	d107      	bne.n	800479a <osKernelStart+0x52>
      KernelState = osKernelRunning;
 800478a:	4b08      	ldr	r3, [pc, #32]	; (80047ac <osKernelStart+0x64>)
 800478c:	2202      	movs	r2, #2
 800478e:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8004790:	f001 f802 	bl	8005798 <vTaskStartScheduler>
      stat = osOK;
 8004794:	2300      	movs	r3, #0
 8004796:	60fb      	str	r3, [r7, #12]
 8004798:	e002      	b.n	80047a0 <osKernelStart+0x58>
    } else {
      stat = osError;
 800479a:	f04f 33ff 	mov.w	r3, #4294967295
 800479e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80047a0:	68fb      	ldr	r3, [r7, #12]
}
 80047a2:	4618      	mov	r0, r3
 80047a4:	3710      	adds	r7, #16
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}
 80047aa:	bf00      	nop
 80047ac:	2000008c 	.word	0x2000008c

080047b0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b092      	sub	sp, #72	; 0x48
 80047b4:	af04      	add	r7, sp, #16
 80047b6:	60f8      	str	r0, [r7, #12]
 80047b8:	60b9      	str	r1, [r7, #8]
 80047ba:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80047bc:	2300      	movs	r3, #0
 80047be:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80047c0:	f3ef 8305 	mrs	r3, IPSR
 80047c4:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80047c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	f040 8094 	bne.w	80048f6 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047ce:	f3ef 8310 	mrs	r3, PRIMASK
 80047d2:	623b      	str	r3, [r7, #32]
  return(result);
 80047d4:	6a3b      	ldr	r3, [r7, #32]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	f040 808d 	bne.w	80048f6 <osThreadNew+0x146>
 80047dc:	4b48      	ldr	r3, [pc, #288]	; (8004900 <osThreadNew+0x150>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	2b02      	cmp	r3, #2
 80047e2:	d106      	bne.n	80047f2 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80047e4:	f3ef 8311 	mrs	r3, BASEPRI
 80047e8:	61fb      	str	r3, [r7, #28]
  return(result);
 80047ea:	69fb      	ldr	r3, [r7, #28]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	f040 8082 	bne.w	80048f6 <osThreadNew+0x146>
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d07e      	beq.n	80048f6 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 80047f8:	2380      	movs	r3, #128	; 0x80
 80047fa:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 80047fc:	2318      	movs	r3, #24
 80047fe:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8004800:	2300      	movs	r3, #0
 8004802:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8004804:	f107 031b 	add.w	r3, r7, #27
 8004808:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 800480a:	f04f 33ff 	mov.w	r3, #4294967295
 800480e:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d045      	beq.n	80048a2 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d002      	beq.n	8004824 <osThreadNew+0x74>
        name = attr->name;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	699b      	ldr	r3, [r3, #24]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d002      	beq.n	8004832 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	699b      	ldr	r3, [r3, #24]
 8004830:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004832:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004834:	2b00      	cmp	r3, #0
 8004836:	d008      	beq.n	800484a <osThreadNew+0x9a>
 8004838:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800483a:	2b38      	cmp	r3, #56	; 0x38
 800483c:	d805      	bhi.n	800484a <osThreadNew+0x9a>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	f003 0301 	and.w	r3, r3, #1
 8004846:	2b00      	cmp	r3, #0
 8004848:	d001      	beq.n	800484e <osThreadNew+0x9e>
        return (NULL);
 800484a:	2300      	movs	r3, #0
 800484c:	e054      	b.n	80048f8 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	695b      	ldr	r3, [r3, #20]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d003      	beq.n	800485e <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	695b      	ldr	r3, [r3, #20]
 800485a:	089b      	lsrs	r3, r3, #2
 800485c:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	689b      	ldr	r3, [r3, #8]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d00e      	beq.n	8004884 <osThreadNew+0xd4>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	68db      	ldr	r3, [r3, #12]
 800486a:	2b5b      	cmp	r3, #91	; 0x5b
 800486c:	d90a      	bls.n	8004884 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004872:	2b00      	cmp	r3, #0
 8004874:	d006      	beq.n	8004884 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	695b      	ldr	r3, [r3, #20]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d002      	beq.n	8004884 <osThreadNew+0xd4>
        mem = 1;
 800487e:	2301      	movs	r3, #1
 8004880:	62bb      	str	r3, [r7, #40]	; 0x28
 8004882:	e010      	b.n	80048a6 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	689b      	ldr	r3, [r3, #8]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d10c      	bne.n	80048a6 <osThreadNew+0xf6>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	68db      	ldr	r3, [r3, #12]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d108      	bne.n	80048a6 <osThreadNew+0xf6>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	691b      	ldr	r3, [r3, #16]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d104      	bne.n	80048a6 <osThreadNew+0xf6>
          mem = 0;
 800489c:	2300      	movs	r3, #0
 800489e:	62bb      	str	r3, [r7, #40]	; 0x28
 80048a0:	e001      	b.n	80048a6 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 80048a2:	2300      	movs	r3, #0
 80048a4:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 80048a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048a8:	2b01      	cmp	r3, #1
 80048aa:	d110      	bne.n	80048ce <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80048b0:	687a      	ldr	r2, [r7, #4]
 80048b2:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80048b4:	9202      	str	r2, [sp, #8]
 80048b6:	9301      	str	r3, [sp, #4]
 80048b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048ba:	9300      	str	r3, [sp, #0]
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80048c0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80048c2:	68f8      	ldr	r0, [r7, #12]
 80048c4:	f000 fdd4 	bl	8005470 <xTaskCreateStatic>
 80048c8:	4603      	mov	r3, r0
 80048ca:	617b      	str	r3, [r7, #20]
 80048cc:	e013      	b.n	80048f6 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 80048ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d110      	bne.n	80048f6 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80048d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048d6:	b29a      	uxth	r2, r3
 80048d8:	f107 0314 	add.w	r3, r7, #20
 80048dc:	9301      	str	r3, [sp, #4]
 80048de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048e0:	9300      	str	r3, [sp, #0]
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80048e6:	68f8      	ldr	r0, [r7, #12]
 80048e8:	f000 fe1b 	bl	8005522 <xTaskCreate>
 80048ec:	4603      	mov	r3, r0
 80048ee:	2b01      	cmp	r3, #1
 80048f0:	d001      	beq.n	80048f6 <osThreadNew+0x146>
          hTask = NULL;
 80048f2:	2300      	movs	r3, #0
 80048f4:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80048f6:	697b      	ldr	r3, [r7, #20]
}
 80048f8:	4618      	mov	r0, r3
 80048fa:	3738      	adds	r7, #56	; 0x38
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bd80      	pop	{r7, pc}
 8004900:	2000008c 	.word	0x2000008c

08004904 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004904:	b480      	push	{r7}
 8004906:	b085      	sub	sp, #20
 8004908:	af00      	add	r7, sp, #0
 800490a:	60f8      	str	r0, [r7, #12]
 800490c:	60b9      	str	r1, [r7, #8]
 800490e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	4a06      	ldr	r2, [pc, #24]	; (800492c <vApplicationGetIdleTaskMemory+0x28>)
 8004914:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004916:	68bb      	ldr	r3, [r7, #8]
 8004918:	4a05      	ldr	r2, [pc, #20]	; (8004930 <vApplicationGetIdleTaskMemory+0x2c>)
 800491a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2280      	movs	r2, #128	; 0x80
 8004920:	601a      	str	r2, [r3, #0]
}
 8004922:	bf00      	nop
 8004924:	3714      	adds	r7, #20
 8004926:	46bd      	mov	sp, r7
 8004928:	bc80      	pop	{r7}
 800492a:	4770      	bx	lr
 800492c:	20000090 	.word	0x20000090
 8004930:	200000ec 	.word	0x200000ec

08004934 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004934:	b480      	push	{r7}
 8004936:	b085      	sub	sp, #20
 8004938:	af00      	add	r7, sp, #0
 800493a:	60f8      	str	r0, [r7, #12]
 800493c:	60b9      	str	r1, [r7, #8]
 800493e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	4a07      	ldr	r2, [pc, #28]	; (8004960 <vApplicationGetTimerTaskMemory+0x2c>)
 8004944:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004946:	68bb      	ldr	r3, [r7, #8]
 8004948:	4a06      	ldr	r2, [pc, #24]	; (8004964 <vApplicationGetTimerTaskMemory+0x30>)
 800494a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004952:	601a      	str	r2, [r3, #0]
}
 8004954:	bf00      	nop
 8004956:	3714      	adds	r7, #20
 8004958:	46bd      	mov	sp, r7
 800495a:	bc80      	pop	{r7}
 800495c:	4770      	bx	lr
 800495e:	bf00      	nop
 8004960:	200002ec 	.word	0x200002ec
 8004964:	20000348 	.word	0x20000348

08004968 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004968:	b480      	push	{r7}
 800496a:	b083      	sub	sp, #12
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	f103 0208 	add.w	r2, r3, #8
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	f04f 32ff 	mov.w	r2, #4294967295
 8004980:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	f103 0208 	add.w	r2, r3, #8
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	f103 0208 	add.w	r2, r3, #8
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2200      	movs	r2, #0
 800499a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800499c:	bf00      	nop
 800499e:	370c      	adds	r7, #12
 80049a0:	46bd      	mov	sp, r7
 80049a2:	bc80      	pop	{r7}
 80049a4:	4770      	bx	lr

080049a6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80049a6:	b480      	push	{r7}
 80049a8:	b083      	sub	sp, #12
 80049aa:	af00      	add	r7, sp, #0
 80049ac:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2200      	movs	r2, #0
 80049b2:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80049b4:	bf00      	nop
 80049b6:	370c      	adds	r7, #12
 80049b8:	46bd      	mov	sp, r7
 80049ba:	bc80      	pop	{r7}
 80049bc:	4770      	bx	lr

080049be <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80049be:	b480      	push	{r7}
 80049c0:	b085      	sub	sp, #20
 80049c2:	af00      	add	r7, sp, #0
 80049c4:	6078      	str	r0, [r7, #4]
 80049c6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	68fa      	ldr	r2, [r7, #12]
 80049d2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	689a      	ldr	r2, [r3, #8]
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	689b      	ldr	r3, [r3, #8]
 80049e0:	683a      	ldr	r2, [r7, #0]
 80049e2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	683a      	ldr	r2, [r7, #0]
 80049e8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	687a      	ldr	r2, [r7, #4]
 80049ee:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	1c5a      	adds	r2, r3, #1
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	601a      	str	r2, [r3, #0]
}
 80049fa:	bf00      	nop
 80049fc:	3714      	adds	r7, #20
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bc80      	pop	{r7}
 8004a02:	4770      	bx	lr

08004a04 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004a04:	b480      	push	{r7}
 8004a06:	b085      	sub	sp, #20
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
 8004a0c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004a14:	68bb      	ldr	r3, [r7, #8]
 8004a16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a1a:	d103      	bne.n	8004a24 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	691b      	ldr	r3, [r3, #16]
 8004a20:	60fb      	str	r3, [r7, #12]
 8004a22:	e00c      	b.n	8004a3e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	3308      	adds	r3, #8
 8004a28:	60fb      	str	r3, [r7, #12]
 8004a2a:	e002      	b.n	8004a32 <vListInsert+0x2e>
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	60fb      	str	r3, [r7, #12]
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	68ba      	ldr	r2, [r7, #8]
 8004a3a:	429a      	cmp	r2, r3
 8004a3c:	d2f6      	bcs.n	8004a2c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	685a      	ldr	r2, [r3, #4]
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	685b      	ldr	r3, [r3, #4]
 8004a4a:	683a      	ldr	r2, [r7, #0]
 8004a4c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	68fa      	ldr	r2, [r7, #12]
 8004a52:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	683a      	ldr	r2, [r7, #0]
 8004a58:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	687a      	ldr	r2, [r7, #4]
 8004a5e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	1c5a      	adds	r2, r3, #1
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	601a      	str	r2, [r3, #0]
}
 8004a6a:	bf00      	nop
 8004a6c:	3714      	adds	r7, #20
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bc80      	pop	{r7}
 8004a72:	4770      	bx	lr

08004a74 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004a74:	b480      	push	{r7}
 8004a76:	b085      	sub	sp, #20
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	691b      	ldr	r3, [r3, #16]
 8004a80:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	685b      	ldr	r3, [r3, #4]
 8004a86:	687a      	ldr	r2, [r7, #4]
 8004a88:	6892      	ldr	r2, [r2, #8]
 8004a8a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	689b      	ldr	r3, [r3, #8]
 8004a90:	687a      	ldr	r2, [r7, #4]
 8004a92:	6852      	ldr	r2, [r2, #4]
 8004a94:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	687a      	ldr	r2, [r7, #4]
 8004a9c:	429a      	cmp	r2, r3
 8004a9e:	d103      	bne.n	8004aa8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	689a      	ldr	r2, [r3, #8]
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2200      	movs	r2, #0
 8004aac:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	1e5a      	subs	r2, r3, #1
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
}
 8004abc:	4618      	mov	r0, r3
 8004abe:	3714      	adds	r7, #20
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bc80      	pop	{r7}
 8004ac4:	4770      	bx	lr
	...

08004ac8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b084      	sub	sp, #16
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
 8004ad0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d109      	bne.n	8004af0 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004adc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ae0:	f383 8811 	msr	BASEPRI, r3
 8004ae4:	f3bf 8f6f 	isb	sy
 8004ae8:	f3bf 8f4f 	dsb	sy
 8004aec:	60bb      	str	r3, [r7, #8]
 8004aee:	e7fe      	b.n	8004aee <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8004af0:	f001 ff62 	bl	80069b8 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681a      	ldr	r2, [r3, #0]
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004afc:	68f9      	ldr	r1, [r7, #12]
 8004afe:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004b00:	fb01 f303 	mul.w	r3, r1, r3
 8004b04:	441a      	add	r2, r3
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681a      	ldr	r2, [r3, #0]
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681a      	ldr	r2, [r3, #0]
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b20:	3b01      	subs	r3, #1
 8004b22:	68f9      	ldr	r1, [r7, #12]
 8004b24:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004b26:	fb01 f303 	mul.w	r3, r1, r3
 8004b2a:	441a      	add	r2, r3
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	22ff      	movs	r2, #255	; 0xff
 8004b34:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	22ff      	movs	r2, #255	; 0xff
 8004b3c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d114      	bne.n	8004b70 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	691b      	ldr	r3, [r3, #16]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d01a      	beq.n	8004b84 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	3310      	adds	r3, #16
 8004b52:	4618      	mov	r0, r3
 8004b54:	f001 f8a4 	bl	8005ca0 <xTaskRemoveFromEventList>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d012      	beq.n	8004b84 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004b5e:	4b0d      	ldr	r3, [pc, #52]	; (8004b94 <xQueueGenericReset+0xcc>)
 8004b60:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b64:	601a      	str	r2, [r3, #0]
 8004b66:	f3bf 8f4f 	dsb	sy
 8004b6a:	f3bf 8f6f 	isb	sy
 8004b6e:	e009      	b.n	8004b84 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	3310      	adds	r3, #16
 8004b74:	4618      	mov	r0, r3
 8004b76:	f7ff fef7 	bl	8004968 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	3324      	adds	r3, #36	; 0x24
 8004b7e:	4618      	mov	r0, r3
 8004b80:	f7ff fef2 	bl	8004968 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004b84:	f001 ff46 	bl	8006a14 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004b88:	2301      	movs	r3, #1
}
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	3710      	adds	r7, #16
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	bd80      	pop	{r7, pc}
 8004b92:	bf00      	nop
 8004b94:	e000ed04 	.word	0xe000ed04

08004b98 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b08e      	sub	sp, #56	; 0x38
 8004b9c:	af02      	add	r7, sp, #8
 8004b9e:	60f8      	str	r0, [r7, #12]
 8004ba0:	60b9      	str	r1, [r7, #8]
 8004ba2:	607a      	str	r2, [r7, #4]
 8004ba4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d109      	bne.n	8004bc0 <xQueueGenericCreateStatic+0x28>
 8004bac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bb0:	f383 8811 	msr	BASEPRI, r3
 8004bb4:	f3bf 8f6f 	isb	sy
 8004bb8:	f3bf 8f4f 	dsb	sy
 8004bbc:	62bb      	str	r3, [r7, #40]	; 0x28
 8004bbe:	e7fe      	b.n	8004bbe <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d109      	bne.n	8004bda <xQueueGenericCreateStatic+0x42>
 8004bc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bca:	f383 8811 	msr	BASEPRI, r3
 8004bce:	f3bf 8f6f 	isb	sy
 8004bd2:	f3bf 8f4f 	dsb	sy
 8004bd6:	627b      	str	r3, [r7, #36]	; 0x24
 8004bd8:	e7fe      	b.n	8004bd8 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d002      	beq.n	8004be6 <xQueueGenericCreateStatic+0x4e>
 8004be0:	68bb      	ldr	r3, [r7, #8]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d001      	beq.n	8004bea <xQueueGenericCreateStatic+0x52>
 8004be6:	2301      	movs	r3, #1
 8004be8:	e000      	b.n	8004bec <xQueueGenericCreateStatic+0x54>
 8004bea:	2300      	movs	r3, #0
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d109      	bne.n	8004c04 <xQueueGenericCreateStatic+0x6c>
 8004bf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bf4:	f383 8811 	msr	BASEPRI, r3
 8004bf8:	f3bf 8f6f 	isb	sy
 8004bfc:	f3bf 8f4f 	dsb	sy
 8004c00:	623b      	str	r3, [r7, #32]
 8004c02:	e7fe      	b.n	8004c02 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d102      	bne.n	8004c10 <xQueueGenericCreateStatic+0x78>
 8004c0a:	68bb      	ldr	r3, [r7, #8]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d101      	bne.n	8004c14 <xQueueGenericCreateStatic+0x7c>
 8004c10:	2301      	movs	r3, #1
 8004c12:	e000      	b.n	8004c16 <xQueueGenericCreateStatic+0x7e>
 8004c14:	2300      	movs	r3, #0
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d109      	bne.n	8004c2e <xQueueGenericCreateStatic+0x96>
 8004c1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c1e:	f383 8811 	msr	BASEPRI, r3
 8004c22:	f3bf 8f6f 	isb	sy
 8004c26:	f3bf 8f4f 	dsb	sy
 8004c2a:	61fb      	str	r3, [r7, #28]
 8004c2c:	e7fe      	b.n	8004c2c <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004c2e:	2350      	movs	r3, #80	; 0x50
 8004c30:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	2b50      	cmp	r3, #80	; 0x50
 8004c36:	d009      	beq.n	8004c4c <xQueueGenericCreateStatic+0xb4>
 8004c38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c3c:	f383 8811 	msr	BASEPRI, r3
 8004c40:	f3bf 8f6f 	isb	sy
 8004c44:	f3bf 8f4f 	dsb	sy
 8004c48:	61bb      	str	r3, [r7, #24]
 8004c4a:	e7fe      	b.n	8004c4a <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004c50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d00d      	beq.n	8004c72 <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004c56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c58:	2201      	movs	r2, #1
 8004c5a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004c5e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8004c62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c64:	9300      	str	r3, [sp, #0]
 8004c66:	4613      	mov	r3, r2
 8004c68:	687a      	ldr	r2, [r7, #4]
 8004c6a:	68b9      	ldr	r1, [r7, #8]
 8004c6c:	68f8      	ldr	r0, [r7, #12]
 8004c6e:	f000 f805 	bl	8004c7c <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8004c72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8004c74:	4618      	mov	r0, r3
 8004c76:	3730      	adds	r7, #48	; 0x30
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	bd80      	pop	{r7, pc}

08004c7c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b084      	sub	sp, #16
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	60f8      	str	r0, [r7, #12]
 8004c84:	60b9      	str	r1, [r7, #8]
 8004c86:	607a      	str	r2, [r7, #4]
 8004c88:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d103      	bne.n	8004c98 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004c90:	69bb      	ldr	r3, [r7, #24]
 8004c92:	69ba      	ldr	r2, [r7, #24]
 8004c94:	601a      	str	r2, [r3, #0]
 8004c96:	e002      	b.n	8004c9e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004c98:	69bb      	ldr	r3, [r7, #24]
 8004c9a:	687a      	ldr	r2, [r7, #4]
 8004c9c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004c9e:	69bb      	ldr	r3, [r7, #24]
 8004ca0:	68fa      	ldr	r2, [r7, #12]
 8004ca2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004ca4:	69bb      	ldr	r3, [r7, #24]
 8004ca6:	68ba      	ldr	r2, [r7, #8]
 8004ca8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004caa:	2101      	movs	r1, #1
 8004cac:	69b8      	ldr	r0, [r7, #24]
 8004cae:	f7ff ff0b 	bl	8004ac8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004cb2:	69bb      	ldr	r3, [r7, #24]
 8004cb4:	78fa      	ldrb	r2, [r7, #3]
 8004cb6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004cba:	bf00      	nop
 8004cbc:	3710      	adds	r7, #16
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	bd80      	pop	{r7, pc}
	...

08004cc4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b08e      	sub	sp, #56	; 0x38
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	60f8      	str	r0, [r7, #12]
 8004ccc:	60b9      	str	r1, [r7, #8]
 8004cce:	607a      	str	r2, [r7, #4]
 8004cd0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004cda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d109      	bne.n	8004cf4 <xQueueGenericSend+0x30>
 8004ce0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ce4:	f383 8811 	msr	BASEPRI, r3
 8004ce8:	f3bf 8f6f 	isb	sy
 8004cec:	f3bf 8f4f 	dsb	sy
 8004cf0:	62bb      	str	r3, [r7, #40]	; 0x28
 8004cf2:	e7fe      	b.n	8004cf2 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004cf4:	68bb      	ldr	r3, [r7, #8]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d103      	bne.n	8004d02 <xQueueGenericSend+0x3e>
 8004cfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d101      	bne.n	8004d06 <xQueueGenericSend+0x42>
 8004d02:	2301      	movs	r3, #1
 8004d04:	e000      	b.n	8004d08 <xQueueGenericSend+0x44>
 8004d06:	2300      	movs	r3, #0
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d109      	bne.n	8004d20 <xQueueGenericSend+0x5c>
 8004d0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d10:	f383 8811 	msr	BASEPRI, r3
 8004d14:	f3bf 8f6f 	isb	sy
 8004d18:	f3bf 8f4f 	dsb	sy
 8004d1c:	627b      	str	r3, [r7, #36]	; 0x24
 8004d1e:	e7fe      	b.n	8004d1e <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	2b02      	cmp	r3, #2
 8004d24:	d103      	bne.n	8004d2e <xQueueGenericSend+0x6a>
 8004d26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d2a:	2b01      	cmp	r3, #1
 8004d2c:	d101      	bne.n	8004d32 <xQueueGenericSend+0x6e>
 8004d2e:	2301      	movs	r3, #1
 8004d30:	e000      	b.n	8004d34 <xQueueGenericSend+0x70>
 8004d32:	2300      	movs	r3, #0
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d109      	bne.n	8004d4c <xQueueGenericSend+0x88>
 8004d38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d3c:	f383 8811 	msr	BASEPRI, r3
 8004d40:	f3bf 8f6f 	isb	sy
 8004d44:	f3bf 8f4f 	dsb	sy
 8004d48:	623b      	str	r3, [r7, #32]
 8004d4a:	e7fe      	b.n	8004d4a <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004d4c:	f001 f962 	bl	8006014 <xTaskGetSchedulerState>
 8004d50:	4603      	mov	r3, r0
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d102      	bne.n	8004d5c <xQueueGenericSend+0x98>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d101      	bne.n	8004d60 <xQueueGenericSend+0x9c>
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	e000      	b.n	8004d62 <xQueueGenericSend+0x9e>
 8004d60:	2300      	movs	r3, #0
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d109      	bne.n	8004d7a <xQueueGenericSend+0xb6>
 8004d66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d6a:	f383 8811 	msr	BASEPRI, r3
 8004d6e:	f3bf 8f6f 	isb	sy
 8004d72:	f3bf 8f4f 	dsb	sy
 8004d76:	61fb      	str	r3, [r7, #28]
 8004d78:	e7fe      	b.n	8004d78 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004d7a:	f001 fe1d 	bl	80069b8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004d7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d80:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004d82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d86:	429a      	cmp	r2, r3
 8004d88:	d302      	bcc.n	8004d90 <xQueueGenericSend+0xcc>
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	2b02      	cmp	r3, #2
 8004d8e:	d129      	bne.n	8004de4 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004d90:	683a      	ldr	r2, [r7, #0]
 8004d92:	68b9      	ldr	r1, [r7, #8]
 8004d94:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004d96:	f000 f9ff 	bl	8005198 <prvCopyDataToQueue>
 8004d9a:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004d9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d010      	beq.n	8004dc6 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004da4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004da6:	3324      	adds	r3, #36	; 0x24
 8004da8:	4618      	mov	r0, r3
 8004daa:	f000 ff79 	bl	8005ca0 <xTaskRemoveFromEventList>
 8004dae:	4603      	mov	r3, r0
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d013      	beq.n	8004ddc <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004db4:	4b3f      	ldr	r3, [pc, #252]	; (8004eb4 <xQueueGenericSend+0x1f0>)
 8004db6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004dba:	601a      	str	r2, [r3, #0]
 8004dbc:	f3bf 8f4f 	dsb	sy
 8004dc0:	f3bf 8f6f 	isb	sy
 8004dc4:	e00a      	b.n	8004ddc <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004dc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d007      	beq.n	8004ddc <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004dcc:	4b39      	ldr	r3, [pc, #228]	; (8004eb4 <xQueueGenericSend+0x1f0>)
 8004dce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004dd2:	601a      	str	r2, [r3, #0]
 8004dd4:	f3bf 8f4f 	dsb	sy
 8004dd8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004ddc:	f001 fe1a 	bl	8006a14 <vPortExitCritical>
				return pdPASS;
 8004de0:	2301      	movs	r3, #1
 8004de2:	e063      	b.n	8004eac <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d103      	bne.n	8004df2 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004dea:	f001 fe13 	bl	8006a14 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004dee:	2300      	movs	r3, #0
 8004df0:	e05c      	b.n	8004eac <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004df2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d106      	bne.n	8004e06 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004df8:	f107 0314 	add.w	r3, r7, #20
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	f000 ffb1 	bl	8005d64 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004e02:	2301      	movs	r3, #1
 8004e04:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004e06:	f001 fe05 	bl	8006a14 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004e0a:	f000 fd29 	bl	8005860 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004e0e:	f001 fdd3 	bl	80069b8 <vPortEnterCritical>
 8004e12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e14:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004e18:	b25b      	sxtb	r3, r3
 8004e1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e1e:	d103      	bne.n	8004e28 <xQueueGenericSend+0x164>
 8004e20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e22:	2200      	movs	r2, #0
 8004e24:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004e28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e2a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004e2e:	b25b      	sxtb	r3, r3
 8004e30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e34:	d103      	bne.n	8004e3e <xQueueGenericSend+0x17a>
 8004e36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e38:	2200      	movs	r2, #0
 8004e3a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004e3e:	f001 fde9 	bl	8006a14 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004e42:	1d3a      	adds	r2, r7, #4
 8004e44:	f107 0314 	add.w	r3, r7, #20
 8004e48:	4611      	mov	r1, r2
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	f000 ffa0 	bl	8005d90 <xTaskCheckForTimeOut>
 8004e50:	4603      	mov	r3, r0
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d124      	bne.n	8004ea0 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004e56:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004e58:	f000 fa96 	bl	8005388 <prvIsQueueFull>
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d018      	beq.n	8004e94 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004e62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e64:	3310      	adds	r3, #16
 8004e66:	687a      	ldr	r2, [r7, #4]
 8004e68:	4611      	mov	r1, r2
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	f000 feca 	bl	8005c04 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004e70:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004e72:	f000 fa21 	bl	80052b8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004e76:	f000 fd01 	bl	800587c <xTaskResumeAll>
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	f47f af7c 	bne.w	8004d7a <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8004e82:	4b0c      	ldr	r3, [pc, #48]	; (8004eb4 <xQueueGenericSend+0x1f0>)
 8004e84:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e88:	601a      	str	r2, [r3, #0]
 8004e8a:	f3bf 8f4f 	dsb	sy
 8004e8e:	f3bf 8f6f 	isb	sy
 8004e92:	e772      	b.n	8004d7a <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004e94:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004e96:	f000 fa0f 	bl	80052b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004e9a:	f000 fcef 	bl	800587c <xTaskResumeAll>
 8004e9e:	e76c      	b.n	8004d7a <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004ea0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004ea2:	f000 fa09 	bl	80052b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004ea6:	f000 fce9 	bl	800587c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004eaa:	2300      	movs	r3, #0
		}
	}
}
 8004eac:	4618      	mov	r0, r3
 8004eae:	3738      	adds	r7, #56	; 0x38
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	bd80      	pop	{r7, pc}
 8004eb4:	e000ed04 	.word	0xe000ed04

08004eb8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b08e      	sub	sp, #56	; 0x38
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	60f8      	str	r0, [r7, #12]
 8004ec0:	60b9      	str	r1, [r7, #8]
 8004ec2:	607a      	str	r2, [r7, #4]
 8004ec4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004eca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d109      	bne.n	8004ee4 <xQueueGenericSendFromISR+0x2c>
 8004ed0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ed4:	f383 8811 	msr	BASEPRI, r3
 8004ed8:	f3bf 8f6f 	isb	sy
 8004edc:	f3bf 8f4f 	dsb	sy
 8004ee0:	627b      	str	r3, [r7, #36]	; 0x24
 8004ee2:	e7fe      	b.n	8004ee2 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004ee4:	68bb      	ldr	r3, [r7, #8]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d103      	bne.n	8004ef2 <xQueueGenericSendFromISR+0x3a>
 8004eea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d101      	bne.n	8004ef6 <xQueueGenericSendFromISR+0x3e>
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	e000      	b.n	8004ef8 <xQueueGenericSendFromISR+0x40>
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d109      	bne.n	8004f10 <xQueueGenericSendFromISR+0x58>
 8004efc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f00:	f383 8811 	msr	BASEPRI, r3
 8004f04:	f3bf 8f6f 	isb	sy
 8004f08:	f3bf 8f4f 	dsb	sy
 8004f0c:	623b      	str	r3, [r7, #32]
 8004f0e:	e7fe      	b.n	8004f0e <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	2b02      	cmp	r3, #2
 8004f14:	d103      	bne.n	8004f1e <xQueueGenericSendFromISR+0x66>
 8004f16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f1a:	2b01      	cmp	r3, #1
 8004f1c:	d101      	bne.n	8004f22 <xQueueGenericSendFromISR+0x6a>
 8004f1e:	2301      	movs	r3, #1
 8004f20:	e000      	b.n	8004f24 <xQueueGenericSendFromISR+0x6c>
 8004f22:	2300      	movs	r3, #0
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d109      	bne.n	8004f3c <xQueueGenericSendFromISR+0x84>
 8004f28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f2c:	f383 8811 	msr	BASEPRI, r3
 8004f30:	f3bf 8f6f 	isb	sy
 8004f34:	f3bf 8f4f 	dsb	sy
 8004f38:	61fb      	str	r3, [r7, #28]
 8004f3a:	e7fe      	b.n	8004f3a <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004f3c:	f001 fdf6 	bl	8006b2c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004f40:	f3ef 8211 	mrs	r2, BASEPRI
 8004f44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f48:	f383 8811 	msr	BASEPRI, r3
 8004f4c:	f3bf 8f6f 	isb	sy
 8004f50:	f3bf 8f4f 	dsb	sy
 8004f54:	61ba      	str	r2, [r7, #24]
 8004f56:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004f58:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004f5a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004f5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f5e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004f60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f64:	429a      	cmp	r2, r3
 8004f66:	d302      	bcc.n	8004f6e <xQueueGenericSendFromISR+0xb6>
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	2b02      	cmp	r3, #2
 8004f6c:	d12c      	bne.n	8004fc8 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004f6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f70:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004f74:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004f78:	683a      	ldr	r2, [r7, #0]
 8004f7a:	68b9      	ldr	r1, [r7, #8]
 8004f7c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004f7e:	f000 f90b 	bl	8005198 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004f82:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8004f86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f8a:	d112      	bne.n	8004fb2 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004f8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d016      	beq.n	8004fc2 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004f94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f96:	3324      	adds	r3, #36	; 0x24
 8004f98:	4618      	mov	r0, r3
 8004f9a:	f000 fe81 	bl	8005ca0 <xTaskRemoveFromEventList>
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d00e      	beq.n	8004fc2 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d00b      	beq.n	8004fc2 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2201      	movs	r2, #1
 8004fae:	601a      	str	r2, [r3, #0]
 8004fb0:	e007      	b.n	8004fc2 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004fb2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004fb6:	3301      	adds	r3, #1
 8004fb8:	b2db      	uxtb	r3, r3
 8004fba:	b25a      	sxtb	r2, r3
 8004fbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fbe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8004fc6:	e001      	b.n	8004fcc <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004fc8:	2300      	movs	r3, #0
 8004fca:	637b      	str	r3, [r7, #52]	; 0x34
 8004fcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fce:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004fd0:	693b      	ldr	r3, [r7, #16]
 8004fd2:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004fd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	3738      	adds	r7, #56	; 0x38
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	bd80      	pop	{r7, pc}

08004fe0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b08c      	sub	sp, #48	; 0x30
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	60f8      	str	r0, [r7, #12]
 8004fe8:	60b9      	str	r1, [r7, #8]
 8004fea:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004fec:	2300      	movs	r3, #0
 8004fee:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004ff4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d109      	bne.n	800500e <xQueueReceive+0x2e>
	__asm volatile
 8004ffa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ffe:	f383 8811 	msr	BASEPRI, r3
 8005002:	f3bf 8f6f 	isb	sy
 8005006:	f3bf 8f4f 	dsb	sy
 800500a:	623b      	str	r3, [r7, #32]
 800500c:	e7fe      	b.n	800500c <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800500e:	68bb      	ldr	r3, [r7, #8]
 8005010:	2b00      	cmp	r3, #0
 8005012:	d103      	bne.n	800501c <xQueueReceive+0x3c>
 8005014:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005018:	2b00      	cmp	r3, #0
 800501a:	d101      	bne.n	8005020 <xQueueReceive+0x40>
 800501c:	2301      	movs	r3, #1
 800501e:	e000      	b.n	8005022 <xQueueReceive+0x42>
 8005020:	2300      	movs	r3, #0
 8005022:	2b00      	cmp	r3, #0
 8005024:	d109      	bne.n	800503a <xQueueReceive+0x5a>
 8005026:	f04f 0350 	mov.w	r3, #80	; 0x50
 800502a:	f383 8811 	msr	BASEPRI, r3
 800502e:	f3bf 8f6f 	isb	sy
 8005032:	f3bf 8f4f 	dsb	sy
 8005036:	61fb      	str	r3, [r7, #28]
 8005038:	e7fe      	b.n	8005038 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800503a:	f000 ffeb 	bl	8006014 <xTaskGetSchedulerState>
 800503e:	4603      	mov	r3, r0
 8005040:	2b00      	cmp	r3, #0
 8005042:	d102      	bne.n	800504a <xQueueReceive+0x6a>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d101      	bne.n	800504e <xQueueReceive+0x6e>
 800504a:	2301      	movs	r3, #1
 800504c:	e000      	b.n	8005050 <xQueueReceive+0x70>
 800504e:	2300      	movs	r3, #0
 8005050:	2b00      	cmp	r3, #0
 8005052:	d109      	bne.n	8005068 <xQueueReceive+0x88>
 8005054:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005058:	f383 8811 	msr	BASEPRI, r3
 800505c:	f3bf 8f6f 	isb	sy
 8005060:	f3bf 8f4f 	dsb	sy
 8005064:	61bb      	str	r3, [r7, #24]
 8005066:	e7fe      	b.n	8005066 <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8005068:	f001 fca6 	bl	80069b8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800506c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800506e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005070:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005074:	2b00      	cmp	r3, #0
 8005076:	d01f      	beq.n	80050b8 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005078:	68b9      	ldr	r1, [r7, #8]
 800507a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800507c:	f000 f8f6 	bl	800526c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005082:	1e5a      	subs	r2, r3, #1
 8005084:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005086:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005088:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800508a:	691b      	ldr	r3, [r3, #16]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d00f      	beq.n	80050b0 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005090:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005092:	3310      	adds	r3, #16
 8005094:	4618      	mov	r0, r3
 8005096:	f000 fe03 	bl	8005ca0 <xTaskRemoveFromEventList>
 800509a:	4603      	mov	r3, r0
 800509c:	2b00      	cmp	r3, #0
 800509e:	d007      	beq.n	80050b0 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80050a0:	4b3c      	ldr	r3, [pc, #240]	; (8005194 <xQueueReceive+0x1b4>)
 80050a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80050a6:	601a      	str	r2, [r3, #0]
 80050a8:	f3bf 8f4f 	dsb	sy
 80050ac:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80050b0:	f001 fcb0 	bl	8006a14 <vPortExitCritical>
				return pdPASS;
 80050b4:	2301      	movs	r3, #1
 80050b6:	e069      	b.n	800518c <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d103      	bne.n	80050c6 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80050be:	f001 fca9 	bl	8006a14 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80050c2:	2300      	movs	r3, #0
 80050c4:	e062      	b.n	800518c <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 80050c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d106      	bne.n	80050da <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80050cc:	f107 0310 	add.w	r3, r7, #16
 80050d0:	4618      	mov	r0, r3
 80050d2:	f000 fe47 	bl	8005d64 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80050d6:	2301      	movs	r3, #1
 80050d8:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80050da:	f001 fc9b 	bl	8006a14 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80050de:	f000 fbbf 	bl	8005860 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80050e2:	f001 fc69 	bl	80069b8 <vPortEnterCritical>
 80050e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050e8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80050ec:	b25b      	sxtb	r3, r3
 80050ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050f2:	d103      	bne.n	80050fc <xQueueReceive+0x11c>
 80050f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050f6:	2200      	movs	r2, #0
 80050f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80050fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050fe:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005102:	b25b      	sxtb	r3, r3
 8005104:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005108:	d103      	bne.n	8005112 <xQueueReceive+0x132>
 800510a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800510c:	2200      	movs	r2, #0
 800510e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005112:	f001 fc7f 	bl	8006a14 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005116:	1d3a      	adds	r2, r7, #4
 8005118:	f107 0310 	add.w	r3, r7, #16
 800511c:	4611      	mov	r1, r2
 800511e:	4618      	mov	r0, r3
 8005120:	f000 fe36 	bl	8005d90 <xTaskCheckForTimeOut>
 8005124:	4603      	mov	r3, r0
 8005126:	2b00      	cmp	r3, #0
 8005128:	d123      	bne.n	8005172 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800512a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800512c:	f000 f916 	bl	800535c <prvIsQueueEmpty>
 8005130:	4603      	mov	r3, r0
 8005132:	2b00      	cmp	r3, #0
 8005134:	d017      	beq.n	8005166 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005136:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005138:	3324      	adds	r3, #36	; 0x24
 800513a:	687a      	ldr	r2, [r7, #4]
 800513c:	4611      	mov	r1, r2
 800513e:	4618      	mov	r0, r3
 8005140:	f000 fd60 	bl	8005c04 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005144:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005146:	f000 f8b7 	bl	80052b8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800514a:	f000 fb97 	bl	800587c <xTaskResumeAll>
 800514e:	4603      	mov	r3, r0
 8005150:	2b00      	cmp	r3, #0
 8005152:	d189      	bne.n	8005068 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8005154:	4b0f      	ldr	r3, [pc, #60]	; (8005194 <xQueueReceive+0x1b4>)
 8005156:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800515a:	601a      	str	r2, [r3, #0]
 800515c:	f3bf 8f4f 	dsb	sy
 8005160:	f3bf 8f6f 	isb	sy
 8005164:	e780      	b.n	8005068 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005166:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005168:	f000 f8a6 	bl	80052b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800516c:	f000 fb86 	bl	800587c <xTaskResumeAll>
 8005170:	e77a      	b.n	8005068 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005172:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005174:	f000 f8a0 	bl	80052b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005178:	f000 fb80 	bl	800587c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800517c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800517e:	f000 f8ed 	bl	800535c <prvIsQueueEmpty>
 8005182:	4603      	mov	r3, r0
 8005184:	2b00      	cmp	r3, #0
 8005186:	f43f af6f 	beq.w	8005068 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800518a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800518c:	4618      	mov	r0, r3
 800518e:	3730      	adds	r7, #48	; 0x30
 8005190:	46bd      	mov	sp, r7
 8005192:	bd80      	pop	{r7, pc}
 8005194:	e000ed04 	.word	0xe000ed04

08005198 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b086      	sub	sp, #24
 800519c:	af00      	add	r7, sp, #0
 800519e:	60f8      	str	r0, [r7, #12]
 80051a0:	60b9      	str	r1, [r7, #8]
 80051a2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80051a4:	2300      	movs	r3, #0
 80051a6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051ac:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d10d      	bne.n	80051d2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d14d      	bne.n	800525a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	4618      	mov	r0, r3
 80051c4:	f000 ff44 	bl	8006050 <xTaskPriorityDisinherit>
 80051c8:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	2200      	movs	r2, #0
 80051ce:	605a      	str	r2, [r3, #4]
 80051d0:	e043      	b.n	800525a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d119      	bne.n	800520c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	6898      	ldr	r0, [r3, #8]
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051e0:	461a      	mov	r2, r3
 80051e2:	68b9      	ldr	r1, [r7, #8]
 80051e4:	f001 fee5 	bl	8006fb2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	689a      	ldr	r2, [r3, #8]
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051f0:	441a      	add	r2, r3
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	689a      	ldr	r2, [r3, #8]
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	429a      	cmp	r2, r3
 8005200:	d32b      	bcc.n	800525a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681a      	ldr	r2, [r3, #0]
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	609a      	str	r2, [r3, #8]
 800520a:	e026      	b.n	800525a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	68d8      	ldr	r0, [r3, #12]
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005214:	461a      	mov	r2, r3
 8005216:	68b9      	ldr	r1, [r7, #8]
 8005218:	f001 fecb 	bl	8006fb2 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	68da      	ldr	r2, [r3, #12]
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005224:	425b      	negs	r3, r3
 8005226:	441a      	add	r2, r3
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	68da      	ldr	r2, [r3, #12]
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	429a      	cmp	r2, r3
 8005236:	d207      	bcs.n	8005248 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	685a      	ldr	r2, [r3, #4]
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005240:	425b      	negs	r3, r3
 8005242:	441a      	add	r2, r3
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2b02      	cmp	r3, #2
 800524c:	d105      	bne.n	800525a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800524e:	693b      	ldr	r3, [r7, #16]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d002      	beq.n	800525a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005254:	693b      	ldr	r3, [r7, #16]
 8005256:	3b01      	subs	r3, #1
 8005258:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800525a:	693b      	ldr	r3, [r7, #16]
 800525c:	1c5a      	adds	r2, r3, #1
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8005262:	697b      	ldr	r3, [r7, #20]
}
 8005264:	4618      	mov	r0, r3
 8005266:	3718      	adds	r7, #24
 8005268:	46bd      	mov	sp, r7
 800526a:	bd80      	pop	{r7, pc}

0800526c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b082      	sub	sp, #8
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
 8005274:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800527a:	2b00      	cmp	r3, #0
 800527c:	d018      	beq.n	80052b0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	68da      	ldr	r2, [r3, #12]
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005286:	441a      	add	r2, r3
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	68da      	ldr	r2, [r3, #12]
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	685b      	ldr	r3, [r3, #4]
 8005294:	429a      	cmp	r2, r3
 8005296:	d303      	bcc.n	80052a0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681a      	ldr	r2, [r3, #0]
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	68d9      	ldr	r1, [r3, #12]
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052a8:	461a      	mov	r2, r3
 80052aa:	6838      	ldr	r0, [r7, #0]
 80052ac:	f001 fe81 	bl	8006fb2 <memcpy>
	}
}
 80052b0:	bf00      	nop
 80052b2:	3708      	adds	r7, #8
 80052b4:	46bd      	mov	sp, r7
 80052b6:	bd80      	pop	{r7, pc}

080052b8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b084      	sub	sp, #16
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80052c0:	f001 fb7a 	bl	80069b8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80052ca:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80052cc:	e011      	b.n	80052f2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d012      	beq.n	80052fc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	3324      	adds	r3, #36	; 0x24
 80052da:	4618      	mov	r0, r3
 80052dc:	f000 fce0 	bl	8005ca0 <xTaskRemoveFromEventList>
 80052e0:	4603      	mov	r3, r0
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d001      	beq.n	80052ea <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80052e6:	f000 fdb3 	bl	8005e50 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80052ea:	7bfb      	ldrb	r3, [r7, #15]
 80052ec:	3b01      	subs	r3, #1
 80052ee:	b2db      	uxtb	r3, r3
 80052f0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80052f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	dce9      	bgt.n	80052ce <prvUnlockQueue+0x16>
 80052fa:	e000      	b.n	80052fe <prvUnlockQueue+0x46>
					break;
 80052fc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	22ff      	movs	r2, #255	; 0xff
 8005302:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8005306:	f001 fb85 	bl	8006a14 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800530a:	f001 fb55 	bl	80069b8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005314:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005316:	e011      	b.n	800533c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	691b      	ldr	r3, [r3, #16]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d012      	beq.n	8005346 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	3310      	adds	r3, #16
 8005324:	4618      	mov	r0, r3
 8005326:	f000 fcbb 	bl	8005ca0 <xTaskRemoveFromEventList>
 800532a:	4603      	mov	r3, r0
 800532c:	2b00      	cmp	r3, #0
 800532e:	d001      	beq.n	8005334 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005330:	f000 fd8e 	bl	8005e50 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005334:	7bbb      	ldrb	r3, [r7, #14]
 8005336:	3b01      	subs	r3, #1
 8005338:	b2db      	uxtb	r3, r3
 800533a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800533c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005340:	2b00      	cmp	r3, #0
 8005342:	dce9      	bgt.n	8005318 <prvUnlockQueue+0x60>
 8005344:	e000      	b.n	8005348 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005346:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	22ff      	movs	r2, #255	; 0xff
 800534c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8005350:	f001 fb60 	bl	8006a14 <vPortExitCritical>
}
 8005354:	bf00      	nop
 8005356:	3710      	adds	r7, #16
 8005358:	46bd      	mov	sp, r7
 800535a:	bd80      	pop	{r7, pc}

0800535c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b084      	sub	sp, #16
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005364:	f001 fb28 	bl	80069b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800536c:	2b00      	cmp	r3, #0
 800536e:	d102      	bne.n	8005376 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005370:	2301      	movs	r3, #1
 8005372:	60fb      	str	r3, [r7, #12]
 8005374:	e001      	b.n	800537a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005376:	2300      	movs	r3, #0
 8005378:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800537a:	f001 fb4b 	bl	8006a14 <vPortExitCritical>

	return xReturn;
 800537e:	68fb      	ldr	r3, [r7, #12]
}
 8005380:	4618      	mov	r0, r3
 8005382:	3710      	adds	r7, #16
 8005384:	46bd      	mov	sp, r7
 8005386:	bd80      	pop	{r7, pc}

08005388 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b084      	sub	sp, #16
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005390:	f001 fb12 	bl	80069b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800539c:	429a      	cmp	r2, r3
 800539e:	d102      	bne.n	80053a6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80053a0:	2301      	movs	r3, #1
 80053a2:	60fb      	str	r3, [r7, #12]
 80053a4:	e001      	b.n	80053aa <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80053a6:	2300      	movs	r3, #0
 80053a8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80053aa:	f001 fb33 	bl	8006a14 <vPortExitCritical>

	return xReturn;
 80053ae:	68fb      	ldr	r3, [r7, #12]
}
 80053b0:	4618      	mov	r0, r3
 80053b2:	3710      	adds	r7, #16
 80053b4:	46bd      	mov	sp, r7
 80053b6:	bd80      	pop	{r7, pc}

080053b8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80053b8:	b480      	push	{r7}
 80053ba:	b085      	sub	sp, #20
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
 80053c0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80053c2:	2300      	movs	r3, #0
 80053c4:	60fb      	str	r3, [r7, #12]
 80053c6:	e014      	b.n	80053f2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80053c8:	4a0e      	ldr	r2, [pc, #56]	; (8005404 <vQueueAddToRegistry+0x4c>)
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d10b      	bne.n	80053ec <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80053d4:	490b      	ldr	r1, [pc, #44]	; (8005404 <vQueueAddToRegistry+0x4c>)
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	683a      	ldr	r2, [r7, #0]
 80053da:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80053de:	4a09      	ldr	r2, [pc, #36]	; (8005404 <vQueueAddToRegistry+0x4c>)
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	00db      	lsls	r3, r3, #3
 80053e4:	4413      	add	r3, r2
 80053e6:	687a      	ldr	r2, [r7, #4]
 80053e8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80053ea:	e005      	b.n	80053f8 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	3301      	adds	r3, #1
 80053f0:	60fb      	str	r3, [r7, #12]
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	2b07      	cmp	r3, #7
 80053f6:	d9e7      	bls.n	80053c8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80053f8:	bf00      	nop
 80053fa:	3714      	adds	r7, #20
 80053fc:	46bd      	mov	sp, r7
 80053fe:	bc80      	pop	{r7}
 8005400:	4770      	bx	lr
 8005402:	bf00      	nop
 8005404:	20002b14 	.word	0x20002b14

08005408 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005408:	b580      	push	{r7, lr}
 800540a:	b086      	sub	sp, #24
 800540c:	af00      	add	r7, sp, #0
 800540e:	60f8      	str	r0, [r7, #12]
 8005410:	60b9      	str	r1, [r7, #8]
 8005412:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005418:	f001 face 	bl	80069b8 <vPortEnterCritical>
 800541c:	697b      	ldr	r3, [r7, #20]
 800541e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005422:	b25b      	sxtb	r3, r3
 8005424:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005428:	d103      	bne.n	8005432 <vQueueWaitForMessageRestricted+0x2a>
 800542a:	697b      	ldr	r3, [r7, #20]
 800542c:	2200      	movs	r2, #0
 800542e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005432:	697b      	ldr	r3, [r7, #20]
 8005434:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005438:	b25b      	sxtb	r3, r3
 800543a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800543e:	d103      	bne.n	8005448 <vQueueWaitForMessageRestricted+0x40>
 8005440:	697b      	ldr	r3, [r7, #20]
 8005442:	2200      	movs	r2, #0
 8005444:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005448:	f001 fae4 	bl	8006a14 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800544c:	697b      	ldr	r3, [r7, #20]
 800544e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005450:	2b00      	cmp	r3, #0
 8005452:	d106      	bne.n	8005462 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005454:	697b      	ldr	r3, [r7, #20]
 8005456:	3324      	adds	r3, #36	; 0x24
 8005458:	687a      	ldr	r2, [r7, #4]
 800545a:	68b9      	ldr	r1, [r7, #8]
 800545c:	4618      	mov	r0, r3
 800545e:	f000 fbf5 	bl	8005c4c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005462:	6978      	ldr	r0, [r7, #20]
 8005464:	f7ff ff28 	bl	80052b8 <prvUnlockQueue>
	}
 8005468:	bf00      	nop
 800546a:	3718      	adds	r7, #24
 800546c:	46bd      	mov	sp, r7
 800546e:	bd80      	pop	{r7, pc}

08005470 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005470:	b580      	push	{r7, lr}
 8005472:	b08e      	sub	sp, #56	; 0x38
 8005474:	af04      	add	r7, sp, #16
 8005476:	60f8      	str	r0, [r7, #12]
 8005478:	60b9      	str	r1, [r7, #8]
 800547a:	607a      	str	r2, [r7, #4]
 800547c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800547e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005480:	2b00      	cmp	r3, #0
 8005482:	d109      	bne.n	8005498 <xTaskCreateStatic+0x28>
 8005484:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005488:	f383 8811 	msr	BASEPRI, r3
 800548c:	f3bf 8f6f 	isb	sy
 8005490:	f3bf 8f4f 	dsb	sy
 8005494:	623b      	str	r3, [r7, #32]
 8005496:	e7fe      	b.n	8005496 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8005498:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800549a:	2b00      	cmp	r3, #0
 800549c:	d109      	bne.n	80054b2 <xTaskCreateStatic+0x42>
 800549e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054a2:	f383 8811 	msr	BASEPRI, r3
 80054a6:	f3bf 8f6f 	isb	sy
 80054aa:	f3bf 8f4f 	dsb	sy
 80054ae:	61fb      	str	r3, [r7, #28]
 80054b0:	e7fe      	b.n	80054b0 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80054b2:	235c      	movs	r3, #92	; 0x5c
 80054b4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80054b6:	693b      	ldr	r3, [r7, #16]
 80054b8:	2b5c      	cmp	r3, #92	; 0x5c
 80054ba:	d009      	beq.n	80054d0 <xTaskCreateStatic+0x60>
 80054bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054c0:	f383 8811 	msr	BASEPRI, r3
 80054c4:	f3bf 8f6f 	isb	sy
 80054c8:	f3bf 8f4f 	dsb	sy
 80054cc:	61bb      	str	r3, [r7, #24]
 80054ce:	e7fe      	b.n	80054ce <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80054d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d01e      	beq.n	8005514 <xTaskCreateStatic+0xa4>
 80054d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d01b      	beq.n	8005514 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80054dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054de:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80054e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80054e4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80054e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054e8:	2202      	movs	r2, #2
 80054ea:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80054ee:	2300      	movs	r3, #0
 80054f0:	9303      	str	r3, [sp, #12]
 80054f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054f4:	9302      	str	r3, [sp, #8]
 80054f6:	f107 0314 	add.w	r3, r7, #20
 80054fa:	9301      	str	r3, [sp, #4]
 80054fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054fe:	9300      	str	r3, [sp, #0]
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	687a      	ldr	r2, [r7, #4]
 8005504:	68b9      	ldr	r1, [r7, #8]
 8005506:	68f8      	ldr	r0, [r7, #12]
 8005508:	f000 f850 	bl	80055ac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800550c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800550e:	f000 f8d3 	bl	80056b8 <prvAddNewTaskToReadyList>
 8005512:	e001      	b.n	8005518 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8005514:	2300      	movs	r3, #0
 8005516:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005518:	697b      	ldr	r3, [r7, #20]
	}
 800551a:	4618      	mov	r0, r3
 800551c:	3728      	adds	r7, #40	; 0x28
 800551e:	46bd      	mov	sp, r7
 8005520:	bd80      	pop	{r7, pc}

08005522 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005522:	b580      	push	{r7, lr}
 8005524:	b08c      	sub	sp, #48	; 0x30
 8005526:	af04      	add	r7, sp, #16
 8005528:	60f8      	str	r0, [r7, #12]
 800552a:	60b9      	str	r1, [r7, #8]
 800552c:	603b      	str	r3, [r7, #0]
 800552e:	4613      	mov	r3, r2
 8005530:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005532:	88fb      	ldrh	r3, [r7, #6]
 8005534:	009b      	lsls	r3, r3, #2
 8005536:	4618      	mov	r0, r3
 8005538:	f001 fb34 	bl	8006ba4 <pvPortMalloc>
 800553c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800553e:	697b      	ldr	r3, [r7, #20]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d00e      	beq.n	8005562 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8005544:	205c      	movs	r0, #92	; 0x5c
 8005546:	f001 fb2d 	bl	8006ba4 <pvPortMalloc>
 800554a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800554c:	69fb      	ldr	r3, [r7, #28]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d003      	beq.n	800555a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005552:	69fb      	ldr	r3, [r7, #28]
 8005554:	697a      	ldr	r2, [r7, #20]
 8005556:	631a      	str	r2, [r3, #48]	; 0x30
 8005558:	e005      	b.n	8005566 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800555a:	6978      	ldr	r0, [r7, #20]
 800555c:	f001 fbe4 	bl	8006d28 <vPortFree>
 8005560:	e001      	b.n	8005566 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005562:	2300      	movs	r3, #0
 8005564:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005566:	69fb      	ldr	r3, [r7, #28]
 8005568:	2b00      	cmp	r3, #0
 800556a:	d017      	beq.n	800559c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800556c:	69fb      	ldr	r3, [r7, #28]
 800556e:	2200      	movs	r2, #0
 8005570:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005574:	88fa      	ldrh	r2, [r7, #6]
 8005576:	2300      	movs	r3, #0
 8005578:	9303      	str	r3, [sp, #12]
 800557a:	69fb      	ldr	r3, [r7, #28]
 800557c:	9302      	str	r3, [sp, #8]
 800557e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005580:	9301      	str	r3, [sp, #4]
 8005582:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005584:	9300      	str	r3, [sp, #0]
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	68b9      	ldr	r1, [r7, #8]
 800558a:	68f8      	ldr	r0, [r7, #12]
 800558c:	f000 f80e 	bl	80055ac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005590:	69f8      	ldr	r0, [r7, #28]
 8005592:	f000 f891 	bl	80056b8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005596:	2301      	movs	r3, #1
 8005598:	61bb      	str	r3, [r7, #24]
 800559a:	e002      	b.n	80055a2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800559c:	f04f 33ff 	mov.w	r3, #4294967295
 80055a0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80055a2:	69bb      	ldr	r3, [r7, #24]
	}
 80055a4:	4618      	mov	r0, r3
 80055a6:	3720      	adds	r7, #32
 80055a8:	46bd      	mov	sp, r7
 80055aa:	bd80      	pop	{r7, pc}

080055ac <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b088      	sub	sp, #32
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	60f8      	str	r0, [r7, #12]
 80055b4:	60b9      	str	r1, [r7, #8]
 80055b6:	607a      	str	r2, [r7, #4]
 80055b8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80055ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055bc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	009b      	lsls	r3, r3, #2
 80055c2:	461a      	mov	r2, r3
 80055c4:	21a5      	movs	r1, #165	; 0xa5
 80055c6:	f001 fcff 	bl	8006fc8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80055ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80055d4:	3b01      	subs	r3, #1
 80055d6:	009b      	lsls	r3, r3, #2
 80055d8:	4413      	add	r3, r2
 80055da:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80055dc:	69bb      	ldr	r3, [r7, #24]
 80055de:	f023 0307 	bic.w	r3, r3, #7
 80055e2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80055e4:	69bb      	ldr	r3, [r7, #24]
 80055e6:	f003 0307 	and.w	r3, r3, #7
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d009      	beq.n	8005602 <prvInitialiseNewTask+0x56>
 80055ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055f2:	f383 8811 	msr	BASEPRI, r3
 80055f6:	f3bf 8f6f 	isb	sy
 80055fa:	f3bf 8f4f 	dsb	sy
 80055fe:	617b      	str	r3, [r7, #20]
 8005600:	e7fe      	b.n	8005600 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005602:	2300      	movs	r3, #0
 8005604:	61fb      	str	r3, [r7, #28]
 8005606:	e012      	b.n	800562e <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005608:	68ba      	ldr	r2, [r7, #8]
 800560a:	69fb      	ldr	r3, [r7, #28]
 800560c:	4413      	add	r3, r2
 800560e:	7819      	ldrb	r1, [r3, #0]
 8005610:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005612:	69fb      	ldr	r3, [r7, #28]
 8005614:	4413      	add	r3, r2
 8005616:	3334      	adds	r3, #52	; 0x34
 8005618:	460a      	mov	r2, r1
 800561a:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800561c:	68ba      	ldr	r2, [r7, #8]
 800561e:	69fb      	ldr	r3, [r7, #28]
 8005620:	4413      	add	r3, r2
 8005622:	781b      	ldrb	r3, [r3, #0]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d006      	beq.n	8005636 <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005628:	69fb      	ldr	r3, [r7, #28]
 800562a:	3301      	adds	r3, #1
 800562c:	61fb      	str	r3, [r7, #28]
 800562e:	69fb      	ldr	r3, [r7, #28]
 8005630:	2b0f      	cmp	r3, #15
 8005632:	d9e9      	bls.n	8005608 <prvInitialiseNewTask+0x5c>
 8005634:	e000      	b.n	8005638 <prvInitialiseNewTask+0x8c>
		{
			break;
 8005636:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005638:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800563a:	2200      	movs	r2, #0
 800563c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005640:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005642:	2b37      	cmp	r3, #55	; 0x37
 8005644:	d901      	bls.n	800564a <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005646:	2337      	movs	r3, #55	; 0x37
 8005648:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800564a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800564c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800564e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005650:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005652:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005654:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005656:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005658:	2200      	movs	r2, #0
 800565a:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800565c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800565e:	3304      	adds	r3, #4
 8005660:	4618      	mov	r0, r3
 8005662:	f7ff f9a0 	bl	80049a6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005668:	3318      	adds	r3, #24
 800566a:	4618      	mov	r0, r3
 800566c:	f7ff f99b 	bl	80049a6 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005670:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005672:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005674:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005676:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005678:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800567c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800567e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005680:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005682:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005684:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005686:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005688:	2200      	movs	r2, #0
 800568a:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800568c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800568e:	2200      	movs	r2, #0
 8005690:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005694:	683a      	ldr	r2, [r7, #0]
 8005696:	68f9      	ldr	r1, [r7, #12]
 8005698:	69b8      	ldr	r0, [r7, #24]
 800569a:	f001 f8a3 	bl	80067e4 <pxPortInitialiseStack>
 800569e:	4602      	mov	r2, r0
 80056a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056a2:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80056a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d002      	beq.n	80056b0 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80056aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80056ae:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80056b0:	bf00      	nop
 80056b2:	3720      	adds	r7, #32
 80056b4:	46bd      	mov	sp, r7
 80056b6:	bd80      	pop	{r7, pc}

080056b8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b082      	sub	sp, #8
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80056c0:	f001 f97a 	bl	80069b8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80056c4:	4b2d      	ldr	r3, [pc, #180]	; (800577c <prvAddNewTaskToReadyList+0xc4>)
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	3301      	adds	r3, #1
 80056ca:	4a2c      	ldr	r2, [pc, #176]	; (800577c <prvAddNewTaskToReadyList+0xc4>)
 80056cc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80056ce:	4b2c      	ldr	r3, [pc, #176]	; (8005780 <prvAddNewTaskToReadyList+0xc8>)
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d109      	bne.n	80056ea <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80056d6:	4a2a      	ldr	r2, [pc, #168]	; (8005780 <prvAddNewTaskToReadyList+0xc8>)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80056dc:	4b27      	ldr	r3, [pc, #156]	; (800577c <prvAddNewTaskToReadyList+0xc4>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	2b01      	cmp	r3, #1
 80056e2:	d110      	bne.n	8005706 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80056e4:	f000 fbd8 	bl	8005e98 <prvInitialiseTaskLists>
 80056e8:	e00d      	b.n	8005706 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80056ea:	4b26      	ldr	r3, [pc, #152]	; (8005784 <prvAddNewTaskToReadyList+0xcc>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d109      	bne.n	8005706 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80056f2:	4b23      	ldr	r3, [pc, #140]	; (8005780 <prvAddNewTaskToReadyList+0xc8>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056fc:	429a      	cmp	r2, r3
 80056fe:	d802      	bhi.n	8005706 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005700:	4a1f      	ldr	r2, [pc, #124]	; (8005780 <prvAddNewTaskToReadyList+0xc8>)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005706:	4b20      	ldr	r3, [pc, #128]	; (8005788 <prvAddNewTaskToReadyList+0xd0>)
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	3301      	adds	r3, #1
 800570c:	4a1e      	ldr	r2, [pc, #120]	; (8005788 <prvAddNewTaskToReadyList+0xd0>)
 800570e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005710:	4b1d      	ldr	r3, [pc, #116]	; (8005788 <prvAddNewTaskToReadyList+0xd0>)
 8005712:	681a      	ldr	r2, [r3, #0]
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800571c:	4b1b      	ldr	r3, [pc, #108]	; (800578c <prvAddNewTaskToReadyList+0xd4>)
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	429a      	cmp	r2, r3
 8005722:	d903      	bls.n	800572c <prvAddNewTaskToReadyList+0x74>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005728:	4a18      	ldr	r2, [pc, #96]	; (800578c <prvAddNewTaskToReadyList+0xd4>)
 800572a:	6013      	str	r3, [r2, #0]
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005730:	4613      	mov	r3, r2
 8005732:	009b      	lsls	r3, r3, #2
 8005734:	4413      	add	r3, r2
 8005736:	009b      	lsls	r3, r3, #2
 8005738:	4a15      	ldr	r2, [pc, #84]	; (8005790 <prvAddNewTaskToReadyList+0xd8>)
 800573a:	441a      	add	r2, r3
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	3304      	adds	r3, #4
 8005740:	4619      	mov	r1, r3
 8005742:	4610      	mov	r0, r2
 8005744:	f7ff f93b 	bl	80049be <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005748:	f001 f964 	bl	8006a14 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800574c:	4b0d      	ldr	r3, [pc, #52]	; (8005784 <prvAddNewTaskToReadyList+0xcc>)
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	2b00      	cmp	r3, #0
 8005752:	d00e      	beq.n	8005772 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005754:	4b0a      	ldr	r3, [pc, #40]	; (8005780 <prvAddNewTaskToReadyList+0xc8>)
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800575e:	429a      	cmp	r2, r3
 8005760:	d207      	bcs.n	8005772 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005762:	4b0c      	ldr	r3, [pc, #48]	; (8005794 <prvAddNewTaskToReadyList+0xdc>)
 8005764:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005768:	601a      	str	r2, [r3, #0]
 800576a:	f3bf 8f4f 	dsb	sy
 800576e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005772:	bf00      	nop
 8005774:	3708      	adds	r7, #8
 8005776:	46bd      	mov	sp, r7
 8005778:	bd80      	pop	{r7, pc}
 800577a:	bf00      	nop
 800577c:	20000c1c 	.word	0x20000c1c
 8005780:	20000748 	.word	0x20000748
 8005784:	20000c28 	.word	0x20000c28
 8005788:	20000c38 	.word	0x20000c38
 800578c:	20000c24 	.word	0x20000c24
 8005790:	2000074c 	.word	0x2000074c
 8005794:	e000ed04 	.word	0xe000ed04

08005798 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b08a      	sub	sp, #40	; 0x28
 800579c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800579e:	2300      	movs	r3, #0
 80057a0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80057a2:	2300      	movs	r3, #0
 80057a4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80057a6:	463a      	mov	r2, r7
 80057a8:	1d39      	adds	r1, r7, #4
 80057aa:	f107 0308 	add.w	r3, r7, #8
 80057ae:	4618      	mov	r0, r3
 80057b0:	f7ff f8a8 	bl	8004904 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80057b4:	6839      	ldr	r1, [r7, #0]
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	68ba      	ldr	r2, [r7, #8]
 80057ba:	9202      	str	r2, [sp, #8]
 80057bc:	9301      	str	r3, [sp, #4]
 80057be:	2300      	movs	r3, #0
 80057c0:	9300      	str	r3, [sp, #0]
 80057c2:	2300      	movs	r3, #0
 80057c4:	460a      	mov	r2, r1
 80057c6:	4920      	ldr	r1, [pc, #128]	; (8005848 <vTaskStartScheduler+0xb0>)
 80057c8:	4820      	ldr	r0, [pc, #128]	; (800584c <vTaskStartScheduler+0xb4>)
 80057ca:	f7ff fe51 	bl	8005470 <xTaskCreateStatic>
 80057ce:	4602      	mov	r2, r0
 80057d0:	4b1f      	ldr	r3, [pc, #124]	; (8005850 <vTaskStartScheduler+0xb8>)
 80057d2:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80057d4:	4b1e      	ldr	r3, [pc, #120]	; (8005850 <vTaskStartScheduler+0xb8>)
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d002      	beq.n	80057e2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80057dc:	2301      	movs	r3, #1
 80057de:	617b      	str	r3, [r7, #20]
 80057e0:	e001      	b.n	80057e6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80057e2:	2300      	movs	r3, #0
 80057e4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80057e6:	697b      	ldr	r3, [r7, #20]
 80057e8:	2b01      	cmp	r3, #1
 80057ea:	d102      	bne.n	80057f2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80057ec:	f000 fcf0 	bl	80061d0 <xTimerCreateTimerTask>
 80057f0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	2b01      	cmp	r3, #1
 80057f6:	d115      	bne.n	8005824 <vTaskStartScheduler+0x8c>
 80057f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057fc:	f383 8811 	msr	BASEPRI, r3
 8005800:	f3bf 8f6f 	isb	sy
 8005804:	f3bf 8f4f 	dsb	sy
 8005808:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800580a:	4b12      	ldr	r3, [pc, #72]	; (8005854 <vTaskStartScheduler+0xbc>)
 800580c:	f04f 32ff 	mov.w	r2, #4294967295
 8005810:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005812:	4b11      	ldr	r3, [pc, #68]	; (8005858 <vTaskStartScheduler+0xc0>)
 8005814:	2201      	movs	r2, #1
 8005816:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8005818:	4b10      	ldr	r3, [pc, #64]	; (800585c <vTaskStartScheduler+0xc4>)
 800581a:	2200      	movs	r2, #0
 800581c:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800581e:	f001 f85b 	bl	80068d8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005822:	e00d      	b.n	8005840 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005824:	697b      	ldr	r3, [r7, #20]
 8005826:	f1b3 3fff 	cmp.w	r3, #4294967295
 800582a:	d109      	bne.n	8005840 <vTaskStartScheduler+0xa8>
 800582c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005830:	f383 8811 	msr	BASEPRI, r3
 8005834:	f3bf 8f6f 	isb	sy
 8005838:	f3bf 8f4f 	dsb	sy
 800583c:	60fb      	str	r3, [r7, #12]
 800583e:	e7fe      	b.n	800583e <vTaskStartScheduler+0xa6>
}
 8005840:	bf00      	nop
 8005842:	3718      	adds	r7, #24
 8005844:	46bd      	mov	sp, r7
 8005846:	bd80      	pop	{r7, pc}
 8005848:	0800766c 	.word	0x0800766c
 800584c:	08005e69 	.word	0x08005e69
 8005850:	20000c40 	.word	0x20000c40
 8005854:	20000c3c 	.word	0x20000c3c
 8005858:	20000c28 	.word	0x20000c28
 800585c:	20000c20 	.word	0x20000c20

08005860 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005860:	b480      	push	{r7}
 8005862:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8005864:	4b04      	ldr	r3, [pc, #16]	; (8005878 <vTaskSuspendAll+0x18>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	3301      	adds	r3, #1
 800586a:	4a03      	ldr	r2, [pc, #12]	; (8005878 <vTaskSuspendAll+0x18>)
 800586c:	6013      	str	r3, [r2, #0]
}
 800586e:	bf00      	nop
 8005870:	46bd      	mov	sp, r7
 8005872:	bc80      	pop	{r7}
 8005874:	4770      	bx	lr
 8005876:	bf00      	nop
 8005878:	20000c44 	.word	0x20000c44

0800587c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800587c:	b580      	push	{r7, lr}
 800587e:	b084      	sub	sp, #16
 8005880:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005882:	2300      	movs	r3, #0
 8005884:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005886:	2300      	movs	r3, #0
 8005888:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800588a:	4b41      	ldr	r3, [pc, #260]	; (8005990 <xTaskResumeAll+0x114>)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d109      	bne.n	80058a6 <xTaskResumeAll+0x2a>
 8005892:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005896:	f383 8811 	msr	BASEPRI, r3
 800589a:	f3bf 8f6f 	isb	sy
 800589e:	f3bf 8f4f 	dsb	sy
 80058a2:	603b      	str	r3, [r7, #0]
 80058a4:	e7fe      	b.n	80058a4 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80058a6:	f001 f887 	bl	80069b8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80058aa:	4b39      	ldr	r3, [pc, #228]	; (8005990 <xTaskResumeAll+0x114>)
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	3b01      	subs	r3, #1
 80058b0:	4a37      	ldr	r2, [pc, #220]	; (8005990 <xTaskResumeAll+0x114>)
 80058b2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80058b4:	4b36      	ldr	r3, [pc, #216]	; (8005990 <xTaskResumeAll+0x114>)
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d162      	bne.n	8005982 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80058bc:	4b35      	ldr	r3, [pc, #212]	; (8005994 <xTaskResumeAll+0x118>)
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d05e      	beq.n	8005982 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80058c4:	e02f      	b.n	8005926 <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80058c6:	4b34      	ldr	r3, [pc, #208]	; (8005998 <xTaskResumeAll+0x11c>)
 80058c8:	68db      	ldr	r3, [r3, #12]
 80058ca:	68db      	ldr	r3, [r3, #12]
 80058cc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	3318      	adds	r3, #24
 80058d2:	4618      	mov	r0, r3
 80058d4:	f7ff f8ce 	bl	8004a74 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	3304      	adds	r3, #4
 80058dc:	4618      	mov	r0, r3
 80058de:	f7ff f8c9 	bl	8004a74 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80058e6:	4b2d      	ldr	r3, [pc, #180]	; (800599c <xTaskResumeAll+0x120>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	429a      	cmp	r2, r3
 80058ec:	d903      	bls.n	80058f6 <xTaskResumeAll+0x7a>
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058f2:	4a2a      	ldr	r2, [pc, #168]	; (800599c <xTaskResumeAll+0x120>)
 80058f4:	6013      	str	r3, [r2, #0]
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80058fa:	4613      	mov	r3, r2
 80058fc:	009b      	lsls	r3, r3, #2
 80058fe:	4413      	add	r3, r2
 8005900:	009b      	lsls	r3, r3, #2
 8005902:	4a27      	ldr	r2, [pc, #156]	; (80059a0 <xTaskResumeAll+0x124>)
 8005904:	441a      	add	r2, r3
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	3304      	adds	r3, #4
 800590a:	4619      	mov	r1, r3
 800590c:	4610      	mov	r0, r2
 800590e:	f7ff f856 	bl	80049be <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005916:	4b23      	ldr	r3, [pc, #140]	; (80059a4 <xTaskResumeAll+0x128>)
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800591c:	429a      	cmp	r2, r3
 800591e:	d302      	bcc.n	8005926 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8005920:	4b21      	ldr	r3, [pc, #132]	; (80059a8 <xTaskResumeAll+0x12c>)
 8005922:	2201      	movs	r2, #1
 8005924:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005926:	4b1c      	ldr	r3, [pc, #112]	; (8005998 <xTaskResumeAll+0x11c>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d1cb      	bne.n	80058c6 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d001      	beq.n	8005938 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005934:	f000 fb4a 	bl	8005fcc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005938:	4b1c      	ldr	r3, [pc, #112]	; (80059ac <xTaskResumeAll+0x130>)
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d010      	beq.n	8005966 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005944:	f000 f844 	bl	80059d0 <xTaskIncrementTick>
 8005948:	4603      	mov	r3, r0
 800594a:	2b00      	cmp	r3, #0
 800594c:	d002      	beq.n	8005954 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800594e:	4b16      	ldr	r3, [pc, #88]	; (80059a8 <xTaskResumeAll+0x12c>)
 8005950:	2201      	movs	r2, #1
 8005952:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	3b01      	subs	r3, #1
 8005958:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d1f1      	bne.n	8005944 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8005960:	4b12      	ldr	r3, [pc, #72]	; (80059ac <xTaskResumeAll+0x130>)
 8005962:	2200      	movs	r2, #0
 8005964:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005966:	4b10      	ldr	r3, [pc, #64]	; (80059a8 <xTaskResumeAll+0x12c>)
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d009      	beq.n	8005982 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800596e:	2301      	movs	r3, #1
 8005970:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005972:	4b0f      	ldr	r3, [pc, #60]	; (80059b0 <xTaskResumeAll+0x134>)
 8005974:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005978:	601a      	str	r2, [r3, #0]
 800597a:	f3bf 8f4f 	dsb	sy
 800597e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005982:	f001 f847 	bl	8006a14 <vPortExitCritical>

	return xAlreadyYielded;
 8005986:	68bb      	ldr	r3, [r7, #8]
}
 8005988:	4618      	mov	r0, r3
 800598a:	3710      	adds	r7, #16
 800598c:	46bd      	mov	sp, r7
 800598e:	bd80      	pop	{r7, pc}
 8005990:	20000c44 	.word	0x20000c44
 8005994:	20000c1c 	.word	0x20000c1c
 8005998:	20000bdc 	.word	0x20000bdc
 800599c:	20000c24 	.word	0x20000c24
 80059a0:	2000074c 	.word	0x2000074c
 80059a4:	20000748 	.word	0x20000748
 80059a8:	20000c30 	.word	0x20000c30
 80059ac:	20000c2c 	.word	0x20000c2c
 80059b0:	e000ed04 	.word	0xe000ed04

080059b4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80059b4:	b480      	push	{r7}
 80059b6:	b083      	sub	sp, #12
 80059b8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80059ba:	4b04      	ldr	r3, [pc, #16]	; (80059cc <xTaskGetTickCount+0x18>)
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80059c0:	687b      	ldr	r3, [r7, #4]
}
 80059c2:	4618      	mov	r0, r3
 80059c4:	370c      	adds	r7, #12
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bc80      	pop	{r7}
 80059ca:	4770      	bx	lr
 80059cc:	20000c20 	.word	0x20000c20

080059d0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b086      	sub	sp, #24
 80059d4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80059d6:	2300      	movs	r3, #0
 80059d8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80059da:	4b51      	ldr	r3, [pc, #324]	; (8005b20 <xTaskIncrementTick+0x150>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	f040 808d 	bne.w	8005afe <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80059e4:	4b4f      	ldr	r3, [pc, #316]	; (8005b24 <xTaskIncrementTick+0x154>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	3301      	adds	r3, #1
 80059ea:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80059ec:	4a4d      	ldr	r2, [pc, #308]	; (8005b24 <xTaskIncrementTick+0x154>)
 80059ee:	693b      	ldr	r3, [r7, #16]
 80059f0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80059f2:	693b      	ldr	r3, [r7, #16]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d11f      	bne.n	8005a38 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 80059f8:	4b4b      	ldr	r3, [pc, #300]	; (8005b28 <xTaskIncrementTick+0x158>)
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d009      	beq.n	8005a16 <xTaskIncrementTick+0x46>
 8005a02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a06:	f383 8811 	msr	BASEPRI, r3
 8005a0a:	f3bf 8f6f 	isb	sy
 8005a0e:	f3bf 8f4f 	dsb	sy
 8005a12:	603b      	str	r3, [r7, #0]
 8005a14:	e7fe      	b.n	8005a14 <xTaskIncrementTick+0x44>
 8005a16:	4b44      	ldr	r3, [pc, #272]	; (8005b28 <xTaskIncrementTick+0x158>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	60fb      	str	r3, [r7, #12]
 8005a1c:	4b43      	ldr	r3, [pc, #268]	; (8005b2c <xTaskIncrementTick+0x15c>)
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4a41      	ldr	r2, [pc, #260]	; (8005b28 <xTaskIncrementTick+0x158>)
 8005a22:	6013      	str	r3, [r2, #0]
 8005a24:	4a41      	ldr	r2, [pc, #260]	; (8005b2c <xTaskIncrementTick+0x15c>)
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	6013      	str	r3, [r2, #0]
 8005a2a:	4b41      	ldr	r3, [pc, #260]	; (8005b30 <xTaskIncrementTick+0x160>)
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	3301      	adds	r3, #1
 8005a30:	4a3f      	ldr	r2, [pc, #252]	; (8005b30 <xTaskIncrementTick+0x160>)
 8005a32:	6013      	str	r3, [r2, #0]
 8005a34:	f000 faca 	bl	8005fcc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005a38:	4b3e      	ldr	r3, [pc, #248]	; (8005b34 <xTaskIncrementTick+0x164>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	693a      	ldr	r2, [r7, #16]
 8005a3e:	429a      	cmp	r2, r3
 8005a40:	d34e      	bcc.n	8005ae0 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005a42:	4b39      	ldr	r3, [pc, #228]	; (8005b28 <xTaskIncrementTick+0x158>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d101      	bne.n	8005a50 <xTaskIncrementTick+0x80>
 8005a4c:	2301      	movs	r3, #1
 8005a4e:	e000      	b.n	8005a52 <xTaskIncrementTick+0x82>
 8005a50:	2300      	movs	r3, #0
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d004      	beq.n	8005a60 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a56:	4b37      	ldr	r3, [pc, #220]	; (8005b34 <xTaskIncrementTick+0x164>)
 8005a58:	f04f 32ff 	mov.w	r2, #4294967295
 8005a5c:	601a      	str	r2, [r3, #0]
					break;
 8005a5e:	e03f      	b.n	8005ae0 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005a60:	4b31      	ldr	r3, [pc, #196]	; (8005b28 <xTaskIncrementTick+0x158>)
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	68db      	ldr	r3, [r3, #12]
 8005a66:	68db      	ldr	r3, [r3, #12]
 8005a68:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005a6a:	68bb      	ldr	r3, [r7, #8]
 8005a6c:	685b      	ldr	r3, [r3, #4]
 8005a6e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005a70:	693a      	ldr	r2, [r7, #16]
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	429a      	cmp	r2, r3
 8005a76:	d203      	bcs.n	8005a80 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005a78:	4a2e      	ldr	r2, [pc, #184]	; (8005b34 <xTaskIncrementTick+0x164>)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6013      	str	r3, [r2, #0]
						break;
 8005a7e:	e02f      	b.n	8005ae0 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005a80:	68bb      	ldr	r3, [r7, #8]
 8005a82:	3304      	adds	r3, #4
 8005a84:	4618      	mov	r0, r3
 8005a86:	f7fe fff5 	bl	8004a74 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005a8a:	68bb      	ldr	r3, [r7, #8]
 8005a8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d004      	beq.n	8005a9c <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005a92:	68bb      	ldr	r3, [r7, #8]
 8005a94:	3318      	adds	r3, #24
 8005a96:	4618      	mov	r0, r3
 8005a98:	f7fe ffec 	bl	8004a74 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005a9c:	68bb      	ldr	r3, [r7, #8]
 8005a9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005aa0:	4b25      	ldr	r3, [pc, #148]	; (8005b38 <xTaskIncrementTick+0x168>)
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	429a      	cmp	r2, r3
 8005aa6:	d903      	bls.n	8005ab0 <xTaskIncrementTick+0xe0>
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005aac:	4a22      	ldr	r2, [pc, #136]	; (8005b38 <xTaskIncrementTick+0x168>)
 8005aae:	6013      	str	r3, [r2, #0]
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ab4:	4613      	mov	r3, r2
 8005ab6:	009b      	lsls	r3, r3, #2
 8005ab8:	4413      	add	r3, r2
 8005aba:	009b      	lsls	r3, r3, #2
 8005abc:	4a1f      	ldr	r2, [pc, #124]	; (8005b3c <xTaskIncrementTick+0x16c>)
 8005abe:	441a      	add	r2, r3
 8005ac0:	68bb      	ldr	r3, [r7, #8]
 8005ac2:	3304      	adds	r3, #4
 8005ac4:	4619      	mov	r1, r3
 8005ac6:	4610      	mov	r0, r2
 8005ac8:	f7fe ff79 	bl	80049be <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005acc:	68bb      	ldr	r3, [r7, #8]
 8005ace:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ad0:	4b1b      	ldr	r3, [pc, #108]	; (8005b40 <xTaskIncrementTick+0x170>)
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ad6:	429a      	cmp	r2, r3
 8005ad8:	d3b3      	bcc.n	8005a42 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8005ada:	2301      	movs	r3, #1
 8005adc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005ade:	e7b0      	b.n	8005a42 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005ae0:	4b17      	ldr	r3, [pc, #92]	; (8005b40 <xTaskIncrementTick+0x170>)
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ae6:	4915      	ldr	r1, [pc, #84]	; (8005b3c <xTaskIncrementTick+0x16c>)
 8005ae8:	4613      	mov	r3, r2
 8005aea:	009b      	lsls	r3, r3, #2
 8005aec:	4413      	add	r3, r2
 8005aee:	009b      	lsls	r3, r3, #2
 8005af0:	440b      	add	r3, r1
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	2b01      	cmp	r3, #1
 8005af6:	d907      	bls.n	8005b08 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8005af8:	2301      	movs	r3, #1
 8005afa:	617b      	str	r3, [r7, #20]
 8005afc:	e004      	b.n	8005b08 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8005afe:	4b11      	ldr	r3, [pc, #68]	; (8005b44 <xTaskIncrementTick+0x174>)
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	3301      	adds	r3, #1
 8005b04:	4a0f      	ldr	r2, [pc, #60]	; (8005b44 <xTaskIncrementTick+0x174>)
 8005b06:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8005b08:	4b0f      	ldr	r3, [pc, #60]	; (8005b48 <xTaskIncrementTick+0x178>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d001      	beq.n	8005b14 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8005b10:	2301      	movs	r3, #1
 8005b12:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8005b14:	697b      	ldr	r3, [r7, #20]
}
 8005b16:	4618      	mov	r0, r3
 8005b18:	3718      	adds	r7, #24
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	bd80      	pop	{r7, pc}
 8005b1e:	bf00      	nop
 8005b20:	20000c44 	.word	0x20000c44
 8005b24:	20000c20 	.word	0x20000c20
 8005b28:	20000bd4 	.word	0x20000bd4
 8005b2c:	20000bd8 	.word	0x20000bd8
 8005b30:	20000c34 	.word	0x20000c34
 8005b34:	20000c3c 	.word	0x20000c3c
 8005b38:	20000c24 	.word	0x20000c24
 8005b3c:	2000074c 	.word	0x2000074c
 8005b40:	20000748 	.word	0x20000748
 8005b44:	20000c2c 	.word	0x20000c2c
 8005b48:	20000c30 	.word	0x20000c30

08005b4c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005b4c:	b480      	push	{r7}
 8005b4e:	b085      	sub	sp, #20
 8005b50:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005b52:	4b27      	ldr	r3, [pc, #156]	; (8005bf0 <vTaskSwitchContext+0xa4>)
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d003      	beq.n	8005b62 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005b5a:	4b26      	ldr	r3, [pc, #152]	; (8005bf4 <vTaskSwitchContext+0xa8>)
 8005b5c:	2201      	movs	r2, #1
 8005b5e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005b60:	e040      	b.n	8005be4 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8005b62:	4b24      	ldr	r3, [pc, #144]	; (8005bf4 <vTaskSwitchContext+0xa8>)
 8005b64:	2200      	movs	r2, #0
 8005b66:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8005b68:	4b23      	ldr	r3, [pc, #140]	; (8005bf8 <vTaskSwitchContext+0xac>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	60fb      	str	r3, [r7, #12]
 8005b6e:	e00f      	b.n	8005b90 <vTaskSwitchContext+0x44>
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d109      	bne.n	8005b8a <vTaskSwitchContext+0x3e>
 8005b76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b7a:	f383 8811 	msr	BASEPRI, r3
 8005b7e:	f3bf 8f6f 	isb	sy
 8005b82:	f3bf 8f4f 	dsb	sy
 8005b86:	607b      	str	r3, [r7, #4]
 8005b88:	e7fe      	b.n	8005b88 <vTaskSwitchContext+0x3c>
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	3b01      	subs	r3, #1
 8005b8e:	60fb      	str	r3, [r7, #12]
 8005b90:	491a      	ldr	r1, [pc, #104]	; (8005bfc <vTaskSwitchContext+0xb0>)
 8005b92:	68fa      	ldr	r2, [r7, #12]
 8005b94:	4613      	mov	r3, r2
 8005b96:	009b      	lsls	r3, r3, #2
 8005b98:	4413      	add	r3, r2
 8005b9a:	009b      	lsls	r3, r3, #2
 8005b9c:	440b      	add	r3, r1
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d0e5      	beq.n	8005b70 <vTaskSwitchContext+0x24>
 8005ba4:	68fa      	ldr	r2, [r7, #12]
 8005ba6:	4613      	mov	r3, r2
 8005ba8:	009b      	lsls	r3, r3, #2
 8005baa:	4413      	add	r3, r2
 8005bac:	009b      	lsls	r3, r3, #2
 8005bae:	4a13      	ldr	r2, [pc, #76]	; (8005bfc <vTaskSwitchContext+0xb0>)
 8005bb0:	4413      	add	r3, r2
 8005bb2:	60bb      	str	r3, [r7, #8]
 8005bb4:	68bb      	ldr	r3, [r7, #8]
 8005bb6:	685b      	ldr	r3, [r3, #4]
 8005bb8:	685a      	ldr	r2, [r3, #4]
 8005bba:	68bb      	ldr	r3, [r7, #8]
 8005bbc:	605a      	str	r2, [r3, #4]
 8005bbe:	68bb      	ldr	r3, [r7, #8]
 8005bc0:	685a      	ldr	r2, [r3, #4]
 8005bc2:	68bb      	ldr	r3, [r7, #8]
 8005bc4:	3308      	adds	r3, #8
 8005bc6:	429a      	cmp	r2, r3
 8005bc8:	d104      	bne.n	8005bd4 <vTaskSwitchContext+0x88>
 8005bca:	68bb      	ldr	r3, [r7, #8]
 8005bcc:	685b      	ldr	r3, [r3, #4]
 8005bce:	685a      	ldr	r2, [r3, #4]
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	605a      	str	r2, [r3, #4]
 8005bd4:	68bb      	ldr	r3, [r7, #8]
 8005bd6:	685b      	ldr	r3, [r3, #4]
 8005bd8:	68db      	ldr	r3, [r3, #12]
 8005bda:	4a09      	ldr	r2, [pc, #36]	; (8005c00 <vTaskSwitchContext+0xb4>)
 8005bdc:	6013      	str	r3, [r2, #0]
 8005bde:	4a06      	ldr	r2, [pc, #24]	; (8005bf8 <vTaskSwitchContext+0xac>)
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	6013      	str	r3, [r2, #0]
}
 8005be4:	bf00      	nop
 8005be6:	3714      	adds	r7, #20
 8005be8:	46bd      	mov	sp, r7
 8005bea:	bc80      	pop	{r7}
 8005bec:	4770      	bx	lr
 8005bee:	bf00      	nop
 8005bf0:	20000c44 	.word	0x20000c44
 8005bf4:	20000c30 	.word	0x20000c30
 8005bf8:	20000c24 	.word	0x20000c24
 8005bfc:	2000074c 	.word	0x2000074c
 8005c00:	20000748 	.word	0x20000748

08005c04 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b084      	sub	sp, #16
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
 8005c0c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d109      	bne.n	8005c28 <vTaskPlaceOnEventList+0x24>
 8005c14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c18:	f383 8811 	msr	BASEPRI, r3
 8005c1c:	f3bf 8f6f 	isb	sy
 8005c20:	f3bf 8f4f 	dsb	sy
 8005c24:	60fb      	str	r3, [r7, #12]
 8005c26:	e7fe      	b.n	8005c26 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005c28:	4b07      	ldr	r3, [pc, #28]	; (8005c48 <vTaskPlaceOnEventList+0x44>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	3318      	adds	r3, #24
 8005c2e:	4619      	mov	r1, r3
 8005c30:	6878      	ldr	r0, [r7, #4]
 8005c32:	f7fe fee7 	bl	8004a04 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005c36:	2101      	movs	r1, #1
 8005c38:	6838      	ldr	r0, [r7, #0]
 8005c3a:	f000 fa75 	bl	8006128 <prvAddCurrentTaskToDelayedList>
}
 8005c3e:	bf00      	nop
 8005c40:	3710      	adds	r7, #16
 8005c42:	46bd      	mov	sp, r7
 8005c44:	bd80      	pop	{r7, pc}
 8005c46:	bf00      	nop
 8005c48:	20000748 	.word	0x20000748

08005c4c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b086      	sub	sp, #24
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	60f8      	str	r0, [r7, #12]
 8005c54:	60b9      	str	r1, [r7, #8]
 8005c56:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d109      	bne.n	8005c72 <vTaskPlaceOnEventListRestricted+0x26>
 8005c5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c62:	f383 8811 	msr	BASEPRI, r3
 8005c66:	f3bf 8f6f 	isb	sy
 8005c6a:	f3bf 8f4f 	dsb	sy
 8005c6e:	617b      	str	r3, [r7, #20]
 8005c70:	e7fe      	b.n	8005c70 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005c72:	4b0a      	ldr	r3, [pc, #40]	; (8005c9c <vTaskPlaceOnEventListRestricted+0x50>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	3318      	adds	r3, #24
 8005c78:	4619      	mov	r1, r3
 8005c7a:	68f8      	ldr	r0, [r7, #12]
 8005c7c:	f7fe fe9f 	bl	80049be <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d002      	beq.n	8005c8c <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8005c86:	f04f 33ff 	mov.w	r3, #4294967295
 8005c8a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005c8c:	6879      	ldr	r1, [r7, #4]
 8005c8e:	68b8      	ldr	r0, [r7, #8]
 8005c90:	f000 fa4a 	bl	8006128 <prvAddCurrentTaskToDelayedList>
	}
 8005c94:	bf00      	nop
 8005c96:	3718      	adds	r7, #24
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	bd80      	pop	{r7, pc}
 8005c9c:	20000748 	.word	0x20000748

08005ca0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b086      	sub	sp, #24
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	68db      	ldr	r3, [r3, #12]
 8005cac:	68db      	ldr	r3, [r3, #12]
 8005cae:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005cb0:	693b      	ldr	r3, [r7, #16]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d109      	bne.n	8005cca <xTaskRemoveFromEventList+0x2a>
 8005cb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cba:	f383 8811 	msr	BASEPRI, r3
 8005cbe:	f3bf 8f6f 	isb	sy
 8005cc2:	f3bf 8f4f 	dsb	sy
 8005cc6:	60fb      	str	r3, [r7, #12]
 8005cc8:	e7fe      	b.n	8005cc8 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005cca:	693b      	ldr	r3, [r7, #16]
 8005ccc:	3318      	adds	r3, #24
 8005cce:	4618      	mov	r0, r3
 8005cd0:	f7fe fed0 	bl	8004a74 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005cd4:	4b1d      	ldr	r3, [pc, #116]	; (8005d4c <xTaskRemoveFromEventList+0xac>)
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d11d      	bne.n	8005d18 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005cdc:	693b      	ldr	r3, [r7, #16]
 8005cde:	3304      	adds	r3, #4
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	f7fe fec7 	bl	8004a74 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005ce6:	693b      	ldr	r3, [r7, #16]
 8005ce8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005cea:	4b19      	ldr	r3, [pc, #100]	; (8005d50 <xTaskRemoveFromEventList+0xb0>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	429a      	cmp	r2, r3
 8005cf0:	d903      	bls.n	8005cfa <xTaskRemoveFromEventList+0x5a>
 8005cf2:	693b      	ldr	r3, [r7, #16]
 8005cf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cf6:	4a16      	ldr	r2, [pc, #88]	; (8005d50 <xTaskRemoveFromEventList+0xb0>)
 8005cf8:	6013      	str	r3, [r2, #0]
 8005cfa:	693b      	ldr	r3, [r7, #16]
 8005cfc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005cfe:	4613      	mov	r3, r2
 8005d00:	009b      	lsls	r3, r3, #2
 8005d02:	4413      	add	r3, r2
 8005d04:	009b      	lsls	r3, r3, #2
 8005d06:	4a13      	ldr	r2, [pc, #76]	; (8005d54 <xTaskRemoveFromEventList+0xb4>)
 8005d08:	441a      	add	r2, r3
 8005d0a:	693b      	ldr	r3, [r7, #16]
 8005d0c:	3304      	adds	r3, #4
 8005d0e:	4619      	mov	r1, r3
 8005d10:	4610      	mov	r0, r2
 8005d12:	f7fe fe54 	bl	80049be <vListInsertEnd>
 8005d16:	e005      	b.n	8005d24 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005d18:	693b      	ldr	r3, [r7, #16]
 8005d1a:	3318      	adds	r3, #24
 8005d1c:	4619      	mov	r1, r3
 8005d1e:	480e      	ldr	r0, [pc, #56]	; (8005d58 <xTaskRemoveFromEventList+0xb8>)
 8005d20:	f7fe fe4d 	bl	80049be <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005d24:	693b      	ldr	r3, [r7, #16]
 8005d26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d28:	4b0c      	ldr	r3, [pc, #48]	; (8005d5c <xTaskRemoveFromEventList+0xbc>)
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d2e:	429a      	cmp	r2, r3
 8005d30:	d905      	bls.n	8005d3e <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005d32:	2301      	movs	r3, #1
 8005d34:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005d36:	4b0a      	ldr	r3, [pc, #40]	; (8005d60 <xTaskRemoveFromEventList+0xc0>)
 8005d38:	2201      	movs	r2, #1
 8005d3a:	601a      	str	r2, [r3, #0]
 8005d3c:	e001      	b.n	8005d42 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8005d3e:	2300      	movs	r3, #0
 8005d40:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8005d42:	697b      	ldr	r3, [r7, #20]
}
 8005d44:	4618      	mov	r0, r3
 8005d46:	3718      	adds	r7, #24
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	bd80      	pop	{r7, pc}
 8005d4c:	20000c44 	.word	0x20000c44
 8005d50:	20000c24 	.word	0x20000c24
 8005d54:	2000074c 	.word	0x2000074c
 8005d58:	20000bdc 	.word	0x20000bdc
 8005d5c:	20000748 	.word	0x20000748
 8005d60:	20000c30 	.word	0x20000c30

08005d64 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005d64:	b480      	push	{r7}
 8005d66:	b083      	sub	sp, #12
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005d6c:	4b06      	ldr	r3, [pc, #24]	; (8005d88 <vTaskInternalSetTimeOutState+0x24>)
 8005d6e:	681a      	ldr	r2, [r3, #0]
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005d74:	4b05      	ldr	r3, [pc, #20]	; (8005d8c <vTaskInternalSetTimeOutState+0x28>)
 8005d76:	681a      	ldr	r2, [r3, #0]
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	605a      	str	r2, [r3, #4]
}
 8005d7c:	bf00      	nop
 8005d7e:	370c      	adds	r7, #12
 8005d80:	46bd      	mov	sp, r7
 8005d82:	bc80      	pop	{r7}
 8005d84:	4770      	bx	lr
 8005d86:	bf00      	nop
 8005d88:	20000c34 	.word	0x20000c34
 8005d8c:	20000c20 	.word	0x20000c20

08005d90 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b088      	sub	sp, #32
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
 8005d98:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d109      	bne.n	8005db4 <xTaskCheckForTimeOut+0x24>
 8005da0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005da4:	f383 8811 	msr	BASEPRI, r3
 8005da8:	f3bf 8f6f 	isb	sy
 8005dac:	f3bf 8f4f 	dsb	sy
 8005db0:	613b      	str	r3, [r7, #16]
 8005db2:	e7fe      	b.n	8005db2 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d109      	bne.n	8005dce <xTaskCheckForTimeOut+0x3e>
 8005dba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dbe:	f383 8811 	msr	BASEPRI, r3
 8005dc2:	f3bf 8f6f 	isb	sy
 8005dc6:	f3bf 8f4f 	dsb	sy
 8005dca:	60fb      	str	r3, [r7, #12]
 8005dcc:	e7fe      	b.n	8005dcc <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8005dce:	f000 fdf3 	bl	80069b8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005dd2:	4b1d      	ldr	r3, [pc, #116]	; (8005e48 <xTaskCheckForTimeOut+0xb8>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	69ba      	ldr	r2, [r7, #24]
 8005dde:	1ad3      	subs	r3, r2, r3
 8005de0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dea:	d102      	bne.n	8005df2 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005dec:	2300      	movs	r3, #0
 8005dee:	61fb      	str	r3, [r7, #28]
 8005df0:	e023      	b.n	8005e3a <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681a      	ldr	r2, [r3, #0]
 8005df6:	4b15      	ldr	r3, [pc, #84]	; (8005e4c <xTaskCheckForTimeOut+0xbc>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	429a      	cmp	r2, r3
 8005dfc:	d007      	beq.n	8005e0e <xTaskCheckForTimeOut+0x7e>
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	685b      	ldr	r3, [r3, #4]
 8005e02:	69ba      	ldr	r2, [r7, #24]
 8005e04:	429a      	cmp	r2, r3
 8005e06:	d302      	bcc.n	8005e0e <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005e08:	2301      	movs	r3, #1
 8005e0a:	61fb      	str	r3, [r7, #28]
 8005e0c:	e015      	b.n	8005e3a <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	697a      	ldr	r2, [r7, #20]
 8005e14:	429a      	cmp	r2, r3
 8005e16:	d20b      	bcs.n	8005e30 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	681a      	ldr	r2, [r3, #0]
 8005e1c:	697b      	ldr	r3, [r7, #20]
 8005e1e:	1ad2      	subs	r2, r2, r3
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005e24:	6878      	ldr	r0, [r7, #4]
 8005e26:	f7ff ff9d 	bl	8005d64 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	61fb      	str	r3, [r7, #28]
 8005e2e:	e004      	b.n	8005e3a <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	2200      	movs	r2, #0
 8005e34:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005e36:	2301      	movs	r3, #1
 8005e38:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005e3a:	f000 fdeb 	bl	8006a14 <vPortExitCritical>

	return xReturn;
 8005e3e:	69fb      	ldr	r3, [r7, #28]
}
 8005e40:	4618      	mov	r0, r3
 8005e42:	3720      	adds	r7, #32
 8005e44:	46bd      	mov	sp, r7
 8005e46:	bd80      	pop	{r7, pc}
 8005e48:	20000c20 	.word	0x20000c20
 8005e4c:	20000c34 	.word	0x20000c34

08005e50 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005e50:	b480      	push	{r7}
 8005e52:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005e54:	4b03      	ldr	r3, [pc, #12]	; (8005e64 <vTaskMissedYield+0x14>)
 8005e56:	2201      	movs	r2, #1
 8005e58:	601a      	str	r2, [r3, #0]
}
 8005e5a:	bf00      	nop
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	bc80      	pop	{r7}
 8005e60:	4770      	bx	lr
 8005e62:	bf00      	nop
 8005e64:	20000c30 	.word	0x20000c30

08005e68 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b082      	sub	sp, #8
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005e70:	f000 f852 	bl	8005f18 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005e74:	4b06      	ldr	r3, [pc, #24]	; (8005e90 <prvIdleTask+0x28>)
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	2b01      	cmp	r3, #1
 8005e7a:	d9f9      	bls.n	8005e70 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005e7c:	4b05      	ldr	r3, [pc, #20]	; (8005e94 <prvIdleTask+0x2c>)
 8005e7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005e82:	601a      	str	r2, [r3, #0]
 8005e84:	f3bf 8f4f 	dsb	sy
 8005e88:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005e8c:	e7f0      	b.n	8005e70 <prvIdleTask+0x8>
 8005e8e:	bf00      	nop
 8005e90:	2000074c 	.word	0x2000074c
 8005e94:	e000ed04 	.word	0xe000ed04

08005e98 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b082      	sub	sp, #8
 8005e9c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	607b      	str	r3, [r7, #4]
 8005ea2:	e00c      	b.n	8005ebe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005ea4:	687a      	ldr	r2, [r7, #4]
 8005ea6:	4613      	mov	r3, r2
 8005ea8:	009b      	lsls	r3, r3, #2
 8005eaa:	4413      	add	r3, r2
 8005eac:	009b      	lsls	r3, r3, #2
 8005eae:	4a12      	ldr	r2, [pc, #72]	; (8005ef8 <prvInitialiseTaskLists+0x60>)
 8005eb0:	4413      	add	r3, r2
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	f7fe fd58 	bl	8004968 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	3301      	adds	r3, #1
 8005ebc:	607b      	str	r3, [r7, #4]
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2b37      	cmp	r3, #55	; 0x37
 8005ec2:	d9ef      	bls.n	8005ea4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005ec4:	480d      	ldr	r0, [pc, #52]	; (8005efc <prvInitialiseTaskLists+0x64>)
 8005ec6:	f7fe fd4f 	bl	8004968 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005eca:	480d      	ldr	r0, [pc, #52]	; (8005f00 <prvInitialiseTaskLists+0x68>)
 8005ecc:	f7fe fd4c 	bl	8004968 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005ed0:	480c      	ldr	r0, [pc, #48]	; (8005f04 <prvInitialiseTaskLists+0x6c>)
 8005ed2:	f7fe fd49 	bl	8004968 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005ed6:	480c      	ldr	r0, [pc, #48]	; (8005f08 <prvInitialiseTaskLists+0x70>)
 8005ed8:	f7fe fd46 	bl	8004968 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005edc:	480b      	ldr	r0, [pc, #44]	; (8005f0c <prvInitialiseTaskLists+0x74>)
 8005ede:	f7fe fd43 	bl	8004968 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005ee2:	4b0b      	ldr	r3, [pc, #44]	; (8005f10 <prvInitialiseTaskLists+0x78>)
 8005ee4:	4a05      	ldr	r2, [pc, #20]	; (8005efc <prvInitialiseTaskLists+0x64>)
 8005ee6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005ee8:	4b0a      	ldr	r3, [pc, #40]	; (8005f14 <prvInitialiseTaskLists+0x7c>)
 8005eea:	4a05      	ldr	r2, [pc, #20]	; (8005f00 <prvInitialiseTaskLists+0x68>)
 8005eec:	601a      	str	r2, [r3, #0]
}
 8005eee:	bf00      	nop
 8005ef0:	3708      	adds	r7, #8
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	bd80      	pop	{r7, pc}
 8005ef6:	bf00      	nop
 8005ef8:	2000074c 	.word	0x2000074c
 8005efc:	20000bac 	.word	0x20000bac
 8005f00:	20000bc0 	.word	0x20000bc0
 8005f04:	20000bdc 	.word	0x20000bdc
 8005f08:	20000bf0 	.word	0x20000bf0
 8005f0c:	20000c08 	.word	0x20000c08
 8005f10:	20000bd4 	.word	0x20000bd4
 8005f14:	20000bd8 	.word	0x20000bd8

08005f18 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b082      	sub	sp, #8
 8005f1c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005f1e:	e019      	b.n	8005f54 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005f20:	f000 fd4a 	bl	80069b8 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8005f24:	4b0f      	ldr	r3, [pc, #60]	; (8005f64 <prvCheckTasksWaitingTermination+0x4c>)
 8005f26:	68db      	ldr	r3, [r3, #12]
 8005f28:	68db      	ldr	r3, [r3, #12]
 8005f2a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	3304      	adds	r3, #4
 8005f30:	4618      	mov	r0, r3
 8005f32:	f7fe fd9f 	bl	8004a74 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005f36:	4b0c      	ldr	r3, [pc, #48]	; (8005f68 <prvCheckTasksWaitingTermination+0x50>)
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	3b01      	subs	r3, #1
 8005f3c:	4a0a      	ldr	r2, [pc, #40]	; (8005f68 <prvCheckTasksWaitingTermination+0x50>)
 8005f3e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005f40:	4b0a      	ldr	r3, [pc, #40]	; (8005f6c <prvCheckTasksWaitingTermination+0x54>)
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	3b01      	subs	r3, #1
 8005f46:	4a09      	ldr	r2, [pc, #36]	; (8005f6c <prvCheckTasksWaitingTermination+0x54>)
 8005f48:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005f4a:	f000 fd63 	bl	8006a14 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005f4e:	6878      	ldr	r0, [r7, #4]
 8005f50:	f000 f80e 	bl	8005f70 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005f54:	4b05      	ldr	r3, [pc, #20]	; (8005f6c <prvCheckTasksWaitingTermination+0x54>)
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d1e1      	bne.n	8005f20 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005f5c:	bf00      	nop
 8005f5e:	3708      	adds	r7, #8
 8005f60:	46bd      	mov	sp, r7
 8005f62:	bd80      	pop	{r7, pc}
 8005f64:	20000bf0 	.word	0x20000bf0
 8005f68:	20000c1c 	.word	0x20000c1c
 8005f6c:	20000c04 	.word	0x20000c04

08005f70 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b084      	sub	sp, #16
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d108      	bne.n	8005f94 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f86:	4618      	mov	r0, r3
 8005f88:	f000 fece 	bl	8006d28 <vPortFree>
				vPortFree( pxTCB );
 8005f8c:	6878      	ldr	r0, [r7, #4]
 8005f8e:	f000 fecb 	bl	8006d28 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005f92:	e017      	b.n	8005fc4 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005f9a:	2b01      	cmp	r3, #1
 8005f9c:	d103      	bne.n	8005fa6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005f9e:	6878      	ldr	r0, [r7, #4]
 8005fa0:	f000 fec2 	bl	8006d28 <vPortFree>
	}
 8005fa4:	e00e      	b.n	8005fc4 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005fac:	2b02      	cmp	r3, #2
 8005fae:	d009      	beq.n	8005fc4 <prvDeleteTCB+0x54>
 8005fb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fb4:	f383 8811 	msr	BASEPRI, r3
 8005fb8:	f3bf 8f6f 	isb	sy
 8005fbc:	f3bf 8f4f 	dsb	sy
 8005fc0:	60fb      	str	r3, [r7, #12]
 8005fc2:	e7fe      	b.n	8005fc2 <prvDeleteTCB+0x52>
	}
 8005fc4:	bf00      	nop
 8005fc6:	3710      	adds	r7, #16
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	bd80      	pop	{r7, pc}

08005fcc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b083      	sub	sp, #12
 8005fd0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005fd2:	4b0e      	ldr	r3, [pc, #56]	; (800600c <prvResetNextTaskUnblockTime+0x40>)
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d101      	bne.n	8005fe0 <prvResetNextTaskUnblockTime+0x14>
 8005fdc:	2301      	movs	r3, #1
 8005fde:	e000      	b.n	8005fe2 <prvResetNextTaskUnblockTime+0x16>
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d004      	beq.n	8005ff0 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005fe6:	4b0a      	ldr	r3, [pc, #40]	; (8006010 <prvResetNextTaskUnblockTime+0x44>)
 8005fe8:	f04f 32ff 	mov.w	r2, #4294967295
 8005fec:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005fee:	e008      	b.n	8006002 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005ff0:	4b06      	ldr	r3, [pc, #24]	; (800600c <prvResetNextTaskUnblockTime+0x40>)
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	68db      	ldr	r3, [r3, #12]
 8005ff6:	68db      	ldr	r3, [r3, #12]
 8005ff8:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	685b      	ldr	r3, [r3, #4]
 8005ffe:	4a04      	ldr	r2, [pc, #16]	; (8006010 <prvResetNextTaskUnblockTime+0x44>)
 8006000:	6013      	str	r3, [r2, #0]
}
 8006002:	bf00      	nop
 8006004:	370c      	adds	r7, #12
 8006006:	46bd      	mov	sp, r7
 8006008:	bc80      	pop	{r7}
 800600a:	4770      	bx	lr
 800600c:	20000bd4 	.word	0x20000bd4
 8006010:	20000c3c 	.word	0x20000c3c

08006014 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006014:	b480      	push	{r7}
 8006016:	b083      	sub	sp, #12
 8006018:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800601a:	4b0b      	ldr	r3, [pc, #44]	; (8006048 <xTaskGetSchedulerState+0x34>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d102      	bne.n	8006028 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006022:	2301      	movs	r3, #1
 8006024:	607b      	str	r3, [r7, #4]
 8006026:	e008      	b.n	800603a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006028:	4b08      	ldr	r3, [pc, #32]	; (800604c <xTaskGetSchedulerState+0x38>)
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	2b00      	cmp	r3, #0
 800602e:	d102      	bne.n	8006036 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006030:	2302      	movs	r3, #2
 8006032:	607b      	str	r3, [r7, #4]
 8006034:	e001      	b.n	800603a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006036:	2300      	movs	r3, #0
 8006038:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800603a:	687b      	ldr	r3, [r7, #4]
	}
 800603c:	4618      	mov	r0, r3
 800603e:	370c      	adds	r7, #12
 8006040:	46bd      	mov	sp, r7
 8006042:	bc80      	pop	{r7}
 8006044:	4770      	bx	lr
 8006046:	bf00      	nop
 8006048:	20000c28 	.word	0x20000c28
 800604c:	20000c44 	.word	0x20000c44

08006050 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006050:	b580      	push	{r7, lr}
 8006052:	b086      	sub	sp, #24
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800605c:	2300      	movs	r3, #0
 800605e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2b00      	cmp	r3, #0
 8006064:	d054      	beq.n	8006110 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006066:	4b2d      	ldr	r3, [pc, #180]	; (800611c <xTaskPriorityDisinherit+0xcc>)
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	693a      	ldr	r2, [r7, #16]
 800606c:	429a      	cmp	r2, r3
 800606e:	d009      	beq.n	8006084 <xTaskPriorityDisinherit+0x34>
 8006070:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006074:	f383 8811 	msr	BASEPRI, r3
 8006078:	f3bf 8f6f 	isb	sy
 800607c:	f3bf 8f4f 	dsb	sy
 8006080:	60fb      	str	r3, [r7, #12]
 8006082:	e7fe      	b.n	8006082 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8006084:	693b      	ldr	r3, [r7, #16]
 8006086:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006088:	2b00      	cmp	r3, #0
 800608a:	d109      	bne.n	80060a0 <xTaskPriorityDisinherit+0x50>
 800608c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006090:	f383 8811 	msr	BASEPRI, r3
 8006094:	f3bf 8f6f 	isb	sy
 8006098:	f3bf 8f4f 	dsb	sy
 800609c:	60bb      	str	r3, [r7, #8]
 800609e:	e7fe      	b.n	800609e <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 80060a0:	693b      	ldr	r3, [r7, #16]
 80060a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80060a4:	1e5a      	subs	r2, r3, #1
 80060a6:	693b      	ldr	r3, [r7, #16]
 80060a8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80060aa:	693b      	ldr	r3, [r7, #16]
 80060ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060ae:	693b      	ldr	r3, [r7, #16]
 80060b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80060b2:	429a      	cmp	r2, r3
 80060b4:	d02c      	beq.n	8006110 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80060b6:	693b      	ldr	r3, [r7, #16]
 80060b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d128      	bne.n	8006110 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80060be:	693b      	ldr	r3, [r7, #16]
 80060c0:	3304      	adds	r3, #4
 80060c2:	4618      	mov	r0, r3
 80060c4:	f7fe fcd6 	bl	8004a74 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80060c8:	693b      	ldr	r3, [r7, #16]
 80060ca:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80060cc:	693b      	ldr	r3, [r7, #16]
 80060ce:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80060d0:	693b      	ldr	r3, [r7, #16]
 80060d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060d4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80060d8:	693b      	ldr	r3, [r7, #16]
 80060da:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80060dc:	693b      	ldr	r3, [r7, #16]
 80060de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060e0:	4b0f      	ldr	r3, [pc, #60]	; (8006120 <xTaskPriorityDisinherit+0xd0>)
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	429a      	cmp	r2, r3
 80060e6:	d903      	bls.n	80060f0 <xTaskPriorityDisinherit+0xa0>
 80060e8:	693b      	ldr	r3, [r7, #16]
 80060ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060ec:	4a0c      	ldr	r2, [pc, #48]	; (8006120 <xTaskPriorityDisinherit+0xd0>)
 80060ee:	6013      	str	r3, [r2, #0]
 80060f0:	693b      	ldr	r3, [r7, #16]
 80060f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060f4:	4613      	mov	r3, r2
 80060f6:	009b      	lsls	r3, r3, #2
 80060f8:	4413      	add	r3, r2
 80060fa:	009b      	lsls	r3, r3, #2
 80060fc:	4a09      	ldr	r2, [pc, #36]	; (8006124 <xTaskPriorityDisinherit+0xd4>)
 80060fe:	441a      	add	r2, r3
 8006100:	693b      	ldr	r3, [r7, #16]
 8006102:	3304      	adds	r3, #4
 8006104:	4619      	mov	r1, r3
 8006106:	4610      	mov	r0, r2
 8006108:	f7fe fc59 	bl	80049be <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800610c:	2301      	movs	r3, #1
 800610e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006110:	697b      	ldr	r3, [r7, #20]
	}
 8006112:	4618      	mov	r0, r3
 8006114:	3718      	adds	r7, #24
 8006116:	46bd      	mov	sp, r7
 8006118:	bd80      	pop	{r7, pc}
 800611a:	bf00      	nop
 800611c:	20000748 	.word	0x20000748
 8006120:	20000c24 	.word	0x20000c24
 8006124:	2000074c 	.word	0x2000074c

08006128 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006128:	b580      	push	{r7, lr}
 800612a:	b084      	sub	sp, #16
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
 8006130:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006132:	4b21      	ldr	r3, [pc, #132]	; (80061b8 <prvAddCurrentTaskToDelayedList+0x90>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006138:	4b20      	ldr	r3, [pc, #128]	; (80061bc <prvAddCurrentTaskToDelayedList+0x94>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	3304      	adds	r3, #4
 800613e:	4618      	mov	r0, r3
 8006140:	f7fe fc98 	bl	8004a74 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	f1b3 3fff 	cmp.w	r3, #4294967295
 800614a:	d10a      	bne.n	8006162 <prvAddCurrentTaskToDelayedList+0x3a>
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d007      	beq.n	8006162 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006152:	4b1a      	ldr	r3, [pc, #104]	; (80061bc <prvAddCurrentTaskToDelayedList+0x94>)
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	3304      	adds	r3, #4
 8006158:	4619      	mov	r1, r3
 800615a:	4819      	ldr	r0, [pc, #100]	; (80061c0 <prvAddCurrentTaskToDelayedList+0x98>)
 800615c:	f7fe fc2f 	bl	80049be <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006160:	e026      	b.n	80061b0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006162:	68fa      	ldr	r2, [r7, #12]
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	4413      	add	r3, r2
 8006168:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800616a:	4b14      	ldr	r3, [pc, #80]	; (80061bc <prvAddCurrentTaskToDelayedList+0x94>)
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	68ba      	ldr	r2, [r7, #8]
 8006170:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006172:	68ba      	ldr	r2, [r7, #8]
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	429a      	cmp	r2, r3
 8006178:	d209      	bcs.n	800618e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800617a:	4b12      	ldr	r3, [pc, #72]	; (80061c4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800617c:	681a      	ldr	r2, [r3, #0]
 800617e:	4b0f      	ldr	r3, [pc, #60]	; (80061bc <prvAddCurrentTaskToDelayedList+0x94>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	3304      	adds	r3, #4
 8006184:	4619      	mov	r1, r3
 8006186:	4610      	mov	r0, r2
 8006188:	f7fe fc3c 	bl	8004a04 <vListInsert>
}
 800618c:	e010      	b.n	80061b0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800618e:	4b0e      	ldr	r3, [pc, #56]	; (80061c8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006190:	681a      	ldr	r2, [r3, #0]
 8006192:	4b0a      	ldr	r3, [pc, #40]	; (80061bc <prvAddCurrentTaskToDelayedList+0x94>)
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	3304      	adds	r3, #4
 8006198:	4619      	mov	r1, r3
 800619a:	4610      	mov	r0, r2
 800619c:	f7fe fc32 	bl	8004a04 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80061a0:	4b0a      	ldr	r3, [pc, #40]	; (80061cc <prvAddCurrentTaskToDelayedList+0xa4>)
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	68ba      	ldr	r2, [r7, #8]
 80061a6:	429a      	cmp	r2, r3
 80061a8:	d202      	bcs.n	80061b0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80061aa:	4a08      	ldr	r2, [pc, #32]	; (80061cc <prvAddCurrentTaskToDelayedList+0xa4>)
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	6013      	str	r3, [r2, #0]
}
 80061b0:	bf00      	nop
 80061b2:	3710      	adds	r7, #16
 80061b4:	46bd      	mov	sp, r7
 80061b6:	bd80      	pop	{r7, pc}
 80061b8:	20000c20 	.word	0x20000c20
 80061bc:	20000748 	.word	0x20000748
 80061c0:	20000c08 	.word	0x20000c08
 80061c4:	20000bd8 	.word	0x20000bd8
 80061c8:	20000bd4 	.word	0x20000bd4
 80061cc:	20000c3c 	.word	0x20000c3c

080061d0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b08a      	sub	sp, #40	; 0x28
 80061d4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80061d6:	2300      	movs	r3, #0
 80061d8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80061da:	f000 fac3 	bl	8006764 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80061de:	4b1c      	ldr	r3, [pc, #112]	; (8006250 <xTimerCreateTimerTask+0x80>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d021      	beq.n	800622a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80061e6:	2300      	movs	r3, #0
 80061e8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80061ea:	2300      	movs	r3, #0
 80061ec:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80061ee:	1d3a      	adds	r2, r7, #4
 80061f0:	f107 0108 	add.w	r1, r7, #8
 80061f4:	f107 030c 	add.w	r3, r7, #12
 80061f8:	4618      	mov	r0, r3
 80061fa:	f7fe fb9b 	bl	8004934 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80061fe:	6879      	ldr	r1, [r7, #4]
 8006200:	68bb      	ldr	r3, [r7, #8]
 8006202:	68fa      	ldr	r2, [r7, #12]
 8006204:	9202      	str	r2, [sp, #8]
 8006206:	9301      	str	r3, [sp, #4]
 8006208:	2302      	movs	r3, #2
 800620a:	9300      	str	r3, [sp, #0]
 800620c:	2300      	movs	r3, #0
 800620e:	460a      	mov	r2, r1
 8006210:	4910      	ldr	r1, [pc, #64]	; (8006254 <xTimerCreateTimerTask+0x84>)
 8006212:	4811      	ldr	r0, [pc, #68]	; (8006258 <xTimerCreateTimerTask+0x88>)
 8006214:	f7ff f92c 	bl	8005470 <xTaskCreateStatic>
 8006218:	4602      	mov	r2, r0
 800621a:	4b10      	ldr	r3, [pc, #64]	; (800625c <xTimerCreateTimerTask+0x8c>)
 800621c:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800621e:	4b0f      	ldr	r3, [pc, #60]	; (800625c <xTimerCreateTimerTask+0x8c>)
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	2b00      	cmp	r3, #0
 8006224:	d001      	beq.n	800622a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006226:	2301      	movs	r3, #1
 8006228:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800622a:	697b      	ldr	r3, [r7, #20]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d109      	bne.n	8006244 <xTimerCreateTimerTask+0x74>
 8006230:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006234:	f383 8811 	msr	BASEPRI, r3
 8006238:	f3bf 8f6f 	isb	sy
 800623c:	f3bf 8f4f 	dsb	sy
 8006240:	613b      	str	r3, [r7, #16]
 8006242:	e7fe      	b.n	8006242 <xTimerCreateTimerTask+0x72>
	return xReturn;
 8006244:	697b      	ldr	r3, [r7, #20]
}
 8006246:	4618      	mov	r0, r3
 8006248:	3718      	adds	r7, #24
 800624a:	46bd      	mov	sp, r7
 800624c:	bd80      	pop	{r7, pc}
 800624e:	bf00      	nop
 8006250:	20000c78 	.word	0x20000c78
 8006254:	08007674 	.word	0x08007674
 8006258:	08006379 	.word	0x08006379
 800625c:	20000c7c 	.word	0x20000c7c

08006260 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006260:	b580      	push	{r7, lr}
 8006262:	b08a      	sub	sp, #40	; 0x28
 8006264:	af00      	add	r7, sp, #0
 8006266:	60f8      	str	r0, [r7, #12]
 8006268:	60b9      	str	r1, [r7, #8]
 800626a:	607a      	str	r2, [r7, #4]
 800626c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800626e:	2300      	movs	r3, #0
 8006270:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d109      	bne.n	800628c <xTimerGenericCommand+0x2c>
 8006278:	f04f 0350 	mov.w	r3, #80	; 0x50
 800627c:	f383 8811 	msr	BASEPRI, r3
 8006280:	f3bf 8f6f 	isb	sy
 8006284:	f3bf 8f4f 	dsb	sy
 8006288:	623b      	str	r3, [r7, #32]
 800628a:	e7fe      	b.n	800628a <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800628c:	4b19      	ldr	r3, [pc, #100]	; (80062f4 <xTimerGenericCommand+0x94>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d02a      	beq.n	80062ea <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006294:	68bb      	ldr	r3, [r7, #8]
 8006296:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80062a0:	68bb      	ldr	r3, [r7, #8]
 80062a2:	2b05      	cmp	r3, #5
 80062a4:	dc18      	bgt.n	80062d8 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80062a6:	f7ff feb5 	bl	8006014 <xTaskGetSchedulerState>
 80062aa:	4603      	mov	r3, r0
 80062ac:	2b02      	cmp	r3, #2
 80062ae:	d109      	bne.n	80062c4 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80062b0:	4b10      	ldr	r3, [pc, #64]	; (80062f4 <xTimerGenericCommand+0x94>)
 80062b2:	6818      	ldr	r0, [r3, #0]
 80062b4:	f107 0110 	add.w	r1, r7, #16
 80062b8:	2300      	movs	r3, #0
 80062ba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80062bc:	f7fe fd02 	bl	8004cc4 <xQueueGenericSend>
 80062c0:	6278      	str	r0, [r7, #36]	; 0x24
 80062c2:	e012      	b.n	80062ea <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80062c4:	4b0b      	ldr	r3, [pc, #44]	; (80062f4 <xTimerGenericCommand+0x94>)
 80062c6:	6818      	ldr	r0, [r3, #0]
 80062c8:	f107 0110 	add.w	r1, r7, #16
 80062cc:	2300      	movs	r3, #0
 80062ce:	2200      	movs	r2, #0
 80062d0:	f7fe fcf8 	bl	8004cc4 <xQueueGenericSend>
 80062d4:	6278      	str	r0, [r7, #36]	; 0x24
 80062d6:	e008      	b.n	80062ea <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80062d8:	4b06      	ldr	r3, [pc, #24]	; (80062f4 <xTimerGenericCommand+0x94>)
 80062da:	6818      	ldr	r0, [r3, #0]
 80062dc:	f107 0110 	add.w	r1, r7, #16
 80062e0:	2300      	movs	r3, #0
 80062e2:	683a      	ldr	r2, [r7, #0]
 80062e4:	f7fe fde8 	bl	8004eb8 <xQueueGenericSendFromISR>
 80062e8:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80062ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80062ec:	4618      	mov	r0, r3
 80062ee:	3728      	adds	r7, #40	; 0x28
 80062f0:	46bd      	mov	sp, r7
 80062f2:	bd80      	pop	{r7, pc}
 80062f4:	20000c78 	.word	0x20000c78

080062f8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b088      	sub	sp, #32
 80062fc:	af02      	add	r7, sp, #8
 80062fe:	6078      	str	r0, [r7, #4]
 8006300:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006302:	4b1c      	ldr	r3, [pc, #112]	; (8006374 <prvProcessExpiredTimer+0x7c>)
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	68db      	ldr	r3, [r3, #12]
 8006308:	68db      	ldr	r3, [r3, #12]
 800630a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800630c:	697b      	ldr	r3, [r7, #20]
 800630e:	3304      	adds	r3, #4
 8006310:	4618      	mov	r0, r3
 8006312:	f7fe fbaf 	bl	8004a74 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006316:	697b      	ldr	r3, [r7, #20]
 8006318:	69db      	ldr	r3, [r3, #28]
 800631a:	2b01      	cmp	r3, #1
 800631c:	d121      	bne.n	8006362 <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800631e:	697b      	ldr	r3, [r7, #20]
 8006320:	699a      	ldr	r2, [r3, #24]
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	18d1      	adds	r1, r2, r3
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	683a      	ldr	r2, [r7, #0]
 800632a:	6978      	ldr	r0, [r7, #20]
 800632c:	f000 f8c8 	bl	80064c0 <prvInsertTimerInActiveList>
 8006330:	4603      	mov	r3, r0
 8006332:	2b00      	cmp	r3, #0
 8006334:	d015      	beq.n	8006362 <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006336:	2300      	movs	r3, #0
 8006338:	9300      	str	r3, [sp, #0]
 800633a:	2300      	movs	r3, #0
 800633c:	687a      	ldr	r2, [r7, #4]
 800633e:	2100      	movs	r1, #0
 8006340:	6978      	ldr	r0, [r7, #20]
 8006342:	f7ff ff8d 	bl	8006260 <xTimerGenericCommand>
 8006346:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006348:	693b      	ldr	r3, [r7, #16]
 800634a:	2b00      	cmp	r3, #0
 800634c:	d109      	bne.n	8006362 <prvProcessExpiredTimer+0x6a>
 800634e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006352:	f383 8811 	msr	BASEPRI, r3
 8006356:	f3bf 8f6f 	isb	sy
 800635a:	f3bf 8f4f 	dsb	sy
 800635e:	60fb      	str	r3, [r7, #12]
 8006360:	e7fe      	b.n	8006360 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006362:	697b      	ldr	r3, [r7, #20]
 8006364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006366:	6978      	ldr	r0, [r7, #20]
 8006368:	4798      	blx	r3
}
 800636a:	bf00      	nop
 800636c:	3718      	adds	r7, #24
 800636e:	46bd      	mov	sp, r7
 8006370:	bd80      	pop	{r7, pc}
 8006372:	bf00      	nop
 8006374:	20000c70 	.word	0x20000c70

08006378 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8006378:	b580      	push	{r7, lr}
 800637a:	b084      	sub	sp, #16
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006380:	f107 0308 	add.w	r3, r7, #8
 8006384:	4618      	mov	r0, r3
 8006386:	f000 f857 	bl	8006438 <prvGetNextExpireTime>
 800638a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	4619      	mov	r1, r3
 8006390:	68f8      	ldr	r0, [r7, #12]
 8006392:	f000 f803 	bl	800639c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006396:	f000 f8d5 	bl	8006544 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800639a:	e7f1      	b.n	8006380 <prvTimerTask+0x8>

0800639c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800639c:	b580      	push	{r7, lr}
 800639e:	b084      	sub	sp, #16
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	6078      	str	r0, [r7, #4]
 80063a4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80063a6:	f7ff fa5b 	bl	8005860 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80063aa:	f107 0308 	add.w	r3, r7, #8
 80063ae:	4618      	mov	r0, r3
 80063b0:	f000 f866 	bl	8006480 <prvSampleTimeNow>
 80063b4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80063b6:	68bb      	ldr	r3, [r7, #8]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d130      	bne.n	800641e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d10a      	bne.n	80063d8 <prvProcessTimerOrBlockTask+0x3c>
 80063c2:	687a      	ldr	r2, [r7, #4]
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	429a      	cmp	r2, r3
 80063c8:	d806      	bhi.n	80063d8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80063ca:	f7ff fa57 	bl	800587c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80063ce:	68f9      	ldr	r1, [r7, #12]
 80063d0:	6878      	ldr	r0, [r7, #4]
 80063d2:	f7ff ff91 	bl	80062f8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80063d6:	e024      	b.n	8006422 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80063d8:	683b      	ldr	r3, [r7, #0]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d008      	beq.n	80063f0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80063de:	4b13      	ldr	r3, [pc, #76]	; (800642c <prvProcessTimerOrBlockTask+0x90>)
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	bf0c      	ite	eq
 80063e8:	2301      	moveq	r3, #1
 80063ea:	2300      	movne	r3, #0
 80063ec:	b2db      	uxtb	r3, r3
 80063ee:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80063f0:	4b0f      	ldr	r3, [pc, #60]	; (8006430 <prvProcessTimerOrBlockTask+0x94>)
 80063f2:	6818      	ldr	r0, [r3, #0]
 80063f4:	687a      	ldr	r2, [r7, #4]
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	1ad3      	subs	r3, r2, r3
 80063fa:	683a      	ldr	r2, [r7, #0]
 80063fc:	4619      	mov	r1, r3
 80063fe:	f7ff f803 	bl	8005408 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006402:	f7ff fa3b 	bl	800587c <xTaskResumeAll>
 8006406:	4603      	mov	r3, r0
 8006408:	2b00      	cmp	r3, #0
 800640a:	d10a      	bne.n	8006422 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800640c:	4b09      	ldr	r3, [pc, #36]	; (8006434 <prvProcessTimerOrBlockTask+0x98>)
 800640e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006412:	601a      	str	r2, [r3, #0]
 8006414:	f3bf 8f4f 	dsb	sy
 8006418:	f3bf 8f6f 	isb	sy
}
 800641c:	e001      	b.n	8006422 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800641e:	f7ff fa2d 	bl	800587c <xTaskResumeAll>
}
 8006422:	bf00      	nop
 8006424:	3710      	adds	r7, #16
 8006426:	46bd      	mov	sp, r7
 8006428:	bd80      	pop	{r7, pc}
 800642a:	bf00      	nop
 800642c:	20000c74 	.word	0x20000c74
 8006430:	20000c78 	.word	0x20000c78
 8006434:	e000ed04 	.word	0xe000ed04

08006438 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006438:	b480      	push	{r7}
 800643a:	b085      	sub	sp, #20
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006440:	4b0e      	ldr	r3, [pc, #56]	; (800647c <prvGetNextExpireTime+0x44>)
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	2b00      	cmp	r3, #0
 8006448:	bf0c      	ite	eq
 800644a:	2301      	moveq	r3, #1
 800644c:	2300      	movne	r3, #0
 800644e:	b2db      	uxtb	r3, r3
 8006450:	461a      	mov	r2, r3
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d105      	bne.n	800646a <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800645e:	4b07      	ldr	r3, [pc, #28]	; (800647c <prvGetNextExpireTime+0x44>)
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	68db      	ldr	r3, [r3, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	60fb      	str	r3, [r7, #12]
 8006468:	e001      	b.n	800646e <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800646a:	2300      	movs	r3, #0
 800646c:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800646e:	68fb      	ldr	r3, [r7, #12]
}
 8006470:	4618      	mov	r0, r3
 8006472:	3714      	adds	r7, #20
 8006474:	46bd      	mov	sp, r7
 8006476:	bc80      	pop	{r7}
 8006478:	4770      	bx	lr
 800647a:	bf00      	nop
 800647c:	20000c70 	.word	0x20000c70

08006480 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b084      	sub	sp, #16
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006488:	f7ff fa94 	bl	80059b4 <xTaskGetTickCount>
 800648c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800648e:	4b0b      	ldr	r3, [pc, #44]	; (80064bc <prvSampleTimeNow+0x3c>)
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	68fa      	ldr	r2, [r7, #12]
 8006494:	429a      	cmp	r2, r3
 8006496:	d205      	bcs.n	80064a4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006498:	f000 f904 	bl	80066a4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2201      	movs	r2, #1
 80064a0:	601a      	str	r2, [r3, #0]
 80064a2:	e002      	b.n	80064aa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2200      	movs	r2, #0
 80064a8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80064aa:	4a04      	ldr	r2, [pc, #16]	; (80064bc <prvSampleTimeNow+0x3c>)
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80064b0:	68fb      	ldr	r3, [r7, #12]
}
 80064b2:	4618      	mov	r0, r3
 80064b4:	3710      	adds	r7, #16
 80064b6:	46bd      	mov	sp, r7
 80064b8:	bd80      	pop	{r7, pc}
 80064ba:	bf00      	nop
 80064bc:	20000c80 	.word	0x20000c80

080064c0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b086      	sub	sp, #24
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	60f8      	str	r0, [r7, #12]
 80064c8:	60b9      	str	r1, [r7, #8]
 80064ca:	607a      	str	r2, [r7, #4]
 80064cc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80064ce:	2300      	movs	r3, #0
 80064d0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	68ba      	ldr	r2, [r7, #8]
 80064d6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	68fa      	ldr	r2, [r7, #12]
 80064dc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80064de:	68ba      	ldr	r2, [r7, #8]
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	429a      	cmp	r2, r3
 80064e4:	d812      	bhi.n	800650c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80064e6:	687a      	ldr	r2, [r7, #4]
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	1ad2      	subs	r2, r2, r3
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	699b      	ldr	r3, [r3, #24]
 80064f0:	429a      	cmp	r2, r3
 80064f2:	d302      	bcc.n	80064fa <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80064f4:	2301      	movs	r3, #1
 80064f6:	617b      	str	r3, [r7, #20]
 80064f8:	e01b      	b.n	8006532 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80064fa:	4b10      	ldr	r3, [pc, #64]	; (800653c <prvInsertTimerInActiveList+0x7c>)
 80064fc:	681a      	ldr	r2, [r3, #0]
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	3304      	adds	r3, #4
 8006502:	4619      	mov	r1, r3
 8006504:	4610      	mov	r0, r2
 8006506:	f7fe fa7d 	bl	8004a04 <vListInsert>
 800650a:	e012      	b.n	8006532 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800650c:	687a      	ldr	r2, [r7, #4]
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	429a      	cmp	r2, r3
 8006512:	d206      	bcs.n	8006522 <prvInsertTimerInActiveList+0x62>
 8006514:	68ba      	ldr	r2, [r7, #8]
 8006516:	683b      	ldr	r3, [r7, #0]
 8006518:	429a      	cmp	r2, r3
 800651a:	d302      	bcc.n	8006522 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800651c:	2301      	movs	r3, #1
 800651e:	617b      	str	r3, [r7, #20]
 8006520:	e007      	b.n	8006532 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006522:	4b07      	ldr	r3, [pc, #28]	; (8006540 <prvInsertTimerInActiveList+0x80>)
 8006524:	681a      	ldr	r2, [r3, #0]
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	3304      	adds	r3, #4
 800652a:	4619      	mov	r1, r3
 800652c:	4610      	mov	r0, r2
 800652e:	f7fe fa69 	bl	8004a04 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006532:	697b      	ldr	r3, [r7, #20]
}
 8006534:	4618      	mov	r0, r3
 8006536:	3718      	adds	r7, #24
 8006538:	46bd      	mov	sp, r7
 800653a:	bd80      	pop	{r7, pc}
 800653c:	20000c74 	.word	0x20000c74
 8006540:	20000c70 	.word	0x20000c70

08006544 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006544:	b580      	push	{r7, lr}
 8006546:	b08e      	sub	sp, #56	; 0x38
 8006548:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800654a:	e099      	b.n	8006680 <prvProcessReceivedCommands+0x13c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2b00      	cmp	r3, #0
 8006550:	da17      	bge.n	8006582 <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006552:	1d3b      	adds	r3, r7, #4
 8006554:	3304      	adds	r3, #4
 8006556:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006558:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800655a:	2b00      	cmp	r3, #0
 800655c:	d109      	bne.n	8006572 <prvProcessReceivedCommands+0x2e>
 800655e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006562:	f383 8811 	msr	BASEPRI, r3
 8006566:	f3bf 8f6f 	isb	sy
 800656a:	f3bf 8f4f 	dsb	sy
 800656e:	61fb      	str	r3, [r7, #28]
 8006570:	e7fe      	b.n	8006570 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006572:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006578:	6850      	ldr	r0, [r2, #4]
 800657a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800657c:	6892      	ldr	r2, [r2, #8]
 800657e:	4611      	mov	r1, r2
 8006580:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	2b00      	cmp	r3, #0
 8006586:	db7a      	blt.n	800667e <prvProcessReceivedCommands+0x13a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800658c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800658e:	695b      	ldr	r3, [r3, #20]
 8006590:	2b00      	cmp	r3, #0
 8006592:	d004      	beq.n	800659e <prvProcessReceivedCommands+0x5a>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006594:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006596:	3304      	adds	r3, #4
 8006598:	4618      	mov	r0, r3
 800659a:	f7fe fa6b 	bl	8004a74 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800659e:	463b      	mov	r3, r7
 80065a0:	4618      	mov	r0, r3
 80065a2:	f7ff ff6d 	bl	8006480 <prvSampleTimeNow>
 80065a6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2b09      	cmp	r3, #9
 80065ac:	d868      	bhi.n	8006680 <prvProcessReceivedCommands+0x13c>
 80065ae:	a201      	add	r2, pc, #4	; (adr r2, 80065b4 <prvProcessReceivedCommands+0x70>)
 80065b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065b4:	080065dd 	.word	0x080065dd
 80065b8:	080065dd 	.word	0x080065dd
 80065bc:	080065dd 	.word	0x080065dd
 80065c0:	08006681 	.word	0x08006681
 80065c4:	08006637 	.word	0x08006637
 80065c8:	0800666d 	.word	0x0800666d
 80065cc:	080065dd 	.word	0x080065dd
 80065d0:	080065dd 	.word	0x080065dd
 80065d4:	08006681 	.word	0x08006681
 80065d8:	08006637 	.word	0x08006637
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80065dc:	68ba      	ldr	r2, [r7, #8]
 80065de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065e0:	699b      	ldr	r3, [r3, #24]
 80065e2:	18d1      	adds	r1, r2, r3
 80065e4:	68bb      	ldr	r3, [r7, #8]
 80065e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80065e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80065ea:	f7ff ff69 	bl	80064c0 <prvInsertTimerInActiveList>
 80065ee:	4603      	mov	r3, r0
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d045      	beq.n	8006680 <prvProcessReceivedCommands+0x13c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80065f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80065fa:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80065fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065fe:	69db      	ldr	r3, [r3, #28]
 8006600:	2b01      	cmp	r3, #1
 8006602:	d13d      	bne.n	8006680 <prvProcessReceivedCommands+0x13c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006604:	68ba      	ldr	r2, [r7, #8]
 8006606:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006608:	699b      	ldr	r3, [r3, #24]
 800660a:	441a      	add	r2, r3
 800660c:	2300      	movs	r3, #0
 800660e:	9300      	str	r3, [sp, #0]
 8006610:	2300      	movs	r3, #0
 8006612:	2100      	movs	r1, #0
 8006614:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006616:	f7ff fe23 	bl	8006260 <xTimerGenericCommand>
 800661a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800661c:	6a3b      	ldr	r3, [r7, #32]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d12e      	bne.n	8006680 <prvProcessReceivedCommands+0x13c>
 8006622:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006626:	f383 8811 	msr	BASEPRI, r3
 800662a:	f3bf 8f6f 	isb	sy
 800662e:	f3bf 8f4f 	dsb	sy
 8006632:	61bb      	str	r3, [r7, #24]
 8006634:	e7fe      	b.n	8006634 <prvProcessReceivedCommands+0xf0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006636:	68ba      	ldr	r2, [r7, #8]
 8006638:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800663a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800663c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800663e:	699b      	ldr	r3, [r3, #24]
 8006640:	2b00      	cmp	r3, #0
 8006642:	d109      	bne.n	8006658 <prvProcessReceivedCommands+0x114>
 8006644:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006648:	f383 8811 	msr	BASEPRI, r3
 800664c:	f3bf 8f6f 	isb	sy
 8006650:	f3bf 8f4f 	dsb	sy
 8006654:	617b      	str	r3, [r7, #20]
 8006656:	e7fe      	b.n	8006656 <prvProcessReceivedCommands+0x112>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006658:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800665a:	699a      	ldr	r2, [r3, #24]
 800665c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800665e:	18d1      	adds	r1, r2, r3
 8006660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006662:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006664:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006666:	f7ff ff2b 	bl	80064c0 <prvInsertTimerInActiveList>
					break;
 800666a:	e009      	b.n	8006680 <prvProcessReceivedCommands+0x13c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800666c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800666e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006672:	2b00      	cmp	r3, #0
 8006674:	d104      	bne.n	8006680 <prvProcessReceivedCommands+0x13c>
						{
							vPortFree( pxTimer );
 8006676:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006678:	f000 fb56 	bl	8006d28 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800667c:	e000      	b.n	8006680 <prvProcessReceivedCommands+0x13c>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800667e:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006680:	4b07      	ldr	r3, [pc, #28]	; (80066a0 <prvProcessReceivedCommands+0x15c>)
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	1d39      	adds	r1, r7, #4
 8006686:	2200      	movs	r2, #0
 8006688:	4618      	mov	r0, r3
 800668a:	f7fe fca9 	bl	8004fe0 <xQueueReceive>
 800668e:	4603      	mov	r3, r0
 8006690:	2b00      	cmp	r3, #0
 8006692:	f47f af5b 	bne.w	800654c <prvProcessReceivedCommands+0x8>
	}
}
 8006696:	bf00      	nop
 8006698:	3730      	adds	r7, #48	; 0x30
 800669a:	46bd      	mov	sp, r7
 800669c:	bd80      	pop	{r7, pc}
 800669e:	bf00      	nop
 80066a0:	20000c78 	.word	0x20000c78

080066a4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80066a4:	b580      	push	{r7, lr}
 80066a6:	b088      	sub	sp, #32
 80066a8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80066aa:	e044      	b.n	8006736 <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80066ac:	4b2b      	ldr	r3, [pc, #172]	; (800675c <prvSwitchTimerLists+0xb8>)
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	68db      	ldr	r3, [r3, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80066b6:	4b29      	ldr	r3, [pc, #164]	; (800675c <prvSwitchTimerLists+0xb8>)
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	68db      	ldr	r3, [r3, #12]
 80066bc:	68db      	ldr	r3, [r3, #12]
 80066be:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	3304      	adds	r3, #4
 80066c4:	4618      	mov	r0, r3
 80066c6:	f7fe f9d5 	bl	8004a74 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ce:	68f8      	ldr	r0, [r7, #12]
 80066d0:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	69db      	ldr	r3, [r3, #28]
 80066d6:	2b01      	cmp	r3, #1
 80066d8:	d12d      	bne.n	8006736 <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	699b      	ldr	r3, [r3, #24]
 80066de:	693a      	ldr	r2, [r7, #16]
 80066e0:	4413      	add	r3, r2
 80066e2:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80066e4:	68ba      	ldr	r2, [r7, #8]
 80066e6:	693b      	ldr	r3, [r7, #16]
 80066e8:	429a      	cmp	r2, r3
 80066ea:	d90e      	bls.n	800670a <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	68ba      	ldr	r2, [r7, #8]
 80066f0:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	68fa      	ldr	r2, [r7, #12]
 80066f6:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80066f8:	4b18      	ldr	r3, [pc, #96]	; (800675c <prvSwitchTimerLists+0xb8>)
 80066fa:	681a      	ldr	r2, [r3, #0]
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	3304      	adds	r3, #4
 8006700:	4619      	mov	r1, r3
 8006702:	4610      	mov	r0, r2
 8006704:	f7fe f97e 	bl	8004a04 <vListInsert>
 8006708:	e015      	b.n	8006736 <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800670a:	2300      	movs	r3, #0
 800670c:	9300      	str	r3, [sp, #0]
 800670e:	2300      	movs	r3, #0
 8006710:	693a      	ldr	r2, [r7, #16]
 8006712:	2100      	movs	r1, #0
 8006714:	68f8      	ldr	r0, [r7, #12]
 8006716:	f7ff fda3 	bl	8006260 <xTimerGenericCommand>
 800671a:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d109      	bne.n	8006736 <prvSwitchTimerLists+0x92>
 8006722:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006726:	f383 8811 	msr	BASEPRI, r3
 800672a:	f3bf 8f6f 	isb	sy
 800672e:	f3bf 8f4f 	dsb	sy
 8006732:	603b      	str	r3, [r7, #0]
 8006734:	e7fe      	b.n	8006734 <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006736:	4b09      	ldr	r3, [pc, #36]	; (800675c <prvSwitchTimerLists+0xb8>)
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	2b00      	cmp	r3, #0
 800673e:	d1b5      	bne.n	80066ac <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006740:	4b06      	ldr	r3, [pc, #24]	; (800675c <prvSwitchTimerLists+0xb8>)
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006746:	4b06      	ldr	r3, [pc, #24]	; (8006760 <prvSwitchTimerLists+0xbc>)
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	4a04      	ldr	r2, [pc, #16]	; (800675c <prvSwitchTimerLists+0xb8>)
 800674c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800674e:	4a04      	ldr	r2, [pc, #16]	; (8006760 <prvSwitchTimerLists+0xbc>)
 8006750:	697b      	ldr	r3, [r7, #20]
 8006752:	6013      	str	r3, [r2, #0]
}
 8006754:	bf00      	nop
 8006756:	3718      	adds	r7, #24
 8006758:	46bd      	mov	sp, r7
 800675a:	bd80      	pop	{r7, pc}
 800675c:	20000c70 	.word	0x20000c70
 8006760:	20000c74 	.word	0x20000c74

08006764 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b082      	sub	sp, #8
 8006768:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800676a:	f000 f925 	bl	80069b8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800676e:	4b15      	ldr	r3, [pc, #84]	; (80067c4 <prvCheckForValidListAndQueue+0x60>)
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d120      	bne.n	80067b8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006776:	4814      	ldr	r0, [pc, #80]	; (80067c8 <prvCheckForValidListAndQueue+0x64>)
 8006778:	f7fe f8f6 	bl	8004968 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800677c:	4813      	ldr	r0, [pc, #76]	; (80067cc <prvCheckForValidListAndQueue+0x68>)
 800677e:	f7fe f8f3 	bl	8004968 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006782:	4b13      	ldr	r3, [pc, #76]	; (80067d0 <prvCheckForValidListAndQueue+0x6c>)
 8006784:	4a10      	ldr	r2, [pc, #64]	; (80067c8 <prvCheckForValidListAndQueue+0x64>)
 8006786:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006788:	4b12      	ldr	r3, [pc, #72]	; (80067d4 <prvCheckForValidListAndQueue+0x70>)
 800678a:	4a10      	ldr	r2, [pc, #64]	; (80067cc <prvCheckForValidListAndQueue+0x68>)
 800678c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800678e:	2300      	movs	r3, #0
 8006790:	9300      	str	r3, [sp, #0]
 8006792:	4b11      	ldr	r3, [pc, #68]	; (80067d8 <prvCheckForValidListAndQueue+0x74>)
 8006794:	4a11      	ldr	r2, [pc, #68]	; (80067dc <prvCheckForValidListAndQueue+0x78>)
 8006796:	2110      	movs	r1, #16
 8006798:	200a      	movs	r0, #10
 800679a:	f7fe f9fd 	bl	8004b98 <xQueueGenericCreateStatic>
 800679e:	4602      	mov	r2, r0
 80067a0:	4b08      	ldr	r3, [pc, #32]	; (80067c4 <prvCheckForValidListAndQueue+0x60>)
 80067a2:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80067a4:	4b07      	ldr	r3, [pc, #28]	; (80067c4 <prvCheckForValidListAndQueue+0x60>)
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d005      	beq.n	80067b8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80067ac:	4b05      	ldr	r3, [pc, #20]	; (80067c4 <prvCheckForValidListAndQueue+0x60>)
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	490b      	ldr	r1, [pc, #44]	; (80067e0 <prvCheckForValidListAndQueue+0x7c>)
 80067b2:	4618      	mov	r0, r3
 80067b4:	f7fe fe00 	bl	80053b8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80067b8:	f000 f92c 	bl	8006a14 <vPortExitCritical>
}
 80067bc:	bf00      	nop
 80067be:	46bd      	mov	sp, r7
 80067c0:	bd80      	pop	{r7, pc}
 80067c2:	bf00      	nop
 80067c4:	20000c78 	.word	0x20000c78
 80067c8:	20000c48 	.word	0x20000c48
 80067cc:	20000c5c 	.word	0x20000c5c
 80067d0:	20000c70 	.word	0x20000c70
 80067d4:	20000c74 	.word	0x20000c74
 80067d8:	20000d24 	.word	0x20000d24
 80067dc:	20000c84 	.word	0x20000c84
 80067e0:	0800767c 	.word	0x0800767c

080067e4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80067e4:	b480      	push	{r7}
 80067e6:	b085      	sub	sp, #20
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	60f8      	str	r0, [r7, #12]
 80067ec:	60b9      	str	r1, [r7, #8]
 80067ee:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	3b04      	subs	r3, #4
 80067f4:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80067fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	3b04      	subs	r3, #4
 8006802:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006804:	68bb      	ldr	r3, [r7, #8]
 8006806:	f023 0201 	bic.w	r2, r3, #1
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	3b04      	subs	r3, #4
 8006812:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006814:	4a08      	ldr	r2, [pc, #32]	; (8006838 <pxPortInitialiseStack+0x54>)
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	3b14      	subs	r3, #20
 800681e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006820:	687a      	ldr	r2, [r7, #4]
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	3b20      	subs	r3, #32
 800682a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800682c:	68fb      	ldr	r3, [r7, #12]
}
 800682e:	4618      	mov	r0, r3
 8006830:	3714      	adds	r7, #20
 8006832:	46bd      	mov	sp, r7
 8006834:	bc80      	pop	{r7}
 8006836:	4770      	bx	lr
 8006838:	0800683d 	.word	0x0800683d

0800683c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800683c:	b480      	push	{r7}
 800683e:	b085      	sub	sp, #20
 8006840:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8006842:	2300      	movs	r3, #0
 8006844:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006846:	4b10      	ldr	r3, [pc, #64]	; (8006888 <prvTaskExitError+0x4c>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800684e:	d009      	beq.n	8006864 <prvTaskExitError+0x28>
 8006850:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006854:	f383 8811 	msr	BASEPRI, r3
 8006858:	f3bf 8f6f 	isb	sy
 800685c:	f3bf 8f4f 	dsb	sy
 8006860:	60fb      	str	r3, [r7, #12]
 8006862:	e7fe      	b.n	8006862 <prvTaskExitError+0x26>
 8006864:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006868:	f383 8811 	msr	BASEPRI, r3
 800686c:	f3bf 8f6f 	isb	sy
 8006870:	f3bf 8f4f 	dsb	sy
 8006874:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006876:	bf00      	nop
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d0fc      	beq.n	8006878 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800687e:	bf00      	nop
 8006880:	3714      	adds	r7, #20
 8006882:	46bd      	mov	sp, r7
 8006884:	bc80      	pop	{r7}
 8006886:	4770      	bx	lr
 8006888:	20000048 	.word	0x20000048
 800688c:	00000000 	.word	0x00000000

08006890 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006890:	4b07      	ldr	r3, [pc, #28]	; (80068b0 <pxCurrentTCBConst2>)
 8006892:	6819      	ldr	r1, [r3, #0]
 8006894:	6808      	ldr	r0, [r1, #0]
 8006896:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800689a:	f380 8809 	msr	PSP, r0
 800689e:	f3bf 8f6f 	isb	sy
 80068a2:	f04f 0000 	mov.w	r0, #0
 80068a6:	f380 8811 	msr	BASEPRI, r0
 80068aa:	f04e 0e0d 	orr.w	lr, lr, #13
 80068ae:	4770      	bx	lr

080068b0 <pxCurrentTCBConst2>:
 80068b0:	20000748 	.word	0x20000748
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80068b4:	bf00      	nop
 80068b6:	bf00      	nop

080068b8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80068b8:	4806      	ldr	r0, [pc, #24]	; (80068d4 <prvPortStartFirstTask+0x1c>)
 80068ba:	6800      	ldr	r0, [r0, #0]
 80068bc:	6800      	ldr	r0, [r0, #0]
 80068be:	f380 8808 	msr	MSP, r0
 80068c2:	b662      	cpsie	i
 80068c4:	b661      	cpsie	f
 80068c6:	f3bf 8f4f 	dsb	sy
 80068ca:	f3bf 8f6f 	isb	sy
 80068ce:	df00      	svc	0
 80068d0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80068d2:	bf00      	nop
 80068d4:	e000ed08 	.word	0xe000ed08

080068d8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80068d8:	b580      	push	{r7, lr}
 80068da:	b084      	sub	sp, #16
 80068dc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80068de:	4b31      	ldr	r3, [pc, #196]	; (80069a4 <xPortStartScheduler+0xcc>)
 80068e0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	781b      	ldrb	r3, [r3, #0]
 80068e6:	b2db      	uxtb	r3, r3
 80068e8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	22ff      	movs	r2, #255	; 0xff
 80068ee:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	781b      	ldrb	r3, [r3, #0]
 80068f4:	b2db      	uxtb	r3, r3
 80068f6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80068f8:	78fb      	ldrb	r3, [r7, #3]
 80068fa:	b2db      	uxtb	r3, r3
 80068fc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006900:	b2da      	uxtb	r2, r3
 8006902:	4b29      	ldr	r3, [pc, #164]	; (80069a8 <xPortStartScheduler+0xd0>)
 8006904:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006906:	4b29      	ldr	r3, [pc, #164]	; (80069ac <xPortStartScheduler+0xd4>)
 8006908:	2207      	movs	r2, #7
 800690a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800690c:	e009      	b.n	8006922 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800690e:	4b27      	ldr	r3, [pc, #156]	; (80069ac <xPortStartScheduler+0xd4>)
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	3b01      	subs	r3, #1
 8006914:	4a25      	ldr	r2, [pc, #148]	; (80069ac <xPortStartScheduler+0xd4>)
 8006916:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006918:	78fb      	ldrb	r3, [r7, #3]
 800691a:	b2db      	uxtb	r3, r3
 800691c:	005b      	lsls	r3, r3, #1
 800691e:	b2db      	uxtb	r3, r3
 8006920:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006922:	78fb      	ldrb	r3, [r7, #3]
 8006924:	b2db      	uxtb	r3, r3
 8006926:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800692a:	2b80      	cmp	r3, #128	; 0x80
 800692c:	d0ef      	beq.n	800690e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800692e:	4b1f      	ldr	r3, [pc, #124]	; (80069ac <xPortStartScheduler+0xd4>)
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f1c3 0307 	rsb	r3, r3, #7
 8006936:	2b04      	cmp	r3, #4
 8006938:	d009      	beq.n	800694e <xPortStartScheduler+0x76>
 800693a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800693e:	f383 8811 	msr	BASEPRI, r3
 8006942:	f3bf 8f6f 	isb	sy
 8006946:	f3bf 8f4f 	dsb	sy
 800694a:	60bb      	str	r3, [r7, #8]
 800694c:	e7fe      	b.n	800694c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800694e:	4b17      	ldr	r3, [pc, #92]	; (80069ac <xPortStartScheduler+0xd4>)
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	021b      	lsls	r3, r3, #8
 8006954:	4a15      	ldr	r2, [pc, #84]	; (80069ac <xPortStartScheduler+0xd4>)
 8006956:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006958:	4b14      	ldr	r3, [pc, #80]	; (80069ac <xPortStartScheduler+0xd4>)
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006960:	4a12      	ldr	r2, [pc, #72]	; (80069ac <xPortStartScheduler+0xd4>)
 8006962:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	b2da      	uxtb	r2, r3
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800696c:	4b10      	ldr	r3, [pc, #64]	; (80069b0 <xPortStartScheduler+0xd8>)
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	4a0f      	ldr	r2, [pc, #60]	; (80069b0 <xPortStartScheduler+0xd8>)
 8006972:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006976:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006978:	4b0d      	ldr	r3, [pc, #52]	; (80069b0 <xPortStartScheduler+0xd8>)
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	4a0c      	ldr	r2, [pc, #48]	; (80069b0 <xPortStartScheduler+0xd8>)
 800697e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8006982:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006984:	f000 f8b0 	bl	8006ae8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006988:	4b0a      	ldr	r3, [pc, #40]	; (80069b4 <xPortStartScheduler+0xdc>)
 800698a:	2200      	movs	r2, #0
 800698c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800698e:	f7ff ff93 	bl	80068b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006992:	f7ff f8db 	bl	8005b4c <vTaskSwitchContext>
	prvTaskExitError();
 8006996:	f7ff ff51 	bl	800683c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800699a:	2300      	movs	r3, #0
}
 800699c:	4618      	mov	r0, r3
 800699e:	3710      	adds	r7, #16
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bd80      	pop	{r7, pc}
 80069a4:	e000e400 	.word	0xe000e400
 80069a8:	20000d74 	.word	0x20000d74
 80069ac:	20000d78 	.word	0x20000d78
 80069b0:	e000ed20 	.word	0xe000ed20
 80069b4:	20000048 	.word	0x20000048

080069b8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80069b8:	b480      	push	{r7}
 80069ba:	b083      	sub	sp, #12
 80069bc:	af00      	add	r7, sp, #0
 80069be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069c2:	f383 8811 	msr	BASEPRI, r3
 80069c6:	f3bf 8f6f 	isb	sy
 80069ca:	f3bf 8f4f 	dsb	sy
 80069ce:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80069d0:	4b0e      	ldr	r3, [pc, #56]	; (8006a0c <vPortEnterCritical+0x54>)
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	3301      	adds	r3, #1
 80069d6:	4a0d      	ldr	r2, [pc, #52]	; (8006a0c <vPortEnterCritical+0x54>)
 80069d8:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80069da:	4b0c      	ldr	r3, [pc, #48]	; (8006a0c <vPortEnterCritical+0x54>)
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	2b01      	cmp	r3, #1
 80069e0:	d10e      	bne.n	8006a00 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80069e2:	4b0b      	ldr	r3, [pc, #44]	; (8006a10 <vPortEnterCritical+0x58>)
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	b2db      	uxtb	r3, r3
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d009      	beq.n	8006a00 <vPortEnterCritical+0x48>
 80069ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069f0:	f383 8811 	msr	BASEPRI, r3
 80069f4:	f3bf 8f6f 	isb	sy
 80069f8:	f3bf 8f4f 	dsb	sy
 80069fc:	603b      	str	r3, [r7, #0]
 80069fe:	e7fe      	b.n	80069fe <vPortEnterCritical+0x46>
	}
}
 8006a00:	bf00      	nop
 8006a02:	370c      	adds	r7, #12
 8006a04:	46bd      	mov	sp, r7
 8006a06:	bc80      	pop	{r7}
 8006a08:	4770      	bx	lr
 8006a0a:	bf00      	nop
 8006a0c:	20000048 	.word	0x20000048
 8006a10:	e000ed04 	.word	0xe000ed04

08006a14 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006a14:	b480      	push	{r7}
 8006a16:	b083      	sub	sp, #12
 8006a18:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006a1a:	4b10      	ldr	r3, [pc, #64]	; (8006a5c <vPortExitCritical+0x48>)
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d109      	bne.n	8006a36 <vPortExitCritical+0x22>
 8006a22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a26:	f383 8811 	msr	BASEPRI, r3
 8006a2a:	f3bf 8f6f 	isb	sy
 8006a2e:	f3bf 8f4f 	dsb	sy
 8006a32:	607b      	str	r3, [r7, #4]
 8006a34:	e7fe      	b.n	8006a34 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8006a36:	4b09      	ldr	r3, [pc, #36]	; (8006a5c <vPortExitCritical+0x48>)
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	3b01      	subs	r3, #1
 8006a3c:	4a07      	ldr	r2, [pc, #28]	; (8006a5c <vPortExitCritical+0x48>)
 8006a3e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006a40:	4b06      	ldr	r3, [pc, #24]	; (8006a5c <vPortExitCritical+0x48>)
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d104      	bne.n	8006a52 <vPortExitCritical+0x3e>
 8006a48:	2300      	movs	r3, #0
 8006a4a:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8006a52:	bf00      	nop
 8006a54:	370c      	adds	r7, #12
 8006a56:	46bd      	mov	sp, r7
 8006a58:	bc80      	pop	{r7}
 8006a5a:	4770      	bx	lr
 8006a5c:	20000048 	.word	0x20000048

08006a60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006a60:	f3ef 8009 	mrs	r0, PSP
 8006a64:	f3bf 8f6f 	isb	sy
 8006a68:	4b0d      	ldr	r3, [pc, #52]	; (8006aa0 <pxCurrentTCBConst>)
 8006a6a:	681a      	ldr	r2, [r3, #0]
 8006a6c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006a70:	6010      	str	r0, [r2, #0]
 8006a72:	e92d 4008 	stmdb	sp!, {r3, lr}
 8006a76:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006a7a:	f380 8811 	msr	BASEPRI, r0
 8006a7e:	f7ff f865 	bl	8005b4c <vTaskSwitchContext>
 8006a82:	f04f 0000 	mov.w	r0, #0
 8006a86:	f380 8811 	msr	BASEPRI, r0
 8006a8a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8006a8e:	6819      	ldr	r1, [r3, #0]
 8006a90:	6808      	ldr	r0, [r1, #0]
 8006a92:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006a96:	f380 8809 	msr	PSP, r0
 8006a9a:	f3bf 8f6f 	isb	sy
 8006a9e:	4770      	bx	lr

08006aa0 <pxCurrentTCBConst>:
 8006aa0:	20000748 	.word	0x20000748
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006aa4:	bf00      	nop
 8006aa6:	bf00      	nop

08006aa8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	b082      	sub	sp, #8
 8006aac:	af00      	add	r7, sp, #0
	__asm volatile
 8006aae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ab2:	f383 8811 	msr	BASEPRI, r3
 8006ab6:	f3bf 8f6f 	isb	sy
 8006aba:	f3bf 8f4f 	dsb	sy
 8006abe:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006ac0:	f7fe ff86 	bl	80059d0 <xTaskIncrementTick>
 8006ac4:	4603      	mov	r3, r0
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d003      	beq.n	8006ad2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006aca:	4b06      	ldr	r3, [pc, #24]	; (8006ae4 <SysTick_Handler+0x3c>)
 8006acc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ad0:	601a      	str	r2, [r3, #0]
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8006adc:	bf00      	nop
 8006ade:	3708      	adds	r7, #8
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	bd80      	pop	{r7, pc}
 8006ae4:	e000ed04 	.word	0xe000ed04

08006ae8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006ae8:	b480      	push	{r7}
 8006aea:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006aec:	4b0a      	ldr	r3, [pc, #40]	; (8006b18 <vPortSetupTimerInterrupt+0x30>)
 8006aee:	2200      	movs	r2, #0
 8006af0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006af2:	4b0a      	ldr	r3, [pc, #40]	; (8006b1c <vPortSetupTimerInterrupt+0x34>)
 8006af4:	2200      	movs	r2, #0
 8006af6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006af8:	4b09      	ldr	r3, [pc, #36]	; (8006b20 <vPortSetupTimerInterrupt+0x38>)
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	4a09      	ldr	r2, [pc, #36]	; (8006b24 <vPortSetupTimerInterrupt+0x3c>)
 8006afe:	fba2 2303 	umull	r2, r3, r2, r3
 8006b02:	099b      	lsrs	r3, r3, #6
 8006b04:	4a08      	ldr	r2, [pc, #32]	; (8006b28 <vPortSetupTimerInterrupt+0x40>)
 8006b06:	3b01      	subs	r3, #1
 8006b08:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006b0a:	4b03      	ldr	r3, [pc, #12]	; (8006b18 <vPortSetupTimerInterrupt+0x30>)
 8006b0c:	2207      	movs	r2, #7
 8006b0e:	601a      	str	r2, [r3, #0]
}
 8006b10:	bf00      	nop
 8006b12:	46bd      	mov	sp, r7
 8006b14:	bc80      	pop	{r7}
 8006b16:	4770      	bx	lr
 8006b18:	e000e010 	.word	0xe000e010
 8006b1c:	e000e018 	.word	0xe000e018
 8006b20:	20000018 	.word	0x20000018
 8006b24:	10624dd3 	.word	0x10624dd3
 8006b28:	e000e014 	.word	0xe000e014

08006b2c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006b2c:	b480      	push	{r7}
 8006b2e:	b085      	sub	sp, #20
 8006b30:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006b32:	f3ef 8305 	mrs	r3, IPSR
 8006b36:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	2b0f      	cmp	r3, #15
 8006b3c:	d913      	bls.n	8006b66 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006b3e:	4a15      	ldr	r2, [pc, #84]	; (8006b94 <vPortValidateInterruptPriority+0x68>)
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	4413      	add	r3, r2
 8006b44:	781b      	ldrb	r3, [r3, #0]
 8006b46:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006b48:	4b13      	ldr	r3, [pc, #76]	; (8006b98 <vPortValidateInterruptPriority+0x6c>)
 8006b4a:	781b      	ldrb	r3, [r3, #0]
 8006b4c:	7afa      	ldrb	r2, [r7, #11]
 8006b4e:	429a      	cmp	r2, r3
 8006b50:	d209      	bcs.n	8006b66 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8006b52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b56:	f383 8811 	msr	BASEPRI, r3
 8006b5a:	f3bf 8f6f 	isb	sy
 8006b5e:	f3bf 8f4f 	dsb	sy
 8006b62:	607b      	str	r3, [r7, #4]
 8006b64:	e7fe      	b.n	8006b64 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006b66:	4b0d      	ldr	r3, [pc, #52]	; (8006b9c <vPortValidateInterruptPriority+0x70>)
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006b6e:	4b0c      	ldr	r3, [pc, #48]	; (8006ba0 <vPortValidateInterruptPriority+0x74>)
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	429a      	cmp	r2, r3
 8006b74:	d909      	bls.n	8006b8a <vPortValidateInterruptPriority+0x5e>
 8006b76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b7a:	f383 8811 	msr	BASEPRI, r3
 8006b7e:	f3bf 8f6f 	isb	sy
 8006b82:	f3bf 8f4f 	dsb	sy
 8006b86:	603b      	str	r3, [r7, #0]
 8006b88:	e7fe      	b.n	8006b88 <vPortValidateInterruptPriority+0x5c>
	}
 8006b8a:	bf00      	nop
 8006b8c:	3714      	adds	r7, #20
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	bc80      	pop	{r7}
 8006b92:	4770      	bx	lr
 8006b94:	e000e3f0 	.word	0xe000e3f0
 8006b98:	20000d74 	.word	0x20000d74
 8006b9c:	e000ed0c 	.word	0xe000ed0c
 8006ba0:	20000d78 	.word	0x20000d78

08006ba4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b08a      	sub	sp, #40	; 0x28
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006bac:	2300      	movs	r3, #0
 8006bae:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006bb0:	f7fe fe56 	bl	8005860 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006bb4:	4b57      	ldr	r3, [pc, #348]	; (8006d14 <pvPortMalloc+0x170>)
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d101      	bne.n	8006bc0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006bbc:	f000 f90c 	bl	8006dd8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006bc0:	4b55      	ldr	r3, [pc, #340]	; (8006d18 <pvPortMalloc+0x174>)
 8006bc2:	681a      	ldr	r2, [r3, #0]
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	4013      	ands	r3, r2
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	f040 808c 	bne.w	8006ce6 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d01c      	beq.n	8006c0e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8006bd4:	2208      	movs	r2, #8
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	4413      	add	r3, r2
 8006bda:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	f003 0307 	and.w	r3, r3, #7
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d013      	beq.n	8006c0e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	f023 0307 	bic.w	r3, r3, #7
 8006bec:	3308      	adds	r3, #8
 8006bee:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	f003 0307 	and.w	r3, r3, #7
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d009      	beq.n	8006c0e <pvPortMalloc+0x6a>
 8006bfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bfe:	f383 8811 	msr	BASEPRI, r3
 8006c02:	f3bf 8f6f 	isb	sy
 8006c06:	f3bf 8f4f 	dsb	sy
 8006c0a:	617b      	str	r3, [r7, #20]
 8006c0c:	e7fe      	b.n	8006c0c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d068      	beq.n	8006ce6 <pvPortMalloc+0x142>
 8006c14:	4b41      	ldr	r3, [pc, #260]	; (8006d1c <pvPortMalloc+0x178>)
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	687a      	ldr	r2, [r7, #4]
 8006c1a:	429a      	cmp	r2, r3
 8006c1c:	d863      	bhi.n	8006ce6 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006c1e:	4b40      	ldr	r3, [pc, #256]	; (8006d20 <pvPortMalloc+0x17c>)
 8006c20:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006c22:	4b3f      	ldr	r3, [pc, #252]	; (8006d20 <pvPortMalloc+0x17c>)
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006c28:	e004      	b.n	8006c34 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8006c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c2c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c36:	685b      	ldr	r3, [r3, #4]
 8006c38:	687a      	ldr	r2, [r7, #4]
 8006c3a:	429a      	cmp	r2, r3
 8006c3c:	d903      	bls.n	8006c46 <pvPortMalloc+0xa2>
 8006c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d1f1      	bne.n	8006c2a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006c46:	4b33      	ldr	r3, [pc, #204]	; (8006d14 <pvPortMalloc+0x170>)
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c4c:	429a      	cmp	r2, r3
 8006c4e:	d04a      	beq.n	8006ce6 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006c50:	6a3b      	ldr	r3, [r7, #32]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	2208      	movs	r2, #8
 8006c56:	4413      	add	r3, r2
 8006c58:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c5c:	681a      	ldr	r2, [r3, #0]
 8006c5e:	6a3b      	ldr	r3, [r7, #32]
 8006c60:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c64:	685a      	ldr	r2, [r3, #4]
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	1ad2      	subs	r2, r2, r3
 8006c6a:	2308      	movs	r3, #8
 8006c6c:	005b      	lsls	r3, r3, #1
 8006c6e:	429a      	cmp	r2, r3
 8006c70:	d91e      	bls.n	8006cb0 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006c72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	4413      	add	r3, r2
 8006c78:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006c7a:	69bb      	ldr	r3, [r7, #24]
 8006c7c:	f003 0307 	and.w	r3, r3, #7
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d009      	beq.n	8006c98 <pvPortMalloc+0xf4>
 8006c84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c88:	f383 8811 	msr	BASEPRI, r3
 8006c8c:	f3bf 8f6f 	isb	sy
 8006c90:	f3bf 8f4f 	dsb	sy
 8006c94:	613b      	str	r3, [r7, #16]
 8006c96:	e7fe      	b.n	8006c96 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c9a:	685a      	ldr	r2, [r3, #4]
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	1ad2      	subs	r2, r2, r3
 8006ca0:	69bb      	ldr	r3, [r7, #24]
 8006ca2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ca6:	687a      	ldr	r2, [r7, #4]
 8006ca8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006caa:	69b8      	ldr	r0, [r7, #24]
 8006cac:	f000 f8f6 	bl	8006e9c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006cb0:	4b1a      	ldr	r3, [pc, #104]	; (8006d1c <pvPortMalloc+0x178>)
 8006cb2:	681a      	ldr	r2, [r3, #0]
 8006cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cb6:	685b      	ldr	r3, [r3, #4]
 8006cb8:	1ad3      	subs	r3, r2, r3
 8006cba:	4a18      	ldr	r2, [pc, #96]	; (8006d1c <pvPortMalloc+0x178>)
 8006cbc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006cbe:	4b17      	ldr	r3, [pc, #92]	; (8006d1c <pvPortMalloc+0x178>)
 8006cc0:	681a      	ldr	r2, [r3, #0]
 8006cc2:	4b18      	ldr	r3, [pc, #96]	; (8006d24 <pvPortMalloc+0x180>)
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	429a      	cmp	r2, r3
 8006cc8:	d203      	bcs.n	8006cd2 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006cca:	4b14      	ldr	r3, [pc, #80]	; (8006d1c <pvPortMalloc+0x178>)
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	4a15      	ldr	r2, [pc, #84]	; (8006d24 <pvPortMalloc+0x180>)
 8006cd0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cd4:	685a      	ldr	r2, [r3, #4]
 8006cd6:	4b10      	ldr	r3, [pc, #64]	; (8006d18 <pvPortMalloc+0x174>)
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	431a      	orrs	r2, r3
 8006cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cde:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006ce6:	f7fe fdc9 	bl	800587c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006cea:	69fb      	ldr	r3, [r7, #28]
 8006cec:	f003 0307 	and.w	r3, r3, #7
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d009      	beq.n	8006d08 <pvPortMalloc+0x164>
 8006cf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cf8:	f383 8811 	msr	BASEPRI, r3
 8006cfc:	f3bf 8f6f 	isb	sy
 8006d00:	f3bf 8f4f 	dsb	sy
 8006d04:	60fb      	str	r3, [r7, #12]
 8006d06:	e7fe      	b.n	8006d06 <pvPortMalloc+0x162>
	return pvReturn;
 8006d08:	69fb      	ldr	r3, [r7, #28]
}
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	3728      	adds	r7, #40	; 0x28
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	bd80      	pop	{r7, pc}
 8006d12:	bf00      	nop
 8006d14:	20001984 	.word	0x20001984
 8006d18:	20001990 	.word	0x20001990
 8006d1c:	20001988 	.word	0x20001988
 8006d20:	2000197c 	.word	0x2000197c
 8006d24:	2000198c 	.word	0x2000198c

08006d28 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b086      	sub	sp, #24
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d046      	beq.n	8006dc8 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006d3a:	2308      	movs	r3, #8
 8006d3c:	425b      	negs	r3, r3
 8006d3e:	697a      	ldr	r2, [r7, #20]
 8006d40:	4413      	add	r3, r2
 8006d42:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006d44:	697b      	ldr	r3, [r7, #20]
 8006d46:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006d48:	693b      	ldr	r3, [r7, #16]
 8006d4a:	685a      	ldr	r2, [r3, #4]
 8006d4c:	4b20      	ldr	r3, [pc, #128]	; (8006dd0 <vPortFree+0xa8>)
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	4013      	ands	r3, r2
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d109      	bne.n	8006d6a <vPortFree+0x42>
 8006d56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d5a:	f383 8811 	msr	BASEPRI, r3
 8006d5e:	f3bf 8f6f 	isb	sy
 8006d62:	f3bf 8f4f 	dsb	sy
 8006d66:	60fb      	str	r3, [r7, #12]
 8006d68:	e7fe      	b.n	8006d68 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006d6a:	693b      	ldr	r3, [r7, #16]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d009      	beq.n	8006d86 <vPortFree+0x5e>
 8006d72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d76:	f383 8811 	msr	BASEPRI, r3
 8006d7a:	f3bf 8f6f 	isb	sy
 8006d7e:	f3bf 8f4f 	dsb	sy
 8006d82:	60bb      	str	r3, [r7, #8]
 8006d84:	e7fe      	b.n	8006d84 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006d86:	693b      	ldr	r3, [r7, #16]
 8006d88:	685a      	ldr	r2, [r3, #4]
 8006d8a:	4b11      	ldr	r3, [pc, #68]	; (8006dd0 <vPortFree+0xa8>)
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	4013      	ands	r3, r2
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d019      	beq.n	8006dc8 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006d94:	693b      	ldr	r3, [r7, #16]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d115      	bne.n	8006dc8 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006d9c:	693b      	ldr	r3, [r7, #16]
 8006d9e:	685a      	ldr	r2, [r3, #4]
 8006da0:	4b0b      	ldr	r3, [pc, #44]	; (8006dd0 <vPortFree+0xa8>)
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	43db      	mvns	r3, r3
 8006da6:	401a      	ands	r2, r3
 8006da8:	693b      	ldr	r3, [r7, #16]
 8006daa:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006dac:	f7fe fd58 	bl	8005860 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006db0:	693b      	ldr	r3, [r7, #16]
 8006db2:	685a      	ldr	r2, [r3, #4]
 8006db4:	4b07      	ldr	r3, [pc, #28]	; (8006dd4 <vPortFree+0xac>)
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	4413      	add	r3, r2
 8006dba:	4a06      	ldr	r2, [pc, #24]	; (8006dd4 <vPortFree+0xac>)
 8006dbc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006dbe:	6938      	ldr	r0, [r7, #16]
 8006dc0:	f000 f86c 	bl	8006e9c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8006dc4:	f7fe fd5a 	bl	800587c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006dc8:	bf00      	nop
 8006dca:	3718      	adds	r7, #24
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	bd80      	pop	{r7, pc}
 8006dd0:	20001990 	.word	0x20001990
 8006dd4:	20001988 	.word	0x20001988

08006dd8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006dd8:	b480      	push	{r7}
 8006dda:	b085      	sub	sp, #20
 8006ddc:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006dde:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006de2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006de4:	4b27      	ldr	r3, [pc, #156]	; (8006e84 <prvHeapInit+0xac>)
 8006de6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	f003 0307 	and.w	r3, r3, #7
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d00c      	beq.n	8006e0c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	3307      	adds	r3, #7
 8006df6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	f023 0307 	bic.w	r3, r3, #7
 8006dfe:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006e00:	68ba      	ldr	r2, [r7, #8]
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	1ad3      	subs	r3, r2, r3
 8006e06:	4a1f      	ldr	r2, [pc, #124]	; (8006e84 <prvHeapInit+0xac>)
 8006e08:	4413      	add	r3, r2
 8006e0a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006e10:	4a1d      	ldr	r2, [pc, #116]	; (8006e88 <prvHeapInit+0xb0>)
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006e16:	4b1c      	ldr	r3, [pc, #112]	; (8006e88 <prvHeapInit+0xb0>)
 8006e18:	2200      	movs	r2, #0
 8006e1a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	68ba      	ldr	r2, [r7, #8]
 8006e20:	4413      	add	r3, r2
 8006e22:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006e24:	2208      	movs	r2, #8
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	1a9b      	subs	r3, r3, r2
 8006e2a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	f023 0307 	bic.w	r3, r3, #7
 8006e32:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	4a15      	ldr	r2, [pc, #84]	; (8006e8c <prvHeapInit+0xb4>)
 8006e38:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006e3a:	4b14      	ldr	r3, [pc, #80]	; (8006e8c <prvHeapInit+0xb4>)
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	2200      	movs	r2, #0
 8006e40:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006e42:	4b12      	ldr	r3, [pc, #72]	; (8006e8c <prvHeapInit+0xb4>)
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	2200      	movs	r2, #0
 8006e48:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006e4e:	683b      	ldr	r3, [r7, #0]
 8006e50:	68fa      	ldr	r2, [r7, #12]
 8006e52:	1ad2      	subs	r2, r2, r3
 8006e54:	683b      	ldr	r3, [r7, #0]
 8006e56:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006e58:	4b0c      	ldr	r3, [pc, #48]	; (8006e8c <prvHeapInit+0xb4>)
 8006e5a:	681a      	ldr	r2, [r3, #0]
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006e60:	683b      	ldr	r3, [r7, #0]
 8006e62:	685b      	ldr	r3, [r3, #4]
 8006e64:	4a0a      	ldr	r2, [pc, #40]	; (8006e90 <prvHeapInit+0xb8>)
 8006e66:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	685b      	ldr	r3, [r3, #4]
 8006e6c:	4a09      	ldr	r2, [pc, #36]	; (8006e94 <prvHeapInit+0xbc>)
 8006e6e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006e70:	4b09      	ldr	r3, [pc, #36]	; (8006e98 <prvHeapInit+0xc0>)
 8006e72:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006e76:	601a      	str	r2, [r3, #0]
}
 8006e78:	bf00      	nop
 8006e7a:	3714      	adds	r7, #20
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	bc80      	pop	{r7}
 8006e80:	4770      	bx	lr
 8006e82:	bf00      	nop
 8006e84:	20000d7c 	.word	0x20000d7c
 8006e88:	2000197c 	.word	0x2000197c
 8006e8c:	20001984 	.word	0x20001984
 8006e90:	2000198c 	.word	0x2000198c
 8006e94:	20001988 	.word	0x20001988
 8006e98:	20001990 	.word	0x20001990

08006e9c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006e9c:	b480      	push	{r7}
 8006e9e:	b085      	sub	sp, #20
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006ea4:	4b27      	ldr	r3, [pc, #156]	; (8006f44 <prvInsertBlockIntoFreeList+0xa8>)
 8006ea6:	60fb      	str	r3, [r7, #12]
 8006ea8:	e002      	b.n	8006eb0 <prvInsertBlockIntoFreeList+0x14>
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	60fb      	str	r3, [r7, #12]
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	687a      	ldr	r2, [r7, #4]
 8006eb6:	429a      	cmp	r2, r3
 8006eb8:	d8f7      	bhi.n	8006eaa <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	685b      	ldr	r3, [r3, #4]
 8006ec2:	68ba      	ldr	r2, [r7, #8]
 8006ec4:	4413      	add	r3, r2
 8006ec6:	687a      	ldr	r2, [r7, #4]
 8006ec8:	429a      	cmp	r2, r3
 8006eca:	d108      	bne.n	8006ede <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	685a      	ldr	r2, [r3, #4]
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	685b      	ldr	r3, [r3, #4]
 8006ed4:	441a      	add	r2, r3
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	685b      	ldr	r3, [r3, #4]
 8006ee6:	68ba      	ldr	r2, [r7, #8]
 8006ee8:	441a      	add	r2, r3
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	429a      	cmp	r2, r3
 8006ef0:	d118      	bne.n	8006f24 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	681a      	ldr	r2, [r3, #0]
 8006ef6:	4b14      	ldr	r3, [pc, #80]	; (8006f48 <prvInsertBlockIntoFreeList+0xac>)
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	429a      	cmp	r2, r3
 8006efc:	d00d      	beq.n	8006f1a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	685a      	ldr	r2, [r3, #4]
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	685b      	ldr	r3, [r3, #4]
 8006f08:	441a      	add	r2, r3
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	681a      	ldr	r2, [r3, #0]
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	601a      	str	r2, [r3, #0]
 8006f18:	e008      	b.n	8006f2c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006f1a:	4b0b      	ldr	r3, [pc, #44]	; (8006f48 <prvInsertBlockIntoFreeList+0xac>)
 8006f1c:	681a      	ldr	r2, [r3, #0]
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	601a      	str	r2, [r3, #0]
 8006f22:	e003      	b.n	8006f2c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	681a      	ldr	r2, [r3, #0]
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006f2c:	68fa      	ldr	r2, [r7, #12]
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	429a      	cmp	r2, r3
 8006f32:	d002      	beq.n	8006f3a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	687a      	ldr	r2, [r7, #4]
 8006f38:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006f3a:	bf00      	nop
 8006f3c:	3714      	adds	r7, #20
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	bc80      	pop	{r7}
 8006f42:	4770      	bx	lr
 8006f44:	2000197c 	.word	0x2000197c
 8006f48:	20001984 	.word	0x20001984

08006f4c <__libc_init_array>:
 8006f4c:	b570      	push	{r4, r5, r6, lr}
 8006f4e:	2500      	movs	r5, #0
 8006f50:	4e0c      	ldr	r6, [pc, #48]	; (8006f84 <__libc_init_array+0x38>)
 8006f52:	4c0d      	ldr	r4, [pc, #52]	; (8006f88 <__libc_init_array+0x3c>)
 8006f54:	1ba4      	subs	r4, r4, r6
 8006f56:	10a4      	asrs	r4, r4, #2
 8006f58:	42a5      	cmp	r5, r4
 8006f5a:	d109      	bne.n	8006f70 <__libc_init_array+0x24>
 8006f5c:	f000 f85c 	bl	8007018 <_init>
 8006f60:	2500      	movs	r5, #0
 8006f62:	4e0a      	ldr	r6, [pc, #40]	; (8006f8c <__libc_init_array+0x40>)
 8006f64:	4c0a      	ldr	r4, [pc, #40]	; (8006f90 <__libc_init_array+0x44>)
 8006f66:	1ba4      	subs	r4, r4, r6
 8006f68:	10a4      	asrs	r4, r4, #2
 8006f6a:	42a5      	cmp	r5, r4
 8006f6c:	d105      	bne.n	8006f7a <__libc_init_array+0x2e>
 8006f6e:	bd70      	pop	{r4, r5, r6, pc}
 8006f70:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006f74:	4798      	blx	r3
 8006f76:	3501      	adds	r5, #1
 8006f78:	e7ee      	b.n	8006f58 <__libc_init_array+0xc>
 8006f7a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006f7e:	4798      	blx	r3
 8006f80:	3501      	adds	r5, #1
 8006f82:	e7f2      	b.n	8006f6a <__libc_init_array+0x1e>
 8006f84:	080076c0 	.word	0x080076c0
 8006f88:	080076c0 	.word	0x080076c0
 8006f8c:	080076c0 	.word	0x080076c0
 8006f90:	080076c4 	.word	0x080076c4

08006f94 <memcmp>:
 8006f94:	b530      	push	{r4, r5, lr}
 8006f96:	2400      	movs	r4, #0
 8006f98:	42a2      	cmp	r2, r4
 8006f9a:	d101      	bne.n	8006fa0 <memcmp+0xc>
 8006f9c:	2000      	movs	r0, #0
 8006f9e:	e007      	b.n	8006fb0 <memcmp+0x1c>
 8006fa0:	5d03      	ldrb	r3, [r0, r4]
 8006fa2:	3401      	adds	r4, #1
 8006fa4:	190d      	adds	r5, r1, r4
 8006fa6:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 8006faa:	42ab      	cmp	r3, r5
 8006fac:	d0f4      	beq.n	8006f98 <memcmp+0x4>
 8006fae:	1b58      	subs	r0, r3, r5
 8006fb0:	bd30      	pop	{r4, r5, pc}

08006fb2 <memcpy>:
 8006fb2:	b510      	push	{r4, lr}
 8006fb4:	1e43      	subs	r3, r0, #1
 8006fb6:	440a      	add	r2, r1
 8006fb8:	4291      	cmp	r1, r2
 8006fba:	d100      	bne.n	8006fbe <memcpy+0xc>
 8006fbc:	bd10      	pop	{r4, pc}
 8006fbe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006fc2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006fc6:	e7f7      	b.n	8006fb8 <memcpy+0x6>

08006fc8 <memset>:
 8006fc8:	4603      	mov	r3, r0
 8006fca:	4402      	add	r2, r0
 8006fcc:	4293      	cmp	r3, r2
 8006fce:	d100      	bne.n	8006fd2 <memset+0xa>
 8006fd0:	4770      	bx	lr
 8006fd2:	f803 1b01 	strb.w	r1, [r3], #1
 8006fd6:	e7f9      	b.n	8006fcc <memset+0x4>

08006fd8 <strchr>:
 8006fd8:	b2c9      	uxtb	r1, r1
 8006fda:	4603      	mov	r3, r0
 8006fdc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006fe0:	b11a      	cbz	r2, 8006fea <strchr+0x12>
 8006fe2:	428a      	cmp	r2, r1
 8006fe4:	d1f9      	bne.n	8006fda <strchr+0x2>
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	4770      	bx	lr
 8006fea:	2900      	cmp	r1, #0
 8006fec:	bf18      	it	ne
 8006fee:	2300      	movne	r3, #0
 8006ff0:	e7f9      	b.n	8006fe6 <strchr+0xe>

08006ff2 <strncmp>:
 8006ff2:	b510      	push	{r4, lr}
 8006ff4:	b16a      	cbz	r2, 8007012 <strncmp+0x20>
 8006ff6:	3901      	subs	r1, #1
 8006ff8:	1884      	adds	r4, r0, r2
 8006ffa:	f810 3b01 	ldrb.w	r3, [r0], #1
 8006ffe:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8007002:	4293      	cmp	r3, r2
 8007004:	d103      	bne.n	800700e <strncmp+0x1c>
 8007006:	42a0      	cmp	r0, r4
 8007008:	d001      	beq.n	800700e <strncmp+0x1c>
 800700a:	2b00      	cmp	r3, #0
 800700c:	d1f5      	bne.n	8006ffa <strncmp+0x8>
 800700e:	1a98      	subs	r0, r3, r2
 8007010:	bd10      	pop	{r4, pc}
 8007012:	4610      	mov	r0, r2
 8007014:	e7fc      	b.n	8007010 <strncmp+0x1e>
	...

08007018 <_init>:
 8007018:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800701a:	bf00      	nop
 800701c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800701e:	bc08      	pop	{r3}
 8007020:	469e      	mov	lr, r3
 8007022:	4770      	bx	lr

08007024 <_fini>:
 8007024:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007026:	bf00      	nop
 8007028:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800702a:	bc08      	pop	{r3}
 800702c:	469e      	mov	lr, r3
 800702e:	4770      	bx	lr
