#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000145088f4f70 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000014508967bf0_0 .net "PC", 31 0, v0000014508961080_0;  1 drivers
v0000014508966430_0 .var "clk", 0 0;
v0000014508966610_0 .net "clkout", 0 0, L_00000145089b0590;  1 drivers
v00000145089678d0_0 .net "cycles_consumed", 31 0, v00000145089647e0_0;  1 drivers
v0000014508966570_0 .var "rst", 0 0;
S_0000014508896580 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000145088f4f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000014508909a40 .param/l "RType" 0 4 2, C4<000000>;
P_0000014508909a78 .param/l "add" 0 4 5, C4<100000>;
P_0000014508909ab0 .param/l "addi" 0 4 8, C4<001000>;
P_0000014508909ae8 .param/l "addu" 0 4 5, C4<100001>;
P_0000014508909b20 .param/l "and_" 0 4 5, C4<100100>;
P_0000014508909b58 .param/l "andi" 0 4 8, C4<001100>;
P_0000014508909b90 .param/l "beq" 0 4 10, C4<000100>;
P_0000014508909bc8 .param/l "bne" 0 4 10, C4<000101>;
P_0000014508909c00 .param/l "handler_addr" 0 3 4, C4<00000000000000000000001111101000>;
P_0000014508909c38 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000014508909c70 .param/l "j" 0 4 12, C4<000010>;
P_0000014508909ca8 .param/l "jal" 0 4 12, C4<000011>;
P_0000014508909ce0 .param/l "jr" 0 4 6, C4<001000>;
P_0000014508909d18 .param/l "lw" 0 4 8, C4<100011>;
P_0000014508909d50 .param/l "nor_" 0 4 5, C4<100111>;
P_0000014508909d88 .param/l "or_" 0 4 5, C4<100101>;
P_0000014508909dc0 .param/l "ori" 0 4 8, C4<001101>;
P_0000014508909df8 .param/l "sgt" 0 4 6, C4<101011>;
P_0000014508909e30 .param/l "sll" 0 4 6, C4<000000>;
P_0000014508909e68 .param/l "slt" 0 4 5, C4<101010>;
P_0000014508909ea0 .param/l "slti" 0 4 8, C4<101010>;
P_0000014508909ed8 .param/l "srl" 0 4 6, C4<000010>;
P_0000014508909f10 .param/l "sub" 0 4 5, C4<100010>;
P_0000014508909f48 .param/l "subu" 0 4 5, C4<100011>;
P_0000014508909f80 .param/l "sw" 0 4 8, C4<101011>;
P_0000014508909fb8 .param/l "xor_" 0 4 5, C4<100110>;
P_0000014508909ff0 .param/l "xori" 0 4 8, C4<001110>;
L_00000145088d6620 .functor NOT 1, v0000014508966570_0, C4<0>, C4<0>, C4<0>;
L_00000145089b0670 .functor NOT 1, v0000014508966570_0, C4<0>, C4<0>, C4<0>;
L_00000145089b0750 .functor NOT 1, v0000014508966570_0, C4<0>, C4<0>, C4<0>;
L_00000145089b0210 .functor NOT 1, v0000014508966570_0, C4<0>, C4<0>, C4<0>;
L_00000145089b0ad0 .functor NOT 1, v0000014508966570_0, C4<0>, C4<0>, C4<0>;
L_00000145089b0520 .functor NOT 1, v0000014508966570_0, C4<0>, C4<0>, C4<0>;
L_00000145089b04b0 .functor NOT 1, v0000014508966570_0, C4<0>, C4<0>, C4<0>;
L_00000145089b0fa0 .functor NOT 1, v0000014508966570_0, C4<0>, C4<0>, C4<0>;
L_00000145089b0590 .functor OR 1, v0000014508966430_0, v00000145088f7c30_0, C4<0>, C4<0>;
L_00000145089b1010 .functor OR 1, L_0000014508967790, L_0000014508966d90, C4<0>, C4<0>;
L_00000145089b0f30 .functor AND 1, L_0000014508967830, L_00000145089667f0, C4<1>, C4<1>;
L_00000145089b0d00 .functor NOT 1, v0000014508966570_0, C4<0>, C4<0>, C4<0>;
L_00000145089b0130 .functor OR 1, L_00000145089c4380, L_00000145089c3340, C4<0>, C4<0>;
L_00000145089b0600 .functor OR 1, L_00000145089b0130, L_00000145089c44c0, C4<0>, C4<0>;
L_00000145089b0910 .functor OR 1, L_00000145089c4e20, L_00000145089c47e0, C4<0>, C4<0>;
L_00000145089b0bb0 .functor AND 1, L_00000145089c42e0, L_00000145089b0910, C4<1>, C4<1>;
L_00000145089b0980 .functor OR 1, L_00000145089c37a0, L_00000145089c4b00, C4<0>, C4<0>;
L_00000145089b01a0 .functor AND 1, L_00000145089c3700, L_00000145089b0980, C4<1>, C4<1>;
L_00000145089b0a60 .functor NOT 1, L_00000145089b0590, C4<0>, C4<0>, C4<0>;
v0000014508961120_0 .net "ALUOp", 3 0, v00000145088f7870_0;  1 drivers
v0000014508960680_0 .net "ALUResult", 31 0, v0000014508929d00_0;  1 drivers
v0000014508961e40_0 .net "ALUSrc", 0 0, v00000145088f89f0_0;  1 drivers
v00000145089600e0_0 .net "ALUin2", 31 0, L_00000145089c3520;  1 drivers
v0000014508961ee0_0 .net "MemReadEn", 0 0, v00000145088f8090_0;  1 drivers
v0000014508960cc0_0 .net "MemWriteEn", 0 0, v00000145088f8c70_0;  1 drivers
v00000145089607c0_0 .net "MemtoReg", 0 0, v00000145088f90d0_0;  1 drivers
v0000014508961940_0 .net "PC", 31 0, v0000014508961080_0;  alias, 1 drivers
v0000014508960fe0_0 .net "PCPlus1", 31 0, L_00000145089664d0;  1 drivers
v00000145089611c0_0 .net "PCsrc", 1 0, v000001450892ad40_0;  1 drivers
v0000014508960d60_0 .net "RegDst", 0 0, v00000145088f95d0_0;  1 drivers
v00000145089614e0_0 .net "RegWriteEn", 0 0, v00000145088f7af0_0;  1 drivers
v0000014508960e00_0 .net "WriteRegister", 4 0, L_00000145089c3200;  1 drivers
v0000014508961bc0_0 .net *"_ivl_0", 0 0, L_00000145088d6620;  1 drivers
L_0000014508968120 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000145089602c0_0 .net/2u *"_ivl_10", 4 0, L_0000014508968120;  1 drivers
L_0000014508968510 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014508960720_0 .net *"_ivl_101", 15 0, L_0000014508968510;  1 drivers
v0000014508960f40_0 .net *"_ivl_102", 31 0, L_0000014508966e30;  1 drivers
L_0000014508968558 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000145089619e0_0 .net *"_ivl_105", 25 0, L_0000014508968558;  1 drivers
L_00000145089685a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014508961c60_0 .net/2u *"_ivl_106", 31 0, L_00000145089685a0;  1 drivers
v0000014508961b20_0 .net *"_ivl_108", 0 0, L_0000014508967830;  1 drivers
L_00000145089685e8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000014508960360_0 .net/2u *"_ivl_110", 5 0, L_00000145089685e8;  1 drivers
v0000014508960ea0_0 .net *"_ivl_112", 0 0, L_00000145089667f0;  1 drivers
v0000014508961f80_0 .net *"_ivl_115", 0 0, L_00000145089b0f30;  1 drivers
v0000014508961260_0 .net *"_ivl_116", 47 0, L_0000014508966890;  1 drivers
L_0000014508968630 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014508961300_0 .net *"_ivl_119", 15 0, L_0000014508968630;  1 drivers
L_0000014508968168 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000014508961620_0 .net/2u *"_ivl_12", 5 0, L_0000014508968168;  1 drivers
v0000014508960180_0 .net *"_ivl_120", 47 0, L_0000014508966930;  1 drivers
L_0000014508968678 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014508961a80_0 .net *"_ivl_123", 15 0, L_0000014508968678;  1 drivers
v0000014508961d00_0 .net *"_ivl_125", 0 0, L_0000014508966bb0;  1 drivers
v0000014508960220_0 .net *"_ivl_126", 31 0, L_0000014508966a70;  1 drivers
v00000145089604a0_0 .net *"_ivl_128", 47 0, L_0000014508966b10;  1 drivers
v00000145089618a0_0 .net *"_ivl_130", 47 0, L_0000014508966ed0;  1 drivers
v0000014508960540_0 .net *"_ivl_132", 47 0, L_00000145089671f0;  1 drivers
v0000014508960ae0_0 .net *"_ivl_134", 47 0, L_0000014508967330;  1 drivers
L_00000145089686c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014508961800_0 .net/2u *"_ivl_138", 1 0, L_00000145089686c0;  1 drivers
v0000014508960900_0 .net *"_ivl_14", 0 0, L_00000145089670b0;  1 drivers
v00000145089609a0_0 .net *"_ivl_140", 0 0, L_0000014508967970;  1 drivers
L_0000014508968708 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000014508960a40_0 .net/2u *"_ivl_142", 1 0, L_0000014508968708;  1 drivers
v0000014508961760_0 .net *"_ivl_144", 0 0, L_0000014508967ab0;  1 drivers
L_0000014508968750 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000014508960b80_0 .net/2u *"_ivl_146", 1 0, L_0000014508968750;  1 drivers
v0000014508960c20_0 .net *"_ivl_148", 0 0, L_00000145089c35c0;  1 drivers
L_0000014508968798 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v00000145089613a0_0 .net/2u *"_ivl_150", 31 0, L_0000014508968798;  1 drivers
L_00000145089687e0 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000014508961440_0 .net/2u *"_ivl_152", 31 0, L_00000145089687e0;  1 drivers
v0000014508961580_0 .net *"_ivl_154", 31 0, L_00000145089c4420;  1 drivers
v00000145089616c0_0 .net *"_ivl_156", 31 0, L_00000145089c3160;  1 drivers
L_00000145089681b0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000145089622d0_0 .net/2u *"_ivl_16", 4 0, L_00000145089681b0;  1 drivers
v00000145089636d0_0 .net *"_ivl_160", 0 0, L_00000145089b0d00;  1 drivers
L_0000014508968870 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014508962230_0 .net/2u *"_ivl_162", 31 0, L_0000014508968870;  1 drivers
L_0000014508968948 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000014508963e50_0 .net/2u *"_ivl_166", 5 0, L_0000014508968948;  1 drivers
v0000014508963090_0 .net *"_ivl_168", 0 0, L_00000145089c4380;  1 drivers
L_0000014508968990 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000014508963950_0 .net/2u *"_ivl_170", 5 0, L_0000014508968990;  1 drivers
v0000014508963130_0 .net *"_ivl_172", 0 0, L_00000145089c3340;  1 drivers
v00000145089627d0_0 .net *"_ivl_175", 0 0, L_00000145089b0130;  1 drivers
L_00000145089689d8 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000014508962410_0 .net/2u *"_ivl_176", 5 0, L_00000145089689d8;  1 drivers
v00000145089625f0_0 .net *"_ivl_178", 0 0, L_00000145089c44c0;  1 drivers
v0000014508963ef0_0 .net *"_ivl_181", 0 0, L_00000145089b0600;  1 drivers
L_0000014508968a20 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014508962f50_0 .net/2u *"_ivl_182", 15 0, L_0000014508968a20;  1 drivers
v00000145089629b0_0 .net *"_ivl_184", 31 0, L_00000145089c4ba0;  1 drivers
v0000014508963630_0 .net *"_ivl_187", 0 0, L_00000145089c49c0;  1 drivers
v0000014508963b30_0 .net *"_ivl_188", 15 0, L_00000145089c4560;  1 drivers
v0000014508962370_0 .net *"_ivl_19", 4 0, L_00000145089669d0;  1 drivers
v0000014508962a50_0 .net *"_ivl_190", 31 0, L_00000145089c4d80;  1 drivers
v0000014508963450_0 .net *"_ivl_194", 31 0, L_00000145089c3a20;  1 drivers
L_0000014508968a68 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014508962870_0 .net *"_ivl_197", 25 0, L_0000014508968a68;  1 drivers
L_0000014508968ab0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014508963f90_0 .net/2u *"_ivl_198", 31 0, L_0000014508968ab0;  1 drivers
L_00000145089680d8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000145089639f0_0 .net/2u *"_ivl_2", 5 0, L_00000145089680d8;  1 drivers
v00000145089624b0_0 .net *"_ivl_20", 4 0, L_0000014508967b50;  1 drivers
v0000014508963770_0 .net *"_ivl_200", 0 0, L_00000145089c42e0;  1 drivers
L_0000014508968af8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000014508963a90_0 .net/2u *"_ivl_202", 5 0, L_0000014508968af8;  1 drivers
v0000014508963bd0_0 .net *"_ivl_204", 0 0, L_00000145089c4e20;  1 drivers
L_0000014508968b40 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000014508963db0_0 .net/2u *"_ivl_206", 5 0, L_0000014508968b40;  1 drivers
v00000145089620f0_0 .net *"_ivl_208", 0 0, L_00000145089c47e0;  1 drivers
v0000014508962690_0 .net *"_ivl_211", 0 0, L_00000145089b0910;  1 drivers
v0000014508962190_0 .net *"_ivl_213", 0 0, L_00000145089b0bb0;  1 drivers
L_0000014508968b88 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000014508962550_0 .net/2u *"_ivl_214", 5 0, L_0000014508968b88;  1 drivers
v0000014508963590_0 .net *"_ivl_216", 0 0, L_00000145089c4600;  1 drivers
L_0000014508968bd0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000145089633b0_0 .net/2u *"_ivl_218", 31 0, L_0000014508968bd0;  1 drivers
v0000014508962730_0 .net *"_ivl_220", 31 0, L_00000145089c4ec0;  1 drivers
v0000014508962910_0 .net *"_ivl_224", 31 0, L_00000145089c3660;  1 drivers
L_0000014508968c18 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014508962af0_0 .net *"_ivl_227", 25 0, L_0000014508968c18;  1 drivers
L_0000014508968c60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014508962b90_0 .net/2u *"_ivl_228", 31 0, L_0000014508968c60;  1 drivers
v0000014508962c30_0 .net *"_ivl_230", 0 0, L_00000145089c3700;  1 drivers
L_0000014508968ca8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000145089631d0_0 .net/2u *"_ivl_232", 5 0, L_0000014508968ca8;  1 drivers
v0000014508963d10_0 .net *"_ivl_234", 0 0, L_00000145089c37a0;  1 drivers
L_0000014508968cf0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000014508962cd0_0 .net/2u *"_ivl_236", 5 0, L_0000014508968cf0;  1 drivers
v0000014508962d70_0 .net *"_ivl_238", 0 0, L_00000145089c4b00;  1 drivers
v0000014508963310_0 .net *"_ivl_24", 0 0, L_00000145089b0750;  1 drivers
v0000014508962e10_0 .net *"_ivl_241", 0 0, L_00000145089b0980;  1 drivers
v0000014508962eb0_0 .net *"_ivl_243", 0 0, L_00000145089b01a0;  1 drivers
L_0000014508968d38 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000014508962ff0_0 .net/2u *"_ivl_244", 5 0, L_0000014508968d38;  1 drivers
v0000014508963270_0 .net *"_ivl_246", 0 0, L_00000145089c38e0;  1 drivers
v00000145089634f0_0 .net *"_ivl_248", 31 0, L_00000145089c46a0;  1 drivers
L_00000145089681f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000014508963810_0 .net/2u *"_ivl_26", 4 0, L_00000145089681f8;  1 drivers
v0000014508963c70_0 .net *"_ivl_29", 4 0, L_0000014508967a10;  1 drivers
v00000145089638b0_0 .net *"_ivl_32", 0 0, L_00000145089b0210;  1 drivers
L_0000014508968240 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000014508964f60_0 .net/2u *"_ivl_34", 4 0, L_0000014508968240;  1 drivers
v0000014508965aa0_0 .net *"_ivl_37", 4 0, L_0000014508967c90;  1 drivers
v00000145089646a0_0 .net *"_ivl_40", 0 0, L_00000145089b0ad0;  1 drivers
L_0000014508968288 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000145089650a0_0 .net/2u *"_ivl_42", 15 0, L_0000014508968288;  1 drivers
v00000145089649c0_0 .net *"_ivl_45", 15 0, L_0000014508967290;  1 drivers
v00000145089658c0_0 .net *"_ivl_48", 0 0, L_00000145089b0520;  1 drivers
v0000014508965960_0 .net *"_ivl_5", 5 0, L_0000014508967e70;  1 drivers
L_00000145089682d0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014508964560_0 .net/2u *"_ivl_50", 36 0, L_00000145089682d0;  1 drivers
L_0000014508968318 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014508965d20_0 .net/2u *"_ivl_52", 31 0, L_0000014508968318;  1 drivers
v0000014508965e60_0 .net *"_ivl_55", 4 0, L_0000014508966250;  1 drivers
v0000014508964d80_0 .net *"_ivl_56", 36 0, L_0000014508967f10;  1 drivers
v0000014508964ce0_0 .net *"_ivl_58", 36 0, L_0000014508967fb0;  1 drivers
v0000014508965be0_0 .net *"_ivl_62", 0 0, L_00000145089b04b0;  1 drivers
L_0000014508968360 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000014508964740_0 .net/2u *"_ivl_64", 5 0, L_0000014508968360;  1 drivers
v0000014508965640_0 .net *"_ivl_67", 5 0, L_0000014508966110;  1 drivers
v00000145089656e0_0 .net *"_ivl_70", 0 0, L_00000145089b0fa0;  1 drivers
L_00000145089683a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014508964ba0_0 .net/2u *"_ivl_72", 57 0, L_00000145089683a8;  1 drivers
L_00000145089683f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014508965b40_0 .net/2u *"_ivl_74", 31 0, L_00000145089683f0;  1 drivers
v0000014508965780_0 .net *"_ivl_77", 25 0, L_0000014508967dd0;  1 drivers
v0000014508965a00_0 .net *"_ivl_78", 57 0, L_00000145089661b0;  1 drivers
v0000014508964240_0 .net *"_ivl_8", 0 0, L_00000145089b0670;  1 drivers
v0000014508965c80_0 .net *"_ivl_80", 57 0, L_0000014508967470;  1 drivers
L_0000014508968438 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000014508965320_0 .net/2u *"_ivl_84", 31 0, L_0000014508968438;  1 drivers
L_0000014508968480 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000014508965140_0 .net/2u *"_ivl_88", 5 0, L_0000014508968480;  1 drivers
v00000145089653c0_0 .net *"_ivl_90", 0 0, L_0000014508967790;  1 drivers
L_00000145089684c8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000014508965dc0_0 .net/2u *"_ivl_92", 5 0, L_00000145089684c8;  1 drivers
v0000014508964420_0 .net *"_ivl_94", 0 0, L_0000014508966d90;  1 drivers
v0000014508965f00_0 .net *"_ivl_97", 0 0, L_00000145089b1010;  1 drivers
v0000014508964b00_0 .net *"_ivl_98", 47 0, L_0000014508966750;  1 drivers
v00000145089651e0_0 .net "adderResult", 31 0, L_0000014508967510;  1 drivers
v0000014508965fa0_0 .net "address", 31 0, L_0000014508966390;  1 drivers
v0000014508964100_0 .net "clk", 0 0, L_00000145089b0590;  alias, 1 drivers
v00000145089647e0_0 .var "cycles_consumed", 31 0;
o0000014508931048 .functor BUFZ 1, C4<z>; HiZ drive
v0000014508965500_0 .net "excep_flag", 0 0, o0000014508931048;  0 drivers
v00000145089641a0_0 .net "extImm", 31 0, L_00000145089c33e0;  1 drivers
v00000145089642e0_0 .net "funct", 5 0, L_00000145089666b0;  1 drivers
v0000014508964c40_0 .net "hlt", 0 0, v00000145088f7c30_0;  1 drivers
v0000014508964380_0 .net "imm", 15 0, L_0000014508966c50;  1 drivers
v0000014508965280_0 .net "immediate", 31 0, L_00000145089c3480;  1 drivers
v00000145089644c0_0 .net "input_clk", 0 0, v0000014508966430_0;  1 drivers
v0000014508964600_0 .net "instruction", 31 0, L_00000145089c3b60;  1 drivers
v0000014508964880_0 .net "memoryReadData", 31 0, v000001450892a520_0;  1 drivers
v0000014508964e20_0 .net "nextPC", 31 0, L_00000145089c3de0;  1 drivers
v0000014508965820_0 .net "opcode", 5 0, L_0000014508966cf0;  1 drivers
v0000014508964920_0 .net "rd", 4 0, L_00000145089675b0;  1 drivers
v0000014508964a60_0 .net "readData1", 31 0, L_00000145089b0d70;  1 drivers
v0000014508964ec0_0 .net "readData1_w", 31 0, L_00000145089c4920;  1 drivers
v0000014508965000_0 .net "readData2", 31 0, L_00000145089b0c90;  1 drivers
v0000014508965460_0 .net "rs", 4 0, L_0000014508967d30;  1 drivers
v00000145089655a0_0 .net "rst", 0 0, v0000014508966570_0;  1 drivers
v00000145089673d0_0 .net "rt", 4 0, L_00000145089662f0;  1 drivers
v0000014508966f70_0 .net "shamt", 31 0, L_0000014508967150;  1 drivers
v0000014508967650_0 .net "wire_instruction", 31 0, L_00000145089b0360;  1 drivers
v00000145089676f0_0 .net "writeData", 31 0, L_00000145089c41a0;  1 drivers
v0000014508967010_0 .net "zero", 0 0, L_00000145089c3e80;  1 drivers
L_0000014508967e70 .part L_00000145089c3b60, 26, 6;
L_0000014508966cf0 .functor MUXZ 6, L_0000014508967e70, L_00000145089680d8, L_00000145088d6620, C4<>;
L_00000145089670b0 .cmp/eq 6, L_0000014508966cf0, L_0000014508968168;
L_00000145089669d0 .part L_00000145089c3b60, 11, 5;
L_0000014508967b50 .functor MUXZ 5, L_00000145089669d0, L_00000145089681b0, L_00000145089670b0, C4<>;
L_00000145089675b0 .functor MUXZ 5, L_0000014508967b50, L_0000014508968120, L_00000145089b0670, C4<>;
L_0000014508967a10 .part L_00000145089c3b60, 21, 5;
L_0000014508967d30 .functor MUXZ 5, L_0000014508967a10, L_00000145089681f8, L_00000145089b0750, C4<>;
L_0000014508967c90 .part L_00000145089c3b60, 16, 5;
L_00000145089662f0 .functor MUXZ 5, L_0000014508967c90, L_0000014508968240, L_00000145089b0210, C4<>;
L_0000014508967290 .part L_00000145089c3b60, 0, 16;
L_0000014508966c50 .functor MUXZ 16, L_0000014508967290, L_0000014508968288, L_00000145089b0ad0, C4<>;
L_0000014508966250 .part L_00000145089c3b60, 6, 5;
L_0000014508967f10 .concat [ 5 32 0 0], L_0000014508966250, L_0000014508968318;
L_0000014508967fb0 .functor MUXZ 37, L_0000014508967f10, L_00000145089682d0, L_00000145089b0520, C4<>;
L_0000014508967150 .part L_0000014508967fb0, 0, 32;
L_0000014508966110 .part L_00000145089c3b60, 0, 6;
L_00000145089666b0 .functor MUXZ 6, L_0000014508966110, L_0000014508968360, L_00000145089b04b0, C4<>;
L_0000014508967dd0 .part L_00000145089c3b60, 0, 26;
L_00000145089661b0 .concat [ 26 32 0 0], L_0000014508967dd0, L_00000145089683f0;
L_0000014508967470 .functor MUXZ 58, L_00000145089661b0, L_00000145089683a8, L_00000145089b0fa0, C4<>;
L_0000014508966390 .part L_0000014508967470, 0, 32;
L_00000145089664d0 .arith/sum 32, v0000014508961080_0, L_0000014508968438;
L_0000014508967790 .cmp/eq 6, L_0000014508966cf0, L_0000014508968480;
L_0000014508966d90 .cmp/eq 6, L_0000014508966cf0, L_00000145089684c8;
L_0000014508966750 .concat [ 32 16 0 0], L_0000014508966390, L_0000014508968510;
L_0000014508966e30 .concat [ 6 26 0 0], L_0000014508966cf0, L_0000014508968558;
L_0000014508967830 .cmp/eq 32, L_0000014508966e30, L_00000145089685a0;
L_00000145089667f0 .cmp/eq 6, L_00000145089666b0, L_00000145089685e8;
L_0000014508966890 .concat [ 32 16 0 0], L_00000145089b0d70, L_0000014508968630;
L_0000014508966930 .concat [ 32 16 0 0], v0000014508961080_0, L_0000014508968678;
L_0000014508966bb0 .part L_0000014508966c50, 15, 1;
LS_0000014508966a70_0_0 .concat [ 1 1 1 1], L_0000014508966bb0, L_0000014508966bb0, L_0000014508966bb0, L_0000014508966bb0;
LS_0000014508966a70_0_4 .concat [ 1 1 1 1], L_0000014508966bb0, L_0000014508966bb0, L_0000014508966bb0, L_0000014508966bb0;
LS_0000014508966a70_0_8 .concat [ 1 1 1 1], L_0000014508966bb0, L_0000014508966bb0, L_0000014508966bb0, L_0000014508966bb0;
LS_0000014508966a70_0_12 .concat [ 1 1 1 1], L_0000014508966bb0, L_0000014508966bb0, L_0000014508966bb0, L_0000014508966bb0;
LS_0000014508966a70_0_16 .concat [ 1 1 1 1], L_0000014508966bb0, L_0000014508966bb0, L_0000014508966bb0, L_0000014508966bb0;
LS_0000014508966a70_0_20 .concat [ 1 1 1 1], L_0000014508966bb0, L_0000014508966bb0, L_0000014508966bb0, L_0000014508966bb0;
LS_0000014508966a70_0_24 .concat [ 1 1 1 1], L_0000014508966bb0, L_0000014508966bb0, L_0000014508966bb0, L_0000014508966bb0;
LS_0000014508966a70_0_28 .concat [ 1 1 1 1], L_0000014508966bb0, L_0000014508966bb0, L_0000014508966bb0, L_0000014508966bb0;
LS_0000014508966a70_1_0 .concat [ 4 4 4 4], LS_0000014508966a70_0_0, LS_0000014508966a70_0_4, LS_0000014508966a70_0_8, LS_0000014508966a70_0_12;
LS_0000014508966a70_1_4 .concat [ 4 4 4 4], LS_0000014508966a70_0_16, LS_0000014508966a70_0_20, LS_0000014508966a70_0_24, LS_0000014508966a70_0_28;
L_0000014508966a70 .concat [ 16 16 0 0], LS_0000014508966a70_1_0, LS_0000014508966a70_1_4;
L_0000014508966b10 .concat [ 16 32 0 0], L_0000014508966c50, L_0000014508966a70;
L_0000014508966ed0 .arith/sum 48, L_0000014508966930, L_0000014508966b10;
L_00000145089671f0 .functor MUXZ 48, L_0000014508966ed0, L_0000014508966890, L_00000145089b0f30, C4<>;
L_0000014508967330 .functor MUXZ 48, L_00000145089671f0, L_0000014508966750, L_00000145089b1010, C4<>;
L_0000014508967510 .part L_0000014508967330, 0, 32;
L_0000014508967970 .cmp/eq 2, v000001450892ad40_0, L_00000145089686c0;
L_0000014508967ab0 .cmp/eq 2, v000001450892ad40_0, L_0000014508968708;
L_00000145089c35c0 .cmp/eq 2, v000001450892ad40_0, L_0000014508968750;
L_00000145089c4420 .functor MUXZ 32, L_00000145089687e0, L_0000014508968798, L_00000145089c35c0, C4<>;
L_00000145089c3160 .functor MUXZ 32, L_00000145089c4420, L_0000014508967510, L_0000014508967ab0, C4<>;
L_00000145089c3de0 .functor MUXZ 32, L_00000145089c3160, L_00000145089664d0, L_0000014508967970, C4<>;
L_00000145089c3b60 .functor MUXZ 32, L_00000145089b0360, L_0000014508968870, L_00000145089b0d00, C4<>;
L_00000145089c4380 .cmp/eq 6, L_0000014508966cf0, L_0000014508968948;
L_00000145089c3340 .cmp/eq 6, L_0000014508966cf0, L_0000014508968990;
L_00000145089c44c0 .cmp/eq 6, L_0000014508966cf0, L_00000145089689d8;
L_00000145089c4ba0 .concat [ 16 16 0 0], L_0000014508966c50, L_0000014508968a20;
L_00000145089c49c0 .part L_0000014508966c50, 15, 1;
LS_00000145089c4560_0_0 .concat [ 1 1 1 1], L_00000145089c49c0, L_00000145089c49c0, L_00000145089c49c0, L_00000145089c49c0;
LS_00000145089c4560_0_4 .concat [ 1 1 1 1], L_00000145089c49c0, L_00000145089c49c0, L_00000145089c49c0, L_00000145089c49c0;
LS_00000145089c4560_0_8 .concat [ 1 1 1 1], L_00000145089c49c0, L_00000145089c49c0, L_00000145089c49c0, L_00000145089c49c0;
LS_00000145089c4560_0_12 .concat [ 1 1 1 1], L_00000145089c49c0, L_00000145089c49c0, L_00000145089c49c0, L_00000145089c49c0;
L_00000145089c4560 .concat [ 4 4 4 4], LS_00000145089c4560_0_0, LS_00000145089c4560_0_4, LS_00000145089c4560_0_8, LS_00000145089c4560_0_12;
L_00000145089c4d80 .concat [ 16 16 0 0], L_0000014508966c50, L_00000145089c4560;
L_00000145089c33e0 .functor MUXZ 32, L_00000145089c4d80, L_00000145089c4ba0, L_00000145089b0600, C4<>;
L_00000145089c3a20 .concat [ 6 26 0 0], L_0000014508966cf0, L_0000014508968a68;
L_00000145089c42e0 .cmp/eq 32, L_00000145089c3a20, L_0000014508968ab0;
L_00000145089c4e20 .cmp/eq 6, L_00000145089666b0, L_0000014508968af8;
L_00000145089c47e0 .cmp/eq 6, L_00000145089666b0, L_0000014508968b40;
L_00000145089c4600 .cmp/eq 6, L_0000014508966cf0, L_0000014508968b88;
L_00000145089c4ec0 .functor MUXZ 32, L_00000145089c33e0, L_0000014508968bd0, L_00000145089c4600, C4<>;
L_00000145089c3480 .functor MUXZ 32, L_00000145089c4ec0, L_0000014508967150, L_00000145089b0bb0, C4<>;
L_00000145089c3660 .concat [ 6 26 0 0], L_0000014508966cf0, L_0000014508968c18;
L_00000145089c3700 .cmp/eq 32, L_00000145089c3660, L_0000014508968c60;
L_00000145089c37a0 .cmp/eq 6, L_00000145089666b0, L_0000014508968ca8;
L_00000145089c4b00 .cmp/eq 6, L_00000145089666b0, L_0000014508968cf0;
L_00000145089c38e0 .cmp/eq 6, L_0000014508966cf0, L_0000014508968d38;
L_00000145089c46a0 .functor MUXZ 32, L_00000145089b0d70, v0000014508961080_0, L_00000145089c38e0, C4<>;
L_00000145089c4920 .functor MUXZ 32, L_00000145089c46a0, L_00000145089b0c90, L_00000145089b01a0, C4<>;
S_0000014508896710 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_0000014508896580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000145088e64f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000145089b0de0 .functor NOT 1, v00000145088f89f0_0, C4<0>, C4<0>, C4<0>;
v00000145088f83b0_0 .net *"_ivl_0", 0 0, L_00000145089b0de0;  1 drivers
v00000145088f7d70_0 .net "in1", 31 0, L_00000145089b0c90;  alias, 1 drivers
v00000145088f8f90_0 .net "in2", 31 0, L_00000145089c3480;  alias, 1 drivers
v00000145088f8a90_0 .net "out", 31 0, L_00000145089c3520;  alias, 1 drivers
v00000145088f8b30_0 .net "s", 0 0, v00000145088f89f0_0;  alias, 1 drivers
L_00000145089c3520 .functor MUXZ 32, L_00000145089c3480, L_00000145089b0c90, L_00000145089b0de0, C4<>;
S_00000145088429c0 .scope module, "CU" "controlUnit" 3 68, 6 1 0, S_0000014508896580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000014508928b10 .param/l "RType" 0 4 2, C4<000000>;
P_0000014508928b48 .param/l "add" 0 4 5, C4<100000>;
P_0000014508928b80 .param/l "addi" 0 4 8, C4<001000>;
P_0000014508928bb8 .param/l "addu" 0 4 5, C4<100001>;
P_0000014508928bf0 .param/l "and_" 0 4 5, C4<100100>;
P_0000014508928c28 .param/l "andi" 0 4 8, C4<001100>;
P_0000014508928c60 .param/l "beq" 0 4 10, C4<000100>;
P_0000014508928c98 .param/l "bne" 0 4 10, C4<000101>;
P_0000014508928cd0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000014508928d08 .param/l "j" 0 4 12, C4<000010>;
P_0000014508928d40 .param/l "jal" 0 4 12, C4<000011>;
P_0000014508928d78 .param/l "jr" 0 4 6, C4<001000>;
P_0000014508928db0 .param/l "lw" 0 4 8, C4<100011>;
P_0000014508928de8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000014508928e20 .param/l "or_" 0 4 5, C4<100101>;
P_0000014508928e58 .param/l "ori" 0 4 8, C4<001101>;
P_0000014508928e90 .param/l "sgt" 0 4 6, C4<101011>;
P_0000014508928ec8 .param/l "sll" 0 4 6, C4<000000>;
P_0000014508928f00 .param/l "slt" 0 4 5, C4<101010>;
P_0000014508928f38 .param/l "slti" 0 4 8, C4<101010>;
P_0000014508928f70 .param/l "srl" 0 4 6, C4<000010>;
P_0000014508928fa8 .param/l "sub" 0 4 5, C4<100010>;
P_0000014508928fe0 .param/l "subu" 0 4 5, C4<100011>;
P_0000014508929018 .param/l "sw" 0 4 8, C4<101011>;
P_0000014508929050 .param/l "xor_" 0 4 5, C4<100110>;
P_0000014508929088 .param/l "xori" 0 4 8, C4<001110>;
v00000145088f7870_0 .var "ALUOp", 3 0;
v00000145088f89f0_0 .var "ALUSrc", 0 0;
v00000145088f8090_0 .var "MemReadEn", 0 0;
v00000145088f8c70_0 .var "MemWriteEn", 0 0;
v00000145088f90d0_0 .var "MemtoReg", 0 0;
v00000145088f95d0_0 .var "RegDst", 0 0;
v00000145088f7af0_0 .var "RegWriteEn", 0 0;
v00000145088f81d0_0 .net "funct", 5 0, L_00000145089666b0;  alias, 1 drivers
v00000145088f7c30_0 .var "hlt", 0 0;
v00000145088f8270_0 .net "opcode", 5 0, L_0000014508966cf0;  alias, 1 drivers
v00000145088f8590_0 .net "rst", 0 0, v0000014508966570_0;  alias, 1 drivers
E_00000145088e6230 .event anyedge, v00000145088f8590_0, v00000145088f8270_0, v00000145088f81d0_0;
S_0000014508842b50 .scope module, "InstMem" "IM" 3 64, 7 1 0, S_0000014508896580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000145088e5870 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000145089b0360 .functor BUFZ 32, L_00000145089c4a60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000145088f7cd0_0 .net "Data_Out", 31 0, L_00000145089b0360;  alias, 1 drivers
v00000145088f7e10 .array "InstMem", 0 1023, 31 0;
v00000145088f8630_0 .net *"_ivl_0", 31 0, L_00000145089c4a60;  1 drivers
v00000145088f86d0_0 .net *"_ivl_3", 9 0, L_00000145089c4100;  1 drivers
v00000145088f8d10_0 .net *"_ivl_4", 11 0, L_00000145089c5000;  1 drivers
L_0000014508968828 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000145088d4120_0 .net *"_ivl_7", 1 0, L_0000014508968828;  1 drivers
v00000145088d4940_0 .net "addr", 31 0, v0000014508961080_0;  alias, 1 drivers
v000001450892a7a0_0 .var/i "i", 31 0;
L_00000145089c4a60 .array/port v00000145088f7e10, L_00000145089c5000;
L_00000145089c4100 .part v0000014508961080_0, 0, 10;
L_00000145089c5000 .concat [ 10 2 0 0], L_00000145089c4100, L_0000014508968828;
S_0000014508894c30 .scope module, "RF" "registerFile" 3 74, 8 1 0, S_0000014508896580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000145089b0d70 .functor BUFZ 32, L_00000145089c4c40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000145089b0c90 .functor BUFZ 32, L_00000145089c4f60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001450892af20_0 .net *"_ivl_0", 31 0, L_00000145089c4c40;  1 drivers
v0000014508929bc0_0 .net *"_ivl_10", 6 0, L_00000145089c32a0;  1 drivers
L_0000014508968900 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000145089293a0_0 .net *"_ivl_13", 1 0, L_0000014508968900;  1 drivers
v000001450892a5c0_0 .net *"_ivl_2", 6 0, L_00000145089c4ce0;  1 drivers
L_00000145089688b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000145089299e0_0 .net *"_ivl_5", 1 0, L_00000145089688b8;  1 drivers
v0000014508929c60_0 .net *"_ivl_8", 31 0, L_00000145089c4f60;  1 drivers
v000001450892afc0_0 .net "clk", 0 0, L_00000145089b0590;  alias, 1 drivers
v0000014508929440_0 .var/i "i", 31 0;
v0000014508929300_0 .net "readData1", 31 0, L_00000145089b0d70;  alias, 1 drivers
v00000145089291c0_0 .net "readData2", 31 0, L_00000145089b0c90;  alias, 1 drivers
v0000014508929260_0 .net "readRegister1", 4 0, L_0000014508967d30;  alias, 1 drivers
v00000145089298a0_0 .net "readRegister2", 4 0, L_00000145089662f0;  alias, 1 drivers
v00000145089294e0 .array "registers", 31 0, 31 0;
v000001450892a840_0 .net "rst", 0 0, v0000014508966570_0;  alias, 1 drivers
v000001450892ab60_0 .net "we", 0 0, v00000145088f7af0_0;  alias, 1 drivers
v000001450892a980_0 .net "writeData", 31 0, L_00000145089c41a0;  alias, 1 drivers
v0000014508929f80_0 .net "writeRegister", 4 0, L_00000145089c3200;  alias, 1 drivers
E_00000145088e6070/0 .event negedge, v00000145088f8590_0;
E_00000145088e6070/1 .event posedge, v000001450892afc0_0;
E_00000145088e6070 .event/or E_00000145088e6070/0, E_00000145088e6070/1;
L_00000145089c4c40 .array/port v00000145089294e0, L_00000145089c4ce0;
L_00000145089c4ce0 .concat [ 5 2 0 0], L_0000014508967d30, L_00000145089688b8;
L_00000145089c4f60 .array/port v00000145089294e0, L_00000145089c32a0;
L_00000145089c32a0 .concat [ 5 2 0 0], L_00000145089662f0, L_0000014508968900;
S_0000014508894dc0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000014508894c30;
 .timescale 0 0;
v0000014508929120_0 .var/i "i", 31 0;
S_000001450887ede0 .scope module, "RFMux" "mux2x1" 3 72, 5 1 0, S_0000014508896580;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000145088e5bb0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000145089b09f0 .functor NOT 1, v00000145088f95d0_0, C4<0>, C4<0>, C4<0>;
v0000014508929580_0 .net *"_ivl_0", 0 0, L_00000145089b09f0;  1 drivers
v000001450892ac00_0 .net "in1", 4 0, L_00000145089662f0;  alias, 1 drivers
v000001450892ae80_0 .net "in2", 4 0, L_00000145089675b0;  alias, 1 drivers
v000001450892aa20_0 .net "out", 4 0, L_00000145089c3200;  alias, 1 drivers
v0000014508929800_0 .net "s", 0 0, v00000145088f95d0_0;  alias, 1 drivers
L_00000145089c3200 .functor MUXZ 5, L_00000145089675b0, L_00000145089662f0, L_00000145089b09f0, C4<>;
S_000001450887ef70 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_0000014508896580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000145088e5c70 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000145089b06e0 .functor NOT 1, v00000145088f90d0_0, C4<0>, C4<0>, C4<0>;
v0000014508929620_0 .net *"_ivl_0", 0 0, L_00000145089b06e0;  1 drivers
v00000145089296c0_0 .net "in1", 31 0, v0000014508929d00_0;  alias, 1 drivers
v0000014508929760_0 .net "in2", 31 0, v000001450892a520_0;  alias, 1 drivers
v000001450892a340_0 .net "out", 31 0, L_00000145089c41a0;  alias, 1 drivers
v0000014508929940_0 .net "s", 0 0, v00000145088f90d0_0;  alias, 1 drivers
L_00000145089c41a0 .functor MUXZ 32, v000001450892a520_0, v0000014508929d00_0, L_00000145089b06e0, C4<>;
S_00000145088c2a60 .scope module, "alu" "ALU" 3 88, 9 1 0, S_0000014508896580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000145088c2bf0 .param/l "ADD" 0 9 12, C4<0000>;
P_00000145088c2c28 .param/l "AND" 0 9 12, C4<0010>;
P_00000145088c2c60 .param/l "NOR" 0 9 12, C4<0101>;
P_00000145088c2c98 .param/l "OR" 0 9 12, C4<0011>;
P_00000145088c2cd0 .param/l "SGT" 0 9 12, C4<0111>;
P_00000145088c2d08 .param/l "SLL" 0 9 12, C4<1000>;
P_00000145088c2d40 .param/l "SLT" 0 9 12, C4<0110>;
P_00000145088c2d78 .param/l "SRL" 0 9 12, C4<1001>;
P_00000145088c2db0 .param/l "SUB" 0 9 12, C4<0001>;
P_00000145088c2de8 .param/l "XOR" 0 9 12, C4<0100>;
P_00000145088c2e20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000145088c2e58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000014508968d80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001450892a700_0 .net/2u *"_ivl_0", 31 0, L_0000014508968d80;  1 drivers
v0000014508929a80_0 .net "opSel", 3 0, v00000145088f7870_0;  alias, 1 drivers
v0000014508929b20_0 .net "operand1", 31 0, L_00000145089c4920;  alias, 1 drivers
v000001450892aac0_0 .net "operand2", 31 0, L_00000145089c3520;  alias, 1 drivers
v0000014508929d00_0 .var "result", 31 0;
v000001450892aca0_0 .net "zero", 0 0, L_00000145089c3e80;  alias, 1 drivers
E_00000145088e6570 .event anyedge, v00000145088f7870_0, v0000014508929b20_0, v00000145088f8a90_0;
L_00000145089c3e80 .cmp/eq 32, v0000014508929d00_0, L_0000014508968d80;
S_00000145088ab070 .scope module, "branchcontroller" "BranchController" 3 44, 10 1 0, S_0000014508896580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001450892d0f0 .param/l "RType" 0 4 2, C4<000000>;
P_000001450892d128 .param/l "add" 0 4 5, C4<100000>;
P_000001450892d160 .param/l "addi" 0 4 8, C4<001000>;
P_000001450892d198 .param/l "addu" 0 4 5, C4<100001>;
P_000001450892d1d0 .param/l "and_" 0 4 5, C4<100100>;
P_000001450892d208 .param/l "andi" 0 4 8, C4<001100>;
P_000001450892d240 .param/l "beq" 0 4 10, C4<000100>;
P_000001450892d278 .param/l "bne" 0 4 10, C4<000101>;
P_000001450892d2b0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001450892d2e8 .param/l "j" 0 4 12, C4<000010>;
P_000001450892d320 .param/l "jal" 0 4 12, C4<000011>;
P_000001450892d358 .param/l "jr" 0 4 6, C4<001000>;
P_000001450892d390 .param/l "lw" 0 4 8, C4<100011>;
P_000001450892d3c8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001450892d400 .param/l "or_" 0 4 5, C4<100101>;
P_000001450892d438 .param/l "ori" 0 4 8, C4<001101>;
P_000001450892d470 .param/l "sgt" 0 4 6, C4<101011>;
P_000001450892d4a8 .param/l "sll" 0 4 6, C4<000000>;
P_000001450892d4e0 .param/l "slt" 0 4 5, C4<101010>;
P_000001450892d518 .param/l "slti" 0 4 8, C4<101010>;
P_000001450892d550 .param/l "srl" 0 4 6, C4<000010>;
P_000001450892d588 .param/l "sub" 0 4 5, C4<100010>;
P_000001450892d5c0 .param/l "subu" 0 4 5, C4<100011>;
P_000001450892d5f8 .param/l "sw" 0 4 8, C4<101011>;
P_000001450892d630 .param/l "xor_" 0 4 5, C4<100110>;
P_000001450892d668 .param/l "xori" 0 4 8, C4<001110>;
v000001450892ad40_0 .var "PCsrc", 1 0;
v0000014508929da0_0 .net "excep_flag", 0 0, o0000014508931048;  alias, 0 drivers
v000001450892a160_0 .net "funct", 5 0, L_00000145089666b0;  alias, 1 drivers
v000001450892a3e0_0 .net "opcode", 5 0, L_0000014508966cf0;  alias, 1 drivers
v0000014508929e40_0 .net "operand1", 31 0, L_00000145089b0d70;  alias, 1 drivers
v000001450892ade0_0 .net "operand2", 31 0, L_00000145089c3520;  alias, 1 drivers
v0000014508929ee0_0 .net "rst", 0 0, v0000014508966570_0;  alias, 1 drivers
E_00000145088e5cb0/0 .event anyedge, v00000145088f8590_0, v0000014508929da0_0, v00000145088f8270_0, v0000014508929300_0;
E_00000145088e5cb0/1 .event anyedge, v00000145088f8a90_0, v00000145088f81d0_0;
E_00000145088e5cb0 .event/or E_00000145088e5cb0/0, E_00000145088e5cb0/1;
S_00000145088ab200 .scope module, "dataMem" "DM" 3 92, 11 1 0, S_0000014508896580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001450892a480 .array "DataMem", 0 1023, 31 0;
v000001450892a020_0 .net "address", 31 0, v0000014508929d00_0;  alias, 1 drivers
v000001450892a0c0_0 .net "clock", 0 0, L_00000145089b0a60;  1 drivers
v000001450892a200_0 .net "data", 31 0, L_00000145089b0c90;  alias, 1 drivers
v000001450892a2a0_0 .var/i "i", 31 0;
v000001450892a520_0 .var "q", 31 0;
v000001450892a660_0 .net "rden", 0 0, v00000145088f8090_0;  alias, 1 drivers
v0000014508960860_0 .net "wren", 0 0, v00000145088f8c70_0;  alias, 1 drivers
E_00000145088e67b0 .event posedge, v000001450892a0c0_0;
S_0000014508876ab0 .scope module, "pc" "programCounter" 3 61, 12 1 0, S_0000014508896580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000145088e58b0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000014508961da0_0 .net "PCin", 31 0, L_00000145089c3de0;  alias, 1 drivers
v0000014508961080_0 .var "PCout", 31 0;
v0000014508960400_0 .net "clk", 0 0, L_00000145089b0590;  alias, 1 drivers
v00000145089605e0_0 .net "rst", 0 0, v0000014508966570_0;  alias, 1 drivers
    .scope S_00000145088ab070;
T_0 ;
    %wait E_00000145088e5cb0;
    %load/vec4 v0000014508929ee0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001450892ad40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000014508929da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001450892ad40_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001450892a3e0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0000014508929e40_0;
    %load/vec4 v000001450892ade0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001450892a3e0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v0000014508929e40_0;
    %load/vec4 v000001450892ade0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001450892a3e0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001450892a3e0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001450892a3e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000001450892a160_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001450892ad40_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001450892ad40_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000014508876ab0;
T_1 ;
    %wait E_00000145088e6070;
    %load/vec4 v00000145089605e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000014508961080_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000014508961da0_0;
    %assign/vec4 v0000014508961080_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000014508842b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001450892a7a0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001450892a7a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001450892a7a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000145088f7e10, 0, 4;
    %load/vec4 v000001450892a7a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001450892a7a0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000145088f7e10, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000145088f7e10, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000145088f7e10, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000145088f7e10, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000145088f7e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000145088f7e10, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000145088f7e10, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000145088f7e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000145088f7e10, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000145088f7e10, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000145088f7e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000145088f7e10, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000145088f7e10, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000145088f7e10, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000145088f7e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000145088f7e10, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000145088f7e10, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000145088f7e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000145088f7e10, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000145088f7e10, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000145088f7e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000145088f7e10, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000145088f7e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000145088f7e10, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000145088f7e10, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000145088f7e10, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000145088f7e10, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000145088f7e10, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000145088429c0;
T_3 ;
    %wait E_00000145088e6230;
    %load/vec4 v00000145088f8590_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000145088f7c30_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000145088f7870_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000145088f89f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000145088f7af0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000145088f8c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000145088f90d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000145088f8090_0, 0;
    %assign/vec4 v00000145088f95d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000145088f7c30_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000145088f7870_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000145088f89f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000145088f7af0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000145088f8c70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000145088f90d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000145088f8090_0, 0, 1;
    %store/vec4 v00000145088f95d0_0, 0, 1;
    %load/vec4 v00000145088f8270_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000145088f7c30_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000145088f95d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000145088f7af0_0, 0;
    %load/vec4 v00000145088f81d0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000145088f7870_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000145088f7870_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000145088f7870_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000145088f7870_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000145088f7870_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000145088f7870_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000145088f7870_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000145088f7870_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000145088f7870_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000145088f7870_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000145088f89f0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000145088f7870_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000145088f89f0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000145088f7870_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000145088f7870_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000145088f7af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000145088f95d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000145088f89f0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000145088f7af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000145088f95d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000145088f89f0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000145088f7870_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000145088f7af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000145088f89f0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000145088f7870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000145088f7af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000145088f89f0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000145088f7870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000145088f7af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000145088f89f0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000145088f7870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000145088f7af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000145088f89f0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000145088f8090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000145088f7af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000145088f89f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000145088f90d0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000145088f8c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000145088f89f0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000145088f7870_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000145088f7870_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000014508894c30;
T_4 ;
    %wait E_00000145088e6070;
    %fork t_1, S_0000014508894dc0;
    %jmp t_0;
    .scope S_0000014508894dc0;
t_1 ;
    %load/vec4 v000001450892a840_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014508929120_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000014508929120_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000014508929120_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000145089294e0, 0, 4;
    %load/vec4 v0000014508929120_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014508929120_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001450892ab60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001450892a980_0;
    %load/vec4 v0000014508929f80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000145089294e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000145089294e0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000014508894c30;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000014508894c30;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014508929440_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000014508929440_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000014508929440_0;
    %ix/getv/s 4, v0000014508929440_0;
    %load/vec4a v00000145089294e0, 4;
    %ix/getv/s 4, v0000014508929440_0;
    %load/vec4a v00000145089294e0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000014508929440_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014508929440_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000145088c2a60;
T_6 ;
    %wait E_00000145088e6570;
    %load/vec4 v0000014508929a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000014508929d00_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000014508929b20_0;
    %load/vec4 v000001450892aac0_0;
    %add;
    %assign/vec4 v0000014508929d00_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000014508929b20_0;
    %load/vec4 v000001450892aac0_0;
    %sub;
    %assign/vec4 v0000014508929d00_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000014508929b20_0;
    %load/vec4 v000001450892aac0_0;
    %and;
    %assign/vec4 v0000014508929d00_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000014508929b20_0;
    %load/vec4 v000001450892aac0_0;
    %or;
    %assign/vec4 v0000014508929d00_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000014508929b20_0;
    %load/vec4 v000001450892aac0_0;
    %xor;
    %assign/vec4 v0000014508929d00_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000014508929b20_0;
    %load/vec4 v000001450892aac0_0;
    %or;
    %inv;
    %assign/vec4 v0000014508929d00_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000014508929b20_0;
    %load/vec4 v000001450892aac0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000014508929d00_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001450892aac0_0;
    %load/vec4 v0000014508929b20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000014508929d00_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000014508929b20_0;
    %ix/getv 4, v000001450892aac0_0;
    %shiftl 4;
    %assign/vec4 v0000014508929d00_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000014508929b20_0;
    %ix/getv 4, v000001450892aac0_0;
    %shiftr 4;
    %assign/vec4 v0000014508929d00_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000145088ab200;
T_7 ;
    %wait E_00000145088e67b0;
    %load/vec4 v000001450892a660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001450892a020_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001450892a480, 4;
    %assign/vec4 v000001450892a520_0, 0;
T_7.0 ;
    %load/vec4 v0000014508960860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001450892a200_0;
    %ix/getv 3, v000001450892a020_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001450892a480, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000145088ab200;
T_8 ;
    %end;
    .thread T_8;
    .scope S_00000145088ab200;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001450892a2a0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001450892a2a0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001450892a2a0_0;
    %load/vec4a v000001450892a480, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v000001450892a2a0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001450892a2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001450892a2a0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000014508896580;
T_10 ;
    %wait E_00000145088e6070;
    %load/vec4 v00000145089655a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000145089647e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000145089647e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000145089647e0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000145088f4f70;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014508966430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014508966570_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000145088f4f70;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000014508966430_0;
    %inv;
    %assign/vec4 v0000014508966430_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000145088f4f70;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014508966570_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014508966570_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000145089678d0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
