# ðŸ“š 1 - Embedded-C-Notes

## **Table of Contents**

1. [Why C Dominates Embedded Systems](#1-why-c-dominates-embedded-systems)
   - 1.1. Hardware Direct Access
   - 1.2. Bit-Level Manipulation
   - 1.3. Predictable Memory Layout
   - 1.4. Deterministic Performance
   - 1.5. ANSI C Standardization

2. [Memory Architecture: Where Everything Lives](#2-memory-architecture-where-everything-lives)
   - 2.1. ROM vs RAM vs Flash: The Critical Distinction
   - 2.2. Memory Segments: Code Partitioning Explained
   - 2.3. Text Segment (Flash/ROM)
   - 2.4. Data Segment (.data and .bss)
   - 2.5. Stack Segment (RAM)
   - 2.6. Heap Segment (RAM)

3. [Keywords and Memory Impact](#3-keywords-and-memory-impact)
   - 3.1. `const` - The Read-Only Qualifier
   - 3.2. `static` - The Internal Linkage Storage Class
   - 3.3. `register` - The Optimization Hint
   - 3.4. `volatile` - THE MOST IMPORTANT KEYWORD
   - 3.5. `extern` - The Declaration Keyword

4. [Preprocessor Deep Dive: Why Macros Are Evil](#4-preprocessor-deep-dive-why-macros-are-evil)
   - 4.1. The Text Substitution Problem
   - 4.2. Scope Ignorance and the do-while-zero Trick
   - 4.3. Double Expansion Issues
   - 4.4. Concatenation Pitfalls
   - 4.5. When to Use Macros

5. [Memory Layout and Bit Manipulation](#5-memory-layout-and-bit-manipulation)
   - 5.1. Struct Padding and Alignment
   - 5.2. The Danger of `#pragma pack()`
   - 5.3. Bit Fields: Why Not to Use Them

6. [Race Conditions and Concurrency](#6-race-conditions-and-concurrency)
   - 6.1. Understanding Race Conditions
   - 6.2. Why `volatile` Isn't Enough
   - 6.3. Critical Sections and Interrupt Disabling

7. [Function Pointers in Embedded Systems](#7-function-pointers-in-embedded-systems)
   - 7.1. Correct Syntax and Declaration
   - 7.2. ISR Vector Table Use Case

8. [Build Process: From Source to Flash](#8-build-process-from-source-to-flash)
   - 8.1. The Compilation Pipeline
   - 8.2. .elf vs .hex Formats

9. [Quick Reference: Keyword Usage Summary](#9-quick-reference-keyword-usage-summary)

10. [Study Tasks Solutions](#10-study-tasks-solutions)
    - 10.1. Task 1: Why .bss is Zero-Initialized
    - 10.2. Task 2: Global vs Local Register Variables
    - 10.3. Task 3: Correct Function Pointer Syntax

---

## **1. Why C Dominates Embedded Systems**

### **1.1. Hardware Direct Access**
**Why?** C provides direct memory mapping through pointers. When you write `*(volatile uint32_t*)0x40021018 = 0x01;`, you're writing directly to a microcontroller's GPIO register at that physical address. No runtime overhead, no abstraction layers. The compiler translates this to a single `STR` instruction on ARM. This is impossible in languages like Python or Java that require OS-mediated hardware access.

### **1.2. Bit-Level Manipulation**
**Why bit manipulation matters:** Hardware registers are collections of individual control bits, not whole bytes. A single 32-bit register might control 32 different peripherals. You must set/clear specific bits without affecting others.

**Why C excels:** Operators like `&`, `|`, `^`, `~`, `<<`, `>>` compile directly to single bit-manipulation instructions (`BSET`, `BCLR` on AVR, `BFC`/`BFI` on ARM). This is **mandatory** for configuring hardware where one wrong bit disables your system.

### **1.3. Predictable Memory Layout**
**Why no safety is a feature:** Embedded systems have no OS to catch errors. A "safe" language would hide memory details, but you **need** to know exactly where every byte lives. C's lack of bounds checking lets you write zero-copy drivers and interrupt handlers that must execute in microseconds. The tradeoff is responsibilityâ€”you must know every consequence.

### **1.4. Deterministic Performance**
**Why determinism is life-or-death:** In a motor control ISR, you cannot afford garbage collection pauses or unpredictable dynamic allocation. C's simple mapping to assembly gives you **cycle-accurate** execution time. If your code takes 12 cycles today, it takes 12 cycles tomorrow. This is why automotive airbag controllers use Câ€”not Python.

### **1.5. ANSI C Standardization**
**Why standards matter in embedded:** Your code might compile on GCC for ARM, IAR for MSP430, and Keil for 8051. The ANSI C standard ensures basic syntax works everywhere, while compiler-specific `#pragma` directives handle hardware differences. This portability is crucial when suppliers change or chips go obsolete.

---

## **2. Memory Architecture: Where Everything Lives**

### **2.1. ROM vs RAM vs Flash: The Critical Distinction**

| Memory Type | **Why** it Exists | Physical Characteristics | Variable Placement |
|-------------|-------------------|---------------------------|--------------------|
| **ROM (Read-Only Memory)** | Stores permanent code that must survive power loss | Factory-programmed, truly unchangeable | Traditional mask ROM chips (rare today) |
| **Flash** | Modern replacement for ROM; allows firmware updates | Electrically erasable (10k-100k cycles), slower to write than RAM | **All modern microcontrollers use Flash for program storage** |
| **RAM** | Fast, volatile workspace for computation | Loses data on power loss, infinite write cycles | Variables, stack, heap |

**Key Insight for Embedded:** On most MCUs (STM32, AVR, PIC), **Flash IS your ROM**. The `.text` segment lives in Flash. The confusion comes from legacyâ€”C standards were written when ROM meant literally unchangeable chips.

### **2.2. Memory Segments: Code Partitioning Explained**
When you compile, the linker divides your program into these segments. **Why?** Because each memory type has different speed, volatility, and purpose.

```c
// Example to illustrate segment placement
const int config = 100;           // .rodata (Flash)
int global_init = 50;              // .data (RAM, initialized)
int global_uninit;                 // .bss (RAM, zeroed)
static int file_static;            // .bss (RAM, zeroed)

int main(void) {
    int local = 10;                // Stack
    static int func_static = 20;   // .data (RAM, initialized)
    int *heap_var = malloc(4);     // Heap
}
```

### **2.3. Text Segment (Flash/ROM)**
- **Why read-only?** Your instructions never change. If they did, malware could rewrite your motor control code while running. Hardware memory protection locks this segment.
- **Why shared?** In multi-process systems, multiple tasks can execute the same code without duplication, saving Flash space. In bare-metal embedded, this is less relevant but the architecture persists.

### **2.4. Data Segment (.data and .bss)**

#### **Why split into .data and .bss?** **Flash space optimization.**

**2.4.1. .data (Initialized Data)**
- **Why it exists:** Variables like `int x = 5;` need their initial value stored somewhere permanent (Flash), but live in RAM for modification.
- **Why the startup code copies it:** At power-on, RAM contains garbage. The C startup routine (usually in `startup.s`) copies initial values from Flash to RAM before `main()` runs. This is **invisible** but essential.
- **Why split into read/write vs read-only?** `const int x = 5;` can live in Flash directly (no RAM needed), saving precious SRAM.

**2.4.2. .bss (Block Started by Symbol)**
- **Why initialized to zero?** Two reasons:
  1. **Flash savings:** You don't need to store 1000 zeros in Flash. The startup code just zeroes the RAM block. For a 1KB .bss, you save 1KB of Flash.
  2. **C standard requirement:** The standard mandates static storage is zero-initialized. Guarantees predictable behavior.
- **Why separate segment?** The linker needs to know which region to zero out. It generates a symbol (e.g., `__bss_start`, `__bss_end`) that the startup code uses.

### **2.5. Stack Segment (RAM)**
- **Why grow downward?** Historical convention (PDP-11), but practical too: Stack grows toward heap. If they collide, you detect overflow. On ARM Cortex-M, stack grows downward by hardware designâ€”the `PUSH` instruction automatically decrements SP.
- **Why in RAM?** Speed. Stack operations must be single-cycle. Flash is too slow and has write endurance limits.
- **Why dedicated register (SP)?** Hardware support. The CPU has a dedicated Stack Pointer register that automatically updates on function calls, making context switching **blazing fast** (critical for ISRs).

**Critical Warning:** Never modify the main SP. If you corrupt it, you lose your return address and **the program will crash irrecoverably**. The advice about using a temporary variable means: manipulate a copy of SP for experimentation, not the actual SP.

### **2.6. Heap Segment (RAM)**
- **Why problematic in embedded?** **Non-determinism.**
  - `malloc()` may take 5 Î¼s or 5 ms depending on fragmentation
  - **Fragmentation:** Repeated allocate/free creates unusable holes. On a 64KB RAM system, after weeks of running, you might have 20KB free but no contiguous 4KB block.
  - **No garbage collection:** You must track every allocation. `free()` must be perfectly matched or you leak memory.
- **When to use?** Only at initialization (e.g., allocate a fixed buffer once), never in loops or ISRs. Many safety-critical systems (MISRA C) **ban heap entirely**.

---

## **3. Keywords and Memory Impact**

### **3.1. `const` - The "Read-Only" Qualifier**

**What it does:** Promises the compiler you won't modify this variable.

**Memory Placement - THIS IS CRITICAL:**
```c
// Case 1: Global const
const int MAX_SPEED = 100;  // .rodata (Flash/ROM) - TRUE constant

// Case 2: Local const
void func(void) {
    const int local = 50;     // Stack (RAM) - Can be "hacked"
}
```

**Why the difference?**
- **Global `const`**: Compiler places it in Flash because it knows the value never changes and must be permanent. Truly read-only; trying to write causes a **hard fault** (MCU crash).
- **Local `const`**: Allocated on stack like any local. The `const` is just a compile-time check. You can cast away constness and modify it: `*(int*)&local = 99;`. This is **undefined behavior** but works on most MCUs because it's in RAM.

**When to use:**
- **Use for configuration tables, lookup tables, string constants** that must live in Flash to save RAM.
- **Never rely on `const` for security** on local variables. It's a self-discipline tool, not hardware enforcement.

**Why use it?** Flash is 10-100x larger than RAM on most MCUs. A 1KB lookup table in Flash is free; in RAM, it might be 25% of your memory.

---

### **3.2. `static` - The "Internal Linkage" Storage Class**

**What it does:** Changes lifetime and visibility.

**Memory Placement:** Always in RAM (.data or .bss), never stack.

```c
// Case 1: Static global
static int file_var;  // .bss, visible ONLY in this .c file

// Case 2: Static local
void counter(void) {
    static int count = 0;  // .data, retains value between calls
    count++;
}
```

**Why use static?**

1. **Static locals:** Preserve state between function calls without using a global variable. **Why?** The `count` variable is allocated once at boot in .data, not on each call. The compiler generates code that loads from a fixed RAM address, not from SP offset. This is essential for state machines and counters that must survive function exit.

2. **Static globals:** **Information hiding.** Without `static`, global symbols are exported to the linker and can cause name collisions. If two files define `int temp;`, the linker throws "multiple definition" error. With `static`, each file has its own `temp`â€”no conflict. **Why does this matter?** In a 50-file project, you can't track every variable name. `static` gives you encapsulation at file level, preventing accidental coupling.

**Why placed in .data/.bss, not stack?** Stack frames are temporary. After `counter()` returns, its stack space is reclaimed. To retain the value, the variable must live in permanent storage. The compiler treats `static` as a global with restricted visibility.

---

### **3.3. `register` - The "Optimization Hint"**

**What it does:** Asks compiler to store variable in CPU register instead of RAM.

```c
void fast_loop(void) {
    register int i;  // Request: put 'i' in R0, R1, etc.
    for(i = 0; i < 1000; i++) {
        // Critical loop
    }
}
```

**Memory Placement:** No memory allocation if honored. If compiler can't comply, it becomes a regular auto variable on stack.

**Why can't you take its address?** 
```c
register int x;
int *p = &x;  // ERROR: registers don't have memory addresses
```
Registers are **architectural resources**, not memory-mapped. The address-of operator `&` only works with memory locations. Hardware has no way to express "address of R5 register."

**Why use it?** Register access is **1 cycle**; RAM access is **2-5 cycles** (or more with wait states). In a tight loop executing 100,000 times/second, this matters. **BUT**â€”modern compilers ignore `register` most of the time because their register allocators are smarter than you. They know exactly which variables live in registers based on usage analysis.

**Your Task 2 - Global vs Local Register:**
```c
register int global_reg;  // Usually ERROR: "register name not specified"

void func(void) {
    register int local_reg;  // OK
}
```
**Why the error?** Global variables need a fixed memory location (for linking). A register has no permanent address. How would another .c file access it? You can force it on some compilers (e.g., `register int foo asm("r5");`), but this is **extremely dangerous**â€”the function might clobber the register, corrupting other code. **Why locals are OK:** The compiler controls the function's register usage and can guarantee safety.

---

### **3.4. `volatile` - THE MOST IMPORTANT KEYWORD IN EMBEDDED**

**Your notes missed this, but it's critical.** Every hardware register and ISR-shared variable **must** be volatile.

**What it does:** Tells compiler **"This memory can change at any time, don't optimize it away."**

```c
volatile uint32_t *status_reg = (uint32_t*)0x40020000;

void wait_for_flag(void) {
    while(*status_reg & 0x01) {  // Without volatile, this loop disappears!
        // Do nothing
    }
}
```

**Why is this mandatory?**

Without `volatile`, the compiler sees `*status_reg` doesn't change in the loop and optimizes it to:
```assembly
; Pseudocode of broken code
LDR R0, =0x40020000
LDR R1, [R0]  ; Read once
loop:
    TST R1, #1
    BNE loop    ; Infinite loop if flag was set!
```
**The bug:** If hardware clears the flag after you read it, you'll never notice because the compiler never re-reads memory.

**With `volatile`, the compiler generates:**
```assembly
loop:
    LDR R1, [R0]  ; Read memory EVERY iteration
    TST R1, #1
    BNE loop
```

**Memory Placement:** `volatile` doesn't change placement. It changes **code generation**. A volatile global is still in .bss; a volatile local is still on stack. But **all accesses** become explicit memory operations.

**When to use:**
- **Hardware registers:** Always. They change asynchronously.
- **ISR-shared variables:** Your race condition example needs `volatile`:
  ```c
  volatile int x;  // Prevents compiler from caching x in register
  ```
- **Multi-threaded globals:** In RTOS tasks.

**Why not make everything volatile?** Performance. Volatile disables all optimizations for that variable. A non-volatile variable can live in a register for 10 operations; volatile forces 10 memory accesses. In a DSP loop, this could be 10x slower.

---

### **3.5. `extern` - The "Declaration, Not Definition" Keyword**

**What it does:** Says "This variable exists somewhere else."

```c
// file1.c
int shared_var = 10;  // DEFINITION (memory allocated)

// file2.c
extern int shared_var;  // DECLARATION (no memory)
```

**Why use it?** To share variables across files without multiple definitions. The linker resolves all `extern` references to the single definition.

**Why is this a linker job?** The compiler processes one .c file at a time. When compiling `file2.c`, it sees `extern int shared_var;` and thinks "OK, someone else will define this." It generates a placeholder. The linker collects all .o files and connects the placeholder to the actual address of `shared_var` in `file1.o`.

**Why can you extern multiple times?** Because they're just declarations. This is like saying "I will use a kitchen" in multiple rooms. Only one kitchen is built (defined), but many rooms can reference it. The linker ensures exactly one kitchen exists.

---

## **4. Preprocessor Deep Dive: Why Macros Are Evil**

### **4.1. The Text Substitution Problem**
Your examples reveal key issues. The preprocessor is **dumb**. It does blind text replacement before the compiler sees the code.

### **4.2. Scope Ignorance and the do-while-zero Trick**
```c
if(i==10){
    my_print();  // Expands to {printf...}; 
}
else {           // ERROR: "else without if"
    x=5;
}
```
**Why this fails:** The semicolon after `my_print();` terminates the `if` statement. The `{...}` block becomes a standalone statement. The `else` is orphaned.

**Solution:**
```c
#define my_print() do { \
    printf("moaz");     \
} while(0)

// Expands to: do { printf... } while(0);
// Now safe with if/else
```

**Why this works?** The `do {...} while(0)` is a single statement that requires a semicolon. The compiler sees it as one unit, not two separate statements.

### **4.3. Double Expansion Issues**
```c
#define x z
#define z x
int y = x;  // Infinite recursion: x â†’ z â†’ x â†’ z...
```
**Why this happens?** The preprocessor recursively expands macros until no more macros exist or until a limit (usually 1000 recursions). This creates an infinite loop.

### **4.4. Concatenation Pitfalls**
```c
#define CONCAT(a,b) a##b
int xy = CONCAT(x, y);  // Becomes: int xy = xy;
```
**Why this fails?** `##` concatenates the macro arguments **before** expansion. `CONCAT(B3,B2)` becomes `B3B2`, not `01`. You need a helper macro:
```c
#define CONCAT_HELPER(a,b) a##b
#define CONCAT(a,b) CONCAT_HELPER(a,b)
// Now: CONCAT(B3,B2) â†’ CONCAT_HELPER(0,1) â†’ 01
```

### **4.5. When to Use Macros?**
**Why not use macros?** (as your notes ask)
1. **No type checking:** `my_func(123)` vs `my_func("string")` both compile if macro is untyped. Inline functions catch type errors.
2. **No debugger visibility:** You can't step into a macro. The debugger shows the expanded line, not the macro name.
3. **Namespace pollution:** Macros are global. No scope.
4. **Code bloat:** Each use expands in full. Ten uses = ten copies. Inline functions share code.

**When to use macros?** Only for things that **cannot** be done with functions:
- Compile-time constants (`#define PI 3.14159`)
- Conditional compilation (`#ifdef DEBUG`)
- Stringification (`#define STR(x) #x`)
- Bit manipulation where performance is absolute (though `static inline` is usually better).

---

## **5. Memory Layout and Bit Manipulation**

### **5.1. Struct Padding and Alignment**
```c
struct {
    char a;   // 1 byte
    int b;    // 4 bytes
} my_struct;
```
**Why is this 8 bytes, not 5?** **Memory alignment requirements.**

- **Why alignment?** Performance and atomicity. A 32-bit ARM processor **cannot** load a 4-byte integer from address `0x20000001`. It must be at `0x20000000`, `0x20000004`, etc. Misaligned access triggers:
  - **Performance penalty:** Hardware does two loads + shift/mask (2-3x slower)
  - **Hard fault:** Many MCUs (Cortex-M0) crash on misaligned int access

**Compiler inserts padding:**
```
Offset 0: char a
Offset 1-3: <padding>  (wasted space)
Offset 4-7: int b
```
**Why?** So `&my_struct.b` is 4-byte aligned, allowing single-instruction access.

### **5.2. The Danger of `#pragma pack()`**
```c
#pragma pack(1)
struct {
    char a;
    int b;  // Now at offset 1, unaligned!
} my_struct;  // Size = 5 bytes
```
**Why use it?** For network protocols or file formats that require specific layout. **Never** use it for performance.

**Why it's dangerous:**
```c
#define STATUS_REG (*(volatile uint32_t*)0x40020000)
#pragma pack(1)
struct {
    uint8_t a;
    uint32_t b;  // Unaligned!
} *p = (struct*)0x40020000;
uint32_t val = p->b;  // CRASH on Cortex-M0!
```
**Why crash?** The compiler generates `LDR R0, [R1, #1]` (unaligned load). MCU hardware rejects it.

**When to use `#pragma pack()`?** Only for accessing externally-defined structures (USB descriptors, network packets) where you can't change the format. Always followed by `#pragma pack()` to restore default.

### **5.3. Bit Fields: Why Not to Use Them**
Your notes are **absolutely correct**. Here's why:

```c
struct {
    unsigned int a:3;
    unsigned int b:5;
} bits;
```
**Why compiler-dependent?** The C standard doesn't specify:
- **Bit order:** Does `a` occupy bits 0-2 or 7-5?
- **Padding:** Can compiler insert bits between fields?
- **Storage unit:** Does it use 8-bit char, 16-bit short, or 32-bit int container?

**ARM vs x86 example:**
```c
// Same code, different compilers:
bits.a = 7; bits.b = 10;
// GCC on ARM might generate: 0b000010111
// IAR on MSP430 might generate: 0b11101000
```
**Why this fails for hardware:** Writing to bit 5 of a control register requires exact bit placement. If your code works on your compiler but the next version changes bit order, your hardware stops working.

**What to use instead?** Manual bit masking:
```c
#define SET_BITS(reg, mask) ((reg) |= (mask))
#define CLEAR_BITS(reg, mask) ((reg) &= ~(mask))
#define READ_BIT(reg, bit) (((reg) >> (bit)) & 1)

// Hardware-safe, unambiguous
SET_BITS(GPIOA->ODR, (1 << 5));  // Set bit 5
```

---

## **6. Race Conditions and Concurrency**

### **6.1. Understanding Race Conditions**
Your example shows the problem. Let's see **why** at the assembly level:

```c
volatile int x;

void function(void) {
    x = 0;
    while(x == 0) {  // Compiler generates load each iteration
        // Work
    }
}

// ISR
void ISR(void) {
    x = 10;  // Hardware can fire anytime
}
```

### **6.2. Why `volatile` Isn't Enough**
**Why race still occurs:** Even with `volatile`, this is **not atomic**:
```assembly
function:
    STR R0, [R1, #x_offset]    ; x = 0
loop:
    LDR R2, [R1, #x_offset]    ; Read x
    CMP R2, #0
    BEQ loop
```
**Race scenario:**
1. `function` executes `LDR R2, [R1, #x_offset]` (reads x=0)
2. **ISR fires**, executes `STR R0, [R1, #x_offset]` (writes x=10)
3. ISR returns
4. `function` continues with **stale value** R2=0, loops forever

**Why volatile didn't fix it?** `volatile` ensures memory is read, but doesn't make the **compare-and-branch** atomic. The read and compare are separate instructions; an ISR can fire between them.

### **6.3. Critical Sections and Interrupt Disabling**
**True solution: Critical sections**
```c
void function(void) {
    x = 0;
    __disable_irq();      // Why: Disable interrupts atomically
    while(x == 0) {
        __enable_irq();   // Re-enable briefly if loop is long
        // Work
        __disable_irq();
    }
    __enable_irq();
}
```
**Why disable interrupts?** The CPU hardware guarantees `__disable_irq()` is a single, atomic instruction (CPSID on ARM). With interrupts off, the ISR cannot fire between your read and compare.

---

## **7. Function Pointers in Embedded Systems**

### **7.1. Correct Syntax and Declaration**
```c
int (*f())[ ];  // This is incomplete and invalid
```

**Correct syntax and why:**
| Declaration | What it means | Why use it |
|-------------|---------------|------------|
| `int (*func_ptr)(int, int);` | Pointer to function that takes two ints, returns int | Store callback functions, ISRs |
| `int* func(int, int);` | Function that returns pointer to int | Allocate and return buffer |
| `void (*ISR_array[10])(void);` | Array of 10 function pointers | Jump table for interrupt vectors |

**Why the syntax is weird?** It mirrors how you call it. If `(*func_ptr)(a,b)` calls the function, then `int (*func_ptr)(int,int)` declares it.

### **7.2. ISR Vector Table Use Case**
```c
void (* const interrupt_vectors[16])(void) = {
    [0] = reset_handler,
    [1] = nmi_handler,
    [2] = hardfault_handler,
    // ... 13 more
};

// Why const? Placed in Flash, not RAM
// Why function pointers? Hardware jumps to these addresses on interrupt
```

---

## **8. Build Process: From Source to Flash**

### **8.1. The Compilation Pipeline**
```c
.c file â†’ Preprocess â†’ Compile â†’ Assemble â†’ Link â†’ .elf â†’ .hex
```

### **8.2. .elf vs .hex Formats**
**Why .elf?** Contains **everything**: code, data, debug symbols, segment addresses. Used for debugging with GDB. Shows variable names, function names.

**Why .hex?** Intel HEX format. Plain text with addresses and data. Used for flashing. **Strips all debug info** to save space. The bootloader parses this and writes Flash directly.

**Why two formats?** `.elf` is for humans (debugging). `.hex` is for machines (programming).

---

## **9. Quick Reference: Keyword Usage Summary**

| Keyword | When to Use | **Why** (The Core Reason) | Memory Placement |
|---------|-------------|---------------------------|------------------|
| **`const`** | Constants, lookup tables, configuration | Save RAM, true read-only for globals | Flash (.rodata) if global; Stack if local |
| **`static`** | File-private globals, persistent locals | Prevent name collisions, retain state | .data/.bss (RAM) |
| **`register`** | Loop counters in critical code | Hint for speed (rarely needed today) | CPU register (ideally) or Stack |
| **`volatile`** | Hardware registers, ISR variables | Prevent compiler optimization disasters | Wherever variable normally lives |
| **`extern`** | Share globals across files | Declaration without definition | No allocation (linker resolves) |

---

## **10. Study Tasks Solutions**

### **10.1. Task 1: Why .bss is Zero-Initialized?**
- **Flash efficiency:** Don't store 10,000 zeros in Flash. Startup code just `memset(bss_start, 0, bss_size)` using a small loop.
- **C standard:** Guarantees static storage starts known, preventing unpredictable behavior. If globals started random, debugging would be impossible.

### **10.2. Task 2: Global vs Local Register Variables (Why One Errors)**
- **Global:** Needs permanent address for linking. Registers are temporary resources. To force it: `register int foo asm("r5");` but this is **dangerous**â€”any function using r5 will corrupt it.
- **Local:** Compiler controls function's register usage and can guarantee safety. The register is reserved for that function's scope.

### **10.3. Task 3: Correct Function Pointer Syntax**
```c
// Array of function pointers (ISR vector table)
void (*isr_vector[16])(void);

// Function returning pointer to array (rare)
int (*(*func())[10])() { ... }
```
**Why the syntax:** It follows C's "declaration follows use" principle. The complexity mirrors how you'd call it.

---