// Seed: 2581294355
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    output wand id_2,
    input uwire id_3,
    input tri1 id_4,
    input wire id_5,
    output tri0 id_6,
    output uwire id_7,
    input wire id_8
);
  assign id_2 = -1'b0 < -1;
  wire ["" : -1] id_10;
  assign id_6 = -1;
  wire id_11;
endmodule
module module_1 (
    output tri1 id_0,
    output uwire id_1,
    output uwire id_2
    , id_14,
    output tri0 id_3,
    output wand id_4,
    output wor id_5,
    input supply1 id_6,
    output tri0 id_7,
    input supply0 id_8
    , id_15 = -1,
    output wand id_9,
    input supply1 id_10,
    input uwire id_11,
    output wor id_12
);
  assign id_5 = id_10;
  assign id_4 = id_15;
  or primCall (id_1, id_11, id_10, id_8, id_14, id_15, id_6);
  module_0 modCall_1 (
      id_0,
      id_11,
      id_4,
      id_6,
      id_10,
      id_11,
      id_7,
      id_4,
      id_11
  );
  assign modCall_1.id_6 = 0;
  wire id_16, id_17, id_18;
endmodule
