<html>

<head>
<meta http-equiv=Content-Type content="text/html; charset=windows-1252">
<meta name=Generator content="Microsoft Word 15 (filtered)">
<style>
<!--
 /* Font Definitions */
 @font-face
	{font-family:"Cambria Math";
	panose-1:2 4 5 3 5 4 6 3 2 4;}
@font-face
	{font-family:Calibri;
	panose-1:2 15 5 2 2 2 4 3 2 4;}
 /* Style Definitions */
 p.MsoNormal, li.MsoNormal, div.MsoNormal
	{margin-top:0in;
	margin-right:0in;
	margin-bottom:10.0pt;
	margin-left:0in;
	line-height:115%;
	font-size:11.0pt;
	font-family:"Calibri",sans-serif;}
p
	{margin-right:0in;
	margin-left:0in;
	font-size:12.0pt;
	font-family:"Times New Roman",serif;}
span.MsoPlaceholderText
	{color:gray;}
.MsoChpDefault
	{font-family:"Calibri",sans-serif;}
.MsoPapDefault
	{margin-bottom:10.0pt;
	line-height:115%;}
@page WordSection1
	{size:595.3pt 841.9pt;
	margin:1.0in 1.0in 1.0in 1.0in;}
div.WordSection1
	{page:WordSection1;}
-->
</style>

</head>

<body lang=EN-US>

<div class=WordSection1>

<p class=MsoNormal align=center style='margin-bottom:0in;margin-bottom:.0001pt;
text-align:center;line-height:normal'><b><span lang=EN-IN style='font-size:
14.0pt;font-family:"Times New Roman",serif;color:blue'>POST-TEST</span></b></p>

<p class=MsoNormal style='margin-bottom:0in;margin-bottom:.0001pt;line-height:
normal'><b><span lang=EN-IN style='font-size:14.0pt;font-family:"Times New Roman",serif'>Perform
the following assignments using simulator and discuss the results in your peer
groups or with your Faculty:</span></b></p>

<p class=MsoNormal style='margin-bottom:0in;margin-bottom:.0001pt;line-height:
normal'><b><span lang=EN-IN style='font-size:14.0pt;font-family:"Times New Roman",serif'>&nbsp;</span></b></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=690
 style='width:517.5pt;margin-left:-13.9pt;border:outset black 1.0pt'>
 <tr>
  <td width=150 valign=top style='width:112.5pt;border:inset black 1.0pt;
  padding:5.25pt 5.25pt 5.25pt 5.25pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>Assignment #1</span></p>
  </td>
  <td width=540 valign=top style='width:405.0pt;border:inset black 1.0pt;
  padding:5.25pt 5.25pt 5.25pt 5.25pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>a. Prepare a truth table of an Exclusive-OR gate.</span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>b. Design and implement an Exclusive-OR gate using
  basic logic gates. </span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>b. Simulate and verify the truth table.</span></p>
  </td>
 </tr>
</table>

<p class=MsoNormal style='margin-bottom:0in;margin-bottom:.0001pt;line-height:
normal'><span lang=EN-IN style='font-size:14.0pt;font-family:"Times New Roman",serif'>&nbsp;</span></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=690
 style='width:517.5pt;margin-left:-13.9pt;border:outset black 1.0pt'>
 <tr>
  <td width=143 valign=top style='width:107.6pt;border:inset black 1.0pt;
  padding:5.25pt 5.25pt 5.25pt 5.25pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>Assignment #2</span></p>
  </td>
  <td width=547 valign=top style='width:409.9pt;border:inset black 1.0pt;
  padding:5.25pt 5.25pt 5.25pt 5.25pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>Full Adder: A full adder is a digital circuit that
  adds two binary digits with the carry from the previous stage. i.e. It performs
  the addition operation A<sub>1</sub> + B<sub>1</sub> + C<sub>0</sub> and
  produces a Sum and a Carry output:</span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN><img width=207 height=37
  src="post_files/image001.png"></span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN><img width=283 height=37
  src="post_files/image002.png"></span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>a. Build the Full Adder Circuit using AND,OR &amp;
  XOR gates and Simulate the design.</span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>b. Verify the function table of the Full adder.  </span></p>
  </td>
 </tr>
</table>

<p class=MsoNormal style='margin-bottom:0in;margin-bottom:.0001pt;line-height:
normal'><span lang=EN-IN style='font-size:14.0pt;font-family:"Times New Roman",serif'>&nbsp;</span></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=689
 style='width:516.55pt;margin-left:-13.9pt;border:outset black 1.0pt'>
 <tr>
  <td width=144 valign=top style='width:1.5in;border:inset black 1.0pt;
  padding:5.25pt 5.25pt 5.25pt 5.25pt'>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>Assignment #3</span></p>
  </td>
  <td width=545 valign=top style='width:408.55pt;border:inset black 1.0pt;
  padding:5.25pt 5.25pt 5.25pt 5.25pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>Prepare a truth table for a Digital Application
  Circuit that has two inputs A &amp; B and outputs X &amp; Y such that:</span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>a. When B = 0, output X will be 0, and output Y will
  follow input A.</span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>b. When B = 1, output X will follow input A, and
  output Y will be 0. </span></p>
  </td>
 </tr>
</table>

<p class=MsoNormal style='margin-bottom:0in;margin-bottom:.0001pt;line-height:
normal'><span lang=EN-IN style='font-size:14.0pt;font-family:"Times New Roman",serif'>&nbsp;</span></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=690
 style='width:517.5pt;margin-left:-13.9pt;border:outset black 1.0pt'>
 <tr>
  <td width=138 valign=top style='width:103.5pt;border:inset black 1.0pt;
  padding:5.25pt 5.25pt 5.25pt 5.25pt'>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>Assignment #4</span></p>
  </td>
  <td width=552 valign=top style='width:5.75in;border:inset black 1.0pt;
  padding:5.25pt 5.25pt 5.25pt 5.25pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>a. Draw the circuit for application quoted in
  Assignment #3 using NAND gates only. </span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>b. Simulate and Verify the function of the logic
  circuit.</span></p>
  </td>
 </tr>
</table>

<p class=MsoNormal style='margin-bottom:0in;margin-bottom:.0001pt;line-height:
normal'><span lang=EN-IN style='font-size:14.0pt;font-family:"Times New Roman",serif'>&nbsp;</span></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=684
 style='width:513.0pt;margin-left:-9.4pt;border:outset black 1.0pt'>
 <tr>
  <td width=132 valign=top style='width:99.0pt;border:inset black 1.0pt;
  padding:5.25pt 5.25pt 5.25pt 5.25pt'>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>Assignment #5</span></p>
  </td>
  <td width=552 valign=top style='width:5.75in;border:inset black 1.0pt;
  padding:5.25pt 5.25pt 5.25pt 5.25pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>a. Refer Assignment # 2: Draw the Full Adder using
  NAND gates &amp; XOR gates only.</span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>b. Simulate and verify the truth table.</span></p>
  </td>
 </tr>
</table>

<p class=MsoNormal style='margin-bottom:0in;margin-bottom:.0001pt;line-height:
normal'><span lang=EN-IN style='font-size:14.0pt;font-family:"Times New Roman",serif'>&nbsp;</span></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=690
 style='width:517.5pt;margin-left:-9.4pt;border:outset black 1.0pt'>
 <tr>
  <td width=132 valign=top style='width:99.0pt;border:inset black 1.0pt;
  padding:5.25pt 5.25pt 5.25pt 5.25pt'>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>Assignment #6</span></p>
  </td>
  <td width=558 valign=top style='width:418.5pt;border:inset black 1.0pt;
  padding:5.25pt 5.25pt 5.25pt 5.25pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>a. Consider A<sub>1</sub> A<sub>0 </sub> as a
  two-bit binary number and B<sub>1</sub> B<sub>0</sub> another two-bit binary
  number. A's and B's can take values 00, 01, 10, 11.</span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>Design a logic circuit, that has A<sub>1</sub> A<sub>0</sub>,
  B<sub>1</sub>, B<sub>0</sub> as inputs and </span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>a. Produces an output that goes HIGH only when the
  two binary numbers A<sub>1</sub> A<sub>0 </sub> and B<sub>1</sub> B<sub>0</sub>
  are EQUAL.</span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>b. Produces an output that goes HIGH only when the
  two binary numbers A<sub>1</sub> A<sub>0 </sub> &gt; B<sub>1</sub> B<sub>0</sub>.</span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>c. Produces an output that goes HIGH only when the
  two binary numbers A<sub>1</sub> A<sub>0 </sub> &lt; B<sub>1</sub> B<sub>0</sub>.</span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>Hint: Prepare a 4-input truth table.</span></p>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>b. Simulate the
  same using two-input gates and verify its functionality.</span></p>
  </td>
 </tr>
 <tr>
  <td width=132 valign=top style='width:99.0pt;border:inset black 1.0pt;
  padding:5.25pt 5.25pt 5.25pt 5.25pt'>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>Assignment #7</span></p>
  </td>
  <td width=558 valign=top style='width:418.5pt;border:inset black 1.0pt;
  padding:5.25pt 5.25pt 5.25pt 5.25pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>Analyse and Simplify the logic circuit shown below:</span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN><img width=536 height=213
  src="post_files/image003.jpg"></span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>a. Write down the simplified expression for output
  Y.</span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>b. Implement the expression obtained in 'a' using
  two-input NAND gates only. Verify the simulation results.</span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>c. Implement the expression obtained in 'a' using
  two-input NOR gates only. Verify the simulation results.</span></p>
  </td>
 </tr>
</table>

<p class=MsoNormal style='margin-bottom:0in;margin-bottom:.0001pt;line-height:
normal'><span lang=EN-IN style='font-size:14.0pt;font-family:"Times New Roman",serif'>&nbsp;</span></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=690
 style='width:517.5pt;margin-left:-9.4pt;border:outset black 1.0pt'>
 <tr>
  <td width=132 valign=top style='width:99.0pt;border:inset black 1.0pt;
  padding:5.25pt 5.25pt 5.25pt 5.25pt'>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>Assignment #8</span></p>
  </td>
  <td width=558 valign=top style='width:418.5pt;border:inset black 1.0pt;
  padding:5.25pt 5.25pt 5.25pt 5.25pt'>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>a. Half Subtractor: Design a Half Subtractor that
  performs one bit subtraction and produces outputs: Difference and Borrow.</span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>b. Using generalized Simulator, Simulate and Verify
  its truth table.</span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>c. Full Subtractor: Design a Full Subtractor that
  performs subtraction of two bits and a previous borrow and produces outputs:
  Difference and Borrow.</span></p>
  <p class=MsoNormal style='text-align:justify;text-justify:inter-ideograph;
  line-height:normal'><span lang=EN-IN style='font-size:14.0pt;font-family:
  "Times New Roman",serif'>d. Using generalized Simulator, Simulate and Verify
  its truth table.</span></p>
  </td>
 </tr>
</table>

<p class=MsoNormal style='margin-bottom:0in;margin-bottom:.0001pt;line-height:
normal'><span lang=EN-IN style='font-size:14.0pt;font-family:"Times New Roman",serif'>&nbsp;</span></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=690
 style='width:517.5pt;margin-left:-13.9pt;border:outset black 1.0pt'>
 <tr>
  <td width=132 valign=top style='width:99.0pt;border:inset black 1.0pt;
  padding:5.25pt 5.25pt 5.25pt 5.25pt'>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>Assignment #9</span></p>
  </td>
  <td width=558 valign=top style='width:418.5pt;border:inset black 1.0pt;
  padding:5.25pt 5.25pt 5.25pt 5.25pt'>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>Application:
  Even Parity Generator:</span></p>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>A group of four
  bits (D3 D2 D1 D0) is used as data to be transmitted and it uses an even
  parity bit. A transmitter can attach a parity bit to the data bits before
  transmitting it to a receiver for single-bit error detection. A parity
  generation system is shown in figure below:</span></p>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN><img
  width=549 height=272 src="post_files/image004.jpg"></span><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'> </span></p>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>a. Simulate this
  parity bit generator circuit.</span></p>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>b. Determine the
  parity generator's output for each of the following inputs:</span></p>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>i) 0110    
  ii)1110     iii) 0000    iv) 0101</span></p>
  </td>
 </tr>
</table>

<p class=MsoNormal style='margin-bottom:0in;margin-bottom:.0001pt;line-height:
normal'><span lang=EN-IN style='font-size:14.0pt;font-family:"Times New Roman",serif'>&nbsp;</span></p>

<table class=MsoNormalTable border=1 cellspacing=0 cellpadding=0 width=691
 style='width:518.05pt;margin-left:-18.4pt;border:outset black 1.0pt'>
 <tr>
  <td width=138 valign=top style='width:103.5pt;border:inset black 1.0pt;
  padding:5.25pt 5.25pt 5.25pt 5.25pt'>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>Assignment #10</span></p>
  </td>
  <td width=553 valign=top style='width:414.55pt;border:inset black 1.0pt;
  padding:5.25pt 5.25pt 5.25pt 5.25pt'>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>Application:
  Even Parity Checker:</span></p>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>Data+ Parity
  (five bits) generated in Assignment #9 are connected to a receiver's parity
  checker system which produces an error E that indicates whether a single-bit
  error has occurred.</span></p>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>Error </span></p>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>E=1 when error
  &amp;</span></p>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>E = 0 when no
  error</span></p>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN><img
  width=545 height=252 src="post_files/image005.jpg"></span></p>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>a. Simulate the
  parity checker system.</span></p>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>b. Determine the
  parity checker's output  for following set of inputs:</span></p>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>i) P = 0 &amp;
  D3 D2 D1 D0 = 1010</span></p>
  <p class=MsoNormal style='line-height:normal'><span lang=EN-IN
  style='font-size:14.0pt;font-family:"Times New Roman",serif'>ii) P = 1 &amp;
  D3 D2 D1 D0 = 1110</span></p>
  </td>
 </tr>
</table>

<p class=MsoNormal style='margin-bottom:0in;margin-bottom:.0001pt;line-height:
normal'><span lang=EN-IN style='font-size:14.0pt;font-family:"Times New Roman",serif'>&nbsp;</span></p>

</div>

</body>

</html>
