

================================================================
== Vivado HLS Report for 'subconv_1x1_16p_p'
================================================================
* Date:           Fri Dec 21 18:30:23 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       try_single_function
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  764058|  764058|  764058|  764058|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+--------+--------+----------+-----------+-----------+-------+----------+
        |                 |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Loop 1         |   12297|   12297|        11|          1|          1|  12288|    yes   |
        |- Loop 2         |  184864|  184864|     11554|          -|          -|     16|    no    |
        | + Loop 2.1      |   11552|   11552|       722|          -|          -|     16|    no    |
        |  ++ Loop 2.1.1  |     720|     720|        15|          -|          -|     48|    no    |
        |- Loop 3         |  184864|  184864|     11554|          -|          -|     16|    no    |
        | + Loop 3.1      |   11552|   11552|       722|          -|          -|     16|    no    |
        |  ++ Loop 3.1.1  |     720|     720|        15|          -|          -|     48|    no    |
        |- Loop 4         |  184864|  184864|     11554|          -|          -|     16|    no    |
        | + Loop 4.1      |   11552|   11552|       722|          -|          -|     16|    no    |
        |  ++ Loop 4.1.1  |     720|     720|        15|          -|          -|     48|    no    |
        |- Loop 5         |  184864|  184864|     11554|          -|          -|     16|    no    |
        | + Loop 5.1      |   11552|   11552|       722|          -|          -|     16|    no    |
        |  ++ Loop 5.1.1  |     720|     720|        15|          -|          -|     48|    no    |
        |- Loop 6         |   12297|   12297|        11|          1|          1|  12288|    yes   |
        +-----------------+--------+--------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11
  * Pipeline-1: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 93
* Pipeline: 2
  Pipeline-0: II = 1, D = 11, States = { 2 3 4 5 6 7 8 9 10 11 12 }
  Pipeline-1: II = 1, D = 11, States = { 82 83 84 85 86 87 88 89 90 91 92 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	13  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	2  / true
13 --> 
	14  / true
14 --> 
	15  / (!exitcond29)
	31  / (exitcond29)
15 --> 
	16  / (!exitcond31)
	14  / (exitcond31)
16 --> 
	17  / (!exitcond34)
	15  / (exitcond34)
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	16  / true
31 --> 
	32  / (!exitcond30)
	48  / (exitcond30)
32 --> 
	33  / (!exitcond33)
	31  / (exitcond33)
33 --> 
	34  / (!exitcond37)
	32  / (exitcond37)
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	33  / true
48 --> 
	49  / (!exitcond32)
	65  / (exitcond32)
49 --> 
	50  / (!exitcond36)
	48  / (exitcond36)
50 --> 
	51  / (!exitcond39)
	49  / (exitcond39)
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	50  / true
65 --> 
	66  / (!exitcond35)
	82  / (exitcond35)
66 --> 
	67  / (!exitcond38)
	65  / (exitcond38)
67 --> 
	68  / (!exitcond41)
	66  / (exitcond41)
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	67  / true
82 --> 
	93  / (exitcond_flatten9)
	83  / (!exitcond_flatten9)
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	82  / true
93 --> 
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_94 (51)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:551
.preheader158.preheader:0  br label %.preheader156


 <State 2>: 5.09ns
ST_2: indvar_flatten4 (53)  [1/1] 0.00ns
.preheader156:0  %indvar_flatten4 = phi i14 [ 0, %.preheader158.preheader ], [ %indvar_flatten_next1, %0 ]

ST_2: co (54)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:551
.preheader156:1  %co = phi i6 [ 0, %.preheader158.preheader ], [ %co_cast_mid2_v, %0 ]

ST_2: indvar_flatten (55)  [1/1] 0.00ns
.preheader156:2  %indvar_flatten = phi i10 [ 0, %.preheader158.preheader ], [ %indvar_flatten_next, %0 ]

ST_2: h (56)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:552
.preheader156:3  %h = phi i5 [ 1, %.preheader158.preheader ], [ %h_cast_mid2, %0 ]

ST_2: w (57)  [1/1] 0.00ns
.preheader156:4  %w = phi i5 [ 1, %.preheader158.preheader ], [ %w_25, %0 ]

ST_2: exitcond_flatten (58)  [1/1] 3.01ns
.preheader156:5  %exitcond_flatten = icmp eq i14 %indvar_flatten4, -4096

ST_2: indvar_flatten_next1 (59)  [1/1] 2.34ns
.preheader156:6  %indvar_flatten_next1 = add i14 %indvar_flatten4, 1

ST_2: StgValue_102 (60)  [1/1] 0.00ns
.preheader156:7  br i1 %exitcond_flatten, label %.preheader155.preheader, label %.preheader158

ST_2: exitcond_flatten8 (64)  [1/1] 3.02ns
.preheader158:2  %exitcond_flatten8 = icmp eq i10 %indvar_flatten, 256

ST_2: tmp (118)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:553
.preheader158:56  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)

ST_2: indvar_flatten_op (198)  [1/1] 2.32ns
:2  %indvar_flatten_op = add i10 %indvar_flatten, 1

ST_2: indvar_flatten_next (199)  [1/1] 2.07ns
:3  %indvar_flatten_next = select i1 %exitcond_flatten8, i10 1, i10 %indvar_flatten_op


 <State 3>: 8.43ns
ST_3: co_20 (62)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:551
.preheader158:0  %co_20 = add i6 1, %co

ST_3: h_mid (65)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:552
.preheader158:3  %h_mid = select i1 %exitcond_flatten8, i5 1, i5 %h

ST_3: co_cast_mid2_v (66)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:551
.preheader158:4  %co_cast_mid2_v = select i1 %exitcond_flatten8, i6 %co_20, i6 %co

ST_3: arrayNo4_mid2 (68)  [10/10] 4.04ns  loc: acceleartor_hls_padding/components.cpp:551
.preheader158:6  %arrayNo4_mid2 = urem i6 %co_cast_mid2_v, 24

ST_3: not_exitcond_flatten (79)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:553 (grouped into LUT with out node exitcond50_mid)
.preheader158:17  %not_exitcond_flatten = xor i1 %exitcond_flatten8, true

ST_3: exitcond (80)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:553
.preheader158:18  %exitcond = icmp eq i5 %w, -15

ST_3: exitcond50_mid (81)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:553 (out node of the LUT)
.preheader158:19  %exitcond50_mid = and i1 %exitcond, %not_exitcond_flatten

ST_3: h_21 (82)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:552
.preheader158:20  %h_21 = add i5 1, %h_mid

ST_3: tmp_400 (83)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:553 (grouped into LUT with out node w_mid2)
.preheader158:21  %tmp_400 = or i1 %exitcond50_mid, %exitcond_flatten8

ST_3: w_mid2 (84)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:553 (out node of the LUT)
.preheader158:22  %w_mid2 = select i1 %tmp_400, i5 1, i5 %w

ST_3: h_cast_mid2 (85)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:552
.preheader158:23  %h_cast_mid2 = select i1 %exitcond50_mid, i5 %h_21, i5 %h_mid


 <State 4>: 4.04ns
ST_4: arrayNo4_mid2 (68)  [9/10] 4.04ns  loc: acceleartor_hls_padding/components.cpp:551
.preheader158:6  %arrayNo4_mid2 = urem i6 %co_cast_mid2_v, 24

ST_4: empty (196)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:556
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp)

ST_4: w_25 (197)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:553
:1  %w_25 = add i5 %w_mid2, 1

ST_4: StgValue_121 (200)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:553
:4  br label %.preheader156


 <State 5>: 4.04ns
ST_5: arrayNo4_mid2 (68)  [8/10] 4.04ns  loc: acceleartor_hls_padding/components.cpp:551
.preheader158:6  %arrayNo4_mid2 = urem i6 %co_cast_mid2_v, 24


 <State 6>: 4.04ns
ST_6: arrayNo4_mid2 (68)  [7/10] 4.04ns  loc: acceleartor_hls_padding/components.cpp:551
.preheader158:6  %arrayNo4_mid2 = urem i6 %co_cast_mid2_v, 24


 <State 7>: 4.04ns
ST_7: arrayNo4_mid2 (68)  [6/10] 4.04ns  loc: acceleartor_hls_padding/components.cpp:551
.preheader158:6  %arrayNo4_mid2 = urem i6 %co_cast_mid2_v, 24


 <State 8>: 4.04ns
ST_8: arrayNo4_mid2 (68)  [5/10] 4.04ns  loc: acceleartor_hls_padding/components.cpp:551
.preheader158:6  %arrayNo4_mid2 = urem i6 %co_cast_mid2_v, 24


 <State 9>: 4.04ns
ST_9: arrayNo4_mid2 (68)  [4/10] 4.04ns  loc: acceleartor_hls_padding/components.cpp:551
.preheader158:6  %arrayNo4_mid2 = urem i6 %co_cast_mid2_v, 24


 <State 10>: 6.43ns
ST_10: arrayNo4_mid2 (68)  [3/10] 4.04ns  loc: acceleartor_hls_padding/components.cpp:551
.preheader158:6  %arrayNo4_mid2 = urem i6 %co_cast_mid2_v, 24

ST_10: zext_cast (69)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:551
.preheader158:7  %zext_cast = zext i6 %co_cast_mid2_v to i14

ST_10: mul (70)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:551
.preheader158:8  %mul = mul i14 86, %zext_cast

ST_10: tmp_1651 (71)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:551
.preheader158:9  %tmp_1651 = call i3 @_ssdm_op_PartSelect.i3.i14.i32.i32(i14 %mul, i32 11, i32 13)


 <State 11>: 7.51ns
ST_11: co_cast_mid2 (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:551
.preheader158:5  %co_cast_mid2 = zext i6 %co_cast_mid2_v to i32

ST_11: arrayNo4_mid2 (68)  [2/10] 4.04ns  loc: acceleartor_hls_padding/components.cpp:551
.preheader158:6  %arrayNo4_mid2 = urem i6 %co_cast_mid2_v, 24

ST_11: tmp_1652 (72)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:551
.preheader158:10  %tmp_1652 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %tmp_1651, i4 0)

ST_11: tmp_397 (73)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:551
.preheader158:11  %tmp_397 = sext i7 %tmp_1652 to i10

ST_11: p_shl2_cast (74)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:551
.preheader158:12  %p_shl2_cast = zext i10 %tmp_397 to i11

ST_11: tmp_1653 (75)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:551
.preheader158:13  %tmp_1653 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_1651, i1 false)

ST_11: tmp_398 (76)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:551
.preheader158:14  %tmp_398 = sext i4 %tmp_1653 to i7

ST_11: p_shl3_cast (77)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
.preheader158:15  %p_shl3_cast = zext i7 %tmp_398 to i11

ST_11: tmp_399 (78)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:555
.preheader158:16  %tmp_399 = add i11 %p_shl2_cast, %p_shl3_cast

ST_11: h_cast_mid2_cast (86)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:552
.preheader158:24  %h_cast_mid2_cast = zext i5 %h_cast_mid2 to i11

ST_11: tmp_401 (87)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:555
.preheader158:25  %tmp_401 = add i11 %h_cast_mid2_cast, %tmp_399

ST_11: tmp_1654 (88)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
.preheader158:26  %tmp_1654 = shl i11 %tmp_401, 4

ST_11: tmp_1655 (89)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
.preheader158:27  %tmp_1655 = shl i11 %tmp_401, 1

ST_11: tmp_402 (90)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:555
.preheader158:28  %tmp_402 = add i11 %tmp_1654, %tmp_1655

ST_11: w_cast_cast (91)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
.preheader158:29  %w_cast_cast = zext i5 %w_mid2 to i11

ST_11: tmp_403 (92)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:555
.preheader158:30  %tmp_403 = add i11 %w_cast_cast, %tmp_402

ST_11: bias_V_addr (120)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
.preheader158:58  %bias_V_addr = getelementptr [48 x i8]* %bias_V, i32 0, i32 %co_cast_mid2

ST_11: bias_V_load (121)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:555
.preheader158:59  %bias_V_load = load i8* %bias_V_addr, align 1


 <State 12>: 7.92ns
ST_12: empty_372 (63)  [1/1] 0.00ns
.preheader158:1  %empty_372 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12288, i64 12288, i64 12288)

ST_12: arrayNo4_mid2 (68)  [1/10] 4.04ns  loc: acceleartor_hls_padding/components.cpp:551
.preheader158:6  %arrayNo4_mid2 = urem i6 %co_cast_mid2_v, 24

ST_12: tmp_435_cast (93)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
.preheader158:31  %tmp_435_cast = zext i11 %tmp_403 to i32

ST_12: ShuffleConvs_1_Downs (94)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
.preheader158:32  %ShuffleConvs_1_Downs = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_1, i32 0, i32 %tmp_435_cast

ST_12: ShuffleConvs_1_Downs_72 (95)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
.preheader158:33  %ShuffleConvs_1_Downs_72 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs, i32 0, i32 %tmp_435_cast

ST_12: ShuffleConvs_1_Downs_73 (96)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
.preheader158:34  %ShuffleConvs_1_Downs_73 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_13, i32 0, i32 %tmp_435_cast

ST_12: ShuffleConvs_1_Downs_74 (97)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
.preheader158:35  %ShuffleConvs_1_Downs_74 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_12, i32 0, i32 %tmp_435_cast

ST_12: ShuffleConvs_1_Downs_75 (98)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
.preheader158:36  %ShuffleConvs_1_Downs_75 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_7, i32 0, i32 %tmp_435_cast

ST_12: ShuffleConvs_1_Downs_76 (99)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
.preheader158:37  %ShuffleConvs_1_Downs_76 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_11, i32 0, i32 %tmp_435_cast

ST_12: ShuffleConvs_1_Downs_77 (100)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
.preheader158:38  %ShuffleConvs_1_Downs_77 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_6, i32 0, i32 %tmp_435_cast

ST_12: ShuffleConvs_1_Downs_78 (101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
.preheader158:39  %ShuffleConvs_1_Downs_78 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_14, i32 0, i32 %tmp_435_cast

ST_12: ShuffleConvs_1_Downs_79 (102)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
.preheader158:40  %ShuffleConvs_1_Downs_79 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_20, i32 0, i32 %tmp_435_cast

ST_12: ShuffleConvs_1_Downs_80 (103)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
.preheader158:41  %ShuffleConvs_1_Downs_80 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_21, i32 0, i32 %tmp_435_cast

ST_12: ShuffleConvs_1_Downs_81 (104)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
.preheader158:42  %ShuffleConvs_1_Downs_81 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_16, i32 0, i32 %tmp_435_cast

ST_12: ShuffleConvs_1_Downs_82 (105)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
.preheader158:43  %ShuffleConvs_1_Downs_82 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_17, i32 0, i32 %tmp_435_cast

ST_12: ShuffleConvs_1_Downs_83 (106)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
.preheader158:44  %ShuffleConvs_1_Downs_83 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_4, i32 0, i32 %tmp_435_cast

ST_12: ShuffleConvs_1_Downs_84 (107)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
.preheader158:45  %ShuffleConvs_1_Downs_84 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_3, i32 0, i32 %tmp_435_cast

ST_12: ShuffleConvs_1_Downs_85 (108)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
.preheader158:46  %ShuffleConvs_1_Downs_85 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_10, i32 0, i32 %tmp_435_cast

ST_12: ShuffleConvs_1_Downs_86 (109)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
.preheader158:47  %ShuffleConvs_1_Downs_86 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_2, i32 0, i32 %tmp_435_cast

ST_12: ShuffleConvs_1_Downs_87 (110)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
.preheader158:48  %ShuffleConvs_1_Downs_87 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_22, i32 0, i32 %tmp_435_cast

ST_12: ShuffleConvs_1_Downs_88 (111)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
.preheader158:49  %ShuffleConvs_1_Downs_88 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_5, i32 0, i32 %tmp_435_cast

ST_12: ShuffleConvs_1_Downs_89 (112)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
.preheader158:50  %ShuffleConvs_1_Downs_89 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_9, i32 0, i32 %tmp_435_cast

ST_12: ShuffleConvs_1_Downs_90 (113)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
.preheader158:51  %ShuffleConvs_1_Downs_90 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_19, i32 0, i32 %tmp_435_cast

ST_12: ShuffleConvs_1_Downs_91 (114)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
.preheader158:52  %ShuffleConvs_1_Downs_91 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_15, i32 0, i32 %tmp_435_cast

ST_12: ShuffleConvs_1_Downs_92 (115)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
.preheader158:53  %ShuffleConvs_1_Downs_92 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_8, i32 0, i32 %tmp_435_cast

ST_12: ShuffleConvs_1_Downs_93 (116)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
.preheader158:54  %ShuffleConvs_1_Downs_93 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_18, i32 0, i32 %tmp_435_cast

ST_12: ShuffleConvs_1_Downs_94 (117)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
.preheader158:55  %ShuffleConvs_1_Downs_94 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_23, i32 0, i32 %tmp_435_cast

ST_12: StgValue_176 (119)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:554
.preheader158:57  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_12: bias_V_load (121)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:555
.preheader158:59  %bias_V_load = load i8* %bias_V_addr, align 1

ST_12: StgValue_178 (122)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:555
.preheader158:60  switch i6 %arrayNo4_mid2, label %branch47 [
    i6 0, label %branch24
    i6 1, label %branch25
    i6 2, label %branch26
    i6 3, label %branch27
    i6 4, label %branch28
    i6 5, label %branch29
    i6 6, label %branch30
    i6 7, label %branch31
    i6 8, label %branch32
    i6 9, label %branch33
    i6 10, label %branch34
    i6 11, label %branch35
    i6 12, label %branch36
    i6 13, label %branch37
    i6 14, label %branch38
    i6 15, label %branch39
    i6 16, label %branch40
    i6 17, label %branch41
    i6 18, label %branch42
    i6 19, label %branch43
    i6 20, label %branch44
    i6 21, label %branch45
    i6 22, label %branch46
  ]

ST_12: StgValue_179 (124)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:555
branch46:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_92, align 1

ST_12: StgValue_180 (125)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
branch46:1  br label %0

ST_12: StgValue_181 (127)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:555
branch45:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_89, align 1

ST_12: StgValue_182 (128)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
branch45:1  br label %0

ST_12: StgValue_183 (130)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:555
branch44:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_85, align 1

ST_12: StgValue_184 (131)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
branch44:1  br label %0

ST_12: StgValue_185 (133)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:555
branch43:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_74, align 1

ST_12: StgValue_186 (134)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
branch43:1  br label %0

ST_12: StgValue_187 (136)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:555
branch42:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_73, align 1

ST_12: StgValue_188 (137)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
branch42:1  br label %0

ST_12: StgValue_189 (139)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:555
branch41:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_78, align 1

ST_12: StgValue_190 (140)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
branch41:1  br label %0

ST_12: StgValue_191 (142)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:555
branch40:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_91, align 1

ST_12: StgValue_192 (143)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
branch40:1  br label %0

ST_12: StgValue_193 (145)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:555
branch39:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_81, align 1

ST_12: StgValue_194 (146)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
branch39:1  br label %0

ST_12: StgValue_195 (148)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:555
branch38:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_82, align 1

ST_12: StgValue_196 (149)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
branch38:1  br label %0

ST_12: StgValue_197 (151)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:555
branch37:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_93, align 1

ST_12: StgValue_198 (152)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
branch37:1  br label %0

ST_12: StgValue_199 (154)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:555
branch36:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_90, align 1

ST_12: StgValue_200 (155)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
branch36:1  br label %0

ST_12: StgValue_201 (157)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:555
branch35:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_79, align 1

ST_12: StgValue_202 (158)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
branch35:1  br label %0

ST_12: StgValue_203 (160)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:555
branch34:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_80, align 1

ST_12: StgValue_204 (161)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
branch34:1  br label %0

ST_12: StgValue_205 (163)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:555
branch33:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_72, align 1

ST_12: StgValue_206 (164)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
branch33:1  br label %0

ST_12: StgValue_207 (166)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:555
branch32:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs, align 1

ST_12: StgValue_208 (167)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
branch32:1  br label %0

ST_12: StgValue_209 (169)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:555
branch31:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_86, align 1

ST_12: StgValue_210 (170)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
branch31:1  br label %0

ST_12: StgValue_211 (172)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:555
branch30:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_84, align 1

ST_12: StgValue_212 (173)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
branch30:1  br label %0

ST_12: StgValue_213 (175)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:555
branch29:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_83, align 1

ST_12: StgValue_214 (176)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
branch29:1  br label %0

ST_12: StgValue_215 (178)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:555
branch28:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_88, align 1

ST_12: StgValue_216 (179)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
branch28:1  br label %0

ST_12: StgValue_217 (181)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:555
branch27:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_77, align 1

ST_12: StgValue_218 (182)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
branch27:1  br label %0

ST_12: StgValue_219 (184)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:555
branch26:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_76, align 1

ST_12: StgValue_220 (185)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
branch26:1  br label %0

ST_12: StgValue_221 (187)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:555
branch25:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_87, align 1

ST_12: StgValue_222 (188)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
branch25:1  br label %0

ST_12: StgValue_223 (190)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:555
branch24:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_94, align 1

ST_12: StgValue_224 (191)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
branch24:1  br label %0

ST_12: StgValue_225 (193)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:555
branch47:0  store i8 %bias_V_load, i8* %ShuffleConvs_1_Downs_75, align 1

ST_12: StgValue_226 (194)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:555
branch47:1  br label %0


 <State 13>: 1.59ns
ST_13: StgValue_227 (202)  [1/1] 1.59ns
.preheader155.preheader:0  br label %.preheader155


 <State 14>: 4.64ns
ST_14: h1 (204)  [1/1] 0.00ns
.preheader155:0  %h1 = phi i5 [ %h_9, %2 ], [ 1, %.preheader155.preheader ]

ST_14: h1_cast_cast (205)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:561
.preheader155:1  %h1_cast_cast = zext i5 %h1 to i11

ST_14: tmp_404 (206)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:561
.preheader155:2  %tmp_404 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %h1, i4 0)

ST_14: p_shl4_cast (207)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:561
.preheader155:3  %p_shl4_cast = zext i9 %tmp_404 to i10

ST_14: tmp_405 (208)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:561
.preheader155:4  %tmp_405 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h1, i1 false)

ST_14: p_shl5_cast (209)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:561
.preheader155:5  %p_shl5_cast = zext i6 %tmp_405 to i10

ST_14: tmp_406 (210)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:561
.preheader155:6  %tmp_406 = add i10 %p_shl5_cast, %p_shl4_cast

ST_14: tmp_407 (211)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:561
.preheader155:7  %tmp_407 = add i10 %tmp_406, 324

ST_14: exitcond29 (212)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:561
.preheader155:8  %exitcond29 = icmp eq i5 %h1, -15

ST_14: empty_373 (213)  [1/1] 0.00ns
.preheader155:9  %empty_373 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_14: StgValue_238 (214)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:561
.preheader155:10  br i1 %exitcond29, label %.preheader151.preheader, label %.preheader154.preheader

ST_14: StgValue_239 (216)  [1/1] 1.59ns
.preheader154.preheader:0  br label %.preheader154

ST_14: StgValue_240 (797)  [1/1] 1.59ns
.preheader151.preheader:0  br label %.preheader151


 <State 15>: 3.31ns
ST_15: w2 (218)  [1/1] 0.00ns
.preheader154:0  %w2 = phi i5 [ %w_26, %1 ], [ 1, %.preheader154.preheader ]

ST_15: w2_cast_cast9 (219)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:562
.preheader154:1  %w2_cast_cast9 = zext i5 %w2 to i15

ST_15: w2_cast_cast (220)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:562
.preheader154:2  %w2_cast_cast = zext i5 %w2 to i10

ST_15: tmp_412 (221)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:561
.preheader154:3  %tmp_412 = add i10 %tmp_406, %w2_cast_cast

ST_15: tmp_444_cast (222)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:561
.preheader154:4  %tmp_444_cast = zext i10 %tmp_412 to i32

ST_15: ShuffleConvs_1_Downs_95 (223)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:561
.preheader154:5  %ShuffleConvs_1_Downs_95 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_11, i32 0, i32 %tmp_444_cast

ST_15: tmp_413 (224)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:561
.preheader154:6  %tmp_413 = add i10 %tmp_407, %w2_cast_cast

ST_15: tmp_445_cast (225)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:561
.preheader154:7  %tmp_445_cast = zext i10 %tmp_413 to i32

ST_15: ShuffleConvs_1_Downs_96 (226)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:561
.preheader154:8  %ShuffleConvs_1_Downs_96 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_11, i32 0, i32 %tmp_445_cast

ST_15: ShuffleConvs_1_Downs_97 (227)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:561
.preheader154:9  %ShuffleConvs_1_Downs_97 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_6, i32 0, i32 %tmp_444_cast

ST_15: ShuffleConvs_1_Downs_98 (228)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:561
.preheader154:10  %ShuffleConvs_1_Downs_98 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_6, i32 0, i32 %tmp_445_cast

ST_15: ShuffleConvs_1_Downs_99 (229)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:561
.preheader154:11  %ShuffleConvs_1_Downs_99 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_4, i32 0, i32 %tmp_444_cast

ST_15: ShuffleConvs_1_Downs_100 (230)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:561
.preheader154:12  %ShuffleConvs_1_Downs_100 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_4, i32 0, i32 %tmp_445_cast

ST_15: ShuffleConvs_1_Downs_101 (231)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:561
.preheader154:13  %ShuffleConvs_1_Downs_101 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_22, i32 0, i32 %tmp_444_cast

ST_15: ShuffleConvs_1_Downs_102 (232)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:561
.preheader154:14  %ShuffleConvs_1_Downs_102 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_22, i32 0, i32 %tmp_445_cast

ST_15: ShuffleConvs_1_Downs_103 (233)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:561
.preheader154:15  %ShuffleConvs_1_Downs_103 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_5, i32 0, i32 %tmp_444_cast

ST_15: ShuffleConvs_1_Downs_104 (234)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:561
.preheader154:16  %ShuffleConvs_1_Downs_104 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_5, i32 0, i32 %tmp_445_cast

ST_15: ShuffleConvs_1_Downs_105 (235)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:561
.preheader154:17  %ShuffleConvs_1_Downs_105 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_23, i32 0, i32 %tmp_444_cast

ST_15: ShuffleConvs_1_Downs_106 (236)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:561
.preheader154:18  %ShuffleConvs_1_Downs_106 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_23, i32 0, i32 %tmp_445_cast

ST_15: exitcond31 (237)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:562
.preheader154:19  %exitcond31 = icmp eq i5 %w2, -15

ST_15: empty_374 (238)  [1/1] 0.00ns
.preheader154:20  %empty_374 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_15: StgValue_262 (239)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:562
.preheader154:21  br i1 %exitcond31, label %2, label %.preheader153.preheader

ST_15: StgValue_263 (241)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:563
.preheader153.preheader:0  br label %.preheader153

ST_15: h_9 (794)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:561
:0  %h_9 = add i5 %h1, 1

ST_15: StgValue_265 (795)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:561
:1  br label %.preheader155


 <State 16>: 7.63ns
ST_16: ci (243)  [1/1] 0.00ns
.preheader153:0  %ci = phi i6 [ %ci_9, %.preheader152.preheader_ifconv ], [ 0, %.preheader153.preheader ]

ST_16: ci_cast (244)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:563
.preheader153:1  %ci_cast = zext i6 %ci to i32

ST_16: ci_cast_cast (245)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:563
.preheader153:2  %ci_cast_cast = zext i6 %ci to i7

ST_16: tmp_420 (246)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:563
.preheader153:3  %tmp_420 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %ci, i4 0)

ST_16: p_shl8_cast (247)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:563
.preheader153:4  %p_shl8_cast = zext i10 %tmp_420 to i11

ST_16: tmp_421 (248)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:563
.preheader153:5  %tmp_421 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %ci, i1 false)

ST_16: p_shl9_cast (249)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader153:6  %p_shl9_cast = zext i7 %tmp_421 to i11

ST_16: tmp_422 (250)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader153:7  %tmp_422 = add i11 %p_shl8_cast, %p_shl9_cast

ST_16: tmp_423 (251)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader153:8  %tmp_423 = add i11 %h1_cast_cast, %tmp_422

ST_16: p_shl6_cast (252)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader153:9  %p_shl6_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_423, i4 0)

ST_16: tmp_1656 (253)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader153:10  %tmp_1656 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_423, i1 false)

ST_16: p_shl7_cast (254)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader153:11  %p_shl7_cast = zext i12 %tmp_1656 to i15

ST_16: tmp_424 (255)  [1/1] 1.94ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader153:12  %tmp_424 = add i15 %p_shl6_cast, %p_shl7_cast

ST_16: tmp_425 (256)  [1/1] 1.94ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader153:13  %tmp_425 = add i15 %w2_cast_cast9, %tmp_424

ST_16: tmp_459_cast (257)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader153:14  %tmp_459_cast = zext i15 %tmp_425 to i32

ST_16: input_V_addr (258)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader153:15  %input_V_addr = getelementptr [15552 x i8]* %input_V, i32 0, i32 %tmp_459_cast

ST_16: weight_0_V_addr (259)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:563
.preheader153:16  %weight_0_V_addr = getelementptr [96 x i8]* %weight_0_V, i32 0, i32 %ci_cast

ST_16: tmp_426 (260)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:563
.preheader153:17  %tmp_426 = add i7 %ci_cast_cast, 48

ST_16: tmp_460_cast (261)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:563
.preheader153:18  %tmp_460_cast = zext i7 %tmp_426 to i32

ST_16: weight_0_V_addr_8 (262)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:563
.preheader153:19  %weight_0_V_addr_8 = getelementptr [96 x i8]* %weight_0_V, i32 0, i32 %tmp_460_cast

ST_16: weight_1_V_addr (263)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:563
.preheader153:20  %weight_1_V_addr = getelementptr [96 x i8]* %weight_1_V, i32 0, i32 %ci_cast

ST_16: weight_1_V_addr_8 (264)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:563
.preheader153:21  %weight_1_V_addr_8 = getelementptr [96 x i8]* %weight_1_V, i32 0, i32 %tmp_460_cast

ST_16: weight_2_V_addr (265)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:563
.preheader153:22  %weight_2_V_addr = getelementptr [96 x i8]* %weight_2_V, i32 0, i32 %ci_cast

ST_16: weight_2_V_addr_8 (266)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:563
.preheader153:23  %weight_2_V_addr_8 = getelementptr [96 x i8]* %weight_2_V, i32 0, i32 %tmp_460_cast

ST_16: weight_3_V_addr (267)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:563
.preheader153:24  %weight_3_V_addr = getelementptr [96 x i8]* %weight_3_V, i32 0, i32 %ci_cast

ST_16: weight_3_V_addr_8 (268)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:563
.preheader153:25  %weight_3_V_addr_8 = getelementptr [96 x i8]* %weight_3_V, i32 0, i32 %tmp_460_cast

ST_16: weight_4_V_addr (269)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:563
.preheader153:26  %weight_4_V_addr = getelementptr [96 x i8]* %weight_4_V, i32 0, i32 %ci_cast

ST_16: weight_4_V_addr_8 (270)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:563
.preheader153:27  %weight_4_V_addr_8 = getelementptr [96 x i8]* %weight_4_V, i32 0, i32 %tmp_460_cast

ST_16: weight_5_V_addr (271)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:563
.preheader153:28  %weight_5_V_addr = getelementptr [96 x i8]* %weight_5_V, i32 0, i32 %ci_cast

ST_16: weight_5_V_addr_8 (272)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:563
.preheader153:29  %weight_5_V_addr_8 = getelementptr [96 x i8]* %weight_5_V, i32 0, i32 %tmp_460_cast

ST_16: exitcond34 (273)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:563
.preheader153:30  %exitcond34 = icmp eq i6 %ci, -16

ST_16: empty_375 (274)  [1/1] 0.00ns
.preheader153:31  %empty_375 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_16: ci_9 (275)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:563
.preheader153:32  %ci_9 = add i6 %ci, 1

ST_16: StgValue_299 (276)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:563
.preheader153:33  br i1 %exitcond34, label %1, label %.preheader152.preheader_ifconv

ST_16: w_26 (791)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:562
:0  %w_26 = add i5 %w2, 1

ST_16: StgValue_301 (792)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:562
:1  br label %.preheader154


 <State 17>: 3.25ns
ST_17: input_V_load (280)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:2  %input_V_load = load i8* %input_V_addr, align 1


 <State 18>: 3.25ns
ST_18: weight_0_V_load (278)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:0  %weight_0_V_load = load i8* %weight_0_V_addr, align 1

ST_18: weight_0_V_load_8 (279)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:1  %weight_0_V_load_8 = load i8* %weight_0_V_addr_8, align 1

ST_18: input_V_load (280)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:2  %input_V_load = load i8* %input_V_addr, align 1

ST_18: weight_1_V_load (364)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:86  %weight_1_V_load = load i8* %weight_1_V_addr, align 1

ST_18: weight_1_V_load_8 (365)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:87  %weight_1_V_load_8 = load i8* %weight_1_V_addr_8, align 1

ST_18: weight_2_V_load (449)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:171  %weight_2_V_load = load i8* %weight_2_V_addr, align 1

ST_18: weight_2_V_load_8 (450)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:172  %weight_2_V_load_8 = load i8* %weight_2_V_addr_8, align 1

ST_18: weight_3_V_load (534)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:256  %weight_3_V_load = load i8* %weight_3_V_addr, align 1

ST_18: weight_3_V_load_8 (535)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:257  %weight_3_V_load_8 = load i8* %weight_3_V_addr_8, align 1

ST_18: weight_4_V_load (619)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:341  %weight_4_V_load = load i8* %weight_4_V_addr, align 1

ST_18: weight_4_V_load_8 (620)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:342  %weight_4_V_load_8 = load i8* %weight_4_V_addr_8, align 1

ST_18: weight_5_V_load (704)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:426  %weight_5_V_load = load i8* %weight_5_V_addr, align 1

ST_18: weight_5_V_load_8 (705)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:427  %weight_5_V_load_8 = load i8* %weight_5_V_addr_8, align 1


 <State 19>: 8.14ns
ST_19: weight_0_V_load (278)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:0  %weight_0_V_load = load i8* %weight_0_V_addr, align 1

ST_19: weight_0_V_load_8 (279)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:1  %weight_0_V_load_8 = load i8* %weight_0_V_addr_8, align 1

ST_19: MUL_DP_ret118 (281)  [4/4] 5.84ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:3  %MUL_DP_ret118 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_0_V_load_8, i8 %input_V_load)

ST_19: weight_1_V_load (364)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:86  %weight_1_V_load = load i8* %weight_1_V_addr, align 1

ST_19: weight_1_V_load_8 (365)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:87  %weight_1_V_load_8 = load i8* %weight_1_V_addr_8, align 1

ST_19: MUL_DP_ret122 (366)  [4/4] 5.84ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:88  %MUL_DP_ret122 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_1_V_load_8, i8 %input_V_load)

ST_19: weight_2_V_load (449)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:171  %weight_2_V_load = load i8* %weight_2_V_addr, align 1

ST_19: weight_2_V_load_8 (450)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:172  %weight_2_V_load_8 = load i8* %weight_2_V_addr_8, align 1

ST_19: MUL_DP_ret126 (451)  [4/4] 5.84ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:173  %MUL_DP_ret126 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_2_V_load_8, i8 %input_V_load)

ST_19: weight_3_V_load (534)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:256  %weight_3_V_load = load i8* %weight_3_V_addr, align 1

ST_19: weight_3_V_load_8 (535)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:257  %weight_3_V_load_8 = load i8* %weight_3_V_addr_8, align 1

ST_19: MUL_DP_ret130 (536)  [4/4] 5.84ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:258  %MUL_DP_ret130 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_3_V_load_8, i8 %input_V_load)

ST_19: weight_4_V_load (619)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:341  %weight_4_V_load = load i8* %weight_4_V_addr, align 1

ST_19: weight_4_V_load_8 (620)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:342  %weight_4_V_load_8 = load i8* %weight_4_V_addr_8, align 1

ST_19: MUL_DP_ret134 (621)  [4/4] 5.84ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:343  %MUL_DP_ret134 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_4_V_load_8, i8 %input_V_load)

ST_19: weight_5_V_load (704)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:426  %weight_5_V_load = load i8* %weight_5_V_addr, align 1

ST_19: weight_5_V_load_8 (705)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:427  %weight_5_V_load_8 = load i8* %weight_5_V_addr_8, align 1

ST_19: MUL_DP_ret138 (706)  [4/4] 5.84ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:428  %MUL_DP_ret138 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_5_V_load_8, i8 %input_V_load)


 <State 20>: 8.75ns
ST_20: MUL_DP_ret118 (281)  [3/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:3  %MUL_DP_ret118 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_0_V_load_8, i8 %input_V_load)

ST_20: MUL_DP_ret122 (366)  [3/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:88  %MUL_DP_ret122 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_1_V_load_8, i8 %input_V_load)

ST_20: MUL_DP_ret126 (451)  [3/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:173  %MUL_DP_ret126 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_2_V_load_8, i8 %input_V_load)

ST_20: MUL_DP_ret130 (536)  [3/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:258  %MUL_DP_ret130 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_3_V_load_8, i8 %input_V_load)

ST_20: MUL_DP_ret134 (621)  [3/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:343  %MUL_DP_ret134 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_4_V_load_8, i8 %input_V_load)

ST_20: MUL_DP_ret138 (706)  [3/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:428  %MUL_DP_ret138 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_5_V_load_8, i8 %input_V_load)


 <State 21>: 8.75ns
ST_21: MUL_DP_ret118 (281)  [2/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:3  %MUL_DP_ret118 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_0_V_load_8, i8 %input_V_load)

ST_21: ShuffleConvs_1_Downs_107 (284)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:6  %ShuffleConvs_1_Downs_107 = load i8* %ShuffleConvs_1_Downs_105, align 1

ST_21: MUL_DP_ret122 (366)  [2/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:88  %MUL_DP_ret122 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_1_V_load_8, i8 %input_V_load)

ST_21: ShuffleConvs_1_Downs_109 (369)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:91  %ShuffleConvs_1_Downs_109 = load i8* %ShuffleConvs_1_Downs_101, align 1

ST_21: MUL_DP_ret126 (451)  [2/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:173  %MUL_DP_ret126 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_2_V_load_8, i8 %input_V_load)

ST_21: ShuffleConvs_1_Downs_111 (454)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:176  %ShuffleConvs_1_Downs_111 = load i8* %ShuffleConvs_1_Downs_95, align 1

ST_21: MUL_DP_ret130 (536)  [2/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:258  %MUL_DP_ret130 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_3_V_load_8, i8 %input_V_load)

ST_21: ShuffleConvs_1_Downs_113 (539)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:261  %ShuffleConvs_1_Downs_113 = load i8* %ShuffleConvs_1_Downs_97, align 1

ST_21: MUL_DP_ret134 (621)  [2/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:343  %MUL_DP_ret134 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_4_V_load_8, i8 %input_V_load)

ST_21: ShuffleConvs_1_Downs_115 (624)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:346  %ShuffleConvs_1_Downs_115 = load i8* %ShuffleConvs_1_Downs_103, align 1

ST_21: MUL_DP_ret138 (706)  [2/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:428  %MUL_DP_ret138 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_5_V_load_8, i8 %input_V_load)

ST_21: ShuffleConvs_1_Downs_117 (709)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:431  %ShuffleConvs_1_Downs_117 = load i8* %ShuffleConvs_1_Downs_99, align 1


 <State 22>: 3.25ns
ST_22: MUL_DP_ret118 (281)  [1/4] 2.39ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:3  %MUL_DP_ret118 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_0_V_load_8, i8 %input_V_load)

ST_22: rr_0_V (282)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:4  %rr_0_V = extractvalue { i16, i16 } %MUL_DP_ret118, 0

ST_22: rr_1_V (283)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:5  %rr_1_V = extractvalue { i16, i16 } %MUL_DP_ret118, 1

ST_22: ShuffleConvs_1_Downs_107 (284)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:6  %ShuffleConvs_1_Downs_107 = load i8* %ShuffleConvs_1_Downs_105, align 1

ST_22: tmp_1658 (291)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:13  %tmp_1658 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V, i32 5)

ST_22: tmp_1663 (331)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:53  %tmp_1663 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V, i32 5)

ST_22: MUL_DP_ret122 (366)  [1/4] 2.39ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:88  %MUL_DP_ret122 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_1_V_load_8, i8 %input_V_load)

ST_22: rr_0_V_129 (367)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:89  %rr_0_V_129 = extractvalue { i16, i16 } %MUL_DP_ret122, 0

ST_22: rr_1_V_129 (368)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:90  %rr_1_V_129 = extractvalue { i16, i16 } %MUL_DP_ret122, 1

ST_22: ShuffleConvs_1_Downs_109 (369)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:91  %ShuffleConvs_1_Downs_109 = load i8* %ShuffleConvs_1_Downs_101, align 1

ST_22: tmp_1668 (376)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:98  %tmp_1668 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_129, i32 5)

ST_22: tmp_1673 (416)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:138  %tmp_1673 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_129, i32 5)

ST_22: MUL_DP_ret126 (451)  [1/4] 2.39ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:173  %MUL_DP_ret126 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_2_V_load_8, i8 %input_V_load)

ST_22: rr_0_V_130 (452)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:174  %rr_0_V_130 = extractvalue { i16, i16 } %MUL_DP_ret126, 0

ST_22: rr_1_V_130 (453)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:175  %rr_1_V_130 = extractvalue { i16, i16 } %MUL_DP_ret126, 1

ST_22: ShuffleConvs_1_Downs_111 (454)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:176  %ShuffleConvs_1_Downs_111 = load i8* %ShuffleConvs_1_Downs_95, align 1

ST_22: tmp_1678 (461)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:183  %tmp_1678 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_130, i32 5)

ST_22: tmp_1683 (501)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:223  %tmp_1683 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_130, i32 5)

ST_22: MUL_DP_ret130 (536)  [1/4] 2.39ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:258  %MUL_DP_ret130 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_3_V_load_8, i8 %input_V_load)

ST_22: rr_0_V_131 (537)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:259  %rr_0_V_131 = extractvalue { i16, i16 } %MUL_DP_ret130, 0

ST_22: rr_1_V_131 (538)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:260  %rr_1_V_131 = extractvalue { i16, i16 } %MUL_DP_ret130, 1

ST_22: ShuffleConvs_1_Downs_113 (539)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:261  %ShuffleConvs_1_Downs_113 = load i8* %ShuffleConvs_1_Downs_97, align 1

ST_22: tmp_1688 (546)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:268  %tmp_1688 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_131, i32 5)

ST_22: tmp_1693 (586)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:308  %tmp_1693 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_131, i32 5)

ST_22: MUL_DP_ret134 (621)  [1/4] 2.39ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:343  %MUL_DP_ret134 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_4_V_load_8, i8 %input_V_load)

ST_22: rr_0_V_132 (622)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:344  %rr_0_V_132 = extractvalue { i16, i16 } %MUL_DP_ret134, 0

ST_22: rr_1_V_132 (623)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:345  %rr_1_V_132 = extractvalue { i16, i16 } %MUL_DP_ret134, 1

ST_22: ShuffleConvs_1_Downs_115 (624)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:346  %ShuffleConvs_1_Downs_115 = load i8* %ShuffleConvs_1_Downs_103, align 1

ST_22: tmp_1698 (631)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:353  %tmp_1698 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_132, i32 5)

ST_22: tmp_1703 (671)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:393  %tmp_1703 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_132, i32 5)

ST_22: MUL_DP_ret138 (706)  [1/4] 2.39ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:428  %MUL_DP_ret138 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_5_V_load_8, i8 %input_V_load)

ST_22: rr_0_V_133 (707)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:429  %rr_0_V_133 = extractvalue { i16, i16 } %MUL_DP_ret138, 0

ST_22: rr_1_V_133 (708)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:566
.preheader152.preheader_ifconv:430  %rr_1_V_133 = extractvalue { i16, i16 } %MUL_DP_ret138, 1

ST_22: ShuffleConvs_1_Downs_117 (709)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:431  %ShuffleConvs_1_Downs_117 = load i8* %ShuffleConvs_1_Downs_99, align 1

ST_22: tmp_1708 (716)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:438  %tmp_1708 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_133, i32 5)

ST_22: tmp_1713 (756)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:478  %tmp_1713 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_133, i32 5)


 <State 23>: 6.78ns
ST_23: tmp_s (285)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:7  %tmp_s = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_107, i6 0)

ST_23: tmp_272_cast (286)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:8  %tmp_272_cast = sext i14 %tmp_s to i17

ST_23: tmp_180 (287)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:9  %tmp_180 = sext i16 %rr_0_V to i17

ST_23: p_Val2_s (288)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:10  %p_Val2_s = add i17 %tmp_180, %tmp_272_cast

ST_23: tmp_1657 (289)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:11  %tmp_1657 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_s, i32 16)

ST_23: p_Val2_45 (290)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:12  %p_Val2_45 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_s, i32 6, i32 13)

ST_23: tmp_181 (292)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:14  %tmp_181 = zext i1 %tmp_1658 to i8

ST_23: tmp_1659 (293)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node carry_s)
.preheader152.preheader_ifconv:15  %tmp_1659 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_s, i32 13)

ST_23: p_Val2_46 (294)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:16  %p_Val2_46 = add i8 %tmp_181, %p_Val2_45

ST_23: tmp_1660 (295)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:17  %tmp_1660 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_46, i32 7)

ST_23: tmp_182 (296)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node carry_s)
.preheader152.preheader_ifconv:18  %tmp_182 = xor i1 %tmp_1660, true

ST_23: carry_s (297)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568 (out node of the LUT)
.preheader152.preheader_ifconv:19  %carry_s = and i1 %tmp_1659, %tmp_182

ST_23: p_Result_s (299)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:21  %p_Result_s = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_s, i32 15, i32 16)

ST_23: Range2_all_ones (300)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:22  %Range2_all_ones = icmp eq i2 %p_Result_s, -1

ST_23: p_Result_29 (301)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:23  %p_Result_29 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_s, i32 14, i32 16)

ST_23: Range1_all_ones (302)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:24  %Range1_all_ones = icmp eq i3 %p_Result_29, -1

ST_23: Range1_all_zeros (303)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:25  %Range1_all_zeros = icmp eq i3 %p_Result_29, 0

ST_23: tmp_389_1 (370)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:92  %tmp_389_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_109, i6 0)

ST_23: tmp_389_1_cast (371)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:93  %tmp_389_1_cast = sext i14 %tmp_389_1 to i17

ST_23: tmp_390_1 (372)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:94  %tmp_390_1 = sext i16 %rr_0_V_129 to i17

ST_23: p_Val2_126_1 (373)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:95  %p_Val2_126_1 = add i17 %tmp_390_1, %tmp_389_1_cast

ST_23: tmp_1667 (374)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:96  %tmp_1667 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_1, i32 16)

ST_23: p_Val2_127_1 (375)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:97  %p_Val2_127_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_126_1, i32 6, i32 13)

ST_23: tmp_393_1 (377)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:99  %tmp_393_1 = zext i1 %tmp_1668 to i8

ST_23: tmp_1669 (378)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node carry_36_1)
.preheader152.preheader_ifconv:100  %tmp_1669 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_1, i32 13)

ST_23: p_Val2_128_1 (379)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:101  %p_Val2_128_1 = add i8 %tmp_393_1, %p_Val2_127_1

ST_23: tmp_1670 (380)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:102  %tmp_1670 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_128_1, i32 7)

ST_23: tmp_397_1 (381)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node carry_36_1)
.preheader152.preheader_ifconv:103  %tmp_397_1 = xor i1 %tmp_1670, true

ST_23: carry_36_1 (382)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568 (out node of the LUT)
.preheader152.preheader_ifconv:104  %carry_36_1 = and i1 %tmp_1669, %tmp_397_1

ST_23: p_Result_286_1 (384)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:106  %p_Result_286_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_126_1, i32 15, i32 16)

ST_23: Range2_all_ones_1 (385)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:107  %Range2_all_ones_1 = icmp eq i2 %p_Result_286_1, -1

ST_23: p_Result_287_1 (386)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:108  %p_Result_287_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_126_1, i32 14, i32 16)

ST_23: Range1_all_ones_1 (387)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:109  %Range1_all_ones_1 = icmp eq i3 %p_Result_287_1, -1

ST_23: Range1_all_zeros_1 (388)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:110  %Range1_all_zeros_1 = icmp eq i3 %p_Result_287_1, 0

ST_23: tmp_389_2 (455)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:177  %tmp_389_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_111, i6 0)

ST_23: tmp_389_2_cast (456)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:178  %tmp_389_2_cast = sext i14 %tmp_389_2 to i17

ST_23: tmp_390_2 (457)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:179  %tmp_390_2 = sext i16 %rr_0_V_130 to i17

ST_23: p_Val2_126_2 (458)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:180  %p_Val2_126_2 = add i17 %tmp_390_2, %tmp_389_2_cast

ST_23: tmp_1677 (459)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:181  %tmp_1677 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_2, i32 16)

ST_23: p_Val2_127_2 (460)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:182  %p_Val2_127_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_126_2, i32 6, i32 13)

ST_23: tmp_393_2 (462)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:184  %tmp_393_2 = zext i1 %tmp_1678 to i8

ST_23: tmp_1679 (463)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node carry_36_2)
.preheader152.preheader_ifconv:185  %tmp_1679 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_2, i32 13)

ST_23: p_Val2_128_2 (464)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:186  %p_Val2_128_2 = add i8 %tmp_393_2, %p_Val2_127_2

ST_23: tmp_1680 (465)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:187  %tmp_1680 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_128_2, i32 7)

ST_23: tmp_397_2 (466)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node carry_36_2)
.preheader152.preheader_ifconv:188  %tmp_397_2 = xor i1 %tmp_1680, true

ST_23: carry_36_2 (467)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568 (out node of the LUT)
.preheader152.preheader_ifconv:189  %carry_36_2 = and i1 %tmp_1679, %tmp_397_2

ST_23: p_Result_286_2 (469)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:191  %p_Result_286_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_126_2, i32 15, i32 16)

ST_23: Range2_all_ones_2 (470)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:192  %Range2_all_ones_2 = icmp eq i2 %p_Result_286_2, -1

ST_23: p_Result_287_2 (471)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:193  %p_Result_287_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_126_2, i32 14, i32 16)

ST_23: Range1_all_ones_2 (472)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:194  %Range1_all_ones_2 = icmp eq i3 %p_Result_287_2, -1

ST_23: Range1_all_zeros_2 (473)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:195  %Range1_all_zeros_2 = icmp eq i3 %p_Result_287_2, 0

ST_23: tmp_389_3 (540)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:262  %tmp_389_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_113, i6 0)

ST_23: tmp_389_3_cast (541)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:263  %tmp_389_3_cast = sext i14 %tmp_389_3 to i17

ST_23: tmp_390_3 (542)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:264  %tmp_390_3 = sext i16 %rr_0_V_131 to i17

ST_23: p_Val2_126_3 (543)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:265  %p_Val2_126_3 = add i17 %tmp_390_3, %tmp_389_3_cast

ST_23: tmp_1687 (544)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:266  %tmp_1687 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_3, i32 16)

ST_23: p_Val2_127_3 (545)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:267  %p_Val2_127_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_126_3, i32 6, i32 13)

ST_23: tmp_393_3 (547)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:269  %tmp_393_3 = zext i1 %tmp_1688 to i8

ST_23: tmp_1689 (548)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node carry_36_3)
.preheader152.preheader_ifconv:270  %tmp_1689 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_3, i32 13)

ST_23: p_Val2_128_3 (549)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:271  %p_Val2_128_3 = add i8 %tmp_393_3, %p_Val2_127_3

ST_23: tmp_1690 (550)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:272  %tmp_1690 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_128_3, i32 7)

ST_23: tmp_397_3 (551)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node carry_36_3)
.preheader152.preheader_ifconv:273  %tmp_397_3 = xor i1 %tmp_1690, true

ST_23: carry_36_3 (552)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568 (out node of the LUT)
.preheader152.preheader_ifconv:274  %carry_36_3 = and i1 %tmp_1689, %tmp_397_3

ST_23: p_Result_286_3 (554)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:276  %p_Result_286_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_126_3, i32 15, i32 16)

ST_23: Range2_all_ones_3 (555)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:277  %Range2_all_ones_3 = icmp eq i2 %p_Result_286_3, -1

ST_23: p_Result_287_3 (556)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:278  %p_Result_287_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_126_3, i32 14, i32 16)

ST_23: Range1_all_ones_3 (557)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:279  %Range1_all_ones_3 = icmp eq i3 %p_Result_287_3, -1

ST_23: Range1_all_zeros_3 (558)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:280  %Range1_all_zeros_3 = icmp eq i3 %p_Result_287_3, 0

ST_23: tmp_389_4 (625)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:347  %tmp_389_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_115, i6 0)

ST_23: tmp_389_4_cast (626)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:348  %tmp_389_4_cast = sext i14 %tmp_389_4 to i17

ST_23: tmp_390_4 (627)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:349  %tmp_390_4 = sext i16 %rr_0_V_132 to i17

ST_23: p_Val2_126_4 (628)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:350  %p_Val2_126_4 = add i17 %tmp_390_4, %tmp_389_4_cast

ST_23: tmp_1697 (629)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:351  %tmp_1697 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_4, i32 16)

ST_23: p_Val2_127_4 (630)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:352  %p_Val2_127_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_126_4, i32 6, i32 13)

ST_23: tmp_393_4 (632)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:354  %tmp_393_4 = zext i1 %tmp_1698 to i8

ST_23: tmp_1699 (633)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node carry_36_4)
.preheader152.preheader_ifconv:355  %tmp_1699 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_4, i32 13)

ST_23: p_Val2_128_4 (634)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:356  %p_Val2_128_4 = add i8 %tmp_393_4, %p_Val2_127_4

ST_23: tmp_1700 (635)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:357  %tmp_1700 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_128_4, i32 7)

ST_23: tmp_397_4 (636)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node carry_36_4)
.preheader152.preheader_ifconv:358  %tmp_397_4 = xor i1 %tmp_1700, true

ST_23: carry_36_4 (637)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568 (out node of the LUT)
.preheader152.preheader_ifconv:359  %carry_36_4 = and i1 %tmp_1699, %tmp_397_4

ST_23: p_Result_286_4 (639)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:361  %p_Result_286_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_126_4, i32 15, i32 16)

ST_23: Range2_all_ones_4 (640)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:362  %Range2_all_ones_4 = icmp eq i2 %p_Result_286_4, -1

ST_23: p_Result_287_4 (641)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:363  %p_Result_287_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_126_4, i32 14, i32 16)

ST_23: Range1_all_ones_4 (642)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:364  %Range1_all_ones_4 = icmp eq i3 %p_Result_287_4, -1

ST_23: Range1_all_zeros_4 (643)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:365  %Range1_all_zeros_4 = icmp eq i3 %p_Result_287_4, 0

ST_23: tmp_389_5 (710)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:432  %tmp_389_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_117, i6 0)

ST_23: tmp_389_5_cast (711)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:433  %tmp_389_5_cast = sext i14 %tmp_389_5 to i17

ST_23: tmp_390_5 (712)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:434  %tmp_390_5 = sext i16 %rr_0_V_133 to i17

ST_23: p_Val2_126_5 (713)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:435  %p_Val2_126_5 = add i17 %tmp_390_5, %tmp_389_5_cast

ST_23: tmp_1707 (714)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:436  %tmp_1707 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_5, i32 16)

ST_23: p_Val2_127_5 (715)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:437  %p_Val2_127_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_126_5, i32 6, i32 13)

ST_23: tmp_393_5 (717)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:439  %tmp_393_5 = zext i1 %tmp_1708 to i8

ST_23: tmp_1709 (718)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node carry_36_5)
.preheader152.preheader_ifconv:440  %tmp_1709 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_5, i32 13)

ST_23: p_Val2_128_5 (719)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:441  %p_Val2_128_5 = add i8 %tmp_393_5, %p_Val2_127_5

ST_23: tmp_1710 (720)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:442  %tmp_1710 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_128_5, i32 7)

ST_23: tmp_397_5 (721)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node carry_36_5)
.preheader152.preheader_ifconv:443  %tmp_397_5 = xor i1 %tmp_1710, true

ST_23: carry_36_5 (722)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568 (out node of the LUT)
.preheader152.preheader_ifconv:444  %carry_36_5 = and i1 %tmp_1709, %tmp_397_5

ST_23: p_Result_286_5 (724)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:446  %p_Result_286_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_126_5, i32 15, i32 16)

ST_23: Range2_all_ones_5 (725)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:447  %Range2_all_ones_5 = icmp eq i2 %p_Result_286_5, -1

ST_23: p_Result_287_5 (726)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:448  %p_Result_287_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_126_5, i32 14, i32 16)

ST_23: Range1_all_ones_5 (727)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:449  %Range1_all_ones_5 = icmp eq i3 %p_Result_287_5, -1

ST_23: Range1_all_zeros_5 (728)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:450  %Range1_all_zeros_5 = icmp eq i3 %p_Result_287_5, 0


 <State 24>: 6.21ns
ST_24: tmp_1661 (298)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge40_demorgan_i)
.preheader152.preheader_ifconv:20  %tmp_1661 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_s, i32 14)

ST_24: deleted_zeros (304)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge_i_i_i)
.preheader152.preheader_ifconv:26  %deleted_zeros = select i1 %carry_s, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_24: tmp_183 (305)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge40_demorgan_i)
.preheader152.preheader_ifconv:27  %tmp_183 = xor i1 %tmp_1661, true

ST_24: p_41_i_i4 (306)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge40_demorgan_i)
.preheader152.preheader_ifconv:28  %p_41_i_i4 = and i1 %Range2_all_ones, %tmp_183

ST_24: deleted_ones (307)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge40_demorgan_i)
.preheader152.preheader_ifconv:29  %deleted_ones = select i1 %carry_s, i1 %p_41_i_i4, i1 %Range1_all_ones

ST_24: p_38_i_i4 (308)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:30  %p_38_i_i4 = and i1 %carry_s, %Range1_all_ones

ST_24: p_not_i_i (309)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge_i_i_i)
.preheader152.preheader_ifconv:31  %p_not_i_i = xor i1 %deleted_zeros, true

ST_24: brmerge_i_i (310)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge_i_i_i)
.preheader152.preheader_ifconv:32  %brmerge_i_i = or i1 %tmp_1660, %p_not_i_i

ST_24: tmp_184 (311)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:33  %tmp_184 = xor i1 %tmp_1657, true

ST_24: overflow (312)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge_i_i_i)
.preheader152.preheader_ifconv:34  %overflow = and i1 %brmerge_i_i, %tmp_184

ST_24: brmerge40_demorgan_i (313)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568 (out node of the LUT)
.preheader152.preheader_ifconv:35  %brmerge40_demorgan_i = and i1 %tmp_1660, %deleted_ones

ST_24: tmp1_demorgan (314)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node underflow)
.preheader152.preheader_ifconv:36  %tmp1_demorgan = or i1 %p_38_i_i4, %brmerge40_demorgan_i

ST_24: tmp1 (315)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node underflow)
.preheader152.preheader_ifconv:37  %tmp1 = xor i1 %tmp1_demorgan, true

ST_24: underflow (316)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568 (out node of the LUT)
.preheader152.preheader_ifconv:38  %underflow = and i1 %tmp_1657, %tmp1

ST_24: brmerge_i_i_i (317)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568 (out node of the LUT)
.preheader152.preheader_ifconv:39  %brmerge_i_i_i = or i1 %underflow, %overflow

ST_24: tmp_1671 (383)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge40_demorgan_i_257)
.preheader152.preheader_ifconv:105  %tmp_1671 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_1, i32 14)

ST_24: deleted_zeros_1 (389)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge_i_i_i_1)
.preheader152.preheader_ifconv:111  %deleted_zeros_1 = select i1 %carry_36_1, i1 %Range1_all_ones_1, i1 %Range1_all_zeros_1

ST_24: tmp_411_1 (390)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge40_demorgan_i_257)
.preheader152.preheader_ifconv:112  %tmp_411_1 = xor i1 %tmp_1671, true

ST_24: p_41_i_i4_1 (391)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge40_demorgan_i_257)
.preheader152.preheader_ifconv:113  %p_41_i_i4_1 = and i1 %Range2_all_ones_1, %tmp_411_1

ST_24: deleted_ones_1 (392)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge40_demorgan_i_257)
.preheader152.preheader_ifconv:114  %deleted_ones_1 = select i1 %carry_36_1, i1 %p_41_i_i4_1, i1 %Range1_all_ones_1

ST_24: p_38_i_i4_1 (393)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:115  %p_38_i_i4_1 = and i1 %carry_36_1, %Range1_all_ones_1

ST_24: p_not_i_i_1 (394)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge_i_i_i_1)
.preheader152.preheader_ifconv:116  %p_not_i_i_1 = xor i1 %deleted_zeros_1, true

ST_24: brmerge_i_i_1 (395)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge_i_i_i_1)
.preheader152.preheader_ifconv:117  %brmerge_i_i_1 = or i1 %tmp_1670, %p_not_i_i_1

ST_24: tmp_424_1 (396)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:118  %tmp_424_1 = xor i1 %tmp_1667, true

ST_24: overflow_1 (397)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge_i_i_i_1)
.preheader152.preheader_ifconv:119  %overflow_1 = and i1 %brmerge_i_i_1, %tmp_424_1

ST_24: brmerge40_demorgan_i_257 (398)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568 (out node of the LUT)
.preheader152.preheader_ifconv:120  %brmerge40_demorgan_i_257 = and i1 %tmp_1670, %deleted_ones_1

ST_24: tmp5_demorgan (399)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node underflow_1)
.preheader152.preheader_ifconv:121  %tmp5_demorgan = or i1 %p_38_i_i4_1, %brmerge40_demorgan_i_257

ST_24: tmp5 (400)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node underflow_1)
.preheader152.preheader_ifconv:122  %tmp5 = xor i1 %tmp5_demorgan, true

ST_24: underflow_1 (401)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568 (out node of the LUT)
.preheader152.preheader_ifconv:123  %underflow_1 = and i1 %tmp_1667, %tmp5

ST_24: brmerge_i_i_i_1 (402)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568 (out node of the LUT)
.preheader152.preheader_ifconv:124  %brmerge_i_i_i_1 = or i1 %underflow_1, %overflow_1

ST_24: tmp_1681 (468)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge40_demorgan_i_259)
.preheader152.preheader_ifconv:190  %tmp_1681 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_2, i32 14)

ST_24: deleted_zeros_2 (474)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge_i_i_i_2)
.preheader152.preheader_ifconv:196  %deleted_zeros_2 = select i1 %carry_36_2, i1 %Range1_all_ones_2, i1 %Range1_all_zeros_2

ST_24: tmp_411_2 (475)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge40_demorgan_i_259)
.preheader152.preheader_ifconv:197  %tmp_411_2 = xor i1 %tmp_1681, true

ST_24: p_41_i_i4_2 (476)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge40_demorgan_i_259)
.preheader152.preheader_ifconv:198  %p_41_i_i4_2 = and i1 %Range2_all_ones_2, %tmp_411_2

ST_24: deleted_ones_2 (477)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge40_demorgan_i_259)
.preheader152.preheader_ifconv:199  %deleted_ones_2 = select i1 %carry_36_2, i1 %p_41_i_i4_2, i1 %Range1_all_ones_2

ST_24: p_38_i_i4_2 (478)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:200  %p_38_i_i4_2 = and i1 %carry_36_2, %Range1_all_ones_2

ST_24: p_not_i_i_2 (479)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge_i_i_i_2)
.preheader152.preheader_ifconv:201  %p_not_i_i_2 = xor i1 %deleted_zeros_2, true

ST_24: brmerge_i_i_2 (480)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge_i_i_i_2)
.preheader152.preheader_ifconv:202  %brmerge_i_i_2 = or i1 %tmp_1680, %p_not_i_i_2

ST_24: tmp_424_2 (481)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:203  %tmp_424_2 = xor i1 %tmp_1677, true

ST_24: overflow_2 (482)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge_i_i_i_2)
.preheader152.preheader_ifconv:204  %overflow_2 = and i1 %brmerge_i_i_2, %tmp_424_2

ST_24: brmerge40_demorgan_i_259 (483)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568 (out node of the LUT)
.preheader152.preheader_ifconv:205  %brmerge40_demorgan_i_259 = and i1 %tmp_1680, %deleted_ones_2

ST_24: tmp9_demorgan (484)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node underflow_2)
.preheader152.preheader_ifconv:206  %tmp9_demorgan = or i1 %p_38_i_i4_2, %brmerge40_demorgan_i_259

ST_24: tmp9 (485)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node underflow_2)
.preheader152.preheader_ifconv:207  %tmp9 = xor i1 %tmp9_demorgan, true

ST_24: underflow_2 (486)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568 (out node of the LUT)
.preheader152.preheader_ifconv:208  %underflow_2 = and i1 %tmp_1677, %tmp9

ST_24: brmerge_i_i_i_2 (487)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568 (out node of the LUT)
.preheader152.preheader_ifconv:209  %brmerge_i_i_i_2 = or i1 %underflow_2, %overflow_2

ST_24: tmp_1691 (553)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge40_demorgan_i_261)
.preheader152.preheader_ifconv:275  %tmp_1691 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_3, i32 14)

ST_24: deleted_zeros_3 (559)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge_i_i_i_3)
.preheader152.preheader_ifconv:281  %deleted_zeros_3 = select i1 %carry_36_3, i1 %Range1_all_ones_3, i1 %Range1_all_zeros_3

ST_24: tmp_411_3 (560)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge40_demorgan_i_261)
.preheader152.preheader_ifconv:282  %tmp_411_3 = xor i1 %tmp_1691, true

ST_24: p_41_i_i4_3 (561)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge40_demorgan_i_261)
.preheader152.preheader_ifconv:283  %p_41_i_i4_3 = and i1 %Range2_all_ones_3, %tmp_411_3

ST_24: deleted_ones_3 (562)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge40_demorgan_i_261)
.preheader152.preheader_ifconv:284  %deleted_ones_3 = select i1 %carry_36_3, i1 %p_41_i_i4_3, i1 %Range1_all_ones_3

ST_24: p_38_i_i4_3 (563)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:285  %p_38_i_i4_3 = and i1 %carry_36_3, %Range1_all_ones_3

ST_24: p_not_i_i_3 (564)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge_i_i_i_3)
.preheader152.preheader_ifconv:286  %p_not_i_i_3 = xor i1 %deleted_zeros_3, true

ST_24: brmerge_i_i_3 (565)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge_i_i_i_3)
.preheader152.preheader_ifconv:287  %brmerge_i_i_3 = or i1 %tmp_1690, %p_not_i_i_3

ST_24: tmp_424_3 (566)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:288  %tmp_424_3 = xor i1 %tmp_1687, true

ST_24: overflow_3 (567)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge_i_i_i_3)
.preheader152.preheader_ifconv:289  %overflow_3 = and i1 %brmerge_i_i_3, %tmp_424_3

ST_24: brmerge40_demorgan_i_261 (568)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568 (out node of the LUT)
.preheader152.preheader_ifconv:290  %brmerge40_demorgan_i_261 = and i1 %tmp_1690, %deleted_ones_3

ST_24: tmp13_demorgan (569)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node underflow_3)
.preheader152.preheader_ifconv:291  %tmp13_demorgan = or i1 %p_38_i_i4_3, %brmerge40_demorgan_i_261

ST_24: tmp13 (570)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node underflow_3)
.preheader152.preheader_ifconv:292  %tmp13 = xor i1 %tmp13_demorgan, true

ST_24: underflow_3 (571)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568 (out node of the LUT)
.preheader152.preheader_ifconv:293  %underflow_3 = and i1 %tmp_1687, %tmp13

ST_24: brmerge_i_i_i_3 (572)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568 (out node of the LUT)
.preheader152.preheader_ifconv:294  %brmerge_i_i_i_3 = or i1 %underflow_3, %overflow_3

ST_24: tmp_1701 (638)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge40_demorgan_i_263)
.preheader152.preheader_ifconv:360  %tmp_1701 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_4, i32 14)

ST_24: deleted_zeros_4 (644)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge_i_i_i_4)
.preheader152.preheader_ifconv:366  %deleted_zeros_4 = select i1 %carry_36_4, i1 %Range1_all_ones_4, i1 %Range1_all_zeros_4

ST_24: tmp_411_4 (645)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge40_demorgan_i_263)
.preheader152.preheader_ifconv:367  %tmp_411_4 = xor i1 %tmp_1701, true

ST_24: p_41_i_i4_4 (646)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge40_demorgan_i_263)
.preheader152.preheader_ifconv:368  %p_41_i_i4_4 = and i1 %Range2_all_ones_4, %tmp_411_4

ST_24: deleted_ones_4 (647)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge40_demorgan_i_263)
.preheader152.preheader_ifconv:369  %deleted_ones_4 = select i1 %carry_36_4, i1 %p_41_i_i4_4, i1 %Range1_all_ones_4

ST_24: p_38_i_i4_4 (648)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:370  %p_38_i_i4_4 = and i1 %carry_36_4, %Range1_all_ones_4

ST_24: p_not_i_i_4 (649)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge_i_i_i_4)
.preheader152.preheader_ifconv:371  %p_not_i_i_4 = xor i1 %deleted_zeros_4, true

ST_24: brmerge_i_i_4 (650)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge_i_i_i_4)
.preheader152.preheader_ifconv:372  %brmerge_i_i_4 = or i1 %tmp_1700, %p_not_i_i_4

ST_24: tmp_424_4 (651)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:373  %tmp_424_4 = xor i1 %tmp_1697, true

ST_24: overflow_4 (652)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge_i_i_i_4)
.preheader152.preheader_ifconv:374  %overflow_4 = and i1 %brmerge_i_i_4, %tmp_424_4

ST_24: brmerge40_demorgan_i_263 (653)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568 (out node of the LUT)
.preheader152.preheader_ifconv:375  %brmerge40_demorgan_i_263 = and i1 %tmp_1700, %deleted_ones_4

ST_24: tmp17_demorgan (654)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node underflow_4)
.preheader152.preheader_ifconv:376  %tmp17_demorgan = or i1 %p_38_i_i4_4, %brmerge40_demorgan_i_263

ST_24: tmp17 (655)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node underflow_4)
.preheader152.preheader_ifconv:377  %tmp17 = xor i1 %tmp17_demorgan, true

ST_24: underflow_4 (656)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568 (out node of the LUT)
.preheader152.preheader_ifconv:378  %underflow_4 = and i1 %tmp_1697, %tmp17

ST_24: brmerge_i_i_i_4 (657)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568 (out node of the LUT)
.preheader152.preheader_ifconv:379  %brmerge_i_i_i_4 = or i1 %underflow_4, %overflow_4

ST_24: tmp_1711 (723)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge40_demorgan_i_265)
.preheader152.preheader_ifconv:445  %tmp_1711 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_126_5, i32 14)

ST_24: deleted_zeros_5 (729)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge_i_i_i_5)
.preheader152.preheader_ifconv:451  %deleted_zeros_5 = select i1 %carry_36_5, i1 %Range1_all_ones_5, i1 %Range1_all_zeros_5

ST_24: tmp_411_5 (730)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge40_demorgan_i_265)
.preheader152.preheader_ifconv:452  %tmp_411_5 = xor i1 %tmp_1711, true

ST_24: p_41_i_i4_5 (731)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge40_demorgan_i_265)
.preheader152.preheader_ifconv:453  %p_41_i_i4_5 = and i1 %Range2_all_ones_5, %tmp_411_5

ST_24: deleted_ones_5 (732)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge40_demorgan_i_265)
.preheader152.preheader_ifconv:454  %deleted_ones_5 = select i1 %carry_36_5, i1 %p_41_i_i4_5, i1 %Range1_all_ones_5

ST_24: p_38_i_i4_5 (733)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:455  %p_38_i_i4_5 = and i1 %carry_36_5, %Range1_all_ones_5

ST_24: p_not_i_i_5 (734)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge_i_i_i_5)
.preheader152.preheader_ifconv:456  %p_not_i_i_5 = xor i1 %deleted_zeros_5, true

ST_24: brmerge_i_i_5 (735)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge_i_i_i_5)
.preheader152.preheader_ifconv:457  %brmerge_i_i_5 = or i1 %tmp_1710, %p_not_i_i_5

ST_24: tmp_424_5 (736)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:458  %tmp_424_5 = xor i1 %tmp_1707, true

ST_24: overflow_5 (737)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node brmerge_i_i_i_5)
.preheader152.preheader_ifconv:459  %overflow_5 = and i1 %brmerge_i_i_5, %tmp_424_5

ST_24: brmerge40_demorgan_i_265 (738)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568 (out node of the LUT)
.preheader152.preheader_ifconv:460  %brmerge40_demorgan_i_265 = and i1 %tmp_1710, %deleted_ones_5

ST_24: tmp21_demorgan (739)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node underflow_5)
.preheader152.preheader_ifconv:461  %tmp21_demorgan = or i1 %p_38_i_i4_5, %brmerge40_demorgan_i_265

ST_24: tmp21 (740)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node underflow_5)
.preheader152.preheader_ifconv:462  %tmp21 = xor i1 %tmp21_demorgan, true

ST_24: underflow_5 (741)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568 (out node of the LUT)
.preheader152.preheader_ifconv:463  %underflow_5 = and i1 %tmp_1707, %tmp21

ST_24: brmerge_i_i_i_5 (742)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568 (out node of the LUT)
.preheader152.preheader_ifconv:464  %brmerge_i_i_i_5 = or i1 %underflow_5, %overflow_5


 <State 25>: 7.39ns
ST_25: tmp2 (318)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node this_assign_1)
.preheader152.preheader_ifconv:40  %tmp2 = or i1 %brmerge40_demorgan_i, %tmp_184

ST_25: underflow_not (319)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node this_assign_1)
.preheader152.preheader_ifconv:41  %underflow_not = or i1 %tmp2, %p_38_i_i4

ST_25: p_Val2_128_mux (320)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568 (out node of the LUT)
.preheader152.preheader_ifconv:42  %p_Val2_128_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_46

ST_25: p_Val2_s_376 (321)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node this_assign_1)
.preheader152.preheader_ifconv:43  %p_Val2_s_376 = select i1 %underflow, i8 -128, i8 %p_Val2_46

ST_25: this_assign_1 (322)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568 (out node of the LUT)
.preheader152.preheader_ifconv:44  %this_assign_1 = select i1 %underflow_not, i8 %p_Val2_128_mux, i8 %p_Val2_s_376

ST_25: StgValue_585 (323)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:45  store i8 %this_assign_1, i8* %ShuffleConvs_1_Downs_105, align 1

ST_25: tmp6 (403)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node this_assign_1_1)
.preheader152.preheader_ifconv:125  %tmp6 = or i1 %brmerge40_demorgan_i_257, %tmp_424_1

ST_25: underflow_not_1 (404)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node this_assign_1_1)
.preheader152.preheader_ifconv:126  %underflow_not_1 = or i1 %tmp6, %p_38_i_i4_1

ST_25: p_Val2_128_mux_1 (405)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568 (out node of the LUT)
.preheader152.preheader_ifconv:127  %p_Val2_128_mux_1 = select i1 %brmerge_i_i_i_1, i8 127, i8 %p_Val2_128_1

ST_25: p_Val2_128_1_377 (406)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node this_assign_1_1)
.preheader152.preheader_ifconv:128  %p_Val2_128_1_377 = select i1 %underflow_1, i8 -128, i8 %p_Val2_128_1

ST_25: this_assign_1_1 (407)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568 (out node of the LUT)
.preheader152.preheader_ifconv:129  %this_assign_1_1 = select i1 %underflow_not_1, i8 %p_Val2_128_mux_1, i8 %p_Val2_128_1_377

ST_25: StgValue_591 (408)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:130  store i8 %this_assign_1_1, i8* %ShuffleConvs_1_Downs_101, align 1

ST_25: tmp10 (488)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node this_assign_1_2)
.preheader152.preheader_ifconv:210  %tmp10 = or i1 %brmerge40_demorgan_i_259, %tmp_424_2

ST_25: underflow_not_2 (489)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node this_assign_1_2)
.preheader152.preheader_ifconv:211  %underflow_not_2 = or i1 %tmp10, %p_38_i_i4_2

ST_25: p_Val2_128_mux_2 (490)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568 (out node of the LUT)
.preheader152.preheader_ifconv:212  %p_Val2_128_mux_2 = select i1 %brmerge_i_i_i_2, i8 127, i8 %p_Val2_128_2

ST_25: p_Val2_128_2_379 (491)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node this_assign_1_2)
.preheader152.preheader_ifconv:213  %p_Val2_128_2_379 = select i1 %underflow_2, i8 -128, i8 %p_Val2_128_2

ST_25: this_assign_1_2 (492)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568 (out node of the LUT)
.preheader152.preheader_ifconv:214  %this_assign_1_2 = select i1 %underflow_not_2, i8 %p_Val2_128_mux_2, i8 %p_Val2_128_2_379

ST_25: StgValue_597 (493)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:215  store i8 %this_assign_1_2, i8* %ShuffleConvs_1_Downs_95, align 1

ST_25: tmp14 (573)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node this_assign_1_3)
.preheader152.preheader_ifconv:295  %tmp14 = or i1 %brmerge40_demorgan_i_261, %tmp_424_3

ST_25: underflow_not_3 (574)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node this_assign_1_3)
.preheader152.preheader_ifconv:296  %underflow_not_3 = or i1 %tmp14, %p_38_i_i4_3

ST_25: p_Val2_128_mux_3 (575)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568 (out node of the LUT)
.preheader152.preheader_ifconv:297  %p_Val2_128_mux_3 = select i1 %brmerge_i_i_i_3, i8 127, i8 %p_Val2_128_3

ST_25: p_Val2_128_3_381 (576)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node this_assign_1_3)
.preheader152.preheader_ifconv:298  %p_Val2_128_3_381 = select i1 %underflow_3, i8 -128, i8 %p_Val2_128_3

ST_25: this_assign_1_3 (577)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568 (out node of the LUT)
.preheader152.preheader_ifconv:299  %this_assign_1_3 = select i1 %underflow_not_3, i8 %p_Val2_128_mux_3, i8 %p_Val2_128_3_381

ST_25: StgValue_603 (578)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:300  store i8 %this_assign_1_3, i8* %ShuffleConvs_1_Downs_97, align 1

ST_25: tmp18 (658)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node this_assign_1_4)
.preheader152.preheader_ifconv:380  %tmp18 = or i1 %brmerge40_demorgan_i_263, %tmp_424_4

ST_25: underflow_not_4 (659)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node this_assign_1_4)
.preheader152.preheader_ifconv:381  %underflow_not_4 = or i1 %tmp18, %p_38_i_i4_4

ST_25: p_Val2_128_mux_4 (660)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568 (out node of the LUT)
.preheader152.preheader_ifconv:382  %p_Val2_128_mux_4 = select i1 %brmerge_i_i_i_4, i8 127, i8 %p_Val2_128_4

ST_25: p_Val2_128_4_383 (661)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node this_assign_1_4)
.preheader152.preheader_ifconv:383  %p_Val2_128_4_383 = select i1 %underflow_4, i8 -128, i8 %p_Val2_128_4

ST_25: this_assign_1_4 (662)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568 (out node of the LUT)
.preheader152.preheader_ifconv:384  %this_assign_1_4 = select i1 %underflow_not_4, i8 %p_Val2_128_mux_4, i8 %p_Val2_128_4_383

ST_25: StgValue_609 (663)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:385  store i8 %this_assign_1_4, i8* %ShuffleConvs_1_Downs_103, align 1

ST_25: tmp22 (743)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node this_assign_1_5)
.preheader152.preheader_ifconv:465  %tmp22 = or i1 %brmerge40_demorgan_i_265, %tmp_424_5

ST_25: underflow_not_5 (744)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node this_assign_1_5)
.preheader152.preheader_ifconv:466  %underflow_not_5 = or i1 %tmp22, %p_38_i_i4_5

ST_25: p_Val2_128_mux_5 (745)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568 (out node of the LUT)
.preheader152.preheader_ifconv:467  %p_Val2_128_mux_5 = select i1 %brmerge_i_i_i_5, i8 127, i8 %p_Val2_128_5

ST_25: p_Val2_128_5_385 (746)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:568 (grouped into LUT with out node this_assign_1_5)
.preheader152.preheader_ifconv:468  %p_Val2_128_5_385 = select i1 %underflow_5, i8 -128, i8 %p_Val2_128_5

ST_25: this_assign_1_5 (747)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:568 (out node of the LUT)
.preheader152.preheader_ifconv:469  %this_assign_1_5 = select i1 %underflow_not_5, i8 %p_Val2_128_mux_5, i8 %p_Val2_128_5_385

ST_25: StgValue_615 (748)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:568
.preheader152.preheader_ifconv:470  store i8 %this_assign_1_5, i8* %ShuffleConvs_1_Downs_99, align 1


 <State 26>: 3.25ns
ST_26: ShuffleConvs_1_Downs_108 (324)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:46  %ShuffleConvs_1_Downs_108 = load i8* %ShuffleConvs_1_Downs_106, align 1

ST_26: ShuffleConvs_1_Downs_110 (409)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:131  %ShuffleConvs_1_Downs_110 = load i8* %ShuffleConvs_1_Downs_102, align 1

ST_26: ShuffleConvs_1_Downs_112 (494)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:216  %ShuffleConvs_1_Downs_112 = load i8* %ShuffleConvs_1_Downs_96, align 1

ST_26: ShuffleConvs_1_Downs_114 (579)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:301  %ShuffleConvs_1_Downs_114 = load i8* %ShuffleConvs_1_Downs_98, align 1

ST_26: ShuffleConvs_1_Downs_116 (664)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:386  %ShuffleConvs_1_Downs_116 = load i8* %ShuffleConvs_1_Downs_104, align 1

ST_26: ShuffleConvs_1_Downs_118 (749)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:471  %ShuffleConvs_1_Downs_118 = load i8* %ShuffleConvs_1_Downs_100, align 1


 <State 27>: 3.25ns
ST_27: ShuffleConvs_1_Downs_108 (324)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:46  %ShuffleConvs_1_Downs_108 = load i8* %ShuffleConvs_1_Downs_106, align 1

ST_27: ShuffleConvs_1_Downs_110 (409)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:131  %ShuffleConvs_1_Downs_110 = load i8* %ShuffleConvs_1_Downs_102, align 1

ST_27: ShuffleConvs_1_Downs_112 (494)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:216  %ShuffleConvs_1_Downs_112 = load i8* %ShuffleConvs_1_Downs_96, align 1

ST_27: ShuffleConvs_1_Downs_114 (579)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:301  %ShuffleConvs_1_Downs_114 = load i8* %ShuffleConvs_1_Downs_98, align 1

ST_27: ShuffleConvs_1_Downs_116 (664)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:386  %ShuffleConvs_1_Downs_116 = load i8* %ShuffleConvs_1_Downs_104, align 1

ST_27: ShuffleConvs_1_Downs_118 (749)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:471  %ShuffleConvs_1_Downs_118 = load i8* %ShuffleConvs_1_Downs_100, align 1


 <State 28>: 6.78ns
ST_28: tmp_185 (325)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:47  %tmp_185 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_108, i6 0)

ST_28: tmp_296_cast (326)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:48  %tmp_296_cast = sext i14 %tmp_185 to i17

ST_28: tmp_186 (327)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:49  %tmp_186 = sext i16 %rr_1_V to i17

ST_28: p_Val2_53 (328)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:50  %p_Val2_53 = add i17 %tmp_186, %tmp_296_cast

ST_28: tmp_1662 (329)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:51  %tmp_1662 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_53, i32 16)

ST_28: p_Val2_54 (330)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:52  %p_Val2_54 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_53, i32 6, i32 13)

ST_28: tmp_187 (332)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:54  %tmp_187 = zext i1 %tmp_1663 to i8

ST_28: tmp_1664 (333)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node carry_3)
.preheader152.preheader_ifconv:55  %tmp_1664 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_53, i32 13)

ST_28: p_Val2_55 (334)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:56  %p_Val2_55 = add i8 %tmp_187, %p_Val2_54

ST_28: tmp_1665 (335)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:57  %tmp_1665 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_55, i32 7)

ST_28: tmp_188 (336)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node carry_3)
.preheader152.preheader_ifconv:58  %tmp_188 = xor i1 %tmp_1665, true

ST_28: carry_3 (337)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569 (out node of the LUT)
.preheader152.preheader_ifconv:59  %carry_3 = and i1 %tmp_1664, %tmp_188

ST_28: p_Result_30 (339)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:61  %p_Result_30 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_53, i32 15, i32 16)

ST_28: Range2_all_ones_16 (340)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:62  %Range2_all_ones_16 = icmp eq i2 %p_Result_30, -1

ST_28: p_Result_31 (341)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:63  %p_Result_31 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_53, i32 14, i32 16)

ST_28: Range1_all_ones_16 (342)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:64  %Range1_all_ones_16 = icmp eq i3 %p_Result_31, -1

ST_28: Range1_all_zeros_16 (343)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:65  %Range1_all_zeros_16 = icmp eq i3 %p_Result_31, 0

ST_28: tmp_450_1 (410)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:132  %tmp_450_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_110, i6 0)

ST_28: tmp_450_1_cast (411)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:133  %tmp_450_1_cast = sext i14 %tmp_450_1 to i17

ST_28: tmp_451_1 (412)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:134  %tmp_451_1 = sext i16 %rr_1_V_129 to i17

ST_28: p_Val2_146_1 (413)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:135  %p_Val2_146_1 = add i17 %tmp_451_1, %tmp_450_1_cast

ST_28: tmp_1672 (414)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:136  %tmp_1672 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_146_1, i32 16)

ST_28: p_Val2_147_1 (415)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:137  %p_Val2_147_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_146_1, i32 6, i32 13)

ST_28: tmp_454_1 (417)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:139  %tmp_454_1 = zext i1 %tmp_1673 to i8

ST_28: tmp_1674 (418)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node carry_44_1)
.preheader152.preheader_ifconv:140  %tmp_1674 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_146_1, i32 13)

ST_28: p_Val2_148_1 (419)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:141  %p_Val2_148_1 = add i8 %tmp_454_1, %p_Val2_147_1

ST_28: tmp_1675 (420)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:142  %tmp_1675 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_148_1, i32 7)

ST_28: tmp_459_1 (421)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node carry_44_1)
.preheader152.preheader_ifconv:143  %tmp_459_1 = xor i1 %tmp_1675, true

ST_28: carry_44_1 (422)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569 (out node of the LUT)
.preheader152.preheader_ifconv:144  %carry_44_1 = and i1 %tmp_1674, %tmp_459_1

ST_28: p_Result_288_1 (424)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:146  %p_Result_288_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_146_1, i32 15, i32 16)

ST_28: Range2_all_ones_16_1 (425)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:147  %Range2_all_ones_16_1 = icmp eq i2 %p_Result_288_1, -1

ST_28: p_Result_289_1 (426)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:148  %p_Result_289_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_146_1, i32 14, i32 16)

ST_28: Range1_all_ones_16_1 (427)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:149  %Range1_all_ones_16_1 = icmp eq i3 %p_Result_289_1, -1

ST_28: Range1_all_zeros_16_1 (428)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:150  %Range1_all_zeros_16_1 = icmp eq i3 %p_Result_289_1, 0

ST_28: tmp_450_2 (495)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:217  %tmp_450_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_112, i6 0)

ST_28: tmp_450_2_cast (496)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:218  %tmp_450_2_cast = sext i14 %tmp_450_2 to i17

ST_28: tmp_451_2 (497)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:219  %tmp_451_2 = sext i16 %rr_1_V_130 to i17

ST_28: p_Val2_146_2 (498)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:220  %p_Val2_146_2 = add i17 %tmp_451_2, %tmp_450_2_cast

ST_28: tmp_1682 (499)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:221  %tmp_1682 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_146_2, i32 16)

ST_28: p_Val2_147_2 (500)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:222  %p_Val2_147_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_146_2, i32 6, i32 13)

ST_28: tmp_454_2 (502)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:224  %tmp_454_2 = zext i1 %tmp_1683 to i8

ST_28: tmp_1684 (503)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node carry_44_2)
.preheader152.preheader_ifconv:225  %tmp_1684 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_146_2, i32 13)

ST_28: p_Val2_148_2 (504)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:226  %p_Val2_148_2 = add i8 %tmp_454_2, %p_Val2_147_2

ST_28: tmp_1685 (505)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:227  %tmp_1685 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_148_2, i32 7)

ST_28: tmp_459_2 (506)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node carry_44_2)
.preheader152.preheader_ifconv:228  %tmp_459_2 = xor i1 %tmp_1685, true

ST_28: carry_44_2 (507)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569 (out node of the LUT)
.preheader152.preheader_ifconv:229  %carry_44_2 = and i1 %tmp_1684, %tmp_459_2

ST_28: p_Result_288_2 (509)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:231  %p_Result_288_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_146_2, i32 15, i32 16)

ST_28: Range2_all_ones_16_2 (510)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:232  %Range2_all_ones_16_2 = icmp eq i2 %p_Result_288_2, -1

ST_28: p_Result_289_2 (511)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:233  %p_Result_289_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_146_2, i32 14, i32 16)

ST_28: Range1_all_ones_16_2 (512)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:234  %Range1_all_ones_16_2 = icmp eq i3 %p_Result_289_2, -1

ST_28: Range1_all_zeros_16_2 (513)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:235  %Range1_all_zeros_16_2 = icmp eq i3 %p_Result_289_2, 0

ST_28: tmp_450_3 (580)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:302  %tmp_450_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_114, i6 0)

ST_28: tmp_450_3_cast (581)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:303  %tmp_450_3_cast = sext i14 %tmp_450_3 to i17

ST_28: tmp_451_3 (582)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:304  %tmp_451_3 = sext i16 %rr_1_V_131 to i17

ST_28: p_Val2_146_3 (583)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:305  %p_Val2_146_3 = add i17 %tmp_451_3, %tmp_450_3_cast

ST_28: tmp_1692 (584)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:306  %tmp_1692 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_146_3, i32 16)

ST_28: p_Val2_147_3 (585)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:307  %p_Val2_147_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_146_3, i32 6, i32 13)

ST_28: tmp_454_3 (587)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:309  %tmp_454_3 = zext i1 %tmp_1693 to i8

ST_28: tmp_1694 (588)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node carry_44_3)
.preheader152.preheader_ifconv:310  %tmp_1694 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_146_3, i32 13)

ST_28: p_Val2_148_3 (589)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:311  %p_Val2_148_3 = add i8 %tmp_454_3, %p_Val2_147_3

ST_28: tmp_1695 (590)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:312  %tmp_1695 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_148_3, i32 7)

ST_28: tmp_459_3 (591)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node carry_44_3)
.preheader152.preheader_ifconv:313  %tmp_459_3 = xor i1 %tmp_1695, true

ST_28: carry_44_3 (592)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569 (out node of the LUT)
.preheader152.preheader_ifconv:314  %carry_44_3 = and i1 %tmp_1694, %tmp_459_3

ST_28: p_Result_288_3 (594)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:316  %p_Result_288_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_146_3, i32 15, i32 16)

ST_28: Range2_all_ones_16_3 (595)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:317  %Range2_all_ones_16_3 = icmp eq i2 %p_Result_288_3, -1

ST_28: p_Result_289_3 (596)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:318  %p_Result_289_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_146_3, i32 14, i32 16)

ST_28: Range1_all_ones_16_3 (597)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:319  %Range1_all_ones_16_3 = icmp eq i3 %p_Result_289_3, -1

ST_28: Range1_all_zeros_16_3 (598)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:320  %Range1_all_zeros_16_3 = icmp eq i3 %p_Result_289_3, 0

ST_28: tmp_450_4 (665)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:387  %tmp_450_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_116, i6 0)

ST_28: tmp_450_4_cast (666)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:388  %tmp_450_4_cast = sext i14 %tmp_450_4 to i17

ST_28: tmp_451_4 (667)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:389  %tmp_451_4 = sext i16 %rr_1_V_132 to i17

ST_28: p_Val2_146_4 (668)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:390  %p_Val2_146_4 = add i17 %tmp_451_4, %tmp_450_4_cast

ST_28: tmp_1702 (669)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:391  %tmp_1702 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_146_4, i32 16)

ST_28: p_Val2_147_4 (670)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:392  %p_Val2_147_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_146_4, i32 6, i32 13)

ST_28: tmp_454_4 (672)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:394  %tmp_454_4 = zext i1 %tmp_1703 to i8

ST_28: tmp_1704 (673)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node carry_44_4)
.preheader152.preheader_ifconv:395  %tmp_1704 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_146_4, i32 13)

ST_28: p_Val2_148_4 (674)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:396  %p_Val2_148_4 = add i8 %tmp_454_4, %p_Val2_147_4

ST_28: tmp_1705 (675)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:397  %tmp_1705 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_148_4, i32 7)

ST_28: tmp_459_4 (676)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node carry_44_4)
.preheader152.preheader_ifconv:398  %tmp_459_4 = xor i1 %tmp_1705, true

ST_28: carry_44_4 (677)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569 (out node of the LUT)
.preheader152.preheader_ifconv:399  %carry_44_4 = and i1 %tmp_1704, %tmp_459_4

ST_28: p_Result_288_4 (679)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:401  %p_Result_288_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_146_4, i32 15, i32 16)

ST_28: Range2_all_ones_16_4 (680)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:402  %Range2_all_ones_16_4 = icmp eq i2 %p_Result_288_4, -1

ST_28: p_Result_289_4 (681)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:403  %p_Result_289_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_146_4, i32 14, i32 16)

ST_28: Range1_all_ones_16_4 (682)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:404  %Range1_all_ones_16_4 = icmp eq i3 %p_Result_289_4, -1

ST_28: Range1_all_zeros_16_4 (683)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:405  %Range1_all_zeros_16_4 = icmp eq i3 %p_Result_289_4, 0

ST_28: tmp_450_5 (750)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:472  %tmp_450_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_118, i6 0)

ST_28: tmp_450_5_cast (751)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:473  %tmp_450_5_cast = sext i14 %tmp_450_5 to i17

ST_28: tmp_451_5 (752)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:474  %tmp_451_5 = sext i16 %rr_1_V_133 to i17

ST_28: p_Val2_146_5 (753)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:475  %p_Val2_146_5 = add i17 %tmp_451_5, %tmp_450_5_cast

ST_28: tmp_1712 (754)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:476  %tmp_1712 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_146_5, i32 16)

ST_28: p_Val2_147_5 (755)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:477  %p_Val2_147_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_146_5, i32 6, i32 13)

ST_28: tmp_454_5 (757)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:479  %tmp_454_5 = zext i1 %tmp_1713 to i8

ST_28: tmp_1714 (758)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node carry_44_5)
.preheader152.preheader_ifconv:480  %tmp_1714 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_146_5, i32 13)

ST_28: p_Val2_148_5 (759)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:481  %p_Val2_148_5 = add i8 %tmp_454_5, %p_Val2_147_5

ST_28: tmp_1715 (760)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:482  %tmp_1715 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_148_5, i32 7)

ST_28: tmp_459_5 (761)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node carry_44_5)
.preheader152.preheader_ifconv:483  %tmp_459_5 = xor i1 %tmp_1715, true

ST_28: carry_44_5 (762)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569 (out node of the LUT)
.preheader152.preheader_ifconv:484  %carry_44_5 = and i1 %tmp_1714, %tmp_459_5

ST_28: p_Result_288_5 (764)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:486  %p_Result_288_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_146_5, i32 15, i32 16)

ST_28: Range2_all_ones_16_5 (765)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:487  %Range2_all_ones_16_5 = icmp eq i2 %p_Result_288_5, -1

ST_28: p_Result_289_5 (766)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:488  %p_Result_289_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_146_5, i32 14, i32 16)

ST_28: Range1_all_ones_16_5 (767)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:489  %Range1_all_ones_16_5 = icmp eq i3 %p_Result_289_5, -1

ST_28: Range1_all_zeros_16_5 (768)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:490  %Range1_all_zeros_16_5 = icmp eq i3 %p_Result_289_5, 0


 <State 29>: 6.21ns
ST_29: tmp_1666 (338)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge40_demorgan_i_303)
.preheader152.preheader_ifconv:60  %tmp_1666 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_53, i32 14)

ST_29: deleted_zeros_16 (344)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge_i_i_i7)
.preheader152.preheader_ifconv:66  %deleted_zeros_16 = select i1 %carry_3, i1 %Range1_all_ones_16, i1 %Range1_all_zeros_16

ST_29: tmp_189 (345)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge40_demorgan_i_303)
.preheader152.preheader_ifconv:67  %tmp_189 = xor i1 %tmp_1666, true

ST_29: p_41_i_i8 (346)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge40_demorgan_i_303)
.preheader152.preheader_ifconv:68  %p_41_i_i8 = and i1 %Range2_all_ones_16, %tmp_189

ST_29: deleted_ones_16 (347)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge40_demorgan_i_303)
.preheader152.preheader_ifconv:69  %deleted_ones_16 = select i1 %carry_3, i1 %p_41_i_i8, i1 %Range1_all_ones_16

ST_29: p_38_i_i8 (348)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:70  %p_38_i_i8 = and i1 %carry_3, %Range1_all_ones_16

ST_29: p_not_i_i7 (349)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge_i_i_i7)
.preheader152.preheader_ifconv:71  %p_not_i_i7 = xor i1 %deleted_zeros_16, true

ST_29: brmerge_i_i3 (350)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge_i_i_i7)
.preheader152.preheader_ifconv:72  %brmerge_i_i3 = or i1 %tmp_1665, %p_not_i_i7

ST_29: tmp_190 (351)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:73  %tmp_190 = xor i1 %tmp_1662, true

ST_29: overflow_20 (352)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge_i_i_i7)
.preheader152.preheader_ifconv:74  %overflow_20 = and i1 %brmerge_i_i3, %tmp_190

ST_29: brmerge40_demorgan_i_303 (353)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569 (out node of the LUT)
.preheader152.preheader_ifconv:75  %brmerge40_demorgan_i_303 = and i1 %tmp_1665, %deleted_ones_16

ST_29: tmp3_demorgan (354)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node underflow_20)
.preheader152.preheader_ifconv:76  %tmp3_demorgan = or i1 %p_38_i_i8, %brmerge40_demorgan_i_303

ST_29: tmp3 (355)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node underflow_20)
.preheader152.preheader_ifconv:77  %tmp3 = xor i1 %tmp3_demorgan, true

ST_29: underflow_20 (356)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569 (out node of the LUT)
.preheader152.preheader_ifconv:78  %underflow_20 = and i1 %tmp_1662, %tmp3

ST_29: brmerge_i_i_i7 (357)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569 (out node of the LUT)
.preheader152.preheader_ifconv:79  %brmerge_i_i_i7 = or i1 %underflow_20, %overflow_20

ST_29: tmp_1676 (423)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge40_demorgan_i_258)
.preheader152.preheader_ifconv:145  %tmp_1676 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_146_1, i32 14)

ST_29: deleted_zeros_16_1 (429)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge_i_i_i7_1)
.preheader152.preheader_ifconv:151  %deleted_zeros_16_1 = select i1 %carry_44_1, i1 %Range1_all_ones_16_1, i1 %Range1_all_zeros_16_1

ST_29: tmp_474_1 (430)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge40_demorgan_i_258)
.preheader152.preheader_ifconv:152  %tmp_474_1 = xor i1 %tmp_1676, true

ST_29: p_41_i_i8_1 (431)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge40_demorgan_i_258)
.preheader152.preheader_ifconv:153  %p_41_i_i8_1 = and i1 %Range2_all_ones_16_1, %tmp_474_1

ST_29: deleted_ones_16_1 (432)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge40_demorgan_i_258)
.preheader152.preheader_ifconv:154  %deleted_ones_16_1 = select i1 %carry_44_1, i1 %p_41_i_i8_1, i1 %Range1_all_ones_16_1

ST_29: p_38_i_i8_1 (433)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:155  %p_38_i_i8_1 = and i1 %carry_44_1, %Range1_all_ones_16_1

ST_29: p_not_i_i7_1 (434)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge_i_i_i7_1)
.preheader152.preheader_ifconv:156  %p_not_i_i7_1 = xor i1 %deleted_zeros_16_1, true

ST_29: brmerge_i_i13_1 (435)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge_i_i_i7_1)
.preheader152.preheader_ifconv:157  %brmerge_i_i13_1 = or i1 %tmp_1675, %p_not_i_i7_1

ST_29: tmp_486_1 (436)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:158  %tmp_486_1 = xor i1 %tmp_1672, true

ST_29: overflow_20_1 (437)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge_i_i_i7_1)
.preheader152.preheader_ifconv:159  %overflow_20_1 = and i1 %brmerge_i_i13_1, %tmp_486_1

ST_29: brmerge40_demorgan_i_258 (438)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569 (out node of the LUT)
.preheader152.preheader_ifconv:160  %brmerge40_demorgan_i_258 = and i1 %tmp_1675, %deleted_ones_16_1

ST_29: tmp7_demorgan (439)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node underflow_20_1)
.preheader152.preheader_ifconv:161  %tmp7_demorgan = or i1 %p_38_i_i8_1, %brmerge40_demorgan_i_258

ST_29: tmp7 (440)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node underflow_20_1)
.preheader152.preheader_ifconv:162  %tmp7 = xor i1 %tmp7_demorgan, true

ST_29: underflow_20_1 (441)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569 (out node of the LUT)
.preheader152.preheader_ifconv:163  %underflow_20_1 = and i1 %tmp_1672, %tmp7

ST_29: brmerge_i_i_i7_1 (442)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569 (out node of the LUT)
.preheader152.preheader_ifconv:164  %brmerge_i_i_i7_1 = or i1 %underflow_20_1, %overflow_20_1

ST_29: tmp_1686 (508)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge40_demorgan_i_260)
.preheader152.preheader_ifconv:230  %tmp_1686 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_146_2, i32 14)

ST_29: deleted_zeros_16_2 (514)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge_i_i_i7_2)
.preheader152.preheader_ifconv:236  %deleted_zeros_16_2 = select i1 %carry_44_2, i1 %Range1_all_ones_16_2, i1 %Range1_all_zeros_16_2

ST_29: tmp_474_2 (515)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge40_demorgan_i_260)
.preheader152.preheader_ifconv:237  %tmp_474_2 = xor i1 %tmp_1686, true

ST_29: p_41_i_i8_2 (516)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge40_demorgan_i_260)
.preheader152.preheader_ifconv:238  %p_41_i_i8_2 = and i1 %Range2_all_ones_16_2, %tmp_474_2

ST_29: deleted_ones_16_2 (517)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge40_demorgan_i_260)
.preheader152.preheader_ifconv:239  %deleted_ones_16_2 = select i1 %carry_44_2, i1 %p_41_i_i8_2, i1 %Range1_all_ones_16_2

ST_29: p_38_i_i8_2 (518)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:240  %p_38_i_i8_2 = and i1 %carry_44_2, %Range1_all_ones_16_2

ST_29: p_not_i_i7_2 (519)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge_i_i_i7_2)
.preheader152.preheader_ifconv:241  %p_not_i_i7_2 = xor i1 %deleted_zeros_16_2, true

ST_29: brmerge_i_i13_2 (520)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge_i_i_i7_2)
.preheader152.preheader_ifconv:242  %brmerge_i_i13_2 = or i1 %tmp_1685, %p_not_i_i7_2

ST_29: tmp_486_2 (521)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:243  %tmp_486_2 = xor i1 %tmp_1682, true

ST_29: overflow_20_2 (522)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge_i_i_i7_2)
.preheader152.preheader_ifconv:244  %overflow_20_2 = and i1 %brmerge_i_i13_2, %tmp_486_2

ST_29: brmerge40_demorgan_i_260 (523)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569 (out node of the LUT)
.preheader152.preheader_ifconv:245  %brmerge40_demorgan_i_260 = and i1 %tmp_1685, %deleted_ones_16_2

ST_29: tmp11_demorgan (524)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node underflow_20_2)
.preheader152.preheader_ifconv:246  %tmp11_demorgan = or i1 %p_38_i_i8_2, %brmerge40_demorgan_i_260

ST_29: tmp11 (525)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node underflow_20_2)
.preheader152.preheader_ifconv:247  %tmp11 = xor i1 %tmp11_demorgan, true

ST_29: underflow_20_2 (526)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569 (out node of the LUT)
.preheader152.preheader_ifconv:248  %underflow_20_2 = and i1 %tmp_1682, %tmp11

ST_29: brmerge_i_i_i7_2 (527)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569 (out node of the LUT)
.preheader152.preheader_ifconv:249  %brmerge_i_i_i7_2 = or i1 %underflow_20_2, %overflow_20_2

ST_29: tmp_1696 (593)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge40_demorgan_i_262)
.preheader152.preheader_ifconv:315  %tmp_1696 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_146_3, i32 14)

ST_29: deleted_zeros_16_3 (599)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge_i_i_i7_3)
.preheader152.preheader_ifconv:321  %deleted_zeros_16_3 = select i1 %carry_44_3, i1 %Range1_all_ones_16_3, i1 %Range1_all_zeros_16_3

ST_29: tmp_474_3 (600)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge40_demorgan_i_262)
.preheader152.preheader_ifconv:322  %tmp_474_3 = xor i1 %tmp_1696, true

ST_29: p_41_i_i8_3 (601)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge40_demorgan_i_262)
.preheader152.preheader_ifconv:323  %p_41_i_i8_3 = and i1 %Range2_all_ones_16_3, %tmp_474_3

ST_29: deleted_ones_16_3 (602)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge40_demorgan_i_262)
.preheader152.preheader_ifconv:324  %deleted_ones_16_3 = select i1 %carry_44_3, i1 %p_41_i_i8_3, i1 %Range1_all_ones_16_3

ST_29: p_38_i_i8_3 (603)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:325  %p_38_i_i8_3 = and i1 %carry_44_3, %Range1_all_ones_16_3

ST_29: p_not_i_i7_3 (604)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge_i_i_i7_3)
.preheader152.preheader_ifconv:326  %p_not_i_i7_3 = xor i1 %deleted_zeros_16_3, true

ST_29: brmerge_i_i13_3 (605)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge_i_i_i7_3)
.preheader152.preheader_ifconv:327  %brmerge_i_i13_3 = or i1 %tmp_1695, %p_not_i_i7_3

ST_29: tmp_486_3 (606)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:328  %tmp_486_3 = xor i1 %tmp_1692, true

ST_29: overflow_20_3 (607)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge_i_i_i7_3)
.preheader152.preheader_ifconv:329  %overflow_20_3 = and i1 %brmerge_i_i13_3, %tmp_486_3

ST_29: brmerge40_demorgan_i_262 (608)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569 (out node of the LUT)
.preheader152.preheader_ifconv:330  %brmerge40_demorgan_i_262 = and i1 %tmp_1695, %deleted_ones_16_3

ST_29: tmp15_demorgan (609)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node underflow_20_3)
.preheader152.preheader_ifconv:331  %tmp15_demorgan = or i1 %p_38_i_i8_3, %brmerge40_demorgan_i_262

ST_29: tmp15 (610)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node underflow_20_3)
.preheader152.preheader_ifconv:332  %tmp15 = xor i1 %tmp15_demorgan, true

ST_29: underflow_20_3 (611)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569 (out node of the LUT)
.preheader152.preheader_ifconv:333  %underflow_20_3 = and i1 %tmp_1692, %tmp15

ST_29: brmerge_i_i_i7_3 (612)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569 (out node of the LUT)
.preheader152.preheader_ifconv:334  %brmerge_i_i_i7_3 = or i1 %underflow_20_3, %overflow_20_3

ST_29: tmp_1706 (678)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge40_demorgan_i_264)
.preheader152.preheader_ifconv:400  %tmp_1706 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_146_4, i32 14)

ST_29: deleted_zeros_16_4 (684)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge_i_i_i7_4)
.preheader152.preheader_ifconv:406  %deleted_zeros_16_4 = select i1 %carry_44_4, i1 %Range1_all_ones_16_4, i1 %Range1_all_zeros_16_4

ST_29: tmp_474_4 (685)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge40_demorgan_i_264)
.preheader152.preheader_ifconv:407  %tmp_474_4 = xor i1 %tmp_1706, true

ST_29: p_41_i_i8_4 (686)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge40_demorgan_i_264)
.preheader152.preheader_ifconv:408  %p_41_i_i8_4 = and i1 %Range2_all_ones_16_4, %tmp_474_4

ST_29: deleted_ones_16_4 (687)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge40_demorgan_i_264)
.preheader152.preheader_ifconv:409  %deleted_ones_16_4 = select i1 %carry_44_4, i1 %p_41_i_i8_4, i1 %Range1_all_ones_16_4

ST_29: p_38_i_i8_4 (688)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:410  %p_38_i_i8_4 = and i1 %carry_44_4, %Range1_all_ones_16_4

ST_29: p_not_i_i7_4 (689)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge_i_i_i7_4)
.preheader152.preheader_ifconv:411  %p_not_i_i7_4 = xor i1 %deleted_zeros_16_4, true

ST_29: brmerge_i_i13_4 (690)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge_i_i_i7_4)
.preheader152.preheader_ifconv:412  %brmerge_i_i13_4 = or i1 %tmp_1705, %p_not_i_i7_4

ST_29: tmp_486_4 (691)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:413  %tmp_486_4 = xor i1 %tmp_1702, true

ST_29: overflow_20_4 (692)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge_i_i_i7_4)
.preheader152.preheader_ifconv:414  %overflow_20_4 = and i1 %brmerge_i_i13_4, %tmp_486_4

ST_29: brmerge40_demorgan_i_264 (693)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569 (out node of the LUT)
.preheader152.preheader_ifconv:415  %brmerge40_demorgan_i_264 = and i1 %tmp_1705, %deleted_ones_16_4

ST_29: tmp19_demorgan (694)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node underflow_20_4)
.preheader152.preheader_ifconv:416  %tmp19_demorgan = or i1 %p_38_i_i8_4, %brmerge40_demorgan_i_264

ST_29: tmp19 (695)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node underflow_20_4)
.preheader152.preheader_ifconv:417  %tmp19 = xor i1 %tmp19_demorgan, true

ST_29: underflow_20_4 (696)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569 (out node of the LUT)
.preheader152.preheader_ifconv:418  %underflow_20_4 = and i1 %tmp_1702, %tmp19

ST_29: brmerge_i_i_i7_4 (697)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569 (out node of the LUT)
.preheader152.preheader_ifconv:419  %brmerge_i_i_i7_4 = or i1 %underflow_20_4, %overflow_20_4

ST_29: tmp_1716 (763)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge40_demorgan_i_266)
.preheader152.preheader_ifconv:485  %tmp_1716 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_146_5, i32 14)

ST_29: deleted_zeros_16_5 (769)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge_i_i_i7_5)
.preheader152.preheader_ifconv:491  %deleted_zeros_16_5 = select i1 %carry_44_5, i1 %Range1_all_ones_16_5, i1 %Range1_all_zeros_16_5

ST_29: tmp_474_5 (770)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge40_demorgan_i_266)
.preheader152.preheader_ifconv:492  %tmp_474_5 = xor i1 %tmp_1716, true

ST_29: p_41_i_i8_5 (771)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge40_demorgan_i_266)
.preheader152.preheader_ifconv:493  %p_41_i_i8_5 = and i1 %Range2_all_ones_16_5, %tmp_474_5

ST_29: deleted_ones_16_5 (772)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge40_demorgan_i_266)
.preheader152.preheader_ifconv:494  %deleted_ones_16_5 = select i1 %carry_44_5, i1 %p_41_i_i8_5, i1 %Range1_all_ones_16_5

ST_29: p_38_i_i8_5 (773)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:495  %p_38_i_i8_5 = and i1 %carry_44_5, %Range1_all_ones_16_5

ST_29: p_not_i_i7_5 (774)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge_i_i_i7_5)
.preheader152.preheader_ifconv:496  %p_not_i_i7_5 = xor i1 %deleted_zeros_16_5, true

ST_29: brmerge_i_i13_5 (775)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge_i_i_i7_5)
.preheader152.preheader_ifconv:497  %brmerge_i_i13_5 = or i1 %tmp_1715, %p_not_i_i7_5

ST_29: tmp_486_5 (776)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:498  %tmp_486_5 = xor i1 %tmp_1712, true

ST_29: overflow_20_5 (777)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node brmerge_i_i_i7_5)
.preheader152.preheader_ifconv:499  %overflow_20_5 = and i1 %brmerge_i_i13_5, %tmp_486_5

ST_29: brmerge40_demorgan_i_266 (778)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569 (out node of the LUT)
.preheader152.preheader_ifconv:500  %brmerge40_demorgan_i_266 = and i1 %tmp_1715, %deleted_ones_16_5

ST_29: tmp23_demorgan (779)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node underflow_20_5)
.preheader152.preheader_ifconv:501  %tmp23_demorgan = or i1 %p_38_i_i8_5, %brmerge40_demorgan_i_266

ST_29: tmp23 (780)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node underflow_20_5)
.preheader152.preheader_ifconv:502  %tmp23 = xor i1 %tmp23_demorgan, true

ST_29: underflow_20_5 (781)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569 (out node of the LUT)
.preheader152.preheader_ifconv:503  %underflow_20_5 = and i1 %tmp_1712, %tmp23

ST_29: brmerge_i_i_i7_5 (782)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569 (out node of the LUT)
.preheader152.preheader_ifconv:504  %brmerge_i_i_i7_5 = or i1 %underflow_20_5, %overflow_20_5


 <State 30>: 7.39ns
ST_30: tmp4 (358)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node this_assign_60_1)
.preheader152.preheader_ifconv:80  %tmp4 = or i1 %brmerge40_demorgan_i_303, %tmp_190

ST_30: underflow_20_not (359)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node this_assign_60_1)
.preheader152.preheader_ifconv:81  %underflow_20_not = or i1 %tmp4, %p_38_i_i8

ST_30: p_Val2_148_mux (360)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569 (out node of the LUT)
.preheader152.preheader_ifconv:82  %p_Val2_148_mux = select i1 %brmerge_i_i_i7, i8 127, i8 %p_Val2_55

ST_30: p_Val2_4 (361)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node this_assign_60_1)
.preheader152.preheader_ifconv:83  %p_Val2_4 = select i1 %underflow_20, i8 -128, i8 %p_Val2_55

ST_30: this_assign_60_1 (362)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569 (out node of the LUT)
.preheader152.preheader_ifconv:84  %this_assign_60_1 = select i1 %underflow_20_not, i8 %p_Val2_148_mux, i8 %p_Val2_4

ST_30: StgValue_825 (363)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:85  store i8 %this_assign_60_1, i8* %ShuffleConvs_1_Downs_106, align 1

ST_30: tmp8 (443)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node this_assign_60_1_1)
.preheader152.preheader_ifconv:165  %tmp8 = or i1 %brmerge40_demorgan_i_258, %tmp_486_1

ST_30: underflow_20_not_1 (444)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node this_assign_60_1_1)
.preheader152.preheader_ifconv:166  %underflow_20_not_1 = or i1 %tmp8, %p_38_i_i8_1

ST_30: p_Val2_148_mux_1 (445)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569 (out node of the LUT)
.preheader152.preheader_ifconv:167  %p_Val2_148_mux_1 = select i1 %brmerge_i_i_i7_1, i8 127, i8 %p_Val2_148_1

ST_30: p_Val2_148_1_378 (446)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node this_assign_60_1_1)
.preheader152.preheader_ifconv:168  %p_Val2_148_1_378 = select i1 %underflow_20_1, i8 -128, i8 %p_Val2_148_1

ST_30: this_assign_60_1_1 (447)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569 (out node of the LUT)
.preheader152.preheader_ifconv:169  %this_assign_60_1_1 = select i1 %underflow_20_not_1, i8 %p_Val2_148_mux_1, i8 %p_Val2_148_1_378

ST_30: StgValue_831 (448)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:170  store i8 %this_assign_60_1_1, i8* %ShuffleConvs_1_Downs_102, align 1

ST_30: tmp12 (528)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node this_assign_60_1_2)
.preheader152.preheader_ifconv:250  %tmp12 = or i1 %brmerge40_demorgan_i_260, %tmp_486_2

ST_30: underflow_20_not_2 (529)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node this_assign_60_1_2)
.preheader152.preheader_ifconv:251  %underflow_20_not_2 = or i1 %tmp12, %p_38_i_i8_2

ST_30: p_Val2_148_mux_2 (530)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569 (out node of the LUT)
.preheader152.preheader_ifconv:252  %p_Val2_148_mux_2 = select i1 %brmerge_i_i_i7_2, i8 127, i8 %p_Val2_148_2

ST_30: p_Val2_148_2_380 (531)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node this_assign_60_1_2)
.preheader152.preheader_ifconv:253  %p_Val2_148_2_380 = select i1 %underflow_20_2, i8 -128, i8 %p_Val2_148_2

ST_30: this_assign_60_1_2 (532)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569 (out node of the LUT)
.preheader152.preheader_ifconv:254  %this_assign_60_1_2 = select i1 %underflow_20_not_2, i8 %p_Val2_148_mux_2, i8 %p_Val2_148_2_380

ST_30: StgValue_837 (533)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:255  store i8 %this_assign_60_1_2, i8* %ShuffleConvs_1_Downs_96, align 1

ST_30: tmp16 (613)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node this_assign_60_1_3)
.preheader152.preheader_ifconv:335  %tmp16 = or i1 %brmerge40_demorgan_i_262, %tmp_486_3

ST_30: underflow_20_not_3 (614)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node this_assign_60_1_3)
.preheader152.preheader_ifconv:336  %underflow_20_not_3 = or i1 %tmp16, %p_38_i_i8_3

ST_30: p_Val2_148_mux_3 (615)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569 (out node of the LUT)
.preheader152.preheader_ifconv:337  %p_Val2_148_mux_3 = select i1 %brmerge_i_i_i7_3, i8 127, i8 %p_Val2_148_3

ST_30: p_Val2_148_3_382 (616)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node this_assign_60_1_3)
.preheader152.preheader_ifconv:338  %p_Val2_148_3_382 = select i1 %underflow_20_3, i8 -128, i8 %p_Val2_148_3

ST_30: this_assign_60_1_3 (617)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569 (out node of the LUT)
.preheader152.preheader_ifconv:339  %this_assign_60_1_3 = select i1 %underflow_20_not_3, i8 %p_Val2_148_mux_3, i8 %p_Val2_148_3_382

ST_30: StgValue_843 (618)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:340  store i8 %this_assign_60_1_3, i8* %ShuffleConvs_1_Downs_98, align 1

ST_30: tmp20 (698)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node this_assign_60_1_4)
.preheader152.preheader_ifconv:420  %tmp20 = or i1 %brmerge40_demorgan_i_264, %tmp_486_4

ST_30: underflow_20_not_4 (699)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node this_assign_60_1_4)
.preheader152.preheader_ifconv:421  %underflow_20_not_4 = or i1 %tmp20, %p_38_i_i8_4

ST_30: p_Val2_148_mux_4 (700)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569 (out node of the LUT)
.preheader152.preheader_ifconv:422  %p_Val2_148_mux_4 = select i1 %brmerge_i_i_i7_4, i8 127, i8 %p_Val2_148_4

ST_30: p_Val2_148_4_384 (701)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node this_assign_60_1_4)
.preheader152.preheader_ifconv:423  %p_Val2_148_4_384 = select i1 %underflow_20_4, i8 -128, i8 %p_Val2_148_4

ST_30: this_assign_60_1_4 (702)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569 (out node of the LUT)
.preheader152.preheader_ifconv:424  %this_assign_60_1_4 = select i1 %underflow_20_not_4, i8 %p_Val2_148_mux_4, i8 %p_Val2_148_4_384

ST_30: StgValue_849 (703)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:425  store i8 %this_assign_60_1_4, i8* %ShuffleConvs_1_Downs_104, align 1

ST_30: tmp24 (783)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node this_assign_60_1_5)
.preheader152.preheader_ifconv:505  %tmp24 = or i1 %brmerge40_demorgan_i_266, %tmp_486_5

ST_30: underflow_20_not_5 (784)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node this_assign_60_1_5)
.preheader152.preheader_ifconv:506  %underflow_20_not_5 = or i1 %tmp24, %p_38_i_i8_5

ST_30: p_Val2_148_mux_5 (785)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569 (out node of the LUT)
.preheader152.preheader_ifconv:507  %p_Val2_148_mux_5 = select i1 %brmerge_i_i_i7_5, i8 127, i8 %p_Val2_148_5

ST_30: p_Val2_148_5_386 (786)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:569 (grouped into LUT with out node this_assign_60_1_5)
.preheader152.preheader_ifconv:508  %p_Val2_148_5_386 = select i1 %underflow_20_5, i8 -128, i8 %p_Val2_148_5

ST_30: this_assign_60_1_5 (787)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:569 (out node of the LUT)
.preheader152.preheader_ifconv:509  %this_assign_60_1_5 = select i1 %underflow_20_not_5, i8 %p_Val2_148_mux_5, i8 %p_Val2_148_5_386

ST_30: StgValue_855 (788)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:569
.preheader152.preheader_ifconv:510  store i8 %this_assign_60_1_5, i8* %ShuffleConvs_1_Downs_100, align 1

ST_30: StgValue_856 (789)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:563
.preheader152.preheader_ifconv:511  br label %.preheader153


 <State 31>: 4.64ns
ST_31: h4 (799)  [1/1] 0.00ns
.preheader151:0  %h4 = phi i5 [ %h_1, %4 ], [ 1, %.preheader151.preheader ]

ST_31: h4_cast_cast (800)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:574
.preheader151:1  %h4_cast_cast = zext i5 %h4 to i11

ST_31: tmp_408 (801)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:574
.preheader151:2  %tmp_408 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %h4, i4 0)

ST_31: p_shl10_cast (802)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:574
.preheader151:3  %p_shl10_cast = zext i9 %tmp_408 to i10

ST_31: tmp_409 (803)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:574
.preheader151:4  %tmp_409 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h4, i1 false)

ST_31: p_shl11_cast (804)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:574
.preheader151:5  %p_shl11_cast = zext i6 %tmp_409 to i10

ST_31: tmp_410 (805)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:574
.preheader151:6  %tmp_410 = add i10 %p_shl11_cast, %p_shl10_cast

ST_31: tmp_411 (806)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:574
.preheader151:7  %tmp_411 = add i10 %tmp_410, 324

ST_31: exitcond30 (807)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:574
.preheader151:8  %exitcond30 = icmp eq i5 %h4, -15

ST_31: empty_387 (808)  [1/1] 0.00ns
.preheader151:9  %empty_387 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_31: StgValue_867 (809)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:574
.preheader151:10  br i1 %exitcond30, label %.preheader147.preheader, label %.preheader150.preheader

ST_31: StgValue_868 (811)  [1/1] 1.59ns
.preheader150.preheader:0  br label %.preheader150

ST_31: StgValue_869 (1392)  [1/1] 1.59ns
.preheader147.preheader:0  br label %.preheader147


 <State 32>: 3.31ns
ST_32: w5 (813)  [1/1] 0.00ns
.preheader150:0  %w5 = phi i5 [ %w_27, %3 ], [ 1, %.preheader150.preheader ]

ST_32: w5_cast_cast6 (814)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:575
.preheader150:1  %w5_cast_cast6 = zext i5 %w5 to i15

ST_32: w5_cast_cast (815)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:575
.preheader150:2  %w5_cast_cast = zext i5 %w5 to i10

ST_32: tmp_418 (816)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:574
.preheader150:3  %tmp_418 = add i10 %tmp_410, %w5_cast_cast

ST_32: tmp_450_cast (817)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:574
.preheader150:4  %tmp_450_cast = zext i10 %tmp_418 to i32

ST_32: ShuffleConvs_1_Downs_119 (818)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:574
.preheader150:5  %ShuffleConvs_1_Downs_119 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_1, i32 0, i32 %tmp_450_cast

ST_32: tmp_419 (819)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:574
.preheader150:6  %tmp_419 = add i10 %tmp_411, %w5_cast_cast

ST_32: tmp_451_cast (820)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:574
.preheader150:7  %tmp_451_cast = zext i10 %tmp_419 to i32

ST_32: ShuffleConvs_1_Downs_120 (821)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:574
.preheader150:8  %ShuffleConvs_1_Downs_120 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_1, i32 0, i32 %tmp_451_cast

ST_32: ShuffleConvs_1_Downs_121 (822)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:574
.preheader150:9  %ShuffleConvs_1_Downs_121 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs, i32 0, i32 %tmp_450_cast

ST_32: ShuffleConvs_1_Downs_122 (823)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:574
.preheader150:10  %ShuffleConvs_1_Downs_122 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs, i32 0, i32 %tmp_451_cast

ST_32: ShuffleConvs_1_Downs_123 (824)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:574
.preheader150:11  %ShuffleConvs_1_Downs_123 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_20, i32 0, i32 %tmp_450_cast

ST_32: ShuffleConvs_1_Downs_124 (825)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:574
.preheader150:12  %ShuffleConvs_1_Downs_124 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_20, i32 0, i32 %tmp_451_cast

ST_32: ShuffleConvs_1_Downs_125 (826)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:574
.preheader150:13  %ShuffleConvs_1_Downs_125 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_21, i32 0, i32 %tmp_450_cast

ST_32: ShuffleConvs_1_Downs_126 (827)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:574
.preheader150:14  %ShuffleConvs_1_Downs_126 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_21, i32 0, i32 %tmp_451_cast

ST_32: ShuffleConvs_1_Downs_127 (828)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:574
.preheader150:15  %ShuffleConvs_1_Downs_127 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_3, i32 0, i32 %tmp_450_cast

ST_32: ShuffleConvs_1_Downs_128 (829)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:574
.preheader150:16  %ShuffleConvs_1_Downs_128 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_3, i32 0, i32 %tmp_451_cast

ST_32: ShuffleConvs_1_Downs_129 (830)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:574
.preheader150:17  %ShuffleConvs_1_Downs_129 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_2, i32 0, i32 %tmp_450_cast

ST_32: ShuffleConvs_1_Downs_130 (831)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:574
.preheader150:18  %ShuffleConvs_1_Downs_130 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_2, i32 0, i32 %tmp_451_cast

ST_32: exitcond33 (832)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:575
.preheader150:19  %exitcond33 = icmp eq i5 %w5, -15

ST_32: empty_388 (833)  [1/1] 0.00ns
.preheader150:20  %empty_388 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_32: StgValue_891 (834)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:575
.preheader150:21  br i1 %exitcond33, label %4, label %.preheader149.preheader

ST_32: StgValue_892 (836)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:576
.preheader149.preheader:0  br label %.preheader149

ST_32: h_1 (1389)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:574
:0  %h_1 = add i5 %h4, 1

ST_32: StgValue_894 (1390)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:574
:1  br label %.preheader151


 <State 33>: 7.63ns
ST_33: ci6 (838)  [1/1] 0.00ns
.preheader149:0  %ci6 = phi i6 [ %ci_10, %.preheader148.preheader_ifconv ], [ 0, %.preheader149.preheader ]

ST_33: ci6_cast (839)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:576
.preheader149:1  %ci6_cast = zext i6 %ci6 to i32

ST_33: ci6_cast_cast (840)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:576
.preheader149:2  %ci6_cast_cast = zext i6 %ci6 to i7

ST_33: tmp_433 (841)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:576
.preheader149:3  %tmp_433 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %ci6, i4 0)

ST_33: p_shl14_cast (842)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:576
.preheader149:4  %p_shl14_cast = zext i10 %tmp_433 to i11

ST_33: tmp_434 (843)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:576
.preheader149:5  %tmp_434 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %ci6, i1 false)

ST_33: p_shl15_cast (844)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader149:6  %p_shl15_cast = zext i7 %tmp_434 to i11

ST_33: tmp_435 (845)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader149:7  %tmp_435 = add i11 %p_shl14_cast, %p_shl15_cast

ST_33: tmp_436 (846)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader149:8  %tmp_436 = add i11 %h4_cast_cast, %tmp_435

ST_33: p_shl12_cast (847)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader149:9  %p_shl12_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_436, i4 0)

ST_33: tmp_1717 (848)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader149:10  %tmp_1717 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_436, i1 false)

ST_33: p_shl13_cast (849)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader149:11  %p_shl13_cast = zext i12 %tmp_1717 to i15

ST_33: tmp_437 (850)  [1/1] 1.94ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader149:12  %tmp_437 = add i15 %p_shl12_cast, %p_shl13_cast

ST_33: tmp_438 (851)  [1/1] 1.94ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader149:13  %tmp_438 = add i15 %w5_cast_cast6, %tmp_437

ST_33: tmp_474_cast (852)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader149:14  %tmp_474_cast = zext i15 %tmp_438 to i32

ST_33: input_V_addr_5 (853)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader149:15  %input_V_addr_5 = getelementptr [15552 x i8]* %input_V, i32 0, i32 %tmp_474_cast

ST_33: weight_6_V_addr (854)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:576
.preheader149:16  %weight_6_V_addr = getelementptr [96 x i8]* %weight_6_V, i32 0, i32 %ci6_cast

ST_33: tmp_439 (855)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:576
.preheader149:17  %tmp_439 = add i7 %ci6_cast_cast, 48

ST_33: tmp_475_cast (856)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:576
.preheader149:18  %tmp_475_cast = zext i7 %tmp_439 to i32

ST_33: weight_6_V_addr_8 (857)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:576
.preheader149:19  %weight_6_V_addr_8 = getelementptr [96 x i8]* %weight_6_V, i32 0, i32 %tmp_475_cast

ST_33: weight_7_V_addr (858)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:576
.preheader149:20  %weight_7_V_addr = getelementptr [96 x i8]* %weight_7_V, i32 0, i32 %ci6_cast

ST_33: weight_7_V_addr_8 (859)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:576
.preheader149:21  %weight_7_V_addr_8 = getelementptr [96 x i8]* %weight_7_V, i32 0, i32 %tmp_475_cast

ST_33: weight_8_V_addr (860)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:576
.preheader149:22  %weight_8_V_addr = getelementptr [96 x i8]* %weight_8_V, i32 0, i32 %ci6_cast

ST_33: weight_8_V_addr_8 (861)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:576
.preheader149:23  %weight_8_V_addr_8 = getelementptr [96 x i8]* %weight_8_V, i32 0, i32 %tmp_475_cast

ST_33: weight_9_V_addr (862)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:576
.preheader149:24  %weight_9_V_addr = getelementptr [96 x i8]* %weight_9_V, i32 0, i32 %ci6_cast

ST_33: weight_9_V_addr_8 (863)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:576
.preheader149:25  %weight_9_V_addr_8 = getelementptr [96 x i8]* %weight_9_V, i32 0, i32 %tmp_475_cast

ST_33: weight_10_V_addr (864)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:576
.preheader149:26  %weight_10_V_addr = getelementptr [96 x i8]* %weight_10_V, i32 0, i32 %ci6_cast

ST_33: weight_10_V_addr_8 (865)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:576
.preheader149:27  %weight_10_V_addr_8 = getelementptr [96 x i8]* %weight_10_V, i32 0, i32 %tmp_475_cast

ST_33: weight_11_V_addr (866)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:576
.preheader149:28  %weight_11_V_addr = getelementptr [96 x i8]* %weight_11_V, i32 0, i32 %ci6_cast

ST_33: weight_11_V_addr_8 (867)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:576
.preheader149:29  %weight_11_V_addr_8 = getelementptr [96 x i8]* %weight_11_V, i32 0, i32 %tmp_475_cast

ST_33: exitcond37 (868)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:576
.preheader149:30  %exitcond37 = icmp eq i6 %ci6, -16

ST_33: empty_389 (869)  [1/1] 0.00ns
.preheader149:31  %empty_389 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_33: ci_10 (870)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:576
.preheader149:32  %ci_10 = add i6 %ci6, 1

ST_33: StgValue_928 (871)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:576
.preheader149:33  br i1 %exitcond37, label %3, label %.preheader148.preheader_ifconv

ST_33: w_27 (1386)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:575
:0  %w_27 = add i5 %w5, 1

ST_33: StgValue_930 (1387)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:575
:1  br label %.preheader150


 <State 34>: 3.25ns
ST_34: input_V_load_5 (875)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:2  %input_V_load_5 = load i8* %input_V_addr_5, align 1


 <State 35>: 3.25ns
ST_35: weight_6_V_load (873)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:0  %weight_6_V_load = load i8* %weight_6_V_addr, align 1

ST_35: weight_6_V_load_8 (874)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:1  %weight_6_V_load_8 = load i8* %weight_6_V_addr_8, align 1

ST_35: input_V_load_5 (875)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:2  %input_V_load_5 = load i8* %input_V_addr_5, align 1

ST_35: weight_7_V_load (959)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:86  %weight_7_V_load = load i8* %weight_7_V_addr, align 1

ST_35: weight_7_V_load_8 (960)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:87  %weight_7_V_load_8 = load i8* %weight_7_V_addr_8, align 1

ST_35: weight_8_V_load (1044)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:171  %weight_8_V_load = load i8* %weight_8_V_addr, align 1

ST_35: weight_8_V_load_8 (1045)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:172  %weight_8_V_load_8 = load i8* %weight_8_V_addr_8, align 1

ST_35: weight_9_V_load (1129)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:256  %weight_9_V_load = load i8* %weight_9_V_addr, align 1

ST_35: weight_9_V_load_8 (1130)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:257  %weight_9_V_load_8 = load i8* %weight_9_V_addr_8, align 1

ST_35: weight_10_V_load (1214)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:341  %weight_10_V_load = load i8* %weight_10_V_addr, align 1

ST_35: weight_10_V_load_8 (1215)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:342  %weight_10_V_load_8 = load i8* %weight_10_V_addr_8, align 1

ST_35: weight_11_V_load (1299)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:426  %weight_11_V_load = load i8* %weight_11_V_addr, align 1

ST_35: weight_11_V_load_8 (1300)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:427  %weight_11_V_load_8 = load i8* %weight_11_V_addr_8, align 1


 <State 36>: 8.14ns
ST_36: weight_6_V_load (873)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:0  %weight_6_V_load = load i8* %weight_6_V_addr, align 1

ST_36: weight_6_V_load_8 (874)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:1  %weight_6_V_load_8 = load i8* %weight_6_V_addr_8, align 1

ST_36: MUL_DP_ret119 (876)  [4/4] 5.84ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:3  %MUL_DP_ret119 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_6_V_load_8, i8 %input_V_load_5)

ST_36: weight_7_V_load (959)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:86  %weight_7_V_load = load i8* %weight_7_V_addr, align 1

ST_36: weight_7_V_load_8 (960)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:87  %weight_7_V_load_8 = load i8* %weight_7_V_addr_8, align 1

ST_36: MUL_DP_ret123 (961)  [4/4] 5.84ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:88  %MUL_DP_ret123 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_7_V_load_8, i8 %input_V_load_5)

ST_36: weight_8_V_load (1044)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:171  %weight_8_V_load = load i8* %weight_8_V_addr, align 1

ST_36: weight_8_V_load_8 (1045)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:172  %weight_8_V_load_8 = load i8* %weight_8_V_addr_8, align 1

ST_36: MUL_DP_ret127 (1046)  [4/4] 5.84ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:173  %MUL_DP_ret127 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_8_V_load_8, i8 %input_V_load_5)

ST_36: weight_9_V_load (1129)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:256  %weight_9_V_load = load i8* %weight_9_V_addr, align 1

ST_36: weight_9_V_load_8 (1130)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:257  %weight_9_V_load_8 = load i8* %weight_9_V_addr_8, align 1

ST_36: MUL_DP_ret131 (1131)  [4/4] 5.84ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:258  %MUL_DP_ret131 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_9_V_load_8, i8 %input_V_load_5)

ST_36: weight_10_V_load (1214)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:341  %weight_10_V_load = load i8* %weight_10_V_addr, align 1

ST_36: weight_10_V_load_8 (1215)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:342  %weight_10_V_load_8 = load i8* %weight_10_V_addr_8, align 1

ST_36: MUL_DP_ret135 (1216)  [4/4] 5.84ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:343  %MUL_DP_ret135 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_10_V_load_8, i8 %input_V_load_5)

ST_36: weight_11_V_load (1299)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:426  %weight_11_V_load = load i8* %weight_11_V_addr, align 1

ST_36: weight_11_V_load_8 (1300)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:427  %weight_11_V_load_8 = load i8* %weight_11_V_addr_8, align 1

ST_36: MUL_DP_ret139 (1301)  [4/4] 5.84ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:428  %MUL_DP_ret139 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_11_V_load_8, i8 %input_V_load_5)


 <State 37>: 8.75ns
ST_37: MUL_DP_ret119 (876)  [3/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:3  %MUL_DP_ret119 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_6_V_load_8, i8 %input_V_load_5)

ST_37: MUL_DP_ret123 (961)  [3/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:88  %MUL_DP_ret123 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_7_V_load_8, i8 %input_V_load_5)

ST_37: MUL_DP_ret127 (1046)  [3/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:173  %MUL_DP_ret127 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_8_V_load_8, i8 %input_V_load_5)

ST_37: MUL_DP_ret131 (1131)  [3/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:258  %MUL_DP_ret131 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_9_V_load_8, i8 %input_V_load_5)

ST_37: MUL_DP_ret135 (1216)  [3/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:343  %MUL_DP_ret135 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_10_V_load_8, i8 %input_V_load_5)

ST_37: MUL_DP_ret139 (1301)  [3/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:428  %MUL_DP_ret139 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_11_V_load_8, i8 %input_V_load_5)


 <State 38>: 8.75ns
ST_38: MUL_DP_ret119 (876)  [2/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:3  %MUL_DP_ret119 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_6_V_load_8, i8 %input_V_load_5)

ST_38: ShuffleConvs_1_Downs_131 (879)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:6  %ShuffleConvs_1_Downs_131 = load i8* %ShuffleConvs_1_Downs_127, align 1

ST_38: MUL_DP_ret123 (961)  [2/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:88  %MUL_DP_ret123 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_7_V_load_8, i8 %input_V_load_5)

ST_38: ShuffleConvs_1_Downs_133 (964)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:91  %ShuffleConvs_1_Downs_133 = load i8* %ShuffleConvs_1_Downs_129, align 1

ST_38: MUL_DP_ret127 (1046)  [2/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:173  %MUL_DP_ret127 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_8_V_load_8, i8 %input_V_load_5)

ST_38: ShuffleConvs_1_Downs_135 (1049)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:176  %ShuffleConvs_1_Downs_135 = load i8* %ShuffleConvs_1_Downs_119, align 1

ST_38: MUL_DP_ret131 (1131)  [2/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:258  %MUL_DP_ret131 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_9_V_load_8, i8 %input_V_load_5)

ST_38: ShuffleConvs_1_Downs_137 (1134)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:261  %ShuffleConvs_1_Downs_137 = load i8* %ShuffleConvs_1_Downs_121, align 1

ST_38: MUL_DP_ret135 (1216)  [2/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:343  %MUL_DP_ret135 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_10_V_load_8, i8 %input_V_load_5)

ST_38: ShuffleConvs_1_Downs_139 (1219)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:346  %ShuffleConvs_1_Downs_139 = load i8* %ShuffleConvs_1_Downs_125, align 1

ST_38: MUL_DP_ret139 (1301)  [2/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:428  %MUL_DP_ret139 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_11_V_load_8, i8 %input_V_load_5)

ST_38: ShuffleConvs_1_Downs_141 (1304)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:431  %ShuffleConvs_1_Downs_141 = load i8* %ShuffleConvs_1_Downs_123, align 1


 <State 39>: 3.25ns
ST_39: MUL_DP_ret119 (876)  [1/4] 2.39ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:3  %MUL_DP_ret119 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_6_V_load_8, i8 %input_V_load_5)

ST_39: rr_0_V_134 (877)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:4  %rr_0_V_134 = extractvalue { i16, i16 } %MUL_DP_ret119, 0

ST_39: rr_1_V_134 (878)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:5  %rr_1_V_134 = extractvalue { i16, i16 } %MUL_DP_ret119, 1

ST_39: ShuffleConvs_1_Downs_131 (879)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:6  %ShuffleConvs_1_Downs_131 = load i8* %ShuffleConvs_1_Downs_127, align 1

ST_39: tmp_1719 (886)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:13  %tmp_1719 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_134, i32 5)

ST_39: tmp_1724 (926)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:53  %tmp_1724 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_134, i32 5)

ST_39: MUL_DP_ret123 (961)  [1/4] 2.39ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:88  %MUL_DP_ret123 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_7_V_load_8, i8 %input_V_load_5)

ST_39: rr_0_V_135 (962)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:89  %rr_0_V_135 = extractvalue { i16, i16 } %MUL_DP_ret123, 0

ST_39: rr_1_V_135 (963)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:90  %rr_1_V_135 = extractvalue { i16, i16 } %MUL_DP_ret123, 1

ST_39: ShuffleConvs_1_Downs_133 (964)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:91  %ShuffleConvs_1_Downs_133 = load i8* %ShuffleConvs_1_Downs_129, align 1

ST_39: tmp_1729 (971)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:98  %tmp_1729 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_135, i32 5)

ST_39: tmp_1734 (1011)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:138  %tmp_1734 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_135, i32 5)

ST_39: MUL_DP_ret127 (1046)  [1/4] 2.39ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:173  %MUL_DP_ret127 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_8_V_load_8, i8 %input_V_load_5)

ST_39: rr_0_V_136 (1047)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:174  %rr_0_V_136 = extractvalue { i16, i16 } %MUL_DP_ret127, 0

ST_39: rr_1_V_136 (1048)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:175  %rr_1_V_136 = extractvalue { i16, i16 } %MUL_DP_ret127, 1

ST_39: ShuffleConvs_1_Downs_135 (1049)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:176  %ShuffleConvs_1_Downs_135 = load i8* %ShuffleConvs_1_Downs_119, align 1

ST_39: tmp_1739 (1056)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:183  %tmp_1739 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_136, i32 5)

ST_39: tmp_1744 (1096)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:223  %tmp_1744 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_136, i32 5)

ST_39: MUL_DP_ret131 (1131)  [1/4] 2.39ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:258  %MUL_DP_ret131 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_9_V_load_8, i8 %input_V_load_5)

ST_39: rr_0_V_137 (1132)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:259  %rr_0_V_137 = extractvalue { i16, i16 } %MUL_DP_ret131, 0

ST_39: rr_1_V_137 (1133)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:260  %rr_1_V_137 = extractvalue { i16, i16 } %MUL_DP_ret131, 1

ST_39: ShuffleConvs_1_Downs_137 (1134)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:261  %ShuffleConvs_1_Downs_137 = load i8* %ShuffleConvs_1_Downs_121, align 1

ST_39: tmp_1749 (1141)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:268  %tmp_1749 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_137, i32 5)

ST_39: tmp_1754 (1181)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:308  %tmp_1754 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_137, i32 5)

ST_39: MUL_DP_ret135 (1216)  [1/4] 2.39ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:343  %MUL_DP_ret135 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_10_V_load_8, i8 %input_V_load_5)

ST_39: rr_0_V_138 (1217)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:344  %rr_0_V_138 = extractvalue { i16, i16 } %MUL_DP_ret135, 0

ST_39: rr_1_V_138 (1218)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:345  %rr_1_V_138 = extractvalue { i16, i16 } %MUL_DP_ret135, 1

ST_39: ShuffleConvs_1_Downs_139 (1219)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:346  %ShuffleConvs_1_Downs_139 = load i8* %ShuffleConvs_1_Downs_125, align 1

ST_39: tmp_1759 (1226)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:353  %tmp_1759 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_138, i32 5)

ST_39: tmp_1764 (1266)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:393  %tmp_1764 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_138, i32 5)

ST_39: MUL_DP_ret139 (1301)  [1/4] 2.39ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:428  %MUL_DP_ret139 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_11_V_load_8, i8 %input_V_load_5)

ST_39: rr_0_V_139 (1302)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:429  %rr_0_V_139 = extractvalue { i16, i16 } %MUL_DP_ret139, 0

ST_39: rr_1_V_139 (1303)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:579
.preheader148.preheader_ifconv:430  %rr_1_V_139 = extractvalue { i16, i16 } %MUL_DP_ret139, 1

ST_39: ShuffleConvs_1_Downs_141 (1304)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:431  %ShuffleConvs_1_Downs_141 = load i8* %ShuffleConvs_1_Downs_123, align 1

ST_39: tmp_1769 (1311)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:438  %tmp_1769 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_139, i32 5)

ST_39: tmp_1774 (1351)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:478  %tmp_1774 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_139, i32 5)


 <State 40>: 6.78ns
ST_40: tmp_191 (880)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:7  %tmp_191 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_131, i6 0)

ST_40: tmp_278_cast (881)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:8  %tmp_278_cast = sext i14 %tmp_191 to i17

ST_40: tmp_192 (882)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:9  %tmp_192 = sext i16 %rr_0_V_134 to i17

ST_40: p_Val2_47 (883)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:10  %p_Val2_47 = add i17 %tmp_192, %tmp_278_cast

ST_40: tmp_1718 (884)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:11  %tmp_1718 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_47, i32 16)

ST_40: p_Val2_48 (885)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:12  %p_Val2_48 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_47, i32 6, i32 13)

ST_40: tmp_193 (887)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:14  %tmp_193 = zext i1 %tmp_1719 to i8

ST_40: tmp_1720 (888)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node carry_4)
.preheader148.preheader_ifconv:15  %tmp_1720 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_47, i32 13)

ST_40: p_Val2_49 (889)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:16  %p_Val2_49 = add i8 %tmp_193, %p_Val2_48

ST_40: tmp_1721 (890)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:17  %tmp_1721 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_49, i32 7)

ST_40: tmp_194 (891)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node carry_4)
.preheader148.preheader_ifconv:18  %tmp_194 = xor i1 %tmp_1721, true

ST_40: carry_4 (892)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581 (out node of the LUT)
.preheader148.preheader_ifconv:19  %carry_4 = and i1 %tmp_1720, %tmp_194

ST_40: p_Result_32 (894)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:21  %p_Result_32 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_47, i32 15, i32 16)

ST_40: Range2_all_ones_13 (895)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:22  %Range2_all_ones_13 = icmp eq i2 %p_Result_32, -1

ST_40: p_Result_33 (896)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:23  %p_Result_33 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_47, i32 14, i32 16)

ST_40: Range1_all_ones_13 (897)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:24  %Range1_all_ones_13 = icmp eq i3 %p_Result_33, -1

ST_40: Range1_all_zeros_13 (898)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:25  %Range1_all_zeros_13 = icmp eq i3 %p_Result_33, 0

ST_40: tmp_400_1 (965)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:92  %tmp_400_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_133, i6 0)

ST_40: tmp_400_1_cast (966)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:93  %tmp_400_1_cast = sext i14 %tmp_400_1 to i17

ST_40: tmp_401_1 (967)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:94  %tmp_401_1 = sext i16 %rr_0_V_135 to i17

ST_40: p_Val2_131_1 (968)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:95  %p_Val2_131_1 = add i17 %tmp_401_1, %tmp_400_1_cast

ST_40: tmp_1728 (969)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:96  %tmp_1728 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_131_1, i32 16)

ST_40: p_Val2_132_1 (970)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:97  %p_Val2_132_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_131_1, i32 6, i32 13)

ST_40: tmp_404_1 (972)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:99  %tmp_404_1 = zext i1 %tmp_1729 to i8

ST_40: tmp_1730 (973)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node carry_38_1)
.preheader148.preheader_ifconv:100  %tmp_1730 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_131_1, i32 13)

ST_40: p_Val2_133_1 (974)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:101  %p_Val2_133_1 = add i8 %tmp_404_1, %p_Val2_132_1

ST_40: tmp_1731 (975)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:102  %tmp_1731 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_133_1, i32 7)

ST_40: tmp_410_1 (976)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node carry_38_1)
.preheader148.preheader_ifconv:103  %tmp_410_1 = xor i1 %tmp_1731, true

ST_40: carry_38_1 (977)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581 (out node of the LUT)
.preheader148.preheader_ifconv:104  %carry_38_1 = and i1 %tmp_1730, %tmp_410_1

ST_40: p_Result_290_1 (979)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:106  %p_Result_290_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_131_1, i32 15, i32 16)

ST_40: Range2_all_ones_13_1 (980)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:107  %Range2_all_ones_13_1 = icmp eq i2 %p_Result_290_1, -1

ST_40: p_Result_291_1 (981)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:108  %p_Result_291_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_131_1, i32 14, i32 16)

ST_40: Range1_all_ones_13_1 (982)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:109  %Range1_all_ones_13_1 = icmp eq i3 %p_Result_291_1, -1

ST_40: Range1_all_zeros_13_1 (983)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:110  %Range1_all_zeros_13_1 = icmp eq i3 %p_Result_291_1, 0

ST_40: tmp_400_2 (1050)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:177  %tmp_400_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_135, i6 0)

ST_40: tmp_400_2_cast (1051)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:178  %tmp_400_2_cast = sext i14 %tmp_400_2 to i17

ST_40: tmp_401_2 (1052)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:179  %tmp_401_2 = sext i16 %rr_0_V_136 to i17

ST_40: p_Val2_131_2 (1053)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:180  %p_Val2_131_2 = add i17 %tmp_401_2, %tmp_400_2_cast

ST_40: tmp_1738 (1054)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:181  %tmp_1738 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_131_2, i32 16)

ST_40: p_Val2_132_2 (1055)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:182  %p_Val2_132_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_131_2, i32 6, i32 13)

ST_40: tmp_404_2 (1057)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:184  %tmp_404_2 = zext i1 %tmp_1739 to i8

ST_40: tmp_1740 (1058)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node carry_38_2)
.preheader148.preheader_ifconv:185  %tmp_1740 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_131_2, i32 13)

ST_40: p_Val2_133_2 (1059)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:186  %p_Val2_133_2 = add i8 %tmp_404_2, %p_Val2_132_2

ST_40: tmp_1741 (1060)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:187  %tmp_1741 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_133_2, i32 7)

ST_40: tmp_410_2 (1061)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node carry_38_2)
.preheader148.preheader_ifconv:188  %tmp_410_2 = xor i1 %tmp_1741, true

ST_40: carry_38_2 (1062)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581 (out node of the LUT)
.preheader148.preheader_ifconv:189  %carry_38_2 = and i1 %tmp_1740, %tmp_410_2

ST_40: p_Result_290_2 (1064)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:191  %p_Result_290_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_131_2, i32 15, i32 16)

ST_40: Range2_all_ones_13_2 (1065)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:192  %Range2_all_ones_13_2 = icmp eq i2 %p_Result_290_2, -1

ST_40: p_Result_291_2 (1066)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:193  %p_Result_291_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_131_2, i32 14, i32 16)

ST_40: Range1_all_ones_13_2 (1067)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:194  %Range1_all_ones_13_2 = icmp eq i3 %p_Result_291_2, -1

ST_40: Range1_all_zeros_13_2 (1068)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:195  %Range1_all_zeros_13_2 = icmp eq i3 %p_Result_291_2, 0

ST_40: tmp_400_3 (1135)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:262  %tmp_400_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_137, i6 0)

ST_40: tmp_400_3_cast (1136)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:263  %tmp_400_3_cast = sext i14 %tmp_400_3 to i17

ST_40: tmp_401_3 (1137)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:264  %tmp_401_3 = sext i16 %rr_0_V_137 to i17

ST_40: p_Val2_131_3 (1138)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:265  %p_Val2_131_3 = add i17 %tmp_401_3, %tmp_400_3_cast

ST_40: tmp_1748 (1139)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:266  %tmp_1748 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_131_3, i32 16)

ST_40: p_Val2_132_3 (1140)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:267  %p_Val2_132_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_131_3, i32 6, i32 13)

ST_40: tmp_404_3 (1142)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:269  %tmp_404_3 = zext i1 %tmp_1749 to i8

ST_40: tmp_1750 (1143)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node carry_38_3)
.preheader148.preheader_ifconv:270  %tmp_1750 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_131_3, i32 13)

ST_40: p_Val2_133_3 (1144)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:271  %p_Val2_133_3 = add i8 %tmp_404_3, %p_Val2_132_3

ST_40: tmp_1751 (1145)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:272  %tmp_1751 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_133_3, i32 7)

ST_40: tmp_410_3 (1146)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node carry_38_3)
.preheader148.preheader_ifconv:273  %tmp_410_3 = xor i1 %tmp_1751, true

ST_40: carry_38_3 (1147)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581 (out node of the LUT)
.preheader148.preheader_ifconv:274  %carry_38_3 = and i1 %tmp_1750, %tmp_410_3

ST_40: p_Result_290_3 (1149)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:276  %p_Result_290_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_131_3, i32 15, i32 16)

ST_40: Range2_all_ones_13_3 (1150)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:277  %Range2_all_ones_13_3 = icmp eq i2 %p_Result_290_3, -1

ST_40: p_Result_291_3 (1151)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:278  %p_Result_291_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_131_3, i32 14, i32 16)

ST_40: Range1_all_ones_13_3 (1152)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:279  %Range1_all_ones_13_3 = icmp eq i3 %p_Result_291_3, -1

ST_40: Range1_all_zeros_13_3 (1153)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:280  %Range1_all_zeros_13_3 = icmp eq i3 %p_Result_291_3, 0

ST_40: tmp_400_4 (1220)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:347  %tmp_400_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_139, i6 0)

ST_40: tmp_400_4_cast (1221)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:348  %tmp_400_4_cast = sext i14 %tmp_400_4 to i17

ST_40: tmp_401_4 (1222)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:349  %tmp_401_4 = sext i16 %rr_0_V_138 to i17

ST_40: p_Val2_131_4 (1223)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:350  %p_Val2_131_4 = add i17 %tmp_401_4, %tmp_400_4_cast

ST_40: tmp_1758 (1224)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:351  %tmp_1758 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_131_4, i32 16)

ST_40: p_Val2_132_4 (1225)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:352  %p_Val2_132_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_131_4, i32 6, i32 13)

ST_40: tmp_404_4 (1227)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:354  %tmp_404_4 = zext i1 %tmp_1759 to i8

ST_40: tmp_1760 (1228)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node carry_38_4)
.preheader148.preheader_ifconv:355  %tmp_1760 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_131_4, i32 13)

ST_40: p_Val2_133_4 (1229)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:356  %p_Val2_133_4 = add i8 %tmp_404_4, %p_Val2_132_4

ST_40: tmp_1761 (1230)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:357  %tmp_1761 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_133_4, i32 7)

ST_40: tmp_410_4 (1231)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node carry_38_4)
.preheader148.preheader_ifconv:358  %tmp_410_4 = xor i1 %tmp_1761, true

ST_40: carry_38_4 (1232)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581 (out node of the LUT)
.preheader148.preheader_ifconv:359  %carry_38_4 = and i1 %tmp_1760, %tmp_410_4

ST_40: p_Result_290_4 (1234)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:361  %p_Result_290_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_131_4, i32 15, i32 16)

ST_40: Range2_all_ones_13_4 (1235)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:362  %Range2_all_ones_13_4 = icmp eq i2 %p_Result_290_4, -1

ST_40: p_Result_291_4 (1236)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:363  %p_Result_291_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_131_4, i32 14, i32 16)

ST_40: Range1_all_ones_13_4 (1237)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:364  %Range1_all_ones_13_4 = icmp eq i3 %p_Result_291_4, -1

ST_40: Range1_all_zeros_13_4 (1238)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:365  %Range1_all_zeros_13_4 = icmp eq i3 %p_Result_291_4, 0

ST_40: tmp_400_5 (1305)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:432  %tmp_400_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_141, i6 0)

ST_40: tmp_400_5_cast (1306)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:433  %tmp_400_5_cast = sext i14 %tmp_400_5 to i17

ST_40: tmp_401_5 (1307)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:434  %tmp_401_5 = sext i16 %rr_0_V_139 to i17

ST_40: p_Val2_131_5 (1308)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:435  %p_Val2_131_5 = add i17 %tmp_401_5, %tmp_400_5_cast

ST_40: tmp_1768 (1309)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:436  %tmp_1768 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_131_5, i32 16)

ST_40: p_Val2_132_5 (1310)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:437  %p_Val2_132_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_131_5, i32 6, i32 13)

ST_40: tmp_404_5 (1312)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:439  %tmp_404_5 = zext i1 %tmp_1769 to i8

ST_40: tmp_1770 (1313)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node carry_38_5)
.preheader148.preheader_ifconv:440  %tmp_1770 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_131_5, i32 13)

ST_40: p_Val2_133_5 (1314)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:441  %p_Val2_133_5 = add i8 %tmp_404_5, %p_Val2_132_5

ST_40: tmp_1771 (1315)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:442  %tmp_1771 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_133_5, i32 7)

ST_40: tmp_410_5 (1316)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node carry_38_5)
.preheader148.preheader_ifconv:443  %tmp_410_5 = xor i1 %tmp_1771, true

ST_40: carry_38_5 (1317)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581 (out node of the LUT)
.preheader148.preheader_ifconv:444  %carry_38_5 = and i1 %tmp_1770, %tmp_410_5

ST_40: p_Result_290_5 (1319)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:446  %p_Result_290_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_131_5, i32 15, i32 16)

ST_40: Range2_all_ones_13_5 (1320)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:447  %Range2_all_ones_13_5 = icmp eq i2 %p_Result_290_5, -1

ST_40: p_Result_291_5 (1321)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:448  %p_Result_291_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_131_5, i32 14, i32 16)

ST_40: Range1_all_ones_13_5 (1322)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:449  %Range1_all_ones_13_5 = icmp eq i3 %p_Result_291_5, -1

ST_40: Range1_all_zeros_13_5 (1323)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:450  %Range1_all_zeros_13_5 = icmp eq i3 %p_Result_291_5, 0


 <State 41>: 6.21ns
ST_41: tmp_1722 (893)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge40_demorgan_i_267)
.preheader148.preheader_ifconv:20  %tmp_1722 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_47, i32 14)

ST_41: deleted_zeros_13 (899)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge_i_i_i4)
.preheader148.preheader_ifconv:26  %deleted_zeros_13 = select i1 %carry_4, i1 %Range1_all_ones_13, i1 %Range1_all_zeros_13

ST_41: tmp_195 (900)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge40_demorgan_i_267)
.preheader148.preheader_ifconv:27  %tmp_195 = xor i1 %tmp_1722, true

ST_41: p_41_i_i5 (901)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge40_demorgan_i_267)
.preheader148.preheader_ifconv:28  %p_41_i_i5 = and i1 %Range2_all_ones_13, %tmp_195

ST_41: deleted_ones_13 (902)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge40_demorgan_i_267)
.preheader148.preheader_ifconv:29  %deleted_ones_13 = select i1 %carry_4, i1 %p_41_i_i5, i1 %Range1_all_ones_13

ST_41: p_38_i_i5 (903)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:30  %p_38_i_i5 = and i1 %carry_4, %Range1_all_ones_13

ST_41: p_not_i_i4 (904)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge_i_i_i4)
.preheader148.preheader_ifconv:31  %p_not_i_i4 = xor i1 %deleted_zeros_13, true

ST_41: brmerge_i_i1 (905)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge_i_i_i4)
.preheader148.preheader_ifconv:32  %brmerge_i_i1 = or i1 %tmp_1721, %p_not_i_i4

ST_41: tmp_196 (906)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:33  %tmp_196 = xor i1 %tmp_1718, true

ST_41: overflow_21 (907)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge_i_i_i4)
.preheader148.preheader_ifconv:34  %overflow_21 = and i1 %brmerge_i_i1, %tmp_196

ST_41: brmerge40_demorgan_i_267 (908)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581 (out node of the LUT)
.preheader148.preheader_ifconv:35  %brmerge40_demorgan_i_267 = and i1 %tmp_1721, %deleted_ones_13

ST_41: tmp25_demorgan (909)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node underflow_21)
.preheader148.preheader_ifconv:36  %tmp25_demorgan = or i1 %p_38_i_i5, %brmerge40_demorgan_i_267

ST_41: tmp25 (910)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node underflow_21)
.preheader148.preheader_ifconv:37  %tmp25 = xor i1 %tmp25_demorgan, true

ST_41: underflow_21 (911)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581 (out node of the LUT)
.preheader148.preheader_ifconv:38  %underflow_21 = and i1 %tmp_1718, %tmp25

ST_41: brmerge_i_i_i4 (912)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581 (out node of the LUT)
.preheader148.preheader_ifconv:39  %brmerge_i_i_i4 = or i1 %underflow_21, %overflow_21

ST_41: tmp_1732 (978)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge40_demorgan_i_269)
.preheader148.preheader_ifconv:105  %tmp_1732 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_131_1, i32 14)

ST_41: deleted_zeros_13_1 (984)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge_i_i_i4_1)
.preheader148.preheader_ifconv:111  %deleted_zeros_13_1 = select i1 %carry_38_1, i1 %Range1_all_ones_13_1, i1 %Range1_all_zeros_13_1

ST_41: tmp_427_1 (985)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge40_demorgan_i_269)
.preheader148.preheader_ifconv:112  %tmp_427_1 = xor i1 %tmp_1732, true

ST_41: p_41_i_i5_1 (986)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge40_demorgan_i_269)
.preheader148.preheader_ifconv:113  %p_41_i_i5_1 = and i1 %Range2_all_ones_13_1, %tmp_427_1

ST_41: deleted_ones_13_1 (987)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge40_demorgan_i_269)
.preheader148.preheader_ifconv:114  %deleted_ones_13_1 = select i1 %carry_38_1, i1 %p_41_i_i5_1, i1 %Range1_all_ones_13_1

ST_41: p_38_i_i5_1 (988)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:115  %p_38_i_i5_1 = and i1 %carry_38_1, %Range1_all_ones_13_1

ST_41: p_not_i_i4_1 (989)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge_i_i_i4_1)
.preheader148.preheader_ifconv:116  %p_not_i_i4_1 = xor i1 %deleted_zeros_13_1, true

ST_41: brmerge_i_i10_1 (990)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge_i_i_i4_1)
.preheader148.preheader_ifconv:117  %brmerge_i_i10_1 = or i1 %tmp_1731, %p_not_i_i4_1

ST_41: tmp_441_1 (991)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:118  %tmp_441_1 = xor i1 %tmp_1728, true

ST_41: overflow_21_1 (992)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge_i_i_i4_1)
.preheader148.preheader_ifconv:119  %overflow_21_1 = and i1 %brmerge_i_i10_1, %tmp_441_1

ST_41: brmerge40_demorgan_i_269 (993)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581 (out node of the LUT)
.preheader148.preheader_ifconv:120  %brmerge40_demorgan_i_269 = and i1 %tmp_1731, %deleted_ones_13_1

ST_41: tmp29_demorgan (994)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node underflow_21_1)
.preheader148.preheader_ifconv:121  %tmp29_demorgan = or i1 %p_38_i_i5_1, %brmerge40_demorgan_i_269

ST_41: tmp29 (995)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node underflow_21_1)
.preheader148.preheader_ifconv:122  %tmp29 = xor i1 %tmp29_demorgan, true

ST_41: underflow_21_1 (996)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581 (out node of the LUT)
.preheader148.preheader_ifconv:123  %underflow_21_1 = and i1 %tmp_1728, %tmp29

ST_41: brmerge_i_i_i4_1 (997)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581 (out node of the LUT)
.preheader148.preheader_ifconv:124  %brmerge_i_i_i4_1 = or i1 %underflow_21_1, %overflow_21_1

ST_41: tmp_1742 (1063)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge40_demorgan_i_271)
.preheader148.preheader_ifconv:190  %tmp_1742 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_131_2, i32 14)

ST_41: deleted_zeros_13_2 (1069)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge_i_i_i4_2)
.preheader148.preheader_ifconv:196  %deleted_zeros_13_2 = select i1 %carry_38_2, i1 %Range1_all_ones_13_2, i1 %Range1_all_zeros_13_2

ST_41: tmp_427_2 (1070)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge40_demorgan_i_271)
.preheader148.preheader_ifconv:197  %tmp_427_2 = xor i1 %tmp_1742, true

ST_41: p_41_i_i5_2 (1071)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge40_demorgan_i_271)
.preheader148.preheader_ifconv:198  %p_41_i_i5_2 = and i1 %Range2_all_ones_13_2, %tmp_427_2

ST_41: deleted_ones_13_2 (1072)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge40_demorgan_i_271)
.preheader148.preheader_ifconv:199  %deleted_ones_13_2 = select i1 %carry_38_2, i1 %p_41_i_i5_2, i1 %Range1_all_ones_13_2

ST_41: p_38_i_i5_2 (1073)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:200  %p_38_i_i5_2 = and i1 %carry_38_2, %Range1_all_ones_13_2

ST_41: p_not_i_i4_2 (1074)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge_i_i_i4_2)
.preheader148.preheader_ifconv:201  %p_not_i_i4_2 = xor i1 %deleted_zeros_13_2, true

ST_41: brmerge_i_i10_2 (1075)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge_i_i_i4_2)
.preheader148.preheader_ifconv:202  %brmerge_i_i10_2 = or i1 %tmp_1741, %p_not_i_i4_2

ST_41: tmp_441_2 (1076)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:203  %tmp_441_2 = xor i1 %tmp_1738, true

ST_41: overflow_21_2 (1077)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge_i_i_i4_2)
.preheader148.preheader_ifconv:204  %overflow_21_2 = and i1 %brmerge_i_i10_2, %tmp_441_2

ST_41: brmerge40_demorgan_i_271 (1078)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581 (out node of the LUT)
.preheader148.preheader_ifconv:205  %brmerge40_demorgan_i_271 = and i1 %tmp_1741, %deleted_ones_13_2

ST_41: tmp33_demorgan (1079)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node underflow_21_2)
.preheader148.preheader_ifconv:206  %tmp33_demorgan = or i1 %p_38_i_i5_2, %brmerge40_demorgan_i_271

ST_41: tmp33 (1080)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node underflow_21_2)
.preheader148.preheader_ifconv:207  %tmp33 = xor i1 %tmp33_demorgan, true

ST_41: underflow_21_2 (1081)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581 (out node of the LUT)
.preheader148.preheader_ifconv:208  %underflow_21_2 = and i1 %tmp_1738, %tmp33

ST_41: brmerge_i_i_i4_2 (1082)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581 (out node of the LUT)
.preheader148.preheader_ifconv:209  %brmerge_i_i_i4_2 = or i1 %underflow_21_2, %overflow_21_2

ST_41: tmp_1752 (1148)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge40_demorgan_i_273)
.preheader148.preheader_ifconv:275  %tmp_1752 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_131_3, i32 14)

ST_41: deleted_zeros_13_3 (1154)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge_i_i_i4_3)
.preheader148.preheader_ifconv:281  %deleted_zeros_13_3 = select i1 %carry_38_3, i1 %Range1_all_ones_13_3, i1 %Range1_all_zeros_13_3

ST_41: tmp_427_3 (1155)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge40_demorgan_i_273)
.preheader148.preheader_ifconv:282  %tmp_427_3 = xor i1 %tmp_1752, true

ST_41: p_41_i_i5_3 (1156)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge40_demorgan_i_273)
.preheader148.preheader_ifconv:283  %p_41_i_i5_3 = and i1 %Range2_all_ones_13_3, %tmp_427_3

ST_41: deleted_ones_13_3 (1157)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge40_demorgan_i_273)
.preheader148.preheader_ifconv:284  %deleted_ones_13_3 = select i1 %carry_38_3, i1 %p_41_i_i5_3, i1 %Range1_all_ones_13_3

ST_41: p_38_i_i5_3 (1158)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:285  %p_38_i_i5_3 = and i1 %carry_38_3, %Range1_all_ones_13_3

ST_41: p_not_i_i4_3 (1159)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge_i_i_i4_3)
.preheader148.preheader_ifconv:286  %p_not_i_i4_3 = xor i1 %deleted_zeros_13_3, true

ST_41: brmerge_i_i10_3 (1160)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge_i_i_i4_3)
.preheader148.preheader_ifconv:287  %brmerge_i_i10_3 = or i1 %tmp_1751, %p_not_i_i4_3

ST_41: tmp_441_3 (1161)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:288  %tmp_441_3 = xor i1 %tmp_1748, true

ST_41: overflow_21_3 (1162)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge_i_i_i4_3)
.preheader148.preheader_ifconv:289  %overflow_21_3 = and i1 %brmerge_i_i10_3, %tmp_441_3

ST_41: brmerge40_demorgan_i_273 (1163)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581 (out node of the LUT)
.preheader148.preheader_ifconv:290  %brmerge40_demorgan_i_273 = and i1 %tmp_1751, %deleted_ones_13_3

ST_41: tmp37_demorgan (1164)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node underflow_21_3)
.preheader148.preheader_ifconv:291  %tmp37_demorgan = or i1 %p_38_i_i5_3, %brmerge40_demorgan_i_273

ST_41: tmp37 (1165)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node underflow_21_3)
.preheader148.preheader_ifconv:292  %tmp37 = xor i1 %tmp37_demorgan, true

ST_41: underflow_21_3 (1166)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581 (out node of the LUT)
.preheader148.preheader_ifconv:293  %underflow_21_3 = and i1 %tmp_1748, %tmp37

ST_41: brmerge_i_i_i4_3 (1167)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581 (out node of the LUT)
.preheader148.preheader_ifconv:294  %brmerge_i_i_i4_3 = or i1 %underflow_21_3, %overflow_21_3

ST_41: tmp_1762 (1233)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge40_demorgan_i_275)
.preheader148.preheader_ifconv:360  %tmp_1762 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_131_4, i32 14)

ST_41: deleted_zeros_13_4 (1239)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge_i_i_i4_4)
.preheader148.preheader_ifconv:366  %deleted_zeros_13_4 = select i1 %carry_38_4, i1 %Range1_all_ones_13_4, i1 %Range1_all_zeros_13_4

ST_41: tmp_427_4 (1240)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge40_demorgan_i_275)
.preheader148.preheader_ifconv:367  %tmp_427_4 = xor i1 %tmp_1762, true

ST_41: p_41_i_i5_4 (1241)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge40_demorgan_i_275)
.preheader148.preheader_ifconv:368  %p_41_i_i5_4 = and i1 %Range2_all_ones_13_4, %tmp_427_4

ST_41: deleted_ones_13_4 (1242)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge40_demorgan_i_275)
.preheader148.preheader_ifconv:369  %deleted_ones_13_4 = select i1 %carry_38_4, i1 %p_41_i_i5_4, i1 %Range1_all_ones_13_4

ST_41: p_38_i_i5_4 (1243)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:370  %p_38_i_i5_4 = and i1 %carry_38_4, %Range1_all_ones_13_4

ST_41: p_not_i_i4_4 (1244)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge_i_i_i4_4)
.preheader148.preheader_ifconv:371  %p_not_i_i4_4 = xor i1 %deleted_zeros_13_4, true

ST_41: brmerge_i_i10_4 (1245)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge_i_i_i4_4)
.preheader148.preheader_ifconv:372  %brmerge_i_i10_4 = or i1 %tmp_1761, %p_not_i_i4_4

ST_41: tmp_441_4 (1246)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:373  %tmp_441_4 = xor i1 %tmp_1758, true

ST_41: overflow_21_4 (1247)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge_i_i_i4_4)
.preheader148.preheader_ifconv:374  %overflow_21_4 = and i1 %brmerge_i_i10_4, %tmp_441_4

ST_41: brmerge40_demorgan_i_275 (1248)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581 (out node of the LUT)
.preheader148.preheader_ifconv:375  %brmerge40_demorgan_i_275 = and i1 %tmp_1761, %deleted_ones_13_4

ST_41: tmp41_demorgan (1249)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node underflow_21_4)
.preheader148.preheader_ifconv:376  %tmp41_demorgan = or i1 %p_38_i_i5_4, %brmerge40_demorgan_i_275

ST_41: tmp41 (1250)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node underflow_21_4)
.preheader148.preheader_ifconv:377  %tmp41 = xor i1 %tmp41_demorgan, true

ST_41: underflow_21_4 (1251)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581 (out node of the LUT)
.preheader148.preheader_ifconv:378  %underflow_21_4 = and i1 %tmp_1758, %tmp41

ST_41: brmerge_i_i_i4_4 (1252)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581 (out node of the LUT)
.preheader148.preheader_ifconv:379  %brmerge_i_i_i4_4 = or i1 %underflow_21_4, %overflow_21_4

ST_41: tmp_1772 (1318)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge40_demorgan_i_277)
.preheader148.preheader_ifconv:445  %tmp_1772 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_131_5, i32 14)

ST_41: deleted_zeros_13_5 (1324)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge_i_i_i4_5)
.preheader148.preheader_ifconv:451  %deleted_zeros_13_5 = select i1 %carry_38_5, i1 %Range1_all_ones_13_5, i1 %Range1_all_zeros_13_5

ST_41: tmp_427_5 (1325)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge40_demorgan_i_277)
.preheader148.preheader_ifconv:452  %tmp_427_5 = xor i1 %tmp_1772, true

ST_41: p_41_i_i5_5 (1326)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge40_demorgan_i_277)
.preheader148.preheader_ifconv:453  %p_41_i_i5_5 = and i1 %Range2_all_ones_13_5, %tmp_427_5

ST_41: deleted_ones_13_5 (1327)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge40_demorgan_i_277)
.preheader148.preheader_ifconv:454  %deleted_ones_13_5 = select i1 %carry_38_5, i1 %p_41_i_i5_5, i1 %Range1_all_ones_13_5

ST_41: p_38_i_i5_5 (1328)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:455  %p_38_i_i5_5 = and i1 %carry_38_5, %Range1_all_ones_13_5

ST_41: p_not_i_i4_5 (1329)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge_i_i_i4_5)
.preheader148.preheader_ifconv:456  %p_not_i_i4_5 = xor i1 %deleted_zeros_13_5, true

ST_41: brmerge_i_i10_5 (1330)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge_i_i_i4_5)
.preheader148.preheader_ifconv:457  %brmerge_i_i10_5 = or i1 %tmp_1771, %p_not_i_i4_5

ST_41: tmp_441_5 (1331)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:458  %tmp_441_5 = xor i1 %tmp_1768, true

ST_41: overflow_21_5 (1332)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node brmerge_i_i_i4_5)
.preheader148.preheader_ifconv:459  %overflow_21_5 = and i1 %brmerge_i_i10_5, %tmp_441_5

ST_41: brmerge40_demorgan_i_277 (1333)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581 (out node of the LUT)
.preheader148.preheader_ifconv:460  %brmerge40_demorgan_i_277 = and i1 %tmp_1771, %deleted_ones_13_5

ST_41: tmp45_demorgan (1334)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node underflow_21_5)
.preheader148.preheader_ifconv:461  %tmp45_demorgan = or i1 %p_38_i_i5_5, %brmerge40_demorgan_i_277

ST_41: tmp45 (1335)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node underflow_21_5)
.preheader148.preheader_ifconv:462  %tmp45 = xor i1 %tmp45_demorgan, true

ST_41: underflow_21_5 (1336)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581 (out node of the LUT)
.preheader148.preheader_ifconv:463  %underflow_21_5 = and i1 %tmp_1768, %tmp45

ST_41: brmerge_i_i_i4_5 (1337)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581 (out node of the LUT)
.preheader148.preheader_ifconv:464  %brmerge_i_i_i4_5 = or i1 %underflow_21_5, %overflow_21_5


 <State 42>: 7.39ns
ST_42: tmp26 (913)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node this_assign_61_1)
.preheader148.preheader_ifconv:40  %tmp26 = or i1 %brmerge40_demorgan_i_267, %tmp_196

ST_42: underflow_21_not (914)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node this_assign_61_1)
.preheader148.preheader_ifconv:41  %underflow_21_not = or i1 %tmp26, %p_38_i_i5

ST_42: p_Val2_133_mux (915)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581 (out node of the LUT)
.preheader148.preheader_ifconv:42  %p_Val2_133_mux = select i1 %brmerge_i_i_i4, i8 127, i8 %p_Val2_49

ST_42: p_Val2_5 (916)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node this_assign_61_1)
.preheader148.preheader_ifconv:43  %p_Val2_5 = select i1 %underflow_21, i8 -128, i8 %p_Val2_49

ST_42: this_assign_61_1 (917)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581 (out node of the LUT)
.preheader148.preheader_ifconv:44  %this_assign_61_1 = select i1 %underflow_21_not, i8 %p_Val2_133_mux, i8 %p_Val2_5

ST_42: StgValue_1214 (918)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:45  store i8 %this_assign_61_1, i8* %ShuffleConvs_1_Downs_127, align 1

ST_42: tmp30 (998)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node this_assign_61_1_1)
.preheader148.preheader_ifconv:125  %tmp30 = or i1 %brmerge40_demorgan_i_269, %tmp_441_1

ST_42: underflow_21_not_1 (999)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node this_assign_61_1_1)
.preheader148.preheader_ifconv:126  %underflow_21_not_1 = or i1 %tmp30, %p_38_i_i5_1

ST_42: p_Val2_133_mux_1 (1000)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581 (out node of the LUT)
.preheader148.preheader_ifconv:127  %p_Val2_133_mux_1 = select i1 %brmerge_i_i_i4_1, i8 127, i8 %p_Val2_133_1

ST_42: p_Val2_133_1_390 (1001)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node this_assign_61_1_1)
.preheader148.preheader_ifconv:128  %p_Val2_133_1_390 = select i1 %underflow_21_1, i8 -128, i8 %p_Val2_133_1

ST_42: this_assign_61_1_1 (1002)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581 (out node of the LUT)
.preheader148.preheader_ifconv:129  %this_assign_61_1_1 = select i1 %underflow_21_not_1, i8 %p_Val2_133_mux_1, i8 %p_Val2_133_1_390

ST_42: StgValue_1220 (1003)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:130  store i8 %this_assign_61_1_1, i8* %ShuffleConvs_1_Downs_129, align 1

ST_42: tmp34 (1083)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node this_assign_61_1_2)
.preheader148.preheader_ifconv:210  %tmp34 = or i1 %brmerge40_demorgan_i_271, %tmp_441_2

ST_42: underflow_21_not_2 (1084)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node this_assign_61_1_2)
.preheader148.preheader_ifconv:211  %underflow_21_not_2 = or i1 %tmp34, %p_38_i_i5_2

ST_42: p_Val2_133_mux_2 (1085)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581 (out node of the LUT)
.preheader148.preheader_ifconv:212  %p_Val2_133_mux_2 = select i1 %brmerge_i_i_i4_2, i8 127, i8 %p_Val2_133_2

ST_42: p_Val2_133_2_392 (1086)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node this_assign_61_1_2)
.preheader148.preheader_ifconv:213  %p_Val2_133_2_392 = select i1 %underflow_21_2, i8 -128, i8 %p_Val2_133_2

ST_42: this_assign_61_1_2 (1087)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581 (out node of the LUT)
.preheader148.preheader_ifconv:214  %this_assign_61_1_2 = select i1 %underflow_21_not_2, i8 %p_Val2_133_mux_2, i8 %p_Val2_133_2_392

ST_42: StgValue_1226 (1088)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:215  store i8 %this_assign_61_1_2, i8* %ShuffleConvs_1_Downs_119, align 1

ST_42: tmp38 (1168)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node this_assign_61_1_3)
.preheader148.preheader_ifconv:295  %tmp38 = or i1 %brmerge40_demorgan_i_273, %tmp_441_3

ST_42: underflow_21_not_3 (1169)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node this_assign_61_1_3)
.preheader148.preheader_ifconv:296  %underflow_21_not_3 = or i1 %tmp38, %p_38_i_i5_3

ST_42: p_Val2_133_mux_3 (1170)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581 (out node of the LUT)
.preheader148.preheader_ifconv:297  %p_Val2_133_mux_3 = select i1 %brmerge_i_i_i4_3, i8 127, i8 %p_Val2_133_3

ST_42: p_Val2_133_3_394 (1171)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node this_assign_61_1_3)
.preheader148.preheader_ifconv:298  %p_Val2_133_3_394 = select i1 %underflow_21_3, i8 -128, i8 %p_Val2_133_3

ST_42: this_assign_61_1_3 (1172)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581 (out node of the LUT)
.preheader148.preheader_ifconv:299  %this_assign_61_1_3 = select i1 %underflow_21_not_3, i8 %p_Val2_133_mux_3, i8 %p_Val2_133_3_394

ST_42: StgValue_1232 (1173)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:300  store i8 %this_assign_61_1_3, i8* %ShuffleConvs_1_Downs_121, align 1

ST_42: tmp42 (1253)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node this_assign_61_1_4)
.preheader148.preheader_ifconv:380  %tmp42 = or i1 %brmerge40_demorgan_i_275, %tmp_441_4

ST_42: underflow_21_not_4 (1254)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node this_assign_61_1_4)
.preheader148.preheader_ifconv:381  %underflow_21_not_4 = or i1 %tmp42, %p_38_i_i5_4

ST_42: p_Val2_133_mux_4 (1255)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581 (out node of the LUT)
.preheader148.preheader_ifconv:382  %p_Val2_133_mux_4 = select i1 %brmerge_i_i_i4_4, i8 127, i8 %p_Val2_133_4

ST_42: p_Val2_133_4_396 (1256)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node this_assign_61_1_4)
.preheader148.preheader_ifconv:383  %p_Val2_133_4_396 = select i1 %underflow_21_4, i8 -128, i8 %p_Val2_133_4

ST_42: this_assign_61_1_4 (1257)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581 (out node of the LUT)
.preheader148.preheader_ifconv:384  %this_assign_61_1_4 = select i1 %underflow_21_not_4, i8 %p_Val2_133_mux_4, i8 %p_Val2_133_4_396

ST_42: StgValue_1238 (1258)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:385  store i8 %this_assign_61_1_4, i8* %ShuffleConvs_1_Downs_125, align 1

ST_42: tmp46 (1338)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node this_assign_61_1_5)
.preheader148.preheader_ifconv:465  %tmp46 = or i1 %brmerge40_demorgan_i_277, %tmp_441_5

ST_42: underflow_21_not_5 (1339)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node this_assign_61_1_5)
.preheader148.preheader_ifconv:466  %underflow_21_not_5 = or i1 %tmp46, %p_38_i_i5_5

ST_42: p_Val2_133_mux_5 (1340)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581 (out node of the LUT)
.preheader148.preheader_ifconv:467  %p_Val2_133_mux_5 = select i1 %brmerge_i_i_i4_5, i8 127, i8 %p_Val2_133_5

ST_42: p_Val2_133_5_398 (1341)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:581 (grouped into LUT with out node this_assign_61_1_5)
.preheader148.preheader_ifconv:468  %p_Val2_133_5_398 = select i1 %underflow_21_5, i8 -128, i8 %p_Val2_133_5

ST_42: this_assign_61_1_5 (1342)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:581 (out node of the LUT)
.preheader148.preheader_ifconv:469  %this_assign_61_1_5 = select i1 %underflow_21_not_5, i8 %p_Val2_133_mux_5, i8 %p_Val2_133_5_398

ST_42: StgValue_1244 (1343)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:581
.preheader148.preheader_ifconv:470  store i8 %this_assign_61_1_5, i8* %ShuffleConvs_1_Downs_123, align 1


 <State 43>: 3.25ns
ST_43: ShuffleConvs_1_Downs_132 (919)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:46  %ShuffleConvs_1_Downs_132 = load i8* %ShuffleConvs_1_Downs_128, align 1

ST_43: ShuffleConvs_1_Downs_134 (1004)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:131  %ShuffleConvs_1_Downs_134 = load i8* %ShuffleConvs_1_Downs_130, align 1

ST_43: ShuffleConvs_1_Downs_136 (1089)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:216  %ShuffleConvs_1_Downs_136 = load i8* %ShuffleConvs_1_Downs_120, align 1

ST_43: ShuffleConvs_1_Downs_138 (1174)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:301  %ShuffleConvs_1_Downs_138 = load i8* %ShuffleConvs_1_Downs_122, align 1

ST_43: ShuffleConvs_1_Downs_140 (1259)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:386  %ShuffleConvs_1_Downs_140 = load i8* %ShuffleConvs_1_Downs_126, align 1

ST_43: ShuffleConvs_1_Downs_142 (1344)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:471  %ShuffleConvs_1_Downs_142 = load i8* %ShuffleConvs_1_Downs_124, align 1


 <State 44>: 3.25ns
ST_44: ShuffleConvs_1_Downs_132 (919)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:46  %ShuffleConvs_1_Downs_132 = load i8* %ShuffleConvs_1_Downs_128, align 1

ST_44: ShuffleConvs_1_Downs_134 (1004)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:131  %ShuffleConvs_1_Downs_134 = load i8* %ShuffleConvs_1_Downs_130, align 1

ST_44: ShuffleConvs_1_Downs_136 (1089)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:216  %ShuffleConvs_1_Downs_136 = load i8* %ShuffleConvs_1_Downs_120, align 1

ST_44: ShuffleConvs_1_Downs_138 (1174)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:301  %ShuffleConvs_1_Downs_138 = load i8* %ShuffleConvs_1_Downs_122, align 1

ST_44: ShuffleConvs_1_Downs_140 (1259)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:386  %ShuffleConvs_1_Downs_140 = load i8* %ShuffleConvs_1_Downs_126, align 1

ST_44: ShuffleConvs_1_Downs_142 (1344)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:471  %ShuffleConvs_1_Downs_142 = load i8* %ShuffleConvs_1_Downs_124, align 1


 <State 45>: 6.78ns
ST_45: tmp_197 (920)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:47  %tmp_197 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_132, i6 0)

ST_45: tmp_311_cast (921)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:48  %tmp_311_cast = sext i14 %tmp_197 to i17

ST_45: tmp_198 (922)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:49  %tmp_198 = sext i16 %rr_1_V_134 to i17

ST_45: p_Val2_59 (923)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:50  %p_Val2_59 = add i17 %tmp_198, %tmp_311_cast

ST_45: tmp_1723 (924)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:51  %tmp_1723 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_59, i32 16)

ST_45: p_Val2_60 (925)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:52  %p_Val2_60 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_59, i32 6, i32 13)

ST_45: tmp_199 (927)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:54  %tmp_199 = zext i1 %tmp_1724 to i8

ST_45: tmp_1725 (928)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node carry_5)
.preheader148.preheader_ifconv:55  %tmp_1725 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_59, i32 13)

ST_45: p_Val2_61 (929)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:56  %p_Val2_61 = add i8 %tmp_199, %p_Val2_60

ST_45: tmp_1726 (930)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:57  %tmp_1726 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_61, i32 7)

ST_45: tmp_200 (931)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node carry_5)
.preheader148.preheader_ifconv:58  %tmp_200 = xor i1 %tmp_1726, true

ST_45: carry_5 (932)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582 (out node of the LUT)
.preheader148.preheader_ifconv:59  %carry_5 = and i1 %tmp_1725, %tmp_200

ST_45: p_Result_34 (934)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:61  %p_Result_34 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_59, i32 15, i32 16)

ST_45: Range2_all_ones_17 (935)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:62  %Range2_all_ones_17 = icmp eq i2 %p_Result_34, -1

ST_45: p_Result_35 (936)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:63  %p_Result_35 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_59, i32 14, i32 16)

ST_45: Range1_all_ones_17 (937)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:64  %Range1_all_ones_17 = icmp eq i3 %p_Result_35, -1

ST_45: Range1_all_zeros_17 (938)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:65  %Range1_all_zeros_17 = icmp eq i3 %p_Result_35, 0

ST_45: tmp_463_1 (1005)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:132  %tmp_463_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_134, i6 0)

ST_45: tmp_463_1_cast (1006)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:133  %tmp_463_1_cast = sext i14 %tmp_463_1 to i17

ST_45: tmp_464_1 (1007)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:134  %tmp_464_1 = sext i16 %rr_1_V_135 to i17

ST_45: p_Val2_151_1 (1008)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:135  %p_Val2_151_1 = add i17 %tmp_464_1, %tmp_463_1_cast

ST_45: tmp_1733 (1009)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:136  %tmp_1733 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_151_1, i32 16)

ST_45: p_Val2_152_1 (1010)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:137  %p_Val2_152_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_151_1, i32 6, i32 13)

ST_45: tmp_467_1 (1012)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:139  %tmp_467_1 = zext i1 %tmp_1734 to i8

ST_45: tmp_1735 (1013)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node carry_46_1)
.preheader148.preheader_ifconv:140  %tmp_1735 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_151_1, i32 13)

ST_45: p_Val2_153_1 (1014)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:141  %p_Val2_153_1 = add i8 %tmp_467_1, %p_Val2_152_1

ST_45: tmp_1736 (1015)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:142  %tmp_1736 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_153_1, i32 7)

ST_45: tmp_473_1 (1016)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node carry_46_1)
.preheader148.preheader_ifconv:143  %tmp_473_1 = xor i1 %tmp_1736, true

ST_45: carry_46_1 (1017)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582 (out node of the LUT)
.preheader148.preheader_ifconv:144  %carry_46_1 = and i1 %tmp_1735, %tmp_473_1

ST_45: p_Result_292_1 (1019)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:146  %p_Result_292_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_151_1, i32 15, i32 16)

ST_45: Range2_all_ones_17_1 (1020)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:147  %Range2_all_ones_17_1 = icmp eq i2 %p_Result_292_1, -1

ST_45: p_Result_293_1 (1021)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:148  %p_Result_293_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_151_1, i32 14, i32 16)

ST_45: Range1_all_ones_17_1 (1022)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:149  %Range1_all_ones_17_1 = icmp eq i3 %p_Result_293_1, -1

ST_45: Range1_all_zeros_17_1 (1023)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:150  %Range1_all_zeros_17_1 = icmp eq i3 %p_Result_293_1, 0

ST_45: tmp_463_2 (1090)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:217  %tmp_463_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_136, i6 0)

ST_45: tmp_463_2_cast (1091)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:218  %tmp_463_2_cast = sext i14 %tmp_463_2 to i17

ST_45: tmp_464_2 (1092)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:219  %tmp_464_2 = sext i16 %rr_1_V_136 to i17

ST_45: p_Val2_151_2 (1093)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:220  %p_Val2_151_2 = add i17 %tmp_464_2, %tmp_463_2_cast

ST_45: tmp_1743 (1094)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:221  %tmp_1743 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_151_2, i32 16)

ST_45: p_Val2_152_2 (1095)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:222  %p_Val2_152_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_151_2, i32 6, i32 13)

ST_45: tmp_467_2 (1097)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:224  %tmp_467_2 = zext i1 %tmp_1744 to i8

ST_45: tmp_1745 (1098)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node carry_46_2)
.preheader148.preheader_ifconv:225  %tmp_1745 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_151_2, i32 13)

ST_45: p_Val2_153_2 (1099)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:226  %p_Val2_153_2 = add i8 %tmp_467_2, %p_Val2_152_2

ST_45: tmp_1746 (1100)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:227  %tmp_1746 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_153_2, i32 7)

ST_45: tmp_473_2 (1101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node carry_46_2)
.preheader148.preheader_ifconv:228  %tmp_473_2 = xor i1 %tmp_1746, true

ST_45: carry_46_2 (1102)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582 (out node of the LUT)
.preheader148.preheader_ifconv:229  %carry_46_2 = and i1 %tmp_1745, %tmp_473_2

ST_45: p_Result_292_2 (1104)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:231  %p_Result_292_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_151_2, i32 15, i32 16)

ST_45: Range2_all_ones_17_2 (1105)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:232  %Range2_all_ones_17_2 = icmp eq i2 %p_Result_292_2, -1

ST_45: p_Result_293_2 (1106)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:233  %p_Result_293_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_151_2, i32 14, i32 16)

ST_45: Range1_all_ones_17_2 (1107)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:234  %Range1_all_ones_17_2 = icmp eq i3 %p_Result_293_2, -1

ST_45: Range1_all_zeros_17_2 (1108)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:235  %Range1_all_zeros_17_2 = icmp eq i3 %p_Result_293_2, 0

ST_45: tmp_463_3 (1175)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:302  %tmp_463_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_138, i6 0)

ST_45: tmp_463_3_cast (1176)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:303  %tmp_463_3_cast = sext i14 %tmp_463_3 to i17

ST_45: tmp_464_3 (1177)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:304  %tmp_464_3 = sext i16 %rr_1_V_137 to i17

ST_45: p_Val2_151_3 (1178)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:305  %p_Val2_151_3 = add i17 %tmp_464_3, %tmp_463_3_cast

ST_45: tmp_1753 (1179)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:306  %tmp_1753 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_151_3, i32 16)

ST_45: p_Val2_152_3 (1180)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:307  %p_Val2_152_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_151_3, i32 6, i32 13)

ST_45: tmp_467_3 (1182)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:309  %tmp_467_3 = zext i1 %tmp_1754 to i8

ST_45: tmp_1755 (1183)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node carry_46_3)
.preheader148.preheader_ifconv:310  %tmp_1755 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_151_3, i32 13)

ST_45: p_Val2_153_3 (1184)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:311  %p_Val2_153_3 = add i8 %tmp_467_3, %p_Val2_152_3

ST_45: tmp_1756 (1185)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:312  %tmp_1756 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_153_3, i32 7)

ST_45: tmp_473_3 (1186)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node carry_46_3)
.preheader148.preheader_ifconv:313  %tmp_473_3 = xor i1 %tmp_1756, true

ST_45: carry_46_3 (1187)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582 (out node of the LUT)
.preheader148.preheader_ifconv:314  %carry_46_3 = and i1 %tmp_1755, %tmp_473_3

ST_45: p_Result_292_3 (1189)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:316  %p_Result_292_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_151_3, i32 15, i32 16)

ST_45: Range2_all_ones_17_3 (1190)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:317  %Range2_all_ones_17_3 = icmp eq i2 %p_Result_292_3, -1

ST_45: p_Result_293_3 (1191)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:318  %p_Result_293_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_151_3, i32 14, i32 16)

ST_45: Range1_all_ones_17_3 (1192)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:319  %Range1_all_ones_17_3 = icmp eq i3 %p_Result_293_3, -1

ST_45: Range1_all_zeros_17_3 (1193)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:320  %Range1_all_zeros_17_3 = icmp eq i3 %p_Result_293_3, 0

ST_45: tmp_463_4 (1260)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:387  %tmp_463_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_140, i6 0)

ST_45: tmp_463_4_cast (1261)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:388  %tmp_463_4_cast = sext i14 %tmp_463_4 to i17

ST_45: tmp_464_4 (1262)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:389  %tmp_464_4 = sext i16 %rr_1_V_138 to i17

ST_45: p_Val2_151_4 (1263)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:390  %p_Val2_151_4 = add i17 %tmp_464_4, %tmp_463_4_cast

ST_45: tmp_1763 (1264)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:391  %tmp_1763 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_151_4, i32 16)

ST_45: p_Val2_152_4 (1265)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:392  %p_Val2_152_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_151_4, i32 6, i32 13)

ST_45: tmp_467_4 (1267)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:394  %tmp_467_4 = zext i1 %tmp_1764 to i8

ST_45: tmp_1765 (1268)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node carry_46_4)
.preheader148.preheader_ifconv:395  %tmp_1765 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_151_4, i32 13)

ST_45: p_Val2_153_4 (1269)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:396  %p_Val2_153_4 = add i8 %tmp_467_4, %p_Val2_152_4

ST_45: tmp_1766 (1270)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:397  %tmp_1766 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_153_4, i32 7)

ST_45: tmp_473_4 (1271)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node carry_46_4)
.preheader148.preheader_ifconv:398  %tmp_473_4 = xor i1 %tmp_1766, true

ST_45: carry_46_4 (1272)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582 (out node of the LUT)
.preheader148.preheader_ifconv:399  %carry_46_4 = and i1 %tmp_1765, %tmp_473_4

ST_45: p_Result_292_4 (1274)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:401  %p_Result_292_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_151_4, i32 15, i32 16)

ST_45: Range2_all_ones_17_4 (1275)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:402  %Range2_all_ones_17_4 = icmp eq i2 %p_Result_292_4, -1

ST_45: p_Result_293_4 (1276)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:403  %p_Result_293_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_151_4, i32 14, i32 16)

ST_45: Range1_all_ones_17_4 (1277)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:404  %Range1_all_ones_17_4 = icmp eq i3 %p_Result_293_4, -1

ST_45: Range1_all_zeros_17_4 (1278)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:405  %Range1_all_zeros_17_4 = icmp eq i3 %p_Result_293_4, 0

ST_45: tmp_463_5 (1345)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:472  %tmp_463_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_142, i6 0)

ST_45: tmp_463_5_cast (1346)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:473  %tmp_463_5_cast = sext i14 %tmp_463_5 to i17

ST_45: tmp_464_5 (1347)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:474  %tmp_464_5 = sext i16 %rr_1_V_139 to i17

ST_45: p_Val2_151_5 (1348)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:475  %p_Val2_151_5 = add i17 %tmp_464_5, %tmp_463_5_cast

ST_45: tmp_1773 (1349)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:476  %tmp_1773 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_151_5, i32 16)

ST_45: p_Val2_152_5 (1350)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:477  %p_Val2_152_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_151_5, i32 6, i32 13)

ST_45: tmp_467_5 (1352)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:479  %tmp_467_5 = zext i1 %tmp_1774 to i8

ST_45: tmp_1775 (1353)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node carry_46_5)
.preheader148.preheader_ifconv:480  %tmp_1775 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_151_5, i32 13)

ST_45: p_Val2_153_5 (1354)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:481  %p_Val2_153_5 = add i8 %tmp_467_5, %p_Val2_152_5

ST_45: tmp_1776 (1355)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:482  %tmp_1776 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_153_5, i32 7)

ST_45: tmp_473_5 (1356)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node carry_46_5)
.preheader148.preheader_ifconv:483  %tmp_473_5 = xor i1 %tmp_1776, true

ST_45: carry_46_5 (1357)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582 (out node of the LUT)
.preheader148.preheader_ifconv:484  %carry_46_5 = and i1 %tmp_1775, %tmp_473_5

ST_45: p_Result_292_5 (1359)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:486  %p_Result_292_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_151_5, i32 15, i32 16)

ST_45: Range2_all_ones_17_5 (1360)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:487  %Range2_all_ones_17_5 = icmp eq i2 %p_Result_292_5, -1

ST_45: p_Result_293_5 (1361)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:488  %p_Result_293_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_151_5, i32 14, i32 16)

ST_45: Range1_all_ones_17_5 (1362)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:489  %Range1_all_ones_17_5 = icmp eq i3 %p_Result_293_5, -1

ST_45: Range1_all_zeros_17_5 (1363)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:490  %Range1_all_zeros_17_5 = icmp eq i3 %p_Result_293_5, 0


 <State 46>: 6.21ns
ST_46: tmp_1727 (933)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge40_demorgan_i_268)
.preheader148.preheader_ifconv:60  %tmp_1727 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_59, i32 14)

ST_46: deleted_zeros_17 (939)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge_i_i_i8)
.preheader148.preheader_ifconv:66  %deleted_zeros_17 = select i1 %carry_5, i1 %Range1_all_ones_17, i1 %Range1_all_zeros_17

ST_46: tmp_201 (940)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge40_demorgan_i_268)
.preheader148.preheader_ifconv:67  %tmp_201 = xor i1 %tmp_1727, true

ST_46: p_41_i_i9 (941)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge40_demorgan_i_268)
.preheader148.preheader_ifconv:68  %p_41_i_i9 = and i1 %Range2_all_ones_17, %tmp_201

ST_46: deleted_ones_17 (942)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge40_demorgan_i_268)
.preheader148.preheader_ifconv:69  %deleted_ones_17 = select i1 %carry_5, i1 %p_41_i_i9, i1 %Range1_all_ones_17

ST_46: p_38_i_i9 (943)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:70  %p_38_i_i9 = and i1 %carry_5, %Range1_all_ones_17

ST_46: p_not_i_i8 (944)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge_i_i_i8)
.preheader148.preheader_ifconv:71  %p_not_i_i8 = xor i1 %deleted_zeros_17, true

ST_46: brmerge_i_i5 (945)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge_i_i_i8)
.preheader148.preheader_ifconv:72  %brmerge_i_i5 = or i1 %tmp_1726, %p_not_i_i8

ST_46: tmp_202 (946)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:73  %tmp_202 = xor i1 %tmp_1723, true

ST_46: overflow_22 (947)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge_i_i_i8)
.preheader148.preheader_ifconv:74  %overflow_22 = and i1 %brmerge_i_i5, %tmp_202

ST_46: brmerge40_demorgan_i_268 (948)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582 (out node of the LUT)
.preheader148.preheader_ifconv:75  %brmerge40_demorgan_i_268 = and i1 %tmp_1726, %deleted_ones_17

ST_46: tmp27_demorgan (949)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node underflow_22)
.preheader148.preheader_ifconv:76  %tmp27_demorgan = or i1 %p_38_i_i9, %brmerge40_demorgan_i_268

ST_46: tmp27 (950)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node underflow_22)
.preheader148.preheader_ifconv:77  %tmp27 = xor i1 %tmp27_demorgan, true

ST_46: underflow_22 (951)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582 (out node of the LUT)
.preheader148.preheader_ifconv:78  %underflow_22 = and i1 %tmp_1723, %tmp27

ST_46: brmerge_i_i_i8 (952)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582 (out node of the LUT)
.preheader148.preheader_ifconv:79  %brmerge_i_i_i8 = or i1 %underflow_22, %overflow_22

ST_46: tmp_1737 (1018)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge40_demorgan_i_270)
.preheader148.preheader_ifconv:145  %tmp_1737 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_151_1, i32 14)

ST_46: deleted_zeros_17_1 (1024)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge_i_i_i8_1)
.preheader148.preheader_ifconv:151  %deleted_zeros_17_1 = select i1 %carry_46_1, i1 %Range1_all_ones_17_1, i1 %Range1_all_zeros_17_1

ST_46: tmp_489_1 (1025)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge40_demorgan_i_270)
.preheader148.preheader_ifconv:152  %tmp_489_1 = xor i1 %tmp_1737, true

ST_46: p_41_i_i9_1 (1026)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge40_demorgan_i_270)
.preheader148.preheader_ifconv:153  %p_41_i_i9_1 = and i1 %Range2_all_ones_17_1, %tmp_489_1

ST_46: deleted_ones_17_1 (1027)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge40_demorgan_i_270)
.preheader148.preheader_ifconv:154  %deleted_ones_17_1 = select i1 %carry_46_1, i1 %p_41_i_i9_1, i1 %Range1_all_ones_17_1

ST_46: p_38_i_i9_1 (1028)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:155  %p_38_i_i9_1 = and i1 %carry_46_1, %Range1_all_ones_17_1

ST_46: p_not_i_i8_1 (1029)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge_i_i_i8_1)
.preheader148.preheader_ifconv:156  %p_not_i_i8_1 = xor i1 %deleted_zeros_17_1, true

ST_46: brmerge_i_i14_1 (1030)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge_i_i_i8_1)
.preheader148.preheader_ifconv:157  %brmerge_i_i14_1 = or i1 %tmp_1736, %p_not_i_i8_1

ST_46: tmp_501_1 (1031)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:158  %tmp_501_1 = xor i1 %tmp_1733, true

ST_46: overflow_22_1 (1032)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge_i_i_i8_1)
.preheader148.preheader_ifconv:159  %overflow_22_1 = and i1 %brmerge_i_i14_1, %tmp_501_1

ST_46: brmerge40_demorgan_i_270 (1033)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582 (out node of the LUT)
.preheader148.preheader_ifconv:160  %brmerge40_demorgan_i_270 = and i1 %tmp_1736, %deleted_ones_17_1

ST_46: tmp31_demorgan (1034)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node underflow_22_1)
.preheader148.preheader_ifconv:161  %tmp31_demorgan = or i1 %p_38_i_i9_1, %brmerge40_demorgan_i_270

ST_46: tmp31 (1035)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node underflow_22_1)
.preheader148.preheader_ifconv:162  %tmp31 = xor i1 %tmp31_demorgan, true

ST_46: underflow_22_1 (1036)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582 (out node of the LUT)
.preheader148.preheader_ifconv:163  %underflow_22_1 = and i1 %tmp_1733, %tmp31

ST_46: brmerge_i_i_i8_1 (1037)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582 (out node of the LUT)
.preheader148.preheader_ifconv:164  %brmerge_i_i_i8_1 = or i1 %underflow_22_1, %overflow_22_1

ST_46: tmp_1747 (1103)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge40_demorgan_i_272)
.preheader148.preheader_ifconv:230  %tmp_1747 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_151_2, i32 14)

ST_46: deleted_zeros_17_2 (1109)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge_i_i_i8_2)
.preheader148.preheader_ifconv:236  %deleted_zeros_17_2 = select i1 %carry_46_2, i1 %Range1_all_ones_17_2, i1 %Range1_all_zeros_17_2

ST_46: tmp_489_2 (1110)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge40_demorgan_i_272)
.preheader148.preheader_ifconv:237  %tmp_489_2 = xor i1 %tmp_1747, true

ST_46: p_41_i_i9_2 (1111)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge40_demorgan_i_272)
.preheader148.preheader_ifconv:238  %p_41_i_i9_2 = and i1 %Range2_all_ones_17_2, %tmp_489_2

ST_46: deleted_ones_17_2 (1112)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge40_demorgan_i_272)
.preheader148.preheader_ifconv:239  %deleted_ones_17_2 = select i1 %carry_46_2, i1 %p_41_i_i9_2, i1 %Range1_all_ones_17_2

ST_46: p_38_i_i9_2 (1113)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:240  %p_38_i_i9_2 = and i1 %carry_46_2, %Range1_all_ones_17_2

ST_46: p_not_i_i8_2 (1114)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge_i_i_i8_2)
.preheader148.preheader_ifconv:241  %p_not_i_i8_2 = xor i1 %deleted_zeros_17_2, true

ST_46: brmerge_i_i14_2 (1115)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge_i_i_i8_2)
.preheader148.preheader_ifconv:242  %brmerge_i_i14_2 = or i1 %tmp_1746, %p_not_i_i8_2

ST_46: tmp_501_2 (1116)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:243  %tmp_501_2 = xor i1 %tmp_1743, true

ST_46: overflow_22_2 (1117)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge_i_i_i8_2)
.preheader148.preheader_ifconv:244  %overflow_22_2 = and i1 %brmerge_i_i14_2, %tmp_501_2

ST_46: brmerge40_demorgan_i_272 (1118)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582 (out node of the LUT)
.preheader148.preheader_ifconv:245  %brmerge40_demorgan_i_272 = and i1 %tmp_1746, %deleted_ones_17_2

ST_46: tmp35_demorgan (1119)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node underflow_22_2)
.preheader148.preheader_ifconv:246  %tmp35_demorgan = or i1 %p_38_i_i9_2, %brmerge40_demorgan_i_272

ST_46: tmp35 (1120)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node underflow_22_2)
.preheader148.preheader_ifconv:247  %tmp35 = xor i1 %tmp35_demorgan, true

ST_46: underflow_22_2 (1121)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582 (out node of the LUT)
.preheader148.preheader_ifconv:248  %underflow_22_2 = and i1 %tmp_1743, %tmp35

ST_46: brmerge_i_i_i8_2 (1122)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582 (out node of the LUT)
.preheader148.preheader_ifconv:249  %brmerge_i_i_i8_2 = or i1 %underflow_22_2, %overflow_22_2

ST_46: tmp_1757 (1188)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge40_demorgan_i_274)
.preheader148.preheader_ifconv:315  %tmp_1757 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_151_3, i32 14)

ST_46: deleted_zeros_17_3 (1194)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge_i_i_i8_3)
.preheader148.preheader_ifconv:321  %deleted_zeros_17_3 = select i1 %carry_46_3, i1 %Range1_all_ones_17_3, i1 %Range1_all_zeros_17_3

ST_46: tmp_489_3 (1195)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge40_demorgan_i_274)
.preheader148.preheader_ifconv:322  %tmp_489_3 = xor i1 %tmp_1757, true

ST_46: p_41_i_i9_3 (1196)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge40_demorgan_i_274)
.preheader148.preheader_ifconv:323  %p_41_i_i9_3 = and i1 %Range2_all_ones_17_3, %tmp_489_3

ST_46: deleted_ones_17_3 (1197)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge40_demorgan_i_274)
.preheader148.preheader_ifconv:324  %deleted_ones_17_3 = select i1 %carry_46_3, i1 %p_41_i_i9_3, i1 %Range1_all_ones_17_3

ST_46: p_38_i_i9_3 (1198)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:325  %p_38_i_i9_3 = and i1 %carry_46_3, %Range1_all_ones_17_3

ST_46: p_not_i_i8_3 (1199)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge_i_i_i8_3)
.preheader148.preheader_ifconv:326  %p_not_i_i8_3 = xor i1 %deleted_zeros_17_3, true

ST_46: brmerge_i_i14_3 (1200)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge_i_i_i8_3)
.preheader148.preheader_ifconv:327  %brmerge_i_i14_3 = or i1 %tmp_1756, %p_not_i_i8_3

ST_46: tmp_501_3 (1201)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:328  %tmp_501_3 = xor i1 %tmp_1753, true

ST_46: overflow_22_3 (1202)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge_i_i_i8_3)
.preheader148.preheader_ifconv:329  %overflow_22_3 = and i1 %brmerge_i_i14_3, %tmp_501_3

ST_46: brmerge40_demorgan_i_274 (1203)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582 (out node of the LUT)
.preheader148.preheader_ifconv:330  %brmerge40_demorgan_i_274 = and i1 %tmp_1756, %deleted_ones_17_3

ST_46: tmp39_demorgan (1204)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node underflow_22_3)
.preheader148.preheader_ifconv:331  %tmp39_demorgan = or i1 %p_38_i_i9_3, %brmerge40_demorgan_i_274

ST_46: tmp39 (1205)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node underflow_22_3)
.preheader148.preheader_ifconv:332  %tmp39 = xor i1 %tmp39_demorgan, true

ST_46: underflow_22_3 (1206)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582 (out node of the LUT)
.preheader148.preheader_ifconv:333  %underflow_22_3 = and i1 %tmp_1753, %tmp39

ST_46: brmerge_i_i_i8_3 (1207)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582 (out node of the LUT)
.preheader148.preheader_ifconv:334  %brmerge_i_i_i8_3 = or i1 %underflow_22_3, %overflow_22_3

ST_46: tmp_1767 (1273)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge40_demorgan_i_276)
.preheader148.preheader_ifconv:400  %tmp_1767 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_151_4, i32 14)

ST_46: deleted_zeros_17_4 (1279)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge_i_i_i8_4)
.preheader148.preheader_ifconv:406  %deleted_zeros_17_4 = select i1 %carry_46_4, i1 %Range1_all_ones_17_4, i1 %Range1_all_zeros_17_4

ST_46: tmp_489_4 (1280)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge40_demorgan_i_276)
.preheader148.preheader_ifconv:407  %tmp_489_4 = xor i1 %tmp_1767, true

ST_46: p_41_i_i9_4 (1281)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge40_demorgan_i_276)
.preheader148.preheader_ifconv:408  %p_41_i_i9_4 = and i1 %Range2_all_ones_17_4, %tmp_489_4

ST_46: deleted_ones_17_4 (1282)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge40_demorgan_i_276)
.preheader148.preheader_ifconv:409  %deleted_ones_17_4 = select i1 %carry_46_4, i1 %p_41_i_i9_4, i1 %Range1_all_ones_17_4

ST_46: p_38_i_i9_4 (1283)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:410  %p_38_i_i9_4 = and i1 %carry_46_4, %Range1_all_ones_17_4

ST_46: p_not_i_i8_4 (1284)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge_i_i_i8_4)
.preheader148.preheader_ifconv:411  %p_not_i_i8_4 = xor i1 %deleted_zeros_17_4, true

ST_46: brmerge_i_i14_4 (1285)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge_i_i_i8_4)
.preheader148.preheader_ifconv:412  %brmerge_i_i14_4 = or i1 %tmp_1766, %p_not_i_i8_4

ST_46: tmp_501_4 (1286)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:413  %tmp_501_4 = xor i1 %tmp_1763, true

ST_46: overflow_22_4 (1287)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge_i_i_i8_4)
.preheader148.preheader_ifconv:414  %overflow_22_4 = and i1 %brmerge_i_i14_4, %tmp_501_4

ST_46: brmerge40_demorgan_i_276 (1288)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582 (out node of the LUT)
.preheader148.preheader_ifconv:415  %brmerge40_demorgan_i_276 = and i1 %tmp_1766, %deleted_ones_17_4

ST_46: tmp43_demorgan (1289)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node underflow_22_4)
.preheader148.preheader_ifconv:416  %tmp43_demorgan = or i1 %p_38_i_i9_4, %brmerge40_demorgan_i_276

ST_46: tmp43 (1290)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node underflow_22_4)
.preheader148.preheader_ifconv:417  %tmp43 = xor i1 %tmp43_demorgan, true

ST_46: underflow_22_4 (1291)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582 (out node of the LUT)
.preheader148.preheader_ifconv:418  %underflow_22_4 = and i1 %tmp_1763, %tmp43

ST_46: brmerge_i_i_i8_4 (1292)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582 (out node of the LUT)
.preheader148.preheader_ifconv:419  %brmerge_i_i_i8_4 = or i1 %underflow_22_4, %overflow_22_4

ST_46: tmp_1777 (1358)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge40_demorgan_i_278)
.preheader148.preheader_ifconv:485  %tmp_1777 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_151_5, i32 14)

ST_46: deleted_zeros_17_5 (1364)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge_i_i_i8_5)
.preheader148.preheader_ifconv:491  %deleted_zeros_17_5 = select i1 %carry_46_5, i1 %Range1_all_ones_17_5, i1 %Range1_all_zeros_17_5

ST_46: tmp_489_5 (1365)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge40_demorgan_i_278)
.preheader148.preheader_ifconv:492  %tmp_489_5 = xor i1 %tmp_1777, true

ST_46: p_41_i_i9_5 (1366)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge40_demorgan_i_278)
.preheader148.preheader_ifconv:493  %p_41_i_i9_5 = and i1 %Range2_all_ones_17_5, %tmp_489_5

ST_46: deleted_ones_17_5 (1367)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge40_demorgan_i_278)
.preheader148.preheader_ifconv:494  %deleted_ones_17_5 = select i1 %carry_46_5, i1 %p_41_i_i9_5, i1 %Range1_all_ones_17_5

ST_46: p_38_i_i9_5 (1368)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:495  %p_38_i_i9_5 = and i1 %carry_46_5, %Range1_all_ones_17_5

ST_46: p_not_i_i8_5 (1369)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge_i_i_i8_5)
.preheader148.preheader_ifconv:496  %p_not_i_i8_5 = xor i1 %deleted_zeros_17_5, true

ST_46: brmerge_i_i14_5 (1370)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge_i_i_i8_5)
.preheader148.preheader_ifconv:497  %brmerge_i_i14_5 = or i1 %tmp_1776, %p_not_i_i8_5

ST_46: tmp_501_5 (1371)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:498  %tmp_501_5 = xor i1 %tmp_1773, true

ST_46: overflow_22_5 (1372)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node brmerge_i_i_i8_5)
.preheader148.preheader_ifconv:499  %overflow_22_5 = and i1 %brmerge_i_i14_5, %tmp_501_5

ST_46: brmerge40_demorgan_i_278 (1373)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582 (out node of the LUT)
.preheader148.preheader_ifconv:500  %brmerge40_demorgan_i_278 = and i1 %tmp_1776, %deleted_ones_17_5

ST_46: tmp47_demorgan (1374)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node underflow_22_5)
.preheader148.preheader_ifconv:501  %tmp47_demorgan = or i1 %p_38_i_i9_5, %brmerge40_demorgan_i_278

ST_46: tmp47 (1375)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node underflow_22_5)
.preheader148.preheader_ifconv:502  %tmp47 = xor i1 %tmp47_demorgan, true

ST_46: underflow_22_5 (1376)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582 (out node of the LUT)
.preheader148.preheader_ifconv:503  %underflow_22_5 = and i1 %tmp_1773, %tmp47

ST_46: brmerge_i_i_i8_5 (1377)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582 (out node of the LUT)
.preheader148.preheader_ifconv:504  %brmerge_i_i_i8_5 = or i1 %underflow_22_5, %overflow_22_5


 <State 47>: 7.39ns
ST_47: tmp28 (953)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node this_assign_62_1)
.preheader148.preheader_ifconv:80  %tmp28 = or i1 %brmerge40_demorgan_i_268, %tmp_202

ST_47: underflow_22_not (954)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node this_assign_62_1)
.preheader148.preheader_ifconv:81  %underflow_22_not = or i1 %tmp28, %p_38_i_i9

ST_47: p_Val2_153_mux (955)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582 (out node of the LUT)
.preheader148.preheader_ifconv:82  %p_Val2_153_mux = select i1 %brmerge_i_i_i8, i8 127, i8 %p_Val2_61

ST_47: p_Val2_6 (956)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node this_assign_62_1)
.preheader148.preheader_ifconv:83  %p_Val2_6 = select i1 %underflow_22, i8 -128, i8 %p_Val2_61

ST_47: this_assign_62_1 (957)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582 (out node of the LUT)
.preheader148.preheader_ifconv:84  %this_assign_62_1 = select i1 %underflow_22_not, i8 %p_Val2_153_mux, i8 %p_Val2_6

ST_47: StgValue_1454 (958)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:85  store i8 %this_assign_62_1, i8* %ShuffleConvs_1_Downs_128, align 1

ST_47: tmp32 (1038)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node this_assign_62_1_1)
.preheader148.preheader_ifconv:165  %tmp32 = or i1 %brmerge40_demorgan_i_270, %tmp_501_1

ST_47: underflow_22_not_1 (1039)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node this_assign_62_1_1)
.preheader148.preheader_ifconv:166  %underflow_22_not_1 = or i1 %tmp32, %p_38_i_i9_1

ST_47: p_Val2_153_mux_1 (1040)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582 (out node of the LUT)
.preheader148.preheader_ifconv:167  %p_Val2_153_mux_1 = select i1 %brmerge_i_i_i8_1, i8 127, i8 %p_Val2_153_1

ST_47: p_Val2_153_1_391 (1041)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node this_assign_62_1_1)
.preheader148.preheader_ifconv:168  %p_Val2_153_1_391 = select i1 %underflow_22_1, i8 -128, i8 %p_Val2_153_1

ST_47: this_assign_62_1_1 (1042)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582 (out node of the LUT)
.preheader148.preheader_ifconv:169  %this_assign_62_1_1 = select i1 %underflow_22_not_1, i8 %p_Val2_153_mux_1, i8 %p_Val2_153_1_391

ST_47: StgValue_1460 (1043)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:170  store i8 %this_assign_62_1_1, i8* %ShuffleConvs_1_Downs_130, align 1

ST_47: tmp36 (1123)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node this_assign_62_1_2)
.preheader148.preheader_ifconv:250  %tmp36 = or i1 %brmerge40_demorgan_i_272, %tmp_501_2

ST_47: underflow_22_not_2 (1124)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node this_assign_62_1_2)
.preheader148.preheader_ifconv:251  %underflow_22_not_2 = or i1 %tmp36, %p_38_i_i9_2

ST_47: p_Val2_153_mux_2 (1125)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582 (out node of the LUT)
.preheader148.preheader_ifconv:252  %p_Val2_153_mux_2 = select i1 %brmerge_i_i_i8_2, i8 127, i8 %p_Val2_153_2

ST_47: p_Val2_153_2_393 (1126)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node this_assign_62_1_2)
.preheader148.preheader_ifconv:253  %p_Val2_153_2_393 = select i1 %underflow_22_2, i8 -128, i8 %p_Val2_153_2

ST_47: this_assign_62_1_2 (1127)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582 (out node of the LUT)
.preheader148.preheader_ifconv:254  %this_assign_62_1_2 = select i1 %underflow_22_not_2, i8 %p_Val2_153_mux_2, i8 %p_Val2_153_2_393

ST_47: StgValue_1466 (1128)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:255  store i8 %this_assign_62_1_2, i8* %ShuffleConvs_1_Downs_120, align 1

ST_47: tmp40 (1208)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node this_assign_62_1_3)
.preheader148.preheader_ifconv:335  %tmp40 = or i1 %brmerge40_demorgan_i_274, %tmp_501_3

ST_47: underflow_22_not_3 (1209)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node this_assign_62_1_3)
.preheader148.preheader_ifconv:336  %underflow_22_not_3 = or i1 %tmp40, %p_38_i_i9_3

ST_47: p_Val2_153_mux_3 (1210)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582 (out node of the LUT)
.preheader148.preheader_ifconv:337  %p_Val2_153_mux_3 = select i1 %brmerge_i_i_i8_3, i8 127, i8 %p_Val2_153_3

ST_47: p_Val2_153_3_395 (1211)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node this_assign_62_1_3)
.preheader148.preheader_ifconv:338  %p_Val2_153_3_395 = select i1 %underflow_22_3, i8 -128, i8 %p_Val2_153_3

ST_47: this_assign_62_1_3 (1212)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582 (out node of the LUT)
.preheader148.preheader_ifconv:339  %this_assign_62_1_3 = select i1 %underflow_22_not_3, i8 %p_Val2_153_mux_3, i8 %p_Val2_153_3_395

ST_47: StgValue_1472 (1213)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:340  store i8 %this_assign_62_1_3, i8* %ShuffleConvs_1_Downs_122, align 1

ST_47: tmp44 (1293)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node this_assign_62_1_4)
.preheader148.preheader_ifconv:420  %tmp44 = or i1 %brmerge40_demorgan_i_276, %tmp_501_4

ST_47: underflow_22_not_4 (1294)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node this_assign_62_1_4)
.preheader148.preheader_ifconv:421  %underflow_22_not_4 = or i1 %tmp44, %p_38_i_i9_4

ST_47: p_Val2_153_mux_4 (1295)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582 (out node of the LUT)
.preheader148.preheader_ifconv:422  %p_Val2_153_mux_4 = select i1 %brmerge_i_i_i8_4, i8 127, i8 %p_Val2_153_4

ST_47: p_Val2_153_4_397 (1296)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node this_assign_62_1_4)
.preheader148.preheader_ifconv:423  %p_Val2_153_4_397 = select i1 %underflow_22_4, i8 -128, i8 %p_Val2_153_4

ST_47: this_assign_62_1_4 (1297)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582 (out node of the LUT)
.preheader148.preheader_ifconv:424  %this_assign_62_1_4 = select i1 %underflow_22_not_4, i8 %p_Val2_153_mux_4, i8 %p_Val2_153_4_397

ST_47: StgValue_1478 (1298)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:425  store i8 %this_assign_62_1_4, i8* %ShuffleConvs_1_Downs_126, align 1

ST_47: tmp48 (1378)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node this_assign_62_1_5)
.preheader148.preheader_ifconv:505  %tmp48 = or i1 %brmerge40_demorgan_i_278, %tmp_501_5

ST_47: underflow_22_not_5 (1379)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node this_assign_62_1_5)
.preheader148.preheader_ifconv:506  %underflow_22_not_5 = or i1 %tmp48, %p_38_i_i9_5

ST_47: p_Val2_153_mux_5 (1380)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582 (out node of the LUT)
.preheader148.preheader_ifconv:507  %p_Val2_153_mux_5 = select i1 %brmerge_i_i_i8_5, i8 127, i8 %p_Val2_153_5

ST_47: p_Val2_153_5_399 (1381)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:582 (grouped into LUT with out node this_assign_62_1_5)
.preheader148.preheader_ifconv:508  %p_Val2_153_5_399 = select i1 %underflow_22_5, i8 -128, i8 %p_Val2_153_5

ST_47: this_assign_62_1_5 (1382)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:582 (out node of the LUT)
.preheader148.preheader_ifconv:509  %this_assign_62_1_5 = select i1 %underflow_22_not_5, i8 %p_Val2_153_mux_5, i8 %p_Val2_153_5_399

ST_47: StgValue_1484 (1383)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:582
.preheader148.preheader_ifconv:510  store i8 %this_assign_62_1_5, i8* %ShuffleConvs_1_Downs_124, align 1

ST_47: StgValue_1485 (1384)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:576
.preheader148.preheader_ifconv:511  br label %.preheader149


 <State 48>: 4.64ns
ST_48: h8 (1394)  [1/1] 0.00ns
.preheader147:0  %h8 = phi i5 [ %h_2, %6 ], [ 1, %.preheader147.preheader ]

ST_48: h8_cast_cast (1395)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:587
.preheader147:1  %h8_cast_cast = zext i5 %h8 to i11

ST_48: tmp_414 (1396)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:587
.preheader147:2  %tmp_414 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %h8, i4 0)

ST_48: p_shl16_cast (1397)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:587
.preheader147:3  %p_shl16_cast = zext i9 %tmp_414 to i10

ST_48: tmp_415 (1398)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:587
.preheader147:4  %tmp_415 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h8, i1 false)

ST_48: p_shl17_cast (1399)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:587
.preheader147:5  %p_shl17_cast = zext i6 %tmp_415 to i10

ST_48: tmp_416 (1400)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:587
.preheader147:6  %tmp_416 = add i10 %p_shl17_cast, %p_shl16_cast

ST_48: tmp_417 (1401)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:587
.preheader147:7  %tmp_417 = add i10 %tmp_416, 324

ST_48: exitcond32 (1402)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:587
.preheader147:8  %exitcond32 = icmp eq i5 %h8, -15

ST_48: empty_400 (1403)  [1/1] 0.00ns
.preheader147:9  %empty_400 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_48: StgValue_1496 (1404)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:587
.preheader147:10  br i1 %exitcond32, label %.preheader143.preheader, label %.preheader146.preheader

ST_48: StgValue_1497 (1406)  [1/1] 1.59ns
.preheader146.preheader:0  br label %.preheader146

ST_48: StgValue_1498 (1987)  [1/1] 1.59ns
.preheader143.preheader:0  br label %.preheader143


 <State 49>: 3.31ns
ST_49: w9 (1408)  [1/1] 0.00ns
.preheader146:0  %w9 = phi i5 [ %w_28, %5 ], [ 1, %.preheader146.preheader ]

ST_49: w9_cast_cast3 (1409)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:588
.preheader146:1  %w9_cast_cast3 = zext i5 %w9 to i15

ST_49: w9_cast_cast (1410)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:588
.preheader146:2  %w9_cast_cast = zext i5 %w9 to i10

ST_49: tmp_431 (1411)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:587
.preheader146:3  %tmp_431 = add i10 %tmp_416, %w9_cast_cast

ST_49: tmp_465_cast (1412)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:587
.preheader146:4  %tmp_465_cast = zext i10 %tmp_431 to i32

ST_49: ShuffleConvs_1_Downs_143 (1413)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:587
.preheader146:5  %ShuffleConvs_1_Downs_143 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_14, i32 0, i32 %tmp_465_cast

ST_49: tmp_432 (1414)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:587
.preheader146:6  %tmp_432 = add i10 %tmp_417, %w9_cast_cast

ST_49: tmp_466_cast (1415)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:587
.preheader146:7  %tmp_466_cast = zext i10 %tmp_432 to i32

ST_49: ShuffleConvs_1_Downs_144 (1416)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:587
.preheader146:8  %ShuffleConvs_1_Downs_144 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_14, i32 0, i32 %tmp_466_cast

ST_49: ShuffleConvs_1_Downs_145 (1417)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:587
.preheader146:9  %ShuffleConvs_1_Downs_145 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_16, i32 0, i32 %tmp_465_cast

ST_49: ShuffleConvs_1_Downs_146 (1418)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:587
.preheader146:10  %ShuffleConvs_1_Downs_146 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_16, i32 0, i32 %tmp_466_cast

ST_49: ShuffleConvs_1_Downs_147 (1419)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:587
.preheader146:11  %ShuffleConvs_1_Downs_147 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_17, i32 0, i32 %tmp_465_cast

ST_49: ShuffleConvs_1_Downs_148 (1420)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:587
.preheader146:12  %ShuffleConvs_1_Downs_148 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_17, i32 0, i32 %tmp_466_cast

ST_49: ShuffleConvs_1_Downs_149 (1421)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:587
.preheader146:13  %ShuffleConvs_1_Downs_149 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_19, i32 0, i32 %tmp_465_cast

ST_49: ShuffleConvs_1_Downs_150 (1422)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:587
.preheader146:14  %ShuffleConvs_1_Downs_150 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_19, i32 0, i32 %tmp_466_cast

ST_49: ShuffleConvs_1_Downs_151 (1423)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:587
.preheader146:15  %ShuffleConvs_1_Downs_151 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_15, i32 0, i32 %tmp_465_cast

ST_49: ShuffleConvs_1_Downs_152 (1424)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:587
.preheader146:16  %ShuffleConvs_1_Downs_152 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_15, i32 0, i32 %tmp_466_cast

ST_49: ShuffleConvs_1_Downs_153 (1425)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:587
.preheader146:17  %ShuffleConvs_1_Downs_153 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_18, i32 0, i32 %tmp_465_cast

ST_49: ShuffleConvs_1_Downs_154 (1426)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:587
.preheader146:18  %ShuffleConvs_1_Downs_154 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_18, i32 0, i32 %tmp_466_cast

ST_49: exitcond36 (1427)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:588
.preheader146:19  %exitcond36 = icmp eq i5 %w9, -15

ST_49: empty_401 (1428)  [1/1] 0.00ns
.preheader146:20  %empty_401 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_49: StgValue_1520 (1429)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:588
.preheader146:21  br i1 %exitcond36, label %6, label %.preheader145.preheader

ST_49: StgValue_1521 (1431)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:589
.preheader145.preheader:0  br label %.preheader145

ST_49: h_2 (1984)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:587
:0  %h_2 = add i5 %h8, 1

ST_49: StgValue_1523 (1985)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:587
:1  br label %.preheader147


 <State 50>: 7.63ns
ST_50: ci9 (1433)  [1/1] 0.00ns
.preheader145:0  %ci9 = phi i6 [ %ci_11, %.preheader144.preheader_ifconv ], [ 0, %.preheader145.preheader ]

ST_50: ci9_cast (1434)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:589
.preheader145:1  %ci9_cast = zext i6 %ci9 to i32

ST_50: ci9_cast_cast (1435)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:589
.preheader145:2  %ci9_cast_cast = zext i6 %ci9 to i7

ST_50: tmp_442 (1436)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:589
.preheader145:3  %tmp_442 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %ci9, i4 0)

ST_50: p_shl20_cast (1437)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:589
.preheader145:4  %p_shl20_cast = zext i10 %tmp_442 to i11

ST_50: tmp_443 (1438)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:589
.preheader145:5  %tmp_443 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %ci9, i1 false)

ST_50: p_shl21_cast (1439)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader145:6  %p_shl21_cast = zext i7 %tmp_443 to i11

ST_50: tmp_444 (1440)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader145:7  %tmp_444 = add i11 %p_shl20_cast, %p_shl21_cast

ST_50: tmp_445 (1441)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader145:8  %tmp_445 = add i11 %h8_cast_cast, %tmp_444

ST_50: p_shl18_cast (1442)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader145:9  %p_shl18_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_445, i4 0)

ST_50: tmp_1778 (1443)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader145:10  %tmp_1778 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_445, i1 false)

ST_50: p_shl19_cast (1444)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader145:11  %p_shl19_cast = zext i12 %tmp_1778 to i15

ST_50: tmp_446 (1445)  [1/1] 1.94ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader145:12  %tmp_446 = add i15 %p_shl18_cast, %p_shl19_cast

ST_50: tmp_447 (1446)  [1/1] 1.94ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader145:13  %tmp_447 = add i15 %w9_cast_cast3, %tmp_446

ST_50: tmp_485_cast (1447)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader145:14  %tmp_485_cast = zext i15 %tmp_447 to i32

ST_50: input_V_addr_6 (1448)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader145:15  %input_V_addr_6 = getelementptr [15552 x i8]* %input_V, i32 0, i32 %tmp_485_cast

ST_50: weight_12_V_addr (1449)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:589
.preheader145:16  %weight_12_V_addr = getelementptr [96 x i8]* %weight_12_V, i32 0, i32 %ci9_cast

ST_50: tmp_448 (1450)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:589
.preheader145:17  %tmp_448 = add i7 %ci9_cast_cast, 48

ST_50: tmp_486_cast (1451)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:589
.preheader145:18  %tmp_486_cast = zext i7 %tmp_448 to i32

ST_50: weight_12_V_addr_8 (1452)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:589
.preheader145:19  %weight_12_V_addr_8 = getelementptr [96 x i8]* %weight_12_V, i32 0, i32 %tmp_486_cast

ST_50: weight_13_V_addr (1453)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:589
.preheader145:20  %weight_13_V_addr = getelementptr [96 x i8]* %weight_13_V, i32 0, i32 %ci9_cast

ST_50: weight_13_V_addr_8 (1454)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:589
.preheader145:21  %weight_13_V_addr_8 = getelementptr [96 x i8]* %weight_13_V, i32 0, i32 %tmp_486_cast

ST_50: weight_14_V_addr (1455)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:589
.preheader145:22  %weight_14_V_addr = getelementptr [96 x i8]* %weight_14_V, i32 0, i32 %ci9_cast

ST_50: weight_14_V_addr_8 (1456)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:589
.preheader145:23  %weight_14_V_addr_8 = getelementptr [96 x i8]* %weight_14_V, i32 0, i32 %tmp_486_cast

ST_50: weight_15_V_addr (1457)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:589
.preheader145:24  %weight_15_V_addr = getelementptr [96 x i8]* %weight_15_V, i32 0, i32 %ci9_cast

ST_50: weight_15_V_addr_8 (1458)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:589
.preheader145:25  %weight_15_V_addr_8 = getelementptr [96 x i8]* %weight_15_V, i32 0, i32 %tmp_486_cast

ST_50: weight_16_V_addr (1459)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:589
.preheader145:26  %weight_16_V_addr = getelementptr [96 x i8]* %weight_16_V, i32 0, i32 %ci9_cast

ST_50: weight_16_V_addr_8 (1460)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:589
.preheader145:27  %weight_16_V_addr_8 = getelementptr [96 x i8]* %weight_16_V, i32 0, i32 %tmp_486_cast

ST_50: weight_17_V_addr (1461)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:589
.preheader145:28  %weight_17_V_addr = getelementptr [96 x i8]* %weight_17_V, i32 0, i32 %ci9_cast

ST_50: weight_17_V_addr_8 (1462)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:589
.preheader145:29  %weight_17_V_addr_8 = getelementptr [96 x i8]* %weight_17_V, i32 0, i32 %tmp_486_cast

ST_50: exitcond39 (1463)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:589
.preheader145:30  %exitcond39 = icmp eq i6 %ci9, -16

ST_50: empty_402 (1464)  [1/1] 0.00ns
.preheader145:31  %empty_402 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_50: ci_11 (1465)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:589
.preheader145:32  %ci_11 = add i6 %ci9, 1

ST_50: StgValue_1557 (1466)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:589
.preheader145:33  br i1 %exitcond39, label %5, label %.preheader144.preheader_ifconv

ST_50: w_28 (1981)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:588
:0  %w_28 = add i5 %w9, 1

ST_50: StgValue_1559 (1982)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:588
:1  br label %.preheader146


 <State 51>: 3.25ns
ST_51: input_V_load_6 (1470)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:2  %input_V_load_6 = load i8* %input_V_addr_6, align 1


 <State 52>: 3.25ns
ST_52: weight_12_V_load (1468)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:0  %weight_12_V_load = load i8* %weight_12_V_addr, align 1

ST_52: weight_12_V_load_8 (1469)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:1  %weight_12_V_load_8 = load i8* %weight_12_V_addr_8, align 1

ST_52: input_V_load_6 (1470)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:2  %input_V_load_6 = load i8* %input_V_addr_6, align 1

ST_52: weight_13_V_load (1554)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:86  %weight_13_V_load = load i8* %weight_13_V_addr, align 1

ST_52: weight_13_V_load_8 (1555)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:87  %weight_13_V_load_8 = load i8* %weight_13_V_addr_8, align 1

ST_52: weight_14_V_load (1639)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:171  %weight_14_V_load = load i8* %weight_14_V_addr, align 1

ST_52: weight_14_V_load_8 (1640)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:172  %weight_14_V_load_8 = load i8* %weight_14_V_addr_8, align 1

ST_52: weight_15_V_load (1724)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:256  %weight_15_V_load = load i8* %weight_15_V_addr, align 1

ST_52: weight_15_V_load_8 (1725)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:257  %weight_15_V_load_8 = load i8* %weight_15_V_addr_8, align 1

ST_52: weight_16_V_load (1809)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:341  %weight_16_V_load = load i8* %weight_16_V_addr, align 1

ST_52: weight_16_V_load_8 (1810)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:342  %weight_16_V_load_8 = load i8* %weight_16_V_addr_8, align 1

ST_52: weight_17_V_load (1894)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:426  %weight_17_V_load = load i8* %weight_17_V_addr, align 1

ST_52: weight_17_V_load_8 (1895)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:427  %weight_17_V_load_8 = load i8* %weight_17_V_addr_8, align 1


 <State 53>: 8.14ns
ST_53: weight_12_V_load (1468)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:0  %weight_12_V_load = load i8* %weight_12_V_addr, align 1

ST_53: weight_12_V_load_8 (1469)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:1  %weight_12_V_load_8 = load i8* %weight_12_V_addr_8, align 1

ST_53: MUL_DP_ret120 (1471)  [4/4] 5.84ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:3  %MUL_DP_ret120 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load, i8 %weight_12_V_load_8, i8 %input_V_load_6)

ST_53: weight_13_V_load (1554)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:86  %weight_13_V_load = load i8* %weight_13_V_addr, align 1

ST_53: weight_13_V_load_8 (1555)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:87  %weight_13_V_load_8 = load i8* %weight_13_V_addr_8, align 1

ST_53: MUL_DP_ret124 (1556)  [4/4] 5.84ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:88  %MUL_DP_ret124 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load, i8 %weight_13_V_load_8, i8 %input_V_load_6)

ST_53: weight_14_V_load (1639)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:171  %weight_14_V_load = load i8* %weight_14_V_addr, align 1

ST_53: weight_14_V_load_8 (1640)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:172  %weight_14_V_load_8 = load i8* %weight_14_V_addr_8, align 1

ST_53: MUL_DP_ret128 (1641)  [4/4] 5.84ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:173  %MUL_DP_ret128 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load, i8 %weight_14_V_load_8, i8 %input_V_load_6)

ST_53: weight_15_V_load (1724)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:256  %weight_15_V_load = load i8* %weight_15_V_addr, align 1

ST_53: weight_15_V_load_8 (1725)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:257  %weight_15_V_load_8 = load i8* %weight_15_V_addr_8, align 1

ST_53: MUL_DP_ret132 (1726)  [4/4] 5.84ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:258  %MUL_DP_ret132 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load, i8 %weight_15_V_load_8, i8 %input_V_load_6)

ST_53: weight_16_V_load (1809)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:341  %weight_16_V_load = load i8* %weight_16_V_addr, align 1

ST_53: weight_16_V_load_8 (1810)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:342  %weight_16_V_load_8 = load i8* %weight_16_V_addr_8, align 1

ST_53: MUL_DP_ret136 (1811)  [4/4] 5.84ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:343  %MUL_DP_ret136 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load, i8 %weight_16_V_load_8, i8 %input_V_load_6)

ST_53: weight_17_V_load (1894)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:426  %weight_17_V_load = load i8* %weight_17_V_addr, align 1

ST_53: weight_17_V_load_8 (1895)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:427  %weight_17_V_load_8 = load i8* %weight_17_V_addr_8, align 1

ST_53: MUL_DP_ret140 (1896)  [4/4] 5.84ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:428  %MUL_DP_ret140 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load, i8 %weight_17_V_load_8, i8 %input_V_load_6)


 <State 54>: 8.75ns
ST_54: MUL_DP_ret120 (1471)  [3/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:3  %MUL_DP_ret120 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load, i8 %weight_12_V_load_8, i8 %input_V_load_6)

ST_54: MUL_DP_ret124 (1556)  [3/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:88  %MUL_DP_ret124 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load, i8 %weight_13_V_load_8, i8 %input_V_load_6)

ST_54: MUL_DP_ret128 (1641)  [3/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:173  %MUL_DP_ret128 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load, i8 %weight_14_V_load_8, i8 %input_V_load_6)

ST_54: MUL_DP_ret132 (1726)  [3/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:258  %MUL_DP_ret132 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load, i8 %weight_15_V_load_8, i8 %input_V_load_6)

ST_54: MUL_DP_ret136 (1811)  [3/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:343  %MUL_DP_ret136 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load, i8 %weight_16_V_load_8, i8 %input_V_load_6)

ST_54: MUL_DP_ret140 (1896)  [3/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:428  %MUL_DP_ret140 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load, i8 %weight_17_V_load_8, i8 %input_V_load_6)


 <State 55>: 8.75ns
ST_55: MUL_DP_ret120 (1471)  [2/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:3  %MUL_DP_ret120 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load, i8 %weight_12_V_load_8, i8 %input_V_load_6)

ST_55: ShuffleConvs_1_Downs_155 (1474)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:6  %ShuffleConvs_1_Downs_155 = load i8* %ShuffleConvs_1_Downs_149, align 1

ST_55: MUL_DP_ret124 (1556)  [2/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:88  %MUL_DP_ret124 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load, i8 %weight_13_V_load_8, i8 %input_V_load_6)

ST_55: ShuffleConvs_1_Downs_157 (1559)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:91  %ShuffleConvs_1_Downs_157 = load i8* %ShuffleConvs_1_Downs_153, align 1

ST_55: MUL_DP_ret128 (1641)  [2/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:173  %MUL_DP_ret128 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load, i8 %weight_14_V_load_8, i8 %input_V_load_6)

ST_55: ShuffleConvs_1_Downs_159 (1644)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:176  %ShuffleConvs_1_Downs_159 = load i8* %ShuffleConvs_1_Downs_147, align 1

ST_55: MUL_DP_ret132 (1726)  [2/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:258  %MUL_DP_ret132 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load, i8 %weight_15_V_load_8, i8 %input_V_load_6)

ST_55: ShuffleConvs_1_Downs_161 (1729)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:261  %ShuffleConvs_1_Downs_161 = load i8* %ShuffleConvs_1_Downs_145, align 1

ST_55: MUL_DP_ret136 (1811)  [2/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:343  %MUL_DP_ret136 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load, i8 %weight_16_V_load_8, i8 %input_V_load_6)

ST_55: ShuffleConvs_1_Downs_163 (1814)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:346  %ShuffleConvs_1_Downs_163 = load i8* %ShuffleConvs_1_Downs_151, align 1

ST_55: MUL_DP_ret140 (1896)  [2/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:428  %MUL_DP_ret140 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load, i8 %weight_17_V_load_8, i8 %input_V_load_6)

ST_55: ShuffleConvs_1_Downs_165 (1899)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:431  %ShuffleConvs_1_Downs_165 = load i8* %ShuffleConvs_1_Downs_143, align 1


 <State 56>: 3.25ns
ST_56: MUL_DP_ret120 (1471)  [1/4] 2.39ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:3  %MUL_DP_ret120 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load, i8 %weight_12_V_load_8, i8 %input_V_load_6)

ST_56: rr_0_V_140 (1472)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:4  %rr_0_V_140 = extractvalue { i16, i16 } %MUL_DP_ret120, 0

ST_56: rr_1_V_140 (1473)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:5  %rr_1_V_140 = extractvalue { i16, i16 } %MUL_DP_ret120, 1

ST_56: ShuffleConvs_1_Downs_155 (1474)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:6  %ShuffleConvs_1_Downs_155 = load i8* %ShuffleConvs_1_Downs_149, align 1

ST_56: tmp_1786 (1481)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:13  %tmp_1786 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_140, i32 5)

ST_56: tmp_1791 (1521)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:53  %tmp_1791 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_140, i32 5)

ST_56: MUL_DP_ret124 (1556)  [1/4] 2.39ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:88  %MUL_DP_ret124 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load, i8 %weight_13_V_load_8, i8 %input_V_load_6)

ST_56: rr_0_V_141 (1557)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:89  %rr_0_V_141 = extractvalue { i16, i16 } %MUL_DP_ret124, 0

ST_56: rr_1_V_141 (1558)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:90  %rr_1_V_141 = extractvalue { i16, i16 } %MUL_DP_ret124, 1

ST_56: ShuffleConvs_1_Downs_157 (1559)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:91  %ShuffleConvs_1_Downs_157 = load i8* %ShuffleConvs_1_Downs_153, align 1

ST_56: tmp_1796 (1566)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:98  %tmp_1796 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_141, i32 5)

ST_56: tmp_1801 (1606)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:138  %tmp_1801 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_141, i32 5)

ST_56: MUL_DP_ret128 (1641)  [1/4] 2.39ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:173  %MUL_DP_ret128 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load, i8 %weight_14_V_load_8, i8 %input_V_load_6)

ST_56: rr_0_V_142 (1642)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:174  %rr_0_V_142 = extractvalue { i16, i16 } %MUL_DP_ret128, 0

ST_56: rr_1_V_142 (1643)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:175  %rr_1_V_142 = extractvalue { i16, i16 } %MUL_DP_ret128, 1

ST_56: ShuffleConvs_1_Downs_159 (1644)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:176  %ShuffleConvs_1_Downs_159 = load i8* %ShuffleConvs_1_Downs_147, align 1

ST_56: tmp_1806 (1651)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:183  %tmp_1806 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_142, i32 5)

ST_56: tmp_1811 (1691)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:223  %tmp_1811 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_142, i32 5)

ST_56: MUL_DP_ret132 (1726)  [1/4] 2.39ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:258  %MUL_DP_ret132 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load, i8 %weight_15_V_load_8, i8 %input_V_load_6)

ST_56: rr_0_V_143 (1727)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:259  %rr_0_V_143 = extractvalue { i16, i16 } %MUL_DP_ret132, 0

ST_56: rr_1_V_143 (1728)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:260  %rr_1_V_143 = extractvalue { i16, i16 } %MUL_DP_ret132, 1

ST_56: ShuffleConvs_1_Downs_161 (1729)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:261  %ShuffleConvs_1_Downs_161 = load i8* %ShuffleConvs_1_Downs_145, align 1

ST_56: tmp_1816 (1736)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:268  %tmp_1816 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_143, i32 5)

ST_56: tmp_1821 (1776)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:308  %tmp_1821 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_143, i32 5)

ST_56: MUL_DP_ret136 (1811)  [1/4] 2.39ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:343  %MUL_DP_ret136 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load, i8 %weight_16_V_load_8, i8 %input_V_load_6)

ST_56: rr_0_V_144 (1812)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:344  %rr_0_V_144 = extractvalue { i16, i16 } %MUL_DP_ret136, 0

ST_56: rr_1_V_144 (1813)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:345  %rr_1_V_144 = extractvalue { i16, i16 } %MUL_DP_ret136, 1

ST_56: ShuffleConvs_1_Downs_163 (1814)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:346  %ShuffleConvs_1_Downs_163 = load i8* %ShuffleConvs_1_Downs_151, align 1

ST_56: tmp_1826 (1821)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:353  %tmp_1826 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_144, i32 5)

ST_56: tmp_1831 (1861)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:393  %tmp_1831 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_144, i32 5)

ST_56: MUL_DP_ret140 (1896)  [1/4] 2.39ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:428  %MUL_DP_ret140 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load, i8 %weight_17_V_load_8, i8 %input_V_load_6)

ST_56: rr_0_V_145 (1897)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:429  %rr_0_V_145 = extractvalue { i16, i16 } %MUL_DP_ret140, 0

ST_56: rr_1_V_145 (1898)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:592
.preheader144.preheader_ifconv:430  %rr_1_V_145 = extractvalue { i16, i16 } %MUL_DP_ret140, 1

ST_56: ShuffleConvs_1_Downs_165 (1899)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:431  %ShuffleConvs_1_Downs_165 = load i8* %ShuffleConvs_1_Downs_143, align 1

ST_56: tmp_1836 (1906)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:438  %tmp_1836 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_145, i32 5)

ST_56: tmp_1841 (1946)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:478  %tmp_1841 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_145, i32 5)


 <State 57>: 6.78ns
ST_57: tmp_204 (1475)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:7  %tmp_204 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_155, i6 0)

ST_57: tmp_287_cast (1476)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:8  %tmp_287_cast = sext i14 %tmp_204 to i17

ST_57: tmp_205 (1477)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:9  %tmp_205 = sext i16 %rr_0_V_140 to i17

ST_57: p_Val2_50 (1478)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:10  %p_Val2_50 = add i17 %tmp_205, %tmp_287_cast

ST_57: tmp_1785 (1479)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:11  %tmp_1785 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50, i32 16)

ST_57: p_Val2_51 (1480)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:12  %p_Val2_51 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_50, i32 6, i32 13)

ST_57: tmp_206 (1482)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:14  %tmp_206 = zext i1 %tmp_1786 to i8

ST_57: tmp_1787 (1483)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node carry_6)
.preheader144.preheader_ifconv:15  %tmp_1787 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50, i32 13)

ST_57: p_Val2_52 (1484)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:16  %p_Val2_52 = add i8 %tmp_206, %p_Val2_51

ST_57: tmp_1788 (1485)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:17  %tmp_1788 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_52, i32 7)

ST_57: tmp_207 (1486)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node carry_6)
.preheader144.preheader_ifconv:18  %tmp_207 = xor i1 %tmp_1788, true

ST_57: carry_6 (1487)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594 (out node of the LUT)
.preheader144.preheader_ifconv:19  %carry_6 = and i1 %tmp_1787, %tmp_207

ST_57: p_Result_36 (1489)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:21  %p_Result_36 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_50, i32 15, i32 16)

ST_57: Range2_all_ones_14 (1490)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:22  %Range2_all_ones_14 = icmp eq i2 %p_Result_36, -1

ST_57: p_Result_37 (1491)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:23  %p_Result_37 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_50, i32 14, i32 16)

ST_57: Range1_all_ones_14 (1492)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:24  %Range1_all_ones_14 = icmp eq i3 %p_Result_37, -1

ST_57: Range1_all_zeros_14 (1493)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:25  %Range1_all_zeros_14 = icmp eq i3 %p_Result_37, 0

ST_57: tmp_414_1 (1560)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:92  %tmp_414_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_157, i6 0)

ST_57: tmp_414_1_cast (1561)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:93  %tmp_414_1_cast = sext i14 %tmp_414_1 to i17

ST_57: tmp_415_1 (1562)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:94  %tmp_415_1 = sext i16 %rr_0_V_141 to i17

ST_57: p_Val2_136_1 (1563)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:95  %p_Val2_136_1 = add i17 %tmp_415_1, %tmp_414_1_cast

ST_57: tmp_1795 (1564)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:96  %tmp_1795 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_136_1, i32 16)

ST_57: p_Val2_137_1 (1565)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:97  %p_Val2_137_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_136_1, i32 6, i32 13)

ST_57: tmp_418_1 (1567)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:99  %tmp_418_1 = zext i1 %tmp_1796 to i8

ST_57: tmp_1797 (1568)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node carry_40_1)
.preheader144.preheader_ifconv:100  %tmp_1797 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_136_1, i32 13)

ST_57: p_Val2_138_1 (1569)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:101  %p_Val2_138_1 = add i8 %tmp_418_1, %p_Val2_137_1

ST_57: tmp_1798 (1570)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:102  %tmp_1798 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_138_1, i32 7)

ST_57: tmp_426_1 (1571)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node carry_40_1)
.preheader144.preheader_ifconv:103  %tmp_426_1 = xor i1 %tmp_1798, true

ST_57: carry_40_1 (1572)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594 (out node of the LUT)
.preheader144.preheader_ifconv:104  %carry_40_1 = and i1 %tmp_1797, %tmp_426_1

ST_57: p_Result_294_1 (1574)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:106  %p_Result_294_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_136_1, i32 15, i32 16)

ST_57: Range2_all_ones_14_1 (1575)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:107  %Range2_all_ones_14_1 = icmp eq i2 %p_Result_294_1, -1

ST_57: p_Result_295_1 (1576)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:108  %p_Result_295_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_136_1, i32 14, i32 16)

ST_57: Range1_all_ones_14_1 (1577)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:109  %Range1_all_ones_14_1 = icmp eq i3 %p_Result_295_1, -1

ST_57: Range1_all_zeros_14_1 (1578)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:110  %Range1_all_zeros_14_1 = icmp eq i3 %p_Result_295_1, 0

ST_57: tmp_414_2 (1645)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:177  %tmp_414_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_159, i6 0)

ST_57: tmp_414_2_cast (1646)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:178  %tmp_414_2_cast = sext i14 %tmp_414_2 to i17

ST_57: tmp_415_2 (1647)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:179  %tmp_415_2 = sext i16 %rr_0_V_142 to i17

ST_57: p_Val2_136_2 (1648)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:180  %p_Val2_136_2 = add i17 %tmp_415_2, %tmp_414_2_cast

ST_57: tmp_1805 (1649)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:181  %tmp_1805 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_136_2, i32 16)

ST_57: p_Val2_137_2 (1650)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:182  %p_Val2_137_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_136_2, i32 6, i32 13)

ST_57: tmp_418_2 (1652)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:184  %tmp_418_2 = zext i1 %tmp_1806 to i8

ST_57: tmp_1807 (1653)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node carry_40_2)
.preheader144.preheader_ifconv:185  %tmp_1807 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_136_2, i32 13)

ST_57: p_Val2_138_2 (1654)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:186  %p_Val2_138_2 = add i8 %tmp_418_2, %p_Val2_137_2

ST_57: tmp_1808 (1655)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:187  %tmp_1808 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_138_2, i32 7)

ST_57: tmp_426_2 (1656)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node carry_40_2)
.preheader144.preheader_ifconv:188  %tmp_426_2 = xor i1 %tmp_1808, true

ST_57: carry_40_2 (1657)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594 (out node of the LUT)
.preheader144.preheader_ifconv:189  %carry_40_2 = and i1 %tmp_1807, %tmp_426_2

ST_57: p_Result_294_2 (1659)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:191  %p_Result_294_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_136_2, i32 15, i32 16)

ST_57: Range2_all_ones_14_2 (1660)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:192  %Range2_all_ones_14_2 = icmp eq i2 %p_Result_294_2, -1

ST_57: p_Result_295_2 (1661)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:193  %p_Result_295_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_136_2, i32 14, i32 16)

ST_57: Range1_all_ones_14_2 (1662)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:194  %Range1_all_ones_14_2 = icmp eq i3 %p_Result_295_2, -1

ST_57: Range1_all_zeros_14_2 (1663)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:195  %Range1_all_zeros_14_2 = icmp eq i3 %p_Result_295_2, 0

ST_57: tmp_414_3 (1730)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:262  %tmp_414_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_161, i6 0)

ST_57: tmp_414_3_cast (1731)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:263  %tmp_414_3_cast = sext i14 %tmp_414_3 to i17

ST_57: tmp_415_3 (1732)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:264  %tmp_415_3 = sext i16 %rr_0_V_143 to i17

ST_57: p_Val2_136_3 (1733)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:265  %p_Val2_136_3 = add i17 %tmp_415_3, %tmp_414_3_cast

ST_57: tmp_1815 (1734)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:266  %tmp_1815 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_136_3, i32 16)

ST_57: p_Val2_137_3 (1735)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:267  %p_Val2_137_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_136_3, i32 6, i32 13)

ST_57: tmp_418_3 (1737)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:269  %tmp_418_3 = zext i1 %tmp_1816 to i8

ST_57: tmp_1817 (1738)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node carry_40_3)
.preheader144.preheader_ifconv:270  %tmp_1817 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_136_3, i32 13)

ST_57: p_Val2_138_3 (1739)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:271  %p_Val2_138_3 = add i8 %tmp_418_3, %p_Val2_137_3

ST_57: tmp_1818 (1740)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:272  %tmp_1818 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_138_3, i32 7)

ST_57: tmp_426_3 (1741)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node carry_40_3)
.preheader144.preheader_ifconv:273  %tmp_426_3 = xor i1 %tmp_1818, true

ST_57: carry_40_3 (1742)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594 (out node of the LUT)
.preheader144.preheader_ifconv:274  %carry_40_3 = and i1 %tmp_1817, %tmp_426_3

ST_57: p_Result_294_3 (1744)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:276  %p_Result_294_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_136_3, i32 15, i32 16)

ST_57: Range2_all_ones_14_3 (1745)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:277  %Range2_all_ones_14_3 = icmp eq i2 %p_Result_294_3, -1

ST_57: p_Result_295_3 (1746)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:278  %p_Result_295_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_136_3, i32 14, i32 16)

ST_57: Range1_all_ones_14_3 (1747)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:279  %Range1_all_ones_14_3 = icmp eq i3 %p_Result_295_3, -1

ST_57: Range1_all_zeros_14_3 (1748)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:280  %Range1_all_zeros_14_3 = icmp eq i3 %p_Result_295_3, 0

ST_57: tmp_414_4 (1815)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:347  %tmp_414_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_163, i6 0)

ST_57: tmp_414_4_cast (1816)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:348  %tmp_414_4_cast = sext i14 %tmp_414_4 to i17

ST_57: tmp_415_4 (1817)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:349  %tmp_415_4 = sext i16 %rr_0_V_144 to i17

ST_57: p_Val2_136_4 (1818)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:350  %p_Val2_136_4 = add i17 %tmp_415_4, %tmp_414_4_cast

ST_57: tmp_1825 (1819)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:351  %tmp_1825 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_136_4, i32 16)

ST_57: p_Val2_137_4 (1820)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:352  %p_Val2_137_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_136_4, i32 6, i32 13)

ST_57: tmp_418_4 (1822)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:354  %tmp_418_4 = zext i1 %tmp_1826 to i8

ST_57: tmp_1827 (1823)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node carry_40_4)
.preheader144.preheader_ifconv:355  %tmp_1827 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_136_4, i32 13)

ST_57: p_Val2_138_4 (1824)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:356  %p_Val2_138_4 = add i8 %tmp_418_4, %p_Val2_137_4

ST_57: tmp_1828 (1825)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:357  %tmp_1828 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_138_4, i32 7)

ST_57: tmp_426_4 (1826)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node carry_40_4)
.preheader144.preheader_ifconv:358  %tmp_426_4 = xor i1 %tmp_1828, true

ST_57: carry_40_4 (1827)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594 (out node of the LUT)
.preheader144.preheader_ifconv:359  %carry_40_4 = and i1 %tmp_1827, %tmp_426_4

ST_57: p_Result_294_4 (1829)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:361  %p_Result_294_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_136_4, i32 15, i32 16)

ST_57: Range2_all_ones_14_4 (1830)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:362  %Range2_all_ones_14_4 = icmp eq i2 %p_Result_294_4, -1

ST_57: p_Result_295_4 (1831)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:363  %p_Result_295_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_136_4, i32 14, i32 16)

ST_57: Range1_all_ones_14_4 (1832)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:364  %Range1_all_ones_14_4 = icmp eq i3 %p_Result_295_4, -1

ST_57: Range1_all_zeros_14_4 (1833)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:365  %Range1_all_zeros_14_4 = icmp eq i3 %p_Result_295_4, 0

ST_57: tmp_414_5 (1900)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:432  %tmp_414_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_165, i6 0)

ST_57: tmp_414_5_cast (1901)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:433  %tmp_414_5_cast = sext i14 %tmp_414_5 to i17

ST_57: tmp_415_5 (1902)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:434  %tmp_415_5 = sext i16 %rr_0_V_145 to i17

ST_57: p_Val2_136_5 (1903)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:435  %p_Val2_136_5 = add i17 %tmp_415_5, %tmp_414_5_cast

ST_57: tmp_1835 (1904)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:436  %tmp_1835 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_136_5, i32 16)

ST_57: p_Val2_137_5 (1905)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:437  %p_Val2_137_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_136_5, i32 6, i32 13)

ST_57: tmp_418_5 (1907)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:439  %tmp_418_5 = zext i1 %tmp_1836 to i8

ST_57: tmp_1837 (1908)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node carry_40_5)
.preheader144.preheader_ifconv:440  %tmp_1837 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_136_5, i32 13)

ST_57: p_Val2_138_5 (1909)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:441  %p_Val2_138_5 = add i8 %tmp_418_5, %p_Val2_137_5

ST_57: tmp_1838 (1910)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:442  %tmp_1838 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_138_5, i32 7)

ST_57: tmp_426_5 (1911)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node carry_40_5)
.preheader144.preheader_ifconv:443  %tmp_426_5 = xor i1 %tmp_1838, true

ST_57: carry_40_5 (1912)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594 (out node of the LUT)
.preheader144.preheader_ifconv:444  %carry_40_5 = and i1 %tmp_1837, %tmp_426_5

ST_57: p_Result_294_5 (1914)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:446  %p_Result_294_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_136_5, i32 15, i32 16)

ST_57: Range2_all_ones_14_5 (1915)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:447  %Range2_all_ones_14_5 = icmp eq i2 %p_Result_294_5, -1

ST_57: p_Result_295_5 (1916)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:448  %p_Result_295_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_136_5, i32 14, i32 16)

ST_57: Range1_all_ones_14_5 (1917)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:449  %Range1_all_ones_14_5 = icmp eq i3 %p_Result_295_5, -1

ST_57: Range1_all_zeros_14_5 (1918)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:450  %Range1_all_zeros_14_5 = icmp eq i3 %p_Result_295_5, 0


 <State 58>: 6.21ns
ST_58: tmp_1789 (1488)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge40_demorgan_i_279)
.preheader144.preheader_ifconv:20  %tmp_1789 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50, i32 14)

ST_58: deleted_zeros_14 (1494)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge_i_i_i5)
.preheader144.preheader_ifconv:26  %deleted_zeros_14 = select i1 %carry_6, i1 %Range1_all_ones_14, i1 %Range1_all_zeros_14

ST_58: tmp_208 (1495)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge40_demorgan_i_279)
.preheader144.preheader_ifconv:27  %tmp_208 = xor i1 %tmp_1789, true

ST_58: p_41_i_i6 (1496)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge40_demorgan_i_279)
.preheader144.preheader_ifconv:28  %p_41_i_i6 = and i1 %Range2_all_ones_14, %tmp_208

ST_58: deleted_ones_14 (1497)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge40_demorgan_i_279)
.preheader144.preheader_ifconv:29  %deleted_ones_14 = select i1 %carry_6, i1 %p_41_i_i6, i1 %Range1_all_ones_14

ST_58: p_38_i_i6 (1498)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:30  %p_38_i_i6 = and i1 %carry_6, %Range1_all_ones_14

ST_58: p_not_i_i5 (1499)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge_i_i_i5)
.preheader144.preheader_ifconv:31  %p_not_i_i5 = xor i1 %deleted_zeros_14, true

ST_58: brmerge_i_i2 (1500)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge_i_i_i5)
.preheader144.preheader_ifconv:32  %brmerge_i_i2 = or i1 %tmp_1788, %p_not_i_i5

ST_58: tmp_209 (1501)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:33  %tmp_209 = xor i1 %tmp_1785, true

ST_58: overflow_23 (1502)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge_i_i_i5)
.preheader144.preheader_ifconv:34  %overflow_23 = and i1 %brmerge_i_i2, %tmp_209

ST_58: brmerge40_demorgan_i_279 (1503)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594 (out node of the LUT)
.preheader144.preheader_ifconv:35  %brmerge40_demorgan_i_279 = and i1 %tmp_1788, %deleted_ones_14

ST_58: tmp49_demorgan (1504)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node underflow_23)
.preheader144.preheader_ifconv:36  %tmp49_demorgan = or i1 %p_38_i_i6, %brmerge40_demorgan_i_279

ST_58: tmp49 (1505)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node underflow_23)
.preheader144.preheader_ifconv:37  %tmp49 = xor i1 %tmp49_demorgan, true

ST_58: underflow_23 (1506)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594 (out node of the LUT)
.preheader144.preheader_ifconv:38  %underflow_23 = and i1 %tmp_1785, %tmp49

ST_58: brmerge_i_i_i5 (1507)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594 (out node of the LUT)
.preheader144.preheader_ifconv:39  %brmerge_i_i_i5 = or i1 %underflow_23, %overflow_23

ST_58: tmp_1799 (1573)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge40_demorgan_i_281)
.preheader144.preheader_ifconv:105  %tmp_1799 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_136_1, i32 14)

ST_58: deleted_zeros_14_1 (1579)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge_i_i_i5_1)
.preheader144.preheader_ifconv:111  %deleted_zeros_14_1 = select i1 %carry_40_1, i1 %Range1_all_ones_14_1, i1 %Range1_all_zeros_14_1

ST_58: tmp_444_1 (1580)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge40_demorgan_i_281)
.preheader144.preheader_ifconv:112  %tmp_444_1 = xor i1 %tmp_1799, true

ST_58: p_41_i_i6_1 (1581)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge40_demorgan_i_281)
.preheader144.preheader_ifconv:113  %p_41_i_i6_1 = and i1 %Range2_all_ones_14_1, %tmp_444_1

ST_58: deleted_ones_14_1 (1582)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge40_demorgan_i_281)
.preheader144.preheader_ifconv:114  %deleted_ones_14_1 = select i1 %carry_40_1, i1 %p_41_i_i6_1, i1 %Range1_all_ones_14_1

ST_58: p_38_i_i6_1 (1583)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:115  %p_38_i_i6_1 = and i1 %carry_40_1, %Range1_all_ones_14_1

ST_58: p_not_i_i5_1 (1584)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge_i_i_i5_1)
.preheader144.preheader_ifconv:116  %p_not_i_i5_1 = xor i1 %deleted_zeros_14_1, true

ST_58: brmerge_i_i11_1 (1585)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge_i_i_i5_1)
.preheader144.preheader_ifconv:117  %brmerge_i_i11_1 = or i1 %tmp_1798, %p_not_i_i5_1

ST_58: tmp_448_1 (1586)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:118  %tmp_448_1 = xor i1 %tmp_1795, true

ST_58: overflow_23_1 (1587)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge_i_i_i5_1)
.preheader144.preheader_ifconv:119  %overflow_23_1 = and i1 %brmerge_i_i11_1, %tmp_448_1

ST_58: brmerge40_demorgan_i_281 (1588)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594 (out node of the LUT)
.preheader144.preheader_ifconv:120  %brmerge40_demorgan_i_281 = and i1 %tmp_1798, %deleted_ones_14_1

ST_58: tmp53_demorgan (1589)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node underflow_23_1)
.preheader144.preheader_ifconv:121  %tmp53_demorgan = or i1 %p_38_i_i6_1, %brmerge40_demorgan_i_281

ST_58: tmp53 (1590)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node underflow_23_1)
.preheader144.preheader_ifconv:122  %tmp53 = xor i1 %tmp53_demorgan, true

ST_58: underflow_23_1 (1591)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594 (out node of the LUT)
.preheader144.preheader_ifconv:123  %underflow_23_1 = and i1 %tmp_1795, %tmp53

ST_58: brmerge_i_i_i5_1 (1592)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594 (out node of the LUT)
.preheader144.preheader_ifconv:124  %brmerge_i_i_i5_1 = or i1 %underflow_23_1, %overflow_23_1

ST_58: tmp_1809 (1658)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge40_demorgan_i_283)
.preheader144.preheader_ifconv:190  %tmp_1809 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_136_2, i32 14)

ST_58: deleted_zeros_14_2 (1664)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge_i_i_i5_2)
.preheader144.preheader_ifconv:196  %deleted_zeros_14_2 = select i1 %carry_40_2, i1 %Range1_all_ones_14_2, i1 %Range1_all_zeros_14_2

ST_58: tmp_444_2 (1665)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge40_demorgan_i_283)
.preheader144.preheader_ifconv:197  %tmp_444_2 = xor i1 %tmp_1809, true

ST_58: p_41_i_i6_2 (1666)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge40_demorgan_i_283)
.preheader144.preheader_ifconv:198  %p_41_i_i6_2 = and i1 %Range2_all_ones_14_2, %tmp_444_2

ST_58: deleted_ones_14_2 (1667)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge40_demorgan_i_283)
.preheader144.preheader_ifconv:199  %deleted_ones_14_2 = select i1 %carry_40_2, i1 %p_41_i_i6_2, i1 %Range1_all_ones_14_2

ST_58: p_38_i_i6_2 (1668)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:200  %p_38_i_i6_2 = and i1 %carry_40_2, %Range1_all_ones_14_2

ST_58: p_not_i_i5_2 (1669)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge_i_i_i5_2)
.preheader144.preheader_ifconv:201  %p_not_i_i5_2 = xor i1 %deleted_zeros_14_2, true

ST_58: brmerge_i_i11_2 (1670)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge_i_i_i5_2)
.preheader144.preheader_ifconv:202  %brmerge_i_i11_2 = or i1 %tmp_1808, %p_not_i_i5_2

ST_58: tmp_448_2 (1671)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:203  %tmp_448_2 = xor i1 %tmp_1805, true

ST_58: overflow_23_2 (1672)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge_i_i_i5_2)
.preheader144.preheader_ifconv:204  %overflow_23_2 = and i1 %brmerge_i_i11_2, %tmp_448_2

ST_58: brmerge40_demorgan_i_283 (1673)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594 (out node of the LUT)
.preheader144.preheader_ifconv:205  %brmerge40_demorgan_i_283 = and i1 %tmp_1808, %deleted_ones_14_2

ST_58: tmp57_demorgan (1674)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node underflow_23_2)
.preheader144.preheader_ifconv:206  %tmp57_demorgan = or i1 %p_38_i_i6_2, %brmerge40_demorgan_i_283

ST_58: tmp57 (1675)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node underflow_23_2)
.preheader144.preheader_ifconv:207  %tmp57 = xor i1 %tmp57_demorgan, true

ST_58: underflow_23_2 (1676)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594 (out node of the LUT)
.preheader144.preheader_ifconv:208  %underflow_23_2 = and i1 %tmp_1805, %tmp57

ST_58: brmerge_i_i_i5_2 (1677)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594 (out node of the LUT)
.preheader144.preheader_ifconv:209  %brmerge_i_i_i5_2 = or i1 %underflow_23_2, %overflow_23_2

ST_58: tmp_1819 (1743)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge40_demorgan_i_285)
.preheader144.preheader_ifconv:275  %tmp_1819 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_136_3, i32 14)

ST_58: deleted_zeros_14_3 (1749)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge_i_i_i5_3)
.preheader144.preheader_ifconv:281  %deleted_zeros_14_3 = select i1 %carry_40_3, i1 %Range1_all_ones_14_3, i1 %Range1_all_zeros_14_3

ST_58: tmp_444_3 (1750)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge40_demorgan_i_285)
.preheader144.preheader_ifconv:282  %tmp_444_3 = xor i1 %tmp_1819, true

ST_58: p_41_i_i6_3 (1751)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge40_demorgan_i_285)
.preheader144.preheader_ifconv:283  %p_41_i_i6_3 = and i1 %Range2_all_ones_14_3, %tmp_444_3

ST_58: deleted_ones_14_3 (1752)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge40_demorgan_i_285)
.preheader144.preheader_ifconv:284  %deleted_ones_14_3 = select i1 %carry_40_3, i1 %p_41_i_i6_3, i1 %Range1_all_ones_14_3

ST_58: p_38_i_i6_3 (1753)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:285  %p_38_i_i6_3 = and i1 %carry_40_3, %Range1_all_ones_14_3

ST_58: p_not_i_i5_3 (1754)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge_i_i_i5_3)
.preheader144.preheader_ifconv:286  %p_not_i_i5_3 = xor i1 %deleted_zeros_14_3, true

ST_58: brmerge_i_i11_3 (1755)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge_i_i_i5_3)
.preheader144.preheader_ifconv:287  %brmerge_i_i11_3 = or i1 %tmp_1818, %p_not_i_i5_3

ST_58: tmp_448_3 (1756)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:288  %tmp_448_3 = xor i1 %tmp_1815, true

ST_58: overflow_23_3 (1757)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge_i_i_i5_3)
.preheader144.preheader_ifconv:289  %overflow_23_3 = and i1 %brmerge_i_i11_3, %tmp_448_3

ST_58: brmerge40_demorgan_i_285 (1758)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594 (out node of the LUT)
.preheader144.preheader_ifconv:290  %brmerge40_demorgan_i_285 = and i1 %tmp_1818, %deleted_ones_14_3

ST_58: tmp61_demorgan (1759)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node underflow_23_3)
.preheader144.preheader_ifconv:291  %tmp61_demorgan = or i1 %p_38_i_i6_3, %brmerge40_demorgan_i_285

ST_58: tmp61 (1760)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node underflow_23_3)
.preheader144.preheader_ifconv:292  %tmp61 = xor i1 %tmp61_demorgan, true

ST_58: underflow_23_3 (1761)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594 (out node of the LUT)
.preheader144.preheader_ifconv:293  %underflow_23_3 = and i1 %tmp_1815, %tmp61

ST_58: brmerge_i_i_i5_3 (1762)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594 (out node of the LUT)
.preheader144.preheader_ifconv:294  %brmerge_i_i_i5_3 = or i1 %underflow_23_3, %overflow_23_3

ST_58: tmp_1829 (1828)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge40_demorgan_i_287)
.preheader144.preheader_ifconv:360  %tmp_1829 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_136_4, i32 14)

ST_58: deleted_zeros_14_4 (1834)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge_i_i_i5_4)
.preheader144.preheader_ifconv:366  %deleted_zeros_14_4 = select i1 %carry_40_4, i1 %Range1_all_ones_14_4, i1 %Range1_all_zeros_14_4

ST_58: tmp_444_4 (1835)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge40_demorgan_i_287)
.preheader144.preheader_ifconv:367  %tmp_444_4 = xor i1 %tmp_1829, true

ST_58: p_41_i_i6_4 (1836)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge40_demorgan_i_287)
.preheader144.preheader_ifconv:368  %p_41_i_i6_4 = and i1 %Range2_all_ones_14_4, %tmp_444_4

ST_58: deleted_ones_14_4 (1837)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge40_demorgan_i_287)
.preheader144.preheader_ifconv:369  %deleted_ones_14_4 = select i1 %carry_40_4, i1 %p_41_i_i6_4, i1 %Range1_all_ones_14_4

ST_58: p_38_i_i6_4 (1838)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:370  %p_38_i_i6_4 = and i1 %carry_40_4, %Range1_all_ones_14_4

ST_58: p_not_i_i5_4 (1839)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge_i_i_i5_4)
.preheader144.preheader_ifconv:371  %p_not_i_i5_4 = xor i1 %deleted_zeros_14_4, true

ST_58: brmerge_i_i11_4 (1840)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge_i_i_i5_4)
.preheader144.preheader_ifconv:372  %brmerge_i_i11_4 = or i1 %tmp_1828, %p_not_i_i5_4

ST_58: tmp_448_4 (1841)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:373  %tmp_448_4 = xor i1 %tmp_1825, true

ST_58: overflow_23_4 (1842)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge_i_i_i5_4)
.preheader144.preheader_ifconv:374  %overflow_23_4 = and i1 %brmerge_i_i11_4, %tmp_448_4

ST_58: brmerge40_demorgan_i_287 (1843)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594 (out node of the LUT)
.preheader144.preheader_ifconv:375  %brmerge40_demorgan_i_287 = and i1 %tmp_1828, %deleted_ones_14_4

ST_58: tmp65_demorgan (1844)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node underflow_23_4)
.preheader144.preheader_ifconv:376  %tmp65_demorgan = or i1 %p_38_i_i6_4, %brmerge40_demorgan_i_287

ST_58: tmp65 (1845)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node underflow_23_4)
.preheader144.preheader_ifconv:377  %tmp65 = xor i1 %tmp65_demorgan, true

ST_58: underflow_23_4 (1846)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594 (out node of the LUT)
.preheader144.preheader_ifconv:378  %underflow_23_4 = and i1 %tmp_1825, %tmp65

ST_58: brmerge_i_i_i5_4 (1847)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594 (out node of the LUT)
.preheader144.preheader_ifconv:379  %brmerge_i_i_i5_4 = or i1 %underflow_23_4, %overflow_23_4

ST_58: tmp_1839 (1913)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge40_demorgan_i_289)
.preheader144.preheader_ifconv:445  %tmp_1839 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_136_5, i32 14)

ST_58: deleted_zeros_14_5 (1919)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge_i_i_i5_5)
.preheader144.preheader_ifconv:451  %deleted_zeros_14_5 = select i1 %carry_40_5, i1 %Range1_all_ones_14_5, i1 %Range1_all_zeros_14_5

ST_58: tmp_444_5 (1920)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge40_demorgan_i_289)
.preheader144.preheader_ifconv:452  %tmp_444_5 = xor i1 %tmp_1839, true

ST_58: p_41_i_i6_5 (1921)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge40_demorgan_i_289)
.preheader144.preheader_ifconv:453  %p_41_i_i6_5 = and i1 %Range2_all_ones_14_5, %tmp_444_5

ST_58: deleted_ones_14_5 (1922)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge40_demorgan_i_289)
.preheader144.preheader_ifconv:454  %deleted_ones_14_5 = select i1 %carry_40_5, i1 %p_41_i_i6_5, i1 %Range1_all_ones_14_5

ST_58: p_38_i_i6_5 (1923)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:455  %p_38_i_i6_5 = and i1 %carry_40_5, %Range1_all_ones_14_5

ST_58: p_not_i_i5_5 (1924)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge_i_i_i5_5)
.preheader144.preheader_ifconv:456  %p_not_i_i5_5 = xor i1 %deleted_zeros_14_5, true

ST_58: brmerge_i_i11_5 (1925)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge_i_i_i5_5)
.preheader144.preheader_ifconv:457  %brmerge_i_i11_5 = or i1 %tmp_1838, %p_not_i_i5_5

ST_58: tmp_448_5 (1926)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:458  %tmp_448_5 = xor i1 %tmp_1835, true

ST_58: overflow_23_5 (1927)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node brmerge_i_i_i5_5)
.preheader144.preheader_ifconv:459  %overflow_23_5 = and i1 %brmerge_i_i11_5, %tmp_448_5

ST_58: brmerge40_demorgan_i_289 (1928)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594 (out node of the LUT)
.preheader144.preheader_ifconv:460  %brmerge40_demorgan_i_289 = and i1 %tmp_1838, %deleted_ones_14_5

ST_58: tmp69_demorgan (1929)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node underflow_23_5)
.preheader144.preheader_ifconv:461  %tmp69_demorgan = or i1 %p_38_i_i6_5, %brmerge40_demorgan_i_289

ST_58: tmp69 (1930)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node underflow_23_5)
.preheader144.preheader_ifconv:462  %tmp69 = xor i1 %tmp69_demorgan, true

ST_58: underflow_23_5 (1931)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594 (out node of the LUT)
.preheader144.preheader_ifconv:463  %underflow_23_5 = and i1 %tmp_1835, %tmp69

ST_58: brmerge_i_i_i5_5 (1932)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594 (out node of the LUT)
.preheader144.preheader_ifconv:464  %brmerge_i_i_i5_5 = or i1 %underflow_23_5, %overflow_23_5


 <State 59>: 7.39ns
ST_59: tmp50 (1508)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node this_assign_63_1)
.preheader144.preheader_ifconv:40  %tmp50 = or i1 %brmerge40_demorgan_i_279, %tmp_209

ST_59: underflow_23_not (1509)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node this_assign_63_1)
.preheader144.preheader_ifconv:41  %underflow_23_not = or i1 %tmp50, %p_38_i_i6

ST_59: p_Val2_138_mux (1510)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594 (out node of the LUT)
.preheader144.preheader_ifconv:42  %p_Val2_138_mux = select i1 %brmerge_i_i_i5, i8 127, i8 %p_Val2_52

ST_59: p_Val2_7 (1511)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node this_assign_63_1)
.preheader144.preheader_ifconv:43  %p_Val2_7 = select i1 %underflow_23, i8 -128, i8 %p_Val2_52

ST_59: this_assign_63_1 (1512)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594 (out node of the LUT)
.preheader144.preheader_ifconv:44  %this_assign_63_1 = select i1 %underflow_23_not, i8 %p_Val2_138_mux, i8 %p_Val2_7

ST_59: StgValue_1843 (1513)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:45  store i8 %this_assign_63_1, i8* %ShuffleConvs_1_Downs_149, align 1

ST_59: tmp54 (1593)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node this_assign_63_1_1)
.preheader144.preheader_ifconv:125  %tmp54 = or i1 %brmerge40_demorgan_i_281, %tmp_448_1

ST_59: underflow_23_not_1 (1594)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node this_assign_63_1_1)
.preheader144.preheader_ifconv:126  %underflow_23_not_1 = or i1 %tmp54, %p_38_i_i6_1

ST_59: p_Val2_138_mux_1 (1595)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594 (out node of the LUT)
.preheader144.preheader_ifconv:127  %p_Val2_138_mux_1 = select i1 %brmerge_i_i_i5_1, i8 127, i8 %p_Val2_138_1

ST_59: p_Val2_138_1_403 (1596)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node this_assign_63_1_1)
.preheader144.preheader_ifconv:128  %p_Val2_138_1_403 = select i1 %underflow_23_1, i8 -128, i8 %p_Val2_138_1

ST_59: this_assign_63_1_1 (1597)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594 (out node of the LUT)
.preheader144.preheader_ifconv:129  %this_assign_63_1_1 = select i1 %underflow_23_not_1, i8 %p_Val2_138_mux_1, i8 %p_Val2_138_1_403

ST_59: StgValue_1849 (1598)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:130  store i8 %this_assign_63_1_1, i8* %ShuffleConvs_1_Downs_153, align 1

ST_59: tmp58 (1678)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node this_assign_63_1_2)
.preheader144.preheader_ifconv:210  %tmp58 = or i1 %brmerge40_demorgan_i_283, %tmp_448_2

ST_59: underflow_23_not_2 (1679)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node this_assign_63_1_2)
.preheader144.preheader_ifconv:211  %underflow_23_not_2 = or i1 %tmp58, %p_38_i_i6_2

ST_59: p_Val2_138_mux_2 (1680)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594 (out node of the LUT)
.preheader144.preheader_ifconv:212  %p_Val2_138_mux_2 = select i1 %brmerge_i_i_i5_2, i8 127, i8 %p_Val2_138_2

ST_59: p_Val2_138_2_405 (1681)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node this_assign_63_1_2)
.preheader144.preheader_ifconv:213  %p_Val2_138_2_405 = select i1 %underflow_23_2, i8 -128, i8 %p_Val2_138_2

ST_59: this_assign_63_1_2 (1682)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594 (out node of the LUT)
.preheader144.preheader_ifconv:214  %this_assign_63_1_2 = select i1 %underflow_23_not_2, i8 %p_Val2_138_mux_2, i8 %p_Val2_138_2_405

ST_59: StgValue_1855 (1683)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:215  store i8 %this_assign_63_1_2, i8* %ShuffleConvs_1_Downs_147, align 1

ST_59: tmp62 (1763)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node this_assign_63_1_3)
.preheader144.preheader_ifconv:295  %tmp62 = or i1 %brmerge40_demorgan_i_285, %tmp_448_3

ST_59: underflow_23_not_3 (1764)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node this_assign_63_1_3)
.preheader144.preheader_ifconv:296  %underflow_23_not_3 = or i1 %tmp62, %p_38_i_i6_3

ST_59: p_Val2_138_mux_3 (1765)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594 (out node of the LUT)
.preheader144.preheader_ifconv:297  %p_Val2_138_mux_3 = select i1 %brmerge_i_i_i5_3, i8 127, i8 %p_Val2_138_3

ST_59: p_Val2_138_3_407 (1766)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node this_assign_63_1_3)
.preheader144.preheader_ifconv:298  %p_Val2_138_3_407 = select i1 %underflow_23_3, i8 -128, i8 %p_Val2_138_3

ST_59: this_assign_63_1_3 (1767)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594 (out node of the LUT)
.preheader144.preheader_ifconv:299  %this_assign_63_1_3 = select i1 %underflow_23_not_3, i8 %p_Val2_138_mux_3, i8 %p_Val2_138_3_407

ST_59: StgValue_1861 (1768)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:300  store i8 %this_assign_63_1_3, i8* %ShuffleConvs_1_Downs_145, align 1

ST_59: tmp66 (1848)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node this_assign_63_1_4)
.preheader144.preheader_ifconv:380  %tmp66 = or i1 %brmerge40_demorgan_i_287, %tmp_448_4

ST_59: underflow_23_not_4 (1849)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node this_assign_63_1_4)
.preheader144.preheader_ifconv:381  %underflow_23_not_4 = or i1 %tmp66, %p_38_i_i6_4

ST_59: p_Val2_138_mux_4 (1850)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594 (out node of the LUT)
.preheader144.preheader_ifconv:382  %p_Val2_138_mux_4 = select i1 %brmerge_i_i_i5_4, i8 127, i8 %p_Val2_138_4

ST_59: p_Val2_138_4_409 (1851)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node this_assign_63_1_4)
.preheader144.preheader_ifconv:383  %p_Val2_138_4_409 = select i1 %underflow_23_4, i8 -128, i8 %p_Val2_138_4

ST_59: this_assign_63_1_4 (1852)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594 (out node of the LUT)
.preheader144.preheader_ifconv:384  %this_assign_63_1_4 = select i1 %underflow_23_not_4, i8 %p_Val2_138_mux_4, i8 %p_Val2_138_4_409

ST_59: StgValue_1867 (1853)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:385  store i8 %this_assign_63_1_4, i8* %ShuffleConvs_1_Downs_151, align 1

ST_59: tmp70 (1933)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node this_assign_63_1_5)
.preheader144.preheader_ifconv:465  %tmp70 = or i1 %brmerge40_demorgan_i_289, %tmp_448_5

ST_59: underflow_23_not_5 (1934)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node this_assign_63_1_5)
.preheader144.preheader_ifconv:466  %underflow_23_not_5 = or i1 %tmp70, %p_38_i_i6_5

ST_59: p_Val2_138_mux_5 (1935)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594 (out node of the LUT)
.preheader144.preheader_ifconv:467  %p_Val2_138_mux_5 = select i1 %brmerge_i_i_i5_5, i8 127, i8 %p_Val2_138_5

ST_59: p_Val2_138_5_411 (1936)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:594 (grouped into LUT with out node this_assign_63_1_5)
.preheader144.preheader_ifconv:468  %p_Val2_138_5_411 = select i1 %underflow_23_5, i8 -128, i8 %p_Val2_138_5

ST_59: this_assign_63_1_5 (1937)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:594 (out node of the LUT)
.preheader144.preheader_ifconv:469  %this_assign_63_1_5 = select i1 %underflow_23_not_5, i8 %p_Val2_138_mux_5, i8 %p_Val2_138_5_411

ST_59: StgValue_1873 (1938)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:594
.preheader144.preheader_ifconv:470  store i8 %this_assign_63_1_5, i8* %ShuffleConvs_1_Downs_143, align 1


 <State 60>: 3.25ns
ST_60: ShuffleConvs_1_Downs_156 (1514)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:46  %ShuffleConvs_1_Downs_156 = load i8* %ShuffleConvs_1_Downs_150, align 1

ST_60: ShuffleConvs_1_Downs_158 (1599)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:131  %ShuffleConvs_1_Downs_158 = load i8* %ShuffleConvs_1_Downs_154, align 1

ST_60: ShuffleConvs_1_Downs_160 (1684)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:216  %ShuffleConvs_1_Downs_160 = load i8* %ShuffleConvs_1_Downs_148, align 1

ST_60: ShuffleConvs_1_Downs_162 (1769)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:301  %ShuffleConvs_1_Downs_162 = load i8* %ShuffleConvs_1_Downs_146, align 1

ST_60: ShuffleConvs_1_Downs_164 (1854)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:386  %ShuffleConvs_1_Downs_164 = load i8* %ShuffleConvs_1_Downs_152, align 1

ST_60: ShuffleConvs_1_Downs_166 (1939)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:471  %ShuffleConvs_1_Downs_166 = load i8* %ShuffleConvs_1_Downs_144, align 1


 <State 61>: 3.25ns
ST_61: ShuffleConvs_1_Downs_156 (1514)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:46  %ShuffleConvs_1_Downs_156 = load i8* %ShuffleConvs_1_Downs_150, align 1

ST_61: ShuffleConvs_1_Downs_158 (1599)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:131  %ShuffleConvs_1_Downs_158 = load i8* %ShuffleConvs_1_Downs_154, align 1

ST_61: ShuffleConvs_1_Downs_160 (1684)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:216  %ShuffleConvs_1_Downs_160 = load i8* %ShuffleConvs_1_Downs_148, align 1

ST_61: ShuffleConvs_1_Downs_162 (1769)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:301  %ShuffleConvs_1_Downs_162 = load i8* %ShuffleConvs_1_Downs_146, align 1

ST_61: ShuffleConvs_1_Downs_164 (1854)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:386  %ShuffleConvs_1_Downs_164 = load i8* %ShuffleConvs_1_Downs_152, align 1

ST_61: ShuffleConvs_1_Downs_166 (1939)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:471  %ShuffleConvs_1_Downs_166 = load i8* %ShuffleConvs_1_Downs_144, align 1


 <State 62>: 6.78ns
ST_62: tmp_210 (1515)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:47  %tmp_210 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_156, i6 0)

ST_62: tmp_323_cast (1516)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:48  %tmp_323_cast = sext i14 %tmp_210 to i17

ST_62: tmp_211 (1517)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:49  %tmp_211 = sext i16 %rr_1_V_140 to i17

ST_62: p_Val2_62 (1518)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:50  %p_Val2_62 = add i17 %tmp_211, %tmp_323_cast

ST_62: tmp_1790 (1519)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:51  %tmp_1790 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_62, i32 16)

ST_62: p_Val2_63 (1520)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:52  %p_Val2_63 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_62, i32 6, i32 13)

ST_62: tmp_212 (1522)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:54  %tmp_212 = zext i1 %tmp_1791 to i8

ST_62: tmp_1792 (1523)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node carry_7)
.preheader144.preheader_ifconv:55  %tmp_1792 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_62, i32 13)

ST_62: p_Val2_64 (1524)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:56  %p_Val2_64 = add i8 %tmp_212, %p_Val2_63

ST_62: tmp_1793 (1525)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:57  %tmp_1793 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_64, i32 7)

ST_62: tmp_213 (1526)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node carry_7)
.preheader144.preheader_ifconv:58  %tmp_213 = xor i1 %tmp_1793, true

ST_62: carry_7 (1527)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595 (out node of the LUT)
.preheader144.preheader_ifconv:59  %carry_7 = and i1 %tmp_1792, %tmp_213

ST_62: p_Result_38 (1529)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:61  %p_Result_38 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_62, i32 15, i32 16)

ST_62: Range2_all_ones_18 (1530)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:62  %Range2_all_ones_18 = icmp eq i2 %p_Result_38, -1

ST_62: p_Result_39 (1531)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:63  %p_Result_39 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_62, i32 14, i32 16)

ST_62: Range1_all_ones_18 (1532)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:64  %Range1_all_ones_18 = icmp eq i3 %p_Result_39, -1

ST_62: Range1_all_zeros_18 (1533)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:65  %Range1_all_zeros_18 = icmp eq i3 %p_Result_39, 0

ST_62: tmp_476_1 (1600)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:132  %tmp_476_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_158, i6 0)

ST_62: tmp_476_1_cast (1601)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:133  %tmp_476_1_cast = sext i14 %tmp_476_1 to i17

ST_62: tmp_477_1 (1602)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:134  %tmp_477_1 = sext i16 %rr_1_V_141 to i17

ST_62: p_Val2_156_1 (1603)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:135  %p_Val2_156_1 = add i17 %tmp_477_1, %tmp_476_1_cast

ST_62: tmp_1800 (1604)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:136  %tmp_1800 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_156_1, i32 16)

ST_62: p_Val2_157_1 (1605)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:137  %p_Val2_157_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_156_1, i32 6, i32 13)

ST_62: tmp_480_1 (1607)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:139  %tmp_480_1 = zext i1 %tmp_1801 to i8

ST_62: tmp_1802 (1608)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node carry_48_1)
.preheader144.preheader_ifconv:140  %tmp_1802 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_156_1, i32 13)

ST_62: p_Val2_158_1 (1609)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:141  %p_Val2_158_1 = add i8 %tmp_480_1, %p_Val2_157_1

ST_62: tmp_1803 (1610)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:142  %tmp_1803 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_158_1, i32 7)

ST_62: tmp_488_1 (1611)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node carry_48_1)
.preheader144.preheader_ifconv:143  %tmp_488_1 = xor i1 %tmp_1803, true

ST_62: carry_48_1 (1612)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595 (out node of the LUT)
.preheader144.preheader_ifconv:144  %carry_48_1 = and i1 %tmp_1802, %tmp_488_1

ST_62: p_Result_296_1 (1614)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:146  %p_Result_296_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_156_1, i32 15, i32 16)

ST_62: Range2_all_ones_18_1 (1615)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:147  %Range2_all_ones_18_1 = icmp eq i2 %p_Result_296_1, -1

ST_62: p_Result_297_1 (1616)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:148  %p_Result_297_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_156_1, i32 14, i32 16)

ST_62: Range1_all_ones_18_1 (1617)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:149  %Range1_all_ones_18_1 = icmp eq i3 %p_Result_297_1, -1

ST_62: Range1_all_zeros_18_1 (1618)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:150  %Range1_all_zeros_18_1 = icmp eq i3 %p_Result_297_1, 0

ST_62: tmp_476_2 (1685)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:217  %tmp_476_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_160, i6 0)

ST_62: tmp_476_2_cast (1686)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:218  %tmp_476_2_cast = sext i14 %tmp_476_2 to i17

ST_62: tmp_477_2 (1687)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:219  %tmp_477_2 = sext i16 %rr_1_V_142 to i17

ST_62: p_Val2_156_2 (1688)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:220  %p_Val2_156_2 = add i17 %tmp_477_2, %tmp_476_2_cast

ST_62: tmp_1810 (1689)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:221  %tmp_1810 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_156_2, i32 16)

ST_62: p_Val2_157_2 (1690)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:222  %p_Val2_157_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_156_2, i32 6, i32 13)

ST_62: tmp_480_2 (1692)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:224  %tmp_480_2 = zext i1 %tmp_1811 to i8

ST_62: tmp_1812 (1693)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node carry_48_2)
.preheader144.preheader_ifconv:225  %tmp_1812 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_156_2, i32 13)

ST_62: p_Val2_158_2 (1694)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:226  %p_Val2_158_2 = add i8 %tmp_480_2, %p_Val2_157_2

ST_62: tmp_1813 (1695)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:227  %tmp_1813 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_158_2, i32 7)

ST_62: tmp_488_2 (1696)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node carry_48_2)
.preheader144.preheader_ifconv:228  %tmp_488_2 = xor i1 %tmp_1813, true

ST_62: carry_48_2 (1697)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595 (out node of the LUT)
.preheader144.preheader_ifconv:229  %carry_48_2 = and i1 %tmp_1812, %tmp_488_2

ST_62: p_Result_296_2 (1699)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:231  %p_Result_296_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_156_2, i32 15, i32 16)

ST_62: Range2_all_ones_18_2 (1700)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:232  %Range2_all_ones_18_2 = icmp eq i2 %p_Result_296_2, -1

ST_62: p_Result_297_2 (1701)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:233  %p_Result_297_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_156_2, i32 14, i32 16)

ST_62: Range1_all_ones_18_2 (1702)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:234  %Range1_all_ones_18_2 = icmp eq i3 %p_Result_297_2, -1

ST_62: Range1_all_zeros_18_2 (1703)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:235  %Range1_all_zeros_18_2 = icmp eq i3 %p_Result_297_2, 0

ST_62: tmp_476_3 (1770)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:302  %tmp_476_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_162, i6 0)

ST_62: tmp_476_3_cast (1771)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:303  %tmp_476_3_cast = sext i14 %tmp_476_3 to i17

ST_62: tmp_477_3 (1772)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:304  %tmp_477_3 = sext i16 %rr_1_V_143 to i17

ST_62: p_Val2_156_3 (1773)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:305  %p_Val2_156_3 = add i17 %tmp_477_3, %tmp_476_3_cast

ST_62: tmp_1820 (1774)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:306  %tmp_1820 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_156_3, i32 16)

ST_62: p_Val2_157_3 (1775)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:307  %p_Val2_157_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_156_3, i32 6, i32 13)

ST_62: tmp_480_3 (1777)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:309  %tmp_480_3 = zext i1 %tmp_1821 to i8

ST_62: tmp_1822 (1778)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node carry_48_3)
.preheader144.preheader_ifconv:310  %tmp_1822 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_156_3, i32 13)

ST_62: p_Val2_158_3 (1779)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:311  %p_Val2_158_3 = add i8 %tmp_480_3, %p_Val2_157_3

ST_62: tmp_1823 (1780)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:312  %tmp_1823 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_158_3, i32 7)

ST_62: tmp_488_3 (1781)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node carry_48_3)
.preheader144.preheader_ifconv:313  %tmp_488_3 = xor i1 %tmp_1823, true

ST_62: carry_48_3 (1782)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595 (out node of the LUT)
.preheader144.preheader_ifconv:314  %carry_48_3 = and i1 %tmp_1822, %tmp_488_3

ST_62: p_Result_296_3 (1784)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:316  %p_Result_296_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_156_3, i32 15, i32 16)

ST_62: Range2_all_ones_18_3 (1785)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:317  %Range2_all_ones_18_3 = icmp eq i2 %p_Result_296_3, -1

ST_62: p_Result_297_3 (1786)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:318  %p_Result_297_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_156_3, i32 14, i32 16)

ST_62: Range1_all_ones_18_3 (1787)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:319  %Range1_all_ones_18_3 = icmp eq i3 %p_Result_297_3, -1

ST_62: Range1_all_zeros_18_3 (1788)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:320  %Range1_all_zeros_18_3 = icmp eq i3 %p_Result_297_3, 0

ST_62: tmp_476_4 (1855)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:387  %tmp_476_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_164, i6 0)

ST_62: tmp_476_4_cast (1856)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:388  %tmp_476_4_cast = sext i14 %tmp_476_4 to i17

ST_62: tmp_477_4 (1857)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:389  %tmp_477_4 = sext i16 %rr_1_V_144 to i17

ST_62: p_Val2_156_4 (1858)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:390  %p_Val2_156_4 = add i17 %tmp_477_4, %tmp_476_4_cast

ST_62: tmp_1830 (1859)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:391  %tmp_1830 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_156_4, i32 16)

ST_62: p_Val2_157_4 (1860)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:392  %p_Val2_157_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_156_4, i32 6, i32 13)

ST_62: tmp_480_4 (1862)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:394  %tmp_480_4 = zext i1 %tmp_1831 to i8

ST_62: tmp_1832 (1863)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node carry_48_4)
.preheader144.preheader_ifconv:395  %tmp_1832 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_156_4, i32 13)

ST_62: p_Val2_158_4 (1864)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:396  %p_Val2_158_4 = add i8 %tmp_480_4, %p_Val2_157_4

ST_62: tmp_1833 (1865)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:397  %tmp_1833 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_158_4, i32 7)

ST_62: tmp_488_4 (1866)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node carry_48_4)
.preheader144.preheader_ifconv:398  %tmp_488_4 = xor i1 %tmp_1833, true

ST_62: carry_48_4 (1867)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595 (out node of the LUT)
.preheader144.preheader_ifconv:399  %carry_48_4 = and i1 %tmp_1832, %tmp_488_4

ST_62: p_Result_296_4 (1869)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:401  %p_Result_296_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_156_4, i32 15, i32 16)

ST_62: Range2_all_ones_18_4 (1870)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:402  %Range2_all_ones_18_4 = icmp eq i2 %p_Result_296_4, -1

ST_62: p_Result_297_4 (1871)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:403  %p_Result_297_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_156_4, i32 14, i32 16)

ST_62: Range1_all_ones_18_4 (1872)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:404  %Range1_all_ones_18_4 = icmp eq i3 %p_Result_297_4, -1

ST_62: Range1_all_zeros_18_4 (1873)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:405  %Range1_all_zeros_18_4 = icmp eq i3 %p_Result_297_4, 0

ST_62: tmp_476_5 (1940)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:472  %tmp_476_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_166, i6 0)

ST_62: tmp_476_5_cast (1941)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:473  %tmp_476_5_cast = sext i14 %tmp_476_5 to i17

ST_62: tmp_477_5 (1942)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:474  %tmp_477_5 = sext i16 %rr_1_V_145 to i17

ST_62: p_Val2_156_5 (1943)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:475  %p_Val2_156_5 = add i17 %tmp_477_5, %tmp_476_5_cast

ST_62: tmp_1840 (1944)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:476  %tmp_1840 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_156_5, i32 16)

ST_62: p_Val2_157_5 (1945)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:477  %p_Val2_157_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_156_5, i32 6, i32 13)

ST_62: tmp_480_5 (1947)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:479  %tmp_480_5 = zext i1 %tmp_1841 to i8

ST_62: tmp_1842 (1948)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node carry_48_5)
.preheader144.preheader_ifconv:480  %tmp_1842 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_156_5, i32 13)

ST_62: p_Val2_158_5 (1949)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:481  %p_Val2_158_5 = add i8 %tmp_480_5, %p_Val2_157_5

ST_62: tmp_1843 (1950)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:482  %tmp_1843 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_158_5, i32 7)

ST_62: tmp_488_5 (1951)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node carry_48_5)
.preheader144.preheader_ifconv:483  %tmp_488_5 = xor i1 %tmp_1843, true

ST_62: carry_48_5 (1952)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595 (out node of the LUT)
.preheader144.preheader_ifconv:484  %carry_48_5 = and i1 %tmp_1842, %tmp_488_5

ST_62: p_Result_296_5 (1954)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:486  %p_Result_296_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_156_5, i32 15, i32 16)

ST_62: Range2_all_ones_18_5 (1955)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:487  %Range2_all_ones_18_5 = icmp eq i2 %p_Result_296_5, -1

ST_62: p_Result_297_5 (1956)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:488  %p_Result_297_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_156_5, i32 14, i32 16)

ST_62: Range1_all_ones_18_5 (1957)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:489  %Range1_all_ones_18_5 = icmp eq i3 %p_Result_297_5, -1

ST_62: Range1_all_zeros_18_5 (1958)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:490  %Range1_all_zeros_18_5 = icmp eq i3 %p_Result_297_5, 0


 <State 63>: 6.21ns
ST_63: tmp_1794 (1528)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge40_demorgan_i_280)
.preheader144.preheader_ifconv:60  %tmp_1794 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_62, i32 14)

ST_63: deleted_zeros_18 (1534)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge_i_i_i9)
.preheader144.preheader_ifconv:66  %deleted_zeros_18 = select i1 %carry_7, i1 %Range1_all_ones_18, i1 %Range1_all_zeros_18

ST_63: tmp_214 (1535)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge40_demorgan_i_280)
.preheader144.preheader_ifconv:67  %tmp_214 = xor i1 %tmp_1794, true

ST_63: p_41_i_i1 (1536)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge40_demorgan_i_280)
.preheader144.preheader_ifconv:68  %p_41_i_i1 = and i1 %Range2_all_ones_18, %tmp_214

ST_63: deleted_ones_18 (1537)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge40_demorgan_i_280)
.preheader144.preheader_ifconv:69  %deleted_ones_18 = select i1 %carry_7, i1 %p_41_i_i1, i1 %Range1_all_ones_18

ST_63: p_38_i_i1 (1538)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:70  %p_38_i_i1 = and i1 %carry_7, %Range1_all_ones_18

ST_63: p_not_i_i9 (1539)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge_i_i_i9)
.preheader144.preheader_ifconv:71  %p_not_i_i9 = xor i1 %deleted_zeros_18, true

ST_63: brmerge_i_i6 (1540)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge_i_i_i9)
.preheader144.preheader_ifconv:72  %brmerge_i_i6 = or i1 %tmp_1793, %p_not_i_i9

ST_63: tmp_215 (1541)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:73  %tmp_215 = xor i1 %tmp_1790, true

ST_63: overflow_24 (1542)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge_i_i_i9)
.preheader144.preheader_ifconv:74  %overflow_24 = and i1 %brmerge_i_i6, %tmp_215

ST_63: brmerge40_demorgan_i_280 (1543)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595 (out node of the LUT)
.preheader144.preheader_ifconv:75  %brmerge40_demorgan_i_280 = and i1 %tmp_1793, %deleted_ones_18

ST_63: tmp51_demorgan (1544)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node underflow_24)
.preheader144.preheader_ifconv:76  %tmp51_demorgan = or i1 %p_38_i_i1, %brmerge40_demorgan_i_280

ST_63: tmp51 (1545)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node underflow_24)
.preheader144.preheader_ifconv:77  %tmp51 = xor i1 %tmp51_demorgan, true

ST_63: underflow_24 (1546)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595 (out node of the LUT)
.preheader144.preheader_ifconv:78  %underflow_24 = and i1 %tmp_1790, %tmp51

ST_63: brmerge_i_i_i9 (1547)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595 (out node of the LUT)
.preheader144.preheader_ifconv:79  %brmerge_i_i_i9 = or i1 %underflow_24, %overflow_24

ST_63: tmp_1804 (1613)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge40_demorgan_i_282)
.preheader144.preheader_ifconv:145  %tmp_1804 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_156_1, i32 14)

ST_63: deleted_zeros_18_1 (1619)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge_i_i_i9_1)
.preheader144.preheader_ifconv:151  %deleted_zeros_18_1 = select i1 %carry_48_1, i1 %Range1_all_ones_18_1, i1 %Range1_all_zeros_18_1

ST_63: tmp_504_1 (1620)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge40_demorgan_i_282)
.preheader144.preheader_ifconv:152  %tmp_504_1 = xor i1 %tmp_1804, true

ST_63: p_41_i_i10_1 (1621)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge40_demorgan_i_282)
.preheader144.preheader_ifconv:153  %p_41_i_i10_1 = and i1 %Range2_all_ones_18_1, %tmp_504_1

ST_63: deleted_ones_18_1 (1622)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge40_demorgan_i_282)
.preheader144.preheader_ifconv:154  %deleted_ones_18_1 = select i1 %carry_48_1, i1 %p_41_i_i10_1, i1 %Range1_all_ones_18_1

ST_63: p_38_i_i10_1 (1623)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:155  %p_38_i_i10_1 = and i1 %carry_48_1, %Range1_all_ones_18_1

ST_63: p_not_i_i9_1 (1624)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge_i_i_i9_1)
.preheader144.preheader_ifconv:156  %p_not_i_i9_1 = xor i1 %deleted_zeros_18_1, true

ST_63: brmerge_i_i15_1 (1625)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge_i_i_i9_1)
.preheader144.preheader_ifconv:157  %brmerge_i_i15_1 = or i1 %tmp_1803, %p_not_i_i9_1

ST_63: tmp_508_1 (1626)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:158  %tmp_508_1 = xor i1 %tmp_1800, true

ST_63: overflow_24_1 (1627)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge_i_i_i9_1)
.preheader144.preheader_ifconv:159  %overflow_24_1 = and i1 %brmerge_i_i15_1, %tmp_508_1

ST_63: brmerge40_demorgan_i_282 (1628)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595 (out node of the LUT)
.preheader144.preheader_ifconv:160  %brmerge40_demorgan_i_282 = and i1 %tmp_1803, %deleted_ones_18_1

ST_63: tmp55_demorgan (1629)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node underflow_24_1)
.preheader144.preheader_ifconv:161  %tmp55_demorgan = or i1 %p_38_i_i10_1, %brmerge40_demorgan_i_282

ST_63: tmp55 (1630)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node underflow_24_1)
.preheader144.preheader_ifconv:162  %tmp55 = xor i1 %tmp55_demorgan, true

ST_63: underflow_24_1 (1631)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595 (out node of the LUT)
.preheader144.preheader_ifconv:163  %underflow_24_1 = and i1 %tmp_1800, %tmp55

ST_63: brmerge_i_i_i9_1 (1632)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595 (out node of the LUT)
.preheader144.preheader_ifconv:164  %brmerge_i_i_i9_1 = or i1 %underflow_24_1, %overflow_24_1

ST_63: tmp_1814 (1698)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge40_demorgan_i_284)
.preheader144.preheader_ifconv:230  %tmp_1814 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_156_2, i32 14)

ST_63: deleted_zeros_18_2 (1704)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge_i_i_i9_2)
.preheader144.preheader_ifconv:236  %deleted_zeros_18_2 = select i1 %carry_48_2, i1 %Range1_all_ones_18_2, i1 %Range1_all_zeros_18_2

ST_63: tmp_504_2 (1705)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge40_demorgan_i_284)
.preheader144.preheader_ifconv:237  %tmp_504_2 = xor i1 %tmp_1814, true

ST_63: p_41_i_i10_2 (1706)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge40_demorgan_i_284)
.preheader144.preheader_ifconv:238  %p_41_i_i10_2 = and i1 %Range2_all_ones_18_2, %tmp_504_2

ST_63: deleted_ones_18_2 (1707)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge40_demorgan_i_284)
.preheader144.preheader_ifconv:239  %deleted_ones_18_2 = select i1 %carry_48_2, i1 %p_41_i_i10_2, i1 %Range1_all_ones_18_2

ST_63: p_38_i_i10_2 (1708)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:240  %p_38_i_i10_2 = and i1 %carry_48_2, %Range1_all_ones_18_2

ST_63: p_not_i_i9_2 (1709)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge_i_i_i9_2)
.preheader144.preheader_ifconv:241  %p_not_i_i9_2 = xor i1 %deleted_zeros_18_2, true

ST_63: brmerge_i_i15_2 (1710)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge_i_i_i9_2)
.preheader144.preheader_ifconv:242  %brmerge_i_i15_2 = or i1 %tmp_1813, %p_not_i_i9_2

ST_63: tmp_508_2 (1711)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:243  %tmp_508_2 = xor i1 %tmp_1810, true

ST_63: overflow_24_2 (1712)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge_i_i_i9_2)
.preheader144.preheader_ifconv:244  %overflow_24_2 = and i1 %brmerge_i_i15_2, %tmp_508_2

ST_63: brmerge40_demorgan_i_284 (1713)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595 (out node of the LUT)
.preheader144.preheader_ifconv:245  %brmerge40_demorgan_i_284 = and i1 %tmp_1813, %deleted_ones_18_2

ST_63: tmp59_demorgan (1714)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node underflow_24_2)
.preheader144.preheader_ifconv:246  %tmp59_demorgan = or i1 %p_38_i_i10_2, %brmerge40_demorgan_i_284

ST_63: tmp59 (1715)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node underflow_24_2)
.preheader144.preheader_ifconv:247  %tmp59 = xor i1 %tmp59_demorgan, true

ST_63: underflow_24_2 (1716)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595 (out node of the LUT)
.preheader144.preheader_ifconv:248  %underflow_24_2 = and i1 %tmp_1810, %tmp59

ST_63: brmerge_i_i_i9_2 (1717)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595 (out node of the LUT)
.preheader144.preheader_ifconv:249  %brmerge_i_i_i9_2 = or i1 %underflow_24_2, %overflow_24_2

ST_63: tmp_1824 (1783)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge40_demorgan_i_286)
.preheader144.preheader_ifconv:315  %tmp_1824 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_156_3, i32 14)

ST_63: deleted_zeros_18_3 (1789)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge_i_i_i9_3)
.preheader144.preheader_ifconv:321  %deleted_zeros_18_3 = select i1 %carry_48_3, i1 %Range1_all_ones_18_3, i1 %Range1_all_zeros_18_3

ST_63: tmp_504_3 (1790)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge40_demorgan_i_286)
.preheader144.preheader_ifconv:322  %tmp_504_3 = xor i1 %tmp_1824, true

ST_63: p_41_i_i10_3 (1791)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge40_demorgan_i_286)
.preheader144.preheader_ifconv:323  %p_41_i_i10_3 = and i1 %Range2_all_ones_18_3, %tmp_504_3

ST_63: deleted_ones_18_3 (1792)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge40_demorgan_i_286)
.preheader144.preheader_ifconv:324  %deleted_ones_18_3 = select i1 %carry_48_3, i1 %p_41_i_i10_3, i1 %Range1_all_ones_18_3

ST_63: p_38_i_i10_3 (1793)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:325  %p_38_i_i10_3 = and i1 %carry_48_3, %Range1_all_ones_18_3

ST_63: p_not_i_i9_3 (1794)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge_i_i_i9_3)
.preheader144.preheader_ifconv:326  %p_not_i_i9_3 = xor i1 %deleted_zeros_18_3, true

ST_63: brmerge_i_i15_3 (1795)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge_i_i_i9_3)
.preheader144.preheader_ifconv:327  %brmerge_i_i15_3 = or i1 %tmp_1823, %p_not_i_i9_3

ST_63: tmp_508_3 (1796)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:328  %tmp_508_3 = xor i1 %tmp_1820, true

ST_63: overflow_24_3 (1797)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge_i_i_i9_3)
.preheader144.preheader_ifconv:329  %overflow_24_3 = and i1 %brmerge_i_i15_3, %tmp_508_3

ST_63: brmerge40_demorgan_i_286 (1798)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595 (out node of the LUT)
.preheader144.preheader_ifconv:330  %brmerge40_demorgan_i_286 = and i1 %tmp_1823, %deleted_ones_18_3

ST_63: tmp63_demorgan (1799)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node underflow_24_3)
.preheader144.preheader_ifconv:331  %tmp63_demorgan = or i1 %p_38_i_i10_3, %brmerge40_demorgan_i_286

ST_63: tmp63 (1800)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node underflow_24_3)
.preheader144.preheader_ifconv:332  %tmp63 = xor i1 %tmp63_demorgan, true

ST_63: underflow_24_3 (1801)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595 (out node of the LUT)
.preheader144.preheader_ifconv:333  %underflow_24_3 = and i1 %tmp_1820, %tmp63

ST_63: brmerge_i_i_i9_3 (1802)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595 (out node of the LUT)
.preheader144.preheader_ifconv:334  %brmerge_i_i_i9_3 = or i1 %underflow_24_3, %overflow_24_3

ST_63: tmp_1834 (1868)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge40_demorgan_i_288)
.preheader144.preheader_ifconv:400  %tmp_1834 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_156_4, i32 14)

ST_63: deleted_zeros_18_4 (1874)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge_i_i_i9_4)
.preheader144.preheader_ifconv:406  %deleted_zeros_18_4 = select i1 %carry_48_4, i1 %Range1_all_ones_18_4, i1 %Range1_all_zeros_18_4

ST_63: tmp_504_4 (1875)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge40_demorgan_i_288)
.preheader144.preheader_ifconv:407  %tmp_504_4 = xor i1 %tmp_1834, true

ST_63: p_41_i_i10_4 (1876)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge40_demorgan_i_288)
.preheader144.preheader_ifconv:408  %p_41_i_i10_4 = and i1 %Range2_all_ones_18_4, %tmp_504_4

ST_63: deleted_ones_18_4 (1877)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge40_demorgan_i_288)
.preheader144.preheader_ifconv:409  %deleted_ones_18_4 = select i1 %carry_48_4, i1 %p_41_i_i10_4, i1 %Range1_all_ones_18_4

ST_63: p_38_i_i10_4 (1878)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:410  %p_38_i_i10_4 = and i1 %carry_48_4, %Range1_all_ones_18_4

ST_63: p_not_i_i9_4 (1879)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge_i_i_i9_4)
.preheader144.preheader_ifconv:411  %p_not_i_i9_4 = xor i1 %deleted_zeros_18_4, true

ST_63: brmerge_i_i15_4 (1880)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge_i_i_i9_4)
.preheader144.preheader_ifconv:412  %brmerge_i_i15_4 = or i1 %tmp_1833, %p_not_i_i9_4

ST_63: tmp_508_4 (1881)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:413  %tmp_508_4 = xor i1 %tmp_1830, true

ST_63: overflow_24_4 (1882)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge_i_i_i9_4)
.preheader144.preheader_ifconv:414  %overflow_24_4 = and i1 %brmerge_i_i15_4, %tmp_508_4

ST_63: brmerge40_demorgan_i_288 (1883)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595 (out node of the LUT)
.preheader144.preheader_ifconv:415  %brmerge40_demorgan_i_288 = and i1 %tmp_1833, %deleted_ones_18_4

ST_63: tmp67_demorgan (1884)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node underflow_24_4)
.preheader144.preheader_ifconv:416  %tmp67_demorgan = or i1 %p_38_i_i10_4, %brmerge40_demorgan_i_288

ST_63: tmp67 (1885)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node underflow_24_4)
.preheader144.preheader_ifconv:417  %tmp67 = xor i1 %tmp67_demorgan, true

ST_63: underflow_24_4 (1886)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595 (out node of the LUT)
.preheader144.preheader_ifconv:418  %underflow_24_4 = and i1 %tmp_1830, %tmp67

ST_63: brmerge_i_i_i9_4 (1887)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595 (out node of the LUT)
.preheader144.preheader_ifconv:419  %brmerge_i_i_i9_4 = or i1 %underflow_24_4, %overflow_24_4

ST_63: tmp_1844 (1953)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge40_demorgan_i_290)
.preheader144.preheader_ifconv:485  %tmp_1844 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_156_5, i32 14)

ST_63: deleted_zeros_18_5 (1959)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge_i_i_i9_5)
.preheader144.preheader_ifconv:491  %deleted_zeros_18_5 = select i1 %carry_48_5, i1 %Range1_all_ones_18_5, i1 %Range1_all_zeros_18_5

ST_63: tmp_504_5 (1960)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge40_demorgan_i_290)
.preheader144.preheader_ifconv:492  %tmp_504_5 = xor i1 %tmp_1844, true

ST_63: p_41_i_i10_5 (1961)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge40_demorgan_i_290)
.preheader144.preheader_ifconv:493  %p_41_i_i10_5 = and i1 %Range2_all_ones_18_5, %tmp_504_5

ST_63: deleted_ones_18_5 (1962)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge40_demorgan_i_290)
.preheader144.preheader_ifconv:494  %deleted_ones_18_5 = select i1 %carry_48_5, i1 %p_41_i_i10_5, i1 %Range1_all_ones_18_5

ST_63: p_38_i_i10_5 (1963)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:495  %p_38_i_i10_5 = and i1 %carry_48_5, %Range1_all_ones_18_5

ST_63: p_not_i_i9_5 (1964)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge_i_i_i9_5)
.preheader144.preheader_ifconv:496  %p_not_i_i9_5 = xor i1 %deleted_zeros_18_5, true

ST_63: brmerge_i_i15_5 (1965)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge_i_i_i9_5)
.preheader144.preheader_ifconv:497  %brmerge_i_i15_5 = or i1 %tmp_1843, %p_not_i_i9_5

ST_63: tmp_508_5 (1966)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:498  %tmp_508_5 = xor i1 %tmp_1840, true

ST_63: overflow_24_5 (1967)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node brmerge_i_i_i9_5)
.preheader144.preheader_ifconv:499  %overflow_24_5 = and i1 %brmerge_i_i15_5, %tmp_508_5

ST_63: brmerge40_demorgan_i_290 (1968)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595 (out node of the LUT)
.preheader144.preheader_ifconv:500  %brmerge40_demorgan_i_290 = and i1 %tmp_1843, %deleted_ones_18_5

ST_63: tmp71_demorgan (1969)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node underflow_24_5)
.preheader144.preheader_ifconv:501  %tmp71_demorgan = or i1 %p_38_i_i10_5, %brmerge40_demorgan_i_290

ST_63: tmp71 (1970)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node underflow_24_5)
.preheader144.preheader_ifconv:502  %tmp71 = xor i1 %tmp71_demorgan, true

ST_63: underflow_24_5 (1971)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595 (out node of the LUT)
.preheader144.preheader_ifconv:503  %underflow_24_5 = and i1 %tmp_1840, %tmp71

ST_63: brmerge_i_i_i9_5 (1972)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595 (out node of the LUT)
.preheader144.preheader_ifconv:504  %brmerge_i_i_i9_5 = or i1 %underflow_24_5, %overflow_24_5


 <State 64>: 7.39ns
ST_64: tmp52 (1548)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node this_assign_64_1)
.preheader144.preheader_ifconv:80  %tmp52 = or i1 %brmerge40_demorgan_i_280, %tmp_215

ST_64: underflow_24_not (1549)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node this_assign_64_1)
.preheader144.preheader_ifconv:81  %underflow_24_not = or i1 %tmp52, %p_38_i_i1

ST_64: p_Val2_158_mux (1550)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595 (out node of the LUT)
.preheader144.preheader_ifconv:82  %p_Val2_158_mux = select i1 %brmerge_i_i_i9, i8 127, i8 %p_Val2_64

ST_64: p_Val2_8 (1551)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node this_assign_64_1)
.preheader144.preheader_ifconv:83  %p_Val2_8 = select i1 %underflow_24, i8 -128, i8 %p_Val2_64

ST_64: this_assign_64_1 (1552)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595 (out node of the LUT)
.preheader144.preheader_ifconv:84  %this_assign_64_1 = select i1 %underflow_24_not, i8 %p_Val2_158_mux, i8 %p_Val2_8

ST_64: StgValue_2083 (1553)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:85  store i8 %this_assign_64_1, i8* %ShuffleConvs_1_Downs_150, align 1

ST_64: tmp56 (1633)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node this_assign_64_1_1)
.preheader144.preheader_ifconv:165  %tmp56 = or i1 %brmerge40_demorgan_i_282, %tmp_508_1

ST_64: underflow_24_not_1 (1634)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node this_assign_64_1_1)
.preheader144.preheader_ifconv:166  %underflow_24_not_1 = or i1 %tmp56, %p_38_i_i10_1

ST_64: p_Val2_158_mux_1 (1635)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595 (out node of the LUT)
.preheader144.preheader_ifconv:167  %p_Val2_158_mux_1 = select i1 %brmerge_i_i_i9_1, i8 127, i8 %p_Val2_158_1

ST_64: p_Val2_158_1_404 (1636)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node this_assign_64_1_1)
.preheader144.preheader_ifconv:168  %p_Val2_158_1_404 = select i1 %underflow_24_1, i8 -128, i8 %p_Val2_158_1

ST_64: this_assign_64_1_1 (1637)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595 (out node of the LUT)
.preheader144.preheader_ifconv:169  %this_assign_64_1_1 = select i1 %underflow_24_not_1, i8 %p_Val2_158_mux_1, i8 %p_Val2_158_1_404

ST_64: StgValue_2089 (1638)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:170  store i8 %this_assign_64_1_1, i8* %ShuffleConvs_1_Downs_154, align 1

ST_64: tmp60 (1718)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node this_assign_64_1_2)
.preheader144.preheader_ifconv:250  %tmp60 = or i1 %brmerge40_demorgan_i_284, %tmp_508_2

ST_64: underflow_24_not_2 (1719)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node this_assign_64_1_2)
.preheader144.preheader_ifconv:251  %underflow_24_not_2 = or i1 %tmp60, %p_38_i_i10_2

ST_64: p_Val2_158_mux_2 (1720)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595 (out node of the LUT)
.preheader144.preheader_ifconv:252  %p_Val2_158_mux_2 = select i1 %brmerge_i_i_i9_2, i8 127, i8 %p_Val2_158_2

ST_64: p_Val2_158_2_406 (1721)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node this_assign_64_1_2)
.preheader144.preheader_ifconv:253  %p_Val2_158_2_406 = select i1 %underflow_24_2, i8 -128, i8 %p_Val2_158_2

ST_64: this_assign_64_1_2 (1722)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595 (out node of the LUT)
.preheader144.preheader_ifconv:254  %this_assign_64_1_2 = select i1 %underflow_24_not_2, i8 %p_Val2_158_mux_2, i8 %p_Val2_158_2_406

ST_64: StgValue_2095 (1723)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:255  store i8 %this_assign_64_1_2, i8* %ShuffleConvs_1_Downs_148, align 1

ST_64: tmp64 (1803)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node this_assign_64_1_3)
.preheader144.preheader_ifconv:335  %tmp64 = or i1 %brmerge40_demorgan_i_286, %tmp_508_3

ST_64: underflow_24_not_3 (1804)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node this_assign_64_1_3)
.preheader144.preheader_ifconv:336  %underflow_24_not_3 = or i1 %tmp64, %p_38_i_i10_3

ST_64: p_Val2_158_mux_3 (1805)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595 (out node of the LUT)
.preheader144.preheader_ifconv:337  %p_Val2_158_mux_3 = select i1 %brmerge_i_i_i9_3, i8 127, i8 %p_Val2_158_3

ST_64: p_Val2_158_3_408 (1806)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node this_assign_64_1_3)
.preheader144.preheader_ifconv:338  %p_Val2_158_3_408 = select i1 %underflow_24_3, i8 -128, i8 %p_Val2_158_3

ST_64: this_assign_64_1_3 (1807)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595 (out node of the LUT)
.preheader144.preheader_ifconv:339  %this_assign_64_1_3 = select i1 %underflow_24_not_3, i8 %p_Val2_158_mux_3, i8 %p_Val2_158_3_408

ST_64: StgValue_2101 (1808)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:340  store i8 %this_assign_64_1_3, i8* %ShuffleConvs_1_Downs_146, align 1

ST_64: tmp68 (1888)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node this_assign_64_1_4)
.preheader144.preheader_ifconv:420  %tmp68 = or i1 %brmerge40_demorgan_i_288, %tmp_508_4

ST_64: underflow_24_not_4 (1889)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node this_assign_64_1_4)
.preheader144.preheader_ifconv:421  %underflow_24_not_4 = or i1 %tmp68, %p_38_i_i10_4

ST_64: p_Val2_158_mux_4 (1890)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595 (out node of the LUT)
.preheader144.preheader_ifconv:422  %p_Val2_158_mux_4 = select i1 %brmerge_i_i_i9_4, i8 127, i8 %p_Val2_158_4

ST_64: p_Val2_158_4_410 (1891)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node this_assign_64_1_4)
.preheader144.preheader_ifconv:423  %p_Val2_158_4_410 = select i1 %underflow_24_4, i8 -128, i8 %p_Val2_158_4

ST_64: this_assign_64_1_4 (1892)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595 (out node of the LUT)
.preheader144.preheader_ifconv:424  %this_assign_64_1_4 = select i1 %underflow_24_not_4, i8 %p_Val2_158_mux_4, i8 %p_Val2_158_4_410

ST_64: StgValue_2107 (1893)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:425  store i8 %this_assign_64_1_4, i8* %ShuffleConvs_1_Downs_152, align 1

ST_64: tmp72 (1973)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node this_assign_64_1_5)
.preheader144.preheader_ifconv:505  %tmp72 = or i1 %brmerge40_demorgan_i_290, %tmp_508_5

ST_64: underflow_24_not_5 (1974)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node this_assign_64_1_5)
.preheader144.preheader_ifconv:506  %underflow_24_not_5 = or i1 %tmp72, %p_38_i_i10_5

ST_64: p_Val2_158_mux_5 (1975)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595 (out node of the LUT)
.preheader144.preheader_ifconv:507  %p_Val2_158_mux_5 = select i1 %brmerge_i_i_i9_5, i8 127, i8 %p_Val2_158_5

ST_64: p_Val2_158_5_412 (1976)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:595 (grouped into LUT with out node this_assign_64_1_5)
.preheader144.preheader_ifconv:508  %p_Val2_158_5_412 = select i1 %underflow_24_5, i8 -128, i8 %p_Val2_158_5

ST_64: this_assign_64_1_5 (1977)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:595 (out node of the LUT)
.preheader144.preheader_ifconv:509  %this_assign_64_1_5 = select i1 %underflow_24_not_5, i8 %p_Val2_158_mux_5, i8 %p_Val2_158_5_412

ST_64: StgValue_2113 (1978)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:595
.preheader144.preheader_ifconv:510  store i8 %this_assign_64_1_5, i8* %ShuffleConvs_1_Downs_144, align 1

ST_64: StgValue_2114 (1979)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:589
.preheader144.preheader_ifconv:511  br label %.preheader145


 <State 65>: 4.64ns
ST_65: h12 (1989)  [1/1] 0.00ns
.preheader143:0  %h12 = phi i5 [ %h_4, %8 ], [ 1, %.preheader143.preheader ]

ST_65: h12_cast_cast (1990)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:600
.preheader143:1  %h12_cast_cast = zext i5 %h12 to i11

ST_65: tmp_427 (1991)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:600
.preheader143:2  %tmp_427 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %h12, i4 0)

ST_65: p_shl22_cast (1992)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:600
.preheader143:3  %p_shl22_cast = zext i9 %tmp_427 to i10

ST_65: tmp_428 (1993)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:600
.preheader143:4  %tmp_428 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h12, i1 false)

ST_65: p_shl23_cast (1994)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:600
.preheader143:5  %p_shl23_cast = zext i6 %tmp_428 to i10

ST_65: tmp_429 (1995)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:600
.preheader143:6  %tmp_429 = add i10 %p_shl23_cast, %p_shl22_cast

ST_65: tmp_430 (1996)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:600
.preheader143:7  %tmp_430 = add i10 %tmp_429, 324

ST_65: exitcond35 (1997)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:600
.preheader143:8  %exitcond35 = icmp eq i5 %h12, -15

ST_65: empty_413 (1998)  [1/1] 0.00ns
.preheader143:9  %empty_413 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_65: StgValue_2125 (1999)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:600
.preheader143:10  br i1 %exitcond35, label %.preheader.preheader, label %.preheader142.preheader

ST_65: StgValue_2126 (2001)  [1/1] 1.59ns
.preheader142.preheader:0  br label %.preheader142

ST_65: StgValue_2127 (2582)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:628
.preheader.preheader:0  br label %.preheader


 <State 66>: 3.31ns
ST_66: w13 (2003)  [1/1] 0.00ns
.preheader142:0  %w13 = phi i5 [ %w_29, %7 ], [ 1, %.preheader142.preheader ]

ST_66: w13_cast_cast1 (2004)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:601
.preheader142:1  %w13_cast_cast1 = zext i5 %w13 to i15

ST_66: w13_cast_cast (2005)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:601
.preheader142:2  %w13_cast_cast = zext i5 %w13 to i10

ST_66: tmp_440 (2006)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:600
.preheader142:3  %tmp_440 = add i10 %tmp_429, %w13_cast_cast

ST_66: tmp_476_cast (2007)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:600
.preheader142:4  %tmp_476_cast = zext i10 %tmp_440 to i32

ST_66: ShuffleConvs_1_Downs_167 (2008)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:600
.preheader142:5  %ShuffleConvs_1_Downs_167 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_13, i32 0, i32 %tmp_476_cast

ST_66: tmp_441 (2009)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:600
.preheader142:6  %tmp_441 = add i10 %tmp_430, %w13_cast_cast

ST_66: tmp_477_cast (2010)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:600
.preheader142:7  %tmp_477_cast = zext i10 %tmp_441 to i32

ST_66: ShuffleConvs_1_Downs_168 (2011)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:600
.preheader142:8  %ShuffleConvs_1_Downs_168 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_13, i32 0, i32 %tmp_477_cast

ST_66: ShuffleConvs_1_Downs_169 (2012)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:600
.preheader142:9  %ShuffleConvs_1_Downs_169 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_12, i32 0, i32 %tmp_476_cast

ST_66: ShuffleConvs_1_Downs_170 (2013)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:600
.preheader142:10  %ShuffleConvs_1_Downs_170 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_12, i32 0, i32 %tmp_477_cast

ST_66: ShuffleConvs_1_Downs_171 (2014)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:600
.preheader142:11  %ShuffleConvs_1_Downs_171 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_7, i32 0, i32 %tmp_476_cast

ST_66: ShuffleConvs_1_Downs_172 (2015)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:600
.preheader142:12  %ShuffleConvs_1_Downs_172 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_7, i32 0, i32 %tmp_477_cast

ST_66: ShuffleConvs_1_Downs_173 (2016)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:600
.preheader142:13  %ShuffleConvs_1_Downs_173 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_10, i32 0, i32 %tmp_476_cast

ST_66: ShuffleConvs_1_Downs_174 (2017)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:600
.preheader142:14  %ShuffleConvs_1_Downs_174 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_10, i32 0, i32 %tmp_477_cast

ST_66: ShuffleConvs_1_Downs_175 (2018)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:600
.preheader142:15  %ShuffleConvs_1_Downs_175 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_9, i32 0, i32 %tmp_476_cast

ST_66: ShuffleConvs_1_Downs_176 (2019)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:600
.preheader142:16  %ShuffleConvs_1_Downs_176 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_9, i32 0, i32 %tmp_477_cast

ST_66: ShuffleConvs_1_Downs_177 (2020)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:600
.preheader142:17  %ShuffleConvs_1_Downs_177 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_8, i32 0, i32 %tmp_476_cast

ST_66: ShuffleConvs_1_Downs_178 (2021)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:600
.preheader142:18  %ShuffleConvs_1_Downs_178 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_8, i32 0, i32 %tmp_477_cast

ST_66: exitcond38 (2022)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:601
.preheader142:19  %exitcond38 = icmp eq i5 %w13, -15

ST_66: empty_414 (2023)  [1/1] 0.00ns
.preheader142:20  %empty_414 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_66: StgValue_2149 (2024)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:601
.preheader142:21  br i1 %exitcond38, label %8, label %.preheader141.preheader

ST_66: StgValue_2150 (2026)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:602
.preheader141.preheader:0  br label %.preheader141

ST_66: h_4 (2579)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:600
:0  %h_4 = add i5 %h12, 1

ST_66: StgValue_2152 (2580)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:600
:1  br label %.preheader143


 <State 67>: 7.63ns
ST_67: ci10 (2028)  [1/1] 0.00ns
.preheader141:0  %ci10 = phi i6 [ %ci_12, %.preheader140.preheader_ifconv ], [ 0, %.preheader141.preheader ]

ST_67: ci10_cast (2029)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:602
.preheader141:1  %ci10_cast = zext i6 %ci10 to i32

ST_67: ci10_cast_cast (2030)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:602
.preheader141:2  %ci10_cast_cast = zext i6 %ci10 to i7

ST_67: tmp_456 (2031)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:602
.preheader141:3  %tmp_456 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %ci10, i4 0)

ST_67: p_shl26_cast (2032)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:602
.preheader141:4  %p_shl26_cast = zext i10 %tmp_456 to i11

ST_67: tmp_457 (2033)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:602
.preheader141:5  %tmp_457 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %ci10, i1 false)

ST_67: p_shl27_cast (2034)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader141:6  %p_shl27_cast = zext i7 %tmp_457 to i11

ST_67: tmp_458 (2035)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader141:7  %tmp_458 = add i11 %p_shl26_cast, %p_shl27_cast

ST_67: tmp_459 (2036)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader141:8  %tmp_459 = add i11 %h12_cast_cast, %tmp_458

ST_67: p_shl24_cast (2037)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader141:9  %p_shl24_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_459, i4 0)

ST_67: tmp_1845 (2038)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader141:10  %tmp_1845 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_459, i1 false)

ST_67: p_shl25_cast (2039)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader141:11  %p_shl25_cast = zext i12 %tmp_1845 to i15

ST_67: tmp_460 (2040)  [1/1] 1.94ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader141:12  %tmp_460 = add i15 %p_shl24_cast, %p_shl25_cast

ST_67: tmp_461 (2041)  [1/1] 1.94ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader141:13  %tmp_461 = add i15 %w13_cast_cast1, %tmp_460

ST_67: tmp_505_cast (2042)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader141:14  %tmp_505_cast = zext i15 %tmp_461 to i32

ST_67: input_V_addr_7 (2043)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader141:15  %input_V_addr_7 = getelementptr [15552 x i8]* %input_V, i32 0, i32 %tmp_505_cast

ST_67: weight_18_V_addr (2044)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:602
.preheader141:16  %weight_18_V_addr = getelementptr [96 x i8]* %weight_18_V, i32 0, i32 %ci10_cast

ST_67: tmp_462 (2045)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:602
.preheader141:17  %tmp_462 = add i7 %ci10_cast_cast, 48

ST_67: tmp_506_cast (2046)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:602
.preheader141:18  %tmp_506_cast = zext i7 %tmp_462 to i32

ST_67: weight_18_V_addr_8 (2047)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:602
.preheader141:19  %weight_18_V_addr_8 = getelementptr [96 x i8]* %weight_18_V, i32 0, i32 %tmp_506_cast

ST_67: weight_19_V_addr (2048)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:602
.preheader141:20  %weight_19_V_addr = getelementptr [96 x i8]* %weight_19_V, i32 0, i32 %ci10_cast

ST_67: weight_19_V_addr_8 (2049)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:602
.preheader141:21  %weight_19_V_addr_8 = getelementptr [96 x i8]* %weight_19_V, i32 0, i32 %tmp_506_cast

ST_67: weight_20_V_addr (2050)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:602
.preheader141:22  %weight_20_V_addr = getelementptr [96 x i8]* %weight_20_V, i32 0, i32 %ci10_cast

ST_67: weight_20_V_addr_8 (2051)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:602
.preheader141:23  %weight_20_V_addr_8 = getelementptr [96 x i8]* %weight_20_V, i32 0, i32 %tmp_506_cast

ST_67: weight_21_V_addr (2052)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:602
.preheader141:24  %weight_21_V_addr = getelementptr [96 x i8]* %weight_21_V, i32 0, i32 %ci10_cast

ST_67: weight_21_V_addr_8 (2053)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:602
.preheader141:25  %weight_21_V_addr_8 = getelementptr [96 x i8]* %weight_21_V, i32 0, i32 %tmp_506_cast

ST_67: weight_22_V_addr (2054)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:602
.preheader141:26  %weight_22_V_addr = getelementptr [96 x i8]* %weight_22_V, i32 0, i32 %ci10_cast

ST_67: weight_22_V_addr_8 (2055)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:602
.preheader141:27  %weight_22_V_addr_8 = getelementptr [96 x i8]* %weight_22_V, i32 0, i32 %tmp_506_cast

ST_67: weight_23_V_addr (2056)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:602
.preheader141:28  %weight_23_V_addr = getelementptr [96 x i8]* %weight_23_V, i32 0, i32 %ci10_cast

ST_67: weight_23_V_addr_8 (2057)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:602
.preheader141:29  %weight_23_V_addr_8 = getelementptr [96 x i8]* %weight_23_V, i32 0, i32 %tmp_506_cast

ST_67: exitcond41 (2058)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:602
.preheader141:30  %exitcond41 = icmp eq i6 %ci10, -16

ST_67: empty_415 (2059)  [1/1] 0.00ns
.preheader141:31  %empty_415 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_67: ci_12 (2060)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:602
.preheader141:32  %ci_12 = add i6 %ci10, 1

ST_67: StgValue_2186 (2061)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:602
.preheader141:33  br i1 %exitcond41, label %7, label %.preheader140.preheader_ifconv

ST_67: w_29 (2576)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:601
:0  %w_29 = add i5 %w13, 1

ST_67: StgValue_2188 (2577)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:601
:1  br label %.preheader142


 <State 68>: 3.25ns
ST_68: input_V_load_7 (2065)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:2  %input_V_load_7 = load i8* %input_V_addr_7, align 1


 <State 69>: 3.25ns
ST_69: weight_18_V_load (2063)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:0  %weight_18_V_load = load i8* %weight_18_V_addr, align 1

ST_69: weight_18_V_load_8 (2064)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:1  %weight_18_V_load_8 = load i8* %weight_18_V_addr_8, align 1

ST_69: input_V_load_7 (2065)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:2  %input_V_load_7 = load i8* %input_V_addr_7, align 1

ST_69: weight_19_V_load (2149)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:86  %weight_19_V_load = load i8* %weight_19_V_addr, align 1

ST_69: weight_19_V_load_8 (2150)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:87  %weight_19_V_load_8 = load i8* %weight_19_V_addr_8, align 1

ST_69: weight_20_V_load (2234)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:171  %weight_20_V_load = load i8* %weight_20_V_addr, align 1

ST_69: weight_20_V_load_8 (2235)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:172  %weight_20_V_load_8 = load i8* %weight_20_V_addr_8, align 1

ST_69: weight_21_V_load (2319)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:256  %weight_21_V_load = load i8* %weight_21_V_addr, align 1

ST_69: weight_21_V_load_8 (2320)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:257  %weight_21_V_load_8 = load i8* %weight_21_V_addr_8, align 1

ST_69: weight_22_V_load (2404)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:341  %weight_22_V_load = load i8* %weight_22_V_addr, align 1

ST_69: weight_22_V_load_8 (2405)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:342  %weight_22_V_load_8 = load i8* %weight_22_V_addr_8, align 1

ST_69: weight_23_V_load (2489)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:426  %weight_23_V_load = load i8* %weight_23_V_addr, align 1

ST_69: weight_23_V_load_8 (2490)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:427  %weight_23_V_load_8 = load i8* %weight_23_V_addr_8, align 1


 <State 70>: 8.14ns
ST_70: weight_18_V_load (2063)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:0  %weight_18_V_load = load i8* %weight_18_V_addr, align 1

ST_70: weight_18_V_load_8 (2064)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:1  %weight_18_V_load_8 = load i8* %weight_18_V_addr_8, align 1

ST_70: MUL_DP_ret121 (2066)  [4/4] 5.84ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:3  %MUL_DP_ret121 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load, i8 %weight_18_V_load_8, i8 %input_V_load_7)

ST_70: weight_19_V_load (2149)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:86  %weight_19_V_load = load i8* %weight_19_V_addr, align 1

ST_70: weight_19_V_load_8 (2150)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:87  %weight_19_V_load_8 = load i8* %weight_19_V_addr_8, align 1

ST_70: MUL_DP_ret125 (2151)  [4/4] 5.84ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:88  %MUL_DP_ret125 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load, i8 %weight_19_V_load_8, i8 %input_V_load_7)

ST_70: weight_20_V_load (2234)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:171  %weight_20_V_load = load i8* %weight_20_V_addr, align 1

ST_70: weight_20_V_load_8 (2235)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:172  %weight_20_V_load_8 = load i8* %weight_20_V_addr_8, align 1

ST_70: MUL_DP_ret129 (2236)  [4/4] 5.84ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:173  %MUL_DP_ret129 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load, i8 %weight_20_V_load_8, i8 %input_V_load_7)

ST_70: weight_21_V_load (2319)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:256  %weight_21_V_load = load i8* %weight_21_V_addr, align 1

ST_70: weight_21_V_load_8 (2320)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:257  %weight_21_V_load_8 = load i8* %weight_21_V_addr_8, align 1

ST_70: MUL_DP_ret133 (2321)  [4/4] 5.84ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:258  %MUL_DP_ret133 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load, i8 %weight_21_V_load_8, i8 %input_V_load_7)

ST_70: weight_22_V_load (2404)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:341  %weight_22_V_load = load i8* %weight_22_V_addr, align 1

ST_70: weight_22_V_load_8 (2405)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:342  %weight_22_V_load_8 = load i8* %weight_22_V_addr_8, align 1

ST_70: MUL_DP_ret137 (2406)  [4/4] 5.84ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:343  %MUL_DP_ret137 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load, i8 %weight_22_V_load_8, i8 %input_V_load_7)

ST_70: weight_23_V_load (2489)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:426  %weight_23_V_load = load i8* %weight_23_V_addr, align 1

ST_70: weight_23_V_load_8 (2490)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:427  %weight_23_V_load_8 = load i8* %weight_23_V_addr_8, align 1

ST_70: MUL_DP_ret (2491)  [4/4] 5.84ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:428  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load, i8 %weight_23_V_load_8, i8 %input_V_load_7)


 <State 71>: 8.75ns
ST_71: MUL_DP_ret121 (2066)  [3/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:3  %MUL_DP_ret121 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load, i8 %weight_18_V_load_8, i8 %input_V_load_7)

ST_71: MUL_DP_ret125 (2151)  [3/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:88  %MUL_DP_ret125 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load, i8 %weight_19_V_load_8, i8 %input_V_load_7)

ST_71: MUL_DP_ret129 (2236)  [3/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:173  %MUL_DP_ret129 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load, i8 %weight_20_V_load_8, i8 %input_V_load_7)

ST_71: MUL_DP_ret133 (2321)  [3/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:258  %MUL_DP_ret133 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load, i8 %weight_21_V_load_8, i8 %input_V_load_7)

ST_71: MUL_DP_ret137 (2406)  [3/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:343  %MUL_DP_ret137 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load, i8 %weight_22_V_load_8, i8 %input_V_load_7)

ST_71: MUL_DP_ret (2491)  [3/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:428  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load, i8 %weight_23_V_load_8, i8 %input_V_load_7)


 <State 72>: 8.75ns
ST_72: MUL_DP_ret121 (2066)  [2/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:3  %MUL_DP_ret121 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load, i8 %weight_18_V_load_8, i8 %input_V_load_7)

ST_72: ShuffleConvs_1_Downs_179 (2069)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:6  %ShuffleConvs_1_Downs_179 = load i8* %ShuffleConvs_1_Downs_167, align 1

ST_72: MUL_DP_ret125 (2151)  [2/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:88  %MUL_DP_ret125 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load, i8 %weight_19_V_load_8, i8 %input_V_load_7)

ST_72: ShuffleConvs_1_Downs_181 (2154)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:91  %ShuffleConvs_1_Downs_181 = load i8* %ShuffleConvs_1_Downs_169, align 1

ST_72: MUL_DP_ret129 (2236)  [2/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:173  %MUL_DP_ret129 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load, i8 %weight_20_V_load_8, i8 %input_V_load_7)

ST_72: ShuffleConvs_1_Downs_183 (2239)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:176  %ShuffleConvs_1_Downs_183 = load i8* %ShuffleConvs_1_Downs_173, align 1

ST_72: MUL_DP_ret133 (2321)  [2/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:258  %MUL_DP_ret133 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load, i8 %weight_21_V_load_8, i8 %input_V_load_7)

ST_72: ShuffleConvs_1_Downs_185 (2324)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:261  %ShuffleConvs_1_Downs_185 = load i8* %ShuffleConvs_1_Downs_175, align 1

ST_72: MUL_DP_ret137 (2406)  [2/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:343  %MUL_DP_ret137 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load, i8 %weight_22_V_load_8, i8 %input_V_load_7)

ST_72: ShuffleConvs_1_Downs_187 (2409)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:346  %ShuffleConvs_1_Downs_187 = load i8* %ShuffleConvs_1_Downs_177, align 1

ST_72: MUL_DP_ret (2491)  [2/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:428  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load, i8 %weight_23_V_load_8, i8 %input_V_load_7)

ST_72: ShuffleConvs_1_Downs_189 (2494)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:431  %ShuffleConvs_1_Downs_189 = load i8* %ShuffleConvs_1_Downs_171, align 1


 <State 73>: 3.25ns
ST_73: MUL_DP_ret121 (2066)  [1/4] 2.39ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:3  %MUL_DP_ret121 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load, i8 %weight_18_V_load_8, i8 %input_V_load_7)

ST_73: rr_0_V_146 (2067)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:4  %rr_0_V_146 = extractvalue { i16, i16 } %MUL_DP_ret121, 0

ST_73: rr_1_V_146 (2068)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:5  %rr_1_V_146 = extractvalue { i16, i16 } %MUL_DP_ret121, 1

ST_73: ShuffleConvs_1_Downs_179 (2069)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:6  %ShuffleConvs_1_Downs_179 = load i8* %ShuffleConvs_1_Downs_167, align 1

ST_73: tmp_1847 (2076)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:13  %tmp_1847 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_146, i32 5)

ST_73: tmp_1852 (2116)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:53  %tmp_1852 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_146, i32 5)

ST_73: MUL_DP_ret125 (2151)  [1/4] 2.39ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:88  %MUL_DP_ret125 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load, i8 %weight_19_V_load_8, i8 %input_V_load_7)

ST_73: rr_0_V_147 (2152)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:89  %rr_0_V_147 = extractvalue { i16, i16 } %MUL_DP_ret125, 0

ST_73: rr_1_V_147 (2153)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:90  %rr_1_V_147 = extractvalue { i16, i16 } %MUL_DP_ret125, 1

ST_73: ShuffleConvs_1_Downs_181 (2154)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:91  %ShuffleConvs_1_Downs_181 = load i8* %ShuffleConvs_1_Downs_169, align 1

ST_73: tmp_1857 (2161)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:98  %tmp_1857 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_147, i32 5)

ST_73: tmp_1862 (2201)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:138  %tmp_1862 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_147, i32 5)

ST_73: MUL_DP_ret129 (2236)  [1/4] 2.39ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:173  %MUL_DP_ret129 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load, i8 %weight_20_V_load_8, i8 %input_V_load_7)

ST_73: rr_0_V_148 (2237)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:174  %rr_0_V_148 = extractvalue { i16, i16 } %MUL_DP_ret129, 0

ST_73: rr_1_V_148 (2238)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:175  %rr_1_V_148 = extractvalue { i16, i16 } %MUL_DP_ret129, 1

ST_73: ShuffleConvs_1_Downs_183 (2239)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:176  %ShuffleConvs_1_Downs_183 = load i8* %ShuffleConvs_1_Downs_173, align 1

ST_73: tmp_1867 (2246)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:183  %tmp_1867 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_148, i32 5)

ST_73: tmp_1872 (2286)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:223  %tmp_1872 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_148, i32 5)

ST_73: MUL_DP_ret133 (2321)  [1/4] 2.39ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:258  %MUL_DP_ret133 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load, i8 %weight_21_V_load_8, i8 %input_V_load_7)

ST_73: rr_0_V_149 (2322)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:259  %rr_0_V_149 = extractvalue { i16, i16 } %MUL_DP_ret133, 0

ST_73: rr_1_V_149 (2323)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:260  %rr_1_V_149 = extractvalue { i16, i16 } %MUL_DP_ret133, 1

ST_73: ShuffleConvs_1_Downs_185 (2324)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:261  %ShuffleConvs_1_Downs_185 = load i8* %ShuffleConvs_1_Downs_175, align 1

ST_73: tmp_1877 (2331)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:268  %tmp_1877 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_149, i32 5)

ST_73: tmp_1882 (2371)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:308  %tmp_1882 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_149, i32 5)

ST_73: MUL_DP_ret137 (2406)  [1/4] 2.39ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:343  %MUL_DP_ret137 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load, i8 %weight_22_V_load_8, i8 %input_V_load_7)

ST_73: rr_0_V_150 (2407)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:344  %rr_0_V_150 = extractvalue { i16, i16 } %MUL_DP_ret137, 0

ST_73: rr_1_V_150 (2408)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:345  %rr_1_V_150 = extractvalue { i16, i16 } %MUL_DP_ret137, 1

ST_73: ShuffleConvs_1_Downs_187 (2409)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:346  %ShuffleConvs_1_Downs_187 = load i8* %ShuffleConvs_1_Downs_177, align 1

ST_73: tmp_1887 (2416)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:353  %tmp_1887 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_150, i32 5)

ST_73: tmp_1892 (2456)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:393  %tmp_1892 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_150, i32 5)

ST_73: MUL_DP_ret (2491)  [1/4] 2.39ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:428  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load, i8 %weight_23_V_load_8, i8 %input_V_load_7)

ST_73: rr_0_V_151 (2492)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:429  %rr_0_V_151 = extractvalue { i16, i16 } %MUL_DP_ret, 0

ST_73: rr_1_V_151 (2493)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:605
.preheader140.preheader_ifconv:430  %rr_1_V_151 = extractvalue { i16, i16 } %MUL_DP_ret, 1

ST_73: ShuffleConvs_1_Downs_189 (2494)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:431  %ShuffleConvs_1_Downs_189 = load i8* %ShuffleConvs_1_Downs_171, align 1

ST_73: tmp_1897 (2501)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:438  %tmp_1897 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_151, i32 5)

ST_73: tmp_1902 (2541)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:478  %tmp_1902 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_151, i32 5)


 <State 74>: 6.78ns
ST_74: tmp_216 (2070)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:7  %tmp_216 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_179, i6 0)

ST_74: tmp_301_cast (2071)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:8  %tmp_301_cast = sext i14 %tmp_216 to i17

ST_74: tmp_217 (2072)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:9  %tmp_217 = sext i16 %rr_0_V_146 to i17

ST_74: p_Val2_56 (2073)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:10  %p_Val2_56 = add i17 %tmp_217, %tmp_301_cast

ST_74: tmp_1846 (2074)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:11  %tmp_1846 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_56, i32 16)

ST_74: p_Val2_57 (2075)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:12  %p_Val2_57 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_56, i32 6, i32 13)

ST_74: tmp_218 (2077)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:14  %tmp_218 = zext i1 %tmp_1847 to i8

ST_74: tmp_1848 (2078)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node carry_8)
.preheader140.preheader_ifconv:15  %tmp_1848 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_56, i32 13)

ST_74: p_Val2_58 (2079)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:16  %p_Val2_58 = add i8 %tmp_218, %p_Val2_57

ST_74: tmp_1849 (2080)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:17  %tmp_1849 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_58, i32 7)

ST_74: tmp_219 (2081)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node carry_8)
.preheader140.preheader_ifconv:18  %tmp_219 = xor i1 %tmp_1849, true

ST_74: carry_8 (2082)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607 (out node of the LUT)
.preheader140.preheader_ifconv:19  %carry_8 = and i1 %tmp_1848, %tmp_219

ST_74: p_Result_40 (2084)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:21  %p_Result_40 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_56, i32 15, i32 16)

ST_74: Range2_all_ones_15 (2085)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:22  %Range2_all_ones_15 = icmp eq i2 %p_Result_40, -1

ST_74: p_Result_41 (2086)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:23  %p_Result_41 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_56, i32 14, i32 16)

ST_74: Range1_all_ones_15 (2087)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:24  %Range1_all_ones_15 = icmp eq i3 %p_Result_41, -1

ST_74: Range1_all_zeros_15 (2088)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:25  %Range1_all_zeros_15 = icmp eq i3 %p_Result_41, 0

ST_74: tmp_431_1 (2155)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:92  %tmp_431_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_181, i6 0)

ST_74: tmp_431_1_cast (2156)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:93  %tmp_431_1_cast = sext i14 %tmp_431_1 to i17

ST_74: tmp_432_1 (2157)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:94  %tmp_432_1 = sext i16 %rr_0_V_147 to i17

ST_74: p_Val2_141_1 (2158)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:95  %p_Val2_141_1 = add i17 %tmp_432_1, %tmp_431_1_cast

ST_74: tmp_1856 (2159)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:96  %tmp_1856 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_141_1, i32 16)

ST_74: p_Val2_142_1 (2160)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:97  %p_Val2_142_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_141_1, i32 6, i32 13)

ST_74: tmp_435_1 (2162)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:99  %tmp_435_1 = zext i1 %tmp_1857 to i8

ST_74: tmp_1858 (2163)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node carry_41_1)
.preheader140.preheader_ifconv:100  %tmp_1858 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_141_1, i32 13)

ST_74: p_Val2_143_1 (2164)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:101  %p_Val2_143_1 = add i8 %tmp_435_1, %p_Val2_142_1

ST_74: tmp_1859 (2165)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:102  %tmp_1859 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_143_1, i32 7)

ST_74: tmp_443_1 (2166)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node carry_41_1)
.preheader140.preheader_ifconv:103  %tmp_443_1 = xor i1 %tmp_1859, true

ST_74: carry_41_1 (2167)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607 (out node of the LUT)
.preheader140.preheader_ifconv:104  %carry_41_1 = and i1 %tmp_1858, %tmp_443_1

ST_74: p_Result_298_1 (2169)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:106  %p_Result_298_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_141_1, i32 15, i32 16)

ST_74: Range2_all_ones_15_1 (2170)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:107  %Range2_all_ones_15_1 = icmp eq i2 %p_Result_298_1, -1

ST_74: p_Result_299_1 (2171)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:108  %p_Result_299_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_141_1, i32 14, i32 16)

ST_74: Range1_all_ones_15_1 (2172)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:109  %Range1_all_ones_15_1 = icmp eq i3 %p_Result_299_1, -1

ST_74: Range1_all_zeros_15_1 (2173)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:110  %Range1_all_zeros_15_1 = icmp eq i3 %p_Result_299_1, 0

ST_74: tmp_431_2 (2240)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:177  %tmp_431_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_183, i6 0)

ST_74: tmp_431_2_cast (2241)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:178  %tmp_431_2_cast = sext i14 %tmp_431_2 to i17

ST_74: tmp_432_2 (2242)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:179  %tmp_432_2 = sext i16 %rr_0_V_148 to i17

ST_74: p_Val2_141_2 (2243)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:180  %p_Val2_141_2 = add i17 %tmp_432_2, %tmp_431_2_cast

ST_74: tmp_1866 (2244)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:181  %tmp_1866 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_141_2, i32 16)

ST_74: p_Val2_142_2 (2245)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:182  %p_Val2_142_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_141_2, i32 6, i32 13)

ST_74: tmp_435_2 (2247)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:184  %tmp_435_2 = zext i1 %tmp_1867 to i8

ST_74: tmp_1868 (2248)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node carry_41_2)
.preheader140.preheader_ifconv:185  %tmp_1868 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_141_2, i32 13)

ST_74: p_Val2_143_2 (2249)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:186  %p_Val2_143_2 = add i8 %tmp_435_2, %p_Val2_142_2

ST_74: tmp_1869 (2250)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:187  %tmp_1869 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_143_2, i32 7)

ST_74: tmp_443_2 (2251)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node carry_41_2)
.preheader140.preheader_ifconv:188  %tmp_443_2 = xor i1 %tmp_1869, true

ST_74: carry_41_2 (2252)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607 (out node of the LUT)
.preheader140.preheader_ifconv:189  %carry_41_2 = and i1 %tmp_1868, %tmp_443_2

ST_74: p_Result_298_2 (2254)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:191  %p_Result_298_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_141_2, i32 15, i32 16)

ST_74: Range2_all_ones_15_2 (2255)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:192  %Range2_all_ones_15_2 = icmp eq i2 %p_Result_298_2, -1

ST_74: p_Result_299_2 (2256)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:193  %p_Result_299_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_141_2, i32 14, i32 16)

ST_74: Range1_all_ones_15_2 (2257)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:194  %Range1_all_ones_15_2 = icmp eq i3 %p_Result_299_2, -1

ST_74: Range1_all_zeros_15_2 (2258)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:195  %Range1_all_zeros_15_2 = icmp eq i3 %p_Result_299_2, 0

ST_74: tmp_431_3 (2325)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:262  %tmp_431_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_185, i6 0)

ST_74: tmp_431_3_cast (2326)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:263  %tmp_431_3_cast = sext i14 %tmp_431_3 to i17

ST_74: tmp_432_3 (2327)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:264  %tmp_432_3 = sext i16 %rr_0_V_149 to i17

ST_74: p_Val2_141_3 (2328)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:265  %p_Val2_141_3 = add i17 %tmp_432_3, %tmp_431_3_cast

ST_74: tmp_1876 (2329)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:266  %tmp_1876 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_141_3, i32 16)

ST_74: p_Val2_142_3 (2330)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:267  %p_Val2_142_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_141_3, i32 6, i32 13)

ST_74: tmp_435_3 (2332)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:269  %tmp_435_3 = zext i1 %tmp_1877 to i8

ST_74: tmp_1878 (2333)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node carry_41_3)
.preheader140.preheader_ifconv:270  %tmp_1878 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_141_3, i32 13)

ST_74: p_Val2_143_3 (2334)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:271  %p_Val2_143_3 = add i8 %tmp_435_3, %p_Val2_142_3

ST_74: tmp_1879 (2335)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:272  %tmp_1879 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_143_3, i32 7)

ST_74: tmp_443_3 (2336)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node carry_41_3)
.preheader140.preheader_ifconv:273  %tmp_443_3 = xor i1 %tmp_1879, true

ST_74: carry_41_3 (2337)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607 (out node of the LUT)
.preheader140.preheader_ifconv:274  %carry_41_3 = and i1 %tmp_1878, %tmp_443_3

ST_74: p_Result_298_3 (2339)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:276  %p_Result_298_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_141_3, i32 15, i32 16)

ST_74: Range2_all_ones_15_3 (2340)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:277  %Range2_all_ones_15_3 = icmp eq i2 %p_Result_298_3, -1

ST_74: p_Result_299_3 (2341)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:278  %p_Result_299_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_141_3, i32 14, i32 16)

ST_74: Range1_all_ones_15_3 (2342)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:279  %Range1_all_ones_15_3 = icmp eq i3 %p_Result_299_3, -1

ST_74: Range1_all_zeros_15_3 (2343)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:280  %Range1_all_zeros_15_3 = icmp eq i3 %p_Result_299_3, 0

ST_74: tmp_431_4 (2410)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:347  %tmp_431_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_187, i6 0)

ST_74: tmp_431_4_cast (2411)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:348  %tmp_431_4_cast = sext i14 %tmp_431_4 to i17

ST_74: tmp_432_4 (2412)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:349  %tmp_432_4 = sext i16 %rr_0_V_150 to i17

ST_74: p_Val2_141_4 (2413)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:350  %p_Val2_141_4 = add i17 %tmp_432_4, %tmp_431_4_cast

ST_74: tmp_1886 (2414)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:351  %tmp_1886 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_141_4, i32 16)

ST_74: p_Val2_142_4 (2415)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:352  %p_Val2_142_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_141_4, i32 6, i32 13)

ST_74: tmp_435_4 (2417)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:354  %tmp_435_4 = zext i1 %tmp_1887 to i8

ST_74: tmp_1888 (2418)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node carry_41_4)
.preheader140.preheader_ifconv:355  %tmp_1888 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_141_4, i32 13)

ST_74: p_Val2_143_4 (2419)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:356  %p_Val2_143_4 = add i8 %tmp_435_4, %p_Val2_142_4

ST_74: tmp_1889 (2420)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:357  %tmp_1889 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_143_4, i32 7)

ST_74: tmp_443_4 (2421)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node carry_41_4)
.preheader140.preheader_ifconv:358  %tmp_443_4 = xor i1 %tmp_1889, true

ST_74: carry_41_4 (2422)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607 (out node of the LUT)
.preheader140.preheader_ifconv:359  %carry_41_4 = and i1 %tmp_1888, %tmp_443_4

ST_74: p_Result_298_4 (2424)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:361  %p_Result_298_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_141_4, i32 15, i32 16)

ST_74: Range2_all_ones_15_4 (2425)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:362  %Range2_all_ones_15_4 = icmp eq i2 %p_Result_298_4, -1

ST_74: p_Result_299_4 (2426)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:363  %p_Result_299_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_141_4, i32 14, i32 16)

ST_74: Range1_all_ones_15_4 (2427)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:364  %Range1_all_ones_15_4 = icmp eq i3 %p_Result_299_4, -1

ST_74: Range1_all_zeros_15_4 (2428)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:365  %Range1_all_zeros_15_4 = icmp eq i3 %p_Result_299_4, 0

ST_74: tmp_431_5 (2495)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:432  %tmp_431_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_189, i6 0)

ST_74: tmp_431_5_cast (2496)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:433  %tmp_431_5_cast = sext i14 %tmp_431_5 to i17

ST_74: tmp_432_5 (2497)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:434  %tmp_432_5 = sext i16 %rr_0_V_151 to i17

ST_74: p_Val2_141_5 (2498)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:435  %p_Val2_141_5 = add i17 %tmp_432_5, %tmp_431_5_cast

ST_74: tmp_1896 (2499)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:436  %tmp_1896 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_141_5, i32 16)

ST_74: p_Val2_142_5 (2500)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:437  %p_Val2_142_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_141_5, i32 6, i32 13)

ST_74: tmp_435_5 (2502)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:439  %tmp_435_5 = zext i1 %tmp_1897 to i8

ST_74: tmp_1898 (2503)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node carry_41_5)
.preheader140.preheader_ifconv:440  %tmp_1898 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_141_5, i32 13)

ST_74: p_Val2_143_5 (2504)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:441  %p_Val2_143_5 = add i8 %tmp_435_5, %p_Val2_142_5

ST_74: tmp_1899 (2505)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:442  %tmp_1899 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_143_5, i32 7)

ST_74: tmp_443_5 (2506)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node carry_41_5)
.preheader140.preheader_ifconv:443  %tmp_443_5 = xor i1 %tmp_1899, true

ST_74: carry_41_5 (2507)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607 (out node of the LUT)
.preheader140.preheader_ifconv:444  %carry_41_5 = and i1 %tmp_1898, %tmp_443_5

ST_74: p_Result_298_5 (2509)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:446  %p_Result_298_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_141_5, i32 15, i32 16)

ST_74: Range2_all_ones_15_5 (2510)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:447  %Range2_all_ones_15_5 = icmp eq i2 %p_Result_298_5, -1

ST_74: p_Result_299_5 (2511)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:448  %p_Result_299_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_141_5, i32 14, i32 16)

ST_74: Range1_all_ones_15_5 (2512)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:449  %Range1_all_ones_15_5 = icmp eq i3 %p_Result_299_5, -1

ST_74: Range1_all_zeros_15_5 (2513)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:450  %Range1_all_zeros_15_5 = icmp eq i3 %p_Result_299_5, 0


 <State 75>: 6.21ns
ST_75: tmp_1850 (2083)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge40_demorgan_i_291)
.preheader140.preheader_ifconv:20  %tmp_1850 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_56, i32 14)

ST_75: deleted_zeros_15 (2089)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge_i_i_i6)
.preheader140.preheader_ifconv:26  %deleted_zeros_15 = select i1 %carry_8, i1 %Range1_all_ones_15, i1 %Range1_all_zeros_15

ST_75: tmp_220 (2090)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge40_demorgan_i_291)
.preheader140.preheader_ifconv:27  %tmp_220 = xor i1 %tmp_1850, true

ST_75: p_41_i_i7 (2091)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge40_demorgan_i_291)
.preheader140.preheader_ifconv:28  %p_41_i_i7 = and i1 %Range2_all_ones_15, %tmp_220

ST_75: deleted_ones_15 (2092)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge40_demorgan_i_291)
.preheader140.preheader_ifconv:29  %deleted_ones_15 = select i1 %carry_8, i1 %p_41_i_i7, i1 %Range1_all_ones_15

ST_75: p_38_i_i7 (2093)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:30  %p_38_i_i7 = and i1 %carry_8, %Range1_all_ones_15

ST_75: p_not_i_i6 (2094)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge_i_i_i6)
.preheader140.preheader_ifconv:31  %p_not_i_i6 = xor i1 %deleted_zeros_15, true

ST_75: brmerge_i_i4 (2095)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge_i_i_i6)
.preheader140.preheader_ifconv:32  %brmerge_i_i4 = or i1 %tmp_1849, %p_not_i_i6

ST_75: tmp_221 (2096)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:33  %tmp_221 = xor i1 %tmp_1846, true

ST_75: overflow_25 (2097)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge_i_i_i6)
.preheader140.preheader_ifconv:34  %overflow_25 = and i1 %brmerge_i_i4, %tmp_221

ST_75: brmerge40_demorgan_i_291 (2098)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607 (out node of the LUT)
.preheader140.preheader_ifconv:35  %brmerge40_demorgan_i_291 = and i1 %tmp_1849, %deleted_ones_15

ST_75: tmp73_demorgan (2099)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node underflow_25)
.preheader140.preheader_ifconv:36  %tmp73_demorgan = or i1 %p_38_i_i7, %brmerge40_demorgan_i_291

ST_75: tmp73 (2100)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node underflow_25)
.preheader140.preheader_ifconv:37  %tmp73 = xor i1 %tmp73_demorgan, true

ST_75: underflow_25 (2101)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607 (out node of the LUT)
.preheader140.preheader_ifconv:38  %underflow_25 = and i1 %tmp_1846, %tmp73

ST_75: brmerge_i_i_i6 (2102)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607 (out node of the LUT)
.preheader140.preheader_ifconv:39  %brmerge_i_i_i6 = or i1 %underflow_25, %overflow_25

ST_75: tmp_1860 (2168)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge40_demorgan_i_293)
.preheader140.preheader_ifconv:105  %tmp_1860 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_141_1, i32 14)

ST_75: deleted_zeros_15_1 (2174)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge_i_i_i6_1)
.preheader140.preheader_ifconv:111  %deleted_zeros_15_1 = select i1 %carry_41_1, i1 %Range1_all_ones_15_1, i1 %Range1_all_zeros_15_1

ST_75: tmp_457_1 (2175)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge40_demorgan_i_293)
.preheader140.preheader_ifconv:112  %tmp_457_1 = xor i1 %tmp_1860, true

ST_75: p_41_i_i7_1 (2176)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge40_demorgan_i_293)
.preheader140.preheader_ifconv:113  %p_41_i_i7_1 = and i1 %Range2_all_ones_15_1, %tmp_457_1

ST_75: deleted_ones_15_1 (2177)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge40_demorgan_i_293)
.preheader140.preheader_ifconv:114  %deleted_ones_15_1 = select i1 %carry_41_1, i1 %p_41_i_i7_1, i1 %Range1_all_ones_15_1

ST_75: p_38_i_i7_1 (2178)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:115  %p_38_i_i7_1 = and i1 %carry_41_1, %Range1_all_ones_15_1

ST_75: p_not_i_i6_1 (2179)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge_i_i_i6_1)
.preheader140.preheader_ifconv:116  %p_not_i_i6_1 = xor i1 %deleted_zeros_15_1, true

ST_75: brmerge_i_i12_1 (2180)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge_i_i_i6_1)
.preheader140.preheader_ifconv:117  %brmerge_i_i12_1 = or i1 %tmp_1859, %p_not_i_i6_1

ST_75: tmp_461_1 (2181)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:118  %tmp_461_1 = xor i1 %tmp_1856, true

ST_75: overflow_25_1 (2182)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge_i_i_i6_1)
.preheader140.preheader_ifconv:119  %overflow_25_1 = and i1 %brmerge_i_i12_1, %tmp_461_1

ST_75: brmerge40_demorgan_i_293 (2183)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607 (out node of the LUT)
.preheader140.preheader_ifconv:120  %brmerge40_demorgan_i_293 = and i1 %tmp_1859, %deleted_ones_15_1

ST_75: tmp77_demorgan (2184)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node underflow_25_1)
.preheader140.preheader_ifconv:121  %tmp77_demorgan = or i1 %p_38_i_i7_1, %brmerge40_demorgan_i_293

ST_75: tmp77 (2185)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node underflow_25_1)
.preheader140.preheader_ifconv:122  %tmp77 = xor i1 %tmp77_demorgan, true

ST_75: underflow_25_1 (2186)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607 (out node of the LUT)
.preheader140.preheader_ifconv:123  %underflow_25_1 = and i1 %tmp_1856, %tmp77

ST_75: brmerge_i_i_i6_1 (2187)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607 (out node of the LUT)
.preheader140.preheader_ifconv:124  %brmerge_i_i_i6_1 = or i1 %underflow_25_1, %overflow_25_1

ST_75: tmp_1870 (2253)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge40_demorgan_i_295)
.preheader140.preheader_ifconv:190  %tmp_1870 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_141_2, i32 14)

ST_75: deleted_zeros_15_2 (2259)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge_i_i_i6_2)
.preheader140.preheader_ifconv:196  %deleted_zeros_15_2 = select i1 %carry_41_2, i1 %Range1_all_ones_15_2, i1 %Range1_all_zeros_15_2

ST_75: tmp_457_2 (2260)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge40_demorgan_i_295)
.preheader140.preheader_ifconv:197  %tmp_457_2 = xor i1 %tmp_1870, true

ST_75: p_41_i_i7_2 (2261)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge40_demorgan_i_295)
.preheader140.preheader_ifconv:198  %p_41_i_i7_2 = and i1 %Range2_all_ones_15_2, %tmp_457_2

ST_75: deleted_ones_15_2 (2262)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge40_demorgan_i_295)
.preheader140.preheader_ifconv:199  %deleted_ones_15_2 = select i1 %carry_41_2, i1 %p_41_i_i7_2, i1 %Range1_all_ones_15_2

ST_75: p_38_i_i7_2 (2263)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:200  %p_38_i_i7_2 = and i1 %carry_41_2, %Range1_all_ones_15_2

ST_75: p_not_i_i6_2 (2264)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge_i_i_i6_2)
.preheader140.preheader_ifconv:201  %p_not_i_i6_2 = xor i1 %deleted_zeros_15_2, true

ST_75: brmerge_i_i12_2 (2265)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge_i_i_i6_2)
.preheader140.preheader_ifconv:202  %brmerge_i_i12_2 = or i1 %tmp_1869, %p_not_i_i6_2

ST_75: tmp_461_2 (2266)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:203  %tmp_461_2 = xor i1 %tmp_1866, true

ST_75: overflow_25_2 (2267)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge_i_i_i6_2)
.preheader140.preheader_ifconv:204  %overflow_25_2 = and i1 %brmerge_i_i12_2, %tmp_461_2

ST_75: brmerge40_demorgan_i_295 (2268)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607 (out node of the LUT)
.preheader140.preheader_ifconv:205  %brmerge40_demorgan_i_295 = and i1 %tmp_1869, %deleted_ones_15_2

ST_75: tmp81_demorgan (2269)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node underflow_25_2)
.preheader140.preheader_ifconv:206  %tmp81_demorgan = or i1 %p_38_i_i7_2, %brmerge40_demorgan_i_295

ST_75: tmp81 (2270)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node underflow_25_2)
.preheader140.preheader_ifconv:207  %tmp81 = xor i1 %tmp81_demorgan, true

ST_75: underflow_25_2 (2271)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607 (out node of the LUT)
.preheader140.preheader_ifconv:208  %underflow_25_2 = and i1 %tmp_1866, %tmp81

ST_75: brmerge_i_i_i6_2 (2272)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607 (out node of the LUT)
.preheader140.preheader_ifconv:209  %brmerge_i_i_i6_2 = or i1 %underflow_25_2, %overflow_25_2

ST_75: tmp_1880 (2338)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge40_demorgan_i_297)
.preheader140.preheader_ifconv:275  %tmp_1880 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_141_3, i32 14)

ST_75: deleted_zeros_15_3 (2344)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge_i_i_i6_3)
.preheader140.preheader_ifconv:281  %deleted_zeros_15_3 = select i1 %carry_41_3, i1 %Range1_all_ones_15_3, i1 %Range1_all_zeros_15_3

ST_75: tmp_457_3 (2345)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge40_demorgan_i_297)
.preheader140.preheader_ifconv:282  %tmp_457_3 = xor i1 %tmp_1880, true

ST_75: p_41_i_i7_3 (2346)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge40_demorgan_i_297)
.preheader140.preheader_ifconv:283  %p_41_i_i7_3 = and i1 %Range2_all_ones_15_3, %tmp_457_3

ST_75: deleted_ones_15_3 (2347)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge40_demorgan_i_297)
.preheader140.preheader_ifconv:284  %deleted_ones_15_3 = select i1 %carry_41_3, i1 %p_41_i_i7_3, i1 %Range1_all_ones_15_3

ST_75: p_38_i_i7_3 (2348)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:285  %p_38_i_i7_3 = and i1 %carry_41_3, %Range1_all_ones_15_3

ST_75: p_not_i_i6_3 (2349)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge_i_i_i6_3)
.preheader140.preheader_ifconv:286  %p_not_i_i6_3 = xor i1 %deleted_zeros_15_3, true

ST_75: brmerge_i_i12_3 (2350)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge_i_i_i6_3)
.preheader140.preheader_ifconv:287  %brmerge_i_i12_3 = or i1 %tmp_1879, %p_not_i_i6_3

ST_75: tmp_461_3 (2351)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:288  %tmp_461_3 = xor i1 %tmp_1876, true

ST_75: overflow_25_3 (2352)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge_i_i_i6_3)
.preheader140.preheader_ifconv:289  %overflow_25_3 = and i1 %brmerge_i_i12_3, %tmp_461_3

ST_75: brmerge40_demorgan_i_297 (2353)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607 (out node of the LUT)
.preheader140.preheader_ifconv:290  %brmerge40_demorgan_i_297 = and i1 %tmp_1879, %deleted_ones_15_3

ST_75: tmp85_demorgan (2354)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node underflow_25_3)
.preheader140.preheader_ifconv:291  %tmp85_demorgan = or i1 %p_38_i_i7_3, %brmerge40_demorgan_i_297

ST_75: tmp85 (2355)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node underflow_25_3)
.preheader140.preheader_ifconv:292  %tmp85 = xor i1 %tmp85_demorgan, true

ST_75: underflow_25_3 (2356)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607 (out node of the LUT)
.preheader140.preheader_ifconv:293  %underflow_25_3 = and i1 %tmp_1876, %tmp85

ST_75: brmerge_i_i_i6_3 (2357)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607 (out node of the LUT)
.preheader140.preheader_ifconv:294  %brmerge_i_i_i6_3 = or i1 %underflow_25_3, %overflow_25_3

ST_75: tmp_1890 (2423)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge40_demorgan_i_299)
.preheader140.preheader_ifconv:360  %tmp_1890 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_141_4, i32 14)

ST_75: deleted_zeros_15_4 (2429)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge_i_i_i6_4)
.preheader140.preheader_ifconv:366  %deleted_zeros_15_4 = select i1 %carry_41_4, i1 %Range1_all_ones_15_4, i1 %Range1_all_zeros_15_4

ST_75: tmp_457_4 (2430)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge40_demorgan_i_299)
.preheader140.preheader_ifconv:367  %tmp_457_4 = xor i1 %tmp_1890, true

ST_75: p_41_i_i7_4 (2431)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge40_demorgan_i_299)
.preheader140.preheader_ifconv:368  %p_41_i_i7_4 = and i1 %Range2_all_ones_15_4, %tmp_457_4

ST_75: deleted_ones_15_4 (2432)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge40_demorgan_i_299)
.preheader140.preheader_ifconv:369  %deleted_ones_15_4 = select i1 %carry_41_4, i1 %p_41_i_i7_4, i1 %Range1_all_ones_15_4

ST_75: p_38_i_i7_4 (2433)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:370  %p_38_i_i7_4 = and i1 %carry_41_4, %Range1_all_ones_15_4

ST_75: p_not_i_i6_4 (2434)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge_i_i_i6_4)
.preheader140.preheader_ifconv:371  %p_not_i_i6_4 = xor i1 %deleted_zeros_15_4, true

ST_75: brmerge_i_i12_4 (2435)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge_i_i_i6_4)
.preheader140.preheader_ifconv:372  %brmerge_i_i12_4 = or i1 %tmp_1889, %p_not_i_i6_4

ST_75: tmp_461_4 (2436)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:373  %tmp_461_4 = xor i1 %tmp_1886, true

ST_75: overflow_25_4 (2437)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge_i_i_i6_4)
.preheader140.preheader_ifconv:374  %overflow_25_4 = and i1 %brmerge_i_i12_4, %tmp_461_4

ST_75: brmerge40_demorgan_i_299 (2438)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607 (out node of the LUT)
.preheader140.preheader_ifconv:375  %brmerge40_demorgan_i_299 = and i1 %tmp_1889, %deleted_ones_15_4

ST_75: tmp89_demorgan (2439)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node underflow_25_4)
.preheader140.preheader_ifconv:376  %tmp89_demorgan = or i1 %p_38_i_i7_4, %brmerge40_demorgan_i_299

ST_75: tmp89 (2440)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node underflow_25_4)
.preheader140.preheader_ifconv:377  %tmp89 = xor i1 %tmp89_demorgan, true

ST_75: underflow_25_4 (2441)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607 (out node of the LUT)
.preheader140.preheader_ifconv:378  %underflow_25_4 = and i1 %tmp_1886, %tmp89

ST_75: brmerge_i_i_i6_4 (2442)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607 (out node of the LUT)
.preheader140.preheader_ifconv:379  %brmerge_i_i_i6_4 = or i1 %underflow_25_4, %overflow_25_4

ST_75: tmp_1900 (2508)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge40_demorgan_i_301)
.preheader140.preheader_ifconv:445  %tmp_1900 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_141_5, i32 14)

ST_75: deleted_zeros_15_5 (2514)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge_i_i_i6_5)
.preheader140.preheader_ifconv:451  %deleted_zeros_15_5 = select i1 %carry_41_5, i1 %Range1_all_ones_15_5, i1 %Range1_all_zeros_15_5

ST_75: tmp_457_5 (2515)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge40_demorgan_i_301)
.preheader140.preheader_ifconv:452  %tmp_457_5 = xor i1 %tmp_1900, true

ST_75: p_41_i_i7_5 (2516)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge40_demorgan_i_301)
.preheader140.preheader_ifconv:453  %p_41_i_i7_5 = and i1 %Range2_all_ones_15_5, %tmp_457_5

ST_75: deleted_ones_15_5 (2517)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge40_demorgan_i_301)
.preheader140.preheader_ifconv:454  %deleted_ones_15_5 = select i1 %carry_41_5, i1 %p_41_i_i7_5, i1 %Range1_all_ones_15_5

ST_75: p_38_i_i7_5 (2518)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:455  %p_38_i_i7_5 = and i1 %carry_41_5, %Range1_all_ones_15_5

ST_75: p_not_i_i6_5 (2519)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge_i_i_i6_5)
.preheader140.preheader_ifconv:456  %p_not_i_i6_5 = xor i1 %deleted_zeros_15_5, true

ST_75: brmerge_i_i12_5 (2520)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge_i_i_i6_5)
.preheader140.preheader_ifconv:457  %brmerge_i_i12_5 = or i1 %tmp_1899, %p_not_i_i6_5

ST_75: tmp_461_5 (2521)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:458  %tmp_461_5 = xor i1 %tmp_1896, true

ST_75: overflow_25_5 (2522)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node brmerge_i_i_i6_5)
.preheader140.preheader_ifconv:459  %overflow_25_5 = and i1 %brmerge_i_i12_5, %tmp_461_5

ST_75: brmerge40_demorgan_i_301 (2523)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607 (out node of the LUT)
.preheader140.preheader_ifconv:460  %brmerge40_demorgan_i_301 = and i1 %tmp_1899, %deleted_ones_15_5

ST_75: tmp93_demorgan (2524)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node underflow_25_5)
.preheader140.preheader_ifconv:461  %tmp93_demorgan = or i1 %p_38_i_i7_5, %brmerge40_demorgan_i_301

ST_75: tmp93 (2525)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node underflow_25_5)
.preheader140.preheader_ifconv:462  %tmp93 = xor i1 %tmp93_demorgan, true

ST_75: underflow_25_5 (2526)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607 (out node of the LUT)
.preheader140.preheader_ifconv:463  %underflow_25_5 = and i1 %tmp_1896, %tmp93

ST_75: brmerge_i_i_i6_5 (2527)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607 (out node of the LUT)
.preheader140.preheader_ifconv:464  %brmerge_i_i_i6_5 = or i1 %underflow_25_5, %overflow_25_5


 <State 76>: 7.39ns
ST_76: tmp74 (2103)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node this_assign_65_1)
.preheader140.preheader_ifconv:40  %tmp74 = or i1 %brmerge40_demorgan_i_291, %tmp_221

ST_76: underflow_25_not (2104)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node this_assign_65_1)
.preheader140.preheader_ifconv:41  %underflow_25_not = or i1 %tmp74, %p_38_i_i7

ST_76: p_Val2_143_mux (2105)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607 (out node of the LUT)
.preheader140.preheader_ifconv:42  %p_Val2_143_mux = select i1 %brmerge_i_i_i6, i8 127, i8 %p_Val2_58

ST_76: p_Val2_9 (2106)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node this_assign_65_1)
.preheader140.preheader_ifconv:43  %p_Val2_9 = select i1 %underflow_25, i8 -128, i8 %p_Val2_58

ST_76: this_assign_65_1 (2107)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607 (out node of the LUT)
.preheader140.preheader_ifconv:44  %this_assign_65_1 = select i1 %underflow_25_not, i8 %p_Val2_143_mux, i8 %p_Val2_9

ST_76: StgValue_2472 (2108)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:45  store i8 %this_assign_65_1, i8* %ShuffleConvs_1_Downs_167, align 1

ST_76: tmp78 (2188)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node this_assign_65_1_1)
.preheader140.preheader_ifconv:125  %tmp78 = or i1 %brmerge40_demorgan_i_293, %tmp_461_1

ST_76: underflow_25_not_1 (2189)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node this_assign_65_1_1)
.preheader140.preheader_ifconv:126  %underflow_25_not_1 = or i1 %tmp78, %p_38_i_i7_1

ST_76: p_Val2_143_mux_1 (2190)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607 (out node of the LUT)
.preheader140.preheader_ifconv:127  %p_Val2_143_mux_1 = select i1 %brmerge_i_i_i6_1, i8 127, i8 %p_Val2_143_1

ST_76: p_Val2_143_1_416 (2191)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node this_assign_65_1_1)
.preheader140.preheader_ifconv:128  %p_Val2_143_1_416 = select i1 %underflow_25_1, i8 -128, i8 %p_Val2_143_1

ST_76: this_assign_65_1_1 (2192)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607 (out node of the LUT)
.preheader140.preheader_ifconv:129  %this_assign_65_1_1 = select i1 %underflow_25_not_1, i8 %p_Val2_143_mux_1, i8 %p_Val2_143_1_416

ST_76: StgValue_2478 (2193)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:130  store i8 %this_assign_65_1_1, i8* %ShuffleConvs_1_Downs_169, align 1

ST_76: tmp82 (2273)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node this_assign_65_1_2)
.preheader140.preheader_ifconv:210  %tmp82 = or i1 %brmerge40_demorgan_i_295, %tmp_461_2

ST_76: underflow_25_not_2 (2274)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node this_assign_65_1_2)
.preheader140.preheader_ifconv:211  %underflow_25_not_2 = or i1 %tmp82, %p_38_i_i7_2

ST_76: p_Val2_143_mux_2 (2275)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607 (out node of the LUT)
.preheader140.preheader_ifconv:212  %p_Val2_143_mux_2 = select i1 %brmerge_i_i_i6_2, i8 127, i8 %p_Val2_143_2

ST_76: p_Val2_143_2_418 (2276)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node this_assign_65_1_2)
.preheader140.preheader_ifconv:213  %p_Val2_143_2_418 = select i1 %underflow_25_2, i8 -128, i8 %p_Val2_143_2

ST_76: this_assign_65_1_2 (2277)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607 (out node of the LUT)
.preheader140.preheader_ifconv:214  %this_assign_65_1_2 = select i1 %underflow_25_not_2, i8 %p_Val2_143_mux_2, i8 %p_Val2_143_2_418

ST_76: StgValue_2484 (2278)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:215  store i8 %this_assign_65_1_2, i8* %ShuffleConvs_1_Downs_173, align 1

ST_76: tmp86 (2358)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node this_assign_65_1_3)
.preheader140.preheader_ifconv:295  %tmp86 = or i1 %brmerge40_demorgan_i_297, %tmp_461_3

ST_76: underflow_25_not_3 (2359)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node this_assign_65_1_3)
.preheader140.preheader_ifconv:296  %underflow_25_not_3 = or i1 %tmp86, %p_38_i_i7_3

ST_76: p_Val2_143_mux_3 (2360)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607 (out node of the LUT)
.preheader140.preheader_ifconv:297  %p_Val2_143_mux_3 = select i1 %brmerge_i_i_i6_3, i8 127, i8 %p_Val2_143_3

ST_76: p_Val2_143_3_420 (2361)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node this_assign_65_1_3)
.preheader140.preheader_ifconv:298  %p_Val2_143_3_420 = select i1 %underflow_25_3, i8 -128, i8 %p_Val2_143_3

ST_76: this_assign_65_1_3 (2362)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607 (out node of the LUT)
.preheader140.preheader_ifconv:299  %this_assign_65_1_3 = select i1 %underflow_25_not_3, i8 %p_Val2_143_mux_3, i8 %p_Val2_143_3_420

ST_76: StgValue_2490 (2363)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:300  store i8 %this_assign_65_1_3, i8* %ShuffleConvs_1_Downs_175, align 1

ST_76: tmp90 (2443)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node this_assign_65_1_4)
.preheader140.preheader_ifconv:380  %tmp90 = or i1 %brmerge40_demorgan_i_299, %tmp_461_4

ST_76: underflow_25_not_4 (2444)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node this_assign_65_1_4)
.preheader140.preheader_ifconv:381  %underflow_25_not_4 = or i1 %tmp90, %p_38_i_i7_4

ST_76: p_Val2_143_mux_4 (2445)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607 (out node of the LUT)
.preheader140.preheader_ifconv:382  %p_Val2_143_mux_4 = select i1 %brmerge_i_i_i6_4, i8 127, i8 %p_Val2_143_4

ST_76: p_Val2_143_4_422 (2446)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node this_assign_65_1_4)
.preheader140.preheader_ifconv:383  %p_Val2_143_4_422 = select i1 %underflow_25_4, i8 -128, i8 %p_Val2_143_4

ST_76: this_assign_65_1_4 (2447)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607 (out node of the LUT)
.preheader140.preheader_ifconv:384  %this_assign_65_1_4 = select i1 %underflow_25_not_4, i8 %p_Val2_143_mux_4, i8 %p_Val2_143_4_422

ST_76: StgValue_2496 (2448)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:385  store i8 %this_assign_65_1_4, i8* %ShuffleConvs_1_Downs_177, align 1

ST_76: tmp94 (2528)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node this_assign_65_1_5)
.preheader140.preheader_ifconv:465  %tmp94 = or i1 %brmerge40_demorgan_i_301, %tmp_461_5

ST_76: underflow_25_not_5 (2529)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node this_assign_65_1_5)
.preheader140.preheader_ifconv:466  %underflow_25_not_5 = or i1 %tmp94, %p_38_i_i7_5

ST_76: p_Val2_143_mux_5 (2530)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607 (out node of the LUT)
.preheader140.preheader_ifconv:467  %p_Val2_143_mux_5 = select i1 %brmerge_i_i_i6_5, i8 127, i8 %p_Val2_143_5

ST_76: p_Val2_143_5_424 (2531)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:607 (grouped into LUT with out node this_assign_65_1_5)
.preheader140.preheader_ifconv:468  %p_Val2_143_5_424 = select i1 %underflow_25_5, i8 -128, i8 %p_Val2_143_5

ST_76: this_assign_65_1_5 (2532)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:607 (out node of the LUT)
.preheader140.preheader_ifconv:469  %this_assign_65_1_5 = select i1 %underflow_25_not_5, i8 %p_Val2_143_mux_5, i8 %p_Val2_143_5_424

ST_76: StgValue_2502 (2533)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:607
.preheader140.preheader_ifconv:470  store i8 %this_assign_65_1_5, i8* %ShuffleConvs_1_Downs_171, align 1


 <State 77>: 3.25ns
ST_77: ShuffleConvs_1_Downs_180 (2109)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:46  %ShuffleConvs_1_Downs_180 = load i8* %ShuffleConvs_1_Downs_168, align 1

ST_77: ShuffleConvs_1_Downs_182 (2194)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:131  %ShuffleConvs_1_Downs_182 = load i8* %ShuffleConvs_1_Downs_170, align 1

ST_77: ShuffleConvs_1_Downs_184 (2279)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:216  %ShuffleConvs_1_Downs_184 = load i8* %ShuffleConvs_1_Downs_174, align 1

ST_77: ShuffleConvs_1_Downs_186 (2364)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:301  %ShuffleConvs_1_Downs_186 = load i8* %ShuffleConvs_1_Downs_176, align 1

ST_77: ShuffleConvs_1_Downs_188 (2449)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:386  %ShuffleConvs_1_Downs_188 = load i8* %ShuffleConvs_1_Downs_178, align 1

ST_77: ShuffleConvs_1_Downs_190 (2534)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:471  %ShuffleConvs_1_Downs_190 = load i8* %ShuffleConvs_1_Downs_172, align 1


 <State 78>: 3.25ns
ST_78: ShuffleConvs_1_Downs_180 (2109)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:46  %ShuffleConvs_1_Downs_180 = load i8* %ShuffleConvs_1_Downs_168, align 1

ST_78: ShuffleConvs_1_Downs_182 (2194)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:131  %ShuffleConvs_1_Downs_182 = load i8* %ShuffleConvs_1_Downs_170, align 1

ST_78: ShuffleConvs_1_Downs_184 (2279)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:216  %ShuffleConvs_1_Downs_184 = load i8* %ShuffleConvs_1_Downs_174, align 1

ST_78: ShuffleConvs_1_Downs_186 (2364)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:301  %ShuffleConvs_1_Downs_186 = load i8* %ShuffleConvs_1_Downs_176, align 1

ST_78: ShuffleConvs_1_Downs_188 (2449)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:386  %ShuffleConvs_1_Downs_188 = load i8* %ShuffleConvs_1_Downs_178, align 1

ST_78: ShuffleConvs_1_Downs_190 (2534)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:471  %ShuffleConvs_1_Downs_190 = load i8* %ShuffleConvs_1_Downs_172, align 1


 <State 79>: 6.78ns
ST_79: tmp_222 (2110)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:47  %tmp_222 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_180, i6 0)

ST_79: tmp_332_cast (2111)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:48  %tmp_332_cast = sext i14 %tmp_222 to i17

ST_79: tmp_223 (2112)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:49  %tmp_223 = sext i16 %rr_1_V_146 to i17

ST_79: p_Val2_65 (2113)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:50  %p_Val2_65 = add i17 %tmp_223, %tmp_332_cast

ST_79: tmp_1851 (2114)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:51  %tmp_1851 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_65, i32 16)

ST_79: p_Val2_66 (2115)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:52  %p_Val2_66 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_65, i32 6, i32 13)

ST_79: tmp_224 (2117)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:54  %tmp_224 = zext i1 %tmp_1852 to i8

ST_79: tmp_1853 (2118)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node carry_9)
.preheader140.preheader_ifconv:55  %tmp_1853 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_65, i32 13)

ST_79: p_Val2_67 (2119)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:56  %p_Val2_67 = add i8 %tmp_224, %p_Val2_66

ST_79: tmp_1854 (2120)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:57  %tmp_1854 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_67, i32 7)

ST_79: tmp_225 (2121)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node carry_9)
.preheader140.preheader_ifconv:58  %tmp_225 = xor i1 %tmp_1854, true

ST_79: carry_9 (2122)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608 (out node of the LUT)
.preheader140.preheader_ifconv:59  %carry_9 = and i1 %tmp_1853, %tmp_225

ST_79: p_Result_42 (2124)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:61  %p_Result_42 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_65, i32 15, i32 16)

ST_79: Range2_all_ones_19 (2125)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:62  %Range2_all_ones_19 = icmp eq i2 %p_Result_42, -1

ST_79: p_Result_43 (2126)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:63  %p_Result_43 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_65, i32 14, i32 16)

ST_79: Range1_all_ones_19 (2127)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:64  %Range1_all_ones_19 = icmp eq i3 %p_Result_43, -1

ST_79: Range1_all_zeros_19 (2128)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:65  %Range1_all_zeros_19 = icmp eq i3 %p_Result_43, 0

ST_79: tmp_491_1 (2195)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:132  %tmp_491_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_182, i6 0)

ST_79: tmp_491_1_cast (2196)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:133  %tmp_491_1_cast = sext i14 %tmp_491_1 to i17

ST_79: tmp_492_1 (2197)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:134  %tmp_492_1 = sext i16 %rr_1_V_147 to i17

ST_79: p_Val2_161_1 (2198)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:135  %p_Val2_161_1 = add i17 %tmp_492_1, %tmp_491_1_cast

ST_79: tmp_1861 (2199)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:136  %tmp_1861 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_161_1, i32 16)

ST_79: p_Val2_162_1 (2200)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:137  %p_Val2_162_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_161_1, i32 6, i32 13)

ST_79: tmp_495_1 (2202)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:139  %tmp_495_1 = zext i1 %tmp_1862 to i8

ST_79: tmp_1863 (2203)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node carry_49_1)
.preheader140.preheader_ifconv:140  %tmp_1863 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_161_1, i32 13)

ST_79: p_Val2_163_1 (2204)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:141  %p_Val2_163_1 = add i8 %tmp_495_1, %p_Val2_162_1

ST_79: tmp_1864 (2205)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:142  %tmp_1864 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_163_1, i32 7)

ST_79: tmp_503_1 (2206)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node carry_49_1)
.preheader140.preheader_ifconv:143  %tmp_503_1 = xor i1 %tmp_1864, true

ST_79: carry_49_1 (2207)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608 (out node of the LUT)
.preheader140.preheader_ifconv:144  %carry_49_1 = and i1 %tmp_1863, %tmp_503_1

ST_79: p_Result_300_1 (2209)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:146  %p_Result_300_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_161_1, i32 15, i32 16)

ST_79: Range2_all_ones_19_1 (2210)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:147  %Range2_all_ones_19_1 = icmp eq i2 %p_Result_300_1, -1

ST_79: p_Result_301_1 (2211)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:148  %p_Result_301_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_161_1, i32 14, i32 16)

ST_79: Range1_all_ones_19_1 (2212)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:149  %Range1_all_ones_19_1 = icmp eq i3 %p_Result_301_1, -1

ST_79: Range1_all_zeros_19_1 (2213)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:150  %Range1_all_zeros_19_1 = icmp eq i3 %p_Result_301_1, 0

ST_79: tmp_491_2 (2280)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:217  %tmp_491_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_184, i6 0)

ST_79: tmp_491_2_cast (2281)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:218  %tmp_491_2_cast = sext i14 %tmp_491_2 to i17

ST_79: tmp_492_2 (2282)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:219  %tmp_492_2 = sext i16 %rr_1_V_148 to i17

ST_79: p_Val2_161_2 (2283)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:220  %p_Val2_161_2 = add i17 %tmp_492_2, %tmp_491_2_cast

ST_79: tmp_1871 (2284)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:221  %tmp_1871 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_161_2, i32 16)

ST_79: p_Val2_162_2 (2285)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:222  %p_Val2_162_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_161_2, i32 6, i32 13)

ST_79: tmp_495_2 (2287)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:224  %tmp_495_2 = zext i1 %tmp_1872 to i8

ST_79: tmp_1873 (2288)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node carry_49_2)
.preheader140.preheader_ifconv:225  %tmp_1873 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_161_2, i32 13)

ST_79: p_Val2_163_2 (2289)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:226  %p_Val2_163_2 = add i8 %tmp_495_2, %p_Val2_162_2

ST_79: tmp_1874 (2290)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:227  %tmp_1874 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_163_2, i32 7)

ST_79: tmp_503_2 (2291)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node carry_49_2)
.preheader140.preheader_ifconv:228  %tmp_503_2 = xor i1 %tmp_1874, true

ST_79: carry_49_2 (2292)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608 (out node of the LUT)
.preheader140.preheader_ifconv:229  %carry_49_2 = and i1 %tmp_1873, %tmp_503_2

ST_79: p_Result_300_2 (2294)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:231  %p_Result_300_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_161_2, i32 15, i32 16)

ST_79: Range2_all_ones_19_2 (2295)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:232  %Range2_all_ones_19_2 = icmp eq i2 %p_Result_300_2, -1

ST_79: p_Result_301_2 (2296)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:233  %p_Result_301_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_161_2, i32 14, i32 16)

ST_79: Range1_all_ones_19_2 (2297)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:234  %Range1_all_ones_19_2 = icmp eq i3 %p_Result_301_2, -1

ST_79: Range1_all_zeros_19_2 (2298)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:235  %Range1_all_zeros_19_2 = icmp eq i3 %p_Result_301_2, 0

ST_79: tmp_491_3 (2365)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:302  %tmp_491_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_186, i6 0)

ST_79: tmp_491_3_cast (2366)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:303  %tmp_491_3_cast = sext i14 %tmp_491_3 to i17

ST_79: tmp_492_3 (2367)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:304  %tmp_492_3 = sext i16 %rr_1_V_149 to i17

ST_79: p_Val2_161_3 (2368)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:305  %p_Val2_161_3 = add i17 %tmp_492_3, %tmp_491_3_cast

ST_79: tmp_1881 (2369)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:306  %tmp_1881 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_161_3, i32 16)

ST_79: p_Val2_162_3 (2370)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:307  %p_Val2_162_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_161_3, i32 6, i32 13)

ST_79: tmp_495_3 (2372)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:309  %tmp_495_3 = zext i1 %tmp_1882 to i8

ST_79: tmp_1883 (2373)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node carry_49_3)
.preheader140.preheader_ifconv:310  %tmp_1883 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_161_3, i32 13)

ST_79: p_Val2_163_3 (2374)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:311  %p_Val2_163_3 = add i8 %tmp_495_3, %p_Val2_162_3

ST_79: tmp_1884 (2375)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:312  %tmp_1884 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_163_3, i32 7)

ST_79: tmp_503_3 (2376)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node carry_49_3)
.preheader140.preheader_ifconv:313  %tmp_503_3 = xor i1 %tmp_1884, true

ST_79: carry_49_3 (2377)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608 (out node of the LUT)
.preheader140.preheader_ifconv:314  %carry_49_3 = and i1 %tmp_1883, %tmp_503_3

ST_79: p_Result_300_3 (2379)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:316  %p_Result_300_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_161_3, i32 15, i32 16)

ST_79: Range2_all_ones_19_3 (2380)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:317  %Range2_all_ones_19_3 = icmp eq i2 %p_Result_300_3, -1

ST_79: p_Result_301_3 (2381)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:318  %p_Result_301_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_161_3, i32 14, i32 16)

ST_79: Range1_all_ones_19_3 (2382)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:319  %Range1_all_ones_19_3 = icmp eq i3 %p_Result_301_3, -1

ST_79: Range1_all_zeros_19_3 (2383)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:320  %Range1_all_zeros_19_3 = icmp eq i3 %p_Result_301_3, 0

ST_79: tmp_491_4 (2450)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:387  %tmp_491_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_188, i6 0)

ST_79: tmp_491_4_cast (2451)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:388  %tmp_491_4_cast = sext i14 %tmp_491_4 to i17

ST_79: tmp_492_4 (2452)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:389  %tmp_492_4 = sext i16 %rr_1_V_150 to i17

ST_79: p_Val2_161_4 (2453)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:390  %p_Val2_161_4 = add i17 %tmp_492_4, %tmp_491_4_cast

ST_79: tmp_1891 (2454)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:391  %tmp_1891 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_161_4, i32 16)

ST_79: p_Val2_162_4 (2455)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:392  %p_Val2_162_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_161_4, i32 6, i32 13)

ST_79: tmp_495_4 (2457)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:394  %tmp_495_4 = zext i1 %tmp_1892 to i8

ST_79: tmp_1893 (2458)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node carry_49_4)
.preheader140.preheader_ifconv:395  %tmp_1893 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_161_4, i32 13)

ST_79: p_Val2_163_4 (2459)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:396  %p_Val2_163_4 = add i8 %tmp_495_4, %p_Val2_162_4

ST_79: tmp_1894 (2460)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:397  %tmp_1894 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_163_4, i32 7)

ST_79: tmp_503_4 (2461)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node carry_49_4)
.preheader140.preheader_ifconv:398  %tmp_503_4 = xor i1 %tmp_1894, true

ST_79: carry_49_4 (2462)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608 (out node of the LUT)
.preheader140.preheader_ifconv:399  %carry_49_4 = and i1 %tmp_1893, %tmp_503_4

ST_79: p_Result_300_4 (2464)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:401  %p_Result_300_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_161_4, i32 15, i32 16)

ST_79: Range2_all_ones_19_4 (2465)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:402  %Range2_all_ones_19_4 = icmp eq i2 %p_Result_300_4, -1

ST_79: p_Result_301_4 (2466)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:403  %p_Result_301_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_161_4, i32 14, i32 16)

ST_79: Range1_all_ones_19_4 (2467)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:404  %Range1_all_ones_19_4 = icmp eq i3 %p_Result_301_4, -1

ST_79: Range1_all_zeros_19_4 (2468)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:405  %Range1_all_zeros_19_4 = icmp eq i3 %p_Result_301_4, 0

ST_79: tmp_491_5 (2535)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:472  %tmp_491_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_1_Downs_190, i6 0)

ST_79: tmp_491_5_cast (2536)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:473  %tmp_491_5_cast = sext i14 %tmp_491_5 to i17

ST_79: tmp_492_5 (2537)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:474  %tmp_492_5 = sext i16 %rr_1_V_151 to i17

ST_79: p_Val2_161_5 (2538)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:475  %p_Val2_161_5 = add i17 %tmp_492_5, %tmp_491_5_cast

ST_79: tmp_1901 (2539)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:476  %tmp_1901 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_161_5, i32 16)

ST_79: p_Val2_162_5 (2540)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:477  %p_Val2_162_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_161_5, i32 6, i32 13)

ST_79: tmp_495_5 (2542)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:479  %tmp_495_5 = zext i1 %tmp_1902 to i8

ST_79: tmp_1903 (2543)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node carry_49_5)
.preheader140.preheader_ifconv:480  %tmp_1903 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_161_5, i32 13)

ST_79: p_Val2_163_5 (2544)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:481  %p_Val2_163_5 = add i8 %tmp_495_5, %p_Val2_162_5

ST_79: tmp_1904 (2545)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:482  %tmp_1904 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_163_5, i32 7)

ST_79: tmp_503_5 (2546)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node carry_49_5)
.preheader140.preheader_ifconv:483  %tmp_503_5 = xor i1 %tmp_1904, true

ST_79: carry_49_5 (2547)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608 (out node of the LUT)
.preheader140.preheader_ifconv:484  %carry_49_5 = and i1 %tmp_1903, %tmp_503_5

ST_79: p_Result_300_5 (2549)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:486  %p_Result_300_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_161_5, i32 15, i32 16)

ST_79: Range2_all_ones_19_5 (2550)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:487  %Range2_all_ones_19_5 = icmp eq i2 %p_Result_300_5, -1

ST_79: p_Result_301_5 (2551)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:488  %p_Result_301_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_161_5, i32 14, i32 16)

ST_79: Range1_all_ones_19_5 (2552)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:489  %Range1_all_ones_19_5 = icmp eq i3 %p_Result_301_5, -1

ST_79: Range1_all_zeros_19_5 (2553)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:490  %Range1_all_zeros_19_5 = icmp eq i3 %p_Result_301_5, 0


 <State 80>: 6.21ns
ST_80: tmp_1855 (2123)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge40_demorgan_i_292)
.preheader140.preheader_ifconv:60  %tmp_1855 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_65, i32 14)

ST_80: deleted_zeros_19 (2129)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge_i_i_i1)
.preheader140.preheader_ifconv:66  %deleted_zeros_19 = select i1 %carry_9, i1 %Range1_all_ones_19, i1 %Range1_all_zeros_19

ST_80: tmp_226 (2130)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge40_demorgan_i_292)
.preheader140.preheader_ifconv:67  %tmp_226 = xor i1 %tmp_1855, true

ST_80: p_41_i_i (2131)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge40_demorgan_i_292)
.preheader140.preheader_ifconv:68  %p_41_i_i = and i1 %Range2_all_ones_19, %tmp_226

ST_80: deleted_ones_19 (2132)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge40_demorgan_i_292)
.preheader140.preheader_ifconv:69  %deleted_ones_19 = select i1 %carry_9, i1 %p_41_i_i, i1 %Range1_all_ones_19

ST_80: p_38_i_i (2133)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:70  %p_38_i_i = and i1 %carry_9, %Range1_all_ones_19

ST_80: p_not_i_i1 (2134)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge_i_i_i1)
.preheader140.preheader_ifconv:71  %p_not_i_i1 = xor i1 %deleted_zeros_19, true

ST_80: brmerge_i_i7 (2135)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge_i_i_i1)
.preheader140.preheader_ifconv:72  %brmerge_i_i7 = or i1 %tmp_1854, %p_not_i_i1

ST_80: tmp_227 (2136)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:73  %tmp_227 = xor i1 %tmp_1851, true

ST_80: overflow_s (2137)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge_i_i_i1)
.preheader140.preheader_ifconv:74  %overflow_s = and i1 %brmerge_i_i7, %tmp_227

ST_80: brmerge40_demorgan_i_292 (2138)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608 (out node of the LUT)
.preheader140.preheader_ifconv:75  %brmerge40_demorgan_i_292 = and i1 %tmp_1854, %deleted_ones_19

ST_80: tmp75_demorgan (2139)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node underflow_s)
.preheader140.preheader_ifconv:76  %tmp75_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i_292

ST_80: tmp75 (2140)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node underflow_s)
.preheader140.preheader_ifconv:77  %tmp75 = xor i1 %tmp75_demorgan, true

ST_80: underflow_s (2141)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608 (out node of the LUT)
.preheader140.preheader_ifconv:78  %underflow_s = and i1 %tmp_1851, %tmp75

ST_80: brmerge_i_i_i1 (2142)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608 (out node of the LUT)
.preheader140.preheader_ifconv:79  %brmerge_i_i_i1 = or i1 %underflow_s, %overflow_s

ST_80: tmp_1865 (2208)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge40_demorgan_i_294)
.preheader140.preheader_ifconv:145  %tmp_1865 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_161_1, i32 14)

ST_80: deleted_zeros_19_1 (2214)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge_i_i_i10_1)
.preheader140.preheader_ifconv:151  %deleted_zeros_19_1 = select i1 %carry_49_1, i1 %Range1_all_ones_19_1, i1 %Range1_all_zeros_19_1

ST_80: tmp_509_1 (2215)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge40_demorgan_i_294)
.preheader140.preheader_ifconv:152  %tmp_509_1 = xor i1 %tmp_1865, true

ST_80: p_41_i_i_1 (2216)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge40_demorgan_i_294)
.preheader140.preheader_ifconv:153  %p_41_i_i_1 = and i1 %Range2_all_ones_19_1, %tmp_509_1

ST_80: deleted_ones_19_1 (2217)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge40_demorgan_i_294)
.preheader140.preheader_ifconv:154  %deleted_ones_19_1 = select i1 %carry_49_1, i1 %p_41_i_i_1, i1 %Range1_all_ones_19_1

ST_80: p_38_i_i_1 (2218)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:155  %p_38_i_i_1 = and i1 %carry_49_1, %Range1_all_ones_19_1

ST_80: p_not_i_i10_1 (2219)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge_i_i_i10_1)
.preheader140.preheader_ifconv:156  %p_not_i_i10_1 = xor i1 %deleted_zeros_19_1, true

ST_80: brmerge_i_i16_1 (2220)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge_i_i_i10_1)
.preheader140.preheader_ifconv:157  %brmerge_i_i16_1 = or i1 %tmp_1864, %p_not_i_i10_1

ST_80: tmp_511_1 (2221)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:158  %tmp_511_1 = xor i1 %tmp_1861, true

ST_80: overflow_26_1 (2222)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge_i_i_i10_1)
.preheader140.preheader_ifconv:159  %overflow_26_1 = and i1 %brmerge_i_i16_1, %tmp_511_1

ST_80: brmerge40_demorgan_i_294 (2223)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608 (out node of the LUT)
.preheader140.preheader_ifconv:160  %brmerge40_demorgan_i_294 = and i1 %tmp_1864, %deleted_ones_19_1

ST_80: tmp79_demorgan (2224)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node underflow_26_1)
.preheader140.preheader_ifconv:161  %tmp79_demorgan = or i1 %p_38_i_i_1, %brmerge40_demorgan_i_294

ST_80: tmp79 (2225)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node underflow_26_1)
.preheader140.preheader_ifconv:162  %tmp79 = xor i1 %tmp79_demorgan, true

ST_80: underflow_26_1 (2226)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608 (out node of the LUT)
.preheader140.preheader_ifconv:163  %underflow_26_1 = and i1 %tmp_1861, %tmp79

ST_80: brmerge_i_i_i10_1 (2227)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608 (out node of the LUT)
.preheader140.preheader_ifconv:164  %brmerge_i_i_i10_1 = or i1 %underflow_26_1, %overflow_26_1

ST_80: tmp_1875 (2293)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge40_demorgan_i_296)
.preheader140.preheader_ifconv:230  %tmp_1875 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_161_2, i32 14)

ST_80: deleted_zeros_19_2 (2299)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge_i_i_i10_2)
.preheader140.preheader_ifconv:236  %deleted_zeros_19_2 = select i1 %carry_49_2, i1 %Range1_all_ones_19_2, i1 %Range1_all_zeros_19_2

ST_80: tmp_509_2 (2300)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge40_demorgan_i_296)
.preheader140.preheader_ifconv:237  %tmp_509_2 = xor i1 %tmp_1875, true

ST_80: p_41_i_i_2 (2301)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge40_demorgan_i_296)
.preheader140.preheader_ifconv:238  %p_41_i_i_2 = and i1 %Range2_all_ones_19_2, %tmp_509_2

ST_80: deleted_ones_19_2 (2302)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge40_demorgan_i_296)
.preheader140.preheader_ifconv:239  %deleted_ones_19_2 = select i1 %carry_49_2, i1 %p_41_i_i_2, i1 %Range1_all_ones_19_2

ST_80: p_38_i_i_2 (2303)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:240  %p_38_i_i_2 = and i1 %carry_49_2, %Range1_all_ones_19_2

ST_80: p_not_i_i10_2 (2304)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge_i_i_i10_2)
.preheader140.preheader_ifconv:241  %p_not_i_i10_2 = xor i1 %deleted_zeros_19_2, true

ST_80: brmerge_i_i16_2 (2305)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge_i_i_i10_2)
.preheader140.preheader_ifconv:242  %brmerge_i_i16_2 = or i1 %tmp_1874, %p_not_i_i10_2

ST_80: tmp_511_2 (2306)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:243  %tmp_511_2 = xor i1 %tmp_1871, true

ST_80: overflow_26_2 (2307)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge_i_i_i10_2)
.preheader140.preheader_ifconv:244  %overflow_26_2 = and i1 %brmerge_i_i16_2, %tmp_511_2

ST_80: brmerge40_demorgan_i_296 (2308)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608 (out node of the LUT)
.preheader140.preheader_ifconv:245  %brmerge40_demorgan_i_296 = and i1 %tmp_1874, %deleted_ones_19_2

ST_80: tmp83_demorgan (2309)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node underflow_26_2)
.preheader140.preheader_ifconv:246  %tmp83_demorgan = or i1 %p_38_i_i_2, %brmerge40_demorgan_i_296

ST_80: tmp83 (2310)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node underflow_26_2)
.preheader140.preheader_ifconv:247  %tmp83 = xor i1 %tmp83_demorgan, true

ST_80: underflow_26_2 (2311)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608 (out node of the LUT)
.preheader140.preheader_ifconv:248  %underflow_26_2 = and i1 %tmp_1871, %tmp83

ST_80: brmerge_i_i_i10_2 (2312)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608 (out node of the LUT)
.preheader140.preheader_ifconv:249  %brmerge_i_i_i10_2 = or i1 %underflow_26_2, %overflow_26_2

ST_80: tmp_1885 (2378)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge40_demorgan_i_298)
.preheader140.preheader_ifconv:315  %tmp_1885 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_161_3, i32 14)

ST_80: deleted_zeros_19_3 (2384)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge_i_i_i10_3)
.preheader140.preheader_ifconv:321  %deleted_zeros_19_3 = select i1 %carry_49_3, i1 %Range1_all_ones_19_3, i1 %Range1_all_zeros_19_3

ST_80: tmp_509_3 (2385)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge40_demorgan_i_298)
.preheader140.preheader_ifconv:322  %tmp_509_3 = xor i1 %tmp_1885, true

ST_80: p_41_i_i_3 (2386)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge40_demorgan_i_298)
.preheader140.preheader_ifconv:323  %p_41_i_i_3 = and i1 %Range2_all_ones_19_3, %tmp_509_3

ST_80: deleted_ones_19_3 (2387)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge40_demorgan_i_298)
.preheader140.preheader_ifconv:324  %deleted_ones_19_3 = select i1 %carry_49_3, i1 %p_41_i_i_3, i1 %Range1_all_ones_19_3

ST_80: p_38_i_i_3 (2388)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:325  %p_38_i_i_3 = and i1 %carry_49_3, %Range1_all_ones_19_3

ST_80: p_not_i_i10_3 (2389)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge_i_i_i10_3)
.preheader140.preheader_ifconv:326  %p_not_i_i10_3 = xor i1 %deleted_zeros_19_3, true

ST_80: brmerge_i_i16_3 (2390)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge_i_i_i10_3)
.preheader140.preheader_ifconv:327  %brmerge_i_i16_3 = or i1 %tmp_1884, %p_not_i_i10_3

ST_80: tmp_511_3 (2391)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:328  %tmp_511_3 = xor i1 %tmp_1881, true

ST_80: overflow_26_3 (2392)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge_i_i_i10_3)
.preheader140.preheader_ifconv:329  %overflow_26_3 = and i1 %brmerge_i_i16_3, %tmp_511_3

ST_80: brmerge40_demorgan_i_298 (2393)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608 (out node of the LUT)
.preheader140.preheader_ifconv:330  %brmerge40_demorgan_i_298 = and i1 %tmp_1884, %deleted_ones_19_3

ST_80: tmp87_demorgan (2394)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node underflow_26_3)
.preheader140.preheader_ifconv:331  %tmp87_demorgan = or i1 %p_38_i_i_3, %brmerge40_demorgan_i_298

ST_80: tmp87 (2395)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node underflow_26_3)
.preheader140.preheader_ifconv:332  %tmp87 = xor i1 %tmp87_demorgan, true

ST_80: underflow_26_3 (2396)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608 (out node of the LUT)
.preheader140.preheader_ifconv:333  %underflow_26_3 = and i1 %tmp_1881, %tmp87

ST_80: brmerge_i_i_i10_3 (2397)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608 (out node of the LUT)
.preheader140.preheader_ifconv:334  %brmerge_i_i_i10_3 = or i1 %underflow_26_3, %overflow_26_3

ST_80: tmp_1895 (2463)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge40_demorgan_i_300)
.preheader140.preheader_ifconv:400  %tmp_1895 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_161_4, i32 14)

ST_80: deleted_zeros_19_4 (2469)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge_i_i_i10_4)
.preheader140.preheader_ifconv:406  %deleted_zeros_19_4 = select i1 %carry_49_4, i1 %Range1_all_ones_19_4, i1 %Range1_all_zeros_19_4

ST_80: tmp_509_4 (2470)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge40_demorgan_i_300)
.preheader140.preheader_ifconv:407  %tmp_509_4 = xor i1 %tmp_1895, true

ST_80: p_41_i_i_4 (2471)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge40_demorgan_i_300)
.preheader140.preheader_ifconv:408  %p_41_i_i_4 = and i1 %Range2_all_ones_19_4, %tmp_509_4

ST_80: deleted_ones_19_4 (2472)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge40_demorgan_i_300)
.preheader140.preheader_ifconv:409  %deleted_ones_19_4 = select i1 %carry_49_4, i1 %p_41_i_i_4, i1 %Range1_all_ones_19_4

ST_80: p_38_i_i_4 (2473)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:410  %p_38_i_i_4 = and i1 %carry_49_4, %Range1_all_ones_19_4

ST_80: p_not_i_i10_4 (2474)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge_i_i_i10_4)
.preheader140.preheader_ifconv:411  %p_not_i_i10_4 = xor i1 %deleted_zeros_19_4, true

ST_80: brmerge_i_i16_4 (2475)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge_i_i_i10_4)
.preheader140.preheader_ifconv:412  %brmerge_i_i16_4 = or i1 %tmp_1894, %p_not_i_i10_4

ST_80: tmp_511_4 (2476)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:413  %tmp_511_4 = xor i1 %tmp_1891, true

ST_80: overflow_26_4 (2477)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge_i_i_i10_4)
.preheader140.preheader_ifconv:414  %overflow_26_4 = and i1 %brmerge_i_i16_4, %tmp_511_4

ST_80: brmerge40_demorgan_i_300 (2478)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608 (out node of the LUT)
.preheader140.preheader_ifconv:415  %brmerge40_demorgan_i_300 = and i1 %tmp_1894, %deleted_ones_19_4

ST_80: tmp91_demorgan (2479)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node underflow_26_4)
.preheader140.preheader_ifconv:416  %tmp91_demorgan = or i1 %p_38_i_i_4, %brmerge40_demorgan_i_300

ST_80: tmp91 (2480)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node underflow_26_4)
.preheader140.preheader_ifconv:417  %tmp91 = xor i1 %tmp91_demorgan, true

ST_80: underflow_26_4 (2481)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608 (out node of the LUT)
.preheader140.preheader_ifconv:418  %underflow_26_4 = and i1 %tmp_1891, %tmp91

ST_80: brmerge_i_i_i10_4 (2482)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608 (out node of the LUT)
.preheader140.preheader_ifconv:419  %brmerge_i_i_i10_4 = or i1 %underflow_26_4, %overflow_26_4

ST_80: tmp_1905 (2548)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge40_demorgan_i_302)
.preheader140.preheader_ifconv:485  %tmp_1905 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_161_5, i32 14)

ST_80: deleted_zeros_19_5 (2554)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge_i_i_i10_5)
.preheader140.preheader_ifconv:491  %deleted_zeros_19_5 = select i1 %carry_49_5, i1 %Range1_all_ones_19_5, i1 %Range1_all_zeros_19_5

ST_80: tmp_509_5 (2555)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge40_demorgan_i_302)
.preheader140.preheader_ifconv:492  %tmp_509_5 = xor i1 %tmp_1905, true

ST_80: p_41_i_i_5 (2556)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge40_demorgan_i_302)
.preheader140.preheader_ifconv:493  %p_41_i_i_5 = and i1 %Range2_all_ones_19_5, %tmp_509_5

ST_80: deleted_ones_19_5 (2557)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge40_demorgan_i_302)
.preheader140.preheader_ifconv:494  %deleted_ones_19_5 = select i1 %carry_49_5, i1 %p_41_i_i_5, i1 %Range1_all_ones_19_5

ST_80: p_38_i_i_5 (2558)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:495  %p_38_i_i_5 = and i1 %carry_49_5, %Range1_all_ones_19_5

ST_80: p_not_i_i10_5 (2559)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge_i_i_i10_5)
.preheader140.preheader_ifconv:496  %p_not_i_i10_5 = xor i1 %deleted_zeros_19_5, true

ST_80: brmerge_i_i16_5 (2560)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge_i_i_i10_5)
.preheader140.preheader_ifconv:497  %brmerge_i_i16_5 = or i1 %tmp_1904, %p_not_i_i10_5

ST_80: tmp_511_5 (2561)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:498  %tmp_511_5 = xor i1 %tmp_1901, true

ST_80: overflow_26_5 (2562)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node brmerge_i_i_i10_5)
.preheader140.preheader_ifconv:499  %overflow_26_5 = and i1 %brmerge_i_i16_5, %tmp_511_5

ST_80: brmerge40_demorgan_i_302 (2563)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608 (out node of the LUT)
.preheader140.preheader_ifconv:500  %brmerge40_demorgan_i_302 = and i1 %tmp_1904, %deleted_ones_19_5

ST_80: tmp95_demorgan (2564)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node underflow_26_5)
.preheader140.preheader_ifconv:501  %tmp95_demorgan = or i1 %p_38_i_i_5, %brmerge40_demorgan_i_302

ST_80: tmp95 (2565)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node underflow_26_5)
.preheader140.preheader_ifconv:502  %tmp95 = xor i1 %tmp95_demorgan, true

ST_80: underflow_26_5 (2566)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608 (out node of the LUT)
.preheader140.preheader_ifconv:503  %underflow_26_5 = and i1 %tmp_1901, %tmp95

ST_80: brmerge_i_i_i10_5 (2567)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608 (out node of the LUT)
.preheader140.preheader_ifconv:504  %brmerge_i_i_i10_5 = or i1 %underflow_26_5, %overflow_26_5


 <State 81>: 7.39ns
ST_81: tmp76 (2143)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node this_assign_66_1)
.preheader140.preheader_ifconv:80  %tmp76 = or i1 %brmerge40_demorgan_i_292, %tmp_227

ST_81: underflow_26_not (2144)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node this_assign_66_1)
.preheader140.preheader_ifconv:81  %underflow_26_not = or i1 %tmp76, %p_38_i_i

ST_81: p_Val2_163_mux (2145)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608 (out node of the LUT)
.preheader140.preheader_ifconv:82  %p_Val2_163_mux = select i1 %brmerge_i_i_i1, i8 127, i8 %p_Val2_67

ST_81: p_Val2_1 (2146)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node this_assign_66_1)
.preheader140.preheader_ifconv:83  %p_Val2_1 = select i1 %underflow_s, i8 -128, i8 %p_Val2_67

ST_81: this_assign_66_1 (2147)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608 (out node of the LUT)
.preheader140.preheader_ifconv:84  %this_assign_66_1 = select i1 %underflow_26_not, i8 %p_Val2_163_mux, i8 %p_Val2_1

ST_81: StgValue_2712 (2148)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:85  store i8 %this_assign_66_1, i8* %ShuffleConvs_1_Downs_168, align 1

ST_81: tmp80 (2228)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node this_assign_66_1_1)
.preheader140.preheader_ifconv:165  %tmp80 = or i1 %brmerge40_demorgan_i_294, %tmp_511_1

ST_81: underflow_26_not_1 (2229)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node this_assign_66_1_1)
.preheader140.preheader_ifconv:166  %underflow_26_not_1 = or i1 %tmp80, %p_38_i_i_1

ST_81: p_Val2_163_mux_1 (2230)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608 (out node of the LUT)
.preheader140.preheader_ifconv:167  %p_Val2_163_mux_1 = select i1 %brmerge_i_i_i10_1, i8 127, i8 %p_Val2_163_1

ST_81: p_Val2_163_1_417 (2231)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node this_assign_66_1_1)
.preheader140.preheader_ifconv:168  %p_Val2_163_1_417 = select i1 %underflow_26_1, i8 -128, i8 %p_Val2_163_1

ST_81: this_assign_66_1_1 (2232)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608 (out node of the LUT)
.preheader140.preheader_ifconv:169  %this_assign_66_1_1 = select i1 %underflow_26_not_1, i8 %p_Val2_163_mux_1, i8 %p_Val2_163_1_417

ST_81: StgValue_2718 (2233)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:170  store i8 %this_assign_66_1_1, i8* %ShuffleConvs_1_Downs_170, align 1

ST_81: tmp84 (2313)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node this_assign_66_1_2)
.preheader140.preheader_ifconv:250  %tmp84 = or i1 %brmerge40_demorgan_i_296, %tmp_511_2

ST_81: underflow_26_not_2 (2314)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node this_assign_66_1_2)
.preheader140.preheader_ifconv:251  %underflow_26_not_2 = or i1 %tmp84, %p_38_i_i_2

ST_81: p_Val2_163_mux_2 (2315)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608 (out node of the LUT)
.preheader140.preheader_ifconv:252  %p_Val2_163_mux_2 = select i1 %brmerge_i_i_i10_2, i8 127, i8 %p_Val2_163_2

ST_81: p_Val2_163_2_419 (2316)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node this_assign_66_1_2)
.preheader140.preheader_ifconv:253  %p_Val2_163_2_419 = select i1 %underflow_26_2, i8 -128, i8 %p_Val2_163_2

ST_81: this_assign_66_1_2 (2317)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608 (out node of the LUT)
.preheader140.preheader_ifconv:254  %this_assign_66_1_2 = select i1 %underflow_26_not_2, i8 %p_Val2_163_mux_2, i8 %p_Val2_163_2_419

ST_81: StgValue_2724 (2318)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:255  store i8 %this_assign_66_1_2, i8* %ShuffleConvs_1_Downs_174, align 1

ST_81: tmp88 (2398)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node this_assign_66_1_3)
.preheader140.preheader_ifconv:335  %tmp88 = or i1 %brmerge40_demorgan_i_298, %tmp_511_3

ST_81: underflow_26_not_3 (2399)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node this_assign_66_1_3)
.preheader140.preheader_ifconv:336  %underflow_26_not_3 = or i1 %tmp88, %p_38_i_i_3

ST_81: p_Val2_163_mux_3 (2400)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608 (out node of the LUT)
.preheader140.preheader_ifconv:337  %p_Val2_163_mux_3 = select i1 %brmerge_i_i_i10_3, i8 127, i8 %p_Val2_163_3

ST_81: p_Val2_163_3_421 (2401)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node this_assign_66_1_3)
.preheader140.preheader_ifconv:338  %p_Val2_163_3_421 = select i1 %underflow_26_3, i8 -128, i8 %p_Val2_163_3

ST_81: this_assign_66_1_3 (2402)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608 (out node of the LUT)
.preheader140.preheader_ifconv:339  %this_assign_66_1_3 = select i1 %underflow_26_not_3, i8 %p_Val2_163_mux_3, i8 %p_Val2_163_3_421

ST_81: StgValue_2730 (2403)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:340  store i8 %this_assign_66_1_3, i8* %ShuffleConvs_1_Downs_176, align 1

ST_81: tmp92 (2483)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node this_assign_66_1_4)
.preheader140.preheader_ifconv:420  %tmp92 = or i1 %brmerge40_demorgan_i_300, %tmp_511_4

ST_81: underflow_26_not_4 (2484)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node this_assign_66_1_4)
.preheader140.preheader_ifconv:421  %underflow_26_not_4 = or i1 %tmp92, %p_38_i_i_4

ST_81: p_Val2_163_mux_4 (2485)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608 (out node of the LUT)
.preheader140.preheader_ifconv:422  %p_Val2_163_mux_4 = select i1 %brmerge_i_i_i10_4, i8 127, i8 %p_Val2_163_4

ST_81: p_Val2_163_4_423 (2486)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node this_assign_66_1_4)
.preheader140.preheader_ifconv:423  %p_Val2_163_4_423 = select i1 %underflow_26_4, i8 -128, i8 %p_Val2_163_4

ST_81: this_assign_66_1_4 (2487)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608 (out node of the LUT)
.preheader140.preheader_ifconv:424  %this_assign_66_1_4 = select i1 %underflow_26_not_4, i8 %p_Val2_163_mux_4, i8 %p_Val2_163_4_423

ST_81: StgValue_2736 (2488)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:425  store i8 %this_assign_66_1_4, i8* %ShuffleConvs_1_Downs_178, align 1

ST_81: tmp96 (2568)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node this_assign_66_1_5)
.preheader140.preheader_ifconv:505  %tmp96 = or i1 %brmerge40_demorgan_i_302, %tmp_511_5

ST_81: underflow_26_not_5 (2569)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node this_assign_66_1_5)
.preheader140.preheader_ifconv:506  %underflow_26_not_5 = or i1 %tmp96, %p_38_i_i_5

ST_81: p_Val2_163_mux_5 (2570)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608 (out node of the LUT)
.preheader140.preheader_ifconv:507  %p_Val2_163_mux_5 = select i1 %brmerge_i_i_i10_5, i8 127, i8 %p_Val2_163_5

ST_81: p_Val2_163_5_425 (2571)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:608 (grouped into LUT with out node this_assign_66_1_5)
.preheader140.preheader_ifconv:508  %p_Val2_163_5_425 = select i1 %underflow_26_5, i8 -128, i8 %p_Val2_163_5

ST_81: this_assign_66_1_5 (2572)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:608 (out node of the LUT)
.preheader140.preheader_ifconv:509  %this_assign_66_1_5 = select i1 %underflow_26_not_5, i8 %p_Val2_163_mux_5, i8 %p_Val2_163_5_425

ST_81: StgValue_2742 (2573)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:608
.preheader140.preheader_ifconv:510  store i8 %this_assign_66_1_5, i8* %ShuffleConvs_1_Downs_172, align 1

ST_81: StgValue_2743 (2574)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:602
.preheader140.preheader_ifconv:511  br label %.preheader141


 <State 82>: 5.09ns
ST_82: indvar_flatten5 (2584)  [1/1] 0.00ns
.preheader:0  %indvar_flatten5 = phi i14 [ %indvar_flatten_next1_4, %._crit_edge159 ], [ 0, %.preheader.preheader ]

ST_82: co16 (2585)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:627
.preheader:1  %co16 = phi i6 [ %arrayNo_mid2_v, %._crit_edge159 ], [ 0, %.preheader.preheader ]

ST_82: indvar_flatten6 (2586)  [1/1] 0.00ns
.preheader:2  %indvar_flatten6 = phi i10 [ %indvar_flatten_next1_3, %._crit_edge159 ], [ 0, %.preheader.preheader ]

ST_82: h17 (2587)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:628
.preheader:3  %h17 = phi i5 [ %h17_cast_mid2, %._crit_edge159 ], [ 1, %.preheader.preheader ]

ST_82: w18 (2588)  [1/1] 0.00ns
.preheader:4  %w18 = phi i5 [ %w_30, %._crit_edge159 ], [ 1, %.preheader.preheader ]

ST_82: exitcond_flatten9 (2589)  [1/1] 3.01ns
.preheader:5  %exitcond_flatten9 = icmp eq i14 %indvar_flatten5, -4096

ST_82: indvar_flatten_next1_4 (2590)  [1/1] 2.34ns
.preheader:6  %indvar_flatten_next1_4 = add i14 %indvar_flatten5, 1

ST_82: StgValue_2751 (2591)  [1/1] 0.00ns
.preheader:7  br i1 %exitcond_flatten9, label %9, label %.preheader139

ST_82: co_21 (2593)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:627
.preheader139:0  %co_21 = add i6 1, %co16

ST_82: exitcond_flatten10 (2595)  [1/1] 3.02ns
.preheader139:2  %exitcond_flatten10 = icmp eq i10 %indvar_flatten6, 256

ST_82: arrayNo_mid2_v (2597)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:627
.preheader139:4  %arrayNo_mid2_v = select i1 %exitcond_flatten10, i6 %co_21, i6 %co16

ST_82: tmp_24 (2649)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:629
.preheader139:56  %tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str16)

ST_82: indvar_flatten21_op (2757)  [1/1] 2.32ns
._crit_edge159:2  %indvar_flatten21_op = add i10 %indvar_flatten6, 1

ST_82: indvar_flatten_next1_3 (2758)  [1/1] 2.07ns
._crit_edge159:3  %indvar_flatten_next1_3 = select i1 %exitcond_flatten10, i10 1, i10 %indvar_flatten21_op


 <State 83>: 7.45ns
ST_83: h17_mid (2596)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:628
.preheader139:3  %h17_mid = select i1 %exitcond_flatten10, i5 1, i5 %h17

ST_83: arrayNo_mid2 (2598)  [10/10] 4.04ns  loc: acceleartor_hls_padding/components.cpp:627
.preheader139:5  %arrayNo_mid2 = urem i6 %arrayNo_mid2_v, 24

ST_83: zext4_cast (2600)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:627
.preheader139:7  %zext4_cast = zext i6 %arrayNo_mid2_v to i14

ST_83: mul4 (2601)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:627
.preheader139:8  %mul4 = mul i14 86, %zext4_cast

ST_83: tmp_1779 (2602)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:627
.preheader139:9  %tmp_1779 = call i3 @_ssdm_op_PartSelect.i3.i14.i32.i32(i14 %mul4, i32 11, i32 13)

ST_83: not_exitcond_flatten_1 (2610)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:629 (grouped into LUT with out node exitcond_mid)
.preheader139:17  %not_exitcond_flatten_1 = xor i1 %exitcond_flatten10, true

ST_83: exitcond40 (2611)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:629
.preheader139:18  %exitcond40 = icmp eq i5 %w18, -15

ST_83: exitcond_mid (2612)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:629 (out node of the LUT)
.preheader139:19  %exitcond_mid = and i1 %exitcond40, %not_exitcond_flatten_1

ST_83: h_3 (2613)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:628
.preheader139:20  %h_3 = add i5 1, %h17_mid

ST_83: tmp_452 (2614)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:629 (grouped into LUT with out node w18_mid2)
.preheader139:21  %tmp_452 = or i1 %exitcond_mid, %exitcond_flatten10

ST_83: w18_mid2 (2615)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:629 (out node of the LUT)
.preheader139:22  %w18_mid2 = select i1 %tmp_452, i5 1, i5 %w18

ST_83: h17_cast_mid2 (2616)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:628
.preheader139:23  %h17_cast_mid2 = select i1 %exitcond_mid, i5 %h_3, i5 %h17_mid


 <State 84>: 7.51ns
ST_84: arrayNo_mid2 (2598)  [9/10] 4.04ns  loc: acceleartor_hls_padding/components.cpp:627
.preheader139:5  %arrayNo_mid2 = urem i6 %arrayNo_mid2_v, 24

ST_84: tmp_1780 (2603)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:627
.preheader139:10  %tmp_1780 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %tmp_1779, i4 0)

ST_84: tmp_449 (2604)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:627
.preheader139:11  %tmp_449 = sext i7 %tmp_1780 to i10

ST_84: p_shl30_cast (2605)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:627
.preheader139:12  %p_shl30_cast = zext i10 %tmp_449 to i11

ST_84: tmp_1781 (2606)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:627
.preheader139:13  %tmp_1781 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_1779, i1 false)

ST_84: tmp_450 (2607)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:627
.preheader139:14  %tmp_450 = sext i4 %tmp_1781 to i7

ST_84: p_shl31_cast (2608)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:15  %p_shl31_cast = zext i7 %tmp_450 to i11

ST_84: tmp_451 (2609)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:16  %tmp_451 = add i11 %p_shl30_cast, %p_shl31_cast

ST_84: h17_cast_mid2_cast (2617)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:628
.preheader139:24  %h17_cast_mid2_cast = zext i5 %h17_cast_mid2 to i11

ST_84: tmp_453 (2618)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:25  %tmp_453 = add i11 %h17_cast_mid2_cast, %tmp_451

ST_84: tmp_1782 (2619)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:26  %tmp_1782 = shl i11 %tmp_453, 4

ST_84: tmp_1783 (2620)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:27  %tmp_1783 = shl i11 %tmp_453, 1

ST_84: tmp_454 (2621)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:28  %tmp_454 = add i11 %tmp_1782, %tmp_1783

ST_84: w18_cast_cast (2622)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:29  %w18_cast_cast = zext i5 %w18_mid2 to i11

ST_84: tmp_455 (2623)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:30  %tmp_455 = add i11 %w18_cast_cast, %tmp_454

ST_84: empty_426 (2755)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:634
._crit_edge159:0  %empty_426 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str16, i32 %tmp_24)

ST_84: w_30 (2756)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:629
._crit_edge159:1  %w_30 = add i5 %w18_mid2, 1

ST_84: StgValue_2787 (2759)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:629
._crit_edge159:4  br label %.preheader


 <State 85>: 4.04ns
ST_85: arrayNo_mid2 (2598)  [8/10] 4.04ns  loc: acceleartor_hls_padding/components.cpp:627
.preheader139:5  %arrayNo_mid2 = urem i6 %arrayNo_mid2_v, 24


 <State 86>: 4.04ns
ST_86: arrayNo_mid2 (2598)  [7/10] 4.04ns  loc: acceleartor_hls_padding/components.cpp:627
.preheader139:5  %arrayNo_mid2 = urem i6 %arrayNo_mid2_v, 24


 <State 87>: 4.04ns
ST_87: arrayNo_mid2 (2598)  [6/10] 4.04ns  loc: acceleartor_hls_padding/components.cpp:627
.preheader139:5  %arrayNo_mid2 = urem i6 %arrayNo_mid2_v, 24


 <State 88>: 4.04ns
ST_88: arrayNo_mid2 (2598)  [5/10] 4.04ns  loc: acceleartor_hls_padding/components.cpp:627
.preheader139:5  %arrayNo_mid2 = urem i6 %arrayNo_mid2_v, 24


 <State 89>: 4.04ns
ST_89: arrayNo_mid2 (2598)  [4/10] 4.04ns  loc: acceleartor_hls_padding/components.cpp:627
.preheader139:5  %arrayNo_mid2 = urem i6 %arrayNo_mid2_v, 24


 <State 90>: 4.04ns
ST_90: arrayNo_mid2 (2598)  [3/10] 4.04ns  loc: acceleartor_hls_padding/components.cpp:627
.preheader139:5  %arrayNo_mid2 = urem i6 %arrayNo_mid2_v, 24


 <State 91>: 4.04ns
ST_91: arrayNo_mid2 (2598)  [2/10] 4.04ns  loc: acceleartor_hls_padding/components.cpp:627
.preheader139:5  %arrayNo_mid2 = urem i6 %arrayNo_mid2_v, 24

ST_91: tmp_497_cast (2624)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:31  %tmp_497_cast = zext i11 %tmp_455 to i32

ST_91: ShuffleConvs_1_Downs_191 (2625)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:32  %ShuffleConvs_1_Downs_191 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_1, i32 0, i32 %tmp_497_cast

ST_91: ShuffleConvs_1_Downs_192 (2626)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:33  %ShuffleConvs_1_Downs_192 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs, i32 0, i32 %tmp_497_cast

ST_91: ShuffleConvs_1_Downs_193 (2627)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:34  %ShuffleConvs_1_Downs_193 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_13, i32 0, i32 %tmp_497_cast

ST_91: ShuffleConvs_1_Downs_194 (2628)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:35  %ShuffleConvs_1_Downs_194 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_12, i32 0, i32 %tmp_497_cast

ST_91: ShuffleConvs_1_Downs_195 (2629)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:36  %ShuffleConvs_1_Downs_195 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_7, i32 0, i32 %tmp_497_cast

ST_91: ShuffleConvs_1_Downs_196 (2630)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:37  %ShuffleConvs_1_Downs_196 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_11, i32 0, i32 %tmp_497_cast

ST_91: ShuffleConvs_1_Downs_197 (2631)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:38  %ShuffleConvs_1_Downs_197 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_6, i32 0, i32 %tmp_497_cast

ST_91: ShuffleConvs_1_Downs_198 (2632)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:39  %ShuffleConvs_1_Downs_198 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_14, i32 0, i32 %tmp_497_cast

ST_91: ShuffleConvs_1_Downs_199 (2633)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:40  %ShuffleConvs_1_Downs_199 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_20, i32 0, i32 %tmp_497_cast

ST_91: ShuffleConvs_1_Downs_200 (2634)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:41  %ShuffleConvs_1_Downs_200 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_21, i32 0, i32 %tmp_497_cast

ST_91: ShuffleConvs_1_Downs_201 (2635)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:42  %ShuffleConvs_1_Downs_201 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_16, i32 0, i32 %tmp_497_cast

ST_91: ShuffleConvs_1_Downs_202 (2636)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:43  %ShuffleConvs_1_Downs_202 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_17, i32 0, i32 %tmp_497_cast

ST_91: ShuffleConvs_1_Downs_203 (2637)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:44  %ShuffleConvs_1_Downs_203 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_4, i32 0, i32 %tmp_497_cast

ST_91: ShuffleConvs_1_Downs_204 (2638)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:45  %ShuffleConvs_1_Downs_204 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_3, i32 0, i32 %tmp_497_cast

ST_91: ShuffleConvs_1_Downs_205 (2639)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:46  %ShuffleConvs_1_Downs_205 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_10, i32 0, i32 %tmp_497_cast

ST_91: ShuffleConvs_1_Downs_206 (2640)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:47  %ShuffleConvs_1_Downs_206 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_2, i32 0, i32 %tmp_497_cast

ST_91: ShuffleConvs_1_Downs_207 (2641)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:48  %ShuffleConvs_1_Downs_207 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_22, i32 0, i32 %tmp_497_cast

ST_91: ShuffleConvs_1_Downs_208 (2642)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:49  %ShuffleConvs_1_Downs_208 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_5, i32 0, i32 %tmp_497_cast

ST_91: ShuffleConvs_1_Downs_209 (2643)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:50  %ShuffleConvs_1_Downs_209 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_9, i32 0, i32 %tmp_497_cast

ST_91: ShuffleConvs_1_Downs_210 (2644)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:51  %ShuffleConvs_1_Downs_210 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_19, i32 0, i32 %tmp_497_cast

ST_91: ShuffleConvs_1_Downs_211 (2645)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:52  %ShuffleConvs_1_Downs_211 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_15, i32 0, i32 %tmp_497_cast

ST_91: ShuffleConvs_1_Downs_212 (2646)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:53  %ShuffleConvs_1_Downs_212 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_8, i32 0, i32 %tmp_497_cast

ST_91: ShuffleConvs_1_Downs_213 (2647)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:54  %ShuffleConvs_1_Downs_213 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_18, i32 0, i32 %tmp_497_cast

ST_91: ShuffleConvs_1_Downs_214 (2648)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:55  %ShuffleConvs_1_Downs_214 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_23, i32 0, i32 %tmp_497_cast

ST_91: ShuffleConvs_1_Downs_215 (2651)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:58  %ShuffleConvs_1_Downs_215 = load i8* %ShuffleConvs_1_Downs_214, align 1

ST_91: ShuffleConvs_1_Downs_216 (2652)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:59  %ShuffleConvs_1_Downs_216 = load i8* %ShuffleConvs_1_Downs_207, align 1

ST_91: ShuffleConvs_1_Downs_217 (2653)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:60  %ShuffleConvs_1_Downs_217 = load i8* %ShuffleConvs_1_Downs_196, align 1

ST_91: ShuffleConvs_1_Downs_218 (2654)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:61  %ShuffleConvs_1_Downs_218 = load i8* %ShuffleConvs_1_Downs_197, align 1

ST_91: ShuffleConvs_1_Downs_219 (2655)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:62  %ShuffleConvs_1_Downs_219 = load i8* %ShuffleConvs_1_Downs_208, align 1

ST_91: ShuffleConvs_1_Downs_220 (2656)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:63  %ShuffleConvs_1_Downs_220 = load i8* %ShuffleConvs_1_Downs_203, align 1

ST_91: ShuffleConvs_1_Downs_221 (2657)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:64  %ShuffleConvs_1_Downs_221 = load i8* %ShuffleConvs_1_Downs_204, align 1

ST_91: ShuffleConvs_1_Downs_222 (2658)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:65  %ShuffleConvs_1_Downs_222 = load i8* %ShuffleConvs_1_Downs_206, align 1

ST_91: ShuffleConvs_1_Downs_223 (2659)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:66  %ShuffleConvs_1_Downs_223 = load i8* %ShuffleConvs_1_Downs_191, align 1

ST_91: ShuffleConvs_1_Downs_224 (2660)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:67  %ShuffleConvs_1_Downs_224 = load i8* %ShuffleConvs_1_Downs_192, align 1

ST_91: ShuffleConvs_1_Downs_225 (2661)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:68  %ShuffleConvs_1_Downs_225 = load i8* %ShuffleConvs_1_Downs_200, align 1

ST_91: ShuffleConvs_1_Downs_226 (2662)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:69  %ShuffleConvs_1_Downs_226 = load i8* %ShuffleConvs_1_Downs_199, align 1

ST_91: ShuffleConvs_1_Downs_227 (2663)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:70  %ShuffleConvs_1_Downs_227 = load i8* %ShuffleConvs_1_Downs_210, align 1

ST_91: ShuffleConvs_1_Downs_228 (2664)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:71  %ShuffleConvs_1_Downs_228 = load i8* %ShuffleConvs_1_Downs_213, align 1

ST_91: ShuffleConvs_1_Downs_229 (2665)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:72  %ShuffleConvs_1_Downs_229 = load i8* %ShuffleConvs_1_Downs_202, align 1

ST_91: ShuffleConvs_1_Downs_230 (2666)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:73  %ShuffleConvs_1_Downs_230 = load i8* %ShuffleConvs_1_Downs_201, align 1

ST_91: ShuffleConvs_1_Downs_231 (2667)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:74  %ShuffleConvs_1_Downs_231 = load i8* %ShuffleConvs_1_Downs_211, align 1

ST_91: ShuffleConvs_1_Downs_232 (2668)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:75  %ShuffleConvs_1_Downs_232 = load i8* %ShuffleConvs_1_Downs_198, align 1

ST_91: ShuffleConvs_1_Downs_233 (2669)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:76  %ShuffleConvs_1_Downs_233 = load i8* %ShuffleConvs_1_Downs_193, align 1

ST_91: ShuffleConvs_1_Downs_234 (2670)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:77  %ShuffleConvs_1_Downs_234 = load i8* %ShuffleConvs_1_Downs_194, align 1

ST_91: ShuffleConvs_1_Downs_235 (2671)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:78  %ShuffleConvs_1_Downs_235 = load i8* %ShuffleConvs_1_Downs_205, align 1

ST_91: ShuffleConvs_1_Downs_236 (2672)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:79  %ShuffleConvs_1_Downs_236 = load i8* %ShuffleConvs_1_Downs_209, align 1

ST_91: ShuffleConvs_1_Downs_237 (2673)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:80  %ShuffleConvs_1_Downs_237 = load i8* %ShuffleConvs_1_Downs_212, align 1

ST_91: ShuffleConvs_1_Downs_238 (2674)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:81  %ShuffleConvs_1_Downs_238 = load i8* %ShuffleConvs_1_Downs_195, align 1


 <State 92>: 7.92ns
ST_92: empty_427 (2594)  [1/1] 0.00ns
.preheader139:1  %empty_427 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12288, i64 12288, i64 12288)

ST_92: arrayNo_mid2 (2598)  [1/10] 4.04ns  loc: acceleartor_hls_padding/components.cpp:627
.preheader139:5  %arrayNo_mid2 = urem i6 %arrayNo_mid2_v, 24

ST_92: arrayNo_cast_mid2 (2599)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:627
.preheader139:6  %arrayNo_cast_mid2 = zext i6 %arrayNo_mid2 to i32

ST_92: StgValue_2847 (2650)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:630
.preheader139:57  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_92: ShuffleConvs_1_Downs_215 (2651)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:58  %ShuffleConvs_1_Downs_215 = load i8* %ShuffleConvs_1_Downs_214, align 1

ST_92: ShuffleConvs_1_Downs_216 (2652)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:59  %ShuffleConvs_1_Downs_216 = load i8* %ShuffleConvs_1_Downs_207, align 1

ST_92: ShuffleConvs_1_Downs_217 (2653)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:60  %ShuffleConvs_1_Downs_217 = load i8* %ShuffleConvs_1_Downs_196, align 1

ST_92: ShuffleConvs_1_Downs_218 (2654)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:61  %ShuffleConvs_1_Downs_218 = load i8* %ShuffleConvs_1_Downs_197, align 1

ST_92: ShuffleConvs_1_Downs_219 (2655)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:62  %ShuffleConvs_1_Downs_219 = load i8* %ShuffleConvs_1_Downs_208, align 1

ST_92: ShuffleConvs_1_Downs_220 (2656)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:63  %ShuffleConvs_1_Downs_220 = load i8* %ShuffleConvs_1_Downs_203, align 1

ST_92: ShuffleConvs_1_Downs_221 (2657)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:64  %ShuffleConvs_1_Downs_221 = load i8* %ShuffleConvs_1_Downs_204, align 1

ST_92: ShuffleConvs_1_Downs_222 (2658)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:65  %ShuffleConvs_1_Downs_222 = load i8* %ShuffleConvs_1_Downs_206, align 1

ST_92: ShuffleConvs_1_Downs_223 (2659)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:66  %ShuffleConvs_1_Downs_223 = load i8* %ShuffleConvs_1_Downs_191, align 1

ST_92: ShuffleConvs_1_Downs_224 (2660)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:67  %ShuffleConvs_1_Downs_224 = load i8* %ShuffleConvs_1_Downs_192, align 1

ST_92: ShuffleConvs_1_Downs_225 (2661)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:68  %ShuffleConvs_1_Downs_225 = load i8* %ShuffleConvs_1_Downs_200, align 1

ST_92: ShuffleConvs_1_Downs_226 (2662)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:69  %ShuffleConvs_1_Downs_226 = load i8* %ShuffleConvs_1_Downs_199, align 1

ST_92: ShuffleConvs_1_Downs_227 (2663)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:70  %ShuffleConvs_1_Downs_227 = load i8* %ShuffleConvs_1_Downs_210, align 1

ST_92: ShuffleConvs_1_Downs_228 (2664)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:71  %ShuffleConvs_1_Downs_228 = load i8* %ShuffleConvs_1_Downs_213, align 1

ST_92: ShuffleConvs_1_Downs_229 (2665)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:72  %ShuffleConvs_1_Downs_229 = load i8* %ShuffleConvs_1_Downs_202, align 1

ST_92: ShuffleConvs_1_Downs_230 (2666)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:73  %ShuffleConvs_1_Downs_230 = load i8* %ShuffleConvs_1_Downs_201, align 1

ST_92: ShuffleConvs_1_Downs_231 (2667)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:74  %ShuffleConvs_1_Downs_231 = load i8* %ShuffleConvs_1_Downs_211, align 1

ST_92: ShuffleConvs_1_Downs_232 (2668)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:75  %ShuffleConvs_1_Downs_232 = load i8* %ShuffleConvs_1_Downs_198, align 1

ST_92: ShuffleConvs_1_Downs_233 (2669)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:76  %ShuffleConvs_1_Downs_233 = load i8* %ShuffleConvs_1_Downs_193, align 1

ST_92: ShuffleConvs_1_Downs_234 (2670)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:77  %ShuffleConvs_1_Downs_234 = load i8* %ShuffleConvs_1_Downs_194, align 1

ST_92: ShuffleConvs_1_Downs_235 (2671)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:78  %ShuffleConvs_1_Downs_235 = load i8* %ShuffleConvs_1_Downs_205, align 1

ST_92: ShuffleConvs_1_Downs_236 (2672)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:79  %ShuffleConvs_1_Downs_236 = load i8* %ShuffleConvs_1_Downs_209, align 1

ST_92: ShuffleConvs_1_Downs_237 (2673)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:80  %ShuffleConvs_1_Downs_237 = load i8* %ShuffleConvs_1_Downs_212, align 1

ST_92: ShuffleConvs_1_Downs_238 (2674)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:81  %ShuffleConvs_1_Downs_238 = load i8* %ShuffleConvs_1_Downs_195, align 1

ST_92: tmp_203 (2675)  [1/1] 3.20ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:82  %tmp_203 = call i8 @_ssdm_op_Mux.ap_auto.24i8.i32(i8 %ShuffleConvs_1_Downs_215, i8 %ShuffleConvs_1_Downs_216, i8 %ShuffleConvs_1_Downs_217, i8 %ShuffleConvs_1_Downs_218, i8 %ShuffleConvs_1_Downs_219, i8 %ShuffleConvs_1_Downs_220, i8 %ShuffleConvs_1_Downs_221, i8 %ShuffleConvs_1_Downs_222, i8 %ShuffleConvs_1_Downs_223, i8 %ShuffleConvs_1_Downs_224, i8 %ShuffleConvs_1_Downs_225, i8 %ShuffleConvs_1_Downs_226, i8 %ShuffleConvs_1_Downs_227, i8 %ShuffleConvs_1_Downs_228, i8 %ShuffleConvs_1_Downs_229, i8 %ShuffleConvs_1_Downs_230, i8 %ShuffleConvs_1_Downs_231, i8 %ShuffleConvs_1_Downs_232, i8 %ShuffleConvs_1_Downs_233, i8 %ShuffleConvs_1_Downs_234, i8 %ShuffleConvs_1_Downs_235, i8 %ShuffleConvs_1_Downs_236, i8 %ShuffleConvs_1_Downs_237, i8 %ShuffleConvs_1_Downs_238, i32 %arrayNo_cast_mid2)

ST_92: tmp_1784 (2676)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:83  %tmp_1784 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_203, i32 7)

ST_92: StgValue_2874 (2677)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:631
.preheader139:84  br i1 %tmp_1784, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i, label %._crit_edge159

ST_92: StgValue_2875 (2679)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:632
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  switch i6 %arrayNo_mid2, label %branch23 [
    i6 0, label %branch0
    i6 1, label %branch1
    i6 2, label %branch2
    i6 3, label %branch3
    i6 4, label %branch4
    i6 5, label %branch5
    i6 6, label %branch6
    i6 7, label %branch7
    i6 8, label %branch8
    i6 9, label %branch9
    i6 10, label %branch10
    i6 11, label %branch11
    i6 12, label %branch12
    i6 13, label %branch13
    i6 14, label %branch14
    i6 15, label %branch15
    i6 16, label %branch16
    i6 17, label %branch17
    i6 18, label %branch18
    i6 19, label %branch19
    i6 20, label %branch20
    i6 21, label %branch21
    i6 22, label %branch22
  ]

ST_92: StgValue_2876 (2681)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:632
branch22:0  store i8 0, i8* %ShuffleConvs_1_Downs_212, align 1

ST_92: StgValue_2877 (2682)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:632
branch22:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

ST_92: StgValue_2878 (2684)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:632
branch21:0  store i8 0, i8* %ShuffleConvs_1_Downs_209, align 1

ST_92: StgValue_2879 (2685)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:632
branch21:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

ST_92: StgValue_2880 (2687)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:632
branch20:0  store i8 0, i8* %ShuffleConvs_1_Downs_205, align 1

ST_92: StgValue_2881 (2688)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:632
branch20:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

ST_92: StgValue_2882 (2690)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:632
branch19:0  store i8 0, i8* %ShuffleConvs_1_Downs_194, align 1

ST_92: StgValue_2883 (2691)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:632
branch19:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

ST_92: StgValue_2884 (2693)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:632
branch18:0  store i8 0, i8* %ShuffleConvs_1_Downs_193, align 1

ST_92: StgValue_2885 (2694)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:632
branch18:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

ST_92: StgValue_2886 (2696)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:632
branch17:0  store i8 0, i8* %ShuffleConvs_1_Downs_198, align 1

ST_92: StgValue_2887 (2697)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:632
branch17:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

ST_92: StgValue_2888 (2699)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:632
branch16:0  store i8 0, i8* %ShuffleConvs_1_Downs_211, align 1

ST_92: StgValue_2889 (2700)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:632
branch16:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

ST_92: StgValue_2890 (2702)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:632
branch15:0  store i8 0, i8* %ShuffleConvs_1_Downs_201, align 1

ST_92: StgValue_2891 (2703)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:632
branch15:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

ST_92: StgValue_2892 (2705)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:632
branch14:0  store i8 0, i8* %ShuffleConvs_1_Downs_202, align 1

ST_92: StgValue_2893 (2706)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:632
branch14:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

ST_92: StgValue_2894 (2708)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:632
branch13:0  store i8 0, i8* %ShuffleConvs_1_Downs_213, align 1

ST_92: StgValue_2895 (2709)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:632
branch13:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

ST_92: StgValue_2896 (2711)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:632
branch12:0  store i8 0, i8* %ShuffleConvs_1_Downs_210, align 1

ST_92: StgValue_2897 (2712)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:632
branch12:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

ST_92: StgValue_2898 (2714)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:632
branch11:0  store i8 0, i8* %ShuffleConvs_1_Downs_199, align 1

ST_92: StgValue_2899 (2715)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:632
branch11:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

ST_92: StgValue_2900 (2717)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:632
branch10:0  store i8 0, i8* %ShuffleConvs_1_Downs_200, align 1

ST_92: StgValue_2901 (2718)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:632
branch10:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

ST_92: StgValue_2902 (2720)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:632
branch9:0  store i8 0, i8* %ShuffleConvs_1_Downs_192, align 1

ST_92: StgValue_2903 (2721)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:632
branch9:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

ST_92: StgValue_2904 (2723)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:632
branch8:0  store i8 0, i8* %ShuffleConvs_1_Downs_191, align 1

ST_92: StgValue_2905 (2724)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:632
branch8:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

ST_92: StgValue_2906 (2726)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:632
branch7:0  store i8 0, i8* %ShuffleConvs_1_Downs_206, align 1

ST_92: StgValue_2907 (2727)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:632
branch7:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

ST_92: StgValue_2908 (2729)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:632
branch6:0  store i8 0, i8* %ShuffleConvs_1_Downs_204, align 1

ST_92: StgValue_2909 (2730)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:632
branch6:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

ST_92: StgValue_2910 (2732)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:632
branch5:0  store i8 0, i8* %ShuffleConvs_1_Downs_203, align 1

ST_92: StgValue_2911 (2733)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:632
branch5:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

ST_92: StgValue_2912 (2735)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:632
branch4:0  store i8 0, i8* %ShuffleConvs_1_Downs_208, align 1

ST_92: StgValue_2913 (2736)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:632
branch4:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

ST_92: StgValue_2914 (2738)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:632
branch3:0  store i8 0, i8* %ShuffleConvs_1_Downs_197, align 1

ST_92: StgValue_2915 (2739)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:632
branch3:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

ST_92: StgValue_2916 (2741)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:632
branch2:0  store i8 0, i8* %ShuffleConvs_1_Downs_196, align 1

ST_92: StgValue_2917 (2742)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:632
branch2:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

ST_92: StgValue_2918 (2744)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:632
branch1:0  store i8 0, i8* %ShuffleConvs_1_Downs_207, align 1

ST_92: StgValue_2919 (2745)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:632
branch1:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

ST_92: StgValue_2920 (2747)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:632
branch0:0  store i8 0, i8* %ShuffleConvs_1_Downs_214, align 1

ST_92: StgValue_2921 (2748)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:632
branch0:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

ST_92: StgValue_2922 (2750)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:632
branch23:0  store i8 0, i8* %ShuffleConvs_1_Downs_195, align 1

ST_92: StgValue_2923 (2751)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:632
branch23:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270

ST_92: StgValue_2924 (2753)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:633
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i1270:0  br label %._crit_edge159


 <State 93>: 0.00ns
ST_93: StgValue_2925 (2761)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:637
:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten4') with incoming values : ('indvar_flatten_next1') [53]  (1.59 ns)

 <State 2>: 5.09ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [55]  (0 ns)
	'icmp' operation ('exitcond_flatten8') [64]  (3.02 ns)
	'select' operation ('indvar_flatten_next') [199]  (2.07 ns)

 <State 3>: 8.43ns
The critical path consists of the following:
	'add' operation ('co', acceleartor_hls_padding/components.cpp:551) [62]  (2.31 ns)
	'select' operation ('co_cast_mid2_v', acceleartor_hls_padding/components.cpp:551) [66]  (2.07 ns)
	'urem' operation ('arrayNo4_mid2', acceleartor_hls_padding/components.cpp:551) [68]  (4.04 ns)

 <State 4>: 4.04ns
The critical path consists of the following:
	'urem' operation ('arrayNo4_mid2', acceleartor_hls_padding/components.cpp:551) [68]  (4.04 ns)

 <State 5>: 4.04ns
The critical path consists of the following:
	'urem' operation ('arrayNo4_mid2', acceleartor_hls_padding/components.cpp:551) [68]  (4.04 ns)

 <State 6>: 4.04ns
The critical path consists of the following:
	'urem' operation ('arrayNo4_mid2', acceleartor_hls_padding/components.cpp:551) [68]  (4.04 ns)

 <State 7>: 4.04ns
The critical path consists of the following:
	'urem' operation ('arrayNo4_mid2', acceleartor_hls_padding/components.cpp:551) [68]  (4.04 ns)

 <State 8>: 4.04ns
The critical path consists of the following:
	'urem' operation ('arrayNo4_mid2', acceleartor_hls_padding/components.cpp:551) [68]  (4.04 ns)

 <State 9>: 4.04ns
The critical path consists of the following:
	'urem' operation ('arrayNo4_mid2', acceleartor_hls_padding/components.cpp:551) [68]  (4.04 ns)

 <State 10>: 6.43ns
The critical path consists of the following:
	'mul' operation ('mul', acceleartor_hls_padding/components.cpp:551) [70]  (6.43 ns)

 <State 11>: 7.51ns
The critical path consists of the following:
	'add' operation ('tmp_399', acceleartor_hls_padding/components.cpp:555) [78]  (1.88 ns)
	'add' operation ('tmp_401', acceleartor_hls_padding/components.cpp:555) [87]  (1.88 ns)
	'shl' operation ('tmp_1654', acceleartor_hls_padding/components.cpp:555) [88]  (0 ns)
	'add' operation ('tmp_402', acceleartor_hls_padding/components.cpp:555) [90]  (1.88 ns)
	'add' operation ('tmp_403', acceleartor_hls_padding/components.cpp:555) [92]  (1.88 ns)

 <State 12>: 7.92ns
The critical path consists of the following:
	'urem' operation ('arrayNo4_mid2', acceleartor_hls_padding/components.cpp:551) [68]  (4.04 ns)

 <State 13>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('h') with incoming values : ('h', acceleartor_hls_padding/components.cpp:561) [204]  (1.59 ns)

 <State 14>: 4.64ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', acceleartor_hls_padding/components.cpp:561) [204]  (0 ns)
	'add' operation ('tmp_406', acceleartor_hls_padding/components.cpp:561) [210]  (2.32 ns)
	'add' operation ('tmp_407', acceleartor_hls_padding/components.cpp:561) [211]  (2.32 ns)

 <State 15>: 3.31ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', acceleartor_hls_padding/components.cpp:562) [218]  (0 ns)
	'icmp' operation ('exitcond31', acceleartor_hls_padding/components.cpp:562) [237]  (3.31 ns)

 <State 16>: 7.63ns
The critical path consists of the following:
	'phi' operation ('ci') with incoming values : ('ci', acceleartor_hls_padding/components.cpp:563) [243]  (0 ns)
	'add' operation ('tmp_422', acceleartor_hls_padding/components.cpp:566) [250]  (1.88 ns)
	'add' operation ('tmp_423', acceleartor_hls_padding/components.cpp:566) [251]  (1.88 ns)
	'add' operation ('tmp_424', acceleartor_hls_padding/components.cpp:566) [255]  (1.94 ns)
	'add' operation ('tmp_425', acceleartor_hls_padding/components.cpp:566) [256]  (1.94 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_V_load', acceleartor_hls_padding/components.cpp:566) on array 'input_V' [280]  (3.25 ns)

 <State 18>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_V_load', acceleartor_hls_padding/components.cpp:566) on array 'input_V' [280]  (3.25 ns)

 <State 19>: 8.14ns
The critical path consists of the following:
	'load' operation ('weight_0_V_load', acceleartor_hls_padding/components.cpp:566) on array 'weight_0_V' [278]  (2.3 ns)
	'call' operation ('MUL_DP_ret118', acceleartor_hls_padding/components.cpp:566) to 'MUL_DP' [281]  (5.84 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	'call' operation ('MUL_DP_ret118', acceleartor_hls_padding/components.cpp:566) to 'MUL_DP' [281]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	'call' operation ('MUL_DP_ret118', acceleartor_hls_padding/components.cpp:566) to 'MUL_DP' [281]  (8.75 ns)

 <State 22>: 3.25ns
The critical path consists of the following:
	'load' operation ('ShuffleConvs_1_Downs_107', acceleartor_hls_padding/components.cpp:568) on array 'ShuffleConvs_1_Downs_23' [284]  (3.25 ns)

 <State 23>: 6.78ns
The critical path consists of the following:
	'add' operation ('p_Val2_s', acceleartor_hls_padding/components.cpp:568) [288]  (2.39 ns)
	'add' operation ('p_Val2_46', acceleartor_hls_padding/components.cpp:568) [294]  (2.32 ns)
	'xor' operation ('tmp_182', acceleartor_hls_padding/components.cpp:568) [296]  (0 ns)
	'and' operation ('carry_s', acceleartor_hls_padding/components.cpp:568) [297]  (2.07 ns)

 <State 24>: 6.21ns
The critical path consists of the following:
	'xor' operation ('tmp_183', acceleartor_hls_padding/components.cpp:568) [305]  (0 ns)
	'and' operation ('p_41_i_i4', acceleartor_hls_padding/components.cpp:568) [306]  (0 ns)
	'select' operation ('deleted_ones', acceleartor_hls_padding/components.cpp:568) [307]  (0 ns)
	'and' operation ('brmerge40_demorgan_i', acceleartor_hls_padding/components.cpp:568) [313]  (2.07 ns)
	'or' operation ('tmp1_demorgan', acceleartor_hls_padding/components.cpp:568) [314]  (0 ns)
	'xor' operation ('tmp1', acceleartor_hls_padding/components.cpp:568) [315]  (0 ns)
	'and' operation ('underflow', acceleartor_hls_padding/components.cpp:568) [316]  (2.07 ns)
	'or' operation ('brmerge_i_i_i', acceleartor_hls_padding/components.cpp:568) [317]  (2.07 ns)

 <State 25>: 7.39ns
The critical path consists of the following:
	'select' operation ('p_Val2_128_mux', acceleartor_hls_padding/components.cpp:568) [320]  (2.07 ns)
	'select' operation ('this_assign_1', acceleartor_hls_padding/components.cpp:568) [322]  (2.07 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:568) of variable 'this_assign_1', acceleartor_hls_padding/components.cpp:568 on array 'ShuffleConvs_1_Downs_23' [323]  (3.25 ns)

 <State 26>: 3.25ns
The critical path consists of the following:
	'load' operation ('ShuffleConvs_1_Downs_108', acceleartor_hls_padding/components.cpp:569) on array 'ShuffleConvs_1_Downs_23' [324]  (3.25 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'load' operation ('ShuffleConvs_1_Downs_108', acceleartor_hls_padding/components.cpp:569) on array 'ShuffleConvs_1_Downs_23' [324]  (3.25 ns)

 <State 28>: 6.78ns
The critical path consists of the following:
	'add' operation ('p_Val2_53', acceleartor_hls_padding/components.cpp:569) [328]  (2.39 ns)
	'add' operation ('p_Val2_55', acceleartor_hls_padding/components.cpp:569) [334]  (2.32 ns)
	'xor' operation ('tmp_188', acceleartor_hls_padding/components.cpp:569) [336]  (0 ns)
	'and' operation ('carry_3', acceleartor_hls_padding/components.cpp:569) [337]  (2.07 ns)

 <State 29>: 6.21ns
The critical path consists of the following:
	'xor' operation ('tmp_189', acceleartor_hls_padding/components.cpp:569) [345]  (0 ns)
	'and' operation ('p_41_i_i8', acceleartor_hls_padding/components.cpp:569) [346]  (0 ns)
	'select' operation ('deleted_ones_16', acceleartor_hls_padding/components.cpp:569) [347]  (0 ns)
	'and' operation ('brmerge40_demorgan_i_303', acceleartor_hls_padding/components.cpp:569) [353]  (2.07 ns)
	'or' operation ('tmp3_demorgan', acceleartor_hls_padding/components.cpp:569) [354]  (0 ns)
	'xor' operation ('tmp3', acceleartor_hls_padding/components.cpp:569) [355]  (0 ns)
	'and' operation ('underflow_20', acceleartor_hls_padding/components.cpp:569) [356]  (2.07 ns)
	'or' operation ('brmerge_i_i_i7', acceleartor_hls_padding/components.cpp:569) [357]  (2.07 ns)

 <State 30>: 7.39ns
The critical path consists of the following:
	'select' operation ('p_Val2_148_mux', acceleartor_hls_padding/components.cpp:569) [360]  (2.07 ns)
	'select' operation ('this_assign_60_1', acceleartor_hls_padding/components.cpp:569) [362]  (2.07 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:569) of variable 'this_assign_60_1', acceleartor_hls_padding/components.cpp:569 on array 'ShuffleConvs_1_Downs_23' [363]  (3.25 ns)

 <State 31>: 4.64ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', acceleartor_hls_padding/components.cpp:574) [799]  (0 ns)
	'add' operation ('tmp_410', acceleartor_hls_padding/components.cpp:574) [805]  (2.32 ns)
	'add' operation ('tmp_411', acceleartor_hls_padding/components.cpp:574) [806]  (2.32 ns)

 <State 32>: 3.31ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', acceleartor_hls_padding/components.cpp:575) [813]  (0 ns)
	'icmp' operation ('exitcond33', acceleartor_hls_padding/components.cpp:575) [832]  (3.31 ns)

 <State 33>: 7.63ns
The critical path consists of the following:
	'phi' operation ('ci') with incoming values : ('ci', acceleartor_hls_padding/components.cpp:576) [838]  (0 ns)
	'add' operation ('tmp_435', acceleartor_hls_padding/components.cpp:579) [845]  (1.88 ns)
	'add' operation ('tmp_436', acceleartor_hls_padding/components.cpp:579) [846]  (1.88 ns)
	'add' operation ('tmp_437', acceleartor_hls_padding/components.cpp:579) [850]  (1.94 ns)
	'add' operation ('tmp_438', acceleartor_hls_padding/components.cpp:579) [851]  (1.94 ns)

 <State 34>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_V_load_5', acceleartor_hls_padding/components.cpp:579) on array 'input_V' [875]  (3.25 ns)

 <State 35>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_V_load_5', acceleartor_hls_padding/components.cpp:579) on array 'input_V' [875]  (3.25 ns)

 <State 36>: 8.14ns
The critical path consists of the following:
	'load' operation ('weight_6_V_load', acceleartor_hls_padding/components.cpp:579) on array 'weight_6_V' [873]  (2.3 ns)
	'call' operation ('MUL_DP_ret119', acceleartor_hls_padding/components.cpp:579) to 'MUL_DP' [876]  (5.84 ns)

 <State 37>: 8.75ns
The critical path consists of the following:
	'call' operation ('MUL_DP_ret119', acceleartor_hls_padding/components.cpp:579) to 'MUL_DP' [876]  (8.75 ns)

 <State 38>: 8.75ns
The critical path consists of the following:
	'call' operation ('MUL_DP_ret119', acceleartor_hls_padding/components.cpp:579) to 'MUL_DP' [876]  (8.75 ns)

 <State 39>: 3.25ns
The critical path consists of the following:
	'load' operation ('ShuffleConvs_1_Downs_131', acceleartor_hls_padding/components.cpp:581) on array 'ShuffleConvs_1_Downs_3' [879]  (3.25 ns)

 <State 40>: 6.78ns
The critical path consists of the following:
	'add' operation ('p_Val2_47', acceleartor_hls_padding/components.cpp:581) [883]  (2.39 ns)
	'add' operation ('p_Val2_49', acceleartor_hls_padding/components.cpp:581) [889]  (2.32 ns)
	'xor' operation ('tmp_194', acceleartor_hls_padding/components.cpp:581) [891]  (0 ns)
	'and' operation ('carry_4', acceleartor_hls_padding/components.cpp:581) [892]  (2.07 ns)

 <State 41>: 6.21ns
The critical path consists of the following:
	'xor' operation ('tmp_195', acceleartor_hls_padding/components.cpp:581) [900]  (0 ns)
	'and' operation ('p_41_i_i5', acceleartor_hls_padding/components.cpp:581) [901]  (0 ns)
	'select' operation ('deleted_ones_13', acceleartor_hls_padding/components.cpp:581) [902]  (0 ns)
	'and' operation ('brmerge40_demorgan_i_267', acceleartor_hls_padding/components.cpp:581) [908]  (2.07 ns)
	'or' operation ('tmp25_demorgan', acceleartor_hls_padding/components.cpp:581) [909]  (0 ns)
	'xor' operation ('tmp25', acceleartor_hls_padding/components.cpp:581) [910]  (0 ns)
	'and' operation ('underflow_21', acceleartor_hls_padding/components.cpp:581) [911]  (2.07 ns)
	'or' operation ('brmerge_i_i_i4', acceleartor_hls_padding/components.cpp:581) [912]  (2.07 ns)

 <State 42>: 7.39ns
The critical path consists of the following:
	'select' operation ('p_Val2_133_mux', acceleartor_hls_padding/components.cpp:581) [915]  (2.07 ns)
	'select' operation ('this_assign_61_1', acceleartor_hls_padding/components.cpp:581) [917]  (2.07 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:581) of variable 'this_assign_61_1', acceleartor_hls_padding/components.cpp:581 on array 'ShuffleConvs_1_Downs_3' [918]  (3.25 ns)

 <State 43>: 3.25ns
The critical path consists of the following:
	'load' operation ('ShuffleConvs_1_Downs_132', acceleartor_hls_padding/components.cpp:582) on array 'ShuffleConvs_1_Downs_3' [919]  (3.25 ns)

 <State 44>: 3.25ns
The critical path consists of the following:
	'load' operation ('ShuffleConvs_1_Downs_132', acceleartor_hls_padding/components.cpp:582) on array 'ShuffleConvs_1_Downs_3' [919]  (3.25 ns)

 <State 45>: 6.78ns
The critical path consists of the following:
	'add' operation ('p_Val2_59', acceleartor_hls_padding/components.cpp:582) [923]  (2.39 ns)
	'add' operation ('p_Val2_61', acceleartor_hls_padding/components.cpp:582) [929]  (2.32 ns)
	'xor' operation ('tmp_200', acceleartor_hls_padding/components.cpp:582) [931]  (0 ns)
	'and' operation ('carry_5', acceleartor_hls_padding/components.cpp:582) [932]  (2.07 ns)

 <State 46>: 6.21ns
The critical path consists of the following:
	'xor' operation ('tmp_201', acceleartor_hls_padding/components.cpp:582) [940]  (0 ns)
	'and' operation ('p_41_i_i9', acceleartor_hls_padding/components.cpp:582) [941]  (0 ns)
	'select' operation ('deleted_ones_17', acceleartor_hls_padding/components.cpp:582) [942]  (0 ns)
	'and' operation ('brmerge40_demorgan_i_268', acceleartor_hls_padding/components.cpp:582) [948]  (2.07 ns)
	'or' operation ('tmp27_demorgan', acceleartor_hls_padding/components.cpp:582) [949]  (0 ns)
	'xor' operation ('tmp27', acceleartor_hls_padding/components.cpp:582) [950]  (0 ns)
	'and' operation ('underflow_22', acceleartor_hls_padding/components.cpp:582) [951]  (2.07 ns)
	'or' operation ('brmerge_i_i_i8', acceleartor_hls_padding/components.cpp:582) [952]  (2.07 ns)

 <State 47>: 7.39ns
The critical path consists of the following:
	'select' operation ('p_Val2_153_mux', acceleartor_hls_padding/components.cpp:582) [955]  (2.07 ns)
	'select' operation ('this_assign_62_1', acceleartor_hls_padding/components.cpp:582) [957]  (2.07 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:582) of variable 'this_assign_62_1', acceleartor_hls_padding/components.cpp:582 on array 'ShuffleConvs_1_Downs_3' [958]  (3.25 ns)

 <State 48>: 4.64ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', acceleartor_hls_padding/components.cpp:587) [1394]  (0 ns)
	'add' operation ('tmp_416', acceleartor_hls_padding/components.cpp:587) [1400]  (2.32 ns)
	'add' operation ('tmp_417', acceleartor_hls_padding/components.cpp:587) [1401]  (2.32 ns)

 <State 49>: 3.31ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', acceleartor_hls_padding/components.cpp:588) [1408]  (0 ns)
	'icmp' operation ('exitcond36', acceleartor_hls_padding/components.cpp:588) [1427]  (3.31 ns)

 <State 50>: 7.63ns
The critical path consists of the following:
	'phi' operation ('ci') with incoming values : ('ci', acceleartor_hls_padding/components.cpp:589) [1433]  (0 ns)
	'add' operation ('tmp_444', acceleartor_hls_padding/components.cpp:592) [1440]  (1.88 ns)
	'add' operation ('tmp_445', acceleartor_hls_padding/components.cpp:592) [1441]  (1.88 ns)
	'add' operation ('tmp_446', acceleartor_hls_padding/components.cpp:592) [1445]  (1.94 ns)
	'add' operation ('tmp_447', acceleartor_hls_padding/components.cpp:592) [1446]  (1.94 ns)

 <State 51>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_V_load_6', acceleartor_hls_padding/components.cpp:592) on array 'input_V' [1470]  (3.25 ns)

 <State 52>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_V_load_6', acceleartor_hls_padding/components.cpp:592) on array 'input_V' [1470]  (3.25 ns)

 <State 53>: 8.14ns
The critical path consists of the following:
	'load' operation ('weight_12_V_load', acceleartor_hls_padding/components.cpp:592) on array 'weight_12_V' [1468]  (2.3 ns)
	'call' operation ('MUL_DP_ret120', acceleartor_hls_padding/components.cpp:592) to 'MUL_DP' [1471]  (5.84 ns)

 <State 54>: 8.75ns
The critical path consists of the following:
	'call' operation ('MUL_DP_ret120', acceleartor_hls_padding/components.cpp:592) to 'MUL_DP' [1471]  (8.75 ns)

 <State 55>: 8.75ns
The critical path consists of the following:
	'call' operation ('MUL_DP_ret120', acceleartor_hls_padding/components.cpp:592) to 'MUL_DP' [1471]  (8.75 ns)

 <State 56>: 3.25ns
The critical path consists of the following:
	'load' operation ('ShuffleConvs_1_Downs_155', acceleartor_hls_padding/components.cpp:594) on array 'ShuffleConvs_1_Downs_19' [1474]  (3.25 ns)

 <State 57>: 6.78ns
The critical path consists of the following:
	'add' operation ('p_Val2_50', acceleartor_hls_padding/components.cpp:594) [1478]  (2.39 ns)
	'add' operation ('p_Val2_52', acceleartor_hls_padding/components.cpp:594) [1484]  (2.32 ns)
	'xor' operation ('tmp_207', acceleartor_hls_padding/components.cpp:594) [1486]  (0 ns)
	'and' operation ('carry_6', acceleartor_hls_padding/components.cpp:594) [1487]  (2.07 ns)

 <State 58>: 6.21ns
The critical path consists of the following:
	'xor' operation ('tmp_208', acceleartor_hls_padding/components.cpp:594) [1495]  (0 ns)
	'and' operation ('p_41_i_i6', acceleartor_hls_padding/components.cpp:594) [1496]  (0 ns)
	'select' operation ('deleted_ones_14', acceleartor_hls_padding/components.cpp:594) [1497]  (0 ns)
	'and' operation ('brmerge40_demorgan_i_279', acceleartor_hls_padding/components.cpp:594) [1503]  (2.07 ns)
	'or' operation ('tmp49_demorgan', acceleartor_hls_padding/components.cpp:594) [1504]  (0 ns)
	'xor' operation ('tmp49', acceleartor_hls_padding/components.cpp:594) [1505]  (0 ns)
	'and' operation ('underflow_23', acceleartor_hls_padding/components.cpp:594) [1506]  (2.07 ns)
	'or' operation ('brmerge_i_i_i5', acceleartor_hls_padding/components.cpp:594) [1507]  (2.07 ns)

 <State 59>: 7.39ns
The critical path consists of the following:
	'select' operation ('p_Val2_138_mux', acceleartor_hls_padding/components.cpp:594) [1510]  (2.07 ns)
	'select' operation ('this_assign_63_1', acceleartor_hls_padding/components.cpp:594) [1512]  (2.07 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:594) of variable 'this_assign_63_1', acceleartor_hls_padding/components.cpp:594 on array 'ShuffleConvs_1_Downs_19' [1513]  (3.25 ns)

 <State 60>: 3.25ns
The critical path consists of the following:
	'load' operation ('ShuffleConvs_1_Downs_156', acceleartor_hls_padding/components.cpp:595) on array 'ShuffleConvs_1_Downs_19' [1514]  (3.25 ns)

 <State 61>: 3.25ns
The critical path consists of the following:
	'load' operation ('ShuffleConvs_1_Downs_156', acceleartor_hls_padding/components.cpp:595) on array 'ShuffleConvs_1_Downs_19' [1514]  (3.25 ns)

 <State 62>: 6.78ns
The critical path consists of the following:
	'add' operation ('p_Val2_62', acceleartor_hls_padding/components.cpp:595) [1518]  (2.39 ns)
	'add' operation ('p_Val2_64', acceleartor_hls_padding/components.cpp:595) [1524]  (2.32 ns)
	'xor' operation ('tmp_213', acceleartor_hls_padding/components.cpp:595) [1526]  (0 ns)
	'and' operation ('carry_7', acceleartor_hls_padding/components.cpp:595) [1527]  (2.07 ns)

 <State 63>: 6.21ns
The critical path consists of the following:
	'xor' operation ('tmp_214', acceleartor_hls_padding/components.cpp:595) [1535]  (0 ns)
	'and' operation ('p_41_i_i1', acceleartor_hls_padding/components.cpp:595) [1536]  (0 ns)
	'select' operation ('deleted_ones_18', acceleartor_hls_padding/components.cpp:595) [1537]  (0 ns)
	'and' operation ('brmerge40_demorgan_i_280', acceleartor_hls_padding/components.cpp:595) [1543]  (2.07 ns)
	'or' operation ('tmp51_demorgan', acceleartor_hls_padding/components.cpp:595) [1544]  (0 ns)
	'xor' operation ('tmp51', acceleartor_hls_padding/components.cpp:595) [1545]  (0 ns)
	'and' operation ('underflow_24', acceleartor_hls_padding/components.cpp:595) [1546]  (2.07 ns)
	'or' operation ('brmerge_i_i_i9', acceleartor_hls_padding/components.cpp:595) [1547]  (2.07 ns)

 <State 64>: 7.39ns
The critical path consists of the following:
	'select' operation ('p_Val2_158_mux', acceleartor_hls_padding/components.cpp:595) [1550]  (2.07 ns)
	'select' operation ('this_assign_64_1', acceleartor_hls_padding/components.cpp:595) [1552]  (2.07 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:595) of variable 'this_assign_64_1', acceleartor_hls_padding/components.cpp:595 on array 'ShuffleConvs_1_Downs_19' [1553]  (3.25 ns)

 <State 65>: 4.64ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', acceleartor_hls_padding/components.cpp:600) [1989]  (0 ns)
	'add' operation ('tmp_429', acceleartor_hls_padding/components.cpp:600) [1995]  (2.32 ns)
	'add' operation ('tmp_430', acceleartor_hls_padding/components.cpp:600) [1996]  (2.32 ns)

 <State 66>: 3.31ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', acceleartor_hls_padding/components.cpp:601) [2003]  (0 ns)
	'icmp' operation ('exitcond38', acceleartor_hls_padding/components.cpp:601) [2022]  (3.31 ns)

 <State 67>: 7.63ns
The critical path consists of the following:
	'phi' operation ('ci') with incoming values : ('ci', acceleartor_hls_padding/components.cpp:602) [2028]  (0 ns)
	'add' operation ('tmp_458', acceleartor_hls_padding/components.cpp:605) [2035]  (1.88 ns)
	'add' operation ('tmp_459', acceleartor_hls_padding/components.cpp:605) [2036]  (1.88 ns)
	'add' operation ('tmp_460', acceleartor_hls_padding/components.cpp:605) [2040]  (1.94 ns)
	'add' operation ('tmp_461', acceleartor_hls_padding/components.cpp:605) [2041]  (1.94 ns)

 <State 68>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_V_load_7', acceleartor_hls_padding/components.cpp:605) on array 'input_V' [2065]  (3.25 ns)

 <State 69>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_V_load_7', acceleartor_hls_padding/components.cpp:605) on array 'input_V' [2065]  (3.25 ns)

 <State 70>: 8.14ns
The critical path consists of the following:
	'load' operation ('weight_18_V_load', acceleartor_hls_padding/components.cpp:605) on array 'weight_18_V' [2063]  (2.3 ns)
	'call' operation ('MUL_DP_ret121', acceleartor_hls_padding/components.cpp:605) to 'MUL_DP' [2066]  (5.84 ns)

 <State 71>: 8.75ns
The critical path consists of the following:
	'call' operation ('MUL_DP_ret121', acceleartor_hls_padding/components.cpp:605) to 'MUL_DP' [2066]  (8.75 ns)

 <State 72>: 8.75ns
The critical path consists of the following:
	'call' operation ('MUL_DP_ret121', acceleartor_hls_padding/components.cpp:605) to 'MUL_DP' [2066]  (8.75 ns)

 <State 73>: 3.25ns
The critical path consists of the following:
	'load' operation ('ShuffleConvs_1_Downs_179', acceleartor_hls_padding/components.cpp:607) on array 'ShuffleConvs_1_Downs_13' [2069]  (3.25 ns)

 <State 74>: 6.78ns
The critical path consists of the following:
	'add' operation ('p_Val2_56', acceleartor_hls_padding/components.cpp:607) [2073]  (2.39 ns)
	'add' operation ('p_Val2_58', acceleartor_hls_padding/components.cpp:607) [2079]  (2.32 ns)
	'xor' operation ('tmp_219', acceleartor_hls_padding/components.cpp:607) [2081]  (0 ns)
	'and' operation ('carry_8', acceleartor_hls_padding/components.cpp:607) [2082]  (2.07 ns)

 <State 75>: 6.21ns
The critical path consists of the following:
	'xor' operation ('tmp_220', acceleartor_hls_padding/components.cpp:607) [2090]  (0 ns)
	'and' operation ('p_41_i_i7', acceleartor_hls_padding/components.cpp:607) [2091]  (0 ns)
	'select' operation ('deleted_ones_15', acceleartor_hls_padding/components.cpp:607) [2092]  (0 ns)
	'and' operation ('brmerge40_demorgan_i_291', acceleartor_hls_padding/components.cpp:607) [2098]  (2.07 ns)
	'or' operation ('tmp73_demorgan', acceleartor_hls_padding/components.cpp:607) [2099]  (0 ns)
	'xor' operation ('tmp73', acceleartor_hls_padding/components.cpp:607) [2100]  (0 ns)
	'and' operation ('underflow_25', acceleartor_hls_padding/components.cpp:607) [2101]  (2.07 ns)
	'or' operation ('brmerge_i_i_i6', acceleartor_hls_padding/components.cpp:607) [2102]  (2.07 ns)

 <State 76>: 7.39ns
The critical path consists of the following:
	'select' operation ('p_Val2_143_mux', acceleartor_hls_padding/components.cpp:607) [2105]  (2.07 ns)
	'select' operation ('this_assign_65_1', acceleartor_hls_padding/components.cpp:607) [2107]  (2.07 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:607) of variable 'this_assign_65_1', acceleartor_hls_padding/components.cpp:607 on array 'ShuffleConvs_1_Downs_13' [2108]  (3.25 ns)

 <State 77>: 3.25ns
The critical path consists of the following:
	'load' operation ('ShuffleConvs_1_Downs_180', acceleartor_hls_padding/components.cpp:608) on array 'ShuffleConvs_1_Downs_13' [2109]  (3.25 ns)

 <State 78>: 3.25ns
The critical path consists of the following:
	'load' operation ('ShuffleConvs_1_Downs_180', acceleartor_hls_padding/components.cpp:608) on array 'ShuffleConvs_1_Downs_13' [2109]  (3.25 ns)

 <State 79>: 6.78ns
The critical path consists of the following:
	'add' operation ('p_Val2_65', acceleartor_hls_padding/components.cpp:608) [2113]  (2.39 ns)
	'add' operation ('p_Val2_67', acceleartor_hls_padding/components.cpp:608) [2119]  (2.32 ns)
	'xor' operation ('tmp_225', acceleartor_hls_padding/components.cpp:608) [2121]  (0 ns)
	'and' operation ('carry_9', acceleartor_hls_padding/components.cpp:608) [2122]  (2.07 ns)

 <State 80>: 6.21ns
The critical path consists of the following:
	'xor' operation ('tmp_226', acceleartor_hls_padding/components.cpp:608) [2130]  (0 ns)
	'and' operation ('p_41_i_i', acceleartor_hls_padding/components.cpp:608) [2131]  (0 ns)
	'select' operation ('deleted_ones_19', acceleartor_hls_padding/components.cpp:608) [2132]  (0 ns)
	'and' operation ('brmerge40_demorgan_i_292', acceleartor_hls_padding/components.cpp:608) [2138]  (2.07 ns)
	'or' operation ('tmp75_demorgan', acceleartor_hls_padding/components.cpp:608) [2139]  (0 ns)
	'xor' operation ('tmp75', acceleartor_hls_padding/components.cpp:608) [2140]  (0 ns)
	'and' operation ('underflow_s', acceleartor_hls_padding/components.cpp:608) [2141]  (2.07 ns)
	'or' operation ('brmerge_i_i_i1', acceleartor_hls_padding/components.cpp:608) [2142]  (2.07 ns)

 <State 81>: 7.39ns
The critical path consists of the following:
	'select' operation ('p_Val2_163_mux', acceleartor_hls_padding/components.cpp:608) [2145]  (2.07 ns)
	'select' operation ('this_assign_66_1', acceleartor_hls_padding/components.cpp:608) [2147]  (2.07 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:608) of variable 'this_assign_66_1', acceleartor_hls_padding/components.cpp:608 on array 'ShuffleConvs_1_Downs_13' [2148]  (3.25 ns)

 <State 82>: 5.09ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten6') with incoming values : ('indvar_flatten_next1_3') [2586]  (0 ns)
	'icmp' operation ('exitcond_flatten10') [2595]  (3.02 ns)
	'select' operation ('arrayNo_mid2_v', acceleartor_hls_padding/components.cpp:627) [2597]  (2.07 ns)

 <State 83>: 7.45ns
The critical path consists of the following:
	'icmp' operation ('exitcond40', acceleartor_hls_padding/components.cpp:629) [2611]  (3.31 ns)
	'and' operation ('exitcond_mid', acceleartor_hls_padding/components.cpp:629) [2612]  (2.07 ns)
	'select' operation ('h17_cast_mid2', acceleartor_hls_padding/components.cpp:628) [2616]  (2.07 ns)

 <State 84>: 7.51ns
The critical path consists of the following:
	'add' operation ('tmp_451', acceleartor_hls_padding/components.cpp:631) [2609]  (1.88 ns)
	'add' operation ('tmp_453', acceleartor_hls_padding/components.cpp:631) [2618]  (1.88 ns)
	'shl' operation ('tmp_1782', acceleartor_hls_padding/components.cpp:631) [2619]  (0 ns)
	'add' operation ('tmp_454', acceleartor_hls_padding/components.cpp:631) [2621]  (1.88 ns)
	'add' operation ('tmp_455', acceleartor_hls_padding/components.cpp:631) [2623]  (1.88 ns)

 <State 85>: 4.04ns
The critical path consists of the following:
	'urem' operation ('arrayNo_mid2', acceleartor_hls_padding/components.cpp:627) [2598]  (4.04 ns)

 <State 86>: 4.04ns
The critical path consists of the following:
	'urem' operation ('arrayNo_mid2', acceleartor_hls_padding/components.cpp:627) [2598]  (4.04 ns)

 <State 87>: 4.04ns
The critical path consists of the following:
	'urem' operation ('arrayNo_mid2', acceleartor_hls_padding/components.cpp:627) [2598]  (4.04 ns)

 <State 88>: 4.04ns
The critical path consists of the following:
	'urem' operation ('arrayNo_mid2', acceleartor_hls_padding/components.cpp:627) [2598]  (4.04 ns)

 <State 89>: 4.04ns
The critical path consists of the following:
	'urem' operation ('arrayNo_mid2', acceleartor_hls_padding/components.cpp:627) [2598]  (4.04 ns)

 <State 90>: 4.04ns
The critical path consists of the following:
	'urem' operation ('arrayNo_mid2', acceleartor_hls_padding/components.cpp:627) [2598]  (4.04 ns)

 <State 91>: 4.04ns
The critical path consists of the following:
	'urem' operation ('arrayNo_mid2', acceleartor_hls_padding/components.cpp:627) [2598]  (4.04 ns)

 <State 92>: 7.92ns
The critical path consists of the following:
	'urem' operation ('arrayNo_mid2', acceleartor_hls_padding/components.cpp:627) [2598]  (4.04 ns)

 <State 93>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
