[{"DBLP title": "Fully-integrated SPAD active quenching/resetting circuit in high-voltage 0.35-\u03bc m CMOS for reaching PDP saturation at 650 nm.", "DBLP authors": ["Alija Dervic", "Saman Kohneh Poushi", "Horst Zimmermann"], "year": 2021, "MAG papers": [{"PaperId": 3160731710, "PaperTitle": "fully integrated spad active quenching resetting circuit in high voltage 0 35 \u03bc m cmos for reaching pdp saturation at 650 nm", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"vienna university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "EKV MOS Transistor Model For Ultra Low-Voltage Bulk-Driven IC Design.", "DBLP authors": ["Luk\u00e1s Nagy", "Daniel Arbet", "Martin Kov\u00e1c", "Miroslav Potocn\u00fd", "Michal Sovcik", "Viera Stopjakov\u00e1"], "year": 2021, "MAG papers": [{"PaperId": 3163011116, "PaperTitle": "ekv mos transistor model for ultra low voltage bulk driven ic design", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Predictive Fault Grouping based on Faulty AC Matrices.", "DBLP authors": ["Nicola Dall'Ora", "Sadia Azam", "Enrico Fraccaroli", "Andr\u00e9 Alberts", "Franco Fummi"], "year": 2021, "MAG papers": [{"PaperId": 3158402241, "PaperTitle": "predictive fault grouping based on faulty ac matrices", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of verona": 4.0}}], "source": "ES"}, {"DBLP title": "Synthesis of approximate circuits for LUT-based FPGAs.", "DBLP authors": ["Zdenek Vas\u00edcek"], "year": 2021, "MAG papers": [{"PaperId": 3159104910, "PaperTitle": "synthesis of approximate circuits for lut based fpgas", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"brno university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Approximate Multipliers for Optimal Utilization of FPGA Resources.", "DBLP authors": ["Christoph Niemann", "Michael Rethfeldt", "Dirk Timmermann"], "year": 2021, "MAG papers": [{"PaperId": 3161296546, "PaperTitle": "approximate multipliers for optimal utilization of fpga resources", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of rostock": 3.0}}], "source": "ES"}, {"DBLP title": "Behavioral Model of Dot-Product Engine Implemented with 1T1R Memristor Crossbar Including Assessment.", "DBLP authors": ["Jianan Wen", "Markus Ulbricht", "Eduardo Perez", "Xin Fan", "Milos Krstic"], "year": 2021, "MAG papers": [{"PaperId": 3157048835, "PaperTitle": "behavioral model of dot product engine implemented with 1t1r memristor crossbar including assessment", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"leibniz institute for neurobiology": 5.0}}], "source": "ES"}, {"DBLP title": "Q-Learning-based Routing Algorithm for 3D Network-on-Chips.", "DBLP authors": ["Nurettin B\u00f6l\u00fcc\u00fc", "Suleyman Tosun"], "year": 2021, "MAG papers": [{"PaperId": 3160451132, "PaperTitle": "q learning based routing algorithm for 3d network on chips", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"hacettepe university": 2.0}}], "source": "ES"}, {"DBLP title": "AdequateDL: Approximating Deep Learning Accelerators.", "DBLP authors": ["Olivier Sentieys", "Silviu Filip", "David Briand", "David Novo", "Etienne Dupuis", "Ian O'Connor", "Alberto Bosio"], "year": 2021, "MAG papers": [{"PaperId": 3162645110, "PaperTitle": "adequatedl approximating deep learning accelerators", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"institut national des sciences appliquees de lyon": 3.0, "university of montpellier": 1.0, "french institute for research in computer science and automation": 2.0}}], "source": "ES"}, {"DBLP title": "A Model-Based Framework to Assess the Reliability of Safety-Critical Applications.", "DBLP authors": ["Lucas Matana Luza", "Annachiara Ruospo", "Alberto Bosio", "Ernesto S\u00e1nchez", "Luigi Dilillo"], "year": 2021, "MAG papers": [{"PaperId": 3163215004, "PaperTitle": "a model based framework to assess the reliability of safety critical applications", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of montpellier": 2.0, "polytechnic university of turin": 2.0, "institut national des sciences appliquees de lyon": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient Neural Network Approximation via Bayesian Reasoning.", "DBLP authors": ["Alessandro Savino", "Marcello Traiola", "Stefano Di Carlo", "Alberto Bosio"], "year": 2021, "MAG papers": [{"PaperId": 3163327350, "PaperTitle": "efficient neural network approximation via bayesian reasoning", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"polytechnic university of turin": 2.0, "institut national des sciences appliquees de lyon": 2.0}}], "source": "ES"}, {"DBLP title": "A Benchmark Suite of RT-level Hardware Trojans for Pipelined Microprocessor Cores.", "DBLP authors": ["Aleksa Damljanovic", "Annachiara Ruospo", "Ernesto S\u00e1nchez", "Giovanni Squillero"], "year": 2021, "MAG papers": [{"PaperId": 3162813350, "PaperTitle": "a benchmark suite of rt level hardware trojans for pipelined microprocessor cores", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"polytechnic university of turin": 4.0}}], "source": "ES"}, {"DBLP title": "Design and Implementation Strategy of Adaptive Processor-Based Systems for Error Resilient and Power-Efficient Operation.", "DBLP authors": ["Mitko Veleski", "Michael H\u00fcbner", "Milos Krstic", "Rolf Kraemer"], "year": 2021, "MAG papers": [{"PaperId": 3157490003, "PaperTitle": "design and implementation strategy of adaptive processor based systems for error resilient and power efficient operation", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"leibniz institute for neurobiology": 1.0}}], "source": "ES"}, {"DBLP title": "Analysis of State Corruption caused by Permanent Faults in WCHB-based Quasi Delay-Insensitive Pipelines.", "DBLP authors": ["Raghda El Shehaby", "Andreas Steininger"], "year": 2021, "MAG papers": [{"PaperId": 3159693131, "PaperTitle": "analysis of state corruption caused by permanent faults in wchb based quasi delay insensitive pipelines", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"vienna university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Accelerated Analysis of Simulation Dumps through Parallelization on Multicore Architectures.", "DBLP authors": ["Davide Appello", "Paolo Bernardi", "Andrea Calabrese", "Stefano Littardi", "Giorgio Pollaccia", "Stefano Quer", "Vincenzo Tancorre", "Roberto Ugioli"], "year": 2021, "MAG papers": [{"PaperId": 3160934116, "PaperTitle": "accelerated analysis of simulation dumps through parallelization on multicore architectures", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"polytechnic university of turin": 4.0, "stmicroelectronics": 4.0}}], "source": "ES"}, {"DBLP title": "Embedded Test Instrument for Intermittent Resistive Fault Detection at Chip Level and Its Reuse at Board Level.", "DBLP authors": ["Hassan Ebrahimi", "Hans G. Kerkhoff"], "year": 2021, "MAG papers": [{"PaperId": 3158984010, "PaperTitle": "embedded test instrument for intermittent resistive fault detection at chip level and its reuse at board level", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of twente": 2.0}}], "source": "ES"}, {"DBLP title": "On the Functional Test of Special Function Units in GPUs.", "DBLP authors": ["Juan-David Guerrero-Balaguera", "Josie E. Rodriguez Condia", "Matteo Sonza Reorda"], "year": 2021, "MAG papers": [{"PaperId": 3159809463, "PaperTitle": "on the functional test of special function units in gpus", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"polytechnic university of turin": 3.0}}], "source": "ES"}, {"DBLP title": "Prevention and Detection Methods of Systematic Failures in the Implementation of SoC Safety Mechanisms not Covered by Regular Functional Tests.", "DBLP authors": ["Denis Dutey", "Stephane Martin", "Anne Merlande", "Om Ranjan"], "year": 2021, "MAG papers": [{"PaperId": 3159838738, "PaperTitle": "prevention and detection methods of systematic failures in the implementation of soc safety mechanisms not covered by regular functional tests", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"stmicroelectronics": 4.0}}], "source": "ES"}, {"DBLP title": "Emerging Technologies: Challenges and Opportunities for Logic Synthesis.", "DBLP authors": ["Alberto Bosio", "Mayeul Cantan", "C\u00e9dric Marchand", "Ian O'Connor", "Petr Fiser", "Arnaud Poittevin", "Marcello Traiola"], "year": 2021, "MAG papers": [{"PaperId": 3160912662, "PaperTitle": "emerging technologies challenges and opportunities for logic synthesis", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"institut national des sciences appliquees de lyon": 6.0, "czech technical university in prague": 1.0}}], "source": "ES"}, {"DBLP title": "PolyAdd: Polynomial Formal Verification of Adder Circuits.", "DBLP authors": ["Rolf Drechsler"], "year": 2021, "MAG papers": [{"PaperId": 3162314170, "PaperTitle": "polyadd polynomial formal verification of adder circuits", "Year": 2021, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of bremen": 1.0}}], "source": "ES"}, {"DBLP title": "Logic Resynthesis of Majority-Based Circuits by Top-Down Decomposition.", "DBLP authors": ["Siang-Yun Lee", "Heinz Riener", "Giovanni De Micheli"], "year": 2021, "MAG papers": [{"PaperId": 3163196380, "PaperTitle": "logic resynthesis of majority based circuits by top down decomposition", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0}}], "source": "ES"}, {"DBLP title": "Using Model Checker to Analyze and Test Digital Circuits with Regard to Delay Faults.", "DBLP authors": ["Josef Strnadel"], "year": 2021, "MAG papers": [{"PaperId": 3160773006, "PaperTitle": "using model checker to analyze and test digital circuits with regard to delay faults", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"brno university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient Acceleration of Decision Tree Algorithms for Encrypted Network Traffic Analysis.", "DBLP authors": ["Roman Vr\u00e1na", "Jan Korenek"], "year": 2021, "MAG papers": [{"PaperId": 3161863444, "PaperTitle": "efficient acceleration of decision tree algorithms for encrypted network traffic analysis", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"brno university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Enhanced Reliability of Fully Differential Difference Amplifier Through On-chip Digital Calibration.", "DBLP authors": ["David Maljar", "Michal Sovc\u00edk", "Daniel Arbet", "Viera Stopjakov\u00e1"], "year": 2021, "MAG papers": [{"PaperId": 3159660328, "PaperTitle": "enhanced reliability of fully differential difference amplifier through on chip digital calibration", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "HEIST: A Hardware Signal Fault Injection Methodology Enabling Feasible Software Robustness Testing.", "DBLP authors": ["Martin Skriver", "Anders Stengaard S\u00f8rensen", "Ulrik Pagh Schultz"], "year": 2021, "MAG papers": [{"PaperId": 3162519903, "PaperTitle": "heist a hardware signal fault injection methodology enabling feasible software robustness testing", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of southern denmark": 3.0}}], "source": "ES"}, {"DBLP title": "CLD: An Accurate, Cost-Effective and Scalable Run-Time Cache Leakage Detector.", "DBLP authors": ["Ameer Shalabi", "Tara Ghasempouri", "Peeter Ellervee", "Jaan Raik"], "year": 2021, "MAG papers": [{"PaperId": 3161749881, "PaperTitle": "cld an accurate cost effective and scalable run time cache leakage detector", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tallinn university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Development of On-Chip Calibration for Hybrid Pixel Detectors.", "DBLP authors": ["Pawel Skrzypiec", "Robert Szczygiel"], "year": 2021, "MAG papers": [{"PaperId": 3163513845, "PaperTitle": "development of on chip calibration for hybrid pixel detectors", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"agh university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "Test and Verification Environment and Methodology for Vernier Time-to-Digital Converter Pixel Array.", "DBLP authors": ["Lukasz A. Kadlubowski", "Piotr Kmon"], "year": 2021, "MAG papers": [{"PaperId": 3161417476, "PaperTitle": "test and verification environment and methodology for vernier time to digital converter pixel array", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"agh university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "A Parameterizable Chisel Generator of Numerically Controlled Oscillators for Direct Digital Synthesis.", "DBLP authors": ["Vukan D. Damnjanovic", "Marija L. Petrovic", "Vladimir M. Milovanovic"], "year": 2021, "MAG papers": [{"PaperId": 3162220987, "PaperTitle": "a parameterizable chisel generator of numerically controlled oscillators for direct digital synthesis", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of kragujevac": 3.0}}], "source": "ES"}, {"DBLP title": "An Open-source Library of Large Integer Polynomial Multipliers.", "DBLP authors": ["Malik Imran", "Zain Ul Abideen", "Samuel Pagliarini"], "year": 2021, "MAG papers": [{"PaperId": 3158968530, "PaperTitle": "an open source library of large integer polynomial multipliers", "Year": 2021, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"tallinn university of technology": 3.0}}, {"PaperId": 3123967521, "PaperTitle": "an open source library of large integer polynomial multipliers", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tallinn university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "High-speed stateful packet classifier based on TSS algorithm optimized for off-chip memories.", "DBLP authors": ["Michal Ors\u00e1k", "Tom\u00e1s Benes"], "year": 2021, "MAG papers": [{"PaperId": 3160346666, "PaperTitle": "high speed stateful packet classifier based on tss algorithm optimized for off chip memories", "Year": 2021, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"czech technical university in prague": 1.0, "brno university of technology": 1.0}}], "source": "ES"}]