<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>LFW615 (RLOOP - AUX PROP UNIT (APU)): COMMON_CODE/RM4/LCCM135__RM4__FLASH/F021_Flash_API/V2.00.01/Include/Registers_FMC_LE.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="sil3_style.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="SIL3_LOGO_180X50.BMP"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LFW615 (RLOOP - AUX PROP UNIT (APU))
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_registers___f_m_c___l_e_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">Registers_FMC_LE.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_registers___f_m_c___l_e_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**********************************************************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *  COPYRIGHT</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *  -------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *  \verbatim</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *                 © Copyright 2009-2012 Texas Instruments Incorporated.  All rights reserved.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *  \endverbatim</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *  -------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *  FILE DESCRIPTION</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *  -------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *      Project:  Hercules™ ARM® Safety MCUs - F021 Flash API </span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *      Version:  v2.00.01 Build(000824)                                                                                </span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *   Build Date:  2013-07-18                                                                                            </span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *         File:  Registers_FMC_LE.h                                                                                    </span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *  Description:  A complete mapping of the F021 Flash Registers facilitating named access to the F021 Flash Registers.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *                This file is for Little Endian devices.</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *---------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * Author:  John R Hall</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *---------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *********************************************************************************************************************/</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#ifndef RM4_FLASH_REGISTERS_LE_H_</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define RM4_FLASH_REGISTERS_LE_H_</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/*  Flash Configuration Registers */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/*!</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">    Structure describing the Flash Wrapper registers allowing register and bit</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">    level accesses.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/*lint -e960*/</span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html">   38</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html">FMC_REGISTERS</a></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;{<span class="comment"></span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">       Defines whole and bit level accesses to the Read Control Register - 0x00</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_d_c_n_t_l.html">   43</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_d_c_n_t_l.html">FRDCNTL</a></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;   {</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_d_c_n_t_l.html#a7bc45e090f816c136c59af36d5eeb5ad">   45</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_d_c_n_t_l.html#a7bc45e090f816c136c59af36d5eeb5ad">u32Register</a>; <span class="comment">/* Read Control Register, bits 31:0 */</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;      {</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_d_c_n_t_l.html#a34b5891308425888a867807b07c9644d">   48</a></span>&#160;         Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_d_c_n_t_l.html#a34b5891308425888a867807b07c9644d">ENPIPE</a>                  :1;<span class="comment">/*!&lt; Read Mode, bit 0 */</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_d_c_n_t_l.html#a568bf9873b4478c8c640237dc4186619">   49</a></span>&#160;         Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_d_c_n_t_l.html#a568bf9873b4478c8c640237dc4186619">_FRDCNTL_Reserved_03_01</a> :3;<span class="comment">/*!&lt; Reserved, bits 3:1 */</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_d_c_n_t_l.html#abd21e39ba894ab947d12b70d80c969c9">   50</a></span>&#160;         Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_d_c_n_t_l.html#abd21e39ba894ab947d12b70d80c969c9">ASWSTEN</a>                 :1;<span class="comment">/*!&lt; Address Setup Wait State Enable, bit 4 */</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_d_c_n_t_l.html#a5aa5127b6331c9cd99266ec514dccdd1">   51</a></span>&#160;         Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_d_c_n_t_l.html#a5aa5127b6331c9cd99266ec514dccdd1">_FRDCNTL_Reserved_07_05</a> :3;<span class="comment">/*!&lt; Reserved, bits 7:5 */</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_d_c_n_t_l.html#ab004939a3d187fc0e6e92dc91bec8c3d">   52</a></span>&#160;         Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_d_c_n_t_l.html#ab004939a3d187fc0e6e92dc91bec8c3d">RWAIT</a>                   :4;<span class="comment">/*!&lt; Random Read Wait State, bits 11:8 */</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_d_c_n_t_l.html#a63dd33600fdf7ce97b6bea2541b57c06">   53</a></span>&#160;         Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_d_c_n_t_l.html#a63dd33600fdf7ce97b6bea2541b57c06">_FRDCNTL_Reserved_31_12</a> :20;<span class="comment">/*!&lt; Reserved, bits 31:12 */</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;      } <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_d_c_n_t_l.html#a15351b355a8fb6f94d1a9a7bf79600f2">FRDCNTRL_BITS</a>;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a4a8aa890526d93296b951937d466ec4e">FrdCntl</a>;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a209f127c15c4ae6f83741a071db41c16">   57</a></span>&#160;   Luint32 <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a209f127c15c4ae6f83741a071db41c16">_Reserved_04</a>; <span class="comment">/* Reserved Address Locations 0x04 */</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">       Defines whole and bit level accesses to the Error Correction Control Register1 - 0x08</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_c_t_r_l1.html">   62</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_c_t_r_l1.html">FEDACCTRL1</a></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;   {</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_c_t_r_l1.html#aa5d607eb71491d619b0994077000b251">   64</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_c_t_r_l1.html#aa5d607eb71491d619b0994077000b251">u32Register</a>; <span class="comment">/* Error Correction Control Register1, bits 31:0 */</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;      {</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_c_t_r_l1.html#a6d7e7b9993df0bcdb4d5d14540c48e83">   67</a></span>&#160;         Luint32 EDACEN                     :4;<span class="comment">/*!&lt; Error Detection and Correction Enable, bits 3:0 */</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_c_t_r_l1.html#a036f92880a159e0c39b86a07fcb710e0">   68</a></span>&#160;         Luint32 EZCV                       :1;<span class="comment">/*!&lt; Zero Condition Valid, bit 4 */</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_c_t_r_l1.html#abb8bc0a55bdfc390d220d1bc25d45a35">   69</a></span>&#160;         Luint32 EOCV                       :1;<span class="comment">/*!&lt; One Condition Valid, bit 5 */</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_c_t_r_l1.html#adaac61362df70ca87c8545a741248d3b">   70</a></span>&#160;         Luint32 _FEDACCTRL1_Reserved_07_06 :2;<span class="comment">/*!&lt; Reserved, bits 7:6 */</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_c_t_r_l1.html#ad29a666bdadebc3b6e1ef45ed19fdd38">   71</a></span>&#160;         Luint32 EPEN                       :1;<span class="comment">/*!&lt; Error Profiling Enable, bit 8 */</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_c_t_r_l1.html#a020efe44e9dad0e10aae888a5fed2804">   72</a></span>&#160;         Luint32 EZFEN                      :1;<span class="comment">/*!&lt; Error on Zero Fail Enable, bit 9 */</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_c_t_r_l1.html#ab0763ef1797a0d644847d6aa777928f6">   73</a></span>&#160;         Luint32 EOFEN                      :1;<span class="comment">/*!&lt; Error on One Fail Enable, bit 10 */</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_c_t_r_l1.html#a559c8f5fb53ef3013931560a8fe472cd">   74</a></span>&#160;         Luint32 _FEDACCTRL1_Reserved_15_11 :5;<span class="comment">/*!&lt; Reserved, bits 15:11 */</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_c_t_r_l1.html#ab158f33af4fa69134e8309c2ff0b90bb">   75</a></span>&#160;         Luint32 EDACMODE                   :4;<span class="comment">/*!&lt; Error Correction Mode, bits 19:16 */</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_c_t_r_l1.html#a3ff26f0dd48e0d9db208aa4d677ee3e5">   76</a></span>&#160;         Luint32 _FEDACCTRL1_Reserved_23_20 :4;<span class="comment">/*!&lt; Reserved, bits 23:20 */</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_c_t_r_l1.html#a7f127f39a314058911972d1165b6db16">   77</a></span>&#160;         Luint32 SUSP_IGNR                  :1;<span class="comment">/*!&lt; Suspend Ignore, bit 24 */</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_c_t_r_l1.html#a8b6986b9f8baf9e748a9b483c7c07b0b">   78</a></span>&#160;         Luint32 _FEDACCTRL1_Reserved_31_25 :7;<span class="comment">/*!&lt; Reserved, bits 31:25 */</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;      } FEDACCTRL1_BITS;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a850aa0aa9699871b26f12059aed65bd7">FedAcCtrl1</a>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">       Defines whole and bit level accesses to the Error Correction Control Register2 - 0x0C</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_c_t_r_l2.html">   85</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_c_t_r_l2.html">FEDACCTRL2</a></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;   {</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_c_t_r_l2.html#a6a757e9a4a1c460d127385dd090ac658">   87</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_c_t_r_l2.html#a6a757e9a4a1c460d127385dd090ac658">u32Register</a>; <span class="comment">/* Error Correction Control Register2, bits 31:0 */</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;      {</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_c_t_r_l2.html#a96891eea08ceedc7dc05407f1acc4cc4">   90</a></span>&#160;         Luint32 SEC_THRESHOLD              :16;<span class="comment">/*!&lt; Single Error Correction Threshold, bits 15:0 */</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_c_t_r_l2.html#a596063f8d0e521362561f9a077602a9a">   91</a></span>&#160;         Luint32 _FEDACCTRL2_Reserved_31_16 :16;<span class="comment">/*!&lt; Reserved, bits 31:16 */</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;      } FEDACCTRL2_BITS;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a82aedd3f27f30e087dd30d1e182d9a49">FedAcCtrl2</a>;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">       Defines whole and bit level accesses to the Error Correction Counter Register - 0x10</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_o_r___e_r_r___c_n_t.html">   98</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_o_r___e_r_r___c_n_t.html">FCOR_ERR_CNT</a></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;   {</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_o_r___e_r_r___c_n_t.html#a94f3073babb3e8c0c003e0b6723d1afe">  100</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_o_r___e_r_r___c_n_t.html#a94f3073babb3e8c0c003e0b6723d1afe">u32Register</a>; <span class="comment">/* Error Correction Counter Register, bits 31:0 */</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;      {</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_o_r___e_r_r___c_n_t.html#a4fc27f36e1d95f3a50866d72bde74296">  103</a></span>&#160;         Luint32 FERRCNT                      :16;<span class="comment">/*!&lt; Correctable Error Counter, bits 15:0 */</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_o_r___e_r_r___c_n_t.html#a52ff68ff65d93c796d457d29f59c630a">  104</a></span>&#160;         Luint32 _FCOR_ERR_CNT_Reserved_31_16 :16;<span class="comment">/*!&lt; Reserved, bits 31:16 */</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;      } FCOR_ERR_CNT_BITS;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a2b12db04d9ab10ceccf1cebaadc59fa7">FcorErrCnt</a>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">       Defines whole and bit level accesses to the Correctable Error Address Register - 0x14</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_o_r___e_r_r___a_d_d.html">  111</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_o_r___e_r_r___a_d_d.html">FCOR_ERR_ADD</a></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;   {</div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_o_r___e_r_r___a_d_d.html#a8ca25f26b74093cd167d6adbe4d44cda">  113</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_o_r___e_r_r___a_d_d.html#a8ca25f26b74093cd167d6adbe4d44cda">u32Register</a>; <span class="comment">/* Correctable Error Address Register, bits 31:0 */</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;      {</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_o_r___e_r_r___a_d_d.html#a33d3cdfd89f70a24291e6a090b001ec7">  116</a></span>&#160;         Luint32 B_OFF                        :3;<span class="comment">/*!&lt; Byte Offset, bits 2:0 */</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_o_r___e_r_r___a_d_d.html#ad72fac47d89a184bbacd0ca235d6ccf4">  117</a></span>&#160;         Luint32 COR_ERR_ADD                  :29;<span class="comment">/*!&lt; Correctable Error Address, bits 31:3 */</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;      } FCOR_ERR_ADD_BITS;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#ae237bbefdbb30491421e7f289ad9826a">FcorErrAdd</a>;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">       Defines whole and bit level accesses to the Correctable Error Position Register - 0x18</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_o_r___e_r_r___p_o_s.html">  124</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_o_r___e_r_r___p_o_s.html">FCOR_ERR_POS</a></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;   {</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_o_r___e_r_r___p_o_s.html#a121011f4925af19f72a45cff8076aa8c">  126</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_o_r___e_r_r___p_o_s.html#a121011f4925af19f72a45cff8076aa8c">u32Register</a>; <span class="comment">/* Correctable Error Position Register, bits 31:0 */</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;      {</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_o_r___e_r_r___p_o_s.html#a5ef6a89f6c8a0a4c248c6b4e573c7122">  129</a></span>&#160;         Luint32  ERR_POS                     :8; <span class="comment">/*!&lt; Single Error Position, bits 7:0 */</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_o_r___e_r_r___p_o_s.html#a20a17e0757bdc07b1c2a27da45aeed1b">  130</a></span>&#160;         Luint32  TYPE                        :1; <span class="comment">/*!&lt; Error Type, bit 8 */</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_o_r___e_r_r___p_o_s.html#a2613679085641cbbc18a38e6b429a981">  131</a></span>&#160;         Luint32  BUS2                        :1; <span class="comment">/*!&lt; Bus 2 error position, bit 9 */</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_o_r___e_r_r___p_o_s.html#aca01a951a1e7bee5aa8c567927c94ef3">  132</a></span>&#160;         Luint32 _FCOR_ERR_POS_Reserved_31_10 :22;<span class="comment">/*!&lt; Reserved, bits 31:10 */</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;      } FCOR_ERR_POS_BITS;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a36126034170e40e8058c9933978a8462">FcorErrPos</a>;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">       Defines whole and bit level accesses to the Error Status Register - 0x1C</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_t_a_t_u_s.html">  139</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_t_a_t_u_s.html">FEDACSTATUS</a></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;   {</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_t_a_t_u_s.html#aff5abe27a73652b87f7eda88d475aaa2">  141</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_t_a_t_u_s.html#aff5abe27a73652b87f7eda88d475aaa2">u32Register</a>; <span class="comment">/* Error Status Register, bits 31:0 */</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;      {</div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_t_a_t_u_s.html#a55993a56a4c28c0d071d8f860b943edc">  144</a></span>&#160;         Luint32 ERR_PRF_FLG                 :1;<span class="comment">/*!&lt; Error Profiling Status Flag, bit 0 */</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_t_a_t_u_s.html#a9ff27be74cecdba8afa067e9392103ec">  145</a></span>&#160;         Luint32 ERR_ZERO_FLG                :1;<span class="comment">/*!&lt; Error On Zero Fail Status Flag, bit 1 */</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_t_a_t_u_s.html#a4c50b05e46abecfcda36551f5a8aeed5">  146</a></span>&#160;         Luint32 ERR_ONE_FLG                 :1;<span class="comment">/*!&lt; Error On One Fail Status Flag, bit 2 */</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_t_a_t_u_s.html#a6f9deb0ba70013e397735480add1fc54">  147</a></span>&#160;         Luint32 D_COR_ERR                   :1;<span class="comment">/*!&lt; Diagnostic Correctable Error Status Flag, bit 3 */</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_t_a_t_u_s.html#a10e19377b9ab61bb04bc54a6c5daf2e3">  148</a></span>&#160;         Luint32 _FEDACSTATUS_Reserved_7_4   :4;<span class="comment">/*!&lt; Reserved, bits 7:4 */</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_t_a_t_u_s.html#a563028fa5a644bf53bc9ba0338d9c067">  149</a></span>&#160;         Luint32 B1_UNC_ERR                  :1;<span class="comment">/*!&lt; Bus1 Uncorrectable Error Flag, bit 8 */</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_t_a_t_u_s.html#a7f1d0b7235d8c4ad66fc508ad7865074">  150</a></span>&#160;         Luint32 _FEDACSTATUS_Reserved_9     :1;<span class="comment">/*!&lt; Reserved, bit 9 */</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_t_a_t_u_s.html#a217e4f82409ebab0ae5dab826515033d">  151</a></span>&#160;         Luint32 ADD_PAR_ERR                 :1;<span class="comment">/*!&lt; Address Parity Error, bit 10 */</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_t_a_t_u_s.html#ad42de896af001a102b84325016c9aacc">  152</a></span>&#160;         Luint32 ADD_TAG_ERR                 :1;<span class="comment">/*!&lt; Address Tag Register Error Status Flag, bit 11 */</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_t_a_t_u_s.html#a6c39c3fac77a65ad6555c687b37decfa">  153</a></span>&#160;         Luint32 D_UNC_ERR                   :1;<span class="comment">/*!&lt; Diagnostic Un-correctable Error Status Flag, bit 12 */</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_t_a_t_u_s.html#ac46705f29df2fbba7f9d8652ac096f49">  154</a></span>&#160;         Luint32 _FEDACSTATUS_Reserved_15_13 :3;<span class="comment">/*!&lt; Reserved, bits 15:13 */</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_t_a_t_u_s.html#a5607fd990c4f956d698b44e692cef7f7">  155</a></span>&#160;         Luint32 B2_COR_ERR                  :1;<span class="comment">/*!&lt; Bus2 Correctable Error, bit 16 */</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_t_a_t_u_s.html#a367cce3cc7420cf8e4085b821d5eaa80">  156</a></span>&#160;         Luint32 B2_UNC_ERR                  :1;<span class="comment">/*!&lt; Bus2 Uncorrectable Error, bit 17 */</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_t_a_t_u_s.html#ac9c2c613c02916a80caf558d5c33fc13">  157</a></span>&#160;         Luint32 ECC_B2_MAL_ERR              :1;<span class="comment">/*!&lt; Bus2 ECC Malfunction Status Flag, bit 18 */</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_t_a_t_u_s.html#a7abddaa8c3cb6a1a3c32d64ddce4dc57">  158</a></span>&#160;         Luint32 COMB2_MAL_G                 :1;<span class="comment">/*!&lt; Bus2 Compare Malfunction Flag, bit 19 */</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_t_a_t_u_s.html#a3bb991639f34862d98041ef99783b748">  159</a></span>&#160;         Luint32 _FEDACSTATUS_Reserved_23_20 :4;<span class="comment">/*!&lt; Reserved, bits 23:20 */</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_t_a_t_u_s.html#abeb7de39c614b799b3aa2aa2f49fa05d">  160</a></span>&#160;         Luint32 FSM_DONE                    :1;<span class="comment">/*!&lt; FSM is Finished, bit 24 */</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_t_a_t_u_s.html#a400fcb0ace0c2ff4d16a17b493463302">  161</a></span>&#160;         Luint32 _FEDACSTATUS_Reserved_31_25 :7;<span class="comment">/*!&lt; Reserved, bits 31:25 */</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;      } FEDACSTATUS_BITS;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a434c0f4c515f7fc24315e64e44350488">FedAcStatus</a>;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">       Defines whole and bit level accesses to the Un-correctable Error Address Register - 0x20</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_u_n_c___e_r_r___a_d_d.html">  168</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_u_n_c___e_r_r___a_d_d.html">FUNC_ERR_ADD</a></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;   {</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_u_n_c___e_r_r___a_d_d.html#a9ef593624eddb455ec1bf9cc5ea28ddc">  170</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_u_n_c___e_r_r___a_d_d.html#a9ef593624eddb455ec1bf9cc5ea28ddc">u32Register</a>; <span class="comment">/* Error Status Register, bits 31:0 */</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;      {</div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_u_n_c___e_r_r___a_d_d.html#af21990e433a4ae1a1c639f5911299820">  173</a></span>&#160;         Luint32 B_OFF                        :3;<span class="comment">/*!&lt; Byte Offset, bits 2:0 */</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_u_n_c___e_r_r___a_d_d.html#a91e022d54b97c4ba4075060629b1b506">  174</a></span>&#160;         Luint32 UNC_ERR_ADD                  :29;<span class="comment">/*!&lt; Un-correctable Error Address, bits 31:3 */</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;      } FUNC_ERR_ADD_BITS;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a152bcabbd110e9a70a3c6c80d99da591">FuncErrAdd</a>;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">       Defines whole and bit level accesses to the Error Detection Sector Disable Register - 0x24</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_d_i_s.html">  181</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_d_i_s.html">FEDACSDIS</a></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;   {</div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_d_i_s.html#af2b61369f0b4d972257575e77a531f55">  183</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_d_i_s.html#af2b61369f0b4d972257575e77a531f55">u32Register</a>; <span class="comment">/* Error Detection Sector Disable Register, bits 31:0 */</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;      {</div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_d_i_s.html#a4e90c8d98257666afc081b7f7c13ebbe">  186</a></span>&#160;         Luint32 SectorID0              :4;<span class="comment">/*!&lt; Sector ID0 , bits 3:0 */</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_d_i_s.html#a07af275dc71a24f71e68e3b4bde22d60">  187</a></span>&#160;         Luint32 _FEDACSDIS_Reserved_04 :1;<span class="comment">/*!&lt; Reserved, bit 4 */</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_d_i_s.html#a722edec9562cd8e3d4e4983d5dc6b2c0">  188</a></span>&#160;         Luint32 BankID0                :3;<span class="comment">/*!&lt; Bank ID0 , bits 7:5 */</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_d_i_s.html#a0c14ae7c7dc2e433bedb7a94b59bf70f">  189</a></span>&#160;         Luint32 SectorID0_inverse      :4;<span class="comment">/*!&lt; Sector ID0 Inverse, bits 11:8 */</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_d_i_s.html#af460b1f9e96fa9c4129d166c3e2cb755">  190</a></span>&#160;         Luint32 _FEDACSDIS_Reserved_12 :1;<span class="comment">/*!&lt; Reserved, bit 12 */</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_d_i_s.html#a72c6dc830c15426b5b86b0f00b51f85f">  191</a></span>&#160;         Luint32 BankID0_inverse        :3;<span class="comment">/*!&lt; Bank ID0 Inverse, bits 15:13 */</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_d_i_s.html#aaa1457cac4b944adc5b134cc27d09d6f">  192</a></span>&#160;         Luint32 SectorID1              :4;<span class="comment">/*!&lt; Sector ID1 , bits 19:16 */</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_d_i_s.html#a274c2db8e22febc58d35d04978b72f68">  193</a></span>&#160;         Luint32 _FEDACSDIS_Reserved_20 :1;<span class="comment">/*!&lt; Reserved, bit 20 */</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_d_i_s.html#a6c9a165d620fe9adf274145d79d995ee">  194</a></span>&#160;         Luint32 BankID1                :3;<span class="comment">/*!&lt; Bank ID1 , bits 23:21 */</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_d_i_s.html#aabd79ebd67996f5bf140ca3db14c8d50">  195</a></span>&#160;         Luint32 SectorID1_inverse      :4;<span class="comment">/*!&lt; Sector ID1 Inverse, bits 27:24 */</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_d_i_s.html#a8f92d93d3be6b3265b876325df8fe906">  196</a></span>&#160;         Luint32 _FEDACSDIS_Reserved_28 :1;<span class="comment">/*!&lt; Reserved, bit 28 */</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_d_i_s.html#add9c3f44c8331b32081011ea897d3195">  197</a></span>&#160;         Luint32 BankID1_inverse        :3;<span class="comment">/*!&lt; Bank ID1 Inverse, bits 31:29 */</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;      } FEDACSDIS_BITS;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a7b78e3b7cde771b532be0c48c49403d5">FedAcsDis</a>;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">       Defines whole and bit level accesses to the Primary Address Tag Register - 0x28</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_r_i_m___a_d_d___t_a_g.html">  204</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_r_i_m___a_d_d___t_a_g.html">FPRIM_ADD_TAG</a></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;   {</div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_r_i_m___a_d_d___t_a_g.html#a49af01812454205b6e074d5a3971baa0">  206</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_r_i_m___a_d_d___t_a_g.html#a49af01812454205b6e074d5a3971baa0">u32Register</a>; <span class="comment">/* Primary Address Tag Register, bits 31:0 */</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;      {</div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_r_i_m___a_d_d___t_a_g.html#afa20b08f64d975a67a20dd636f5a61d3">  209</a></span>&#160;         Luint32 RET_ZERO                      :4;<span class="comment">/*!&lt; This field always returns 0000, bits 3:0 */</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_r_i_m___a_d_d___t_a_g.html#a6412723a40fb10c95e94a571975054c2">  210</a></span>&#160;         Luint32 PRIM_ADD_TAG                  :28;<span class="comment">/*!&lt; Primary Address Tag Register, bits 31:4 */</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;      } FPRIM_ADD_TAG_BITS;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#ad2120c31c516fe087a08a9fa1db88c80">FprimAddTag</a>;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">       Defines whole and bit level accesses to the Redundant Address Tag Register - 0x2C</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_d_u_p___a_d_d___t_a_g.html">  217</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_d_u_p___a_d_d___t_a_g.html">FDUP_ADD_TAG</a></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;   {</div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_d_u_p___a_d_d___t_a_g.html#a0bed5f87c4be4122422c3aaece5a5d28">  219</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_d_u_p___a_d_d___t_a_g.html#a0bed5f87c4be4122422c3aaece5a5d28">u32Register</a>; <span class="comment">/* Duplicate Address Tag Register, bits 31:0 */</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;      {</div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_d_u_p___a_d_d___t_a_g.html#a78261f59f2a31fa00591155fa947cc52">  222</a></span>&#160;         Luint32 RET_ZERO                     :4;<span class="comment">/*!&lt; This field always returns 0000, bits 3:0 */</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_d_u_p___a_d_d___t_a_g.html#a5f54c84785d26444ae7e59aab8958e2e">  223</a></span>&#160;         Luint32 DUP_ADD_TAG                  :28;<span class="comment">/*!&lt; Primary Address Tag Register, bits 31:4 */</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;      } FDUP_ADD_TAG_BITS;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a657b05894be4bcfdac43426b27933f5d">FdupAddTag</a>;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">       Defines whole and bit level accesses to the Bank Sector Enable Register - 0x30</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_p_r_o_t.html">  230</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_p_r_o_t.html">FBPROT</a></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;   {</div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_p_r_o_t.html#a41656c5b3c940f969ad3cc274209d68c">  232</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_p_r_o_t.html#a41656c5b3c940f969ad3cc274209d68c">u32Register</a>; <span class="comment">/* Bank Protection Register, bits 31:0 */</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;      {</div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_p_r_o_t.html#a5874fab36b05d586cbc37523246a044d">  235</a></span>&#160;         Luint32  PROTL1DIS              :1; <span class="comment">/*!&lt; Level 1 Protection Disabled, bit 0 */</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_p_r_o_t.html#a9b13b0dd49eec0b8c10d7335aa3d9964">  236</a></span>&#160;         Luint32 _FBPROT_Reserved_31_01 :31;<span class="comment">/*!&lt; Reserved, bits 31:1 */</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;      } FBPROT_BITS;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#aa10dbf0daa04c89997eba6750616ac6c">Fbprot</a>;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">       Defines whole and bit level accesses to the Bank Protection Register - 0x34</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_s_e.html">  243</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_s_e.html">FBSE</a></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;   {</div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_s_e.html#afefec46e56d12b8589ef6261e9fc3901">  245</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_s_e.html#afefec46e56d12b8589ef6261e9fc3901">u32Register</a>; <span class="comment">/* Bank Protection Register, bits 31:0 */</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;      {</div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_s_e.html#a893d7f1a33a878d808c7669e8b03fe0e">  248</a></span>&#160;         Luint32 BSE                  :16;<span class="comment">/*!&lt; Bank Sector Enable, bits 15:0 */</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_s_e.html#a7fd29f5d369b97dfbdd874bcbd36f972">  249</a></span>&#160;         Luint32 _FBSE_Reserved_31_16 :16;<span class="comment">/*!&lt; Reserved, bits 31:16 */</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;      } FBSE_BITS;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#ac8b24fe47ea872d333f13f40f9566104">Fbse</a>;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">       Defines whole and bit level accesses to the Bank Busy Register - 0x38</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_b_u_s_y.html">  256</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_b_u_s_y.html">FBBUSY</a></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;   {</div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_b_u_s_y.html#a4fc492f43f5a9baa779d50bdbf957d11">  258</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_b_u_s_y.html#a4fc492f43f5a9baa779d50bdbf957d11">u32Register</a>; <span class="comment">/* Bank Busy Register, bits 31:0 */</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;      {</div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_b_u_s_y.html#a31be43aaf7ba560a94bc7b65dab7cbc6">  261</a></span>&#160;         Luint32  BUSY                   :8; <span class="comment">/*!&lt; Bank Busy, bits 7:0 */</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_b_u_s_y.html#aadd6b001e78fb01d060ef8cfe9d565dc">  262</a></span>&#160;         Luint32 _FBBUSY_Reserved_31_08 :24;<span class="comment">/*!&lt; Reserved, bits 31:8 */</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;      } FBPROT_BITS;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a88728a1931f6ddacde433284c1e0e749">Fbbusy</a>;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">       Defines whole and bit level accesses to the Bank Access Control Register - 0x3C</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_a_c.html">  269</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_a_c.html">FBAC</a></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;   {</div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_a_c.html#a6dc53dabdac0308e72bdcc82d301f6e7">  271</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_a_c.html#a6dc53dabdac0308e72bdcc82d301f6e7">u32Register</a>; <span class="comment">/* Bank Access Control Register, bits 31:0 */</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;      {</div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_a_c.html#a3fb083a115e927fed24132d7d4ef5d51">  274</a></span>&#160;         Luint32 VREADS               :8;<span class="comment">/*!&lt; VREAD Setup, bits 7:0 */</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_a_c.html#a9d2f5bfc1075fbcff9587c72f8ef135e">  275</a></span>&#160;         Luint32 BAGP                 :8;<span class="comment">/*!&lt; Bank Active Grace Period, bits 15:8 */</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_a_c.html#af5a6c87ec6cd723b313a6a9bc0c13f4f">  276</a></span>&#160;         Luint32 OTPPROTDIS           :8;<span class="comment">/*!&lt; OTP Sector Protection Disable, bits 23:16 */</span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_a_c.html#a7921604992bbf9b2e25c779a43c91f68">  277</a></span>&#160;         Luint32 _FBAC_Reserved_31_24 :8;<span class="comment">/*!&lt; Reserved, bits 31:24 */</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;      } FBAC_BITS;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a786347ad9354ee793e1718a6c31d4497">Fbac</a>;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">       Defines whole and bit level accesses to the Bank Fallback Power Register - 0x40</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_f_a_l_l_b_a_c_k.html">  284</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_f_a_l_l_b_a_c_k.html">FBFALLBACK</a></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;   {</div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_f_a_l_l_b_a_c_k.html#a314253d448bce42b71882467f520db48">  286</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_f_a_l_l_b_a_c_k.html#a314253d448bce42b71882467f520db48">u32Register</a>; <span class="comment">/* Bank Fallback Power Register, bits 31:0 */</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;      {</div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_f_a_l_l_b_a_c_k.html#a90152f37f26846114e20402001ad2ad9">  289</a></span>&#160;         Luint32 BANKPWR0             :2;<span class="comment">/*!&lt; Bank 0 Fallback Power Mode, bits 1:0 */</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_f_a_l_l_b_a_c_k.html#a98f8d5cc45e4b871086ef1098f75b628">  290</a></span>&#160;         Luint32 BANKPWR1             :2;<span class="comment">/*!&lt; Bank 1 Fallback Power Mode, bits 3:2 */</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_f_a_l_l_b_a_c_k.html#a298ae39fae642db83dd2836a4222a924">  291</a></span>&#160;         Luint32 BANKPWR2             :2;<span class="comment">/*!&lt; Bank 2 Fallback Power Mode, bits 5:4 */</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_f_a_l_l_b_a_c_k.html#a55e999d8928928dc673a57def392c7f4">  292</a></span>&#160;         Luint32 BANKPWR3             :2;<span class="comment">/*!&lt; Bank 3 Fallback Power Mode, bits 7:6 */</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_f_a_l_l_b_a_c_k.html#aee36f73a2385e701a6b842091a093fcf">  293</a></span>&#160;         Luint32 BANKPWR4             :2;<span class="comment">/*!&lt; Bank 4 Fallback Power Mode, bits 9:8 */</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_f_a_l_l_b_a_c_k.html#ad3e746fe624c6de8497998a929c55ac4">  294</a></span>&#160;         Luint32 BANKPWR5             :2;<span class="comment">/*!&lt; Bank 5 Fallback Power Mode, bits 11:10 */</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_f_a_l_l_b_a_c_k.html#a9e60e892e8e2c39759036e238c6bf3a8">  295</a></span>&#160;         Luint32 BANKPWR6             :2;<span class="comment">/*!&lt; Bank 6 Fallback Power Mode, bits 13:12 */</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_f_a_l_l_b_a_c_k.html#a8f3a1e4c7d9bd6c4b8b097a22e863c56">  296</a></span>&#160;         Luint32 BANKPWR7             :2;<span class="comment">/*!&lt; Bank 7 Fallback Power Mode, bits 15:14 */</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_f_a_l_l_b_a_c_k.html#a3c37a2552029d4789a9248324a7b34e4">  297</a></span>&#160;         Luint32 REG_PWRSAV           :4;<span class="comment">/*!&lt; Power saving clocking control, bits 19:16 */</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_f_a_l_l_b_a_c_k.html#ab7dc849a09e52f62084eee7cf89de3e4">  298</a></span>&#160;         Luint32 _FBAC_Reserved_23_20 :4;<span class="comment">/*!&lt; Reserved, bits 23:20 */</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_f_a_l_l_b_a_c_k.html#a4a9b126bce7ca198eb55f5afc1df1712">  299</a></span>&#160;         Luint32 FSM_PWRSAV           :4;<span class="comment">/*!&lt; Power saving clocking control, bits 27:24 */</span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_f_a_l_l_b_a_c_k.html#aebd150a23320817acc659af76d1f593a">  300</a></span>&#160;         Luint32 _FBAC_Reserved_31_28 :4;<span class="comment">/*!&lt; Reserved, bits 31:28 */</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;      } FBFALLBACK_BITS;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a3d76bc9051fb37ae3ef680eb81a26832">Fbfallback</a>;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">       Defines whole and bit level accesses to the Bank/Pump Ready Register - 0x44</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_p_r_d_y.html">  307</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_p_r_d_y.html">FBPRDY</a></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;   {</div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_p_r_d_y.html#abff0d11a02c5964fef11583ab7af5033">  309</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_p_r_d_y.html#abff0d11a02c5964fef11583ab7af5033">u32Register</a>; <span class="comment">/* Bank/Pump Ready Register, bits 31:0 */</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;      {</div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_p_r_d_y.html#a4ba58e4e8407385405d2bf94a140ecba">  312</a></span>&#160;         Luint32 BANKRDY                :8;<span class="comment">/*!&lt; Bank Ready, bits 7:0 */</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_p_r_d_y.html#a06de5f9e1581bae8449c8e34f1462ffb">  313</a></span>&#160;         Luint32 _FBPRDY_Reserved_14_08 :7;<span class="comment">/*!&lt; Reserved, bits 14:8 */</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_p_r_d_y.html#abd80839c6f1811528ac6f9a487f5ab55">  314</a></span>&#160;         Luint32 PUMPRDY                :1;<span class="comment">/*!&lt; Pump Ready, bit 15 */</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_p_r_d_y.html#a1bdd2382c49c7eee502ee4acbef62c52">  315</a></span>&#160;         Luint32 BANKBUSY               :8;<span class="comment">/*!&lt; Bank Busy with FSM, SW_INTF, CPU or PMT, bits 23:16 */</span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_p_r_d_y.html#ae8bf3a8ad703bf6ceb81eb16047c3544">  316</a></span>&#160;         Luint32 _FBPRDY_Reserved_31_24 :8;<span class="comment">/*!&lt; Reserved, bits 31:24 */</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;      } FBPRDY_BITS;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a33a8a156274218e326e282f9e07bcde8">Fbprdy</a>;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">       Defines whole and bit level accesses to the Pump Access Control Register 1 - 0x48</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_a_c1.html">  323</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_a_c1.html">FPAC1</a></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;   {</div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_a_c1.html#a16f8b3b1dc6c4930437e17d5a19e1f0a">  325</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_a_c1.html#a16f8b3b1dc6c4930437e17d5a19e1f0a">u32Register</a>; <span class="comment">/* Flash Pump Access Control Register 1, bits 31:0 */</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;      {</div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_a_c1.html#a2085e24478676e9c3e24c2d81608347a">  328</a></span>&#160;         Luint32  PUMPPWR              :1; <span class="comment">/*!&lt; Flash Charge Pump Fallback Power Mode, bit 0 */</span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_a_c1.html#ab3f3feab12550c88badbc347db55462c">  329</a></span>&#160;         Luint32 _FPAC1_Reserved_15_01 :15;<span class="comment">/*!&lt; Reserved, bits 15:1 */</span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_a_c1.html#a08410083da232ca3e50a87ae0620afef">  330</a></span>&#160;         Luint32 PSLEEP                :11;<span class="comment">/*!&lt; Pump Sleep, bits 26:16 */</span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_a_c1.html#a61e46a24001f96cf42a5ad81cbd4ab5d">  331</a></span>&#160;         Luint32 _FPAC1_Reserved_31_27 :5; <span class="comment">/*!&lt; Reserved, bits 31:27 */</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;      } FPAC1_BITS;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#afc23b4bac3123a0d5ed317a91a00b13e">Fpac1</a>;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">       Defines whole and bit level accesses to the Pump Access Control Register 2 - 0x4C</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_a_c2.html">  338</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_a_c2.html">FPAC2</a></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;   {</div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_a_c2.html#a3c19113dc90eae10669d1552fb206383">  340</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_a_c2.html#a3c19113dc90eae10669d1552fb206383">u32Register</a>; <span class="comment">/* Flash Pump Access Control Register 2, bits 31:0 */</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;      {</div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_a_c2.html#a0723a704a0f4132471bb062b6b755fbc">  343</a></span>&#160;         Luint32 PAGP                  :16;<span class="comment">/*!&lt; Pump Active Grace Period, bits 15:0 */</span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_a_c2.html#ae1f294537ff37604c7d9258cc28c9097">  344</a></span>&#160;         Luint32 _FPAC2_Reserved_31_16 :16;<span class="comment">/*!&lt; Reserved, bits 31:16 */</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;      } FPAC2_BITS;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#ab787b13bc2dc0f7f9b3d5598dfa65335">Fpac2</a>;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">       Defines whole and bit level accesses to the Module Access Control Register - 0x50</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_m_a_c.html">  351</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_m_a_c.html">FMAC</a></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;   {</div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_m_a_c.html#a8274e0df054d0b8c6bd4f93ee89131c1">  353</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_m_a_c.html#a8274e0df054d0b8c6bd4f93ee89131c1">u32Register</a>; <span class="comment">/* Module Access Control Register, bits 31:0 */</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;      {</div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_m_a_c.html#a7a878ce526fdb803eb47f9948e1c329d">  356</a></span>&#160;         Luint32  BANK                 :3; <span class="comment">/*!&lt; Bank Enable, bits 2:0 */</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_m_a_c.html#a9615f2125def2cbd9dea60a98f3a8efb">  357</a></span>&#160;         Luint32 _FMAC_Reserved_31_03 :29;<span class="comment">/*!&lt; Reserved, bits 31:3 */</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;      } FMAC_BITS;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a319098ff5abe80ab2e84c18935da5d80">Fmac</a>;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">       Defines whole and bit level accesses to the Module Status Register - 0x54</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_m_s_t_a_t.html">  364</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_m_s_t_a_t.html">FMSTAT</a></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;   {</div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_m_s_t_a_t.html#a2c026fe1ad2423a08ed8f3b8b7c69e3f">  366</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_m_s_t_a_t.html#a2c026fe1ad2423a08ed8f3b8b7c69e3f">u32Register</a>; <span class="comment">/* Module Status Register, bits 31:0 */</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;      {</div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_m_s_t_a_t.html#a5fd1b9c82a3a40382c95ea5ac40fb6b5">  369</a></span>&#160;         Luint32 SLOCK                   :1; <span class="comment">/*!&lt; Sector Lock Status, bit 0 */</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_m_s_t_a_t.html#a49fa42994a976a5c9c87e50e646be1f1">  370</a></span>&#160;         Luint32 PSUSP                   :1; <span class="comment">/*!&lt; Program Suspend, bit 1 */</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_m_s_t_a_t.html#af39afb807e26c5ee72dbb35ac517f6a0">  371</a></span>&#160;         Luint32 ESUSP                   :1; <span class="comment">/*!&lt; Erase Suspend, bit 2 */</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_m_s_t_a_t.html#ae1f6802271dd99b488c5143ed2c3a241">  372</a></span>&#160;         Luint32 VOLSTAT                 :1; <span class="comment">/*!&lt; Core Voltage Status, bit 3 */</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_m_s_t_a_t.html#ab77cdbbca7c1d5337346ccacc5b709ca">  373</a></span>&#160;         Luint32 CSTAT                   :1; <span class="comment">/*!&lt; Command Status, bit 4 */</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_m_s_t_a_t.html#a01f18501098354ace0402139a05afb21">  374</a></span>&#160;         Luint32 INVDAT                  :1; <span class="comment">/*!&lt; Invalid Data, bit 5 */</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_m_s_t_a_t.html#a824f1631f501377d23bcc90ba108dfe9">  375</a></span>&#160;         Luint32 PGM                     :1; <span class="comment">/*!&lt; Program Active, bit 6 */</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_m_s_t_a_t.html#ad35a701635d35c9b106552470ea2d4fa">  376</a></span>&#160;         Luint32 ERS                     :1; <span class="comment">/*!&lt; Erase Active, bit 7 */</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_m_s_t_a_t.html#ac5ccf6233b42835161c04d56f42ed81f">  377</a></span>&#160;         Luint32 BUSY                    :1; <span class="comment">/*!&lt; Busy, bit 8 */</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_m_s_t_a_t.html#a1dd56a946ecfb1479c309173741b776c">  378</a></span>&#160;         Luint32 CV                      :1; <span class="comment">/*!&lt; Compact Verify, bit 9 */</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_m_s_t_a_t.html#acaa72fca570afb2d2cbd45e59b25a7ad">  379</a></span>&#160;         Luint32 EV                      :1; <span class="comment">/*!&lt; Erase verify, bit 10 */</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_m_s_t_a_t.html#a9e4513e3915a45ee5c1a443817f90ff8">  380</a></span>&#160;         Luint32 PCV                     :1; <span class="comment">/*!&lt; Precondidition verify, bit 11 */</span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_m_s_t_a_t.html#a93234f58380507137d3d46ef14fd0e9a">  381</a></span>&#160;         Luint32 PGV                     :1; <span class="comment">/*!&lt; Program verify, bit 12 */</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_m_s_t_a_t.html#ae9947438fe577595eaf08fe05670fc30">  382</a></span>&#160;         Luint32 DBT                     :1; <span class="comment">/*!&lt; Disturbance Test Fail, bit 13 */</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_m_s_t_a_t.html#a1b1aa22a33d596f0b8d501b0d82e93ca">  383</a></span>&#160;         Luint32 ILA                     :1; <span class="comment">/*!&lt; Illegal Address, bit 14 */</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_m_s_t_a_t.html#abadfff4eb041f75ee72f92f26336f505">  384</a></span>&#160;         Luint32 RVF                     :1; <span class="comment">/*!&lt; Read Verify Failure, bit 15 */</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_m_s_t_a_t.html#a065157b34e83b16842e7fd2d9f93268c">  385</a></span>&#160;         Luint32 RDVER                   :1; <span class="comment">/*!&lt; Read Verify command currently underway, bit 16 */</span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_m_s_t_a_t.html#a394fdd12364bbb9b9755a864696fae69">  386</a></span>&#160;         Luint32 RVSUSP                  :1; <span class="comment">/*!&lt; Read Verify Suspend, bit 17 */</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_m_s_t_a_t.html#ab5c54d29374e4b8c61778855a8c26f1b">  387</a></span>&#160;         Luint32 _FMSTAT_Reserved_31_18 :14;<span class="comment">/*!&lt; Reserved, bits 31:18 */</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;      } FMSTAT_BITS;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#aa3db95a737e837f5a146948a9de4aa89">FmStat</a>;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">       Defines whole and bit level accesses to the EEPROM Emulation Data MSW Register - 0x58</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_m_u___d_m_s_w.html">  394</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_m_u___d_m_s_w.html">FEMU_DMSW</a></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;   {</div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_m_u___d_m_s_w.html#abf961dd9b5b4ae5c636723169c23f523">  396</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_m_u___d_m_s_w.html#abf961dd9b5b4ae5c636723169c23f523">u32Register</a>; <span class="comment">/* EEPROM Emulation Data MSW Register, bits 31:0 */</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a4e3f50ac26da4553136ab8f4b64c7a38">FemuDmsw</a>;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">       Defines whole and bit level accesses to the EEPROM Emulation Data LSW Register - 0x5C</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_m_u___d_l_s_w.html">  402</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_m_u___d_l_s_w.html">FEMU_DLSW</a></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;   {</div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_m_u___d_l_s_w.html#a35e97fb81a0f5148fe8cefef960a5090">  404</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_m_u___d_l_s_w.html#a35e97fb81a0f5148fe8cefef960a5090">u32Register</a>; <span class="comment">/* EEPROM Emulation Data LSW Register, bits 31:0 */</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#ade1518f6377041675072287e87495ac0">FemuDlsw</a>;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">       Defines whole and bit level accesses to the EEPROM Emulation ECC Register - 0x60</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_m_u___e_c_c.html">  410</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_m_u___e_c_c.html">FEMU_ECC</a></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;   {</div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_m_u___e_c_c.html#a4220383effb5fd8bdf1eb9c6b504a7cc">  412</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_m_u___e_c_c.html#a4220383effb5fd8bdf1eb9c6b504a7cc">u32Register</a>; <span class="comment">/* EEPROM Emulation ECC Register, bits 31:0 */</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;      {</div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_m_u___e_c_c.html#a0d86989a95ee02420fb806e15ff508e6">  415</a></span>&#160;         Luint32  EMU_ECC                  :8; <span class="comment">/*!&lt; EEPROM Emulation ECC, bits 7:0 */</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_m_u___e_c_c.html#a1a04ce887b5b9374c337ec41c1f1a7ef">  416</a></span>&#160;         Luint32 _FEMU_ECC_Reserved_31_08 :24;<span class="comment">/*!&lt; Reserved, bits 31:8 */</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;      } FEMU_ECC_BITS;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a3c362ebd4f127a7e8d43dbb736c3413e">FemuEcc</a>;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">       Defines whole and bit level accesses to the Flash Lock Register - 0x64</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_l_o_c_k.html">  423</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_l_o_c_k.html">FLOCK</a></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;   {</div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_l_o_c_k.html#a2cc826634bfbba95f6a6472aeeb2f8af">  425</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_l_o_c_k.html#a2cc826634bfbba95f6a6472aeeb2f8af">u32Register</a>; <span class="comment">/* Flash Lock Register, bits 31:0 */</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;      {</div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_l_o_c_k.html#ab1cf40ee3732afa62fcf4ebf489aaa13">  428</a></span>&#160;         Luint32 ENCOM                 :16;<span class="comment">/*!&lt; Enable Command Registers, bits 15:0 */</span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_l_o_c_k.html#ad2934607a1fb292c9016441c64c2c020">  429</a></span>&#160;         Luint32 _FLOCK_Reserved_31_16 :16;<span class="comment">/*!&lt; Reserved, bits 31:16 */</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;      } FLOCK_BITS;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a41618e89d478ffb6bcac2c8c3b030719">Flock</a>;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">       Defines whole and bit level accesses to the EEPROM Emulation Address Register - 0x68</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_m_u___a_d_d_r.html">  436</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_m_u___a_d_d_r.html">FEMU_ADDR</a></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;   {</div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_m_u___a_d_d_r.html#a9c463d4a3270dd2d4f055cf6c0ed6dff">  438</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_m_u___a_d_d_r.html#a9c463d4a3270dd2d4f055cf6c0ed6dff">u32Register</a>; <span class="comment">/* EEPROM Emulation Address, bits 31:0 */</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;      {</div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_m_u___a_d_d_r.html#a2f7b77b2262e0dbfd1663662b6e6b6f9">  441</a></span>&#160;         Luint32 EMU_ADDR                  :22;<span class="comment">/*!&lt; EEPROM Emulation Address, bits 21:0 */</span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_m_u___a_d_d_r.html#a1e26e79e83282039272a0d5fc9215cd3">  442</a></span>&#160;         Luint32 _FEMU_ADDR_Reserved_31_22 :10;<span class="comment">/*!&lt; Reserved, bits 31:22 */</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;      } FEMU_ADDR_BITS;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#abbcc94430c63a61cd8afb395e4df3daf">FemuAddr</a>;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">       Defines whole and bit level accesses to the Diagnostic Control Register - 0x6C</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_d_i_a_g_c_t_r_l.html">  449</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_d_i_a_g_c_t_r_l.html">FDIAGCTRL</a></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;   {</div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_d_i_a_g_c_t_r_l.html#a6fcc19fbc75a94a728609d59c0df152b">  451</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_d_i_a_g_c_t_r_l.html#a6fcc19fbc75a94a728609d59c0df152b">u32Register</a>; <span class="comment">/* Diagnostic Control Register, bits 31:0 */</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;      {</div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_d_i_a_g_c_t_r_l.html#ab459d4659ea0f74266d48f7bc5950f43">  454</a></span>&#160;         Luint32 DIAGMODE                  :3;<span class="comment">/*!&lt; Diagnostic Mode, bits 2:0 */</span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_d_i_a_g_c_t_r_l.html#ab6b9bd1710d8ebecfd17cf00588dcc82">  455</a></span>&#160;         Luint32 _FDIAGCTRL_Reserved_07_03 :5;<span class="comment">/*!&lt; Reserved, bits 7:3 */</span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_d_i_a_g_c_t_r_l.html#a3b19358b0832bc57dd8e885a8241231f">  456</a></span>&#160;         Luint32 DIAG_BUF_SEL              :2;<span class="comment">/*!&lt; Diagnostic Buffer Select, bits 9:8 */</span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_d_i_a_g_c_t_r_l.html#a0bc5ca15a198345d4db87a31059f7085">  457</a></span>&#160;         Luint32 _FDIAGCTRL_Reserved_11_10 :2;<span class="comment">/*!&lt; Reserved, bits 11:10 */</span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_d_i_a_g_c_t_r_l.html#a9b6dfc83f3216c74d9885da340dafc7c">  458</a></span>&#160;         Luint32 DIAG_ECC_SEL              :3;<span class="comment">/*!&lt; Diagnostic SECDED Select, bits 14-12 */</span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_d_i_a_g_c_t_r_l.html#aac046d4510481430c65dac94517c6e14">  459</a></span>&#160;         Luint32 _FDIAGCTRL_Reserved_15    :1;<span class="comment">/*!&lt; Reserved, bit 15 */</span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_d_i_a_g_c_t_r_l.html#a310e10bff10cd8f77a25cb0066d93974">  460</a></span>&#160;         Luint32 DIAG_EN_KEY               :4;<span class="comment">/*!&lt; Diagnostic Enable Key, bits 19:16 */</span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_d_i_a_g_c_t_r_l.html#a0696b806c5777c3f0d3395036b00effa">  461</a></span>&#160;         Luint32 _FDIAGCTRL_Reserved_23_20 :4;<span class="comment">/*!&lt; Reserved, bits 23:20 */</span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_d_i_a_g_c_t_r_l.html#ab067a27fd0cf82128658851fd782188a">  462</a></span>&#160;         Luint32 DIAG_TRIG                 :1;<span class="comment">/*!&lt; Diagnostic Trigger, bit 24 */</span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_d_i_a_g_c_t_r_l.html#a440836c32dc5e2a447cc3d16a6b8e6b2">  463</a></span>&#160;         Luint32 _FDIAGCTRL_Reserved_31_25 :7;<span class="comment">/*!&lt; Reserved, bits 31:25 */</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;      } FDIAGCTRL_BITS;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a1e66863b8506a0f48456047f49abbdcb">FdiagCtrl</a>;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">       Defines whole and bit level accesses to the Uncorrected Raw Data High Register - 0x70</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_a_w___d_a_t_a_h.html">  470</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_a_w___d_a_t_a_h.html">FRAW_DATAH</a></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;   {</div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_a_w___d_a_t_a_h.html#abeaa2301472c3d1b2ff49103bfa92a76">  472</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_a_w___d_a_t_a_h.html#abeaa2301472c3d1b2ff49103bfa92a76">u32Register</a>; <span class="comment">/* Uncorrected Raw Data High, bits 31:0 */</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#af553694ea7999372435de234bfddf469">FrawDatah</a>;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">       Defines whole and bit level accesses to the Uncorrected Raw Data Low Register - 0x74</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_a_w___d_a_t_a_l.html">  478</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_a_w___d_a_t_a_l.html">FRAW_DATAL</a></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;   {</div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_a_w___d_a_t_a_l.html#a19223cfdac9e4b63c44e798334988880">  480</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_a_w___d_a_t_a_l.html#a19223cfdac9e4b63c44e798334988880">u32Register</a>; <span class="comment">/* Uncorrected Raw Data Low, bits 31:0 */</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#ab95fb0b8df04e2973b96af40d99510d4">FrawDatal</a>;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">       Defines whole and bit level accesses to the Uncorrected Raw ECC Register - 0x78</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_a_w___e_c_c.html">  486</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_a_w___e_c_c.html">FRAW_ECC</a></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;   {</div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_a_w___e_c_c.html#ad7e31dd6056784049846ede47c1206a1">  488</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_a_w___e_c_c.html#ad7e31dd6056784049846ede47c1206a1">u32Register</a>; <span class="comment">/* Uncorrected Raw ECC, bits 31:0 */</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;      {</div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_a_w___e_c_c.html#adf0eb2aa0e603daa886688e07da71bcf">  491</a></span>&#160;         Luint32  RAW_ECC                  :8; <span class="comment">/*!&lt; Uncorrected Raw ECC, bits 7:0 */</span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_a_w___e_c_c.html#a1702a2267b6f01043e65b591650d6017">  492</a></span>&#160;         Luint32 _FRAW_ECC_Reserved_31_08 :24;<span class="comment">/*!&lt; Reserved, bits 31:8 */</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;      } FRAW_ECC_BITS;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#ad50ad836160cb2cfae999efd2a8ea529">FrawEcc</a>;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">       Defines whole and bit level accesses to the Parity Override Register - 0x7C</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_a_r___o_v_r.html">  499</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_a_r___o_v_r.html">FPAR_OVR</a></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;   {</div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_a_r___o_v_r.html#ad9b364ae5e7f75a0350178d5874a2a30">  501</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_a_r___o_v_r.html#ad9b364ae5e7f75a0350178d5874a2a30">u32Register</a>; <span class="comment">/* Parity Override, bits 31:0 */</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;      {</div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_a_r___o_v_r.html#acd59ec632889a206252aa859316a09a9">  504</a></span>&#160;         Luint32  DAT_INV_PAR              :8; <span class="comment">/*!&lt; Data Odd Parity, bits 7:0 */</span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_a_r___o_v_r.html#a9913f85535c437c0910b8c9816ad5c0d">  505</a></span>&#160;         Luint32  ADD_INV_PAR              :1; <span class="comment">/*!&lt; Address Odd Parity, bit 8 */</span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_a_r___o_v_r.html#a235b702c31049642ff75791ce479a469">  506</a></span>&#160;         Luint32  PAR_OVR_KEY              :3; <span class="comment">/*!&lt; Parity Override Key, bits 11:9 */</span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_a_r___o_v_r.html#abf8f85c309567a6e170b6fb73288db55">  507</a></span>&#160;         Luint32  BUS_PAR_DIS              :4; <span class="comment">/*!&lt; Disable bus parity, bits 15:12 */</span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_a_r___o_v_r.html#ae4c6cea8852d83ed8a69c148cc37914d">  508</a></span>&#160;         Luint32  BNK_INV_PAR              :1; <span class="comment">/*!&lt; Buffer Invert Parity, bit 16 */</span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_a_r___o_v_r.html#a7a223899bd5231e09dfd27fc4cf9a31e">  509</a></span>&#160;         Luint32 _FPAR_OVR_Reserved_31_17 :15;<span class="comment">/*!&lt; Reserved, bits 31:17 */</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;      } FPAR_OVR_BITS;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#ade6f5f02ec303dcc03c1c4cb333764d6">FparOvr</a>;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;</div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#aceb390105f9e01074bf58df7979d9766">  513</a></span>&#160;   Luint32 <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#aceb390105f9e01074bf58df7979d9766">_Reserved_80_BC</a>[16];<span class="comment">/* Reserved Address Locations 0x80 - 0xBC */</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">       Defines whole and bit level accesses to the Error Detection Sector Disable2 Register - 0xC0</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_d_i_s2.html">  518</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_d_i_s2.html">FEDACSDIS2</a></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;   {</div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_d_i_s2.html#ad67a58fcc1105a0d251f6b0188bbcbf0">  520</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_d_i_s2.html#ad67a58fcc1105a0d251f6b0188bbcbf0">u32Register</a>; <span class="comment">/* Error Detection Sector Disable Register, bits 31:0 */</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;      {</div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_d_i_s2.html#a9d45309145277a013168ce3450675b5d">  523</a></span>&#160;         Luint32 SectorID2               :4;<span class="comment">/*!&lt; Sector ID2 , bits 3:0 */</span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_d_i_s2.html#a1510a9ab3b0f255c499a967dbca4c5e5">  524</a></span>&#160;         Luint32 _FEDACSDIS2_Reserved_4  :1;<span class="comment">/*!&lt; Reserved, bit 4 */</span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_d_i_s2.html#a6d7e09719d772ca6b81a5df70304c333">  525</a></span>&#160;         Luint32 BankID2                 :3;<span class="comment">/*!&lt; Bank ID2 , bits 7:5 */</span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_d_i_s2.html#a635c9bdd6be8fbeeb28baec2dd417901">  526</a></span>&#160;         Luint32 SectorID2_inverse       :4;<span class="comment">/*!&lt; Sector ID2 Inverse, bits 11:8 */</span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_d_i_s2.html#ad0f853d33abbdaeec037afe3f396bcc9">  527</a></span>&#160;         Luint32 _FEDACSDIS2_Reserved_12 :1;<span class="comment">/*!&lt; Reserved, bit 12 */</span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_d_i_s2.html#ae4f27b4dbc3914bb586b055dfd15f569">  528</a></span>&#160;         Luint32 BankID2_inverse         :3;<span class="comment">/*!&lt; Bank ID2 Inverse, bits 15:13 */</span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_d_i_s2.html#a28bc079222190804710d8141c9c39a09">  529</a></span>&#160;         Luint32 SectorID3               :4;<span class="comment">/*!&lt; Sector ID3 , bits 19:16 */</span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_d_i_s2.html#a6d8d9cadecab7dd30f2528dcf819e4a0">  530</a></span>&#160;         Luint32 _FEDACSDIS2_Reserved_20 :1;<span class="comment">/*!&lt; Reserved, bit 20 */</span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_d_i_s2.html#a8a222853dfbee1fd739a343b832c105e">  531</a></span>&#160;         Luint32 BankID3                 :3;<span class="comment">/*!&lt; Bank ID3 , bits 23:21 */</span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_d_i_s2.html#a176e3c820a50881532b15e35bc6f70dd">  532</a></span>&#160;         Luint32 SectorID3_inverse       :4;<span class="comment">/*!&lt; Sector ID3 Inverse, bits 27:24 */</span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_d_i_s2.html#a6dce4f008e66eb14b7735e102b3eead9">  533</a></span>&#160;         Luint32 _FEDACSDIS2_Reserved_28 :1;<span class="comment">/*!&lt; Reserved, bit 28 */</span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_d_i_s2.html#afe481335b26838ba38b174d91c010506">  534</a></span>&#160;         Luint32 BankID3_inverse         :3;<span class="comment">/*!&lt; Bank ID3 Inverse, bits 31:29 */</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;      } FEDACSDIS2_BITS;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a8ee136c49e4d291ab2c1557abff9e943">FedAcsDis2</a>;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#aa32c406436870d4eec510bc64d185f2d">  538</a></span>&#160;   Luint32 <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#aa32c406436870d4eec510bc64d185f2d">_Reserved_C4_10C</a>[19];<span class="comment">/* Reserved Address Locations 0xC4 - 0x10C */</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">       Defines whole and bit level accesses to the Bank Addr Register - 0x110</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_a_d_d_r.html">  543</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_a_d_d_r.html">FADDR</a></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;   {</div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_a_d_d_r.html#a87425f7c18b4578d86f2e33eb0a9166b">  545</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_a_d_d_r.html#a87425f7c18b4578d86f2e33eb0a9166b">u32Register</a>; <span class="comment">/* Bank Addr Register, bits 31:0 */</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a70996710b0f37ecec980a7c154701836">Faddr</a>;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#ae4bd1e9bb38b94342e968c6b3074da2e">  548</a></span>&#160;   Luint32 <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#ae4bd1e9bb38b94342e968c6b3074da2e">_Reserved_114_11C</a>[3]; <span class="comment">/* Reserved Address Locations 0x114-0x11C */</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment">       Defines whole and bit level accesses to the FWPWRITE0 Register - 0x120</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e0.html">  553</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e0.html">FWPWRITE0</a></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;   {</div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e0.html#aa65bb82cc4f2e01eaf5ee5eafabb83dd">  555</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e0.html#aa65bb82cc4f2e01eaf5ee5eafabb83dd">u32Register</a>; <span class="comment">/* FWPWRITE0 Register, bits 31:0 */</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a2342bbc78e49e3977aa719d28b722765">Fwpwrite0</a>;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">       Defines whole and bit level accesses to the FWPWRITE1 Register - 0x124</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e1.html">  561</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e1.html">FWPWRITE1</a></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;   {</div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e1.html#a838f081c258a5cea39b949209e0ecb0b">  563</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e1.html#a838f081c258a5cea39b949209e0ecb0b">u32Register</a>; <span class="comment">/* FWPWRITE1 Register, bits 31:0 */</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a719d0dd3a130e672d1b78c9d8749a600">Fwpwrite1</a>;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">       Defines whole and bit level accesses to the FWPWRITE2 Register - 0x128</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e2.html">  569</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e2.html">FWPWRITE2</a></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;   {</div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e2.html#a6236fec1c2a7401ba4e0cb87884345dc">  571</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e2.html#a6236fec1c2a7401ba4e0cb87884345dc">u32Register</a>; <span class="comment">/* FWPWRITE2 Register, bits 31:0 */</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a8c88eee4ad9de94f7804e9c6e7177a63">Fwpwrite2</a>;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">       Defines whole and bit level accesses to the FWPWRITE3 Register - 0x12C</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e3.html">  577</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e3.html">FWPWRITE3</a></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;   {</div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e3.html#a5bc726faa7a67335b02b81a4a2d14650">  579</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e3.html#a5bc726faa7a67335b02b81a4a2d14650">u32Register</a>; <span class="comment">/* FWPWRITE3 Register, bits 31:0 */</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a130b9cf41f1482ab0dd4b9171934b3c2">Fwpwrite3</a>;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment">       Defines whole and bit level accesses to the FWPWRITE4 Register - 0x130</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e4.html">  585</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e4.html">FWPWRITE4</a></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;   {</div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e4.html#a379bad3544cb26a48bbea95ad2c9f320">  587</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e4.html#a379bad3544cb26a48bbea95ad2c9f320">u32Register</a>; <span class="comment">/* FWPWRITE4 Register, bits 31:0 */</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#af31aab2ab0c0d1840ba3dd444baa8803">Fwpwrite4</a>;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">       Defines whole and bit level accesses to the FWPWRITE5 Register - 0x134</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e5.html">  593</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e5.html">FWPWRITE5</a></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;   {</div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e5.html#a259baf9c2aaf385c6ff010e0ccc561a7">  595</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e5.html#a259baf9c2aaf385c6ff010e0ccc561a7">u32Register</a>; <span class="comment">/* FWPWRITE5 Register, bits 31:0 */</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a257028f77dfdb0d6c8f41575567762d7">Fwpwrite5</a>;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment">       Defines whole and bit level accesses to the FWPWRITE6 Register - 0x138</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e6.html">  601</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e6.html">FWPWRITE6</a></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;   {</div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e6.html#afead79e04d5057d436874f9052f4c152">  603</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e6.html#afead79e04d5057d436874f9052f4c152">u32Register</a>; <span class="comment">/* FWPWRITE6 Register, bits 31:0 */</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a2c938dcfef0ab4d8c89e5e14bddde7dc">Fwpwrite6</a>;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment">       Defines whole and bit level accesses to the FWPWRITE7 Register - 0x13C</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e7.html">  609</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e7.html">FWPWRITE7</a></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;   {</div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e7.html#a8dfce7d7bf6af58943052deeb701d324">  611</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e7.html#a8dfce7d7bf6af58943052deeb701d324">u32Register</a>; <span class="comment">/* FWPWRITE7 Register, bits 31:0 */</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a898c05b0b47471c379be6f5a7da35ec1">Fwpwrite7</a>;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment">       Defines whole and bit level accesses to the FWPWRITE_ECC Register - 0x140</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e___e_c_c.html">  617</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e___e_c_c.html">FWPWRITE_ECC</a></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;   {</div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e___e_c_c.html#acb72b7a808586e533f1bca8f67b25fab">  619</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e___e_c_c.html#acb72b7a808586e533f1bca8f67b25fab">u32Register</a>; <span class="comment">/* FWPWRITE_ECC Register, bits 31:0 */</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;      {</div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e___e_c_c.html#aefbe6ee89e64a587195b395b80df824b">  622</a></span>&#160;         Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e___e_c_c.html#aefbe6ee89e64a587195b395b80df824b">WPDATA_287_256</a>; <span class="comment">/*!&lt; WPDATA[287:256], bits 31:0 */</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;      } FWPWRITE_ECC_BITS;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;      {</div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e___e_c_c.html#a8ca13b544bc9cafadcfe8ccbeee47307">  626</a></span>&#160;         Luint32 u8Bytes31_24:8;</div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e___e_c_c.html#a19d9773dd85a4bcb433c15ae34b17a62">  627</a></span>&#160;         Luint32 u8Bytes23_16:8;</div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e___e_c_c.html#a1dc455e36cf55a1f91e16a32c6ee21be">  628</a></span>&#160;         Luint32 u8Bytes15_08:8;</div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e___e_c_c.html#ace9d81294dfabbd9f59a619b871e432b">  629</a></span>&#160;         Luint32 u8Bytes07_00:8;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;      } FWPWRITE_ECC_BYTES;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#adaaa71d09b1eababc15318ee85c772e9">FwpwriteEcc</a>;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;</div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#acee465cbcabe60d10fc94052365e1049">  633</a></span>&#160;   Luint32 <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#acee465cbcabe60d10fc94052365e1049">_Reserved_144_208</a>[50]; <span class="comment">/* Reserved Address Locations 0x144-0x208 */</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">       Defines whole and bit level accesses to the FSM Command Register - 0x20C</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___c_o_m_m_a_n_d.html">  638</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___c_o_m_m_a_n_d.html">FSM_COMMAND</a></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;   {</div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___c_o_m_m_a_n_d.html#a10c4fdd45de3e1f91a78dce3e1ac4773">  640</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___c_o_m_m_a_n_d.html#a10c4fdd45de3e1f91a78dce3e1ac4773">u32Register</a>; <span class="comment">/* FSM Command, bits 31:0 */</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;      {</div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___c_o_m_m_a_n_d.html#a34033412951137f1587a92d6019407e6">  643</a></span>&#160;         Luint32  FSMCMD                      :6; <span class="comment">/*!&lt; Flash State Machine Command, bits 5:0 */</span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___c_o_m_m_a_n_d.html#aa4dd5c301884df429213dcb6142575f3">  644</a></span>&#160;         Luint32 _FSM_COMMAND_Reserved_31_06 :26;<span class="comment">/*!&lt; Reserved, bits 31:6 */</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;      } FSM_COMMAND_BITS;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a7a6337eb1254c2b68168b98e39fa3764">FsmCommand</a>;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;</div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a57b23bacfa88543b7c2e6a2a6d7d5faa">  648</a></span>&#160;   Luint32 <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a57b23bacfa88543b7c2e6a2a6d7d5faa">_Reserved_210_284</a>[30]; <span class="comment">/* Reserved Address Locations 0x210-0x284 */</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment">       Defines whole and bit level accesses to the FSM Register Write Enable- 0x288</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___w_r___e_n_a.html">  653</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___w_r___e_n_a.html">FSM_WR_ENA</a></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;   {</div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___w_r___e_n_a.html#ac61e48a2c5f1a860e0853de04ef02bde">  655</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___w_r___e_n_a.html#ac61e48a2c5f1a860e0853de04ef02bde">u32Register</a>; <span class="comment">/* FSM Register Write Enable, bits 31:0 */</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;      {</div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___w_r___e_n_a.html#a77d95fc019fd2d662826511bb41d9d0a">  658</a></span>&#160;         Luint32  WR_ENA                     :3; <span class="comment">/*!&lt; FSM Write Enable, bits 2:0 */</span></div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___w_r___e_n_a.html#a55c6df18a15f84642387cb175a25a4be">  659</a></span>&#160;         Luint32 _FSM_WR_ENA_Reserved_31_03 :29;<span class="comment">/*!&lt; Reserved, bits 31:3 */</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;      } FSM_WR_ENA_BITS;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a3e95d9cd8c94c85fdf2eb6574e14eb01">FsmWrEna</a>;</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;</div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#ab474b161a3ff7777bd8a5ead28bf6cf3">  663</a></span>&#160;   Luint32 <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#ab474b161a3ff7777bd8a5ead28bf6cf3">_Reserved_28C_2A0</a>[6]; <span class="comment">/* Reserved Address Locations 0x28C-0x2A0 */</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment">       Defines whole and bit level accesses to the FSM Sector Register - 0x2A4</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___s_e_c_t_o_r.html">  668</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___s_e_c_t_o_r.html">FSM_SECTOR</a></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;   {</div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___s_e_c_t_o_r.html#a527b071ae1826d00ec2949117e9e3a36">  670</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___s_e_c_t_o_r.html#a527b071ae1826d00ec2949117e9e3a36">u32Register</a>; <span class="comment">/* FSM Sector, bits 31:0 */</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;      {</div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___s_e_c_t_o_r.html#a80dd13905e141c0351b2297474f4fa93">  673</a></span>&#160;         Luint32  _FSM_SECTOR_Reserved_15_0  :8; <span class="comment">/*!&lt; Reserved, bits 15:8 */</span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___s_e_c_t_o_r.html#ae4ca460a941b6d925475ed4df92d6bcb">  674</a></span>&#160;         Luint32 SECT_ERASED                :16;<span class="comment">/*!&lt; Sectors Erased, bits 31:16 */</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;      } FSM_SECTOR_BITS;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a3932e366975388a991972de0fc51d59b">FsmSector</a>;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;</div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a75f3d03eb3526cc0e0b0dddd82195f2c">  678</a></span>&#160;   Luint32 <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a75f3d03eb3526cc0e0b0dddd82195f2c">_Reserved_2A8_2B0</a>[3]; <span class="comment">/* Reserved Address Locations 0x2A8-0x2B0 */</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment">       Defines whole and bit level accesses to the FSM Command Execute Register - 0x2B4</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___e_x_e_c_u_t_e.html">  683</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___e_x_e_c_u_t_e.html">FSM_EXECUTE</a></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;   {</div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___e_x_e_c_u_t_e.html#abd3174aed71cdeacaffb9b973bc0e413">  685</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___e_x_e_c_u_t_e.html#abd3174aed71cdeacaffb9b973bc0e413">u32Register</a>; <span class="comment">/* FSM Command Execute, bits 31:0 */</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;      {</div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___e_x_e_c_u_t_e.html#a19b09f274e9eebc94663af6ac5954a33">  688</a></span>&#160;         Luint32  FSMEXECUTE                  :5; <span class="comment">/*!&lt; FSM Command Execute, bits 4:0 */</span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___e_x_e_c_u_t_e.html#aacd77553d0daeaf76b34905238e92a33">  689</a></span>&#160;         Luint32 _FSM_EXECUTE_Reserved_15_05 :11; <span class="comment">/*!&lt; Reserved, bits 15:5 */</span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___e_x_e_c_u_t_e.html#a5c30a0439a967f0165b93723f6359205">  690</a></span>&#160;         Luint32  SUSPEND_NOW                 :4; <span class="comment">/*!&lt; FSM Command Suspend, bits 19:16 */</span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___e_x_e_c_u_t_e.html#a3b4ed85497bf879aae5255f09d911496">  691</a></span>&#160;         Luint32 _FSM_EXECUTE_Reserved_31_20 :12; <span class="comment">/*!&lt; Reserved, bits 31:20 */</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;      } FSM_EXECUTE_BITS;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a88a519aeadc146bdd57a266ef9598c8c">FsmExecute</a>;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment">       Defines whole and bit level accesses to the EEPROM Emulation configuration Register - 0x2B8</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e_p_r_o_m___c_o_n_f_i_g.html">  698</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e_p_r_o_m___c_o_n_f_i_g.html">EEPROM_CONFIG</a></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;   {</div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e_p_r_o_m___c_o_n_f_i_g.html#a345bd4162b9b25b76d1d2e79a41f5fb0">  700</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e_p_r_o_m___c_o_n_f_i_g.html#a345bd4162b9b25b76d1d2e79a41f5fb0">u32Register</a>; <span class="comment">/* EEPROM Emulation configuration, bits 31:0 */</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;      {</div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e_p_r_o_m___c_o_n_f_i_g.html#a0a7871a73a455a746ac3c8b4d4a9dca5">  703</a></span>&#160;         Luint32  AUTOSTART_GRACE               :8; <span class="comment">/*!&lt; Auto-suspend Startup Grace Period, bits 7:0 */</span></div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e_p_r_o_m___c_o_n_f_i_g.html#aa19735ad36935678ca3e4c09b1959c63">  704</a></span>&#160;         Luint32  AUTOSUSP_EN                   :1; <span class="comment">/*!&lt; Auto-suspend Enable, bit 8 */</span></div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e_p_r_o_m___c_o_n_f_i_g.html#ad79b8c5be0cd125ed72b3346643ed414">  705</a></span>&#160;         Luint32  _EEPROM_CONFIG_Reserved_15_09 :7; <span class="comment">/*!&lt; Reserved, bits 15:9 */</span></div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e_p_r_o_m___c_o_n_f_i_g.html#a4b87075b098ce8a9f378ff497f943d7e">  706</a></span>&#160;         Luint32  EWAIT                         :4; <span class="comment">/*!&lt; EEPROM Wait state Counter, bits 19:16 */</span></div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e_p_r_o_m___c_o_n_f_i_g.html#a4bdfe4e7a2d4233e70fca5503d7ee24d">  707</a></span>&#160;         Luint32 _EEPROM_CONFIG_Reserved_31_20 :12; <span class="comment">/*!&lt; Reserved, bits 31:20 */</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;      } EEPROM_CONFIG_BITS;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a5489295f52f9a856840f5bf73f4f6575">EepromConfig</a>;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#ac91fbf3e1e4a92b1be9e1d3be1ec7807">  711</a></span>&#160;   Luint32 <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#ac91fbf3e1e4a92b1be9e1d3be1ec7807">_Reserved_2BC</a>;  <span class="comment">/* Reserved Address Locations 0x2BC */</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">       Defines whole and bit level accesses to the FSM Sector1 Register - 0x2C0</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___s_e_c_t_o_r1___u.html">  716</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___s_e_c_t_o_r1___u.html">FSM_SECTOR1_U</a></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;   {</div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___s_e_c_t_o_r1___u.html#a80fda37cb5c46bcb43a43d0e94b27587">  718</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___s_e_c_t_o_r1___u.html#a80fda37cb5c46bcb43a43d0e94b27587">u32Register</a>; <span class="comment">/* FSM Sector1, bits 31:0 */</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#aa835badf977b4c27141105b821333141">FsmSector1</a>;</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">       Defines whole and bit level accesses to the FSM Sector2 Register - 0x2C4</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___s_e_c_t_o_r2___u.html">  724</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___s_e_c_t_o_r2___u.html">FSM_SECTOR2_U</a></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;   {</div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___s_e_c_t_o_r2___u.html#ade1485422a00f3bc5f32790851c06a16">  726</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___s_e_c_t_o_r2___u.html#ade1485422a00f3bc5f32790851c06a16">u32Register</a>; <span class="comment">/* FSM Sector1, bits 31:0 */</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a0f6fe8e530414726fd3c8219562bdfaf">FsmSector2</a>;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;</div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#ac89f69d0831e35a64384a326ca38cbd1">  729</a></span>&#160;   Luint32 <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#ac89f69d0831e35a64384a326ca38cbd1">_Reserved_2C8_304</a>[16];<span class="comment">/* Reserved Address Locations 0x2C8 - 0x304 */</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment">       Defines whole and bit level accesses to the EEPROM Error Correction Control Register1 - 0x308</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_t_r_l1.html">  734</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_t_r_l1.html">EE_CTRL1</a></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;   {</div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_t_r_l1.html#a6f05ac1b6bb149fda1a0467ff2bcea0a">  736</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_t_r_l1.html#a6f05ac1b6bb149fda1a0467ff2bcea0a">u32Register</a>; <span class="comment">/* EEPROM Error Correction Control Register1, bits 31:0 */</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;      {</div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_t_r_l1.html#a6502ebd0860497bf85109e48d5e164b1">  739</a></span>&#160;         Luint32 EE_EDACEN                :4;<span class="comment">/*!&lt; Error Detection and Correction Enable, bits 3:0 */</span></div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_t_r_l1.html#aeb1a0ba8db04ce631adc554461829630">  740</a></span>&#160;         Luint32 EE_ALL0_OK               :1;<span class="comment">/*!&lt; Zero Condition Valid, bit 4 */</span></div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_t_r_l1.html#a09081a85c2144975ea7bca50fdc1d072">  741</a></span>&#160;         Luint32 EE_ALL1_OK               :1;<span class="comment">/*!&lt; One Condition Valid, bit 5 */</span></div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_t_r_l1.html#aa5e05dc2f95e93ee393ab73235c85af6">  742</a></span>&#160;         Luint32 _EE_CTRL1_Reserved_07_06 :2;<span class="comment">/*!&lt; Reserved, bits 7:6 */</span></div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_t_r_l1.html#ac00a7b029d0e1ce7520d1587db17dcc9">  743</a></span>&#160;         Luint32 EE_PEN                   :1;<span class="comment">/*!&lt; Error Profiling Enable, bit 8 */</span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_t_r_l1.html#a080d665b49c2449a3aa381def3f58b82">  744</a></span>&#160;         Luint32 EE_EZFEN                 :1;<span class="comment">/*!&lt; Error on Zero Fail Enable, bit 9 */</span></div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_t_r_l1.html#a775008be454e1eb30bac366225d4ba2e">  745</a></span>&#160;         Luint32 EE_EOFEN                 :1;<span class="comment">/*!&lt; Error on One Fail Enable, bit 10 */</span></div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_t_r_l1.html#ab7e9c72838d2b8321b481859fa75adb1">  746</a></span>&#160;         Luint32 _EE_CTRL1_Reserved_15_11 :5;<span class="comment">/*!&lt; Reserved, bits 15:11 */</span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_t_r_l1.html#a75925601071d6d450d87ce506cbe1b2d">  747</a></span>&#160;         Luint32 EE_EDACMODE              :4;<span class="comment">/*!&lt; Error Correction Mode, bits 19:16 */</span></div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_t_r_l1.html#a3c99f4f27d6a0e2ad311dd5675cce554">  748</a></span>&#160;         Luint32 _EE_CTRL1_Reserved_31_20 :12;<span class="comment">/*!&lt; Reserved, bits 31:20 */</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;      } EE_CTRL1_BITS;</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a380d6f8d66151244d17a0850554ad47b">EeCtrl1</a>;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="comment">       Defines whole and bit level accesses to the EEPROM Error Correction Control Register2 - 0x30C</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_t_r_l2.html">  755</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_t_r_l2.html">EE_CTRL2</a></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;   {</div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_t_r_l2.html#adbd0b667f2463255e413b7cc2ed5f96a">  757</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_t_r_l2.html#adbd0b667f2463255e413b7cc2ed5f96a">u32Register</a>; <span class="comment">/* EEPROM Error Correction Control Register2, bits 31:0 */</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;      {</div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_t_r_l2.html#a108ca87fe1eb61b577ac0d56b92257e5">  760</a></span>&#160;         Luint32 EE_SEC_THRESHOLD          :16;<span class="comment">/*!&lt; EEPROM Single Error Correction Threshold, bits 15:0 */</span></div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_t_r_l2.html#a1d2cac350060361a34e4f2e13adae41e">  761</a></span>&#160;         Luint32 _EE_CTRL2_Reserved_31_16 :16;<span class="comment">/*!&lt; Reserved, bits 31:16 */</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;      } EE_CTRL2_BITS;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#ad0d25ef30a1168060f5d52a05b30d281">EeCtrl2</a>;</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment">       Defines whole and bit level accesses to the EEPROM Error Correction Counter Register - 0x310</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_o_r___e_r_r___c_n_t.html">  768</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_o_r___e_r_r___c_n_t.html">EE_COR_ERR_CNT</a></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;   {</div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_o_r___e_r_r___c_n_t.html#a432c340e3ac3bfbbb8f819a541cf9881">  770</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_o_r___e_r_r___c_n_t.html#a432c340e3ac3bfbbb8f819a541cf9881">u32Register</a>; <span class="comment">/* EEPROM Error Correction Counter Register, bits 31:0 */</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;      {</div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_o_r___e_r_r___c_n_t.html#a7f1af4133a99e8c0cb1f6cbcc2f66276">  773</a></span>&#160;         Luint32 EE_ERRCNT                      :16;<span class="comment">/*!&lt; Correctable Error Counter, bits 15:0 */</span></div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_o_r___e_r_r___c_n_t.html#afdbcdab959bcd9689c82a5a2265d545a">  774</a></span>&#160;         Luint32 _EE_COR_ERR_CNT_Reserved_31_16 :16;<span class="comment">/*!&lt; Reserved, bits 31:16 */</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;      } EE_COR_ERR_CNT_BITS;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a03651c5abb57030cf0e492217f47be6a">EeCorErrCnt</a>;</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment">       Defines whole and bit level accesses to the EEPROM Correctable Error Address Register - 0x314</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_o_r___e_r_r___a_d_d.html">  781</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_o_r___e_r_r___a_d_d.html">EE_COR_ERR_ADD</a></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;   {</div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_o_r___e_r_r___a_d_d.html#a2ece518e28d95c93adb4d671870f6e77">  783</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_o_r___e_r_r___a_d_d.html#a2ece518e28d95c93adb4d671870f6e77">u32Register</a>; <span class="comment">/* Correctable Error Address Register, bits 31:0 */</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;      {</div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_o_r___e_r_r___a_d_d.html#a5105abcc81baa3f0e590d97565c677de">  786</a></span>&#160;         Luint32 B_OFF                        :3;<span class="comment">/*!&lt; Byte Offset, bits 2:0 */</span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_o_r___e_r_r___a_d_d.html#a90ca138c86ec5032f25a77d3dd383ce8">  787</a></span>&#160;         Luint32 COR_ERR_ADD                  :29;<span class="comment">/*!&lt; Correctable Error Address, bits 31:3 */</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;      } EE_COR_ERR_ADD_BITS;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a5b4b0bdb601bcaec13f1ae93a5511031">EeCorErrAdd</a>;</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment">       Defines whole and bit level accesses to the EEPROM Correctable Error Position Register - 0x318</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_o_r___e_r_r___p_o_s.html">  794</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_o_r___e_r_r___p_o_s.html">EE_COR_ERR_POS</a></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;   {</div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_o_r___e_r_r___p_o_s.html#a51cc746519bf86cd7441007f249f5568">  796</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_o_r___e_r_r___p_o_s.html#a51cc746519bf86cd7441007f249f5568">u32Register</a>; <span class="comment">/* EEPROM Correctable Error Position Register, bits 31:0 */</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;      {</div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_o_r___e_r_r___p_o_s.html#addc419f4865a9eb683ba1bb7a73a8454">  799</a></span>&#160;         Luint32  EE_ERR_POS                   :8; <span class="comment">/*!&lt; Single Error Position, bits 7:0 */</span></div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_o_r___e_r_r___p_o_s.html#a20f9af287d9f12f4aaeb7b2ec9109a37">  800</a></span>&#160;         Luint32  TYPE                         :1; <span class="comment">/*!&lt; Error Type, bit 8 */</span></div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_o_r___e_r_r___p_o_s.html#abfd37f933a523c27b58d0bfef6968b78">  801</a></span>&#160;         Luint32 _EE_COR_ERR_POS_Reserved_31_9 :22;<span class="comment">/*!&lt; Reserved, bits 31:9 */</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;      } EE_COR_ERR_POS_BITS;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a32f1f77aa12a70418f0c044e845983c6">EeCorErrPos</a>;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment">       Defines whole and bit level accesses to the EEPROM Error Status Register - 0x31C</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___s_t_a_t_u_s.html">  808</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___s_t_a_t_u_s.html">EE_STATUS</a></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;   {</div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___s_t_a_t_u_s.html#ad222f1c0f655da8098af4a949c2880b1">  810</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___s_t_a_t_u_s.html#ad222f1c0f655da8098af4a949c2880b1">u32Register</a>; <span class="comment">/* EEPROM Error Status Register, bits 31:0 */</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;      {</div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___s_t_a_t_u_s.html#ad9f9078308e529017d9d3a10fffdcf53">  813</a></span>&#160;         Luint32 EE_ERR_PRF_FLG            :1;<span class="comment">/*!&lt; Error Profiling Status Flag, bit 0 */</span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___s_t_a_t_u_s.html#ae93620c6f3d25bffa0d9f4941801c2be">  814</a></span>&#160;         Luint32 EE_ERR_ZERO_FLG           :1;<span class="comment">/*!&lt; Error On Zero Fail Status Flag, bit 1 */</span></div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___s_t_a_t_u_s.html#aad984c4e903475acbd52bd02719d944e">  815</a></span>&#160;         Luint32 EE_ERR_ONE_FLG            :1;<span class="comment">/*!&lt; Error On One Fail Status Flag, bit 2 */</span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___s_t_a_t_u_s.html#a244dd7022bb71b364974bafcdd16bedf">  816</a></span>&#160;         Luint32 EE_D_COR_ERR              :1;<span class="comment">/*!&lt; Diagnostic Correctable Error Status Flag, bit 3 */</span></div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___s_t_a_t_u_s.html#a8249d4a4576622c8364c221136328542">  817</a></span>&#160;         Luint32 EE_CME                    :1;<span class="comment">/*!&lt; EE ECC Malfunction Status Flag, bit 4 */</span></div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___s_t_a_t_u_s.html#abd0337ec9b75c2c89665cd307f32aa2d">  818</a></span>&#160;         Luint32 _EE_STATUS_Reserved_5     :1;<span class="comment">/*!&lt; Reserved, bit 5 */</span></div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___s_t_a_t_u_s.html#a27672d6975e3ddefe7c06f39f078bb66">  819</a></span>&#160;         Luint32 EE_CMG                    :1;<span class="comment">/*!&lt; EE Compare Malfunction Flag, bit 6 */</span></div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___s_t_a_t_u_s.html#aeb8b1adf92ee01cfa824d428cb6c4a02">  820</a></span>&#160;         Luint32 _EE_STATUS_Reserved_7     :1;<span class="comment">/*!&lt; Reserved, bit 7 */</span></div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___s_t_a_t_u_s.html#abe63409cd6c79538d03f448e2e5ac944">  821</a></span>&#160;         Luint32 EE_UNC_ERR            :1;<span class="comment">/*!&lt; Multiple bit ECC or Parity Error Status Flag, bit 8 */</span></div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___s_t_a_t_u_s.html#aed84c207d4cdb52580374c03721424c4">  822</a></span>&#160;         Luint32 _EE_STATUS_Reserved_11_9  :3;<span class="comment">/*!&lt; Reserved, bits 11:9 */</span></div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___s_t_a_t_u_s.html#a52f97b35ee6025b59630cf800abeb34e">  823</a></span>&#160;         Luint32 EE_D_UNC_ERR              :1;<span class="comment">/*!&lt; Diagnostic Un-correctable Error Status Flag, bit 12 */</span></div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___s_t_a_t_u_s.html#ab5845d04f1e8f9c6db39c230b90ed68a">  824</a></span>&#160;         Luint32 _EE_STATUS_Reserved_31_13 :19;<span class="comment">/*!&lt; Reserved, bits 31:13 */</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;      } EE_STATUS_BITS;</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#abf43751de9b390af15ed9869c47fca22">EeStatus</a>;</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="comment">       Defines whole and bit level accesses to the Un-correctable Error Address Register - 0x320</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___u_n_c___e_r_r___a_d_d.html">  831</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___u_n_c___e_r_r___a_d_d.html">EE_UNC_ERR_ADD</a></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;   {</div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___u_n_c___e_r_r___a_d_d.html#a4f7968bb9ad1f2296c5d15291a352502">  833</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___u_n_c___e_r_r___a_d_d.html#a4f7968bb9ad1f2296c5d15291a352502">u32Register</a>; <span class="comment">/* Error Status Register, bits 31:0 */</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;      {</div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___u_n_c___e_r_r___a_d_d.html#ad480b2fbf1e3a4803af9c0c30c3d1d36">  836</a></span>&#160;         Luint32 B_OFF                        :3;<span class="comment">/*!&lt; Byte Offset, bits 2:0 */</span></div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___u_n_c___e_r_r___a_d_d.html#a5c350002c91b76b17501a52f727353d5">  837</a></span>&#160;         Luint32 UNC_ERR_ADD                  :29;<span class="comment">/*!&lt; Un-correctable Error Address, bits 31:3 */</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;      } EE_UNC_ERR_ADD_BITS;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a948be3cbd7bf429a42cd1ecaf3a3bc44">EeUncErrAdd</a>;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;</div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#ab3c7e42b6711628580aefae1de525c95">  841</a></span>&#160;   Luint32 <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#ab3c7e42b6711628580aefae1de525c95">_Reserved_324_3FC</a>[55];<span class="comment">/* Reserved Address Locations 0x324 - 0x3FC */</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment">   /*!</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment">       Defines whole and bit level accesses to the FCFG BANK Register - 0x400</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_f_g___b_a_n_k___u.html">  846</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_f_g___b_a_n_k___u.html">FCFG_BANK_U</a></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;   {</div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_f_g___b_a_n_k___u.html#a7ff47eaae838d9ae76665b2568a4fae3">  848</a></span>&#160;      Luint32 <a class="code" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_f_g___b_a_n_k___u.html#a7ff47eaae838d9ae76665b2568a4fae3">u32Register</a>; <span class="comment">/* Flash Bank configuration, bits 31:0 */</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;      <span class="keyword">struct</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;      {</div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_f_g___b_a_n_k___u.html#a6684cfc744824515e5b6dcf654697fc4">  851</a></span>&#160;         Luint32  _FCFG_BANK_Reserved_3_0        :4; <span class="comment">/*!&lt; Reserved bits 3:0 */</span></div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_f_g___b_a_n_k___u.html#a4b191bdca7dc5d1bed8654c1daa2ee58">  852</a></span>&#160;         Luint32  MAIN_BANK_WIDTH                :12;<span class="comment">/*!&lt; MAIN_BANK_WIDTH, bits 15:4 */</span></div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_f_g___b_a_n_k___u.html#acd6318ce6b4596a4b34d8bb38daf4570">  853</a></span>&#160;         Luint32  _FCFG_BANK_Reserved_19_16      :4; <span class="comment">/*!&lt; Reserved bits 19:16 */</span></div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_f_g___b_a_n_k___u.html#ad86353b2c05f9c1aa4113fa8cbb9f666">  854</a></span>&#160;         Luint32  EE_BANK_WIDTH                  :12;<span class="comment">/*!&lt; EE_BANK_WIDTH, bits 31:20 */</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;      } FCFG_BANK_BITS;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;   } <a class="code" href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a8ff223b5abee69fb479cd6e02da5a939">FcfgBank</a>;</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;} <a class="code" href="_registers___f_m_c___l_e_8h.html#a3e79aaae8005dba922407dff6e72804b">Fapi_FmcRegistersType</a>;</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment">/*lint +e960*/</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* REGISTERS_LE_H_ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment">/**********************************************************************************************************************</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment"> *  END OF FILE: Registers_FMC_LE.h</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="comment"> *********************************************************************************************************************/</span></div><div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___w_r___e_n_a_html_ac61e48a2c5f1a860e0853de04ef02bde"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___w_r___e_n_a.html#ac61e48a2c5f1a860e0853de04ef02bde">FMC_REGISTERS::FSM_WR_ENA::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:655</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_l_o_c_k_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_l_o_c_k.html">FMC_REGISTERS::FLOCK</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:423</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e5_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e5.html">FMC_REGISTERS::FWPWRITE5</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:593</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_ac91fbf3e1e4a92b1be9e1d3be1ec7807"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#ac91fbf3e1e4a92b1be9e1d3be1ec7807">FMC_REGISTERS::_Reserved_2BC</a></div><div class="ttdeci">Luint32 _Reserved_2BC</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:711</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e7_html_a8dfce7d7bf6af58943052deeb701d324"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e7.html#a8dfce7d7bf6af58943052deeb701d324">FMC_REGISTERS::FWPWRITE7::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:611</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_p_r_o_t_html_a41656c5b3c940f969ad3cc274209d68c"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_p_r_o_t.html#a41656c5b3c940f969ad3cc274209d68c">FMC_REGISTERS::FBPROT::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:232</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_o_r___e_r_r___c_n_t_html_a432c340e3ac3bfbbb8f819a541cf9881"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_o_r___e_r_r___c_n_t.html#a432c340e3ac3bfbbb8f819a541cf9881">FMC_REGISTERS::EE_COR_ERR_CNT::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:770</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a719d0dd3a130e672d1b78c9d8749a600"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a719d0dd3a130e672d1b78c9d8749a600">FMC_REGISTERS::Fwpwrite1</a></div><div class="ttdeci">union FMC_REGISTERS::FWPWRITE1 Fwpwrite1</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_o_r___e_r_r___a_d_d_html_a8ca25f26b74093cd167d6adbe4d44cda"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_o_r___e_r_r___a_d_d.html#a8ca25f26b74093cd167d6adbe4d44cda">FMC_REGISTERS::FCOR_ERR_ADD::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:113</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e___e_c_c_html_aefbe6ee89e64a587195b395b80df824b"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e___e_c_c.html#aefbe6ee89e64a587195b395b80df824b">FMC_REGISTERS::FWPWRITE_ECC::WPDATA_287_256</a></div><div class="ttdeci">Luint32 WPDATA_287_256</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:622</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_m_s_t_a_t_html_a2c026fe1ad2423a08ed8f3b8b7c69e3f"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_m_s_t_a_t.html#a2c026fe1ad2423a08ed8f3b8b7c69e3f">FMC_REGISTERS::FMSTAT::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:366</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_o_r___e_r_r___p_o_s_html_a51cc746519bf86cd7441007f249f5568"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_o_r___e_r_r___p_o_s.html#a51cc746519bf86cd7441007f249f5568">FMC_REGISTERS::EE_COR_ERR_POS::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:796</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___c_o_m_m_a_n_d_html_a10c4fdd45de3e1f91a78dce3e1ac4773"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___c_o_m_m_a_n_d.html#a10c4fdd45de3e1f91a78dce3e1ac4773">FMC_REGISTERS::FSM_COMMAND::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:640</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_r_i_m___a_d_d___t_a_g_html_a49af01812454205b6e074d5a3971baa0"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_r_i_m___a_d_d___t_a_g.html#a49af01812454205b6e074d5a3971baa0">FMC_REGISTERS::FPRIM_ADD_TAG::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:206</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_acee465cbcabe60d10fc94052365e1049"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#acee465cbcabe60d10fc94052365e1049">FMC_REGISTERS::_Reserved_144_208</a></div><div class="ttdeci">Luint32 _Reserved_144_208[50]</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:633</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a75f3d03eb3526cc0e0b0dddd82195f2c"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a75f3d03eb3526cc0e0b0dddd82195f2c">FMC_REGISTERS::_Reserved_2A8_2B0</a></div><div class="ttdeci">Luint32 _Reserved_2A8_2B0[3]</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:678</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a2c938dcfef0ab4d8c89e5e14bddde7dc"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a2c938dcfef0ab4d8c89e5e14bddde7dc">FMC_REGISTERS::Fwpwrite6</a></div><div class="ttdeci">union FMC_REGISTERS::FWPWRITE6 Fwpwrite6</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_u_n_c___e_r_r___a_d_d_html_a9ef593624eddb455ec1bf9cc5ea28ddc"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_u_n_c___e_r_r___a_d_d.html#a9ef593624eddb455ec1bf9cc5ea28ddc">FMC_REGISTERS::FUNC_ERR_ADD::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:170</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_d_i_s2_html_ad67a58fcc1105a0d251f6b0188bbcbf0"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_d_i_s2.html#ad67a58fcc1105a0d251f6b0188bbcbf0">FMC_REGISTERS::FEDACSDIS2::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:520</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_a_w___e_c_c_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_a_w___e_c_c.html">FMC_REGISTERS::FRAW_ECC</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:486</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___e_x_e_c_u_t_e_html_abd3174aed71cdeacaffb9b973bc0e413"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___e_x_e_c_u_t_e.html#abd3174aed71cdeacaffb9b973bc0e413">FMC_REGISTERS::FSM_EXECUTE::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:685</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a41618e89d478ffb6bcac2c8c3b030719"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a41618e89d478ffb6bcac2c8c3b030719">FMC_REGISTERS::Flock</a></div><div class="ttdeci">union FMC_REGISTERS::FLOCK Flock</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e0_html_aa65bb82cc4f2e01eaf5ee5eafabb83dd"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e0.html#aa65bb82cc4f2e01eaf5ee5eafabb83dd">FMC_REGISTERS::FWPWRITE0::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:555</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_f_g___b_a_n_k___u_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_f_g___b_a_n_k___u.html">FMC_REGISTERS::FCFG_BANK_U</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:846</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___s_e_c_t_o_r2___u_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___s_e_c_t_o_r2___u.html">FMC_REGISTERS::FSM_SECTOR2_U</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:724</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a152bcabbd110e9a70a3c6c80d99da591"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a152bcabbd110e9a70a3c6c80d99da591">FMC_REGISTERS::FuncErrAdd</a></div><div class="ttdeci">union FMC_REGISTERS::FUNC_ERR_ADD FuncErrAdd</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e___e_c_c_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e___e_c_c.html">FMC_REGISTERS::FWPWRITE_ECC</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:617</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a257028f77dfdb0d6c8f41575567762d7"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a257028f77dfdb0d6c8f41575567762d7">FMC_REGISTERS::Fwpwrite5</a></div><div class="ttdeci">union FMC_REGISTERS::FWPWRITE5 Fwpwrite5</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_a_c_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_a_c.html">FMC_REGISTERS::FBAC</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:269</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a8ee136c49e4d291ab2c1557abff9e943"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a8ee136c49e4d291ab2c1557abff9e943">FMC_REGISTERS::FedAcsDis2</a></div><div class="ttdeci">union FMC_REGISTERS::FEDACSDIS2 FedAcsDis2</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_a_d_d_r_html_a87425f7c18b4578d86f2e33eb0a9166b"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_a_d_d_r.html#a87425f7c18b4578d86f2e33eb0a9166b">FMC_REGISTERS::FADDR::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:545</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_b_u_s_y_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_b_u_s_y.html">FMC_REGISTERS::FBBUSY</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:256</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e_p_r_o_m___c_o_n_f_i_g_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e_p_r_o_m___c_o_n_f_i_g.html">FMC_REGISTERS::EEPROM_CONFIG</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:698</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_a_c2_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_a_c2.html">FMC_REGISTERS::FPAC2</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:338</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_d_u_p___a_d_d___t_a_g_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_d_u_p___a_d_d___t_a_g.html">FMC_REGISTERS::FDUP_ADD_TAG</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:217</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a380d6f8d66151244d17a0850554ad47b"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a380d6f8d66151244d17a0850554ad47b">FMC_REGISTERS::EeCtrl1</a></div><div class="ttdeci">union FMC_REGISTERS::EE_CTRL1 EeCtrl1</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_d_c_n_t_l_html_a568bf9873b4478c8c640237dc4186619"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_d_c_n_t_l.html#a568bf9873b4478c8c640237dc4186619">FMC_REGISTERS::FRDCNTL::_FRDCNTL_Reserved_03_01</a></div><div class="ttdeci">Luint32 _FRDCNTL_Reserved_03_01</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:49</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_d_c_n_t_l_html_a34b5891308425888a867807b07c9644d"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_d_c_n_t_l.html#a34b5891308425888a867807b07c9644d">FMC_REGISTERS::FRDCNTL::ENPIPE</a></div><div class="ttdeci">Luint32 ENPIPE</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:48</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_ad0d25ef30a1168060f5d52a05b30d281"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#ad0d25ef30a1168060f5d52a05b30d281">FMC_REGISTERS::EeCtrl2</a></div><div class="ttdeci">union FMC_REGISTERS::EE_CTRL2 EeCtrl2</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___s_e_c_t_o_r_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___s_e_c_t_o_r.html">FMC_REGISTERS::FSM_SECTOR</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:668</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_d_c_n_t_l_html_a15351b355a8fb6f94d1a9a7bf79600f2"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_d_c_n_t_l.html#a15351b355a8fb6f94d1a9a7bf79600f2">FMC_REGISTERS::FRDCNTL::FRDCNTRL_BITS</a></div><div class="ttdeci">struct FMC_REGISTERS::FRDCNTL::@7 FRDCNTRL_BITS</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_aa3db95a737e837f5a146948a9de4aa89"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#aa3db95a737e837f5a146948a9de4aa89">FMC_REGISTERS::FmStat</a></div><div class="ttdeci">union FMC_REGISTERS::FMSTAT FmStat</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_ab787b13bc2dc0f7f9b3d5598dfa65335"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#ab787b13bc2dc0f7f9b3d5598dfa65335">FMC_REGISTERS::Fpac2</a></div><div class="ttdeci">union FMC_REGISTERS::FPAC2 Fpac2</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___s_e_c_t_o_r2___u_html_ade1485422a00f3bc5f32790851c06a16"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___s_e_c_t_o_r2___u.html#ade1485422a00f3bc5f32790851c06a16">FMC_REGISTERS::FSM_SECTOR2_U::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:726</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_o_r___e_r_r___a_d_d_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_o_r___e_r_r___a_d_d.html">FMC_REGISTERS::FCOR_ERR_ADD</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:111</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_af31aab2ab0c0d1840ba3dd444baa8803"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#af31aab2ab0c0d1840ba3dd444baa8803">FMC_REGISTERS::Fwpwrite4</a></div><div class="ttdeci">union FMC_REGISTERS::FWPWRITE4 Fwpwrite4</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_m_u___e_c_c_html_a4220383effb5fd8bdf1eb9c6b504a7cc"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_m_u___e_c_c.html#a4220383effb5fd8bdf1eb9c6b504a7cc">FMC_REGISTERS::FEMU_ECC::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:412</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_m_u___e_c_c_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_m_u___e_c_c.html">FMC_REGISTERS::FEMU_ECC</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:410</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_c_t_r_l2_html_a6a757e9a4a1c460d127385dd090ac658"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_c_t_r_l2.html#a6a757e9a4a1c460d127385dd090ac658">FMC_REGISTERS::FEDACCTRL2::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:87</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a7a6337eb1254c2b68168b98e39fa3764"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a7a6337eb1254c2b68168b98e39fa3764">FMC_REGISTERS::FsmCommand</a></div><div class="ttdeci">union FMC_REGISTERS::FSM_COMMAND FsmCommand</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a2342bbc78e49e3977aa719d28b722765"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a2342bbc78e49e3977aa719d28b722765">FMC_REGISTERS::Fwpwrite0</a></div><div class="ttdeci">union FMC_REGISTERS::FWPWRITE0 Fwpwrite0</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_o_r___e_r_r___p_o_s_html_a121011f4925af19f72a45cff8076aa8c"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_o_r___e_r_r___p_o_s.html#a121011f4925af19f72a45cff8076aa8c">FMC_REGISTERS::FCOR_ERR_POS::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:126</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_ab3c7e42b6711628580aefae1de525c95"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#ab3c7e42b6711628580aefae1de525c95">FMC_REGISTERS::_Reserved_324_3FC</a></div><div class="ttdeci">Luint32 _Reserved_324_3FC[55]</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:841</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_a_w___d_a_t_a_l_html_a19223cfdac9e4b63c44e798334988880"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_a_w___d_a_t_a_l.html#a19223cfdac9e4b63c44e798334988880">FMC_REGISTERS::FRAW_DATAL::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:480</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e6_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e6.html">FMC_REGISTERS::FWPWRITE6</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:601</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_s_e_html_afefec46e56d12b8589ef6261e9fc3901"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_s_e.html#afefec46e56d12b8589ef6261e9fc3901">FMC_REGISTERS::FBSE::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:245</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_ae237bbefdbb30491421e7f289ad9826a"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#ae237bbefdbb30491421e7f289ad9826a">FMC_REGISTERS::FcorErrAdd</a></div><div class="ttdeci">union FMC_REGISTERS::FCOR_ERR_ADD FcorErrAdd</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_o_r___e_r_r___c_n_t_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_o_r___e_r_r___c_n_t.html">FMC_REGISTERS::EE_COR_ERR_CNT</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:768</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a88728a1931f6ddacde433284c1e0e749"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a88728a1931f6ddacde433284c1e0e749">FMC_REGISTERS::Fbbusy</a></div><div class="ttdeci">union FMC_REGISTERS::FBBUSY Fbbusy</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a8ff223b5abee69fb479cd6e02da5a939"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a8ff223b5abee69fb479cd6e02da5a939">FMC_REGISTERS::FcfgBank</a></div><div class="ttdeci">union FMC_REGISTERS::FCFG_BANK_U FcfgBank</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___s_t_a_t_u_s_html_ad222f1c0f655da8098af4a949c2880b1"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___s_t_a_t_u_s.html#ad222f1c0f655da8098af4a949c2880b1">FMC_REGISTERS::EE_STATUS::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:810</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_adaaa71d09b1eababc15318ee85c772e9"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#adaaa71d09b1eababc15318ee85c772e9">FMC_REGISTERS::FwpwriteEcc</a></div><div class="ttdeci">union FMC_REGISTERS::FWPWRITE_ECC FwpwriteEcc</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a3d76bc9051fb37ae3ef680eb81a26832"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a3d76bc9051fb37ae3ef680eb81a26832">FMC_REGISTERS::Fbfallback</a></div><div class="ttdeci">union FMC_REGISTERS::FBFALLBACK Fbfallback</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_a_d_d_r_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_a_d_d_r.html">FMC_REGISTERS::FADDR</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:543</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_abbcc94430c63a61cd8afb395e4df3daf"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#abbcc94430c63a61cd8afb395e4df3daf">FMC_REGISTERS::FemuAddr</a></div><div class="ttdeci">union FMC_REGISTERS::FEMU_ADDR FemuAddr</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html">FMC_REGISTERS</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:38</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a03651c5abb57030cf0e492217f47be6a"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a03651c5abb57030cf0e492217f47be6a">FMC_REGISTERS::EeCorErrCnt</a></div><div class="ttdeci">union FMC_REGISTERS::EE_COR_ERR_CNT EeCorErrCnt</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a3932e366975388a991972de0fc51d59b"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a3932e366975388a991972de0fc51d59b">FMC_REGISTERS::FsmSector</a></div><div class="ttdeci">union FMC_REGISTERS::FSM_SECTOR FsmSector</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_d_i_a_g_c_t_r_l_html_a6fcc19fbc75a94a728609d59c0df152b"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_d_i_a_g_c_t_r_l.html#a6fcc19fbc75a94a728609d59c0df152b">FMC_REGISTERS::FDIAGCTRL::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:451</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_a_w___d_a_t_a_h_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_a_w___d_a_t_a_h.html">FMC_REGISTERS::FRAW_DATAH</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:470</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_d_i_s2_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_d_i_s2.html">FMC_REGISTERS::FEDACSDIS2</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:518</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_c_t_r_l1_html_aa5d607eb71491d619b0994077000b251"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_c_t_r_l1.html#aa5d607eb71491d619b0994077000b251">FMC_REGISTERS::FEDACCTRL1::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:64</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_ab95fb0b8df04e2973b96af40d99510d4"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#ab95fb0b8df04e2973b96af40d99510d4">FMC_REGISTERS::FrawDatal</a></div><div class="ttdeci">union FMC_REGISTERS::FRAW_DATAL FrawDatal</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a850aa0aa9699871b26f12059aed65bd7"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a850aa0aa9699871b26f12059aed65bd7">FMC_REGISTERS::FedAcCtrl1</a></div><div class="ttdeci">union FMC_REGISTERS::FEDACCTRL1 FedAcCtrl1</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_o_r___e_r_r___p_o_s_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_o_r___e_r_r___p_o_s.html">FMC_REGISTERS::EE_COR_ERR_POS</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:794</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e5_html_a259baf9c2aaf385c6ff010e0ccc561a7"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e5.html#a259baf9c2aaf385c6ff010e0ccc561a7">FMC_REGISTERS::FWPWRITE5::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:595</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_b_u_s_y_html_a4fc492f43f5a9baa779d50bdbf957d11"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_b_u_s_y.html#a4fc492f43f5a9baa779d50bdbf957d11">FMC_REGISTERS::FBBUSY::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:258</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a434c0f4c515f7fc24315e64e44350488"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a434c0f4c515f7fc24315e64e44350488">FMC_REGISTERS::FedAcStatus</a></div><div class="ttdeci">union FMC_REGISTERS::FEDACSTATUS FedAcStatus</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a7b78e3b7cde771b532be0c48c49403d5"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a7b78e3b7cde771b532be0c48c49403d5">FMC_REGISTERS::FedAcsDis</a></div><div class="ttdeci">union FMC_REGISTERS::FEDACSDIS FedAcsDis</div></div>
<div class="ttc" id="_registers___f_m_c___l_e_8h_html_a3e79aaae8005dba922407dff6e72804b"><div class="ttname"><a href="_registers___f_m_c___l_e_8h.html#a3e79aaae8005dba922407dff6e72804b">Fapi_FmcRegistersType</a></div><div class="ttdeci">volatile struct FMC_REGISTERS Fapi_FmcRegistersType</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___s_e_c_t_o_r1___u_html_a80fda37cb5c46bcb43a43d0e94b27587"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___s_e_c_t_o_r1___u.html#a80fda37cb5c46bcb43a43d0e94b27587">FMC_REGISTERS::FSM_SECTOR1_U::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:718</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_d_c_n_t_l_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_d_c_n_t_l.html">FMC_REGISTERS::FRDCNTL</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:43</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a0f6fe8e530414726fd3c8219562bdfaf"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a0f6fe8e530414726fd3c8219562bdfaf">FMC_REGISTERS::FsmSector2</a></div><div class="ttdeci">union FMC_REGISTERS::FSM_SECTOR2_U FsmSector2</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a36126034170e40e8058c9933978a8462"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a36126034170e40e8058c9933978a8462">FMC_REGISTERS::FcorErrPos</a></div><div class="ttdeci">union FMC_REGISTERS::FCOR_ERR_POS FcorErrPos</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a57b23bacfa88543b7c2e6a2a6d7d5faa"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a57b23bacfa88543b7c2e6a2a6d7d5faa">FMC_REGISTERS::_Reserved_210_284</a></div><div class="ttdeci">Luint32 _Reserved_210_284[30]</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:648</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a88a519aeadc146bdd57a266ef9598c8c"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a88a519aeadc146bdd57a266ef9598c8c">FMC_REGISTERS::FsmExecute</a></div><div class="ttdeci">union FMC_REGISTERS::FSM_EXECUTE FsmExecute</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_m_u___d_l_s_w_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_m_u___d_l_s_w.html">FMC_REGISTERS::FEMU_DLSW</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:402</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_ad2120c31c516fe087a08a9fa1db88c80"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#ad2120c31c516fe087a08a9fa1db88c80">FMC_REGISTERS::FprimAddTag</a></div><div class="ttdeci">union FMC_REGISTERS::FPRIM_ADD_TAG FprimAddTag</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_p_r_d_y_html_abff0d11a02c5964fef11583ab7af5033"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_p_r_d_y.html#abff0d11a02c5964fef11583ab7af5033">FMC_REGISTERS::FBPRDY::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:309</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e0_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e0.html">FMC_REGISTERS::FWPWRITE0</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:553</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_m_u___d_m_s_w_html_abf961dd9b5b4ae5c636723169c23f523"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_m_u___d_m_s_w.html#abf961dd9b5b4ae5c636723169c23f523">FMC_REGISTERS::FEMU_DMSW::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:396</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_c_t_r_l2_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_c_t_r_l2.html">FMC_REGISTERS::FEDACCTRL2</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:85</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_m_s_t_a_t_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_m_s_t_a_t.html">FMC_REGISTERS::FMSTAT</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:364</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_o_r___e_r_r___p_o_s_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_o_r___e_r_r___p_o_s.html">FMC_REGISTERS::FCOR_ERR_POS</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:124</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_m_u___a_d_d_r_html_a9c463d4a3270dd2d4f055cf6c0ed6dff"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_m_u___a_d_d_r.html#a9c463d4a3270dd2d4f055cf6c0ed6dff">FMC_REGISTERS::FEMU_ADDR::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:438</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a1e66863b8506a0f48456047f49abbdcb"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a1e66863b8506a0f48456047f49abbdcb">FMC_REGISTERS::FdiagCtrl</a></div><div class="ttdeci">union FMC_REGISTERS::FDIAGCTRL FdiagCtrl</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_d_i_s_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_d_i_s.html">FMC_REGISTERS::FEDACSDIS</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:181</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_d_c_n_t_l_html_abd21e39ba894ab947d12b70d80c969c9"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_d_c_n_t_l.html#abd21e39ba894ab947d12b70d80c969c9">FMC_REGISTERS::FRDCNTL::ASWSTEN</a></div><div class="ttdeci">Luint32 ASWSTEN</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:50</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_a_w___d_a_t_a_l_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_a_w___d_a_t_a_l.html">FMC_REGISTERS::FRAW_DATAL</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:478</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a5489295f52f9a856840f5bf73f4f6575"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a5489295f52f9a856840f5bf73f4f6575">FMC_REGISTERS::EepromConfig</a></div><div class="ttdeci">union FMC_REGISTERS::EEPROM_CONFIG EepromConfig</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e7_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e7.html">FMC_REGISTERS::FWPWRITE7</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:609</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_s_e_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_s_e.html">FMC_REGISTERS::FBSE</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:243</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a33a8a156274218e326e282f9e07bcde8"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a33a8a156274218e326e282f9e07bcde8">FMC_REGISTERS::Fbprdy</a></div><div class="ttdeci">union FMC_REGISTERS::FBPRDY Fbprdy</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e_p_r_o_m___c_o_n_f_i_g_html_a345bd4162b9b25b76d1d2e79a41f5fb0"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e_p_r_o_m___c_o_n_f_i_g.html#a345bd4162b9b25b76d1d2e79a41f5fb0">FMC_REGISTERS::EEPROM_CONFIG::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:700</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_o_r___e_r_r___c_n_t_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_o_r___e_r_r___c_n_t.html">FMC_REGISTERS::FCOR_ERR_CNT</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:98</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_o_r___e_r_r___a_d_d_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_o_r___e_r_r___a_d_d.html">FMC_REGISTERS::EE_COR_ERR_ADD</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:781</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_a_w___d_a_t_a_h_html_abeaa2301472c3d1b2ff49103bfa92a76"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_a_w___d_a_t_a_h.html#abeaa2301472c3d1b2ff49103bfa92a76">FMC_REGISTERS::FRAW_DATAH::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:472</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_t_a_t_u_s_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_t_a_t_u_s.html">FMC_REGISTERS::FEDACSTATUS</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:139</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_f_a_l_l_b_a_c_k_html_a314253d448bce42b71882467f520db48"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_f_a_l_l_b_a_c_k.html#a314253d448bce42b71882467f520db48">FMC_REGISTERS::FBFALLBACK::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:286</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___c_o_m_m_a_n_d_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___c_o_m_m_a_n_d.html">FMC_REGISTERS::FSM_COMMAND</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:638</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_m_u___a_d_d_r_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_m_u___a_d_d_r.html">FMC_REGISTERS::FEMU_ADDR</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:436</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_m_a_c_html_a8274e0df054d0b8c6bd4f93ee89131c1"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_m_a_c.html#a8274e0df054d0b8c6bd4f93ee89131c1">FMC_REGISTERS::FMAC::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:353</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_d_i_s_html_af2b61369f0b4d972257575e77a531f55"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_d_i_s.html#af2b61369f0b4d972257575e77a531f55">FMC_REGISTERS::FEDACSDIS::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:183</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a3c362ebd4f127a7e8d43dbb736c3413e"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a3c362ebd4f127a7e8d43dbb736c3413e">FMC_REGISTERS::FemuEcc</a></div><div class="ttdeci">union FMC_REGISTERS::FEMU_ECC FemuEcc</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_f_g___b_a_n_k___u_html_a7ff47eaae838d9ae76665b2568a4fae3"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_f_g___b_a_n_k___u.html#a7ff47eaae838d9ae76665b2568a4fae3">FMC_REGISTERS::FCFG_BANK_U::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:848</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a5b4b0bdb601bcaec13f1ae93a5511031"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a5b4b0bdb601bcaec13f1ae93a5511031">FMC_REGISTERS::EeCorErrAdd</a></div><div class="ttdeci">union FMC_REGISTERS::EE_COR_ERR_ADD EeCorErrAdd</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_d_c_n_t_l_html_a63dd33600fdf7ce97b6bea2541b57c06"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_d_c_n_t_l.html#a63dd33600fdf7ce97b6bea2541b57c06">FMC_REGISTERS::FRDCNTL::_FRDCNTL_Reserved_31_12</a></div><div class="ttdeci">Luint32 _FRDCNTL_Reserved_31_12</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:53</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_abf43751de9b390af15ed9869c47fca22"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#abf43751de9b390af15ed9869c47fca22">FMC_REGISTERS::EeStatus</a></div><div class="ttdeci">union FMC_REGISTERS::EE_STATUS EeStatus</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a209f127c15c4ae6f83741a071db41c16"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a209f127c15c4ae6f83741a071db41c16">FMC_REGISTERS::_Reserved_04</a></div><div class="ttdeci">Luint32 _Reserved_04</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:57</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e3_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e3.html">FMC_REGISTERS::FWPWRITE3</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:577</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_m_u___d_m_s_w_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_m_u___d_m_s_w.html">FMC_REGISTERS::FEMU_DMSW</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:394</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_a_c_html_a6dc53dabdac0308e72bdcc82d301f6e7"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_a_c.html#a6dc53dabdac0308e72bdcc82d301f6e7">FMC_REGISTERS::FBAC::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:271</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_aa32c406436870d4eec510bc64d185f2d"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#aa32c406436870d4eec510bc64d185f2d">FMC_REGISTERS::_Reserved_C4_10C</a></div><div class="ttdeci">Luint32 _Reserved_C4_10C[19]</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:538</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_m_a_c_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_m_a_c.html">FMC_REGISTERS::FMAC</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:351</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_ae4bd1e9bb38b94342e968c6b3074da2e"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#ae4bd1e9bb38b94342e968c6b3074da2e">FMC_REGISTERS::_Reserved_114_11C</a></div><div class="ttdeci">Luint32 _Reserved_114_11C[3]</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:548</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a4a8aa890526d93296b951937d466ec4e"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a4a8aa890526d93296b951937d466ec4e">FMC_REGISTERS::FrdCntl</a></div><div class="ttdeci">union FMC_REGISTERS::FRDCNTL FrdCntl</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_af553694ea7999372435de234bfddf469"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#af553694ea7999372435de234bfddf469">FMC_REGISTERS::FrawDatah</a></div><div class="ttdeci">union FMC_REGISTERS::FRAW_DATAH FrawDatah</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e1_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e1.html">FMC_REGISTERS::FWPWRITE1</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:561</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a319098ff5abe80ab2e84c18935da5d80"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a319098ff5abe80ab2e84c18935da5d80">FMC_REGISTERS::Fmac</a></div><div class="ttdeci">union FMC_REGISTERS::FMAC Fmac</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_ade1518f6377041675072287e87495ac0"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#ade1518f6377041675072287e87495ac0">FMC_REGISTERS::FemuDlsw</a></div><div class="ttdeci">union FMC_REGISTERS::FEMU_DLSW FemuDlsw</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_c_t_r_l1_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_c_t_r_l1.html">FMC_REGISTERS::FEDACCTRL1</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:62</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_aa10dbf0daa04c89997eba6750616ac6c"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#aa10dbf0daa04c89997eba6750616ac6c">FMC_REGISTERS::Fbprot</a></div><div class="ttdeci">union FMC_REGISTERS::FBPROT Fbprot</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___w_r___e_n_a_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___w_r___e_n_a.html">FMC_REGISTERS::FSM_WR_ENA</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:653</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_d_u_p___a_d_d___t_a_g_html_a0bed5f87c4be4122422c3aaece5a5d28"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_d_u_p___a_d_d___t_a_g.html#a0bed5f87c4be4122422c3aaece5a5d28">FMC_REGISTERS::FDUP_ADD_TAG::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:219</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_d_c_n_t_l_html_a7bc45e090f816c136c59af36d5eeb5ad"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_d_c_n_t_l.html#a7bc45e090f816c136c59af36d5eeb5ad">FMC_REGISTERS::FRDCNTL::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:45</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_t_r_l2_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_t_r_l2.html">FMC_REGISTERS::EE_CTRL2</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:755</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___u_n_c___e_r_r___a_d_d_html_a4f7968bb9ad1f2296c5d15291a352502"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___u_n_c___e_r_r___a_d_d.html#a4f7968bb9ad1f2296c5d15291a352502">FMC_REGISTERS::EE_UNC_ERR_ADD::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:833</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_a_c1_html_a16f8b3b1dc6c4930437e17d5a19e1f0a"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_a_c1.html#a16f8b3b1dc6c4930437e17d5a19e1f0a">FMC_REGISTERS::FPAC1::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:325</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a8c88eee4ad9de94f7804e9c6e7177a63"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a8c88eee4ad9de94f7804e9c6e7177a63">FMC_REGISTERS::Fwpwrite2</a></div><div class="ttdeci">union FMC_REGISTERS::FWPWRITE2 Fwpwrite2</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_p_r_d_y_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_p_r_d_y.html">FMC_REGISTERS::FBPRDY</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:307</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_t_a_t_u_s_html_aff5abe27a73652b87f7eda88d475aaa2"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_d_a_c_s_t_a_t_u_s.html#aff5abe27a73652b87f7eda88d475aaa2">FMC_REGISTERS::FEDACSTATUS::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:141</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_d_i_a_g_c_t_r_l_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_d_i_a_g_c_t_r_l.html">FMC_REGISTERS::FDIAGCTRL</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:449</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e4_html_a379bad3544cb26a48bbea95ad2c9f320"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e4.html#a379bad3544cb26a48bbea95ad2c9f320">FMC_REGISTERS::FWPWRITE4::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:587</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___u_n_c___e_r_r___a_d_d_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___u_n_c___e_r_r___a_d_d.html">FMC_REGISTERS::EE_UNC_ERR_ADD</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:831</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e6_html_afead79e04d5057d436874f9052f4c152"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e6.html#afead79e04d5057d436874f9052f4c152">FMC_REGISTERS::FWPWRITE6::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:603</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_d_c_n_t_l_html_a5aa5127b6331c9cd99266ec514dccdd1"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_d_c_n_t_l.html#a5aa5127b6331c9cd99266ec514dccdd1">FMC_REGISTERS::FRDCNTL::_FRDCNTL_Reserved_07_05</a></div><div class="ttdeci">Luint32 _FRDCNTL_Reserved_07_05</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:51</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___s_e_c_t_o_r1___u_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___s_e_c_t_o_r1___u.html">FMC_REGISTERS::FSM_SECTOR1_U</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:716</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_ad50ad836160cb2cfae999efd2a8ea529"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#ad50ad836160cb2cfae999efd2a8ea529">FMC_REGISTERS::FrawEcc</a></div><div class="ttdeci">union FMC_REGISTERS::FRAW_ECC FrawEcc</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a4e3f50ac26da4553136ab8f4b64c7a38"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a4e3f50ac26da4553136ab8f4b64c7a38">FMC_REGISTERS::FemuDmsw</a></div><div class="ttdeci">union FMC_REGISTERS::FEMU_DMSW FemuDmsw</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a130b9cf41f1482ab0dd4b9171934b3c2"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a130b9cf41f1482ab0dd4b9171934b3c2">FMC_REGISTERS::Fwpwrite3</a></div><div class="ttdeci">union FMC_REGISTERS::FWPWRITE3 Fwpwrite3</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___s_e_c_t_o_r_html_a527b071ae1826d00ec2949117e9e3a36"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___s_e_c_t_o_r.html#a527b071ae1826d00ec2949117e9e3a36">FMC_REGISTERS::FSM_SECTOR::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:670</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a82aedd3f27f30e087dd30d1e182d9a49"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a82aedd3f27f30e087dd30d1e182d9a49">FMC_REGISTERS::FedAcCtrl2</a></div><div class="ttdeci">union FMC_REGISTERS::FEDACCTRL2 FedAcCtrl2</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_t_r_l1_html_a6f05ac1b6bb149fda1a0467ff2bcea0a"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_t_r_l1.html#a6f05ac1b6bb149fda1a0467ff2bcea0a">FMC_REGISTERS::EE_CTRL1::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:736</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_p_r_o_t_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_p_r_o_t.html">FMC_REGISTERS::FBPROT</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:230</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_afc23b4bac3123a0d5ed317a91a00b13e"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#afc23b4bac3123a0d5ed317a91a00b13e">FMC_REGISTERS::Fpac1</a></div><div class="ttdeci">union FMC_REGISTERS::FPAC1 Fpac1</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a786347ad9354ee793e1718a6c31d4497"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a786347ad9354ee793e1718a6c31d4497">FMC_REGISTERS::Fbac</a></div><div class="ttdeci">union FMC_REGISTERS::FBAC Fbac</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e2_html_a6236fec1c2a7401ba4e0cb87884345dc"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e2.html#a6236fec1c2a7401ba4e0cb87884345dc">FMC_REGISTERS::FWPWRITE2::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:571</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a3e95d9cd8c94c85fdf2eb6574e14eb01"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a3e95d9cd8c94c85fdf2eb6574e14eb01">FMC_REGISTERS::FsmWrEna</a></div><div class="ttdeci">union FMC_REGISTERS::FSM_WR_ENA FsmWrEna</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_a_w___e_c_c_html_ad7e31dd6056784049846ede47c1206a1"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_a_w___e_c_c.html#ad7e31dd6056784049846ede47c1206a1">FMC_REGISTERS::FRAW_ECC::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:488</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a2b12db04d9ab10ceccf1cebaadc59fa7"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a2b12db04d9ab10ceccf1cebaadc59fa7">FMC_REGISTERS::FcorErrCnt</a></div><div class="ttdeci">union FMC_REGISTERS::FCOR_ERR_CNT FcorErrCnt</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_l_o_c_k_html_a2cc826634bfbba95f6a6472aeeb2f8af"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_l_o_c_k.html#a2cc826634bfbba95f6a6472aeeb2f8af">FMC_REGISTERS::FLOCK::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:425</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e4_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e4.html">FMC_REGISTERS::FWPWRITE4</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:585</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_ac8b24fe47ea872d333f13f40f9566104"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#ac8b24fe47ea872d333f13f40f9566104">FMC_REGISTERS::Fbse</a></div><div class="ttdeci">union FMC_REGISTERS::FBSE Fbse</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a657b05894be4bcfdac43426b27933f5d"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a657b05894be4bcfdac43426b27933f5d">FMC_REGISTERS::FdupAddTag</a></div><div class="ttdeci">union FMC_REGISTERS::FDUP_ADD_TAG FdupAddTag</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e2_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e2.html">FMC_REGISTERS::FWPWRITE2</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:569</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_aceb390105f9e01074bf58df7979d9766"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#aceb390105f9e01074bf58df7979d9766">FMC_REGISTERS::_Reserved_80_BC</a></div><div class="ttdeci">Luint32 _Reserved_80_BC[16]</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:513</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_d_c_n_t_l_html_ab004939a3d187fc0e6e92dc91bec8c3d"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_r_d_c_n_t_l.html#ab004939a3d187fc0e6e92dc91bec8c3d">FMC_REGISTERS::FRDCNTL::RWAIT</a></div><div class="ttdeci">Luint32 RWAIT</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:52</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a898c05b0b47471c379be6f5a7da35ec1"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a898c05b0b47471c379be6f5a7da35ec1">FMC_REGISTERS::Fwpwrite7</a></div><div class="ttdeci">union FMC_REGISTERS::FWPWRITE7 Fwpwrite7</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_ac89f69d0831e35a64384a326ca38cbd1"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#ac89f69d0831e35a64384a326ca38cbd1">FMC_REGISTERS::_Reserved_2C8_304</a></div><div class="ttdeci">Luint32 _Reserved_2C8_304[16]</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:729</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_m_u___d_l_s_w_html_a35e97fb81a0f5148fe8cefef960a5090"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_e_m_u___d_l_s_w.html#a35e97fb81a0f5148fe8cefef960a5090">FMC_REGISTERS::FEMU_DLSW::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:404</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a70996710b0f37ecec980a7c154701836"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a70996710b0f37ecec980a7c154701836">FMC_REGISTERS::Faddr</a></div><div class="ttdeci">union FMC_REGISTERS::FADDR Faddr</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_o_r___e_r_r___a_d_d_html_a2ece518e28d95c93adb4d671870f6e77"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_o_r___e_r_r___a_d_d.html#a2ece518e28d95c93adb4d671870f6e77">FMC_REGISTERS::EE_COR_ERR_ADD::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:783</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_o_r___e_r_r___c_n_t_html_a94f3073babb3e8c0c003e0b6723d1afe"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_c_o_r___e_r_r___c_n_t.html#a94f3073babb3e8c0c003e0b6723d1afe">FMC_REGISTERS::FCOR_ERR_CNT::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:100</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_t_r_l1_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_t_r_l1.html">FMC_REGISTERS::EE_CTRL1</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:734</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_a_c2_html_a3c19113dc90eae10669d1552fb206383"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_a_c2.html#a3c19113dc90eae10669d1552fb206383">FMC_REGISTERS::FPAC2::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:340</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_r_i_m___a_d_d___t_a_g_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_r_i_m___a_d_d___t_a_g.html">FMC_REGISTERS::FPRIM_ADD_TAG</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:204</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e3_html_a5bc726faa7a67335b02b81a4a2d14650"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e3.html#a5bc726faa7a67335b02b81a4a2d14650">FMC_REGISTERS::FWPWRITE3::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:579</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___s_t_a_t_u_s_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___s_t_a_t_u_s.html">FMC_REGISTERS::EE_STATUS</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:808</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e___e_c_c_html_acb72b7a808586e533f1bca8f67b25fab"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e___e_c_c.html#acb72b7a808586e533f1bca8f67b25fab">FMC_REGISTERS::FWPWRITE_ECC::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:619</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_ab474b161a3ff7777bd8a5ead28bf6cf3"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#ab474b161a3ff7777bd8a5ead28bf6cf3">FMC_REGISTERS::_Reserved_28C_2A0</a></div><div class="ttdeci">Luint32 _Reserved_28C_2A0[6]</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:663</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_u_n_c___e_r_r___a_d_d_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_u_n_c___e_r_r___a_d_d.html">FMC_REGISTERS::FUNC_ERR_ADD</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:168</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_ade6f5f02ec303dcc03c1c4cb333764d6"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#ade6f5f02ec303dcc03c1c4cb333764d6">FMC_REGISTERS::FparOvr</a></div><div class="ttdeci">union FMC_REGISTERS::FPAR_OVR FparOvr</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_a_c1_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_a_c1.html">FMC_REGISTERS::FPAC1</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:323</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a948be3cbd7bf429a42cd1ecaf3a3bc44"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a948be3cbd7bf429a42cd1ecaf3a3bc44">FMC_REGISTERS::EeUncErrAdd</a></div><div class="ttdeci">union FMC_REGISTERS::EE_UNC_ERR_ADD EeUncErrAdd</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_a_r___o_v_r_html_ad9b364ae5e7f75a0350178d5874a2a30"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_a_r___o_v_r.html#ad9b364ae5e7f75a0350178d5874a2a30">FMC_REGISTERS::FPAR_OVR::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:501</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_a32f1f77aa12a70418f0c044e845983c6"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#a32f1f77aa12a70418f0c044e845983c6">FMC_REGISTERS::EeCorErrPos</a></div><div class="ttdeci">union FMC_REGISTERS::EE_COR_ERR_POS EeCorErrPos</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_t_r_l2_html_adbd0b667f2463255e413b7cc2ed5f96a"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_e_e___c_t_r_l2.html#adbd0b667f2463255e413b7cc2ed5f96a">FMC_REGISTERS::EE_CTRL2::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:757</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___e_x_e_c_u_t_e_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_s_m___e_x_e_c_u_t_e.html">FMC_REGISTERS::FSM_EXECUTE</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:683</div></div>
<div class="ttc" id="struct_f_m_c___r_e_g_i_s_t_e_r_s_html_aa835badf977b4c27141105b821333141"><div class="ttname"><a href="struct_f_m_c___r_e_g_i_s_t_e_r_s.html#aa835badf977b4c27141105b821333141">FMC_REGISTERS::FsmSector1</a></div><div class="ttdeci">union FMC_REGISTERS::FSM_SECTOR1_U FsmSector1</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e1_html_a838f081c258a5cea39b949209e0ecb0b"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_w_p_w_r_i_t_e1.html#a838f081c258a5cea39b949209e0ecb0b">FMC_REGISTERS::FWPWRITE1::u32Register</a></div><div class="ttdeci">Luint32 u32Register</div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:563</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_a_r___o_v_r_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_p_a_r___o_v_r.html">FMC_REGISTERS::FPAR_OVR</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:499</div></div>
<div class="ttc" id="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_f_a_l_l_b_a_c_k_html"><div class="ttname"><a href="union_f_m_c___r_e_g_i_s_t_e_r_s_1_1_f_b_f_a_l_l_b_a_c_k.html">FMC_REGISTERS::FBFALLBACK</a></div><div class="ttdef"><b>Definition:</b> Registers_FMC_LE.h:284</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_2816495b1f5d63754796a37cec6ece7c.html">COMMON_CODE</a></li><li class="navelem"><a class="el" href="dir_07710f0e203861a2cde128d568f0b75e.html">RM4</a></li><li class="navelem"><a class="el" href="dir_bf33c37d301dd60a2bc11531f2b4e409.html">LCCM135__RM4__FLASH</a></li><li class="navelem"><a class="el" href="dir_a6dcebaeefc81f171708277e276afafb.html">F021_Flash_API</a></li><li class="navelem"><a class="el" href="dir_1b8e83d2f92577dc3d66a0608586d8fd.html">V2.00.01</a></li><li class="navelem"><a class="el" href="dir_8bee4f906f55432b0820c4c7186e103f.html">Include</a></li><li class="navelem"><a class="el" href="_registers___f_m_c___l_e_8h.html">Registers_FMC_LE.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
