[["thakur2022benchmarking", "Benchmarking Large Language Models For Automated Verilog RTL Code Generation"], ["thakur2023large", "Verigen: A Large Language Model For Verilog Code Generation"], ["chang2024data", "Data Is All You Need: Finetuning Llms For Chip Design Via An Automated Design-data Augmentation Framework"], ["chang2023how", "Chipgpt: How Far Are We From Natural Language Hardware Design"]]