// Seed: 965305274
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_9;
  ;
  assign module_1.id_5 = 0;
  always_comb $clog2(22);
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd86,
    parameter id_3 = 32'd85
) (
    input tri1 _id_0,
    inout tri1 id_1,
    input wor id_2,
    output supply0 _id_3[id_0  ?  1 : -1 'b0 : -1],
    input supply0 id_4,
    output supply0 id_5
);
  logic [id_3 : 1 'd0] id_7;
  ;
  reg [-1 'b0 : "" -  1] id_8;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  initial id_8 <= -1'b0;
  logic id_9;
endmodule
