#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17712a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1771430 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x177fc50 .functor NOT 1, L_0x17ac750, C4<0>, C4<0>, C4<0>;
L_0x17ac4b0 .functor XOR 1, L_0x17ac350, L_0x17ac410, C4<0>, C4<0>;
L_0x17ac640 .functor XOR 1, L_0x17ac4b0, L_0x17ac570, C4<0>, C4<0>;
v0x17a72e0_0 .net *"_ivl_10", 0 0, L_0x17ac570;  1 drivers
v0x17a73e0_0 .net *"_ivl_12", 0 0, L_0x17ac640;  1 drivers
v0x17a74c0_0 .net *"_ivl_2", 0 0, L_0x17a9290;  1 drivers
v0x17a7580_0 .net *"_ivl_4", 0 0, L_0x17ac350;  1 drivers
v0x17a7660_0 .net *"_ivl_6", 0 0, L_0x17ac410;  1 drivers
v0x17a7790_0 .net *"_ivl_8", 0 0, L_0x17ac4b0;  1 drivers
v0x17a7870_0 .net "a", 0 0, v0x17a3560_0;  1 drivers
v0x17a7910_0 .net "b", 0 0, v0x17a3600_0;  1 drivers
v0x17a79b0_0 .net "c", 0 0, v0x17a36a0_0;  1 drivers
v0x17a7a50_0 .var "clk", 0 0;
v0x17a7af0_0 .net "d", 0 0, v0x17a37e0_0;  1 drivers
v0x17a7b90_0 .net "q_dut", 0 0, L_0x17ac1f0;  1 drivers
v0x17a7c30_0 .net "q_ref", 0 0, L_0x17a82d0;  1 drivers
v0x17a7cd0_0 .var/2u "stats1", 159 0;
v0x17a7d70_0 .var/2u "strobe", 0 0;
v0x17a7e10_0 .net "tb_match", 0 0, L_0x17ac750;  1 drivers
v0x17a7ed0_0 .net "tb_mismatch", 0 0, L_0x177fc50;  1 drivers
v0x17a7f90_0 .net "wavedrom_enable", 0 0, v0x17a38d0_0;  1 drivers
v0x17a8030_0 .net "wavedrom_title", 511 0, v0x17a3970_0;  1 drivers
L_0x17a9290 .concat [ 1 0 0 0], L_0x17a82d0;
L_0x17ac350 .concat [ 1 0 0 0], L_0x17a82d0;
L_0x17ac410 .concat [ 1 0 0 0], L_0x17ac1f0;
L_0x17ac570 .concat [ 1 0 0 0], L_0x17a82d0;
L_0x17ac750 .cmp/eeq 1, L_0x17a9290, L_0x17ac640;
S_0x17715c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1771430;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x175cea0 .functor NOT 1, v0x17a3560_0, C4<0>, C4<0>, C4<0>;
L_0x1771d20 .functor XOR 1, L_0x175cea0, v0x17a3600_0, C4<0>, C4<0>;
L_0x177fcc0 .functor XOR 1, L_0x1771d20, v0x17a36a0_0, C4<0>, C4<0>;
L_0x17a82d0 .functor XOR 1, L_0x177fcc0, v0x17a37e0_0, C4<0>, C4<0>;
v0x177fec0_0 .net *"_ivl_0", 0 0, L_0x175cea0;  1 drivers
v0x177ff60_0 .net *"_ivl_2", 0 0, L_0x1771d20;  1 drivers
v0x175cff0_0 .net *"_ivl_4", 0 0, L_0x177fcc0;  1 drivers
v0x175d090_0 .net "a", 0 0, v0x17a3560_0;  alias, 1 drivers
v0x17a2920_0 .net "b", 0 0, v0x17a3600_0;  alias, 1 drivers
v0x17a2a30_0 .net "c", 0 0, v0x17a36a0_0;  alias, 1 drivers
v0x17a2af0_0 .net "d", 0 0, v0x17a37e0_0;  alias, 1 drivers
v0x17a2bb0_0 .net "q", 0 0, L_0x17a82d0;  alias, 1 drivers
S_0x17a2d10 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1771430;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x17a3560_0 .var "a", 0 0;
v0x17a3600_0 .var "b", 0 0;
v0x17a36a0_0 .var "c", 0 0;
v0x17a3740_0 .net "clk", 0 0, v0x17a7a50_0;  1 drivers
v0x17a37e0_0 .var "d", 0 0;
v0x17a38d0_0 .var "wavedrom_enable", 0 0;
v0x17a3970_0 .var "wavedrom_title", 511 0;
E_0x176c200/0 .event negedge, v0x17a3740_0;
E_0x176c200/1 .event posedge, v0x17a3740_0;
E_0x176c200 .event/or E_0x176c200/0, E_0x176c200/1;
E_0x176c450 .event posedge, v0x17a3740_0;
E_0x17559f0 .event negedge, v0x17a3740_0;
S_0x17a3060 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x17a2d10;
 .timescale -12 -12;
v0x17a3260_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17a3360 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x17a2d10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17a3ad0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1771430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x17a8400 .functor NOT 1, v0x17a3560_0, C4<0>, C4<0>, C4<0>;
L_0x17a8470 .functor NOT 1, v0x17a3600_0, C4<0>, C4<0>, C4<0>;
L_0x17a8500 .functor AND 1, L_0x17a8400, L_0x17a8470, C4<1>, C4<1>;
L_0x17a85c0 .functor NOT 1, v0x17a36a0_0, C4<0>, C4<0>, C4<0>;
L_0x17a8660 .functor AND 1, L_0x17a8500, L_0x17a85c0, C4<1>, C4<1>;
L_0x17a8770 .functor NOT 1, v0x17a37e0_0, C4<0>, C4<0>, C4<0>;
L_0x17a8820 .functor AND 1, L_0x17a8660, L_0x17a8770, C4<1>, C4<1>;
L_0x17a8930 .functor NOT 1, v0x17a3560_0, C4<0>, C4<0>, C4<0>;
L_0x17a89f0 .functor NOT 1, v0x17a3600_0, C4<0>, C4<0>, C4<0>;
L_0x17a8a60 .functor AND 1, L_0x17a8930, L_0x17a89f0, C4<1>, C4<1>;
L_0x17a8bd0 .functor NOT 1, v0x17a36a0_0, C4<0>, C4<0>, C4<0>;
L_0x17a8c40 .functor AND 1, L_0x17a8a60, L_0x17a8bd0, C4<1>, C4<1>;
L_0x17a8d70 .functor AND 1, L_0x17a8c40, v0x17a37e0_0, C4<1>, C4<1>;
L_0x17a8e30 .functor OR 1, L_0x17a8820, L_0x17a8d70, C4<0>, C4<0>;
L_0x17a8d00 .functor NOT 1, v0x17a3560_0, C4<0>, C4<0>, C4<0>;
L_0x17a8fc0 .functor NOT 1, v0x17a3600_0, C4<0>, C4<0>, C4<0>;
L_0x17a90c0 .functor AND 1, L_0x17a8d00, L_0x17a8fc0, C4<1>, C4<1>;
L_0x17a91d0 .functor AND 1, L_0x17a90c0, v0x17a36a0_0, C4<1>, C4<1>;
L_0x17a9330 .functor NOT 1, v0x17a37e0_0, C4<0>, C4<0>, C4<0>;
L_0x17a93a0 .functor AND 1, L_0x17a91d0, L_0x17a9330, C4<1>, C4<1>;
L_0x17a9560 .functor OR 1, L_0x17a8e30, L_0x17a93a0, C4<0>, C4<0>;
L_0x17a9670 .functor NOT 1, v0x17a3560_0, C4<0>, C4<0>, C4<0>;
L_0x17a98b0 .functor AND 1, L_0x17a9670, v0x17a3600_0, C4<1>, C4<1>;
L_0x17a9a80 .functor NOT 1, v0x17a36a0_0, C4<0>, C4<0>, C4<0>;
L_0x17a9cd0 .functor AND 1, L_0x17a98b0, L_0x17a9a80, C4<1>, C4<1>;
L_0x17a9de0 .functor AND 1, L_0x17a9cd0, v0x17a37e0_0, C4<1>, C4<1>;
L_0x17aa090 .functor OR 1, L_0x17a9560, L_0x17a9de0, C4<0>, C4<0>;
L_0x17aa1a0 .functor NOT 1, v0x17a3560_0, C4<0>, C4<0>, C4<0>;
L_0x17aa300 .functor AND 1, L_0x17aa1a0, v0x17a3600_0, C4<1>, C4<1>;
L_0x17aa3c0 .functor AND 1, L_0x17aa300, v0x17a36a0_0, C4<1>, C4<1>;
L_0x17aa580 .functor NOT 1, v0x17a37e0_0, C4<0>, C4<0>, C4<0>;
L_0x17aa5f0 .functor AND 1, L_0x17aa3c0, L_0x17aa580, C4<1>, C4<1>;
L_0x17aa810 .functor OR 1, L_0x17aa090, L_0x17aa5f0, C4<0>, C4<0>;
L_0x17aa920 .functor NOT 1, v0x17a3600_0, C4<0>, C4<0>, C4<0>;
L_0x17aaab0 .functor AND 1, v0x17a3560_0, L_0x17aa920, C4<1>, C4<1>;
L_0x17aab70 .functor NOT 1, v0x17a36a0_0, C4<0>, C4<0>, C4<0>;
L_0x17aad10 .functor AND 1, L_0x17aaab0, L_0x17aab70, C4<1>, C4<1>;
L_0x17aae20 .functor AND 1, L_0x17aad10, v0x17a37e0_0, C4<1>, C4<1>;
L_0x17ab020 .functor OR 1, L_0x17aa810, L_0x17aae20, C4<0>, C4<0>;
L_0x17ab130 .functor NOT 1, v0x17a3600_0, C4<0>, C4<0>, C4<0>;
L_0x17ab2f0 .functor AND 1, v0x17a3560_0, L_0x17ab130, C4<1>, C4<1>;
L_0x17ab3b0 .functor AND 1, L_0x17ab2f0, v0x17a36a0_0, C4<1>, C4<1>;
L_0x17ab5d0 .functor NOT 1, v0x17a37e0_0, C4<0>, C4<0>, C4<0>;
L_0x17ab640 .functor AND 1, L_0x17ab3b0, L_0x17ab5d0, C4<1>, C4<1>;
L_0x17ab8c0 .functor OR 1, L_0x17ab020, L_0x17ab640, C4<0>, C4<0>;
L_0x17ab9d0 .functor AND 1, v0x17a3560_0, v0x17a3600_0, C4<1>, C4<1>;
L_0x17abbc0 .functor NOT 1, v0x17a36a0_0, C4<0>, C4<0>, C4<0>;
L_0x17abc30 .functor AND 1, L_0x17ab9d0, L_0x17abbc0, C4<1>, C4<1>;
L_0x17abed0 .functor NOT 1, v0x17a37e0_0, C4<0>, C4<0>, C4<0>;
L_0x17abf40 .functor AND 1, L_0x17abc30, L_0x17abed0, C4<1>, C4<1>;
L_0x17ac1f0 .functor OR 1, L_0x17ab8c0, L_0x17abf40, C4<0>, C4<0>;
v0x17a3dc0_0 .net *"_ivl_0", 0 0, L_0x17a8400;  1 drivers
v0x17a3ea0_0 .net *"_ivl_10", 0 0, L_0x17a8770;  1 drivers
v0x17a3f80_0 .net *"_ivl_12", 0 0, L_0x17a8820;  1 drivers
v0x17a4070_0 .net *"_ivl_14", 0 0, L_0x17a8930;  1 drivers
v0x17a4150_0 .net *"_ivl_16", 0 0, L_0x17a89f0;  1 drivers
v0x17a4280_0 .net *"_ivl_18", 0 0, L_0x17a8a60;  1 drivers
v0x17a4360_0 .net *"_ivl_2", 0 0, L_0x17a8470;  1 drivers
v0x17a4440_0 .net *"_ivl_20", 0 0, L_0x17a8bd0;  1 drivers
v0x17a4520_0 .net *"_ivl_22", 0 0, L_0x17a8c40;  1 drivers
v0x17a4600_0 .net *"_ivl_24", 0 0, L_0x17a8d70;  1 drivers
v0x17a46e0_0 .net *"_ivl_26", 0 0, L_0x17a8e30;  1 drivers
v0x17a47c0_0 .net *"_ivl_28", 0 0, L_0x17a8d00;  1 drivers
v0x17a48a0_0 .net *"_ivl_30", 0 0, L_0x17a8fc0;  1 drivers
v0x17a4980_0 .net *"_ivl_32", 0 0, L_0x17a90c0;  1 drivers
v0x17a4a60_0 .net *"_ivl_34", 0 0, L_0x17a91d0;  1 drivers
v0x17a4b40_0 .net *"_ivl_36", 0 0, L_0x17a9330;  1 drivers
v0x17a4c20_0 .net *"_ivl_38", 0 0, L_0x17a93a0;  1 drivers
v0x17a4d00_0 .net *"_ivl_4", 0 0, L_0x17a8500;  1 drivers
v0x17a4de0_0 .net *"_ivl_40", 0 0, L_0x17a9560;  1 drivers
v0x17a4ec0_0 .net *"_ivl_42", 0 0, L_0x17a9670;  1 drivers
v0x17a4fa0_0 .net *"_ivl_44", 0 0, L_0x17a98b0;  1 drivers
v0x17a5080_0 .net *"_ivl_46", 0 0, L_0x17a9a80;  1 drivers
v0x17a5160_0 .net *"_ivl_48", 0 0, L_0x17a9cd0;  1 drivers
v0x17a5240_0 .net *"_ivl_50", 0 0, L_0x17a9de0;  1 drivers
v0x17a5320_0 .net *"_ivl_52", 0 0, L_0x17aa090;  1 drivers
v0x17a5400_0 .net *"_ivl_54", 0 0, L_0x17aa1a0;  1 drivers
v0x17a54e0_0 .net *"_ivl_56", 0 0, L_0x17aa300;  1 drivers
v0x17a55c0_0 .net *"_ivl_58", 0 0, L_0x17aa3c0;  1 drivers
v0x17a56a0_0 .net *"_ivl_6", 0 0, L_0x17a85c0;  1 drivers
v0x17a5780_0 .net *"_ivl_60", 0 0, L_0x17aa580;  1 drivers
v0x17a5860_0 .net *"_ivl_62", 0 0, L_0x17aa5f0;  1 drivers
v0x17a5940_0 .net *"_ivl_64", 0 0, L_0x17aa810;  1 drivers
v0x17a5a20_0 .net *"_ivl_66", 0 0, L_0x17aa920;  1 drivers
v0x17a5d10_0 .net *"_ivl_68", 0 0, L_0x17aaab0;  1 drivers
v0x17a5df0_0 .net *"_ivl_70", 0 0, L_0x17aab70;  1 drivers
v0x17a5ed0_0 .net *"_ivl_72", 0 0, L_0x17aad10;  1 drivers
v0x17a5fb0_0 .net *"_ivl_74", 0 0, L_0x17aae20;  1 drivers
v0x17a6090_0 .net *"_ivl_76", 0 0, L_0x17ab020;  1 drivers
v0x17a6170_0 .net *"_ivl_78", 0 0, L_0x17ab130;  1 drivers
v0x17a6250_0 .net *"_ivl_8", 0 0, L_0x17a8660;  1 drivers
v0x17a6330_0 .net *"_ivl_80", 0 0, L_0x17ab2f0;  1 drivers
v0x17a6410_0 .net *"_ivl_82", 0 0, L_0x17ab3b0;  1 drivers
v0x17a64f0_0 .net *"_ivl_84", 0 0, L_0x17ab5d0;  1 drivers
v0x17a65d0_0 .net *"_ivl_86", 0 0, L_0x17ab640;  1 drivers
v0x17a66b0_0 .net *"_ivl_88", 0 0, L_0x17ab8c0;  1 drivers
v0x17a6790_0 .net *"_ivl_90", 0 0, L_0x17ab9d0;  1 drivers
v0x17a6870_0 .net *"_ivl_92", 0 0, L_0x17abbc0;  1 drivers
v0x17a6950_0 .net *"_ivl_94", 0 0, L_0x17abc30;  1 drivers
v0x17a6a30_0 .net *"_ivl_96", 0 0, L_0x17abed0;  1 drivers
v0x17a6b10_0 .net *"_ivl_98", 0 0, L_0x17abf40;  1 drivers
v0x17a6bf0_0 .net "a", 0 0, v0x17a3560_0;  alias, 1 drivers
v0x17a6c90_0 .net "b", 0 0, v0x17a3600_0;  alias, 1 drivers
v0x17a6d80_0 .net "c", 0 0, v0x17a36a0_0;  alias, 1 drivers
v0x17a6e70_0 .net "d", 0 0, v0x17a37e0_0;  alias, 1 drivers
v0x17a6f60_0 .net "q", 0 0, L_0x17ac1f0;  alias, 1 drivers
S_0x17a70c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1771430;
 .timescale -12 -12;
E_0x176bfa0 .event anyedge, v0x17a7d70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17a7d70_0;
    %nor/r;
    %assign/vec4 v0x17a7d70_0, 0;
    %wait E_0x176bfa0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17a2d10;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17a37e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17a36a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17a3600_0, 0;
    %assign/vec4 v0x17a3560_0, 0;
    %wait E_0x17559f0;
    %wait E_0x176c450;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17a37e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17a36a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17a3600_0, 0;
    %assign/vec4 v0x17a3560_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x176c200;
    %load/vec4 v0x17a3560_0;
    %load/vec4 v0x17a3600_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17a36a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17a37e0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17a37e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17a36a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17a3600_0, 0;
    %assign/vec4 v0x17a3560_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x17a3360;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x176c200;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x17a37e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17a36a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17a3600_0, 0;
    %assign/vec4 v0x17a3560_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1771430;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17a7a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17a7d70_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1771430;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x17a7a50_0;
    %inv;
    %store/vec4 v0x17a7a50_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1771430;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17a3740_0, v0x17a7ed0_0, v0x17a7870_0, v0x17a7910_0, v0x17a79b0_0, v0x17a7af0_0, v0x17a7c30_0, v0x17a7b90_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1771430;
T_7 ;
    %load/vec4 v0x17a7cd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x17a7cd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17a7cd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x17a7cd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17a7cd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17a7cd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17a7cd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1771430;
T_8 ;
    %wait E_0x176c200;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17a7cd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a7cd0_0, 4, 32;
    %load/vec4 v0x17a7e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x17a7cd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a7cd0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17a7cd0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a7cd0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x17a7c30_0;
    %load/vec4 v0x17a7c30_0;
    %load/vec4 v0x17a7b90_0;
    %xor;
    %load/vec4 v0x17a7c30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x17a7cd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a7cd0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x17a7cd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a7cd0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/circuit2/iter0/response18/top_module.sv";
