--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.20131013
--  \   \         Application: netgen
--  /   /         Filename: microblaze_mcs.vhd
-- /___/   /\     Timestamp: Tue Jun 14 13:33:15 2016
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -w -sim -ofmt vhdl C:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/ppm-revamp/Xilinx-Files/HelloWorld/ipcore_dir/tmp/_cg/microblaze_mcs.ngc C:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/ppm-revamp/Xilinx-Files/HelloWorld/ipcore_dir/tmp/_cg/microblaze_mcs.vhd 
-- Device	: 7a100tcsg324-3
-- Input file	: C:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/ppm-revamp/Xilinx-Files/HelloWorld/ipcore_dir/tmp/_cg/microblaze_mcs.ngc
-- Output file	: C:/Users/acb610/Documents/GitHub/CS2204-Summer-2016-Research-Project/ppm-revamp/Xilinx-Files/HelloWorld/ipcore_dir/tmp/_cg/microblaze_mcs.vhd
-- # of Entities	: 1
-- Design Name	: microblaze_mcs
-- Xilinx	: C:\Xilinx\14.7\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------


-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity microblaze_mcs is
  port (
    Clk : in STD_LOGIC := 'X'; 
    Reset : in STD_LOGIC := 'X'; 
    UART_Rx : in STD_LOGIC := 'X'; 
    UART_Tx : out STD_LOGIC; 
    GPI1_Interrupt : out STD_LOGIC; 
    GPI1 : in STD_LOGIC_VECTOR ( 7 downto 0 ); 
    GPO1 : out STD_LOGIC_VECTOR ( 7 downto 0 ) 
  );
end microblaze_mcs;

architecture STRUCTURE of microblaze_mcs is
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_TX_19 : STD_LOGIC; 
  signal NlwRenamedSig_OI_N1 : STD_LOGIC; 
  signal U0_ilmb_cntlr_lmb_select : STD_LOGIC; 
  signal U0_ilmb_cntlr_lmb_as_22 : STD_LOGIC; 
  signal U0_ilmb_cntlr_Sl_Rdy_23 : STD_LOGIC; 
  signal U0_filter_reset_reset_vec_2_filter_reset_reset_vec_1_OR_2_o : STD_LOGIC; 
  signal U0_LMB_Rst_28 : STD_LOGIC; 
  signal U0_dlmb_LMB_Ready : STD_LOGIC; 
  signal U0_dlmb_port_BRAM_EN : STD_LOGIC; 
  signal U0_dlmb_M_WriteStrobe : STD_LOGIC; 
  signal U0_dlmb_LMB_Rst : STD_LOGIC; 
  signal U0_ilmb_Sl_Ready : STD_LOGIC; 
  signal U0_ilmb_port_BRAM_EN : STD_LOGIC; 
  signal U0_ilmb_LMB_Rst : STD_LOGIC; 
  signal U0_iomodule_0_lmb_reg_read_214 : STD_LOGIC; 
  signal U0_iomodule_0_GND_4318_o_lmb_reg_write_AND_333_o1 : STD_LOGIC; 
  signal U0_iomodule_0_gpo1_write : STD_LOGIC; 
  signal U0_iomodule_0_uart_tx_write : STD_LOGIC; 
  signal U0_iomodule_0_uart_status_read : STD_LOGIC; 
  signal U0_iomodule_0_uart_rx_read : STD_LOGIC; 
  signal U0_iomodule_0_LMB_WriteStrobe_LMB_AddrStrobe_AND_331_o : STD_LOGIC; 
  signal U0_iomodule_0_LMB_ReadStrobe_LMB_AddrStrobe_AND_329_o : STD_LOGIC; 
  signal U0_iomodule_0_lmb_reg_write_253 : STD_LOGIC; 
  signal U0_iomodule_0_lmb_reg_read_Q_254 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_0_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_3_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_5_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_6_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Interrupt_i_291 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Frame_Error : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_293 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_294 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_303 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_304 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_Out : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_4567 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_0123 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Run_tx_Start_AND_367_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_45 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_23 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_01 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_67 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_343 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_serial_Data_344 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_345 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_div16 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_recycle : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_GND_4352_o_MUX_4583_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected_GND_4352_o_MUX_4566_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_previous_RX_GND_4352_o_MUX_4564_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_PWR_90_o_MUX_4561_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_378 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_379 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected_380 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_previous_RX_381 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_1_383 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Carry_0_INV_257_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_rst_cnt : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_TX_Buffer_Empty_INV_260_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error_434 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error_435 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_jump : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_pc_Incr : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Test_Equal_N : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Test_Equal : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_LWX_SWX_Carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_LWX_SWX_Write_Carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_disable_Interrupts : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_write_Carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_new_Carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_463 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Carry_In_464 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_465 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16_466 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8_467 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Unsigned_Op_468 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Compare_Instr_469 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_carry_In : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_471 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_PC : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i_479 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_480 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i_481 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i_482 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_is_sleep_485 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_enable_Interrupt : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_bip_Active : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_reg_neg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_reg_zero : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_EX_CarryIn_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_control_carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_maintain_sign_n : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_invert_result : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_alu_AddSub_1 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_29_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_msb : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_0_equal_115_o_0_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21_AND_21_o1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_0_equal_114_o_0_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable28 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable26 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_7_1_1205 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_8_1_1206 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_9_1_1207 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_s_I12 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable11 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable10 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable3 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_s_I1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_s_I_0 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n1036_inv : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0915 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sub_Carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val2_n_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_DI_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val1_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_N_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_S_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force1_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Valid_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6_Select_85_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_II : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0181 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_IExt_Exception_AND_20_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6_Select_92_o_1232 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_Select : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0242 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_3_take_Intr_Now_AND_107_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_take_Intr_Now_AND_112_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_PWR_12_o_MUX_4239_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_PWR_12_o_MUX_4238_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4393_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4150_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_II : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_25_equal_70_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_instr_OF_9_MUX_4392_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward2_2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward1_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_instr_OF_31_MUX_4230_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_instr_OF_4_equal_54_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_ALU_Carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_0_equal_99_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_2_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_0_INV_44_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward2_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_2_2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_mbar_decode : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward1_2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21_AND_22_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21_AND_21_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_Carry2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_inHibit_EX_Rst_OR_66_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_n : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I_1267 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_dready_Valid : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_delay_slot_jump : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_n : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_GND_12_o_MUX_4170_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward2_3 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward1_3 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_other_Write : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_carry3_sel : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_MSR_Carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_DI2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_jump2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_without_dready : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_Select : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_DI1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_jump1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_Carry1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_I_S : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I_1292 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_BIP_I_1293 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i_1294 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_1295 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing_1296 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_select_ALU_Carry_1297 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_1298 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I_1299 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_1300 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_1301 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_1302 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_1303 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_1304 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_1305 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_1306 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_1307 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_1308 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I_1309 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_decode_I_1310 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1311 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I_1312 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Write_DIV_result_1313 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready_1314 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_EX_First_Cycle_1315 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mul_Handling_mbar_first_1316 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_delay_1317 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_DI : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_S : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val2_N : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_buffer_Full : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_of_Valid_early : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr : STD_LOGIC; 
  signal U0_dlmb_cntlr_Sl_Rdy_1355 : STD_LOGIC; 
  signal U0_dlmb_cntlr_lmb_as_1356 : STD_LOGIC; 
  signal U0_dlmb_cntlr_lmb_select : STD_LOGIC; 
  signal U0_ilmb_cntlr_Sl_Rdy_inv : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_Mmux_op2_I1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_Mmux_op2_I1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_Mmux_op2_I1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_Mmux_op2_I1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_Mmux_op2_I1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_Mmux_op2_I1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_Mmux_op2_I1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_Mmux_op2_I1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_Mmux_op2_I1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_Mmux_op2_I1 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_Mmux_op2_I1 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I1 : STD_LOGIC;
 
  signal N2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o11_1373 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_PWR_12_o_GND_12_o_MUX_4170_o11 : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal N14 : STD_LOGIC; 
  signal N16 : STD_LOGIC; 
  signal N18 : STD_LOGIC; 
  signal N20 : STD_LOGIC; 
  signal N22 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_glue_rst_1381 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error_glue_set_1382 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error_glue_set_1383 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_28_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set_1384 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_ce_1385 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set_1386 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_30_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set_1387 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val2_FDRSE_glue_set_1388 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_glue_set_1389 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_glue_set_1390 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_glue_set_1391 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i_glue_set_1392 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i_glue_set_1393 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_glue_set_1394 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_glue_set_1395 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_glue_rst_1396 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_glue_set_1397 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_glue_set_1398 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Part_Of_Zero_Carry_Start_rt_1399 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_Take_Intr_MUXCY_2_rt_1400 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_New_Carry_MUXCY_rt_1401 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_clean_iReady_MuxCY_rt_1402 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_rstpot_1403 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_rstpot_1404 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_rstpot_1405 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_rstpot : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_rstpot_1407 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_rstpot_1408 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_rstpot_1409 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I_rstpot_1410 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i_rstpot1_1411 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_rstpot1_1412 : STD_LOGIC; 
  signal N26 : STD_LOGIC; 
  signal N28 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_rstpot_1415 : STD_LOGIC; 
  signal N32 : STD_LOGIC; 
  signal N34 : STD_LOGIC; 
  signal N36 : STD_LOGIC; 
  signal N38 : STD_LOGIC; 
  signal N40 : STD_LOGIC; 
  signal N44 : STD_LOGIC; 
  signal N46 : STD_LOGIC; 
  signal N48 : STD_LOGIC; 
  signal N50 : STD_LOGIC; 
  signal N52 : STD_LOGIC; 
  signal N54 : STD_LOGIC; 
  signal N56 : STD_LOGIC; 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_MUXCY_X_LO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_iFetch_MuxCY_3_LO_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_1_buffer_Addr_MUXCY_L_LO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_ADDR_LOW_ADDR_OUT_LUT6_O6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_ADDR_LOW_ADDR_OUT_LUT6_O5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE_Q_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_CASCADEOUTREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_CASCADEOUTLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_CASCADEOUTREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_CASCADEOUTLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOPA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_CASCADEOUTREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_CASCADEOUTLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_CASCADEOUTREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_CASCADEOUTLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOPA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_filter_reset_reset_vec : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_dlmb_Sl_Ready : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_dlmb_port_BRAM_Dout : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_dlmb_port_BRAM_WEN : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_dlmb_port_BRAM_Din : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_dlmb_M_BE : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_dlmb_LMB_ReadDBus : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_dlmb_port_BRAM_Addr : STD_LOGIC_VECTOR ( 29 downto 19 ); 
  signal U0_dlmb_M_ABus : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal U0_ilmb_port_BRAM_Din : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_ilmb_port_BRAM_Addr : STD_LOGIC_VECTOR ( 29 downto 19 ); 
  signal U0_dlmb_Sl_DBus : STD_LOGIC_VECTOR ( 55 downto 32 ); 
  signal U0_iomodule_0_lmb_abus_Q : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_iomodule_0_write_data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intc_cipr : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_sum_cnt : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel : STD_LOGIC_VECTOR ( 8 downto 1 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Cnt : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Carry : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read : STD_LOGIC_VECTOR ( 31 downto 16 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_FPU_Cond : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I : STD_LOGIC_VECTOR ( 29 downto 19 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_alu_Result : STD_LOGIC_VECTOR ( 31 downto 30 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i : STD_LOGIC_VECTOR ( 28 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1 : STD_LOGIC_VECTOR ( 31 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry : STD_LOGIC_VECTOR ( 32 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask : STD_LOGIC_VECTOR ( 16 downto 16 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry : STD_LOGIC_VECTOR ( 29 downto 20 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II : STD_LOGIC_VECTOR ( 30 downto 28 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_buffer_Addr_S_I : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Carry : STD_LOGIC_VECTOR ( 3 downto 2 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_low_addr_i : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB : STD_LOGIC_VECTOR ( 1 downto 0 ); 
begin
  GPO1(7) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(7);
  GPO1(6) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(6);
  GPO1(5) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(5);
  GPO1(4) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(4);
  GPO1(3) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(3);
  GPO1(2) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(2);
  GPO1(1) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(1);
  GPO1(0) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(0);
  UART_Tx <= U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_TX_19;
  GPI1_Interrupt <= NlwRenamedSig_OI_N1;
  XST_VCC : VCC
    port map (
      P => U0_ilmb_cntlr_lmb_select
    );
  XST_GND : GND
    port map (
      G => NlwRenamedSig_OI_N1
    );
  U0_ilmb_cntlr_Sl_Rdy : FDR
    port map (
      C => Clk,
      D => U0_ilmb_cntlr_lmb_select,
      R => U0_ilmb_LMB_Rst,
      Q => U0_ilmb_cntlr_Sl_Rdy_23
    );
  U0_ilmb_cntlr_lmb_as : FDR
    port map (
      C => Clk,
      D => U0_ilmb_port_BRAM_EN,
      R => U0_ilmb_LMB_Rst,
      Q => U0_ilmb_cntlr_lmb_as_22
    );
  U0_ilmb_POR_FF_I : FDS
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      S => U0_LMB_Rst_28,
      Q => U0_ilmb_LMB_Rst
    );
  U0_filter_reset_reset_vec_0 : FD
    port map (
      C => Clk,
      D => Reset,
      Q => U0_filter_reset_reset_vec(0)
    );
  U0_filter_reset_reset_vec_1 : FD
    port map (
      C => Clk,
      D => U0_filter_reset_reset_vec(0),
      Q => U0_filter_reset_reset_vec(1)
    );
  U0_filter_reset_reset_vec_2 : FD
    port map (
      C => Clk,
      D => U0_filter_reset_reset_vec(1),
      Q => U0_filter_reset_reset_vec(2)
    );
  U0_LMB_Rst : FD
    port map (
      C => Clk,
      D => U0_filter_reset_reset_vec_2_filter_reset_reset_vec_1_OR_2_o,
      Q => U0_LMB_Rst_28
    );
  U0_iomodule_0_lmb_reg_read_Q : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_lmb_reg_read_214,
      Q => U0_iomodule_0_lmb_reg_read_Q_254
    );
  U0_iomodule_0_lmb_abus_Q_0 : FD
    port map (
      C => Clk,
      D => U0_dlmb_port_BRAM_Addr(24),
      Q => U0_iomodule_0_lmb_abus_Q(0)
    );
  U0_iomodule_0_lmb_abus_Q_1 : FD
    port map (
      C => Clk,
      D => U0_dlmb_port_BRAM_Addr(25),
      Q => U0_iomodule_0_lmb_abus_Q(1)
    );
  U0_iomodule_0_lmb_abus_Q_2 : FD
    port map (
      C => Clk,
      D => U0_dlmb_port_BRAM_Addr(26),
      Q => U0_iomodule_0_lmb_abus_Q(2)
    );
  U0_iomodule_0_lmb_abus_Q_3 : FD
    port map (
      C => Clk,
      D => U0_dlmb_port_BRAM_Addr(27),
      Q => U0_iomodule_0_lmb_abus_Q(3)
    );
  U0_iomodule_0_lmb_abus_Q_4 : FD
    port map (
      C => Clk,
      D => U0_dlmb_port_BRAM_Addr(28),
      Q => U0_iomodule_0_lmb_abus_Q(4)
    );
  U0_iomodule_0_lmb_abus_Q_5 : FD
    port map (
      C => Clk,
      D => U0_dlmb_port_BRAM_Addr(29),
      Q => U0_iomodule_0_lmb_abus_Q(5)
    );
  U0_iomodule_0_lmb_reg_read : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_LMB_ReadStrobe_LMB_AddrStrobe_AND_329_o,
      Q => U0_iomodule_0_lmb_reg_read_214
    );
  U0_iomodule_0_lmb_reg_write : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_LMB_WriteStrobe_LMB_AddrStrobe_AND_331_o,
      Q => U0_iomodule_0_lmb_reg_write_253
    );
  U0_iomodule_0_write_data_31 : FD
    port map (
      C => Clk,
      D => U0_dlmb_port_BRAM_Dout(0),
      Q => U0_iomodule_0_write_data(31)
    );
  U0_iomodule_0_write_data_30 : FD
    port map (
      C => Clk,
      D => U0_dlmb_port_BRAM_Dout(1),
      Q => U0_iomodule_0_write_data(30)
    );
  U0_iomodule_0_write_data_29 : FD
    port map (
      C => Clk,
      D => U0_dlmb_port_BRAM_Dout(2),
      Q => U0_iomodule_0_write_data(29)
    );
  U0_iomodule_0_write_data_28 : FD
    port map (
      C => Clk,
      D => U0_dlmb_port_BRAM_Dout(3),
      Q => U0_iomodule_0_write_data(28)
    );
  U0_iomodule_0_write_data_27 : FD
    port map (
      C => Clk,
      D => U0_dlmb_port_BRAM_Dout(4),
      Q => U0_iomodule_0_write_data(27)
    );
  U0_iomodule_0_write_data_26 : FD
    port map (
      C => Clk,
      D => U0_dlmb_port_BRAM_Dout(5),
      Q => U0_iomodule_0_write_data(26)
    );
  U0_iomodule_0_write_data_25 : FD
    port map (
      C => Clk,
      D => U0_dlmb_port_BRAM_Dout(6),
      Q => U0_iomodule_0_write_data(25)
    );
  U0_iomodule_0_write_data_24 : FD
    port map (
      C => Clk,
      D => U0_dlmb_port_BRAM_Dout(7),
      Q => U0_iomodule_0_write_data(24)
    );
  U0_iomodule_0_write_data_23 : FD
    port map (
      C => Clk,
      D => U0_dlmb_port_BRAM_Dout(8),
      Q => U0_iomodule_0_write_data(23)
    );
  U0_iomodule_0_write_data_22 : FD
    port map (
      C => Clk,
      D => U0_dlmb_port_BRAM_Dout(9),
      Q => U0_iomodule_0_write_data(22)
    );
  U0_iomodule_0_write_data_21 : FD
    port map (
      C => Clk,
      D => U0_dlmb_port_BRAM_Dout(10),
      Q => U0_iomodule_0_write_data(21)
    );
  U0_iomodule_0_write_data_20 : FD
    port map (
      C => Clk,
      D => U0_dlmb_port_BRAM_Dout(11),
      Q => U0_iomodule_0_write_data(20)
    );
  U0_iomodule_0_write_data_19 : FD
    port map (
      C => Clk,
      D => U0_dlmb_port_BRAM_Dout(12),
      Q => U0_iomodule_0_write_data(19)
    );
  U0_iomodule_0_write_data_18 : FD
    port map (
      C => Clk,
      D => U0_dlmb_port_BRAM_Dout(13),
      Q => U0_iomodule_0_write_data(18)
    );
  U0_iomodule_0_write_data_17 : FD
    port map (
      C => Clk,
      D => U0_dlmb_port_BRAM_Dout(14),
      Q => U0_iomodule_0_write_data(17)
    );
  U0_iomodule_0_write_data_16 : FD
    port map (
      C => Clk,
      D => U0_dlmb_port_BRAM_Dout(15),
      Q => U0_iomodule_0_write_data(16)
    );
  U0_iomodule_0_write_data_15 : FD
    port map (
      C => Clk,
      D => U0_dlmb_port_BRAM_Dout(16),
      Q => U0_iomodule_0_write_data(15)
    );
  U0_iomodule_0_write_data_14 : FD
    port map (
      C => Clk,
      D => U0_dlmb_port_BRAM_Dout(17),
      Q => U0_iomodule_0_write_data(14)
    );
  U0_iomodule_0_write_data_13 : FD
    port map (
      C => Clk,
      D => U0_dlmb_port_BRAM_Dout(18),
      Q => U0_iomodule_0_write_data(13)
    );
  U0_iomodule_0_write_data_12 : FD
    port map (
      C => Clk,
      D => U0_dlmb_port_BRAM_Dout(19),
      Q => U0_iomodule_0_write_data(12)
    );
  U0_iomodule_0_write_data_11 : FD
    port map (
      C => Clk,
      D => U0_dlmb_port_BRAM_Dout(20),
      Q => U0_iomodule_0_write_data(11)
    );
  U0_iomodule_0_write_data_10 : FD
    port map (
      C => Clk,
      D => U0_dlmb_port_BRAM_Dout(21),
      Q => U0_iomodule_0_write_data(10)
    );
  U0_iomodule_0_write_data_9 : FD
    port map (
      C => Clk,
      D => U0_dlmb_port_BRAM_Dout(22),
      Q => U0_iomodule_0_write_data(9)
    );
  U0_iomodule_0_write_data_8 : FD
    port map (
      C => Clk,
      D => U0_dlmb_port_BRAM_Dout(23),
      Q => U0_iomodule_0_write_data(8)
    );
  U0_iomodule_0_write_data_7 : FD
    port map (
      C => Clk,
      D => U0_dlmb_port_BRAM_Dout(24),
      Q => U0_iomodule_0_write_data(7)
    );
  U0_iomodule_0_write_data_6 : FD
    port map (
      C => Clk,
      D => U0_dlmb_port_BRAM_Dout(25),
      Q => U0_iomodule_0_write_data(6)
    );
  U0_iomodule_0_write_data_5 : FD
    port map (
      C => Clk,
      D => U0_dlmb_port_BRAM_Dout(26),
      Q => U0_iomodule_0_write_data(5)
    );
  U0_iomodule_0_write_data_4 : FD
    port map (
      C => Clk,
      D => U0_dlmb_port_BRAM_Dout(27),
      Q => U0_iomodule_0_write_data(4)
    );
  U0_iomodule_0_write_data_3 : FD
    port map (
      C => Clk,
      D => U0_dlmb_port_BRAM_Dout(28),
      Q => U0_iomodule_0_write_data(3)
    );
  U0_iomodule_0_write_data_2 : FD
    port map (
      C => Clk,
      D => U0_dlmb_port_BRAM_Dout(29),
      Q => U0_iomodule_0_write_data(2)
    );
  U0_iomodule_0_write_data_1 : FD
    port map (
      C => Clk,
      D => U0_dlmb_port_BRAM_Dout(30),
      Q => U0_iomodule_0_write_data(1)
    );
  U0_iomodule_0_write_data_0 : FD
    port map (
      C => Clk,
      D => U0_dlmb_port_BRAM_Dout(31),
      Q => U0_iomodule_0_write_data(0)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_7 : FDR
    port map (
      C => Clk,
      D => GPI1(7),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(7)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_6 : FDR
    port map (
      C => Clk,
      D => GPI1(6),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(6)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_5 : FDR
    port map (
      C => Clk,
      D => GPI1(5),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(5)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_4 : FDR
    port map (
      C => Clk,
      D => GPI1(4),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(4)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_3 : FDR
    port map (
      C => Clk,
      D => GPI1(3),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(3)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_2 : FDR
    port map (
      C => Clk,
      D => GPI1(2),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(2)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_1 : FDR
    port map (
      C => Clk,
      D => GPI1(1),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(1)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_0 : FDR
    port map (
      C => Clk,
      D => GPI1(0),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_31_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_dlmb_Sl_DBus(32)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_30_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_dlmb_Sl_DBus(33)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_29_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_dlmb_Sl_DBus(34)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_28_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_dlmb_Sl_DBus(35)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_27_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_dlmb_Sl_DBus(36)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_26_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_dlmb_Sl_DBus(37)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_25_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_dlmb_Sl_DBus(38)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_24_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_dlmb_Sl_DBus(39)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_23_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_dlmb_Sl_DBus(40)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_22_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_dlmb_Sl_DBus(41)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_21_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_dlmb_Sl_DBus(42)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_20_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_dlmb_Sl_DBus(43)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_19_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_dlmb_Sl_DBus(44)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_18_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_dlmb_Sl_DBus(45)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_17_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_dlmb_Sl_DBus(46)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_16_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_dlmb_Sl_DBus(47)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_15_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_dlmb_Sl_DBus(48)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_14_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_dlmb_Sl_DBus(49)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_13_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_dlmb_Sl_DBus(50)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_12_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_dlmb_Sl_DBus(51)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_11_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_dlmb_Sl_DBus(52)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_10_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_dlmb_Sl_DBus(53)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_9_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_dlmb_Sl_DBus(54)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_8_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_dlmb_Sl_DBus(55)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_7_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_6_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_5_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_4_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_3_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_2_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_1_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_0_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(0)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_7 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(7),
      R => U0_LMB_Rst_28,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(7)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_6 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(6),
      R => U0_LMB_Rst_28,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(6)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_5 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(5),
      R => U0_LMB_Rst_28,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(5)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_4 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(4),
      R => U0_LMB_Rst_28,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(4)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_3 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(3),
      R => U0_LMB_Rst_28,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(3)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_2 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(2),
      R => U0_LMB_Rst_28,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(2)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_1 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(1),
      R => U0_LMB_Rst_28,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(1)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_0 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(0),
      R => U0_LMB_Rst_28,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_DIV16_SRL16E_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => U0_ilmb_cntlr_lmb_select,
      A1 => U0_ilmb_cntlr_lmb_select,
      A2 => U0_ilmb_cntlr_lmb_select,
      A3 => U0_ilmb_cntlr_lmb_select,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Interrupt_i_291,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_div16,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_div16
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_0_XORCY_I : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy(1),
      LI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt(0),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_sum_cnt(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_1_XORCY_I : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy(2),
      LI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt(1),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_sum_cnt(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_MUXF6_I : MUXF6
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_0123,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_4567,
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(0),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_Out
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_MUX_F5_2 : MUXF5
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_45,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_67,
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(1),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_4567
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_MUX_F5_1 : MUXF5
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_01,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_23,
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(1),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_0123
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_1_Used_MuxCY_MUXCY_L_I : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy(2),
      DI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(1),
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt(1),
      LO => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_2_XORCY_I : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy(3),
      LI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt(2),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_sum_cnt(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_2_Used_MuxCY_MUXCY_L_I : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy(3),
      DI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(2),
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt(2),
      LO => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_FDRE_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Interrupt_i_291,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_div16,
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_serial_Data : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_Out,
      R => U0_LMB_Rst_28,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_serial_Data_344
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel_0 : FDSE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_sum_cnt(0),
      S => U0_LMB_Rst_28,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel_1 : FDSE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_sum_cnt(1),
      S => U0_LMB_Rst_28,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel_2 : FDSE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_sum_cnt(2),
      S => U0_LMB_Rst_28,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_TX : FDS
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Run_tx_Start_AND_367_o,
      S => U0_LMB_Rst_28,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_TX_19
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_0 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => U0_iomodule_0_write_data(7),
      R => U0_LMB_Rst_28,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_1 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => U0_iomodule_0_write_data(6),
      R => U0_LMB_Rst_28,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_2 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => U0_iomodule_0_write_data(5),
      R => U0_LMB_Rst_28,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_3 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => U0_iomodule_0_write_data(4),
      R => U0_LMB_Rst_28,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(3)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_4 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => U0_iomodule_0_write_data(3),
      R => U0_LMB_Rst_28,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(4)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_5 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => U0_iomodule_0_write_data(2),
      R => U0_LMB_Rst_28,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(5)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_6 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => U0_iomodule_0_write_data(1),
      R => U0_LMB_Rst_28,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(6)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_7 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => U0_iomodule_0_write_data(0),
      R => U0_LMB_Rst_28,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(7)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mid_Start_Bit_SRL16_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_N1,
      A1 => U0_ilmb_cntlr_lmb_select,
      A2 => U0_ilmb_cntlr_lmb_select,
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Interrupt_i_291,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected_380,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Delay_16_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_ilmb_cntlr_lmb_select,
      A1 => U0_ilmb_cntlr_lmb_select,
      A2 => U0_ilmb_cntlr_lmb_select,
      A3 => U0_ilmb_cntlr_lmb_select,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Interrupt_i_291,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_recycle,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_8_Rest_Bits_Others_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Interrupt_i_291,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(8),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(8)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_7_Rest_Bits_Others_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Interrupt_i_291,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(7),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(7)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_6_Rest_Bits_Others_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Interrupt_i_291,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(6),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(6)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_5_Rest_Bits_Others_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Interrupt_i_291,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(5),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(5)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_4_Rest_Bits_Others_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Interrupt_i_291,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(4),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(4)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_3_Rest_Bits_Others_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Interrupt_i_291,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(3),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(3)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_2_Rest_Bits_Others_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Interrupt_i_291,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(2),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_1_First_Bit_First_Bit_I : FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Interrupt_i_291,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(1),
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_7 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(7),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(7)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_6 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(6),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(6)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_5 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(5),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(5)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_4 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(4),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(4)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_3 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(3),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(3)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_2 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(2),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_1 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(1),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_0 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(0),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_7 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_294,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(1),
      R => U0_LMB_Rst_28,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(7)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_6 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_294,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(2),
      R => U0_LMB_Rst_28,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(6)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_5 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_294,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(3),
      R => U0_LMB_Rst_28,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(5)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_4 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_294,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(4),
      R => U0_LMB_Rst_28,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(4)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_3 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_294,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(5),
      R => U0_LMB_Rst_28,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(3)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_2 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_294,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(6),
      R => U0_LMB_Rst_28,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_1 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_294,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(7),
      R => U0_LMB_Rst_28,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_0 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_294,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(8),
      R => U0_LMB_Rst_28,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_2 : FDS
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_1_383,
      S => U0_LMB_Rst_28,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_0_XORCY_I1 : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Carry(1),
      LI => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt(0),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Cnt(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_1_XORCY_I1 : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Carry(2),
      LI => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt(1),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Cnt(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_2_XORCY_I1 : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Carry(3),
      LI => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt(2),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Cnt(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_3_XORCY_I1 : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Carry(4),
      LI => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt(3),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Cnt(3)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_4_XORCY_I1 : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Carry(5),
      LI => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt(4),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Cnt(4)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_5_XORCY_I1 : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Carry(6),
      LI => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt(5),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Cnt(5)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_6_XORCY_I1 : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Carry(7),
      LI => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt(6),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Cnt(6)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_7_XORCY_I1 : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Carry(8),
      LI => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt(7),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Cnt(7)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_8_XORCY_I1 : XORCY
    port map (
      CI => NlwRenamedSig_OI_N1,
      LI => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt(8),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Cnt(8)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_0_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Carry(1),
      DI => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count(0),
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt(0),
      LO => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Carry(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_1_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Carry(2),
      DI => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count(1),
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt(1),
      LO => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Carry(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_2_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Carry(3),
      DI => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count(2),
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt(2),
      LO => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Carry(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_3_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Carry(4),
      DI => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count(3),
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt(3),
      LO => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Carry(3)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_4_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Carry(5),
      DI => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count(4),
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt(4),
      LO => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Carry(4)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_5_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Carry(6),
      DI => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count(5),
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt(5),
      LO => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Carry(5)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_6_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Carry(7),
      DI => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count(6),
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt(6),
      LO => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Carry(6)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_7_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Carry(8),
      DI => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count(7),
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt(7),
      LO => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Carry(7)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_All_Bits_8_MUXCY_L_I1 : MUXCY_L
    port map (
      CI => NlwRenamedSig_OI_N1,
      DI => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count(8),
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt(8),
      LO => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Carry(8)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_0 : FDS
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Cnt(0),
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_rst_cnt,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Cnt(1),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_rst_cnt,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_2 : FDS
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Cnt(2),
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_rst_cnt,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Cnt(3),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_rst_cnt,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count(3)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_4 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Cnt(4),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_rst_cnt,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count(4)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_5 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Cnt(5),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_rst_cnt,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count(5)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_6 : FDS
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Cnt(6),
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_rst_cnt,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count(6)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_7 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Cnt(7),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_rst_cnt,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count(7)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count_8 : FDS
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Cnt(8),
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_rst_cnt,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count(8)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Interrupt_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Carry_0_INV_257_o,
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_rst_cnt,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Interrupt_i_291
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_6 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error_435,
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_6_Q
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_5 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error_434,
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_5_Q
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_3 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_TX_Buffer_Empty_INV_260_o,
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_3_Q
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_0 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_293,
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_0_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_sync_reset : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      D => U0_ilmb_cntlr_Sl_Rdy_inv,
      Q => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(31),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => U0_dlmb_port_BRAM_Dout(31),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(31),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(30),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => U0_dlmb_port_BRAM_Dout(30),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(30),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(29),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => U0_dlmb_port_BRAM_Dout(29),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(29),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(28),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => U0_dlmb_port_BRAM_Dout(28),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(28),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(27),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => U0_dlmb_port_BRAM_Dout(27),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(27),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(26),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => U0_dlmb_port_BRAM_Dout(26),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(26),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(25),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => U0_dlmb_port_BRAM_Dout(25),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(25),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(24),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => U0_dlmb_port_BRAM_Dout(24),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(24),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(23),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(23),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(23),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(22),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(22),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(22),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(21),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(21),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(21),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(20),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(20),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(20),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(19),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(19),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(19),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(18),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(18),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(18),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(17),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(17),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(17),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(16),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(16),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(16),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(15),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(15),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(15),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(14),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(14),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(14),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(13),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(13),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(13),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(12),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(12),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(12),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(11),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(11),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(11),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(10),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(10),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(10),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(9),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(9),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(9),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(8),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(8),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(8),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(7),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(7),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(7),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(6),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(6),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(6),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(5),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(5),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(5),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(4),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(4),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(4),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(3),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(3),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(3),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(2),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(2),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(2),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(1),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(1),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(1),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(0),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(0),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(0),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(15),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(14),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(14),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(13),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(13),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(12),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(12),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(11),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(11),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(10),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(9),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(8),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(8),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(7),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(7),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(6),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(6),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(23),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(23),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(23),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(22),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(22),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(22),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(21),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(21),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(21),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(20),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(20),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(20),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(19),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(19),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(19),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(18),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(18),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(17),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(17),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(16),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(16),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_1 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_2 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_3 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_4 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_5 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(5),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_6 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(6),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_7 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(7),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_8 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(8),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_9 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(9),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_10 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(10),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_11 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(11),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_12 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(12),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_13 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(13),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_14 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(14),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_15 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(15),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(24),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(24),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_SPR,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(25),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(25),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_SPR,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(29),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(29),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_SPR,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_29_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(30),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(30),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_SPR,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(31),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(31),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(28),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(28),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_SPR,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(27),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(27),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_SPR,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(26),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(26),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_SPR,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_SPR,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_neg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(31),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(32),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(32),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_alu_AddSub,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_alu_Result(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(30),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(31),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(31),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_alu_AddSub,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_alu_Result(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(29),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_29_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(30),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(30),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_port_BRAM_Addr(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(28),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(28),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(29),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(29),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_port_BRAM_Addr(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(27),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(27),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(28),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(28),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_port_BRAM_Addr(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(26),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(26),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(27),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(27),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_port_BRAM_Addr(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(25),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(25),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(26),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(26),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_port_BRAM_Addr(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(24),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(25),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(25),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_port_BRAM_Addr(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(23),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(23),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(24),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(24),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_port_BRAM_Addr(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(22),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(22),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(23),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(23),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_port_BRAM_Addr(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(21),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(21),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(22),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(22),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_port_BRAM_Addr(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(20),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(20),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(21),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(21),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_port_BRAM_Addr(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(19),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(19),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(20),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(20),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_port_BRAM_Addr(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(18),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(18),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(19),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(19),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(17),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(17),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(18),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(18),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(16),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(16),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(17),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(17),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(15),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(15),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(16),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(16),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(14),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(14),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(15),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(15),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(13),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(13),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(14),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(14),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(12),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(12),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(13),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(13),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(11),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(11),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(12),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(12),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(10),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(11),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(11),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(9),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(9),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(10),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(10),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(8),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(8),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(9),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(9),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(7),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(7),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(8),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(8),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(6),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(6),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(7),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(7),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(6),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(6),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(4),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(5),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(5),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(3),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(4),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(4),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(3),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(3),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(2),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(2),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_CarryIn_MUXCY : MUXCY_L
    port map (
      CI => NlwRenamedSig_OI_N1,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_EX_CarryIn_I,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_control_carry,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(32)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_carry_In,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_carry_In,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_EX_CarryIn_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_alu_carry_select_LUT : LUT3
    generic map(
      INIT => X"00"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_carry_In,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_carry_In,
      I2 => U0_ilmb_cntlr_lmb_select,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_control_carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_invert_result,
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_invert_result,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_Pre_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(1),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Unsigned_Op_468,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_maintain_sign_n,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_invert_result
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_I_ALU_LUT_2 : LUT4
    generic map(
      INIT => X"FA0A"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_maintain_sign_n,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_alu_AddSub_1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_I_ALU_LUT_V5 : LUT6
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_ilmb_cntlr_lmb_select,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_alu_AddSub_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(31),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(1),
      I2 => NlwRenamedSig_OI_N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_465,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_463,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(30),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_29_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(0),
      I2 => NlwRenamedSig_OI_N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_465,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_463,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(29),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_29_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(28),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_29_Q,
      I2 => NlwRenamedSig_OI_N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_465,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_463,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(28),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(28),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(27),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(28),
      I2 => NlwRenamedSig_OI_N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_465,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_463,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(27),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(27),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(26),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(27),
      I2 => NlwRenamedSig_OI_N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_465,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_463,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(26),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(26),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(25),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(26),
      I2 => NlwRenamedSig_OI_N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_465,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_463,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(25),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(25),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(25),
      I2 => NlwRenamedSig_OI_N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_465,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_463,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(24),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(23),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24),
      I2 => NlwRenamedSig_OI_N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_465,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_463,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(23),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(23),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(22),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(23),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_465,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_463,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(22),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(22),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(21),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(22),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_465,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_463,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(21),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(21),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(20),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(21),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_465,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_463,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(20),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(20),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(19),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(20),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_465,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_463,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(19),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(19),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(18),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(19),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_465,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_463,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(18),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(18),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(17),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(18),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_465,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_463,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(17),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(17),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(16),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(17),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_465,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_463,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(16),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(16),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(15),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(16),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_465,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_463,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(15),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(14),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_465,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_463,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(14),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(14),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(13),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(14),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_465,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_463,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(13),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(13),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(12),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(13),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_465,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_463,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(12),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(12),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(11),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(12),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_465,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_463,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(11),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(11),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(11),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_465,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_463,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(10),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(9),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(10),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_465,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_463,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(9),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(8),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_465,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_463,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(8),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(8),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(7),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(8),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_465,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_463,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(7),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(7),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(6),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(7),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_465,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_463,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(6),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(6),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(6),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_465,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_463,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_465,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_463,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_465,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_463,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_465,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_463,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_465,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_463,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_465,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_463,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_msb,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_465,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_463,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_alu_Result(31),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(31),
      I2 => U0_ilmb_cntlr_lmb_select,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(31),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_alu_Result(30),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(30),
      I2 => U0_ilmb_cntlr_lmb_select,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(30),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_port_BRAM_Addr(29),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(29),
      I2 => U0_ilmb_cntlr_lmb_select,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(29),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_port_BRAM_Addr(28),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(28),
      I2 => U0_ilmb_cntlr_lmb_select,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(28),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_port_BRAM_Addr(27),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(27),
      I2 => U0_ilmb_cntlr_lmb_select,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(27),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_port_BRAM_Addr(26),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(26),
      I2 => U0_ilmb_cntlr_lmb_select,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(26),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_port_BRAM_Addr(25),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(25),
      I2 => U0_ilmb_cntlr_lmb_select,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(25),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_port_BRAM_Addr(24),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(24),
      I2 => U0_ilmb_cntlr_lmb_select,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(24),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_port_BRAM_Addr(23),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(23),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask(16),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(23),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_port_BRAM_Addr(22),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(22),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask(16),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(22),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_port_BRAM_Addr(21),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(21),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask(16),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(21),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_port_BRAM_Addr(20),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(20),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask(16),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(20),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_port_BRAM_Addr(19),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(19),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask(16),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(19),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(18),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(18),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask(16),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(18),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(17),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(17),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask(16),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(17),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(16),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(16),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask(16),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(16),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(15),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(15),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(14),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(14),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(14),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(13),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(13),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(13),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(12),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(12),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(12),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(11),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(11),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(11),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(10),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(10),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(10),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(9),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(9),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(8),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(8),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(8),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(7),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(7),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(7),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(6),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(6),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(6),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(31),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(30),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(29),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(28),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(27),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(26),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(25),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(24),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(23),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(22),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(21),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(20),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(19),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(18),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(17),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(16),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(15),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(14),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(13),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(12),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(11),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(10),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(9),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(8),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(7),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(6),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(5),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(4),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(3),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(2),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(1),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(0),
      Q => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_EX_Result_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_pc_Incr,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => NlwRenamedSig_OI_N1,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_pc_Incr,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => NlwRenamedSig_OI_N1,
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_port_BRAM_Addr(29),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_ilmb_port_BRAM_Addr(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(29),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(29),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_port_BRAM_Addr(28),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_ilmb_port_BRAM_Addr(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(28),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(28),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_port_BRAM_Addr(27),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_ilmb_port_BRAM_Addr(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(27),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(27),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_port_BRAM_Addr(26),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_ilmb_port_BRAM_Addr(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(26),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(26),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_port_BRAM_Addr(25),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_ilmb_port_BRAM_Addr(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(25),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(25),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_port_BRAM_Addr(24),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_ilmb_port_BRAM_Addr(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(24),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(24),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_port_BRAM_Addr(23),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_ilmb_port_BRAM_Addr(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(23),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(23),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_port_BRAM_Addr(22),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_ilmb_port_BRAM_Addr(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(22),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(22),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_port_BRAM_Addr(21),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_ilmb_port_BRAM_Addr(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(21),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(21),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_port_BRAM_Addr(20),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_ilmb_port_BRAM_Addr(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(20),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_xor_Sum,
      LO => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_MUXCY_X_LO_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(20),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_port_BRAM_Addr(19),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_ilmb_port_BRAM_Addr(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I,
      D => U0_ilmb_port_BRAM_Addr(29),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(29),
      Q => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I,
      D => U0_ilmb_port_BRAM_Addr(28),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(28),
      Q => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I,
      D => U0_ilmb_port_BRAM_Addr(27),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(27),
      Q => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I,
      D => U0_ilmb_port_BRAM_Addr(26),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(26),
      Q => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I,
      D => U0_ilmb_port_BRAM_Addr(25),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(25),
      Q => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I,
      D => U0_ilmb_port_BRAM_Addr(24),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(24),
      Q => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I,
      D => U0_ilmb_port_BRAM_Addr(23),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(23),
      Q => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I,
      D => U0_ilmb_port_BRAM_Addr(22),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(22),
      Q => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I,
      D => U0_ilmb_port_BRAM_Addr(21),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(21),
      Q => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I,
      D => U0_ilmb_port_BRAM_Addr(20),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(20),
      Q => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I,
      D => U0_ilmb_port_BRAM_Addr(19),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(19),
      Q => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_PC_EX_DFF_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_5_I_Part_Of_Zero_Detect : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI(5),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Test_Equal_N,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero(5),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_zero
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_4_I_Part_Of_Zero_Detect : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI(4),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Test_Equal_N,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero(4),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_3_I_Part_Of_Zero_Detect : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI(3),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Test_Equal_N,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero(3),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_2_I_Part_Of_Zero_Detect : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI(2),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Test_Equal_N,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero(2),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_1_I_Part_Of_Zero_Detect : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI(1),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Test_Equal_N,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero(1),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_0_I_Part_Of_Zero_Detect : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI(0),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Test_Equal_N,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Part_Of_Zero_Carry_Start : MUXCY_L
    port map (
      CI => U0_ilmb_cntlr_lmb_select,
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Part_Of_Zero_Carry_Start_rt_1399,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sub_Carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_OpSel1_SPR_MUXCY_1 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_disable_Interrupts,
      DI => U0_ilmb_cntlr_lmb_select,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Intr_Carry_MUXCY : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_I,
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0915,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_II
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_Take_Intr_MUXCY_3 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_II,
      DI => NlwRenamedSig_OI_N1,
      S => U0_ilmb_cntlr_lmb_select,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_disable_Interrupts
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_I_correct_Carry_Select : LUT4
    generic map(
      INIT => X"00F0"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_ALU_Carry,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_Select
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_4 : LUT3
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_2_1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_2_2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_Carry_MUXCY : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sub_Carry,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_Select,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_iFetch_MuxCY_3 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry2,
      DI => U0_ilmb_cntlr_lmb_select,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_n,
      LO => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_iFetch_MuxCY_3_LO_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_Take_Intr_MUXCY_2 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_I,
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_Take_Intr_MUXCY_2_rt_1400,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_II
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_iFetch_MuxCY_2 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry1,
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_n,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_MUXCY_JUMP_CARRY3 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_Carry2,
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_carry3_sel,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_jump
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT2 : LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward2_2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT1 : LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward1_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_2 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_2_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_1 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT1 : LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward2_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_3 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_2_2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT2 : LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward1_2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_MUXCY_JUMP_CARRY2 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_Carry1,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_DI2,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_jump2,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_Carry2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Correct_Carry_MUXCY : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_new_Carry,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_MSR_Carry,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_write_Carry,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_Take_Intr_MUXCY_1 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT4 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward2_1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward2_2,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward2_3,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_I_S,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT4 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward1_1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward1_2,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward1_3,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_I_S,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT3 : LUT3
    generic map(
      INIT => X"90"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1311,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward2_3
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT3 : LUT3
    generic map(
      INIT => X"90"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1311,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward1_3
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_iFetch_MuxCY_1 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      DI => U0_ilmb_cntlr_lmb_select,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_buffer_Full,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_di2_LUT4 : LUT4
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val2_N,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1311,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_DI2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_jump2_LUT4 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1311,
      I1 => NlwRenamedSig_OI_N1,
      I2 => NlwRenamedSig_OI_N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_jump2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_of_PipeRun_without_dready_LUT4 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mul_Handling_mbar_first_1316,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_1300,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_without_dready
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_of_PipeRun_Select_LUT4 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mul_Handling_mbar_first_1316,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_1300,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_Select
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_di1_LUT3 : LUT3
    generic map(
      INIT => X"B4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_neg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_DI,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_DI1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_jump1_LUT3 : LUT3
    generic map(
      INIT => X"B4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_neg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_S,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_jump1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_MUXCY_JUMP_CARRY : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_zero,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_DI1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_jump1,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_Carry1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_New_Carry_MUXCY : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Carry,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(1),
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_New_Carry_MUXCY_rt_1401,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_new_Carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_of_PipeRun_MuxCY_1 : MUXCY_L
    port map (
      CI => U0_dlmb_LMB_Ready,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_without_dready,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_Select,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_I_LUT : LUT4
    generic map(
      INIT => X"F800"
    )
    port map (
      I0 => U0_dlmb_LMB_Ready,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_dready_Valid,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_other_Write,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Valid_Reg,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_I_S
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_clean_iReady_MuxCY : MUXCY_L
    port map (
      CI => U0_ilmb_Sl_Ready,
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_clean_iReady_MuxCY_rt_1402,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Reg_Test_Equal_N_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_N_i,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Test_Equal_N
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Reg_Test_Equal_FDSE : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Test_Equal
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Use_Reg_Neg_DI_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_DI_i,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_DI
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Use_Reg_Neg_S_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_S_i,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_S
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val1_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val1_i,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force2_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2_i,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force1_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force1_i,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_Carry_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_II,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_carry_In
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_OP1_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I(1),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_OP0_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I(0),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_BIP_I : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_instr_OF_9_MUX_4392_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable10,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_BIP_I_1293
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Compare_Instr : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_instr_OF_31_MUX_4230_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable10,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Compare_Instr_469
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(10),
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable28,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I_1267
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Unsigned_Op : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(14),
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable11,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Unsigned_Op_468
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable26,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing_1296
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable10,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_1 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable10,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(6),
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable10,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_1 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_7_1_1205,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_2 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_8_1_1206,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_3 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_9_1_1207,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_4 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(10),
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable10,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_is_sleep : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(6),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_is_sleep_485
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper_1 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_FPU_Cond_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(9),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_FPU_Cond(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_FPU_Cond_1 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(10),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_FPU_Cond(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Carry_In : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Carry_In_464
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4393_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable10,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I_1292
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_PWR_12_o_MUX_4239_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable11,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16_466
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_take_Intr_Now_AND_112_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_471
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_PWR_12_o_MUX_4238_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable11,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8_467
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_instr_OF_4_equal_54_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable26,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i_479
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0242,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable26,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_480
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_s_I1,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21_AND_22_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable3,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_1298
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_select_ALU_Carry : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_0_INV_44_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable10,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_select_ALU_Carry_1297
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_s_I1,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_IExt_Exception_AND_20_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable3,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_1300
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_s_I1,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21_AND_21_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable3,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I_1299
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_disable_Interrupts,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable11,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6_Select_92_o_1232,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I_1309
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_3_take_Intr_Now_AND_107_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_463
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_decode_I : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_mbar_decode,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_decode_I_1310
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Write_DIV_result : FDR
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_s_I_0,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Write_DIV_result_1313
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_LWX_SWX_Carry,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_s_I_0,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready_1314
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_EX_First_Cycle : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_EX_First_Cycle_1315
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mul_Handling_mbar_first : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4150_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mul_Handling_mbar_first_1316
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_delay : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_delay_1317
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_0_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(0),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_1_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(1),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_2_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(2),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_3_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(3),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_4_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(4),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_5_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(5),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_6_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(6),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_7_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(7),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_8_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(8),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_9_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(9),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_10_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(10),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_11_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(11),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_12_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(12),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_13_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(13),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_14_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(14),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_15_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(15),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_16_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(16),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_17_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(17),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_18_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(18),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_19_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(19),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_20_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(20),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_21_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(21),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_22_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(22),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_23_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(23),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_24_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(24),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_25_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(25),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_26_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(26),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_27_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(27),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_28_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(28),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_29_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(29),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_30_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(30),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_31_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_ilmb_port_BRAM_Din(31),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_1_buffer_Addr_XORCY_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Carry(2),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_buffer_Addr_S_I(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_2_buffer_Addr_XORCY_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Carry(3),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_buffer_Addr_S_I(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_2_buffer_Addr_MUXCY_L : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Carry(3),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(2),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Carry(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_1_buffer_Addr_MUXCY_L : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Carry(2),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(1),
      LO => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_1_buffer_Addr_MUXCY_L_LO_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_3_buffer_Addr_XORCY_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_buffer_Addr_S_I(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_3_buffer_Addr_MUXCY_L : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(3),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Carry(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_of_valid_FDR_I : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_of_Valid_early,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_3_FDS_I : FDS
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_buffer_Addr_S_I(3),
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_2_FDS_I : FDS
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_buffer_Addr_S_I(2),
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_1_FDS_I : FDS
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_buffer_Addr_S_I(1),
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_byte_selects_i_INST : LUT6_2
    generic map(
      INIT => X"7887877899996666"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(31),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(30),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(0),
      I4 => U0_ilmb_cntlr_lmb_select,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(0),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_low_addr_i_INST : LUT6_2
    generic map(
      INIT => X"8778877866666666"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(31),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(30),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(0),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_low_addr_i(0),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_low_addr_i(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_ADDR_LOW_ADDR_OUT_LUT6 : LUT6_2
    generic map(
      INIT => X"0CC00CC000A000A0"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_low_addr_i(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_low_addr_i(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_480,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i_479,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_ADDR_LOW_ADDR_OUT_LUT6_O6_UNCONNECTED,
      O5 => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_ADDR_LOW_ADDR_OUT_LUT6_O5_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_3_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(19),
      I1 => U0_dlmb_port_BRAM_Dout(27),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(23),
      I3 => U0_dlmb_port_BRAM_Dout(31),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_480,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_dlmb_port_BRAM_Dout(23),
      O5 => U0_dlmb_port_BRAM_Dout(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_2_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(18),
      I1 => U0_dlmb_port_BRAM_Dout(26),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(22),
      I3 => U0_dlmb_port_BRAM_Dout(30),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_480,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_dlmb_port_BRAM_Dout(22),
      O5 => U0_dlmb_port_BRAM_Dout(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_1_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(17),
      I1 => U0_dlmb_port_BRAM_Dout(25),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(21),
      I3 => U0_dlmb_port_BRAM_Dout(29),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_480,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_dlmb_port_BRAM_Dout(21),
      O5 => U0_dlmb_port_BRAM_Dout(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_0_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(16),
      I1 => U0_dlmb_port_BRAM_Dout(24),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(20),
      I3 => U0_dlmb_port_BRAM_Dout(28),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_480,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_dlmb_port_BRAM_Dout(20),
      O5 => U0_dlmb_port_BRAM_Dout(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WriteSel_WRITE_MSB_SEL_I : 
LUT6_2
    generic map(
      INIT => X"1111111155555555"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_480,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i_479,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_ReadSel_READ_SEL_I : 
LUT6_2
    generic map(
      INIT => X"03300330FFAFFFAF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_480,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i_479,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_BE_BYTE_2_3_I : LUT6_2
    generic map(
      INIT => X"151F151F454F454F"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_480,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i_479,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_dlmb_M_BE(0),
      O5 => U0_dlmb_M_BE(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_BE_BYTE_0_1_I : LUT6_2
    generic map(
      INIT => X"2A2F2A2F8A8F8A8F"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_480,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i_479,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_ilmb_cntlr_lmb_select,
      O6 => U0_dlmb_M_BE(2),
      O5 => U0_dlmb_M_BE(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_7_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(16),
      I1 => U0_dlmb_LMB_ReadDBus(0),
      I2 => U0_dlmb_LMB_ReadDBus(24),
      I3 => U0_dlmb_LMB_ReadDBus(8),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0),
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(24),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_6_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(17),
      I1 => U0_dlmb_LMB_ReadDBus(1),
      I2 => U0_dlmb_LMB_ReadDBus(25),
      I3 => U0_dlmb_LMB_ReadDBus(9),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0),
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(25),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_5_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(18),
      I1 => U0_dlmb_LMB_ReadDBus(2),
      I2 => U0_dlmb_LMB_ReadDBus(26),
      I3 => U0_dlmb_LMB_ReadDBus(10),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0),
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(26),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_4_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(19),
      I1 => U0_dlmb_LMB_ReadDBus(3),
      I2 => U0_dlmb_LMB_ReadDBus(27),
      I3 => U0_dlmb_LMB_ReadDBus(11),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0),
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(27),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_3_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(20),
      I1 => U0_dlmb_LMB_ReadDBus(4),
      I2 => U0_dlmb_LMB_ReadDBus(28),
      I3 => U0_dlmb_LMB_ReadDBus(12),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0),
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(28),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_2_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(21),
      I1 => U0_dlmb_LMB_ReadDBus(5),
      I2 => U0_dlmb_LMB_ReadDBus(29),
      I3 => U0_dlmb_LMB_ReadDBus(13),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0),
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(29),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_1_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(22),
      I1 => U0_dlmb_LMB_ReadDBus(6),
      I2 => U0_dlmb_LMB_ReadDBus(30),
      I3 => U0_dlmb_LMB_ReadDBus(14),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0),
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(30),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_0_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(23),
      I1 => U0_dlmb_LMB_ReadDBus(7),
      I2 => U0_dlmb_LMB_ReadDBus(31),
      I3 => U0_dlmb_LMB_ReadDBus(15),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0),
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(31),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_7_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Dout(31),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(23),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(7),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0),
      O6 => U0_dlmb_port_BRAM_Dout(7),
      O5 => U0_dlmb_port_BRAM_Dout(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_6_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Dout(30),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(14),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(22),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(6),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0),
      O6 => U0_dlmb_port_BRAM_Dout(6),
      O5 => U0_dlmb_port_BRAM_Dout(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_5_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Dout(29),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(13),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(21),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(5),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0),
      O6 => U0_dlmb_port_BRAM_Dout(5),
      O5 => U0_dlmb_port_BRAM_Dout(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_4_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Dout(28),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(12),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(20),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(4),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0),
      O6 => U0_dlmb_port_BRAM_Dout(4),
      O5 => U0_dlmb_port_BRAM_Dout(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_3_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Dout(27),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(11),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(19),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(3),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0),
      O6 => U0_dlmb_port_BRAM_Dout(3),
      O5 => U0_dlmb_port_BRAM_Dout(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_2_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Dout(26),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(10),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(18),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(2),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0),
      O6 => U0_dlmb_port_BRAM_Dout(2),
      O5 => U0_dlmb_port_BRAM_Dout(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_1_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Dout(25),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(17),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(1),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0),
      O6 => U0_dlmb_port_BRAM_Dout(1),
      O5 => U0_dlmb_port_BRAM_Dout(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_0_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Dout(24),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(8),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(16),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(0),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0),
      O6 => U0_dlmb_port_BRAM_Dout(0),
      O5 => U0_dlmb_port_BRAM_Dout(8)
    );
  U0_dlmb_POR_FF_I : FDS
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      S => U0_LMB_Rst_28,
      Q => U0_dlmb_LMB_Rst
    );
  U0_dlmb_cntlr_lmb_as : FDR
    port map (
      C => Clk,
      D => U0_dlmb_port_BRAM_EN,
      R => U0_dlmb_LMB_Rst,
      Q => U0_dlmb_cntlr_lmb_as_1356
    );
  U0_dlmb_cntlr_Sl_Rdy : FDR
    port map (
      C => Clk,
      D => U0_dlmb_cntlr_lmb_select,
      R => U0_dlmb_LMB_Rst,
      Q => U0_dlmb_cntlr_Sl_Rdy_1355
    );
  U0_filter_reset_reset_vec_2_filter_reset_reset_vec_1_OR_2_o1 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => U0_filter_reset_reset_vec(1),
      I1 => U0_filter_reset_reset_vec(0),
      I2 => U0_filter_reset_reset_vec(2),
      O => U0_filter_reset_reset_vec_2_filter_reset_reset_vec_1_OR_2_o
    );
  U0_ilmb_cntlr_Sl_Ready_i1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_ilmb_cntlr_Sl_Rdy_23,
      I1 => U0_ilmb_cntlr_lmb_as_22,
      O => U0_ilmb_Sl_Ready
    );
  U0_iomodule_0_uart_status_read1 : LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(4),
      I1 => U0_iomodule_0_lmb_abus_Q(3),
      I2 => U0_iomodule_0_lmb_abus_Q(2),
      I3 => U0_iomodule_0_lmb_abus_Q(5),
      I4 => U0_iomodule_0_lmb_abus_Q(1),
      I5 => U0_iomodule_0_lmb_reg_read_214,
      O => U0_iomodule_0_uart_status_read
    );
  U0_iomodule_0_uart_rx_read1 : LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(4),
      I1 => U0_iomodule_0_lmb_abus_Q(3),
      I2 => U0_iomodule_0_lmb_abus_Q(2),
      I3 => U0_iomodule_0_lmb_abus_Q(5),
      I4 => U0_iomodule_0_lmb_abus_Q(1),
      I5 => U0_iomodule_0_lmb_reg_read_214,
      O => U0_iomodule_0_uart_rx_read
    );
  U0_iomodule_0_LMB_ReadStrobe_LMB_AddrStrobe_AND_329_o1 : LUT6
    generic map(
      INIT => X"0040000000000000"
    )
    port map (
      I0 => U0_dlmb_M_ABus(1),
      I1 => U0_dlmb_M_ABus(0),
      I2 => U0_dlmb_port_BRAM_EN,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing_1296,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1311,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_1300,
      O => U0_iomodule_0_LMB_ReadStrobe_LMB_AddrStrobe_AND_329_o
    );
  U0_iomodule_0_Mmux_gpo1_write11 : LUT5
    generic map(
      INIT => X"00000040"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(0),
      I1 => U0_iomodule_0_GND_4318_o_lmb_reg_write_AND_333_o1,
      I2 => U0_iomodule_0_lmb_abus_Q(3),
      I3 => U0_iomodule_0_lmb_abus_Q(4),
      I4 => U0_iomodule_0_lmb_abus_Q(5),
      O => U0_iomodule_0_gpo1_write
    );
  U0_iomodule_0_Mmux_uart_tx_write11 : LUT5
    generic map(
      INIT => X"00000040"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(0),
      I1 => U0_iomodule_0_GND_4318_o_lmb_reg_write_AND_333_o1,
      I2 => U0_iomodule_0_lmb_abus_Q(5),
      I3 => U0_iomodule_0_lmb_abus_Q(3),
      I4 => U0_iomodule_0_lmb_abus_Q(4),
      O => U0_iomodule_0_uart_tx_write
    );
  U0_iomodule_0_GND_4318_o_lmb_reg_write_AND_333_o11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(1),
      I1 => U0_iomodule_0_lmb_abus_Q(2),
      I2 => U0_iomodule_0_lmb_reg_write_253,
      O => U0_iomodule_0_GND_4318_o_lmb_reg_write_AND_333_o1
    );
  U0_iomodule_0_Sl_Ready1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_read_Q_254,
      I1 => U0_iomodule_0_lmb_reg_write_253,
      O => U0_dlmb_Sl_Ready(1)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(1),
      I1 => U0_iomodule_0_lmb_abus_Q(4),
      I2 => U0_iomodule_0_lmb_abus_Q(5),
      I3 => U0_iomodule_0_lmb_abus_Q(2),
      I4 => U0_iomodule_0_lmb_reg_read_214,
      I5 => U0_iomodule_0_lmb_abus_Q(3),
      O => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd1 : LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(1),
      I1 => U0_iomodule_0_lmb_abus_Q(3),
      I2 => U0_iomodule_0_lmb_abus_Q(4),
      I3 => U0_iomodule_0_lmb_abus_Q(5),
      I4 => U0_iomodule_0_lmb_abus_Q(2),
      I5 => U0_iomodule_0_lmb_reg_read_214,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Run_tx_Start_AND_367_o1 : LUT3
    generic map(
      INIT => X"51"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_343,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_345,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_serial_Data_344,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Run_tx_Start_AND_367_o
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_mux_4511 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(2),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(4),
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(5),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_45
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_mux_2311 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(2),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(2),
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(3),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_23
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_mux_0111 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(2),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(1),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_01
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_mux_6711 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(2),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(6),
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(7),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_67
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_8_11 : LUT4
    generic map(
      INIT => X"BA8A"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(8),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_378,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(7),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(8)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_7_11 : LUT4
    generic map(
      INIT => X"BA8A"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(7),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_378,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(6),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(7)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_6_11 : LUT4
    generic map(
      INIT => X"BA8A"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(6),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_378,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(5),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(6)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_4_11 : LUT4
    generic map(
      INIT => X"BA8A"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(4),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_378,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(3),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(4)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_3_11 : LUT4
    generic map(
      INIT => X"BA8A"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(3),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_378,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(2),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(3)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_5_11 : LUT4
    generic map(
      INIT => X"BA8A"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(5),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_378,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(4),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(5)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_2_11 : LUT4
    generic map(
      INIT => X"BA8A"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(2),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_378,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(1),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_1_11 : LUT4
    generic map(
      INIT => X"BA8A"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_378,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(0),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Frame_Error1 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Interrupt_i_291,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_378,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Frame_Error
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_recycle1 : LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_378,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_recycle
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_stop_Bit_Position_GND_4352_o_MUX_4583_o11 : LUT5
    generic map(
      INIT => X"40000000"
    )
    port map (
      I0 => U0_LMB_Rst_28,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Interrupt_i_291,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(0),
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I4 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_378,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_GND_4352_o_MUX_4583_o
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_previous_RX_GND_4352_o_MUX_4564_o11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_LMB_Rst_28,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(0),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_previous_RX_GND_4352_o_MUX_4564_o
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_RX_PWR_90_o_MUX_4561_o11 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_LMB_Rst_28,
      I1 => UART_Rx,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_PWR_90_o_MUX_4561_o
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_start_Edge_Detected_GND_4352_o_MUX_4566_o11 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => U0_LMB_Rst_28,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_previous_RX_381,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_379,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(0),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected_GND_4352_o_MUX_4566_o
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_n0073_inv1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_LMB_Rst_28,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Interrupt_i_291,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_rst_cnt
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_Mmux_op2_I11 : LUT6
    generic map(
      INIT => X"CC55CC50CC00CC50"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(7),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(23),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(23),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_Mmux_op2_I11 : LUT6
    generic map(
      INIT => X"CC55CC50CC00CC50"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(6),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(22),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(22),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_Mmux_op2_I11 : LUT6
    generic map(
      INIT => X"CC55CC50CC00CC50"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(21),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(21),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_Mmux_op2_I11 : LUT6
    generic map(
      INIT => X"CC55CC50CC00CC50"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(20),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(20),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_Mmux_op2_I11 : LUT6
    generic map(
      INIT => X"CC55CC50CC00CC50"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(19),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(19),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_Mmux_op2_I11 : LUT6
    generic map(
      INIT => X"CC55CC50CC00CC50"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(18),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(18),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_Mmux_op2_I11 : LUT6
    generic map(
      INIT => X"CC55CC50CC00CC50"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(17),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(17),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_Mmux_op2_I11 : LUT6
    generic map(
      INIT => X"CC55CC50CC00CC50"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(16),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(16),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Mmux_op2_I11 : LUT6
    generic map(
      INIT => X"CC55CC50CC00CC50"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(8),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(24),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(24),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Mmux_op1_SPR11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(24),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Mmux_op2_I11 : LUT6
    generic map(
      INIT => X"CC55CC50CC00CC50"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(25),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(25),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Mmux_op1_SPR11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(25),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Mmux_op2_I11 : LUT6
    generic map(
      INIT => X"CC55CC50CC00CC50"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(13),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(29),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(29),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Mmux_op1_SPR11 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_carry,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(29),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_Mmux_op2_I11 : LUT6
    generic map(
      INIT => X"CC55CC50CC00CC50"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(14),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(30),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(30),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_Mmux_op1_SPR11 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_enable_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_Mmux_op2_I11 : LUT6
    generic map(
      INIT => X"CC55CC50CC00CC50"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(31),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(31),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Mmux_op2_I11 : LUT6
    generic map(
      INIT => X"CC55CC50CC00CC50"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(12),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(28),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(28),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Mmux_op1_SPR11 : LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_bip_Active,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(28),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Mmux_op2_I11 : LUT6
    generic map(
      INIT => X"CCFFCCFACCAACCFA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(11),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(27),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(27),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Mmux_op1_SPR11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(27),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Mmux_op2_I11 : LUT6
    generic map(
      INIT => X"CC55CC50CC00CC50"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(10),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(26),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(26),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Mmux_op1_SPR11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_pc_OF_I(26),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_Mmux_op1_SPR11 : LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_carry,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_PC,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_maintain_sign_n1 : LUT3
    generic map(
      INIT => X"D7"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Compare_Instr_469,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_maintain_sign_n
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_21 : LUT4
    generic map(
      INIT => X"EA40"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16_466,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8_467,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(16),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_111 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8_467,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16_466,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Mmux_msb11 : LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_FPU_Cond(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_FPU_Cond(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Carry_In_464,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_msb
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend_0_1 : LUT5
    generic map(
      INIT => X"EFEA4540"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8_467,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(16),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16_466,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i_481,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Mmux_data_Read_Mask_16_11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8_467,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i_482,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Mmux_rst_Values_II11 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1311,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_BIP_I_1293,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Mmux_rst_Values_II31 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_disable_Interrupts,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_5_1 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_neg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(3),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(4),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_4_1 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(11),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(6),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(7),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(8),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(9),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_3_1 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(12),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(13),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(14),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(15),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(16),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(17),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_2_1 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(18),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(19),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(20),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(21),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(22),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(23),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_1_1 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(24),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(25),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(26),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(27),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(28),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(29),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_0_1 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(30),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(31),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_mbar_decode1 : LUT6
    generic map(
      INIT => X"0040000000000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_disable_Interrupts,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_0_equal_114_o_0_1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_mbar_decode
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4393_o11 : LUT6
    generic map(
      INIT => X"0040000000000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_0_equal_114_o_0_1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4393_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_lwx_swx_Write_Carry_i1 : LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1311,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_1300,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I_1299,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_1298,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_LWX_SWX_Write_Carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_PWR_12_o_MUX_4239_o11 : LUT6
    generic map(
      INIT => X"0000000800000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_25_equal_70_o,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_0_equal_114_o_0_1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_PWR_12_o_MUX_4239_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_PWR_12_o_MUX_4238_o11 : LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_25_equal_70_o,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_0_equal_114_o_0_1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_PWR_12_o_MUX_4238_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_take_Intr_Now_Early_AND_179_o1 : LUT5
    generic map(
      INIT => X"00AE00AA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_II,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_0_equal_114_o_0_1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable31 : LUT5
    generic map(
      INIT => X"FFFF2220"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_1300,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      I2 => U0_dlmb_LMB_Ready,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready_1314,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable3
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_s_I11 : LUT4
    generic map(
      INIT => X"FFA8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_1300,
      I1 => U0_dlmb_LMB_Ready,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready_1314,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_s_I1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_7_1 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_disable_Interrupts,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(7),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_7_1_1205
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_8_1 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_disable_Interrupts,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(8),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_8_1_1206
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_9_1 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_disable_Interrupts,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_9_1_1207
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_use_ALU_Carry11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_ALU_Carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Write1 : LUT6
    generic map(
      INIT => X"FFFFFFFF20202220"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1311,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0181,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_other_Write,
      I3 => U0_dlmb_LMB_Ready,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing_1296,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_delay_1317,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_take_Intr_Now_AND_112_o1 : LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_disable_Interrupts,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_delay_slot_jump,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_0_equal_114_o_0_1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_take_Intr_Now_AND_112_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Imm_Instr1 : LUT6
    generic map(
      INIT => X"0000000800000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_disable_Interrupts,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_0_equal_114_o_0_1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21_AND_22_o1 : LUT5
    generic map(
      INIT => X"40000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(5),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21_AND_21_o1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21_AND_22_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21_AND_21_o2 : LUT5
    generic map(
      INIT => X"00004000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21_AND_21_o1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(5),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21_AND_21_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Reg_Test_Equal_N_i11 : LUT5
    generic map(
      INIT => X"00101000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_disable_Interrupts,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_0_equal_115_o_0_1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(10),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(8),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_N_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force_Val2_n_i11 : LUT5
    generic map(
      INIT => X"FFFFD515"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_0_equal_99_o,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_0_equal_114_o_0_1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_disable_Interrupts,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val2_n_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable281 : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_disable_Interrupts,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_0_equal_99_o,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable28
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_i_AS_I1 : LUT6
    generic map(
      INIT => X"5FFF133300000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_decode_I_1310,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_1308,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mul_Handling_mbar_first_1316,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1311,
      I4 => U0_ilmb_Sl_Ready,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry2,
      O => U0_ilmb_port_BRAM_EN
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_use_Reg_Neg_DI_i11 : LUT5
    generic map(
      INIT => X"00044000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_disable_Interrupts,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_0_equal_115_o_0_1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(10),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(8),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_DI_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_use_Reg_Neg_S_i11 : LUT5
    generic map(
      INIT => X"00044000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_disable_Interrupts,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_0_equal_115_o_0_1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(10),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(8),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_S_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable111 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable11
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable101 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_disable_Interrupts,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable10
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21_AND_21_o11 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21_AND_21_o1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_0_equal_114_o_0_11 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_0_equal_114_o_0_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_I11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_disable_Interrupts,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_I21 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_disable_Interrupts,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_instr_OF_9_MUX_4392_o11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_0_equal_99_o,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_instr_OF_9_MUX_4392_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_instr_OF_31_MUX_4230_o11 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_instr_OF_31_MUX_4230_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Reg_Test_Equal_i11 : LUT5
    generic map(
      INIT => X"FFEBFFFF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(10),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(8),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_disable_Interrupts,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_0_equal_115_o_0_1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_jump_carry3_sel11 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I_1309,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_carry3_sel
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_s_I_01 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_s_I_0
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PC_Write1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_ilmb_port_BRAM_EN,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0181_0_1 : LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0181
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n02421 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0242
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_3_take_Intr_Now_AND_107_o1 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_disable_Interrupts,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_3_take_Intr_Now_AND_107_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_25_equal_70_o_25_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(9),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(10),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_25_equal_70_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_instr_OF_4_equal_54_o1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_instr_OF_4_equal_54_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_reservation_AND_30_o1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_1307,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_1298,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_LWX_SWX_Carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_delay_slot_jump1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_1301,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_delay_slot_jump
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select1 : LUT4
    generic map(
      INIT => X"AAAB"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_1301,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I_1309,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_471,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_S1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1311,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_1305,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_write_Carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_other_Write1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_1306,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Write_DIV_result_1313,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_other_Write
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Mxor_buffer_Addr_Sum_3_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Mxor_buffer_Addr_Sum_1_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Mxor_buffer_Addr_Sum_2_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_of_Valid_early1 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_buffer_Addr_S_I(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_buffer_Addr_S_I(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_buffer_Addr_S_I(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_of_Valid_early
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Full_I1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_buffer_Full
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr
    );
  U0_dlmb_DBus_Oring_Res_30_1 : LUT6
    generic map(
      INIT => X"FFFEFFFCAAAA0000"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Din(30),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(1),
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(1),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(1),
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_Sl_Ready(1),
      O => U0_dlmb_LMB_ReadDBus(30)
    );
  U0_dlmb_DBus_Oring_Res_29_1 : LUT6
    generic map(
      INIT => X"FFFEFFFCAAAA0000"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Din(29),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(2),
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(2),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(2),
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_Sl_Ready(1),
      O => U0_dlmb_LMB_ReadDBus(29)
    );
  U0_dlmb_DBus_Oring_Res_27_1 : LUT6
    generic map(
      INIT => X"FFFEFFFCAAAA0000"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Din(27),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(4),
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(4),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(4),
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_Sl_Ready(1),
      O => U0_dlmb_LMB_ReadDBus(27)
    );
  U0_dlmb_DBus_Oring_Res_24_1 : LUT6
    generic map(
      INIT => X"FFFEFFFCAAAA0000"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Din(24),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(7),
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(7),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(7),
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_Sl_Ready(1),
      O => U0_dlmb_LMB_ReadDBus(24)
    );
  U0_dlmb_cntlr_Sl_Ready_i1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_dlmb_cntlr_Sl_Rdy_1355,
      I1 => U0_dlmb_cntlr_lmb_as_1356,
      O => U0_dlmb_Sl_Ready(0)
    );
  U0_dlmb_cntlr_lmb_we_3_3_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => U0_dlmb_M_WriteStrobe,
      I1 => U0_dlmb_M_ABus(0),
      I2 => U0_dlmb_M_BE(3),
      O => U0_dlmb_port_BRAM_WEN(3)
    );
  U0_dlmb_cntlr_lmb_we_2_2_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => U0_dlmb_M_WriteStrobe,
      I1 => U0_dlmb_M_ABus(0),
      I2 => U0_dlmb_M_BE(2),
      O => U0_dlmb_port_BRAM_WEN(2)
    );
  U0_dlmb_cntlr_lmb_we_1_1_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => U0_dlmb_M_WriteStrobe,
      I1 => U0_dlmb_M_ABus(0),
      I2 => U0_dlmb_M_BE(1),
      O => U0_dlmb_port_BRAM_WEN(1)
    );
  U0_dlmb_cntlr_lmb_we_0_0_1 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => U0_dlmb_M_WriteStrobe,
      I1 => U0_dlmb_M_ABus(0),
      I2 => U0_dlmb_M_BE(0),
      O => U0_dlmb_port_BRAM_WEN(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_Mmux_op2_I12 : LUT6
    generic map(
      INIT => X"FFFF0504FFFF0004"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_Mmux_op2_I1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(9),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_Mmux_op2_I12 : LUT6
    generic map(
      INIT => X"FFFF0504FFFF0004"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(8),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_Mmux_op2_I1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(8),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_Mmux_op2_I12 : LUT6
    generic map(
      INIT => X"FFFF0504FFFF0004"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(7),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_Mmux_op2_I1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(7),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_Mmux_op2_I12 : LUT6
    generic map(
      INIT => X"FFFF0504FFFF0004"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(6),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_Mmux_op2_I1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(6),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_Mmux_op2_I12 : LUT6
    generic map(
      INIT => X"FFFF0504FFFF0004"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_Mmux_op2_I1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_Mmux_op2_I12 : LUT6
    generic map(
      INIT => X"FFFF0504FFFF0004"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_Mmux_op2_I1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_Mmux_op2_I12 : LUT6
    generic map(
      INIT => X"FFFF0504FFFF0004"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_Mmux_op2_I1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_Mmux_op2_I12 : LUT6
    generic map(
      INIT => X"FFFF0504FFFF0004"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_Mmux_op2_I1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_Mmux_op2_I12 : LUT6
    generic map(
      INIT => X"FFFF0504FFFF0004"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_Mmux_op2_I1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_Mmux_op2_I12 : LUT6
    generic map(
      INIT => X"FFFF0504FFFF0004"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(11),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_Mmux_op2_I1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(11),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12 : LUT6
    generic map(
      INIT => X"FFFF0504FFFF0004"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(10),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(10),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_Mmux_op2_I1_SW0 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_471,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(0),
      O => N2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_Mmux_op2_I1 : LUT6
    generic map(
      INIT => X"F055F044F000F044"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(0),
      I2 => N2,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o11 : LUT5
    generic map(
      INIT => X"A8A8AAA8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mul_Handling_mbar_first_1316,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_EX_First_Cycle_1315,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_1302,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_1308,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o12 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o11_1373
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_PWR_12_o_GND_12_o_MUX_4170_o12 : LUT6
    generic map(
      INIT => X"0000000110101011"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(12),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(13),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_PWR_12_o_GND_12_o_MUX_4170_o11
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_OpSel1_PC1_SW0 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(15),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      O => N12
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_OpSel1_PC1 : LUT6
    generic map(
      INIT => X"FFCEFFCCFF00FF00"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_disable_Interrupts,
      I4 => N12,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_0_equal_114_o_0_1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_PC
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_ex_Valid_inHibit_EX_MUX_4104_o1 : LUT6
    generic map(
      INIT => X"44544444EEFEEEEE"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      I1 => N14,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I_1309,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_Carry2,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_delay_slot_jump,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_rstpot
    );
  U0_dlmb_DBus_Oring_tmp_or_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(0),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(0),
      O => N16
    );
  U0_dlmb_DBus_Oring_tmp_or : LUT6
    generic map(
      INIT => X"FFFEFFFCAAAA0000"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Din(31),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_0_Q,
      I3 => N16,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_Sl_Ready(1),
      O => U0_dlmb_LMB_ReadDBus(31)
    );
  U0_dlmb_DBus_Oring_Res_28_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(3),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(3),
      O => N18
    );
  U0_dlmb_DBus_Oring_Res_28_Q : LUT6
    generic map(
      INIT => X"FFFEFFFCAAAA0000"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Din(28),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(3),
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_3_Q,
      I3 => N18,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_Sl_Ready(1),
      O => U0_dlmb_LMB_ReadDBus(28)
    );
  U0_dlmb_DBus_Oring_Res_26_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(5),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(5),
      O => N20
    );
  U0_dlmb_DBus_Oring_Res_26_Q : LUT6
    generic map(
      INIT => X"FFFEFFFCAAAA0000"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Din(26),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(5),
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_5_Q,
      I3 => N20,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_Sl_Ready(1),
      O => U0_dlmb_LMB_ReadDBus(26)
    );
  U0_dlmb_DBus_Oring_Res_25_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(6),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(6),
      O => N22
    );
  U0_dlmb_DBus_Oring_Res_25_Q : LUT6
    generic map(
      INIT => X"FFFEFFFCAAAA0000"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Din(25),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(6),
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_6_Q,
      I3 => N22,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_Sl_Ready(1),
      O => U0_dlmb_LMB_ReadDBus(25)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i : FDS
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_glue_rst_1381,
      S => U0_LMB_Rst_28,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_303
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error_glue_set_1382,
      R => U0_LMB_Rst_28,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error_434
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error_glue_set_1383,
      R => U0_LMB_Rst_28,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error_435
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_28_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_28_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set_1384,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II(28),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_bip_Active
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set_1386,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II(29),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_30_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_30_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set_1387,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II(30),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_enable_Interrupt
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => NlwRenamedSig_OI_N1,
      D => NlwRenamedSig_OI_N1,
      Q => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE_Q_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val2_FDRSE : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val2_FDRSE_glue_set_1388,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val2_N
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_glue_set_1389,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_1306
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_glue_set : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_disable_Interrupts,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_GND_12_o_MUX_4170_o,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_glue_set_1389
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_glue_set_1390,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_1305
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_glue_set_1391,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_465
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i_glue_set_1392,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i_481
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i_glue_set_1393,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i_482
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_glue_set_1394,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_1302
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_glue_set_1395,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_1304
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n : FDS
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_glue_rst_1396,
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_1303
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_glue_set_1397,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_1308
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_glue_set_1398,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_1307
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Part_Of_Zero_Carry_Start_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Test_Equal,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Part_Of_Zero_Carry_Start_rt_1399
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_Take_Intr_MUXCY_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_Take_Intr_MUXCY_2_rt_1400
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_New_Carry_MUXCY_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_select_ALU_Carry_1297,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_New_Carry_MUXCY_rt_1401
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_clean_iReady_MuxCY_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_1303,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_clean_iReady_MuxCY_rt_1402
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_rstpot,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1311
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_rstpot_1407,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_304
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_rstpot_1408,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_343
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_rstpot_1409,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_345
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I_rstpot_1410,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I_1312
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i_rstpot1_1411,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i_1294
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_rstpot1_1412,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_1295
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val2_FDRSE_glue_set : LUT5
    generic map(
      INIT => X"FEEEF444"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val2_N,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_1301,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val2_n_i,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val2_FDRSE_glue_set_1388
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_Mmux_op2_I11 : LUT4
    generic map(
      INIT => X"B800"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(9),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_471,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_Mmux_op2_I1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_Mmux_op2_I11 : LUT4
    generic map(
      INIT => X"B800"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(8),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_471,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_Mmux_op2_I1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_Mmux_op2_I11 : LUT4
    generic map(
      INIT => X"B800"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(7),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_471,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_Mmux_op2_I1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_Mmux_op2_I11 : LUT4
    generic map(
      INIT => X"B800"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(6),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_471,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_Mmux_op2_I1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_Mmux_op2_I11 : LUT4
    generic map(
      INIT => X"B800"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_471,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_Mmux_op2_I1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_Mmux_op2_I11 : LUT4
    generic map(
      INIT => X"B800"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_471,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_Mmux_op2_I1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_Mmux_op2_I11 : LUT4
    generic map(
      INIT => X"B800"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_471,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_Mmux_op2_I1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_Mmux_op2_I11 : LUT4
    generic map(
      INIT => X"B800"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_471,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_Mmux_op2_I1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_Mmux_op2_I11 : LUT4
    generic map(
      INIT => X"B800"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_471,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_Mmux_op2_I1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_Mmux_op2_I11 : LUT4
    generic map(
      INIT => X"B800"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(11),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_471,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_Mmux_op2_I1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I11 : LUT4
    generic map(
      INIT => X"B800"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_471,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_0_equal_99_o_0_1 : LUT6
    generic map(
      INIT => X"0040000000000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_0_equal_99_o
    );
  U0_dlmb_Ready_ORing_i1 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_write_253,
      I1 => U0_dlmb_cntlr_lmb_as_1356,
      I2 => U0_dlmb_cntlr_Sl_Rdy_1355,
      I3 => U0_iomodule_0_lmb_reg_read_Q_254,
      O => U0_dlmb_LMB_Ready
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6_Select_85_o1_SW0 : LUT4
    generic map(
      INIT => X"BFFF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      O => N26
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6_Select_85_o1 : LUT6
    generic map(
      INIT => X"0010011100500555"
    )
    port map (
      I0 => N26,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(6),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_1301,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6_Select_85_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_i_AS_I1_SW1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mul_Handling_mbar_first_1316,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_decode_I_1310,
      O => N28
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_s_I171 : LUT6
    generic map(
      INIT => X"FFFFFFFF08880AAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry2,
      I1 => U0_ilmb_Sl_Ready,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1311,
      I3 => N28,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_1308,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_s_I12
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_rstpot_1415,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_1301
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_previous_RX : FDE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_rst_cnt,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_previous_RX_GND_4352_o_MUX_4564_o,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_previous_RX_381
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_rst_cnt,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected_GND_4352_o_MUX_4566_o,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected_380
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_GND_4352_o_MUX_4583_o,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_294
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_1 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_PWR_90_o_MUX_4561_o,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_1_383
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_rstpot_1403,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_379
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_rstpot_1404,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_378
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_rstpot_1405,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_293
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_rstpot1 : LUT6
    generic map(
      INIT => X"0B0B000B0B000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      I1 => U0_ilmb_port_BRAM_EN,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_s_I12,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_mbar_decode,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_1295,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_rstpot1_1412
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable261 : LUT5
    generic map(
      INIT => X"FFFFA2AA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_disable_Interrupts,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable26
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump1 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_1301,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_Mmux_op2_I11 : LUT6
    generic map(
      INIT => X"5555555510111111"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_0_equal_114_o_0_1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_II,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_Mmux_op2_I1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_II21 : LUT6
    generic map(
      INIT => X"1404040404040404"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_II11 : LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PC_Incr1 : LUT5
    generic map(
      INIT => X"01031133"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_1295,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_1304,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1311,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_pc_Incr
    );
  U0_dlmb_DBus_Oring_Res_23_1 : LUT6
    generic map(
      INIT => X"ECCCECCCECCCA000"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Din(23),
      I1 => U0_dlmb_Sl_DBus(55),
      I2 => U0_dlmb_cntlr_Sl_Rdy_1355,
      I3 => U0_dlmb_cntlr_lmb_as_1356,
      I4 => U0_iomodule_0_lmb_reg_write_253,
      I5 => U0_iomodule_0_lmb_reg_read_Q_254,
      O => U0_dlmb_LMB_ReadDBus(23)
    );
  U0_dlmb_DBus_Oring_Res_22_1 : LUT6
    generic map(
      INIT => X"ECCCECCCECCCA000"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Din(22),
      I1 => U0_dlmb_Sl_DBus(54),
      I2 => U0_dlmb_cntlr_Sl_Rdy_1355,
      I3 => U0_dlmb_cntlr_lmb_as_1356,
      I4 => U0_iomodule_0_lmb_reg_write_253,
      I5 => U0_iomodule_0_lmb_reg_read_Q_254,
      O => U0_dlmb_LMB_ReadDBus(22)
    );
  U0_dlmb_DBus_Oring_Res_21_1 : LUT6
    generic map(
      INIT => X"ECCCECCCECCCA000"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Din(21),
      I1 => U0_dlmb_Sl_DBus(53),
      I2 => U0_dlmb_cntlr_Sl_Rdy_1355,
      I3 => U0_dlmb_cntlr_lmb_as_1356,
      I4 => U0_iomodule_0_lmb_reg_write_253,
      I5 => U0_iomodule_0_lmb_reg_read_Q_254,
      O => U0_dlmb_LMB_ReadDBus(21)
    );
  U0_dlmb_DBus_Oring_Res_20_1 : LUT6
    generic map(
      INIT => X"ECCCECCCECCCA000"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Din(20),
      I1 => U0_dlmb_Sl_DBus(52),
      I2 => U0_dlmb_cntlr_Sl_Rdy_1355,
      I3 => U0_dlmb_cntlr_lmb_as_1356,
      I4 => U0_iomodule_0_lmb_reg_write_253,
      I5 => U0_iomodule_0_lmb_reg_read_Q_254,
      O => U0_dlmb_LMB_ReadDBus(20)
    );
  U0_dlmb_DBus_Oring_Res_19_1 : LUT6
    generic map(
      INIT => X"ECCCECCCECCCA000"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Din(19),
      I1 => U0_dlmb_Sl_DBus(51),
      I2 => U0_dlmb_cntlr_Sl_Rdy_1355,
      I3 => U0_dlmb_cntlr_lmb_as_1356,
      I4 => U0_iomodule_0_lmb_reg_write_253,
      I5 => U0_iomodule_0_lmb_reg_read_Q_254,
      O => U0_dlmb_LMB_ReadDBus(19)
    );
  U0_dlmb_DBus_Oring_Res_18_1 : LUT6
    generic map(
      INIT => X"ECCCECCCECCCA000"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Din(18),
      I1 => U0_dlmb_Sl_DBus(50),
      I2 => U0_dlmb_cntlr_Sl_Rdy_1355,
      I3 => U0_dlmb_cntlr_lmb_as_1356,
      I4 => U0_iomodule_0_lmb_reg_write_253,
      I5 => U0_iomodule_0_lmb_reg_read_Q_254,
      O => U0_dlmb_LMB_ReadDBus(18)
    );
  U0_dlmb_DBus_Oring_Res_17_1 : LUT6
    generic map(
      INIT => X"ECCCECCCECCCA000"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Din(17),
      I1 => U0_dlmb_Sl_DBus(49),
      I2 => U0_dlmb_cntlr_Sl_Rdy_1355,
      I3 => U0_dlmb_cntlr_lmb_as_1356,
      I4 => U0_iomodule_0_lmb_reg_write_253,
      I5 => U0_iomodule_0_lmb_reg_read_Q_254,
      O => U0_dlmb_LMB_ReadDBus(17)
    );
  U0_dlmb_DBus_Oring_Res_16_1 : LUT6
    generic map(
      INIT => X"ECCCECCCECCCA000"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Din(16),
      I1 => U0_dlmb_Sl_DBus(48),
      I2 => U0_dlmb_cntlr_Sl_Rdy_1355,
      I3 => U0_dlmb_cntlr_lmb_as_1356,
      I4 => U0_iomodule_0_lmb_reg_write_253,
      I5 => U0_iomodule_0_lmb_reg_read_Q_254,
      O => U0_dlmb_LMB_ReadDBus(16)
    );
  U0_dlmb_DBus_Oring_Res_15_1 : LUT6
    generic map(
      INIT => X"ECCCECCCECCCA000"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Din(15),
      I1 => U0_dlmb_Sl_DBus(47),
      I2 => U0_dlmb_cntlr_Sl_Rdy_1355,
      I3 => U0_dlmb_cntlr_lmb_as_1356,
      I4 => U0_iomodule_0_lmb_reg_write_253,
      I5 => U0_iomodule_0_lmb_reg_read_Q_254,
      O => U0_dlmb_LMB_ReadDBus(15)
    );
  U0_dlmb_DBus_Oring_Res_14_1 : LUT6
    generic map(
      INIT => X"ECCCECCCECCCA000"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Din(14),
      I1 => U0_dlmb_Sl_DBus(46),
      I2 => U0_dlmb_cntlr_Sl_Rdy_1355,
      I3 => U0_dlmb_cntlr_lmb_as_1356,
      I4 => U0_iomodule_0_lmb_reg_write_253,
      I5 => U0_iomodule_0_lmb_reg_read_Q_254,
      O => U0_dlmb_LMB_ReadDBus(14)
    );
  U0_dlmb_DBus_Oring_Res_13_1 : LUT6
    generic map(
      INIT => X"ECCCECCCECCCA000"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Din(13),
      I1 => U0_dlmb_Sl_DBus(45),
      I2 => U0_dlmb_cntlr_Sl_Rdy_1355,
      I3 => U0_dlmb_cntlr_lmb_as_1356,
      I4 => U0_iomodule_0_lmb_reg_write_253,
      I5 => U0_iomodule_0_lmb_reg_read_Q_254,
      O => U0_dlmb_LMB_ReadDBus(13)
    );
  U0_dlmb_DBus_Oring_Res_12_1 : LUT6
    generic map(
      INIT => X"ECCCECCCECCCA000"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Din(12),
      I1 => U0_dlmb_Sl_DBus(44),
      I2 => U0_dlmb_cntlr_Sl_Rdy_1355,
      I3 => U0_dlmb_cntlr_lmb_as_1356,
      I4 => U0_iomodule_0_lmb_reg_write_253,
      I5 => U0_iomodule_0_lmb_reg_read_Q_254,
      O => U0_dlmb_LMB_ReadDBus(12)
    );
  U0_dlmb_DBus_Oring_Res_11_1 : LUT6
    generic map(
      INIT => X"ECCCECCCECCCA000"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Din(11),
      I1 => U0_dlmb_Sl_DBus(43),
      I2 => U0_dlmb_cntlr_Sl_Rdy_1355,
      I3 => U0_dlmb_cntlr_lmb_as_1356,
      I4 => U0_iomodule_0_lmb_reg_write_253,
      I5 => U0_iomodule_0_lmb_reg_read_Q_254,
      O => U0_dlmb_LMB_ReadDBus(11)
    );
  U0_dlmb_DBus_Oring_Res_10_1 : LUT6
    generic map(
      INIT => X"ECCCECCCECCCA000"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Din(10),
      I1 => U0_dlmb_Sl_DBus(42),
      I2 => U0_dlmb_cntlr_Sl_Rdy_1355,
      I3 => U0_dlmb_cntlr_lmb_as_1356,
      I4 => U0_iomodule_0_lmb_reg_write_253,
      I5 => U0_iomodule_0_lmb_reg_read_Q_254,
      O => U0_dlmb_LMB_ReadDBus(10)
    );
  U0_dlmb_DBus_Oring_Res_9_1 : LUT6
    generic map(
      INIT => X"ECCCECCCECCCA000"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Din(9),
      I1 => U0_dlmb_Sl_DBus(41),
      I2 => U0_dlmb_cntlr_Sl_Rdy_1355,
      I3 => U0_dlmb_cntlr_lmb_as_1356,
      I4 => U0_iomodule_0_lmb_reg_write_253,
      I5 => U0_iomodule_0_lmb_reg_read_Q_254,
      O => U0_dlmb_LMB_ReadDBus(9)
    );
  U0_dlmb_DBus_Oring_Res_8_1 : LUT6
    generic map(
      INIT => X"ECCCECCCECCCA000"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Din(8),
      I1 => U0_dlmb_Sl_DBus(40),
      I2 => U0_dlmb_cntlr_Sl_Rdy_1355,
      I3 => U0_dlmb_cntlr_lmb_as_1356,
      I4 => U0_iomodule_0_lmb_reg_write_253,
      I5 => U0_iomodule_0_lmb_reg_read_Q_254,
      O => U0_dlmb_LMB_ReadDBus(8)
    );
  U0_dlmb_DBus_Oring_Res_7_1 : LUT6
    generic map(
      INIT => X"ECCCECCCECCCA000"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Din(7),
      I1 => U0_dlmb_Sl_DBus(39),
      I2 => U0_dlmb_cntlr_Sl_Rdy_1355,
      I3 => U0_dlmb_cntlr_lmb_as_1356,
      I4 => U0_iomodule_0_lmb_reg_write_253,
      I5 => U0_iomodule_0_lmb_reg_read_Q_254,
      O => U0_dlmb_LMB_ReadDBus(7)
    );
  U0_dlmb_DBus_Oring_Res_6_1 : LUT6
    generic map(
      INIT => X"ECCCECCCECCCA000"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Din(6),
      I1 => U0_dlmb_Sl_DBus(38),
      I2 => U0_dlmb_cntlr_Sl_Rdy_1355,
      I3 => U0_dlmb_cntlr_lmb_as_1356,
      I4 => U0_iomodule_0_lmb_reg_write_253,
      I5 => U0_iomodule_0_lmb_reg_read_Q_254,
      O => U0_dlmb_LMB_ReadDBus(6)
    );
  U0_dlmb_DBus_Oring_Res_5_1 : LUT6
    generic map(
      INIT => X"ECCCECCCECCCA000"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Din(5),
      I1 => U0_dlmb_Sl_DBus(37),
      I2 => U0_dlmb_cntlr_Sl_Rdy_1355,
      I3 => U0_dlmb_cntlr_lmb_as_1356,
      I4 => U0_iomodule_0_lmb_reg_write_253,
      I5 => U0_iomodule_0_lmb_reg_read_Q_254,
      O => U0_dlmb_LMB_ReadDBus(5)
    );
  U0_dlmb_DBus_Oring_Res_4_1 : LUT6
    generic map(
      INIT => X"ECCCECCCECCCA000"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Din(4),
      I1 => U0_dlmb_Sl_DBus(36),
      I2 => U0_dlmb_cntlr_Sl_Rdy_1355,
      I3 => U0_dlmb_cntlr_lmb_as_1356,
      I4 => U0_iomodule_0_lmb_reg_write_253,
      I5 => U0_iomodule_0_lmb_reg_read_Q_254,
      O => U0_dlmb_LMB_ReadDBus(4)
    );
  U0_dlmb_DBus_Oring_Res_3_1 : LUT6
    generic map(
      INIT => X"ECCCECCCECCCA000"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Din(3),
      I1 => U0_dlmb_Sl_DBus(35),
      I2 => U0_dlmb_cntlr_Sl_Rdy_1355,
      I3 => U0_dlmb_cntlr_lmb_as_1356,
      I4 => U0_iomodule_0_lmb_reg_write_253,
      I5 => U0_iomodule_0_lmb_reg_read_Q_254,
      O => U0_dlmb_LMB_ReadDBus(3)
    );
  U0_dlmb_DBus_Oring_Res_2_1 : LUT6
    generic map(
      INIT => X"ECCCECCCECCCA000"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Din(2),
      I1 => U0_dlmb_Sl_DBus(34),
      I2 => U0_dlmb_cntlr_Sl_Rdy_1355,
      I3 => U0_dlmb_cntlr_lmb_as_1356,
      I4 => U0_iomodule_0_lmb_reg_write_253,
      I5 => U0_iomodule_0_lmb_reg_read_Q_254,
      O => U0_dlmb_LMB_ReadDBus(2)
    );
  U0_dlmb_DBus_Oring_Res_1_1 : LUT6
    generic map(
      INIT => X"ECCCECCCECCCA000"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Din(1),
      I1 => U0_dlmb_Sl_DBus(33),
      I2 => U0_dlmb_cntlr_Sl_Rdy_1355,
      I3 => U0_dlmb_cntlr_lmb_as_1356,
      I4 => U0_iomodule_0_lmb_reg_write_253,
      I5 => U0_iomodule_0_lmb_reg_read_Q_254,
      O => U0_dlmb_LMB_ReadDBus(1)
    );
  U0_dlmb_DBus_Oring_Res_0_1 : LUT6
    generic map(
      INIT => X"ECCCECCCECCCA000"
    )
    port map (
      I0 => U0_dlmb_port_BRAM_Din(0),
      I1 => U0_dlmb_Sl_DBus(32),
      I2 => U0_dlmb_cntlr_Sl_Rdy_1355,
      I3 => U0_dlmb_cntlr_lmb_as_1356,
      I4 => U0_iomodule_0_lmb_reg_write_253,
      I5 => U0_iomodule_0_lmb_reg_read_Q_254,
      O => U0_dlmb_LMB_ReadDBus(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Mmux_rst_Values_II21 : LUT4
    generic map(
      INIT => X"BAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_new_Carry,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1311,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_1305,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_rstpot : LUT5
    generic map(
      INIT => X"55515540"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_inHibit_EX_Rst_OR_66_o,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6_Select_85_o,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_1301,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_rstpot_1415
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_Mmux_op2_I13_SW0 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_471,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(15),
      O => N32
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_Mmux_op2_I13 : LUT6
    generic map(
      INIT => X"FCF0ECA0CC00ECA0"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(15),
      I1 => N32,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_Mmux_op2_I1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(15),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_Mmux_op2_I13_SW0 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_471,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(14),
      O => N34
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_Mmux_op2_I13 : LUT6
    generic map(
      INIT => X"FCF0ECA0CC00ECA0"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(14),
      I1 => N34,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_Mmux_op2_I1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(14),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_Mmux_op2_I13_SW0 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_471,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(13),
      O => N36
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_Mmux_op2_I13 : LUT6
    generic map(
      INIT => X"FCF0ECA0CC00ECA0"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(13),
      I1 => N36,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_Mmux_op2_I1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(13),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_Mmux_op2_I13_SW0 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_471,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(12),
      O => N38
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_Mmux_op2_I13 : LUT6
    generic map(
      INIT => X"FCF0ECA0CC00ECA0"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(12),
      I1 => N38,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_Mmux_op2_I1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12_752,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(12),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o13 : MUXF7
    port map (
      I0 => N40,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_delay_slot_jump,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4150_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o13_F : LUT6
    generic map(
      INIT => X"AEA2A2A2A2A2A2A2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_disable_Interrupts,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_0_equal_114_o_0_1,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o11_1373,
      O => N40
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_glue_rst : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_303,
      I1 => U0_LMB_Rst_28,
      I2 => U0_iomodule_0_uart_tx_write,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_304,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_glue_rst_1381
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_rstpot : LUT5
    generic map(
      INIT => X"14440444"
    )
    port map (
      I0 => U0_LMB_Rst_28,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_378,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Interrupt_i_291,
      I4 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(8),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_rstpot_1404
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_rstpot : LUT6
    generic map(
      INIT => X"5555444404444444"
    )
    port map (
      I0 => U0_LMB_Rst_28,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_379,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_378,
      I4 => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Interrupt_i_291,
      I5 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected_380,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_rstpot_1403
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_rstpot : LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => U0_LMB_Rst_28,
      I1 => U0_iomodule_0_uart_rx_read,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_294,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_293,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_rstpot_1405
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error_glue_set : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error_434,
      I1 => U0_iomodule_0_uart_status_read,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_293,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_294,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error_glue_set_1382
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_rstpot : LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => U0_LMB_Rst_28,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(1),
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(2),
      I4 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_rstpot_1407
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_rstpot : LUT5
    generic map(
      INIT => X"11110010"
    )
    port map (
      I0 => U0_LMB_Rst_28,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_345,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_303,
      I4 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_343,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_rstpot_1408
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_rstpot : LUT5
    generic map(
      INIT => X"11111000"
    )
    port map (
      I0 => U0_LMB_Rst_28,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_304,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_343,
      I4 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_345,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_rstpot_1409
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_glue_set : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_25_equal_70_o,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_0_equal_114_o_0_1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_glue_set_1391
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_glue_set : LUT5
    generic map(
      INIT => X"FFFF8000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_EX_First_Cycle_1315,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1311,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_decode_I_1310,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_is_sleep_485,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_1302,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_glue_set_1394
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i_rstpot1_SW0 : LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_disable_Interrupts,
      O => N44
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i_rstpot1 : LUT6
    generic map(
      INIT => X"1010101010105410"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i_1294,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_0_equal_114_o_0_1,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I5 => N44,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i_rstpot1_1411
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i_glue_set : LUT5
    generic map(
      INIT => X"FF75FFFF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_disable_Interrupts,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i_glue_set_1392
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_PWR_12_o_GND_12_o_MUX_4170_o14_SW0 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      O => N46
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_PWR_12_o_GND_12_o_MUX_4170_o14 : LUT6
    generic map(
      INIT => X"1101111155555555"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => N46,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_PWR_12_o_GND_12_o_MUX_4170_o11,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_GND_12_o_MUX_4170_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I_rstpot : LUT6
    generic map(
      INIT => X"0000000800000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_disable_Interrupts,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_delay_slot_jump,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I_rstpot_1410
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error_glue_set : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_iomodule_0_uart_status_read,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error_435,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Frame_Error,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error_glue_set_1383
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6_Select_92_o_SW1 : LUT3
    generic map(
      INIT => X"27"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(6),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      O => N48
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6_Select_92_o : LUT6
    generic map(
      INIT => X"00FFFFFF00080808"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_0_equal_114_o_0_1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I2 => N48,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_1301,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_0_equal_99_o,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6_Select_92_o_1232
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Valid_Reg1 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Valid_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_IExt_Exception_AND_20_o1 : LUT5
    generic map(
      INIT => X"00404040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_disable_Interrupts,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_1301,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_IExt_Exception_AND_20_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force1_i11 : LUT6
    generic map(
      INIT => X"0000000800000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_0_equal_114_o_0_1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(8),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_disable_Interrupts,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force1_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force_Val1_i11 : LUT6
    generic map(
      INIT => X"0040000000000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_disable_Interrupts,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(8),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_0_equal_114_o_0_1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val1_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Write_Strobe1 : LUT5
    generic map(
      INIT => X"80800080"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1311,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_1300,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing_1296,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_1298,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_1307,
      O => U0_dlmb_M_WriteStrobe
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_D_AS1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I_1312,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_1298,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_1307,
      O => U0_dlmb_port_BRAM_EN
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_ex_Valid_inHibit_EX_MUX_4104_o1_SW0 : LUT6
    generic map(
      INIT => X"FFFFFFFF00101010"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_write_253,
      I1 => U0_iomodule_0_lmb_reg_read_Q_254,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_1300,
      I3 => U0_dlmb_cntlr_Sl_Rdy_1355,
      I4 => U0_dlmb_cntlr_lmb_as_1356,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mul_Handling_mbar_first_1316,
      O => N14
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(1),
      I1 => U0_iomodule_0_lmb_abus_Q(3),
      I2 => U0_iomodule_0_lmb_abus_Q(2),
      I3 => U0_iomodule_0_lmb_abus_Q(5),
      I4 => U0_iomodule_0_lmb_reg_read_214,
      I5 => U0_iomodule_0_lmb_abus_Q(4),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(5),
      I1 => U0_iomodule_0_lmb_abus_Q(1),
      I2 => U0_iomodule_0_lmb_abus_Q(2),
      I3 => U0_iomodule_0_lmb_abus_Q(4),
      I4 => U0_iomodule_0_lmb_reg_read_214,
      I5 => U0_iomodule_0_lmb_abus_Q(3),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_glue_set_SW0 : LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(10),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(9),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      O => N50
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_glue_set : LUT6
    generic map(
      INIT => X"0001000100011001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_disable_Interrupts,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I5 => N50,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_glue_set_1390
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_inHibit_EX_Rst_OR_66_o1 : LUT5
    generic map(
      INIT => X"2F222222"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_disable_Interrupts,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1274,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_1303,
      I3 => U0_ilmb_cntlr_lmb_as_22,
      I4 => U0_ilmb_cntlr_Sl_Rdy_23,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_inHibit_EX_Rst_OR_66_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1311,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_1305,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_ce_1385,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set_1386
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_glue_rst_SW0 : LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_1301,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => U0_ilmb_port_BRAM_EN,
      O => N52
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_glue_rst : LUT6
    generic map(
      INIT => X"40EAAAAA40400000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_1303,
      I1 => U0_ilmb_cntlr_lmb_as_22,
      I2 => U0_ilmb_cntlr_Sl_Rdy_23,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n1036_inv,
      I5 => N52,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_glue_rst_1396
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n1036_inv1_SW0 : LUT4
    generic map(
      INIT => X"80FF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_decode_I_1310,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1311,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mul_Handling_mbar_first_1316,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry2,
      O => N54
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n1036_inv1 : LUT6
    generic map(
      INIT => X"AAAA0888FFFFFFFF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_1308,
      I2 => U0_ilmb_cntlr_Sl_Rdy_23,
      I3 => U0_ilmb_cntlr_lmb_as_22,
      I4 => N54,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_1303,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n1036_inv
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_0_equal_115_o_0_11 : LUT5
    generic map(
      INIT => X"40000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_0_equal_115_o_0_1
    );
  U0_iomodule_0_LMB_WriteStrobe_LMB_AddrStrobe_AND_331_o1 : LUT6
    generic map(
      INIT => X"2000000020002000"
    )
    port map (
      I0 => U0_dlmb_M_WriteStrobe,
      I1 => U0_dlmb_M_ABus(1),
      I2 => U0_dlmb_M_ABus(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I_1312,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_1307,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_1298,
      O => U0_iomodule_0_LMB_WriteStrobe_LMB_AddrStrobe_AND_331_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_30_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set : LUT5
    generic map(
      INIT => X"FFDFA888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1311,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I_1267,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i_1294,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(0),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_enable_Interrupt,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_30_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set_1387
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_28_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set : LUT5
    generic map(
      INIT => X"FFDFA888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1311,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I_1292,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i_1294,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(28),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_bip_Active,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_28_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set_1384
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_MSR_Carry11 : LUT6
    generic map(
      INIT => X"222AAAAAEE2AAAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_carry,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1311,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I_1299,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_1298,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_1300,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_1307,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_MSR_Carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_ce : LUT6
    generic map(
      INIT => X"FEEEAEEE54440444"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_LWX_SWX_Write_Carry,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_carry,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1311,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i_1294,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_29_Q,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_LWX_SWX_Carry,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_ce_1385
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i_glue_set : LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_disable_Interrupts,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i_glue_set_1393
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force2_i11 : LUT6
    generic map(
      INIT => X"0040000000000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_disable_Interrupts,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_glue_set_SW1 : LUT5
    generic map(
      INIT => X"FFF51115"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_1307,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I_1299,
      I2 => U0_dlmb_LMB_Ready,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_1298,
      O => N56
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_glue_set : LUT6
    generic map(
      INIT => X"0100550011105500"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_disable_Interrupts,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I_1292,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_1300,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_1307,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1311,
      I5 => N56,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_glue_set_1398
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_glue_set : LUT5
    generic map(
      INIT => X"2A7F2A2A"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_1304,
      I1 => U0_ilmb_cntlr_Sl_Rdy_23,
      I2 => U0_ilmb_cntlr_lmb_as_22,
      I3 => U0_ilmb_port_BRAM_EN,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_glue_set_1395
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_glue_set : LUT4
    generic map(
      INIT => X"FF2A"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_1308,
      I1 => U0_ilmb_cntlr_Sl_Rdy_23,
      I2 => U0_ilmb_cntlr_lmb_as_22,
      I3 => U0_ilmb_port_BRAM_EN,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_glue_set_1397
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_h_Cnt_0_11_INV_0 : INV
    port map (
      I => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(0),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_h_Cnt_1_11_INV_0 : INV
    port map (
      I => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(1),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_h_Cnt_2_11_INV_0 : INV
    port map (
      I => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(2),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy_3_1_INV_0 : INV
    port map (
      I => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_345,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy(3)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Carry_0_INV_257_o1_INV_0 : INV
    port map (
      I => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Carry(0),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Carry_0_INV_257_o
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_0_1_INV_0 : INV
    port map (
      I => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count(0),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_1_1_INV_0 : INV
    port map (
      I => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count(1),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_2_1_INV_0 : INV
    port map (
      I => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count(2),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_3_1_INV_0 : INV
    port map (
      I => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count(3),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt(3)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_4_1_INV_0 : INV
    port map (
      I => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count(4),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt(4)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_5_1_INV_0 : INV
    port map (
      I => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count(5),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt(5)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_6_1_INV_0 : INV
    port map (
      I => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count(6),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt(6)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_7_1_INV_0 : INV
    port map (
      I => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count(7),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt(7)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt_8_1_INV_0 : INV
    port map (
      I => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_Count(8),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_Counter_New_Cnt(8)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_TX_Buffer_Empty_INV_260_o1_INV_0 : INV
    port map (
      I => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_303,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_TX_Buffer_Empty_INV_260_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n09151_INV_0 : INV
    port map (
      I => U0_microblaze_I_MicroBlaze_Core_I_Area_disable_Interrupts,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0915
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_0_INV_44_o1_INV_0 : INV
    port map (
      I => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_0_INV_44_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_n1_INV_0 : INV
    port map (
      I => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_436,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_n
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_dready_Valid1_INV_0 : INV
    port map (
      I => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing_1296,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_dready_Valid
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_n1_INV_0 : INV
    port map (
      I => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_1308,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_n
    );
  U0_dlmb_cntlr_lmb_mux_I_one_lmb_pselect_mask_lmb_CS_0_1_INV_0 : INV
    port map (
      I => U0_dlmb_M_ABus(0),
      O => U0_dlmb_cntlr_lmb_select
    );
  U0_ilmb_cntlr_Sl_Rdy_inv1_INV_0 : INV
    port map (
      I => U0_ilmb_cntlr_Sl_Rdy_23,
      O => U0_ilmb_cntlr_Sl_Rdy_inv
    );
  U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1 : RAMB36
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "microblaze_mcs.lmb_bram_0.mem",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      SIM_COLLISION_CHECK => "NONE",
      SIM_MODE => "SAFE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
    port map (
      CLKA => Clk,
      ENB => U0_dlmb_port_BRAM_EN,
      CLKB => Clk,
      ENA => U0_ilmb_port_BRAM_EN,
      CASCADEOUTREGA => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_CASCADEOUTREGA_UNCONNECTED,
      CASCADEOUTLATB => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_CASCADEOUTLATB_UNCONNECTED,
      REGCEA => U0_ilmb_cntlr_lmb_select,
      CASCADEOUTREGB => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_CASCADEOUTREGB_UNCONNECTED,
      SSRB => NlwRenamedSig_OI_N1,
      CASCADEOUTLATA => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_CASCADEOUTLATA_UNCONNECTED,
      CASCADEINLATB => NlwRenamedSig_OI_N1,
      CASCADEINLATA => NlwRenamedSig_OI_N1,
      CASCADEINREGB => NlwRenamedSig_OI_N1,
      SSRA => NlwRenamedSig_OI_N1,
      CASCADEINREGA => NlwRenamedSig_OI_N1,
      REGCEB => U0_ilmb_cntlr_lmb_select,
      ADDRB(15) => U0_ilmb_cntlr_lmb_select,
      ADDRB(14) => U0_dlmb_port_BRAM_Addr(19),
      ADDRB(13) => U0_dlmb_port_BRAM_Addr(20),
      ADDRB(12) => U0_dlmb_port_BRAM_Addr(21),
      ADDRB(11) => U0_dlmb_port_BRAM_Addr(22),
      ADDRB(10) => U0_dlmb_port_BRAM_Addr(23),
      ADDRB(9) => U0_dlmb_port_BRAM_Addr(24),
      ADDRB(8) => U0_dlmb_port_BRAM_Addr(25),
      ADDRB(7) => U0_dlmb_port_BRAM_Addr(26),
      ADDRB(6) => U0_dlmb_port_BRAM_Addr(27),
      ADDRB(5) => U0_dlmb_port_BRAM_Addr(28),
      ADDRB(4) => U0_dlmb_port_BRAM_Addr(29),
      ADDRB(3) => U0_ilmb_cntlr_lmb_select,
      ADDRB(2) => U0_ilmb_cntlr_lmb_select,
      ADDRB(1) => U0_ilmb_cntlr_lmb_select,
      ADDRB(0) => U0_ilmb_cntlr_lmb_select,
      DIA(31) => NlwRenamedSig_OI_N1,
      DIA(30) => NlwRenamedSig_OI_N1,
      DIA(29) => NlwRenamedSig_OI_N1,
      DIA(28) => NlwRenamedSig_OI_N1,
      DIA(27) => NlwRenamedSig_OI_N1,
      DIA(26) => NlwRenamedSig_OI_N1,
      DIA(25) => NlwRenamedSig_OI_N1,
      DIA(24) => NlwRenamedSig_OI_N1,
      DIA(23) => NlwRenamedSig_OI_N1,
      DIA(22) => NlwRenamedSig_OI_N1,
      DIA(21) => NlwRenamedSig_OI_N1,
      DIA(20) => NlwRenamedSig_OI_N1,
      DIA(19) => NlwRenamedSig_OI_N1,
      DIA(18) => NlwRenamedSig_OI_N1,
      DIA(17) => NlwRenamedSig_OI_N1,
      DIA(16) => NlwRenamedSig_OI_N1,
      DIA(15) => NlwRenamedSig_OI_N1,
      DIA(14) => NlwRenamedSig_OI_N1,
      DIA(13) => NlwRenamedSig_OI_N1,
      DIA(12) => NlwRenamedSig_OI_N1,
      DIA(11) => NlwRenamedSig_OI_N1,
      DIA(10) => NlwRenamedSig_OI_N1,
      DIA(9) => NlwRenamedSig_OI_N1,
      DIA(8) => NlwRenamedSig_OI_N1,
      DIA(7) => NlwRenamedSig_OI_N1,
      DIA(6) => NlwRenamedSig_OI_N1,
      DIA(5) => NlwRenamedSig_OI_N1,
      DIA(4) => NlwRenamedSig_OI_N1,
      DIA(3) => NlwRenamedSig_OI_N1,
      DIA(2) => NlwRenamedSig_OI_N1,
      DIA(1) => NlwRenamedSig_OI_N1,
      DIA(0) => NlwRenamedSig_OI_N1,
      WEA(3) => NlwRenamedSig_OI_N1,
      WEA(2) => NlwRenamedSig_OI_N1,
      WEA(1) => NlwRenamedSig_OI_N1,
      WEA(0) => NlwRenamedSig_OI_N1,
      DIB(31) => NlwRenamedSig_OI_N1,
      DIB(30) => NlwRenamedSig_OI_N1,
      DIB(29) => NlwRenamedSig_OI_N1,
      DIB(28) => NlwRenamedSig_OI_N1,
      DIB(27) => NlwRenamedSig_OI_N1,
      DIB(26) => NlwRenamedSig_OI_N1,
      DIB(25) => NlwRenamedSig_OI_N1,
      DIB(24) => NlwRenamedSig_OI_N1,
      DIB(23) => NlwRenamedSig_OI_N1,
      DIB(22) => NlwRenamedSig_OI_N1,
      DIB(21) => NlwRenamedSig_OI_N1,
      DIB(20) => NlwRenamedSig_OI_N1,
      DIB(19) => NlwRenamedSig_OI_N1,
      DIB(18) => NlwRenamedSig_OI_N1,
      DIB(17) => NlwRenamedSig_OI_N1,
      DIB(16) => NlwRenamedSig_OI_N1,
      DIB(15) => U0_dlmb_port_BRAM_Dout(0),
      DIB(14) => U0_dlmb_port_BRAM_Dout(1),
      DIB(13) => U0_dlmb_port_BRAM_Dout(2),
      DIB(12) => U0_dlmb_port_BRAM_Dout(3),
      DIB(11) => U0_dlmb_port_BRAM_Dout(4),
      DIB(10) => U0_dlmb_port_BRAM_Dout(5),
      DIB(9) => U0_dlmb_port_BRAM_Dout(6),
      DIB(8) => U0_dlmb_port_BRAM_Dout(7),
      DIB(7) => U0_dlmb_port_BRAM_Dout(8),
      DIB(6) => U0_dlmb_port_BRAM_Dout(9),
      DIB(5) => U0_dlmb_port_BRAM_Dout(10),
      DIB(4) => U0_dlmb_port_BRAM_Dout(11),
      DIB(3) => U0_dlmb_port_BRAM_Dout(12),
      DIB(2) => U0_dlmb_port_BRAM_Dout(13),
      DIB(1) => U0_dlmb_port_BRAM_Dout(14),
      DIB(0) => U0_dlmb_port_BRAM_Dout(15),
      DOA(31) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOA_31_UNCONNECTED,
      DOA(30) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOA_30_UNCONNECTED,
      DOA(29) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOA_29_UNCONNECTED,
      DOA(28) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOA_28_UNCONNECTED,
      DOA(27) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOA_27_UNCONNECTED,
      DOA(26) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOA_26_UNCONNECTED,
      DOA(25) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOA_25_UNCONNECTED,
      DOA(24) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOA_24_UNCONNECTED,
      DOA(23) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOA_23_UNCONNECTED,
      DOA(22) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOA_22_UNCONNECTED,
      DOA(21) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOA_21_UNCONNECTED,
      DOA(20) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOA_20_UNCONNECTED,
      DOA(19) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOA_19_UNCONNECTED,
      DOA(18) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOA_18_UNCONNECTED,
      DOA(17) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOA_17_UNCONNECTED,
      DOA(16) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOA_16_UNCONNECTED,
      DOA(15) => U0_ilmb_port_BRAM_Din(0),
      DOA(14) => U0_ilmb_port_BRAM_Din(1),
      DOA(13) => U0_ilmb_port_BRAM_Din(2),
      DOA(12) => U0_ilmb_port_BRAM_Din(3),
      DOA(11) => U0_ilmb_port_BRAM_Din(4),
      DOA(10) => U0_ilmb_port_BRAM_Din(5),
      DOA(9) => U0_ilmb_port_BRAM_Din(6),
      DOA(8) => U0_ilmb_port_BRAM_Din(7),
      DOA(7) => U0_ilmb_port_BRAM_Din(8),
      DOA(6) => U0_ilmb_port_BRAM_Din(9),
      DOA(5) => U0_ilmb_port_BRAM_Din(10),
      DOA(4) => U0_ilmb_port_BRAM_Din(11),
      DOA(3) => U0_ilmb_port_BRAM_Din(12),
      DOA(2) => U0_ilmb_port_BRAM_Din(13),
      DOA(1) => U0_ilmb_port_BRAM_Din(14),
      DOA(0) => U0_ilmb_port_BRAM_Din(15),
      ADDRA(15) => U0_ilmb_cntlr_lmb_select,
      ADDRA(14) => U0_ilmb_port_BRAM_Addr(19),
      ADDRA(13) => U0_ilmb_port_BRAM_Addr(20),
      ADDRA(12) => U0_ilmb_port_BRAM_Addr(21),
      ADDRA(11) => U0_ilmb_port_BRAM_Addr(22),
      ADDRA(10) => U0_ilmb_port_BRAM_Addr(23),
      ADDRA(9) => U0_ilmb_port_BRAM_Addr(24),
      ADDRA(8) => U0_ilmb_port_BRAM_Addr(25),
      ADDRA(7) => U0_ilmb_port_BRAM_Addr(26),
      ADDRA(6) => U0_ilmb_port_BRAM_Addr(27),
      ADDRA(5) => U0_ilmb_port_BRAM_Addr(28),
      ADDRA(4) => U0_ilmb_port_BRAM_Addr(29),
      ADDRA(3) => U0_ilmb_cntlr_lmb_select,
      ADDRA(2) => U0_ilmb_cntlr_lmb_select,
      ADDRA(1) => U0_ilmb_cntlr_lmb_select,
      ADDRA(0) => U0_ilmb_cntlr_lmb_select,
      DOB(31) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOB_31_UNCONNECTED,
      DOB(30) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOB_30_UNCONNECTED,
      DOB(29) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOB_29_UNCONNECTED,
      DOB(28) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOB_28_UNCONNECTED,
      DOB(27) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOB_27_UNCONNECTED,
      DOB(26) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOB_26_UNCONNECTED,
      DOB(25) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOB_25_UNCONNECTED,
      DOB(24) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOB_24_UNCONNECTED,
      DOB(23) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOB_23_UNCONNECTED,
      DOB(22) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOB_22_UNCONNECTED,
      DOB(21) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOB_21_UNCONNECTED,
      DOB(20) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOB_20_UNCONNECTED,
      DOB(19) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOB_19_UNCONNECTED,
      DOB(18) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOB_18_UNCONNECTED,
      DOB(17) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOB_17_UNCONNECTED,
      DOB(16) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOB_16_UNCONNECTED,
      DOB(15) => U0_dlmb_port_BRAM_Din(0),
      DOB(14) => U0_dlmb_port_BRAM_Din(1),
      DOB(13) => U0_dlmb_port_BRAM_Din(2),
      DOB(12) => U0_dlmb_port_BRAM_Din(3),
      DOB(11) => U0_dlmb_port_BRAM_Din(4),
      DOB(10) => U0_dlmb_port_BRAM_Din(5),
      DOB(9) => U0_dlmb_port_BRAM_Din(6),
      DOB(8) => U0_dlmb_port_BRAM_Din(7),
      DOB(7) => U0_dlmb_port_BRAM_Din(8),
      DOB(6) => U0_dlmb_port_BRAM_Din(9),
      DOB(5) => U0_dlmb_port_BRAM_Din(10),
      DOB(4) => U0_dlmb_port_BRAM_Din(11),
      DOB(3) => U0_dlmb_port_BRAM_Din(12),
      DOB(2) => U0_dlmb_port_BRAM_Din(13),
      DOB(1) => U0_dlmb_port_BRAM_Din(14),
      DOB(0) => U0_dlmb_port_BRAM_Din(15),
      WEB(3) => U0_dlmb_port_BRAM_WEN(0),
      WEB(2) => U0_dlmb_port_BRAM_WEN(1),
      WEB(1) => U0_dlmb_port_BRAM_WEN(0),
      WEB(0) => U0_dlmb_port_BRAM_WEN(1),
      DIPA(3) => NlwRenamedSig_OI_N1,
      DIPA(2) => NlwRenamedSig_OI_N1,
      DIPA(1) => NlwRenamedSig_OI_N1,
      DIPA(0) => NlwRenamedSig_OI_N1,
      DOPA(3) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOPA_1_UNCONNECTED,
      DOPA(0) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOPA_0_UNCONNECTED,
      DIPB(3) => NlwRenamedSig_OI_N1,
      DIPB(2) => NlwRenamedSig_OI_N1,
      DIPB(1) => NlwRenamedSig_OI_N1,
      DIPB(0) => NlwRenamedSig_OI_N1,
      DOPB(3) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_0_RAMB36_I1_DOPB_0_UNCONNECTED
    );
  U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1 : RAMB36
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "microblaze_mcs.lmb_bram_1.mem",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      SIM_COLLISION_CHECK => "NONE",
      SIM_MODE => "SAFE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
    port map (
      CLKA => Clk,
      ENB => U0_dlmb_port_BRAM_EN,
      CLKB => Clk,
      ENA => U0_ilmb_port_BRAM_EN,
      CASCADEOUTREGA => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_CASCADEOUTREGA_UNCONNECTED,
      CASCADEOUTLATB => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_CASCADEOUTLATB_UNCONNECTED,
      REGCEA => U0_ilmb_cntlr_lmb_select,
      CASCADEOUTREGB => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_CASCADEOUTREGB_UNCONNECTED,
      SSRB => NlwRenamedSig_OI_N1,
      CASCADEOUTLATA => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_CASCADEOUTLATA_UNCONNECTED,
      CASCADEINLATB => NlwRenamedSig_OI_N1,
      CASCADEINLATA => NlwRenamedSig_OI_N1,
      CASCADEINREGB => NlwRenamedSig_OI_N1,
      SSRA => NlwRenamedSig_OI_N1,
      CASCADEINREGA => NlwRenamedSig_OI_N1,
      REGCEB => U0_ilmb_cntlr_lmb_select,
      ADDRB(15) => U0_ilmb_cntlr_lmb_select,
      ADDRB(14) => U0_dlmb_port_BRAM_Addr(19),
      ADDRB(13) => U0_dlmb_port_BRAM_Addr(20),
      ADDRB(12) => U0_dlmb_port_BRAM_Addr(21),
      ADDRB(11) => U0_dlmb_port_BRAM_Addr(22),
      ADDRB(10) => U0_dlmb_port_BRAM_Addr(23),
      ADDRB(9) => U0_dlmb_port_BRAM_Addr(24),
      ADDRB(8) => U0_dlmb_port_BRAM_Addr(25),
      ADDRB(7) => U0_dlmb_port_BRAM_Addr(26),
      ADDRB(6) => U0_dlmb_port_BRAM_Addr(27),
      ADDRB(5) => U0_dlmb_port_BRAM_Addr(28),
      ADDRB(4) => U0_dlmb_port_BRAM_Addr(29),
      ADDRB(3) => U0_ilmb_cntlr_lmb_select,
      ADDRB(2) => U0_ilmb_cntlr_lmb_select,
      ADDRB(1) => U0_ilmb_cntlr_lmb_select,
      ADDRB(0) => U0_ilmb_cntlr_lmb_select,
      DIA(31) => NlwRenamedSig_OI_N1,
      DIA(30) => NlwRenamedSig_OI_N1,
      DIA(29) => NlwRenamedSig_OI_N1,
      DIA(28) => NlwRenamedSig_OI_N1,
      DIA(27) => NlwRenamedSig_OI_N1,
      DIA(26) => NlwRenamedSig_OI_N1,
      DIA(25) => NlwRenamedSig_OI_N1,
      DIA(24) => NlwRenamedSig_OI_N1,
      DIA(23) => NlwRenamedSig_OI_N1,
      DIA(22) => NlwRenamedSig_OI_N1,
      DIA(21) => NlwRenamedSig_OI_N1,
      DIA(20) => NlwRenamedSig_OI_N1,
      DIA(19) => NlwRenamedSig_OI_N1,
      DIA(18) => NlwRenamedSig_OI_N1,
      DIA(17) => NlwRenamedSig_OI_N1,
      DIA(16) => NlwRenamedSig_OI_N1,
      DIA(15) => NlwRenamedSig_OI_N1,
      DIA(14) => NlwRenamedSig_OI_N1,
      DIA(13) => NlwRenamedSig_OI_N1,
      DIA(12) => NlwRenamedSig_OI_N1,
      DIA(11) => NlwRenamedSig_OI_N1,
      DIA(10) => NlwRenamedSig_OI_N1,
      DIA(9) => NlwRenamedSig_OI_N1,
      DIA(8) => NlwRenamedSig_OI_N1,
      DIA(7) => NlwRenamedSig_OI_N1,
      DIA(6) => NlwRenamedSig_OI_N1,
      DIA(5) => NlwRenamedSig_OI_N1,
      DIA(4) => NlwRenamedSig_OI_N1,
      DIA(3) => NlwRenamedSig_OI_N1,
      DIA(2) => NlwRenamedSig_OI_N1,
      DIA(1) => NlwRenamedSig_OI_N1,
      DIA(0) => NlwRenamedSig_OI_N1,
      WEA(3) => NlwRenamedSig_OI_N1,
      WEA(2) => NlwRenamedSig_OI_N1,
      WEA(1) => NlwRenamedSig_OI_N1,
      WEA(0) => NlwRenamedSig_OI_N1,
      DIB(31) => NlwRenamedSig_OI_N1,
      DIB(30) => NlwRenamedSig_OI_N1,
      DIB(29) => NlwRenamedSig_OI_N1,
      DIB(28) => NlwRenamedSig_OI_N1,
      DIB(27) => NlwRenamedSig_OI_N1,
      DIB(26) => NlwRenamedSig_OI_N1,
      DIB(25) => NlwRenamedSig_OI_N1,
      DIB(24) => NlwRenamedSig_OI_N1,
      DIB(23) => NlwRenamedSig_OI_N1,
      DIB(22) => NlwRenamedSig_OI_N1,
      DIB(21) => NlwRenamedSig_OI_N1,
      DIB(20) => NlwRenamedSig_OI_N1,
      DIB(19) => NlwRenamedSig_OI_N1,
      DIB(18) => NlwRenamedSig_OI_N1,
      DIB(17) => NlwRenamedSig_OI_N1,
      DIB(16) => NlwRenamedSig_OI_N1,
      DIB(15) => U0_dlmb_port_BRAM_Dout(16),
      DIB(14) => U0_dlmb_port_BRAM_Dout(17),
      DIB(13) => U0_dlmb_port_BRAM_Dout(18),
      DIB(12) => U0_dlmb_port_BRAM_Dout(19),
      DIB(11) => U0_dlmb_port_BRAM_Dout(20),
      DIB(10) => U0_dlmb_port_BRAM_Dout(21),
      DIB(9) => U0_dlmb_port_BRAM_Dout(22),
      DIB(8) => U0_dlmb_port_BRAM_Dout(23),
      DIB(7) => U0_dlmb_port_BRAM_Dout(24),
      DIB(6) => U0_dlmb_port_BRAM_Dout(25),
      DIB(5) => U0_dlmb_port_BRAM_Dout(26),
      DIB(4) => U0_dlmb_port_BRAM_Dout(27),
      DIB(3) => U0_dlmb_port_BRAM_Dout(28),
      DIB(2) => U0_dlmb_port_BRAM_Dout(29),
      DIB(1) => U0_dlmb_port_BRAM_Dout(30),
      DIB(0) => U0_dlmb_port_BRAM_Dout(31),
      DOA(31) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOA_31_UNCONNECTED,
      DOA(30) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOA_30_UNCONNECTED,
      DOA(29) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOA_29_UNCONNECTED,
      DOA(28) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOA_28_UNCONNECTED,
      DOA(27) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOA_27_UNCONNECTED,
      DOA(26) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOA_26_UNCONNECTED,
      DOA(25) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOA_25_UNCONNECTED,
      DOA(24) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOA_24_UNCONNECTED,
      DOA(23) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOA_23_UNCONNECTED,
      DOA(22) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOA_22_UNCONNECTED,
      DOA(21) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOA_21_UNCONNECTED,
      DOA(20) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOA_20_UNCONNECTED,
      DOA(19) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOA_19_UNCONNECTED,
      DOA(18) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOA_18_UNCONNECTED,
      DOA(17) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOA_17_UNCONNECTED,
      DOA(16) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOA_16_UNCONNECTED,
      DOA(15) => U0_ilmb_port_BRAM_Din(16),
      DOA(14) => U0_ilmb_port_BRAM_Din(17),
      DOA(13) => U0_ilmb_port_BRAM_Din(18),
      DOA(12) => U0_ilmb_port_BRAM_Din(19),
      DOA(11) => U0_ilmb_port_BRAM_Din(20),
      DOA(10) => U0_ilmb_port_BRAM_Din(21),
      DOA(9) => U0_ilmb_port_BRAM_Din(22),
      DOA(8) => U0_ilmb_port_BRAM_Din(23),
      DOA(7) => U0_ilmb_port_BRAM_Din(24),
      DOA(6) => U0_ilmb_port_BRAM_Din(25),
      DOA(5) => U0_ilmb_port_BRAM_Din(26),
      DOA(4) => U0_ilmb_port_BRAM_Din(27),
      DOA(3) => U0_ilmb_port_BRAM_Din(28),
      DOA(2) => U0_ilmb_port_BRAM_Din(29),
      DOA(1) => U0_ilmb_port_BRAM_Din(30),
      DOA(0) => U0_ilmb_port_BRAM_Din(31),
      ADDRA(15) => U0_ilmb_cntlr_lmb_select,
      ADDRA(14) => U0_ilmb_port_BRAM_Addr(19),
      ADDRA(13) => U0_ilmb_port_BRAM_Addr(20),
      ADDRA(12) => U0_ilmb_port_BRAM_Addr(21),
      ADDRA(11) => U0_ilmb_port_BRAM_Addr(22),
      ADDRA(10) => U0_ilmb_port_BRAM_Addr(23),
      ADDRA(9) => U0_ilmb_port_BRAM_Addr(24),
      ADDRA(8) => U0_ilmb_port_BRAM_Addr(25),
      ADDRA(7) => U0_ilmb_port_BRAM_Addr(26),
      ADDRA(6) => U0_ilmb_port_BRAM_Addr(27),
      ADDRA(5) => U0_ilmb_port_BRAM_Addr(28),
      ADDRA(4) => U0_ilmb_port_BRAM_Addr(29),
      ADDRA(3) => U0_ilmb_cntlr_lmb_select,
      ADDRA(2) => U0_ilmb_cntlr_lmb_select,
      ADDRA(1) => U0_ilmb_cntlr_lmb_select,
      ADDRA(0) => U0_ilmb_cntlr_lmb_select,
      DOB(31) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOB_31_UNCONNECTED,
      DOB(30) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOB_30_UNCONNECTED,
      DOB(29) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOB_29_UNCONNECTED,
      DOB(28) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOB_28_UNCONNECTED,
      DOB(27) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOB_27_UNCONNECTED,
      DOB(26) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOB_26_UNCONNECTED,
      DOB(25) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOB_25_UNCONNECTED,
      DOB(24) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOB_24_UNCONNECTED,
      DOB(23) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOB_23_UNCONNECTED,
      DOB(22) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOB_22_UNCONNECTED,
      DOB(21) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOB_21_UNCONNECTED,
      DOB(20) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOB_20_UNCONNECTED,
      DOB(19) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOB_19_UNCONNECTED,
      DOB(18) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOB_18_UNCONNECTED,
      DOB(17) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOB_17_UNCONNECTED,
      DOB(16) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOB_16_UNCONNECTED,
      DOB(15) => U0_dlmb_port_BRAM_Din(16),
      DOB(14) => U0_dlmb_port_BRAM_Din(17),
      DOB(13) => U0_dlmb_port_BRAM_Din(18),
      DOB(12) => U0_dlmb_port_BRAM_Din(19),
      DOB(11) => U0_dlmb_port_BRAM_Din(20),
      DOB(10) => U0_dlmb_port_BRAM_Din(21),
      DOB(9) => U0_dlmb_port_BRAM_Din(22),
      DOB(8) => U0_dlmb_port_BRAM_Din(23),
      DOB(7) => U0_dlmb_port_BRAM_Din(24),
      DOB(6) => U0_dlmb_port_BRAM_Din(25),
      DOB(5) => U0_dlmb_port_BRAM_Din(26),
      DOB(4) => U0_dlmb_port_BRAM_Din(27),
      DOB(3) => U0_dlmb_port_BRAM_Din(28),
      DOB(2) => U0_dlmb_port_BRAM_Din(29),
      DOB(1) => U0_dlmb_port_BRAM_Din(30),
      DOB(0) => U0_dlmb_port_BRAM_Din(31),
      WEB(3) => U0_dlmb_port_BRAM_WEN(2),
      WEB(2) => U0_dlmb_port_BRAM_WEN(3),
      WEB(1) => U0_dlmb_port_BRAM_WEN(2),
      WEB(0) => U0_dlmb_port_BRAM_WEN(3),
      DIPA(3) => NlwRenamedSig_OI_N1,
      DIPA(2) => NlwRenamedSig_OI_N1,
      DIPA(1) => NlwRenamedSig_OI_N1,
      DIPA(0) => NlwRenamedSig_OI_N1,
      DOPA(3) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOPA_1_UNCONNECTED,
      DOPA(0) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOPA_0_UNCONNECTED,
      DIPB(3) => NlwRenamedSig_OI_N1,
      DIPB(2) => NlwRenamedSig_OI_N1,
      DIPB(1) => NlwRenamedSig_OI_N1,
      DIPB(0) => NlwRenamedSig_OI_N1,
      DOPB(3) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S18_Using_RAMB36_The_BRAMs_1_RAMB36_I1_DOPB_0_UNCONNECTED
    );

end STRUCTURE;

-- synthesis translate_on

