[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"PipelinedRV32I.EX.io_uop",
    "enumTypeName":"core_tile.uopc"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"PipelinedRV32I.ID.io_uop",
    "enumTypeName":"core_tile.uopc"
  },
  {
    "class":"firrtl.annotations.LoadMemoryAnnotation",
    "target":"PipelinedRV32I.IF.IMem",
    "fileName":"src/test/programs/BinaryFile",
    "hexOrBinary":"h",
    "originalMemoryNameOpt":"IMem"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"PipelinedRV32I.IDBarrier.opReg",
    "enumTypeName":"core_tile.uopc"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"PipelinedRV32I.IDBarrier.io_uop",
    "enumTypeName":"core_tile.uopc"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"core_tile.uopc",
    "definition":{
      "isSLT":9,
      "isADD":1,
      "isADDI":16,
      "isSUB":2,
      "invalid":255,
      "isSRL":7,
      "isSLL":6,
      "isAND":5,
      "isOR":4,
      "isSRA":8,
      "isSLTU":10,
      "isXOR":3
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"PipelinedRV32I.IDBarrier.io_uopOut",
    "enumTypeName":"core_tile.uopc"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated-src"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"PipelinedRV32I.IF",
    "name":"PipelinedRV32I.IF.IMem.v",
    "text":"module BindsTo_0_IF(\n  input         clock,\n  input  [31:0] io_pc,\n  output [31:0] io_instr,\n  output [31:0] io_pcNew\n);\n\ninitial begin\n  $readmemh(\"src/test/programs/BinaryFile\", IF.IMem);\nend\n                      endmodule\n\nbind IF BindsTo_0_IF BindsTo_0_IF_Inst(.*);"
  }
]