$date
	Sat May 29 15:59:32 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module register_const_tb $end
$var reg 1 ! assert_bus $end
$var reg 8 " bus_in_a [7:0] $end
$var reg 1 # clk $end
$var reg 1 $ load_bus $end
$scope module register_const1 $end
$var wire 1 ! assert_bus $end
$var wire 1 % bus_en $end
$var wire 8 & bus_in [7:0] $end
$var wire 8 ' bus_out [7:0] $end
$var wire 1 # clk $end
$var wire 1 $ load_bus $end
$var reg 8 ( value [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
b1 &
0%
1$
0#
b1 "
1!
$end
#1000
1#
#2000
0#
1%
0!
#3000
1#
#4000
0#
0$
#5000
b1 '
b1 (
1#
#6000
0#
1$
#7000
1#
#8000
0#
#9000
1#
#10000
0#
#11000
1#
#12000
0#
#13000
1#
#14000
0#
#15000
1#
#16000
0#
