<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/ARM/ARMSelectionDAGInfo.h</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L24'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===-- ARMSelectionDAGInfo.h - ARM SelectionDAG Info -----------*- C++ -*-===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file defines the ARM subclass for SelectionDAGTargetInfo.</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifndef LLVM_LIB_TARGET_ARM_ARMSELECTIONDAGINFO_H</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define LLVM_LIB_TARGET_ARM_ARMSELECTIONDAGINFO_H</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/ARMAddressingModes.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/RuntimeLibcalls.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/SelectionDAGTargetInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace llvm {</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace ARM_AM {</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='covered-line'><pre>79.4k</pre></td><td class='code'><pre>  static inline ShiftOpc getShiftOpcForNode(unsigned Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='covered-line'><pre>79.4k</pre></td><td class='code'><pre>    switch (Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='covered-line'><pre>73.3k</pre></td><td class='code'><pre>    default:          return ARM_AM::no_shift;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L25' href='#L25'><span>25:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.92k</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L25' href='#L25'><span>25:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>67.4k</span>, <span class='None'>False</span>: <span class='covered-line'>6.13k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='covered-line'><pre>3.14k</pre></td><td class='code'><pre>    case ISD::SHL:    return ARM_AM::lsl;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L26' href='#L26'><span>26:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>5.93k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L26' href='#L26'><span>26:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.12k</span>, <span class='None'>False</span>: <span class='covered-line'>70.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='covered-line'><pre>2.06k</pre></td><td class='code'><pre>    case ISD::SRL:    return ARM_AM::lsr;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L27' href='#L27'><span>27:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>5.95k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L27' href='#L27'><span>27:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.06k</span>, <span class='None'>False</span>: <span class='covered-line'>71.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='covered-line'><pre>871</pre></td><td class='code'><pre>    case ISD::SRA:    return ARM_AM::asr;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L28' href='#L28'><span>28:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>5.95k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L28' href='#L28'><span>28:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>866</span>, <span class='None'>False</span>: <span class='covered-line'>72.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='covered-line'><pre>74</pre></td><td class='code'><pre>    case ISD::ROTR:   return ARM_AM::ror;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L29' href='#L29'><span>29:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>5.95k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L29' href='#L29'><span>29:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='None'>False</span>: <span class='covered-line'>73.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //case ISD::ROTL:  // Only if imm -&gt; turn into ROTR.</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Can&apos;t handle RRX here, because it would require folding a flag into</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the addressing mode.  :(  This causes us to miss certain things.</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //case ARMISD::RRX: return ARM_AM::rrx;</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='covered-line'><pre>79.4k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='covered-line'><pre>79.4k</pre></td><td class='code'><pre>  }</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmPrinter.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBaseInstrInfo.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBaseRegisterInfo.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFrameLowering.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMHazardRecognizer.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMCInstLower.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSubtarget.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSelectionDAGInfo.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstrInfo.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMISelLowering.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='covered-line'><pre>5.95k</pre></td><td class='code'><pre>  static inline ShiftOpc getShiftOpcForNode(unsigned Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='covered-line'><pre>5.95k</pre></td><td class='code'><pre>    switch (Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='covered-line'><pre>5.92k</pre></td><td class='code'><pre>    default:          return ARM_AM::no_shift;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L25' href='#L25'><span>25:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.92k</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    case ISD::SHL:    return ARM_AM::lsl;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L26' href='#L26'><span>26:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>5.93k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    case ISD::SRL:    return ARM_AM::lsr;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L27' href='#L27'><span>27:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>5.95k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    case ISD::SRA:    return ARM_AM::asr;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L28' href='#L28'><span>28:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>5.95k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    case ISD::ROTR:   return ARM_AM::ror;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L29' href='#L29'><span>29:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>5.95k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //case ISD::ROTL:  // Only if imm -&gt; turn into ROTR.</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Can&apos;t handle RRX here, because it would require folding a flag into</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the addressing mode.  :(  This causes us to miss certain things.</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //case ARMISD::RRX: return ARM_AM::rrx;</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='covered-line'><pre>5.95k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='covered-line'><pre>5.95k</pre></td><td class='code'><pre>  }</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFastISel.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallingConv.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallLowering.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLegalizerInfo.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMRegisterBankInfo.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstructionSelector.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetMachine.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLoadStoreOptimizer.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMParallelDSP.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMConstantIslandPass.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMExpandPseudoInsts.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLowOverheadLoops.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBlockPlacement.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSLSHardening.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFixCortexA57AES1742098Pass.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMISelDAGToDAG.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='covered-line'><pre>73.5k</pre></td><td class='code'><pre>  static inline ShiftOpc getShiftOpcForNode(unsigned Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='covered-line'><pre>73.5k</pre></td><td class='code'><pre>    switch (Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='covered-line'><pre>67.4k</pre></td><td class='code'><pre>    default:          return ARM_AM::no_shift;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L25' href='#L25'><span>25:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>67.4k</span>, <span class='None'>False</span>: <span class='covered-line'>6.13k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>    case ISD::SHL:    return ARM_AM::lsl;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L26' href='#L26'><span>26:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.12k</span>, <span class='None'>False</span>: <span class='covered-line'>70.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='covered-line'><pre>2.06k</pre></td><td class='code'><pre>    case ISD::SRL:    return ARM_AM::lsr;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L27' href='#L27'><span>27:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.06k</span>, <span class='None'>False</span>: <span class='covered-line'>71.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='covered-line'><pre>866</pre></td><td class='code'><pre>    case ISD::SRA:    return ARM_AM::asr;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L28' href='#L28'><span>28:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>866</span>, <span class='None'>False</span>: <span class='covered-line'>72.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>    case ISD::ROTR:   return ARM_AM::ror;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L29' href='#L29'><span>29:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='None'>False</span>: <span class='covered-line'>73.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //case ISD::ROTL:  // Only if imm -&gt; turn into ROTR.</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Can&apos;t handle RRX here, because it would require folding a flag into</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the addressing mode.  :(  This causes us to miss certain things.</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //case ARMISD::RRX: return ARM_AM::rrx;</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='covered-line'><pre>73.5k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='covered-line'><pre>73.5k</pre></td><td class='code'><pre>  }</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMachineFunctionInfo.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMacroFusion.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: A15SDOptimizer.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetObjectFile.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetTransformInfo.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MLxExpansionPass.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEGatherScatterLowering.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVELaneInterleavingPass.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETailPredication.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEVPTBlockPass.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETPAndVPTOptimisationsPass.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1FrameLowering.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1InstrInfo.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ThumbRegisterInfo.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2ITBlockPass.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2InstrInfo.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2SizeReduction.cpp:llvm::ARM_AM::getShiftOpcForNode(unsigned int)</pre></div></div></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>}  // end namespace ARM_AM</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class ARMSelectionDAGInfo : public SelectionDAGTargetInfo {</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SDValue EmitTargetCodeForMemcpy(SelectionDAG &amp;DAG, const SDLoc &amp;dl,</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  SDValue Chain, SDValue Dst, SDValue Src,</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  SDValue Size, Align Alignment,</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  bool isVolatile, bool AlwaysInline,</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  MachinePointerInfo DstPtrInfo,</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  MachinePointerInfo SrcPtrInfo) const override;</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SDValue</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  EmitTargetCodeForMemmove(SelectionDAG &amp;DAG, const SDLoc &amp;dl, SDValue Chain,</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           SDValue Dst, SDValue Src, SDValue Size,</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           Align Alignment, bool isVolatile,</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           MachinePointerInfo DstPtrInfo,</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           MachinePointerInfo SrcPtrInfo) const override;</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Adjust parameters for memset, see RTABI section 4.3.4</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SDValue EmitTargetCodeForMemset(SelectionDAG &amp;DAG, const SDLoc &amp;dl,</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  SDValue Chain, SDValue Op1, SDValue Op2,</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  SDValue Op3, Align Alignment, bool isVolatile,</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  bool AlwaysInline,</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  MachinePointerInfo DstPtrInfo) const override;</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SDValue EmitSpecializedLibcall(SelectionDAG &amp;DAG, const SDLoc &amp;dl,</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 SDValue Chain, SDValue Dst, SDValue Src,</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 SDValue Size, unsigned Align,</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 RTLIB::Libcall LC) const;</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr></table></div></body></html>