
# Messages from "go new"


# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'ntt_flat.v13': elapsed time 19.83 seconds, memory usage 2953176kB, peak memory usage 3018712kB (SOL-9)
# Info: Branching solution 'ntt_flat.v13' at state 'new' (PRJ-2)
# Info: Starting transformation 'analyze' on solution 'ntt_flat.v13' (SOL-8)
go libraries
Source file analysis completed (CIN-68)
Pragma 'hls_design<top>' detected on routine 'ntt_flat' (CIN-6)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/utils.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/ntt.cpp" (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/utils.cpp" (CRD-1)
Front End called with arguments: -- /home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/include/config.h /home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/include/utils.h /home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/ntt.cpp /home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/utils.cpp (CIN-69)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/include/utils.h" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
ntt_flat.v13
# Info: Completed transformation 'analyze' on solution 'ntt_flat.v12': elapsed time 19.12 seconds, memory usage 2887640kB, peak memory usage 2953176kB (SOL-9)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/ntt.cpp" (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/include/config.h /home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/include/utils.h /home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/ntt.cpp /home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/utils.cpp (CIN-69)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/include/utils.h" (CRD-1)
ntt_flat.v12
# Warning: last line of file ends without a newline (CRD-1)
# Info: Branching solution 'ntt_flat.v12' at state 'new' (PRJ-2)
Source file analysis completed (CIN-68)
# Info: Starting transformation 'analyze' on solution 'ntt_flat.v12' (SOL-8)
Pragma 'hls_design<top>' detected on routine 'ntt_flat' (CIN-6)
go libraries
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/utils.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Completed transformation 'analyze' on solution 'ntt_flat.v10': elapsed time 19.14 seconds, memory usage 2691040kB, peak memory usage 2756576kB (SOL-9)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/ntt.cpp" (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/include/config.h /home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/include/utils.h /home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/ntt.cpp /home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/utils.cpp (CIN-69)
Source file analysis completed (CIN-68)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/include/utils.h" (CRD-1)
Pragma 'hls_design<top>' detected on routine 'ntt_flat' (CIN-6)
# Warning: last line of file ends without a newline (CRD-1)
ntt_flat.v10
# Info: Branching solution 'ntt_flat.v10' at state 'new' (PRJ-2)
# Info: Starting transformation 'analyze' on solution 'ntt_flat.v10' (SOL-8)
go libraries
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/utils.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/ntt.cpp" (CRD-1)
# Info: Completed transformation 'analyze' on solution 'ntt_flat.v5': elapsed time 17.15 seconds, memory usage 2362788kB, peak memory usage 2362788kB (SOL-9)
# Info: Starting transformation 'analyze' on solution 'ntt_flat.v5' (SOL-8)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/utils.cpp" (CRD-1)
go libraries
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/ntt.cpp" (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/include/config.h /home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/include/utils.h /home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/ntt.cpp /home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/utils.cpp (CIN-69)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/include/utils.h" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Source file analysis completed (CIN-68)
Pragma 'hls_design<top>' detected on routine 'ntt_flat' (CIN-6)
ntt_flat.v5
# Info: Branching solution 'ntt_flat.v5' at state 'new' (PRJ-2)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 17.32 seconds, memory usage 1904084kB, peak memory usage 1969620kB (SOL-9)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/utils.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/ntt.cpp" (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/utils.cpp" (CRD-1)
Source file analysis completed (CIN-68)
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<top>' detected on routine 'ntt_flat' (CIN-6)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/ntt.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/ntt.cpp" (CRD-1)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/include/config.h /home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/include/utils.h /home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/ntt.cpp /home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/utils.cpp (CIN-69)
# Warning:           detected during compilation of secondary translation unit "/home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/include/utils.h" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Moving session transcript to file "/home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/catapult.log"
# Error: cannot open source file "gnu/stubs-32.h" (CRD-1696)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 0.05 seconds, memory usage 1314772kB, peak memory usage 1314772kB (SOL-9)
# Error: Compilation aborted (CIN-5)
Front End called with arguments: -- /home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/include/config.h /home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/include/utils.h /home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/ntt.cpp /home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/utils.cpp (CIN-69)
option set Input/CppStandard c++11
option set Input/TargetPlatform x86_64
go compile
c++11
solution file add ./flat_md/directives.tcl -exclude true
# Error: go analyze: Failed analyze
/INPUTFILES/7
/INPUTFILES/2
solution file add ./flat_md/src/main.cpp -exclude true
solution file add ./flat_md/src/utils.cpp -exclude true
solution file add ./flat_md/src/ntt.cpp
/INPUTFILES/1
solution file add ./flat_md/include/ntt.h -exclude true
solution file add ./flat_md/include/config.h
/INPUTFILES/5
solution file add ./flat_md/include/utils.h -exclude true
/INPUTFILES/3
/INPUTFILES/4
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
go analyze
/INPUTFILES/6
solution file set /home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/src/utils.cpp -exclude false
solution file set /home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/flat_md/include/utils.h -exclude false

# Messages from "go compile"

# Info: Design complexity at end of 'compile': Total ops = 92, Real ops = 40, Vars = 28 (SOL-21)
# Info: Completed transformation 'compile' on solution 'ntt_flat.v13': elapsed time 7.27 seconds, memory usage 2953176kB, peak memory usage 3018712kB (SOL-9)
# Info: CDesignChecker Shell script written to '/home/ls5382/project/forPython/pythonSelfUseCtype/ntt_flat/Catapult_1/ntt_flat.v13/CDesignChecker/design_checker.sh'
INOUT port 'twiddle_h' is only used as an input. (OPT-10)
Loop '/ntt_flat/core/STAGE_LOOP' iterated at most 14 times. (LOOP-2)
INOUT port 'twiddle' is only used as an input. (OPT-10)
Loop '/ntt_flat/core/INNER_LOOP' iterated at most 8192 times. (LOOP-2)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
INOUT port 'vec' is only used as an input. (OPT-10)
Loop '/ntt_flat/core/for' iterated at most 16384 times. (LOOP-2)
Optimizing block '/ntt_flat' ... (CIN-4)
Design 'ntt_flat' was read (SOL-1)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Inlining routine 'operator-<20, false>' (CIN-14)
Inlining routine 'operator<=<20, false>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<20, false>' (CIN-14)
Synthesizing routine 'ntt_flat' (CIN-13)
Found top design routine 'ntt_flat' specified by directive (CIN-52)
Inlining routine 'operator<<20, false>' (CIN-14)
Inlining routine 'ntt_flat' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator<<<20, false>' (CIN-14)
Inlining routine 'operator>><20, false>' (CIN-14)
Inlining routine 'operator+<20, false>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Generating synthesis internal form... (CIN-3)
# Info: Starting transformation 'compile' on solution 'ntt_flat.v13' (SOL-8)

# Messages from "go libraries"

# Info: Design complexity at end of 'libraries': Total ops = 92, Real ops = 40, Vars = 28 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'ntt_flat.v13': elapsed time 0.33 seconds, memory usage 2953176kB, peak memory usage 3018712kB (SOL-9)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Starting transformation 'libraries' on solution 'ntt_flat.v13' (SOL-8)

# Messages from "go assembly"

# Info: Completed transformation 'assembly' on solution 'ntt_flat.v13': elapsed time 0.23 seconds, memory usage 2953176kB, peak memory usage 3018712kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 92, Real ops = 40, Vars = 28 (SOL-21)
# Info: Starting transformation 'assembly' on solution 'ntt_flat.v13' (SOL-8)
go allocate

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 104, Real ops = 40, Vars = 34 (SOL-21)
# Info: Completed transformation 'loops' on solution 'ntt_flat.v13': elapsed time 0.05 seconds, memory usage 2953176kB, peak memory usage 3018712kB (SOL-9)
Loop '/ntt_flat/core/for' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'ntt_flat.v13' (SOL-8)
Loop '/ntt_flat/core/main' is left rolled. (LOOP-4)
Loop '/ntt_flat/core/STAGE_LOOP' is left rolled. (LOOP-4)
Loop '/ntt_flat/core/INNER_LOOP' is left rolled. (LOOP-4)
# Info: Completed transformation 'memories' on solution 'ntt_flat.v13': elapsed time 4.63 seconds, memory usage 2953176kB, peak memory usage 3018712kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 3489, Real ops = 40, Vars = 513 (SOL-21)
Memory Resource '/ntt_flat/result:rsc(114)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(113)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(116)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(115)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(62)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(61)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(64)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(63)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(58)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(57)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(60)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(59)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(70)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(69)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(72)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(71)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(66)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(65)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(68)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(67)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(78)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(77)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(80)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(79)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(74)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(73)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(76)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(75)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(86)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(85)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(88)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(87)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(82)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(81)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(84)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(83)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(158)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(157)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(160)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(159)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(154)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(153)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(156)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(155)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(166)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(165)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(168)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(167)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(162)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(161)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(164)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(163)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(174)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(173)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(176)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(175)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(170)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(169)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(172)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(171)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(182)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(181)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(184)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(183)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(178)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(177)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(180)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(179)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(126)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(125)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(128)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(127)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(122)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(121)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(124)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(123)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(134)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(133)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(136)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(135)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(130)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(129)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(132)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(131)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(142)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(141)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(144)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(143)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(138)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(137)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(140)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(139)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(150)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(149)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(152)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(151)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(146)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(145)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(148)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(147)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(30)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(29)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(32)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(31)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(26)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(25)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(28)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(27)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(38)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(37)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(40)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(39)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(34)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(33)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(36)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(35)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(46)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(45)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(48)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(47)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(42)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(41)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(44)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(43)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(54)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(53)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(56)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(55)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(50)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(49)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(52)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(51)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/twiddle_h:rsc' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 16384 x 32). (MEM-4)
Memory Resource '/ntt_flat/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 16384 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Resource '/ntt_flat/result:rsc' split into 240 x 1 blocks (MEM-11)
Memory Resource '/ntt_flat/vec:rsc' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 16384 x 32). (MEM-4)
# Info: Starting transformation 'memories' on solution 'ntt_flat.v13' (SOL-8)
I/O-Port Resource '/ntt_flat/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
I/O-Port Resource '/ntt_flat/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
Memory Resource '/ntt_flat/result:rsc(6)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(5)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(8)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(7)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(2)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(1)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(4)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(3)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(14)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(13)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(16)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(15)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(10)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(9)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(12)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(11)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(22)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(21)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(24)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(23)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(18)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(17)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(20)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(19)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(222)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(221)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(224)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(223)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(218)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(217)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(220)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(219)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(230)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(229)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(232)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(231)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(226)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(225)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(228)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(227)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(238)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(237)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(239)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(234)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(233)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(236)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(235)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(190)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(189)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(192)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(191)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(186)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(185)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(188)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(187)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(198)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(197)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(200)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(199)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(194)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(193)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(196)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(195)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(206)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(205)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(208)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(207)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(202)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(201)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(204)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(203)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(214)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(213)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(216)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(215)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(210)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(209)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(212)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(211)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(94)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(93)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(96)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(95)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(90)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(89)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(92)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(91)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(102)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(101)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(104)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(103)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(98)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(97)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(100)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(99)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(110)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(109)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(112)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(111)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(106)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(105)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(108)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(107)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(118)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(117)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(120)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
Memory Resource '/ntt_flat/result:rsc(119)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW' (size: 1024 x 32). (MEM-4)
# Info: Design complexity at end of 'cluster': Total ops = 3489, Real ops = 40, Vars = 513 (SOL-21)
# Info: Completed transformation 'cluster' on solution 'ntt_flat.v13': elapsed time 0.60 seconds, memory usage 2953176kB, peak memory usage 3018712kB (SOL-9)
# Info: Starting transformation 'cluster' on solution 'ntt_flat.v13' (SOL-8)
# Info: Design complexity at end of 'architect': Total ops = 8819, Real ops = 1003, Vars = 1007 (SOL-21)
# Info: Completed transformation 'architect' on solution 'ntt_flat.v13': elapsed time 36.07 seconds, memory usage 2953176kB, peak memory usage 3018712kB (SOL-9)
# Info: Running transformation 'architect' on solution 'ntt_flat.v13': elapsed time 23.96 seconds, memory usage 2953176kB, peak memory usage 3018712kB (SOL-15)
# Info: Starting transformation 'architect' on solution 'ntt_flat.v13' (SOL-8)
Design 'ntt_flat' contains '1003' real operations. (SOL-11)
