{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606030108609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606030108614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 22 01:28:28 2020 " "Processing started: Sun Nov 22 01:28:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606030108614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606030108614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off register -c register " "Command: quartus_map --read_settings_files=on --write_settings_files=off register -c register" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606030108614 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606030109200 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606030109200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.bdf" "" { Schematic "U:/CPR E 281/Lab 12/register/register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606030121352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606030121352 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "register " "Elaborating entity \"register\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606030121477 ""}
{ "Error" "EGDFX_INCORRECT_PIN_CONNECTOR_STYLE" "In\[3..0\] " "Bus name allowed only on bus line -- pin \"In\[3..0\]\"" {  } { { "register.bdf" "" { Schematic "U:/CPR E 281/Lab 12/register/register.bdf" { { 128 80 248 144 "In\[3..0\]" "" } } } }  } 0 275028 "Bus name allowed only on bus line -- pin \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606030121484 ""}
{ "Error" "EGDFX_INCORRECT_PIN_CONNECTOR_STYLE" "Out\[3..0\] " "Bus name allowed only on bus line -- pin \"Out\[3..0\]\"" {  } { { "register.bdf" "" { Schematic "U:/CPR E 281/Lab 12/register/register.bdf" { { 128 640 816 144 "Out\[3..0\]" "" } } } }  } 0 275028 "Bus name allowed only on bus line -- pin \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606030121484 ""}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "l1\[3..0\] mux2x1 inst " "Incorrect connector style at port \"l1\[3..0\]\" for symbol \"inst\" of type mux2x1" {  } { { "register.bdf" "" { Schematic "U:/CPR E 281/Lab 12/register/register.bdf" { { 136 248 304 136 "" "" } } } }  } 0 275029 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606030121484 ""}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "l0\[3..0\] mux2x1 inst " "Incorrect connector style at port \"l0\[3..0\]\" for symbol \"inst\" of type mux2x1" {  } { { "register.bdf" "" { Schematic "U:/CPR E 281/Lab 12/register/register.bdf" { { 152 280 304 152 "" "" } } } }  } 0 275029 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606030121484 ""}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "Y\[3..0\] mux2x1 inst " "Incorrect connector style at port \"Y\[3..0\]\" for symbol \"inst\" of type mux2x1" {  } { { "register.bdf" "" { Schematic "U:/CPR E 281/Lab 12/register/register.bdf" { { 120 456 472 120 "" "" } } } }  } 0 275029 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606030121484 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606030121484 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606030121802 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 22 01:28:41 2020 " "Processing ended: Sun Nov 22 01:28:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606030121802 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606030121802 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606030121802 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606030121802 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 1  " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606030122728 ""}
