;redcode
;assert 1
	SPL 0, <40
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP @0, 10
	JMN -1, @-20
	SUB @0, @2
	SPL @36, <40
	SUB @121, 103
	SLT 300, 90
	SUB @121, 103
	JMZ 300, 90
	SUB #0, <620
	SUB #0, <620
	DJN -1, @-20
	DJN -1, @-20
	ADD 10, 20
	SUB #0, 20
	JMP @0, 20
	MOV #5, 20
	SUB @0, @2
	JMZ 300, 90
	DJN 300, 90
	CMP @-127, 100
	SPL 0, <402
	SPL <121, 100
	SUB #0, -4
	SUB #12, @290
	ADD @800, 106
	SUB #0, -4
	SUB #0, -4
	SUB -7, <-120
	JMZ 343, 30
	SPL 0, <402
	CMP @0, @2
	SPL 0, <402
	MOV -0, 62
	SUB @121, 106
	SPL @36, <40
	SUB #0, -4
	SPL @36, <40
	SUB 0, -4
	DJN @36, <40
	ADD 210, 60
	ADD 210, 60
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	ADD @800, 106
	MOV -1, <-20
	JMP 0, <2
	JMP -0, <-2
	ADD @800, 106
