module io_output(addr, detain, write_io_enable, io_clk, out_port0, out_port1, out_port2);

	input [31:0] addr, detain;
	input write_io_enable, io_clk;
	output [31:0] out_port0, out_port1, out_port2;
	
	reg [31:0] out_port0;
	reg [31:0] out_port1;
	reg [31:0] out_port2;
	
	always@(posedge io_clk)
	begin
		if(write_io_enable==1)
		case(addr[7:2])
			6'b100000:out_port0=detain;//80h
			6'b100001:out_port1=detain;//84h
			6'b100010:out_port2=detain;//88h
		endcase
	end
endmodule
