{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1638267939024 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1638267939045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 30 11:25:38 2021 " "Processing started: Tue Nov 30 11:25:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1638267939045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1638267939045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1638267939045 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1638267941634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mlmjanssen/Documents/Memory/VHDL/counter8b-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/mlmjanssen/Documents/Memory/VHDL/counter8b-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter8b-behaviour " "Found design unit 1: counter8b-behaviour" {  } { { "../VHDL/counter8b-behaviour.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/counter8b-behaviour.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638267943619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638267943619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mlmjanssen/Documents/Memory/VHDL/counter5b-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/mlmjanssen/Documents/Memory/VHDL/counter5b-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter5b-behaviour " "Found design unit 1: counter5b-behaviour" {  } { { "../VHDL/counter5b-behaviour.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/counter5b-behaviour.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638267943745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638267943745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mlmjanssen/Documents/Memory/VHDL/readwrite.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/mlmjanssen/Documents/Memory/VHDL/readwrite.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 readwrite " "Found entity 1: readwrite" {  } { { "../VHDL/readwrite.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/readwrite.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638267943843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638267943843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mlmjanssen/Documents/Memory/VHDL/readwrite-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/mlmjanssen/Documents/Memory/VHDL/readwrite-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 readwrite-behaviour " "Found design unit 1: readwrite-behaviour" {  } { { "../VHDL/readwrite-behaviour.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/readwrite-behaviour.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638267943938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638267943938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mlmjanssen/Documents/Memory/VHDL/memory_cntrll.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/mlmjanssen/Documents/Memory/VHDL/memory_cntrll.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 memory_cntrll " "Found entity 1: memory_cntrll" {  } { { "../VHDL/memory_cntrll.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/memory_cntrll.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638267944085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638267944085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mlmjanssen/Documents/Memory/VHDL/memory_cntrll-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/mlmjanssen/Documents/Memory/VHDL/memory_cntrll-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_cntrll-behaviour " "Found design unit 1: memory_cntrll-behaviour" {  } { { "../VHDL/memory_cntrll-behaviour.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/memory_cntrll-behaviour.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638267944277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638267944277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mlmjanssen/Documents/Memory/VHDL/countextend.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/mlmjanssen/Documents/Memory/VHDL/countextend.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 countextend " "Found entity 1: countextend" {  } { { "../VHDL/countextend.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/countextend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638267944544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638267944544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mlmjanssen/Documents/Memory/VHDL/countextend-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/mlmjanssen/Documents/Memory/VHDL/countextend-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countextend-behaviour " "Found design unit 1: countextend-behaviour" {  } { { "../VHDL/countextend-behaviour.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/countextend-behaviour.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638267944724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638267944724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mlmjanssen/Documents/Memory/VHDL/counter8b.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/mlmjanssen/Documents/Memory/VHDL/counter8b.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 counter8b " "Found entity 1: counter8b" {  } { { "../VHDL/counter8b.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/counter8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638267944909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638267944909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mlmjanssen/Documents/Memory/VHDL/counter5b.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/mlmjanssen/Documents/Memory/VHDL/counter5b.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 counter5b " "Found entity 1: counter5b" {  } { { "../VHDL/counter5b.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/counter5b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638267945081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638267945081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_de1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_de1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_de1 " "Found entity 1: top_de1" {  } { { "top_de1.bdf" "" { Schematic "/home/mlmjanssen/Documents/Memory/quartus_DE1/top_de1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638267945216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638267945216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_vga_dac_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pre_vga_dac_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pre_vga_dac_4-signal_flow " "Found design unit 1: pre_vga_dac_4-signal_flow" {  } { { "pre_vga_dac_4.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/quartus_DE1/pre_vga_dac_4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638267945423 ""} { "Info" "ISGN_ENTITY_NAME" "1 pre_vga_dac_4 " "Found entity 1: pre_vga_dac_4" {  } { { "pre_vga_dac_4.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/quartus_DE1/pre_vga_dac_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638267945423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638267945423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen25mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen25mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen25mhz-behaviour " "Found design unit 1: gen25mhz-behaviour" {  } { { "gen25mhz.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/quartus_DE1/gen25mhz.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638267945649 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen25mhz " "Found entity 1: gen25mhz" {  } { { "gen25mhz.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/quartus_DE1/gen25mhz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638267945649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638267945649 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_de1 " "Elaborating entity \"top_de1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1638267947334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_cntrll memory_cntrll:inst3 " "Elaborating entity \"memory_cntrll\" for hierarchy \"memory_cntrll:inst3\"" {  } { { "top_de1.bdf" "inst3" { Schematic "/home/mlmjanssen/Documents/Memory/quartus_DE1/top_de1.bdf" { { 264 504 728 504 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638267947435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "readwrite memory_cntrll:inst3\|readwrite:rw " "Elaborating entity \"readwrite\" for hierarchy \"memory_cntrll:inst3\|readwrite:rw\"" {  } { { "../VHDL/memory_cntrll-behaviour.vhd" "rw" { Text "/home/mlmjanssen/Documents/Memory/VHDL/memory_cntrll-behaviour.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638267947510 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "curX readwrite-behaviour.vhd(70) " "VHDL Process Statement warning at readwrite-behaviour.vhd(70): signal \"curX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/readwrite-behaviour.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/readwrite-behaviour.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1638267947538 "|top_de1|memory_cntrll:inst3|readwrite:rw"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "curY readwrite-behaviour.vhd(71) " "VHDL Process Statement warning at readwrite-behaviour.vhd(71): signal \"curY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/readwrite-behaviour.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/readwrite-behaviour.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1638267947539 "|top_de1|memory_cntrll:inst3|readwrite:rw"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "curW readwrite-behaviour.vhd(72) " "VHDL Process Statement warning at readwrite-behaviour.vhd(72): signal \"curW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/readwrite-behaviour.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/readwrite-behaviour.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1638267947539 "|top_de1|memory_cntrll:inst3|readwrite:rw"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "curW readwrite-behaviour.vhd(78) " "VHDL Process Statement warning at readwrite-behaviour.vhd(78): signal \"curW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/readwrite-behaviour.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/readwrite-behaviour.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1638267947539 "|top_de1|memory_cntrll:inst3|readwrite:rw"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "curY readwrite-behaviour.vhd(85) " "VHDL Process Statement warning at readwrite-behaviour.vhd(85): signal \"curY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/readwrite-behaviour.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/readwrite-behaviour.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1638267947539 "|top_de1|memory_cntrll:inst3|readwrite:rw"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "curW readwrite-behaviour.vhd(86) " "VHDL Process Statement warning at readwrite-behaviour.vhd(86): signal \"curW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/readwrite-behaviour.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/readwrite-behaviour.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1638267947539 "|top_de1|memory_cntrll:inst3|readwrite:rw"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "curW readwrite-behaviour.vhd(92) " "VHDL Process Statement warning at readwrite-behaviour.vhd(92): signal \"curW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/readwrite-behaviour.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/readwrite-behaviour.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1638267947539 "|top_de1|memory_cntrll:inst3|readwrite:rw"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "curX readwrite-behaviour.vhd(100) " "VHDL Process Statement warning at readwrite-behaviour.vhd(100): signal \"curX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/readwrite-behaviour.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/readwrite-behaviour.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1638267947540 "|top_de1|memory_cntrll:inst3|readwrite:rw"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "curY readwrite-behaviour.vhd(101) " "VHDL Process Statement warning at readwrite-behaviour.vhd(101): signal \"curY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/readwrite-behaviour.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/readwrite-behaviour.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1638267947540 "|top_de1|memory_cntrll:inst3|readwrite:rw"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "curY readwrite-behaviour.vhd(107) " "VHDL Process Statement warning at readwrite-behaviour.vhd(107): signal \"curY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/readwrite-behaviour.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/readwrite-behaviour.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1638267947540 "|top_de1|memory_cntrll:inst3|readwrite:rw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter5b memory_cntrll:inst3\|counter5b:cx " "Elaborating entity \"counter5b\" for hierarchy \"memory_cntrll:inst3\|counter5b:cx\"" {  } { { "../VHDL/memory_cntrll-behaviour.vhd" "cx" { Text "/home/mlmjanssen/Documents/Memory/VHDL/memory_cntrll-behaviour.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638267947587 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lstcnt counter5b-behaviour.vhd(16) " "VHDL Process Statement warning at counter5b-behaviour.vhd(16): signal \"lstcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/counter5b-behaviour.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/counter5b-behaviour.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1638267947606 "|top_de1|memory_cntrll:inst3|counter5b:cx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter8b memory_cntrll:inst3\|counter8b:cw " "Elaborating entity \"counter8b\" for hierarchy \"memory_cntrll:inst3\|counter8b:cw\"" {  } { { "../VHDL/memory_cntrll-behaviour.vhd" "cw" { Text "/home/mlmjanssen/Documents/Memory/VHDL/memory_cntrll-behaviour.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638267947682 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lstcnt counter8b-behaviour.vhd(16) " "VHDL Process Statement warning at counter8b-behaviour.vhd(16): signal \"lstcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/counter8b-behaviour.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/counter8b-behaviour.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1638267947712 "|top_de1|memory_cntrll:inst3|counter8b:cw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countextend memory_cntrll:inst3\|countextend:cex " "Elaborating entity \"countextend\" for hierarchy \"memory_cntrll:inst3\|countextend:cex\"" {  } { { "../VHDL/memory_cntrll-behaviour.vhd" "cex" { Text "/home/mlmjanssen/Documents/Memory/VHDL/memory_cntrll-behaviour.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638267947768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen25mhz gen25mhz:inst1 " "Elaborating entity \"gen25mhz\" for hierarchy \"gen25mhz:inst1\"" {  } { { "top_de1.bdf" "inst1" { Schematic "/home/mlmjanssen/Documents/Memory/quartus_DE1/top_de1.bdf" { { -48 512 688 32 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638267947888 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1638267951119 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638267951119 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clrIN " "No output dependent on input pin \"clrIN\"" {  } { { "top_de1.bdf" "" { Schematic "/home/mlmjanssen/Documents/Memory/quartus_DE1/top_de1.bdf" { { 400 240 408 416 "clrIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638267951365 "|top_de1|clrIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clrMEM " "No output dependent on input pin \"clrMEM\"" {  } { { "top_de1.bdf" "" { Schematic "/home/mlmjanssen/Documents/Memory/quartus_DE1/top_de1.bdf" { { 448 240 408 464 "clrMEM" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638267951365 "|top_de1|clrMEM"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1638267951365 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "147 " "Implemented 147 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1638267951366 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1638267951366 ""} { "Info" "ICUT_CUT_TM_LCELLS" "87 " "Implemented 87 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1638267951366 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1638267951366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "655 " "Peak virtual memory: 655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1638267951431 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 30 11:25:51 2021 " "Processing ended: Tue Nov 30 11:25:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1638267951431 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1638267951431 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1638267951431 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1638267951431 ""}
