\secretlevel{非公开} \secretyear{2100}

\ctitle{基于时间自动机的\\中断实时性分析与验证}
% 根据自己的情况选，不用这样复杂
\makeatletter
\ifthu@bachelor\relax\else
  \ifthu@doctor
    \cdegree{工学博士}
  \else
    \ifthu@master
      \cdegree{工学硕士}
    \fi
  \fi
\fi
\makeatother


\cdepartment[软件学院]{软件学院}
\cmajor{软件工程}
\cauthor{刘盛鹏} 
\csupervisor{顾明教授}
% 如果没有副指导老师或者联合指导老师，把下面两行相应的删除即可。
%\cassosupervisor{贺飞教授}
% 日期自动生成，如果你要自己写就改这个cdate
%\cdate{\CJKdigits{\the\year}年\CJKnumber{\the\month}月}

% 博士后部分
% \cfirstdiscipline{计算机科学与技术}
% \cseconddiscipline{系统结构}
% \postdoctordate{2009年7月——2011年7月}

\etitle{Timing Analysis on Interrupt\\Based on Timed Automata} 
% 这块比较复杂，需要分情况讨论：
% 1. 学术型硕士
%    \edegree：必须为Master of Arts或Master of Science（注意大小写）
%              “哲学、文学、历史学、法学、教育学、艺术学门类，公共管理学科
%               填写Master of Arts，其它填写Master of Science”
%    \emajor：“获得一级学科授权的学科填写一级学科名称，其它填写二级学科名称”
% 2. 专业型硕士
%    \edegree：“填写专业学位英文名称全称”
%    \emajor：“工程硕士填写工程领域，其它专业学位不填写此项”
% 3. 学术型博士
%    \edegree：Doctor of Philosophy（注意大小写）
%    \emajor：“获得一级学科授权的学科填写一级学科名称，其它填写二级学科名称”
% 4. 专业型博士
%    \edegree：“填写专业学位英文名称全称”
%    \emajor：不填写此项
\edegree{Master of Engineering} 
\emajor{Software Engineering} 
\eauthor{Liu Shengpeng} 
\esupervisor{Professor Gu Min} 
%\eassosupervisor{Professor He Fei} 
% 这个日期也会自动生成，你要改么？
% \edate{December, 2005}

% 定义中英文摘要和关键字
\begin{cabstract}
   随着现在嵌入式程序在各行各业的大量应用，针对嵌入式程序的验证需求也越来越多。
   中断，作为嵌入式程序的重要组成部分，对其实时性的保证起着至关重要的作用。然而，
   中断本身的验证难度却比普通的程序大得多。中断具有非对称抢占机制，且大部分平台
   的中断抢占允许嵌套。部分中断允许被自身新的实例重入。为了追求性能，同时试图保
   证程序的正确运行，一些中断程序内部随意开关中断。相比于普通应用程序，中断的自
   由度非常大，对整个系统的操作几乎不受限制。这给针对嵌入式应用场景的实时性分析
   带来了极大的难度。
   
   本文总结了三种常见的中断类型，分析了他们的软硬件实现。从实时性角度，本文对这
   些中断构造了相应的时间自动机模型。结合实际项目，本文应用该建模方法对在某航空
   动力控制系统中在\uppaal 中进行建模，并分析和验证了其实时性性质，对其中违反实
   时性约束的中断设置给出了反例。
\end{cabstract}

\ckeywords{中断，时间自动机，实时性分析，建模，验证}

\begin{eabstract} 
   As embedded programs being adopted heavily almost everywhere, demand
   for the verification of them have increased greatly during recent years.
   Interrupt, a very important component of all embedded programs, is vital
   to the real-time properties of them. However, it is much more difficult
   to verify an interrupt program than a common one. Interrupts can preempt
   one another asymmetrically. In most cases, those preemption can be nested.
   Under certain circumstances, an interrupt can even be preempted by another
   instance of itself. To pursue the performance while trying to guarantee
   the correctness, some interrupt programs turn on and off interrupts inside 
   them arbitrarily. An interrupt enjoys much more freedom an application
   program. It can do almost everything on the system where it is running, 
   which brings a great deal of difficulty to the verification of the embedbed
   scenario.
	
   The thesis summerized three most common types of interrupts and analyzed
   their implementation from the perspectives of both hardware and software.
   Focusing on the timing property, this thesis constructed models of the 
   timed automata of the thses interrupts. It gives all the specifics on 
   abstraction and modelling. The thesis applied the same approach on an air 
   power control system from an actual project. After analysis and verification 
   on its timing properties, the thesis proved there was a flaw in the 
   interrupt setting and produced a counter example.
\end{eabstract}

\ekeywords{Interrupt, Timed Automata, Real-time Analysis, Modeling, Verification}
