# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../IDCT.srcs/sources_1/new/column_transform.sv" \
"../../../../IDCT.srcs/sources_1/new/controller.sv" \
"../../../../IDCT.srcs/sources_1/new/output_scaling.sv" \
"../../../../IDCT.srcs/sources_1/new/row_transform.sv" \
"../../../../IDCT.srcs/sources_1/new/testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
