library ieee;
use ieee.std_logic_1164.all;

entity ejerciciolog is
port(
			A, B, C: in std_logic;
        	F0, F, F2: out std_logic);
end ejerciciolog;
 
architecture aarqlog of ejerciciolog is
signal x: std_logic_vector(0 to 2);
begin
			U0 = or2 port map (A,B, x(0));
			U1 = and2 port map (x(0),C, F0);
			U2 = and2 port map (A,C, x(1));
			U3 = and2 port map (B,C, x(2));
			U4 = or2 port map (x(1),x(2), F0);
			U5 = and2 port map (B,C, F);
			U6 = or2 port map (A,C, F2);
end aarqlog;

