// Seed: 3264594073
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout logic [7:0] id_2;
  output wire id_1;
  assign module_1.id_25 = 0;
  wire id_7 = id_4;
  wire id_8 = id_2[-1];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout logic [7:0] id_3;
  input wire id_2;
  input wire id_1;
  wire id_8;
  ;
  wire id_9;
  assign id_7 = 1;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_5,
      id_9,
      id_6,
      id_9
  );
  assign id_3[-1'b0] = id_9 & -1;
  uwire  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ;
  wire id_29;
  assign id_11 = -1;
  wire id_30;
endmodule
