Classic Timing Analyzer report for count2
Sun May 09 10:11:45 2021
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CK'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From  ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.490 ns                                       ; EN    ; inst  ; --         ; CK       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.943 ns                                       ; inst1 ; CN    ; CK         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.295 ns                                       ; D0    ; inst1 ; --         ; CK       ; 0            ;
; Clock Setup: 'CK'            ; N/A   ; None          ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; inst  ; inst  ; CK         ; CK       ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;       ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C7        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CK              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CK'                                                                                                                                                                  ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From  ; To    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; inst  ; inst  ; CK         ; CK       ; None                        ; None                      ; 1.253 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; inst1 ; inst  ; CK         ; CK       ; None                        ; None                      ; 1.094 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; inst1 ; inst1 ; CK         ; CK       ; None                        ; None                      ; 0.454 ns                ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------+
; tsu                                                         ;
+-------+--------------+------------+------+-------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To    ; To Clock ;
+-------+--------------+------------+------+-------+----------+
; N/A   ; None         ; 5.490 ns   ; EN   ; inst  ; CK       ;
; N/A   ; None         ; 5.407 ns   ; D1   ; inst  ; CK       ;
; N/A   ; None         ; 5.024 ns   ; EN   ; inst1 ; CK       ;
; N/A   ; None         ; 0.576 ns   ; LD   ; inst1 ; CK       ;
; N/A   ; None         ; 0.548 ns   ; LD   ; inst  ; CK       ;
; N/A   ; None         ; -0.047 ns  ; D0   ; inst1 ; CK       ;
+-------+--------------+------------+------+-------+----------+


+-------------------------------------------------------------+
; tco                                                         ;
+-------+--------------+------------+-------+----+------------+
; Slack ; Required tco ; Actual tco ; From  ; To ; From Clock ;
+-------+--------------+------------+-------+----+------------+
; N/A   ; None         ; 8.943 ns   ; inst1 ; CN ; CK         ;
; N/A   ; None         ; 8.866 ns   ; inst  ; CN ; CK         ;
; N/A   ; None         ; 7.934 ns   ; inst  ; Q1 ; CK         ;
; N/A   ; None         ; 7.883 ns   ; inst1 ; Q0 ; CK         ;
+-------+--------------+------------+-------+----+------------+


+-------------------------------------------------------------------+
; th                                                                ;
+---------------+-------------+-----------+------+-------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To    ; To Clock ;
+---------------+-------------+-----------+------+-------+----------+
; N/A           ; None        ; 0.295 ns  ; D0   ; inst1 ; CK       ;
; N/A           ; None        ; -0.300 ns ; LD   ; inst  ; CK       ;
; N/A           ; None        ; -0.328 ns ; LD   ; inst1 ; CK       ;
; N/A           ; None        ; -4.776 ns ; EN   ; inst1 ; CK       ;
; N/A           ; None        ; -5.159 ns ; D1   ; inst  ; CK       ;
; N/A           ; None        ; -5.242 ns ; EN   ; inst  ; CK       ;
+---------------+-------------+-----------+------+-------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Sun May 09 10:11:44 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off count2 -c count2 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CK" is an undefined clock
Info: Clock "CK" Internal fmax is restricted to 380.08 MHz between source register "inst" and destination register "inst"
    Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.253 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y14_N9; Fanout = 3; REG Node = 'inst'
            Info: 2: + IC(0.372 ns) + CELL(0.322 ns) = 0.694 ns; Loc. = LCCOMB_X16_Y14_N30; Fanout = 1; COMB Node = 'select2-1:inst2|inst3~165'
            Info: 3: + IC(0.285 ns) + CELL(0.178 ns) = 1.157 ns; Loc. = LCCOMB_X16_Y14_N8; Fanout = 1; COMB Node = 'select2-1:inst2|inst3~166'
            Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.253 ns; Loc. = LCFF_X16_Y14_N9; Fanout = 3; REG Node = 'inst'
            Info: Total cell delay = 0.596 ns ( 47.57 % )
            Info: Total interconnect delay = 0.657 ns ( 52.43 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CK" to destination register is 2.658 ns
                Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CK'
                Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G6; Fanout = 2; COMB Node = 'CK~clkctrl'
                Info: 3: + IC(0.852 ns) + CELL(0.602 ns) = 2.658 ns; Loc. = LCFF_X16_Y14_N9; Fanout = 3; REG Node = 'inst'
                Info: Total cell delay = 1.678 ns ( 63.13 % )
                Info: Total interconnect delay = 0.980 ns ( 36.87 % )
            Info: - Longest clock path from clock "CK" to source register is 2.658 ns
                Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CK'
                Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G6; Fanout = 2; COMB Node = 'CK~clkctrl'
                Info: 3: + IC(0.852 ns) + CELL(0.602 ns) = 2.658 ns; Loc. = LCFF_X16_Y14_N9; Fanout = 3; REG Node = 'inst'
                Info: Total cell delay = 1.678 ns ( 63.13 % )
                Info: Total interconnect delay = 0.980 ns ( 36.87 % )
        Info: + Micro clock to output delay of source is 0.277 ns
        Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "inst" (data pin = "EN", clock pin = "CK") is 5.490 ns
    Info: + Longest pin to register delay is 8.186 ns
        Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_208; Fanout = 2; PIN Node = 'EN'
        Info: 2: + IC(6.159 ns) + CELL(0.545 ns) = 7.627 ns; Loc. = LCCOMB_X16_Y14_N30; Fanout = 1; COMB Node = 'select2-1:inst2|inst3~165'
        Info: 3: + IC(0.285 ns) + CELL(0.178 ns) = 8.090 ns; Loc. = LCCOMB_X16_Y14_N8; Fanout = 1; COMB Node = 'select2-1:inst2|inst3~166'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 8.186 ns; Loc. = LCFF_X16_Y14_N9; Fanout = 3; REG Node = 'inst'
        Info: Total cell delay = 1.742 ns ( 21.28 % )
        Info: Total interconnect delay = 6.444 ns ( 78.72 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "CK" to destination register is 2.658 ns
        Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CK'
        Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G6; Fanout = 2; COMB Node = 'CK~clkctrl'
        Info: 3: + IC(0.852 ns) + CELL(0.602 ns) = 2.658 ns; Loc. = LCFF_X16_Y14_N9; Fanout = 3; REG Node = 'inst'
        Info: Total cell delay = 1.678 ns ( 63.13 % )
        Info: Total interconnect delay = 0.980 ns ( 36.87 % )
Info: tco from clock "CK" to destination pin "CN" through register "inst1" is 8.943 ns
    Info: + Longest clock path from clock "CK" to source register is 2.658 ns
        Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CK'
        Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G6; Fanout = 2; COMB Node = 'CK~clkctrl'
        Info: 3: + IC(0.852 ns) + CELL(0.602 ns) = 2.658 ns; Loc. = LCFF_X16_Y14_N19; Fanout = 4; REG Node = 'inst1'
        Info: Total cell delay = 1.678 ns ( 63.13 % )
        Info: Total interconnect delay = 0.980 ns ( 36.87 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 6.008 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y14_N19; Fanout = 4; REG Node = 'inst1'
        Info: 2: + IC(0.592 ns) + CELL(0.178 ns) = 0.770 ns; Loc. = LCCOMB_X16_Y14_N20; Fanout = 1; COMB Node = 'inst9'
        Info: 3: + IC(2.348 ns) + CELL(2.890 ns) = 6.008 ns; Loc. = PIN_33; Fanout = 0; PIN Node = 'CN'
        Info: Total cell delay = 3.068 ns ( 51.07 % )
        Info: Total interconnect delay = 2.940 ns ( 48.93 % )
Info: th for register "inst1" (data pin = "D0", clock pin = "CK") is 0.295 ns
    Info: + Longest clock path from clock "CK" to destination register is 2.658 ns
        Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CK'
        Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G6; Fanout = 2; COMB Node = 'CK~clkctrl'
        Info: 3: + IC(0.852 ns) + CELL(0.602 ns) = 2.658 ns; Loc. = LCFF_X16_Y14_N19; Fanout = 4; REG Node = 'inst1'
        Info: Total cell delay = 1.678 ns ( 63.13 % )
        Info: Total interconnect delay = 0.980 ns ( 36.87 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 2.649 ns
        Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_130; Fanout = 1; PIN Node = 'D0'
        Info: 2: + IC(1.299 ns) + CELL(0.178 ns) = 2.553 ns; Loc. = LCCOMB_X16_Y14_N18; Fanout = 1; COMB Node = 'select2-1:inst3|inst3~40'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.649 ns; Loc. = LCFF_X16_Y14_N19; Fanout = 4; REG Node = 'inst1'
        Info: Total cell delay = 1.350 ns ( 50.96 % )
        Info: Total interconnect delay = 1.299 ns ( 49.04 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 156 megabytes
    Info: Processing ended: Sun May 09 10:11:45 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


