V3 21
FL /home/marco/xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd 2012/10/02.12:15:38 P.40xd
EN plbv46_slave_single_v1_01_a/plbv46_slave_single 1362504674 \
      FL /home/marco/xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd \
      PB ieee/std_logic_1164 1350103243 PB ieee/STD_LOGIC_UNSIGNED 1350103247 \
      PB ieee/NUMERIC_STD 1350103249 PB ieee/std_logic_misc 1350103245 \
      LB proc_common_v3_00_a PB proc_common_v3_00_a/proc_common_pkg 1362504641 \
      PB proc_common_v3_00_a/family_support 1362504639 \
      PB proc_common_v3_00_a/ipif_pkg 1362504663 \
      EN proc_common_v3_00_a/or_gate128 1362504660 LB unisim PH unisim/VCOMPONENTS 1350103252 \
      LB plbv46_slave_single_v1_01_a
AR plbv46_slave_single_v1_01_a/plbv46_slave_single/implementation 1362504675 \
      FL /home/marco/xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd \
      EN plbv46_slave_single_v1_01_a/plbv46_slave_single 1362504674 \
      CP std_logic_vector CP plbv46_slave_single_v1_01_a/plb_slave_attachment
FL /home/marco/xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd 2012/10/02.12:15:38 P.40xd
EN plbv46_slave_single_v1_01_a/plb_address_decoder 1362504664 \
      FL /home/marco/xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd \
      PB ieee/std_logic_1164 1350103243 PB ieee/NUMERIC_STD 1350103249 \
      LB proc_common_v3_00_a PB proc_common_v3_00_a/proc_common_pkg 1362504641 \
      EN proc_common_v3_00_a/pselect_f 1362504658 \
      EN proc_common_v3_00_a/or_gate128 1362504660 \
      PB proc_common_v3_00_a/ipif_pkg 1362504663 \
      PB proc_common_v3_00_a/family_support 1362504639 LB unisim \
      PH unisim/VCOMPONENTS 1350103252
AR plbv46_slave_single_v1_01_a/plb_address_decoder/IMP 1362504665 \
      FL /home/marco/xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd \
      EN plbv46_slave_single_v1_01_a/plb_address_decoder 1362504664 CP integer \
      CP std_logic_vector CP proc_common_v3_00_a/pselect_f \
      CP proc_common_v3_00_a/or_gate128
FL /home/marco/xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd 2012/10/02.12:15:38 P.40xd
EN plbv46_slave_single_v1_01_a/plb_slave_attachment 1362504672 \
      FL /home/marco/xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd \
      PB ieee/std_logic_1164 1350103243 PB ieee/NUMERIC_STD 1350103249 \
      PB ieee/STD_LOGIC_UNSIGNED 1350103247 PB ieee/std_logic_misc 1350103245 \
      LB proc_common_v3_00_a PB proc_common_v3_00_a/proc_common_pkg 1362504641 \
      PB proc_common_v3_00_a/ipif_pkg 1362504663 \
      PB proc_common_v3_00_a/family_support 1362504639 \
      EN proc_common_v3_00_a/counter_f 1362504654 LB unisim PH unisim/VCOMPONENTS 1350103252 \
      LB plbv46_slave_single_v1_01_a
AR plbv46_slave_single_v1_01_a/plb_slave_attachment/implementation 1362504673 \
      FL /home/marco/xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd \
      EN plbv46_slave_single_v1_01_a/plb_slave_attachment 1362504672 CP std_logic \
      CP std_logic_vector CP plbv46_slave_single_v1_01_a/plb_address_decoder \
      CP PLB_ADDR_CNTRL_STATES CP integer CP proc_common_v3_00_a/counter_f
