

================================================================
== Vitis HLS Report for 'sao_top_Pipeline_VITIS_LOOP_54_1'
================================================================
* Date:           Sun May  7 10:30:14 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        cabac_top
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.029 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_54_1  |        ?|        ?|         3|          3|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.14>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_in = alloca i32 1"   --->   Operation 7 'alloca' 'p_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_6 = alloca i32 1"   --->   Operation 8 'alloca' 'state_bstate_n_bits_held_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%aligned_word = alloca i32 1"   --->   Operation 9 'alloca' 'aligned_word' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_6 = alloca i32 1"   --->   Operation 10 'alloca' 'state_bstate_currIdx_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%baeState_0_constprop_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %baeState_0_constprop_load"   --->   Operation 11 'read' 'baeState_0_constprop_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%state_ivlOffset_5_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %state_ivlOffset_5"   --->   Operation 12 'read' 'state_ivlOffset_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%state_bstate_held_aligned_word_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %state_bstate_held_aligned_word_5"   --->   Operation 13 'read' 'state_bstate_held_aligned_word_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %state_bstate_n_bits_held_5"   --->   Operation 14 'read' 'state_bstate_n_bits_held_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %state_bstate_currIdx_5"   --->   Operation 15 'read' 'state_bstate_currIdx_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %state_bstate_currIdx_5_read, i32 %state_bstate_currIdx_6"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %state_bstate_held_aligned_word_5_read, i8 %aligned_word"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.70ns)   --->   "%store_ln0 = store i8 %state_bstate_n_bits_held_5_read, i8 %state_bstate_n_bits_held_6"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 %state_ivlOffset_5_read, i31 %p_in"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %empty"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty"   --->   Operation 22 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_in_load = load i31 %p_in"   --->   Operation 23 'load' 'p_in_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_6_load = load i8 %state_bstate_n_bits_held_6" [src/utils.cpp:16]   --->   Operation 24 'load' 'state_bstate_n_bits_held_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_45 = trunc i32 %p_load"   --->   Operation 25 'trunc' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/arith_dec.cpp:95]   --->   Operation 27 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln1543 = trunc i31 %p_in_load"   --->   Operation 28 'trunc' 'trunc_ln1543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln1543, i1 0"   --->   Operation 29 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i8 %state_bstate_n_bits_held_6_load" [src/utils.cpp:13]   --->   Operation 30 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.55ns)   --->   "%icmp_ln13 = icmp_eq  i8 %state_bstate_n_bits_held_6_load, i8 0" [src/utils.cpp:13]   --->   Operation 31 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.55ns)   --->   "%add_ln56 = add i32 %p_load, i32 1" [src/deBin.cpp:56]   --->   Operation 32 'add' 'add_ln56' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void, void %._crit_edge17" [src/utils.cpp:13]   --->   Operation 33 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.91ns)   --->   "%add_ln16 = add i8 %state_bstate_n_bits_held_6_load, i8 255" [src/utils.cpp:16]   --->   Operation 34 'add' 'add_ln16' <Predicate = (!icmp_ln13)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.70ns)   --->   "%store_ln17 = store i8 %add_ln16, i8 %state_bstate_n_bits_held_6" [src/utils.cpp:17]   --->   Operation 35 'store' 'store_ln17' <Predicate = (!icmp_ln13)> <Delay = 1.70>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_6_load = load i32 %state_bstate_currIdx_6" [src/utils.cpp:6]   --->   Operation 36 'load' 'state_bstate_currIdx_6_load' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i32 %state_bstate_currIdx_6_load" [src/utils.cpp:5]   --->   Operation 37 'zext' 'zext_ln5' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%bStream_addr = getelementptr i8 %bStream, i64 0, i64 %zext_ln5" [src/utils.cpp:5]   --->   Operation 38 'getelementptr' 'bStream_addr' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (2.32ns)   --->   "%retVal_7 = load i3 %bStream_addr" [src/utils.cpp:5]   --->   Operation 39 'load' 'retVal_7' <Predicate = (icmp_ln13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7> <RAM>
ST_1 : Operation 40 [1/1] (2.55ns)   --->   "%add_ln6 = add i32 %state_bstate_currIdx_6_load, i32 1" [src/utils.cpp:6]   --->   Operation 40 'add' 'add_ln6' <Predicate = (icmp_ln13)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln46 = store i32 %add_ln6, i32 %state_bstate_currIdx_6" [src/utils.cpp:46]   --->   Operation 41 'store' 'store_ln46' <Predicate = (icmp_ln13)> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.70ns)   --->   "%store_ln46 = store i8 7, i8 %state_bstate_n_bits_held_6" [src/utils.cpp:46]   --->   Operation 42 'store' 'store_ln46' <Predicate = (icmp_ln13)> <Delay = 1.70>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%aligned_word_load = load i8 %aligned_word" [src/utils.cpp:14]   --->   Operation 43 'load' 'aligned_word_load' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.91ns)   --->   "%add_ln14 = add i9 %zext_ln13, i9 511" [src/utils.cpp:14]   --->   Operation 44 'add' 'add_ln14' <Predicate = (!icmp_ln13)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i9 %add_ln14" [src/utils.cpp:14]   --->   Operation 45 'sext' 'sext_ln14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i8 %aligned_word_load" [src/utils.cpp:14]   --->   Operation 46 'zext' 'zext_ln14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (3.25ns)   --->   "%retVal_5 = lshr i32 %zext_ln14, i32 %sext_ln14" [src/utils.cpp:14]   --->   Operation 47 'lshr' 'retVal_5' <Predicate = (!icmp_ln13)> <Delay = 3.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%retVal_6 = trunc i32 %retVal_5" [src/utils.cpp:11]   --->   Operation 48 'trunc' 'retVal_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i1 %retVal_6" [src/utils.cpp:11]   --->   Operation 49 'zext' 'zext_ln11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.58ns)   --->   "%br_ln17 = br void %_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i.i" [src/utils.cpp:17]   --->   Operation 50 'br' 'br_ln17' <Predicate = (!icmp_ln13)> <Delay = 1.58>
ST_2 : Operation 51 [1/2] (2.32ns)   --->   "%retVal_7 = load i3 %bStream_addr" [src/utils.cpp:5]   --->   Operation 51 'load' 'retVal_7' <Predicate = (icmp_ln13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 7> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %retVal_7, i32 7" [src/utils.cpp:42]   --->   Operation 52 'bitselect' 'tmp' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i1 %tmp" [src/utils.cpp:42]   --->   Operation 53 'zext' 'zext_ln42' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%retVal = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln42" [src/utils.cpp:42]   --->   Operation 54 'bitconcatenate' 'retVal' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln46 = store i8 %retVal_7, i8 %aligned_word" [src/utils.cpp:46]   --->   Operation 55 'store' 'store_ln46' <Predicate = (icmp_ln13)> <Delay = 1.58>
ST_2 : Operation 56 [1/1] (1.58ns)   --->   "%br_ln46 = br void %_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i.i" [src/utils.cpp:46]   --->   Operation 56 'br' 'br_ln46' <Predicate = (icmp_ln13)> <Delay = 1.58>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_s = partselect i23 @_ssdm_op_PartSelect.i23.i31.i32.i32, i31 %p_in_load, i32 8, i32 30"   --->   Operation 57 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.02>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%val = phi i9 %retVal, void %._crit_edge17, i9 %zext_ln11, void"   --->   Operation 58 'phi' 'val' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln1543 = or i9 %shl_ln, i9 %val"   --->   Operation 59 'or' 'or_ln1543' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%ret = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i9, i23 %tmp_s, i9 %or_ln1543"   --->   Operation 60 'bitconcatenate' 'ret' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (2.47ns)   --->   "%icmp_ln1076 = icmp_ult  i32 %ret, i32 %baeState_0_constprop_load_read"   --->   Operation 61 'icmp' 'icmp_ln1076' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (2.55ns)   --->   "%sub_ln229 = sub i32 %ret, i32 %baeState_0_constprop_load_read"   --->   Operation 62 'sub' 'sub_ln229' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.69ns)   --->   "%ret_3 = select i1 %icmp_ln1076, i32 %ret, i32 %sub_ln229" [src/arith_dec.cpp:76]   --->   Operation 63 'select' 'ret_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i32 %ret_3" [src/arith_dec.cpp:76]   --->   Operation 64 'trunc' 'trunc_ln76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln57)   --->   "%binVal = xor i1 %icmp_ln1076, i1 1" [src/arith_dec.cpp:76]   --->   Operation 65 'xor' 'binVal' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (2.47ns)   --->   "%icmp_ln57 = icmp_ult  i32 %add_ln56, i32 5" [src/deBin.cpp:57]   --->   Operation 66 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57 = and i1 %icmp_ln57, i1 %binVal" [src/deBin.cpp:57]   --->   Operation 67 'and' 'and_ln57' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %and_ln57, void %_Z17parseSAOOffsetAbsR8_arith_tPhRj.exit.exitStub, void %_Z19bitStream_read_bitsPVhhR10_bstream_t.30.exit.i.i.i._crit_edge" [src/deBin.cpp:57]   --->   Operation 68 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln57 = store i31 %trunc_ln76, i31 %p_in" [src/deBin.cpp:57]   --->   Operation 69 'store' 'store_ln57' <Predicate = (and_ln57)> <Delay = 1.58>
ST_3 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln57 = store i32 %add_ln56, i32 %empty" [src/deBin.cpp:57]   --->   Operation 70 'store' 'store_ln57' <Predicate = (and_ln57)> <Delay = 1.58>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln57 = br void" [src/deBin.cpp:57]   --->   Operation 71 'br' 'br_ln57' <Predicate = (and_ln57)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_6_load_1 = load i8 %state_bstate_n_bits_held_6"   --->   Operation 72 'load' 'state_bstate_n_bits_held_6_load_1' <Predicate = (!and_ln57)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%aligned_word_load_1 = load i8 %aligned_word"   --->   Operation 73 'load' 'aligned_word_load_1' <Predicate = (!and_ln57)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_6_load_1 = load i32 %state_bstate_currIdx_6"   --->   Operation 74 'load' 'state_bstate_currIdx_6_load_1' <Predicate = (!and_ln57)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_out, i8 %empty_45"   --->   Operation 75 'write' 'write_ln0' <Predicate = (!and_ln57)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %state_bstate_currIdx_7_out, i32 %state_bstate_currIdx_6_load_1"   --->   Operation 76 'write' 'write_ln0' <Predicate = (!and_ln57)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %state_bstate_n_bits_held_7_out, i8 %state_bstate_n_bits_held_6_load_1"   --->   Operation 77 'write' 'write_ln0' <Predicate = (!and_ln57)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %state_bstate_held_aligned_word_7_out, i8 %aligned_word_load_1"   --->   Operation 78 'write' 'write_ln0' <Predicate = (!and_ln57)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%write_ln76 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %ret_1_out, i32 %ret_3" [src/arith_dec.cpp:76]   --->   Operation 79 'write' 'write_ln76' <Predicate = (!and_ln57)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 80 'ret' 'ret_ln0' <Predicate = (!and_ln57)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_bstate_currIdx_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_bstate_n_bits_held_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_bstate_held_aligned_word_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_ivlOffset_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ baeState_0_constprop_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ state_bstate_currIdx_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ state_bstate_n_bits_held_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ state_bstate_held_aligned_word_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ ret_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                                 (alloca        ) [ 0111]
p_in                                  (alloca        ) [ 0111]
state_bstate_n_bits_held_6            (alloca        ) [ 0111]
aligned_word                          (alloca        ) [ 0111]
state_bstate_currIdx_6                (alloca        ) [ 0111]
baeState_0_constprop_load_read        (read          ) [ 0011]
state_ivlOffset_5_read                (read          ) [ 0000]
state_bstate_held_aligned_word_5_read (read          ) [ 0000]
state_bstate_n_bits_held_5_read       (read          ) [ 0000]
state_bstate_currIdx_5_read           (read          ) [ 0000]
store_ln0                             (store         ) [ 0000]
store_ln0                             (store         ) [ 0000]
store_ln0                             (store         ) [ 0000]
store_ln0                             (store         ) [ 0000]
store_ln0                             (store         ) [ 0000]
br_ln0                                (br            ) [ 0000]
p_load                                (load          ) [ 0000]
p_in_load                             (load          ) [ 0010]
state_bstate_n_bits_held_6_load       (load          ) [ 0000]
empty_45                              (trunc         ) [ 0011]
specpipeline_ln0                      (specpipeline  ) [ 0000]
specloopname_ln95                     (specloopname  ) [ 0000]
trunc_ln1543                          (trunc         ) [ 0000]
shl_ln                                (bitconcatenate) [ 0011]
zext_ln13                             (zext          ) [ 0010]
icmp_ln13                             (icmp          ) [ 0111]
add_ln56                              (add           ) [ 0011]
br_ln13                               (br            ) [ 0000]
add_ln16                              (add           ) [ 0000]
store_ln17                            (store         ) [ 0000]
state_bstate_currIdx_6_load           (load          ) [ 0000]
zext_ln5                              (zext          ) [ 0000]
bStream_addr                          (getelementptr ) [ 0010]
add_ln6                               (add           ) [ 0000]
store_ln46                            (store         ) [ 0000]
store_ln46                            (store         ) [ 0000]
aligned_word_load                     (load          ) [ 0000]
add_ln14                              (add           ) [ 0000]
sext_ln14                             (sext          ) [ 0000]
zext_ln14                             (zext          ) [ 0000]
retVal_5                              (lshr          ) [ 0000]
retVal_6                              (trunc         ) [ 0000]
zext_ln11                             (zext          ) [ 0011]
br_ln17                               (br            ) [ 0011]
retVal_7                              (load          ) [ 0000]
tmp                                   (bitselect     ) [ 0000]
zext_ln42                             (zext          ) [ 0000]
retVal                                (bitconcatenate) [ 0011]
store_ln46                            (store         ) [ 0000]
br_ln46                               (br            ) [ 0011]
tmp_s                                 (partselect    ) [ 0001]
val                                   (phi           ) [ 0001]
or_ln1543                             (or            ) [ 0000]
ret                                   (bitconcatenate) [ 0000]
icmp_ln1076                           (icmp          ) [ 0000]
sub_ln229                             (sub           ) [ 0000]
ret_3                                 (select        ) [ 0000]
trunc_ln76                            (trunc         ) [ 0000]
binVal                                (xor           ) [ 0000]
icmp_ln57                             (icmp          ) [ 0000]
and_ln57                              (and           ) [ 0001]
br_ln57                               (br            ) [ 0000]
store_ln57                            (store         ) [ 0000]
store_ln57                            (store         ) [ 0000]
br_ln57                               (br            ) [ 0000]
state_bstate_n_bits_held_6_load_1     (load          ) [ 0000]
aligned_word_load_1                   (load          ) [ 0000]
state_bstate_currIdx_6_load_1         (load          ) [ 0000]
write_ln0                             (write         ) [ 0000]
write_ln0                             (write         ) [ 0000]
write_ln0                             (write         ) [ 0000]
write_ln0                             (write         ) [ 0000]
write_ln76                            (write         ) [ 0000]
ret_ln0                               (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_bstate_currIdx_5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_bstate_currIdx_5"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="state_bstate_n_bits_held_5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_bstate_n_bits_held_5"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="state_bstate_held_aligned_word_5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_bstate_held_aligned_word_5"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="state_ivlOffset_5">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_ivlOffset_5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="baeState_0_constprop_load">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="baeState_0_constprop_load"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bStream">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bStream"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="state_bstate_currIdx_7_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_bstate_currIdx_7_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="state_bstate_n_bits_held_7_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_bstate_n_bits_held_7_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="state_bstate_held_aligned_word_7_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_bstate_held_aligned_word_7_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ret_1_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ret_1_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i23.i9"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="empty_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_in_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_in/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="state_bstate_n_bits_held_6_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state_bstate_n_bits_held_6/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="aligned_word_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="aligned_word/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="state_bstate_currIdx_6_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state_bstate_currIdx_6/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="baeState_0_constprop_load_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="baeState_0_constprop_load_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="state_ivlOffset_5_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="31" slack="0"/>
<pin id="106" dir="0" index="1" bw="31" slack="0"/>
<pin id="107" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_ivlOffset_5_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="state_bstate_held_aligned_word_5_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_bstate_held_aligned_word_5_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="state_bstate_n_bits_held_5_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_bstate_n_bits_held_5_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="state_bstate_currIdx_5_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_bstate_currIdx_5_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="write_ln0_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="0" index="2" bw="8" slack="2"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="write_ln0_write_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="0" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="0" index="2" bw="32" slack="0"/>
<pin id="139" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln0_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="0" index="2" bw="8" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="write_ln0_write_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="8" slack="0"/>
<pin id="152" dir="0" index="2" bw="8" slack="0"/>
<pin id="153" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="write_ln76_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="32" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln76/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="bStream_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="32" slack="0"/>
<pin id="167" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bStream_addr/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="retVal_7/1 "/>
</bind>
</comp>

<comp id="176" class="1005" name="val_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="178" dir="1" index="1" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opset="val (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="val_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="9" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="1" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln0_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln0_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln0_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="8" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln0_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="31" slack="0"/>
<pin id="202" dir="0" index="1" bw="31" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln0_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_load_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="p_in_load_load_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="31" slack="0"/>
<pin id="215" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_in_load/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="state_bstate_n_bits_held_6_load_load_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_bstate_n_bits_held_6_load/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="empty_45_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_45/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="trunc_ln1543_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="31" slack="0"/>
<pin id="225" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1543/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="shl_ln_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="9" slack="0"/>
<pin id="229" dir="0" index="1" bw="8" slack="0"/>
<pin id="230" dir="0" index="2" bw="1" slack="0"/>
<pin id="231" dir="1" index="3" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln13_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="icmp_ln13_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="add_ln56_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="add_ln16_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln17_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="8" slack="0"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="state_bstate_currIdx_6_load_load_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_bstate_currIdx_6_load/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln5_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="add_ln6_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln46_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln46_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="0" index="1" bw="8" slack="0"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="aligned_word_load_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="1"/>
<pin id="288" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="aligned_word_load/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln14_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="1"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="sext_ln14_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="9" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln14_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="retVal_5_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="9" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="retVal_5/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="retVal_6_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="retVal_6/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln11_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="8" slack="0"/>
<pin id="319" dir="0" index="2" bw="4" slack="0"/>
<pin id="320" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln42_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="retVal_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="9" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="1" slack="0"/>
<pin id="332" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="retVal/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln46_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="0" index="1" bw="8" slack="1"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_s_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="23" slack="0"/>
<pin id="343" dir="0" index="1" bw="31" slack="1"/>
<pin id="344" dir="0" index="2" bw="5" slack="0"/>
<pin id="345" dir="0" index="3" bw="6" slack="0"/>
<pin id="346" dir="1" index="4" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="or_ln1543_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="9" slack="2"/>
<pin id="352" dir="0" index="1" bw="9" slack="0"/>
<pin id="353" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1543/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="ret_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="23" slack="1"/>
<pin id="358" dir="0" index="2" bw="9" slack="0"/>
<pin id="359" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="icmp_ln1076_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="2"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1076/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sub_ln229_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="2"/>
<pin id="370" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln229/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="ret_3_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="0" index="2" bw="32" slack="0"/>
<pin id="376" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_3/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="trunc_ln76_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="binVal_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="binVal/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="icmp_ln57_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="2"/>
<pin id="393" dir="0" index="1" bw="4" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="and_ln57_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln57/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="store_ln57_store_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="31" slack="0"/>
<pin id="404" dir="0" index="1" bw="31" slack="2"/>
<pin id="405" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="store_ln57_store_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="2"/>
<pin id="409" dir="0" index="1" bw="32" slack="2"/>
<pin id="410" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="state_bstate_n_bits_held_6_load_1_load_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="2"/>
<pin id="413" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_bstate_n_bits_held_6_load_1/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="aligned_word_load_1_load_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="2"/>
<pin id="417" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="aligned_word_load_1/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="state_bstate_currIdx_6_load_1_load_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="2"/>
<pin id="421" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_bstate_currIdx_6_load_1/3 "/>
</bind>
</comp>

<comp id="423" class="1005" name="empty_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="430" class="1005" name="p_in_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="31" slack="0"/>
<pin id="432" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="p_in "/>
</bind>
</comp>

<comp id="437" class="1005" name="state_bstate_n_bits_held_6_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="0"/>
<pin id="439" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="state_bstate_n_bits_held_6 "/>
</bind>
</comp>

<comp id="446" class="1005" name="aligned_word_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="aligned_word "/>
</bind>
</comp>

<comp id="454" class="1005" name="state_bstate_currIdx_6_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="state_bstate_currIdx_6 "/>
</bind>
</comp>

<comp id="462" class="1005" name="baeState_0_constprop_load_read_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="2"/>
<pin id="464" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="baeState_0_constprop_load_read "/>
</bind>
</comp>

<comp id="468" class="1005" name="p_in_load_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="31" slack="1"/>
<pin id="470" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_in_load "/>
</bind>
</comp>

<comp id="473" class="1005" name="empty_45_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="2"/>
<pin id="475" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="empty_45 "/>
</bind>
</comp>

<comp id="478" class="1005" name="shl_ln_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="9" slack="2"/>
<pin id="480" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="483" class="1005" name="zext_ln13_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="9" slack="1"/>
<pin id="485" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="488" class="1005" name="icmp_ln13_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="1"/>
<pin id="490" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="492" class="1005" name="add_ln56_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="2"/>
<pin id="494" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln56 "/>
</bind>
</comp>

<comp id="498" class="1005" name="bStream_addr_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="3" slack="1"/>
<pin id="500" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bStream_addr "/>
</bind>
</comp>

<comp id="503" class="1005" name="zext_ln11_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="9" slack="1"/>
<pin id="505" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln11 "/>
</bind>
</comp>

<comp id="508" class="1005" name="retVal_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="9" slack="1"/>
<pin id="510" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="retVal "/>
</bind>
</comp>

<comp id="513" class="1005" name="tmp_s_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="23" slack="1"/>
<pin id="515" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="22" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="28" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="28" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="74" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="76" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="74" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="16" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="74" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="76" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="20" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="10" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="50" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="163" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="189"><net_src comp="122" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="110" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="116" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="104" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="30" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="222"><net_src comp="210" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="213" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="42" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="44" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="238"><net_src comp="216" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="216" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="46" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="210" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="22" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="216" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="48" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="251" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="268"><net_src comp="262" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="274"><net_src comp="262" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="22" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="270" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="52" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="293"><net_src comp="54" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="297"><net_src comp="289" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="286" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="294" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="302" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="308" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="56" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="170" pin="3"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="58" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="327"><net_src comp="316" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="60" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="44" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="324" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="340"><net_src comp="170" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="347"><net_src comp="62" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="64" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="349"><net_src comp="66" pin="0"/><net_sink comp="341" pin=3"/></net>

<net id="354"><net_src comp="179" pin="4"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="68" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="350" pin="2"/><net_sink comp="355" pin=2"/></net>

<net id="366"><net_src comp="355" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="355" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="377"><net_src comp="362" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="355" pin="3"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="367" pin="2"/><net_sink comp="372" pin=2"/></net>

<net id="380"><net_src comp="372" pin="3"/><net_sink comp="156" pin=2"/></net>

<net id="384"><net_src comp="372" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="362" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="70" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="72" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="400"><net_src comp="391" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="385" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="381" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="414"><net_src comp="411" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="418"><net_src comp="415" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="422"><net_src comp="419" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="426"><net_src comp="78" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="429"><net_src comp="423" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="433"><net_src comp="82" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="436"><net_src comp="430" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="440"><net_src comp="86" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="442"><net_src comp="437" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="443"><net_src comp="437" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="444"><net_src comp="437" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="445"><net_src comp="437" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="449"><net_src comp="90" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="452"><net_src comp="446" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="453"><net_src comp="446" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="457"><net_src comp="94" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="459"><net_src comp="454" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="460"><net_src comp="454" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="461"><net_src comp="454" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="465"><net_src comp="98" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="471"><net_src comp="213" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="476"><net_src comp="219" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="481"><net_src comp="227" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="486"><net_src comp="235" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="491"><net_src comp="239" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="245" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="501"><net_src comp="163" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="506"><net_src comp="312" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="511"><net_src comp="328" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="516"><net_src comp="341" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="355" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_out | {3 }
	Port: state_bstate_currIdx_7_out | {3 }
	Port: state_bstate_n_bits_held_7_out | {3 }
	Port: state_bstate_held_aligned_word_7_out | {3 }
	Port: ret_1_out | {3 }
 - Input state : 
	Port: sao_top_Pipeline_VITIS_LOOP_54_1 : state_bstate_currIdx_5 | {1 }
	Port: sao_top_Pipeline_VITIS_LOOP_54_1 : state_bstate_n_bits_held_5 | {1 }
	Port: sao_top_Pipeline_VITIS_LOOP_54_1 : state_bstate_held_aligned_word_5 | {1 }
	Port: sao_top_Pipeline_VITIS_LOOP_54_1 : state_ivlOffset_5 | {1 }
	Port: sao_top_Pipeline_VITIS_LOOP_54_1 : baeState_0_constprop_load | {1 }
	Port: sao_top_Pipeline_VITIS_LOOP_54_1 : bStream | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		p_load : 1
		p_in_load : 1
		state_bstate_n_bits_held_6_load : 1
		empty_45 : 2
		trunc_ln1543 : 2
		shl_ln : 3
		zext_ln13 : 2
		icmp_ln13 : 2
		add_ln56 : 2
		br_ln13 : 3
		add_ln16 : 2
		store_ln17 : 3
		state_bstate_currIdx_6_load : 1
		zext_ln5 : 2
		bStream_addr : 3
		retVal_7 : 4
		add_ln6 : 2
		store_ln46 : 3
		store_ln46 : 1
	State 2
		sext_ln14 : 1
		zext_ln14 : 1
		retVal_5 : 2
		retVal_6 : 3
		zext_ln11 : 4
		tmp : 1
		zext_ln42 : 2
		retVal : 3
		store_ln46 : 1
	State 3
		or_ln1543 : 1
		ret : 1
		icmp_ln1076 : 2
		sub_ln229 : 2
		ret_3 : 3
		trunc_ln76 : 4
		binVal : 3
		and_ln57 : 3
		br_ln57 : 3
		store_ln57 : 5
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln76 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|
| Operation|                  Functional Unit                  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|
|          |                  add_ln56_fu_245                  |    0    |    39   |
|    add   |                  add_ln16_fu_251                  |    0    |    15   |
|          |                   add_ln6_fu_270                  |    0    |    39   |
|          |                  add_ln14_fu_289                  |    0    |    15   |
|----------|---------------------------------------------------|---------|---------|
|          |                  icmp_ln13_fu_239                 |    0    |    11   |
|   icmp   |                 icmp_ln1076_fu_362                |    0    |    18   |
|          |                  icmp_ln57_fu_391                 |    0    |    18   |
|----------|---------------------------------------------------|---------|---------|
|    sub   |                  sub_ln229_fu_367                 |    0    |    39   |
|----------|---------------------------------------------------|---------|---------|
|  select  |                    ret_3_fu_372                   |    0    |    32   |
|----------|---------------------------------------------------|---------|---------|
|   lshr   |                  retVal_5_fu_302                  |    0    |    19   |
|----------|---------------------------------------------------|---------|---------|
|    or    |                  or_ln1543_fu_350                 |    0    |    9    |
|----------|---------------------------------------------------|---------|---------|
|    xor   |                   binVal_fu_385                   |    0    |    2    |
|----------|---------------------------------------------------|---------|---------|
|    and   |                  and_ln57_fu_396                  |    0    |    2    |
|----------|---------------------------------------------------|---------|---------|
|          |     baeState_0_constprop_load_read_read_fu_98     |    0    |    0    |
|          |         state_ivlOffset_5_read_read_fu_104        |    0    |    0    |
|   read   | state_bstate_held_aligned_word_5_read_read_fu_110 |    0    |    0    |
|          |    state_bstate_n_bits_held_5_read_read_fu_116    |    0    |    0    |
|          |      state_bstate_currIdx_5_read_read_fu_122      |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|          |               write_ln0_write_fu_128              |    0    |    0    |
|          |               write_ln0_write_fu_135              |    0    |    0    |
|   write  |               write_ln0_write_fu_142              |    0    |    0    |
|          |               write_ln0_write_fu_149              |    0    |    0    |
|          |              write_ln76_write_fu_156              |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|          |                  empty_45_fu_219                  |    0    |    0    |
|   trunc  |                trunc_ln1543_fu_223                |    0    |    0    |
|          |                  retVal_6_fu_308                  |    0    |    0    |
|          |                 trunc_ln76_fu_381                 |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|          |                   shl_ln_fu_227                   |    0    |    0    |
|bitconcatenate|                   retVal_fu_328                   |    0    |    0    |
|          |                     ret_fu_355                    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|          |                  zext_ln13_fu_235                 |    0    |    0    |
|          |                  zext_ln5_fu_265                  |    0    |    0    |
|   zext   |                  zext_ln14_fu_298                 |    0    |    0    |
|          |                  zext_ln11_fu_312                 |    0    |    0    |
|          |                  zext_ln42_fu_324                 |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|   sext   |                  sext_ln14_fu_294                 |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
| bitselect|                     tmp_fu_316                    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|partselect|                    tmp_s_fu_341                   |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|
|   Total  |                                                   |    0    |   258   |
|----------|---------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------+--------+
|                                      |   FF   |
+--------------------------------------+--------+
|           add_ln56_reg_492           |   32   |
|         aligned_word_reg_446         |    8   |
|         bStream_addr_reg_498         |    3   |
|baeState_0_constprop_load_read_reg_462|   32   |
|           empty_45_reg_473           |    8   |
|             empty_reg_423            |   32   |
|           icmp_ln13_reg_488          |    1   |
|           p_in_load_reg_468          |   31   |
|             p_in_reg_430             |   31   |
|            retVal_reg_508            |    9   |
|            shl_ln_reg_478            |    9   |
|    state_bstate_currIdx_6_reg_454    |   32   |
|  state_bstate_n_bits_held_6_reg_437  |    8   |
|             tmp_s_reg_513            |   23   |
|              val_reg_176             |    9   |
|           zext_ln11_reg_503          |    9   |
|           zext_ln13_reg_483          |    9   |
+--------------------------------------+--------+
|                 Total                |   286  |
+--------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_170 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    6   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   258  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   286  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   286  |   267  |
+-----------+--------+--------+--------+
