// Seed: 3960044035
module module_0;
  assign id_1[1] = 1'h0;
  wire id_2;
  module_2(
      id_2, id_2, id_2, id_2
  );
endmodule
module module_0 (
    id_1,
    id_2,
    module_1,
    id_3,
    id_4
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_3;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = (1) != 1;
endmodule
