BLOCK_BRB1,VAR_0
BLOCK_PRS,VAR_1
BLOGE,FUNC_0
BXE_SP,FUNC_1
CFC_REG_DEBUG0,VAR_2
CHIP_REV_IS_EMUL,FUNC_2
CHIP_REV_IS_FPGA,FUNC_3
CNIC_SUPPORT,FUNC_4
DELAY,FUNC_5
GRCBASE_MISC,VAR_3
MISC_REGISTERS_RESET_REG_1_CLEAR,VAR_4
MISC_REGISTERS_RESET_REG_1_SET,VAR_5
NIG_REG_INGRESS_EOP_LB_EMPTY,VAR_6
NIG_REG_INGRESS_EOP_LB_FIFO,VAR_7
NIG_REG_PRS_REQ_IN_EN,VAR_8
NIG_REG_STAT2_BRB_OCTET,VAR_9
PHASE_COMMON,VAR_10
PRS_REG_CFC_SEARCH_INITIAL_CREDIT,VAR_11
PRS_REG_NIC_MODE,VAR_12
PRS_REG_NUM_OF_PACKETS,VAR_13
REG_RD,FUNC_6
REG_WR,FUNC_7
TCM_REG_PRS_IFEN,VAR_14
TSDM_REG_ENABLE_IN1,VAR_15
bxe_lb_pckt,FUNC_8
bxe_read_dmae,FUNC_9
ecore_init_block,FUNC_10
wb_data,VAR_16
bxe_int_mem_test,FUNC_11
sc,VAR_17
factor,VAR_18
count,VAR_19
i,VAR_20
val,VAR_21
