(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param11 = (-(^{((8'hb0) ? (8'haa) : (8'h9c))})))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h31):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h4):(1'h0)] wire3;
  input wire signed [(4'ha):(1'h0)] wire2;
  input wire signed [(3'h6):(1'h0)] wire1;
  input wire signed [(3'h6):(1'h0)] wire0;
  wire signed [(4'hb):(1'h0)] wire10;
  wire [(4'h9):(1'h0)] wire9;
  wire signed [(3'h7):(1'h0)] wire7;
  wire [(2'h3):(1'h0)] wire6;
  wire [(2'h2):(1'h0)] wire5;
  wire [(4'ha):(1'h0)] wire4;
  reg [(3'h6):(1'h0)] reg8 = (1'h0);
  assign y = {wire10, wire9, wire7, wire6, wire5, wire4, reg8, (1'h0)};
  assign wire4 = $signed((&(^~wire1)));
  assign wire5 = $signed({(wire1 + $unsigned(wire3))});
  assign wire6 = {$unsigned($signed(((8'hae) <<< wire5)))};
  assign wire7 = $signed(({$signed(wire0)} ?
                     ({wire2} <= (~|wire5)) : {(~&wire6)}));
  always
    @(posedge clk) begin
      reg8 <= (~^(~$unsigned(wire1)));
    end
  assign wire9 = wire3[(1'h0):(1'h0)];
  assign wire10 = (($unsigned((wire4 ? wire3 : wire7)) ? wire0 : wire0) ?
                      wire0 : ({wire4[(2'h3):(1'h1)]} < wire2));
endmodule