
AVRASM ver. 2.1.52  C:\Users\Walle\Documents\GitHub\SneakySnake\SneakySnake\SneakySnake.asm Fri May 23 11:37:39 2014

[builtin](2): Including file 'C:\Program Files (x86)\Atmel\Atmel Toolchain\AVR Assembler\Native\2.1.1103\avrassembler\Include\m328Pdef.inc'
                 
                 /*
                 
                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                 ;*************************************************************************
                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                 ;* 
                 ;* Number            : AVR000
                 ;* File Name         : "m328Pdef.inc"
                 ;* Title             : Register/Bit Definitions for the ATmega328P
                 ;* Date              : 2011-02-09
                 ;* Version           : 2.35
                 ;* Support E-mail    : avr@atmel.com
                 ;* Target MCU        : ATmega328P
                 ;* 
                 ;* DESCRIPTION
                 ;* When including this file in the assembly program file, all I/O register 
                 ;* names and I/O register bit names appearing in the data book can be used.
                 ;* In addition, the six registers forming the three data pointers X, Y and 
                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                 ;* SRAM is also defined 
                 ;* 
                 ;* The Register names are represented by their hexadecimal address.
                 ;* 
                 ;* The Register Bit names are represented by their bit number (0-7).
                 ;* 
                 ;* Please observe the difference in using the bit names with instructions
                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                 ;* (skip if bit in register set/cleared). The following example illustrates
                 ;* this:
                 ;* 
                 ;* in    r16,PORTB             ;read PORTB latch
                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                 ;* out   PORTB,r16             ;output to PORTB
                 ;* 
                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                 ;* rjmp  TOV0_is_set           ;jump if set
                 ;* ...                         ;otherwise do something else
                 ;*************************************************************************
                 
                 #ifndef _M328PDEF_INC_
                 #define _M328PDEF_INC_
                 
                 
                 #pragma partinc 0
                 
                 ; ***** SPECIFY DEVICE ***************************************************
                 .device ATmega328P
                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                 .equ	SIGNATURE_000	= 0x1e
                 .equ	SIGNATURE_001	= 0x95
                 .equ	SIGNATURE_002	= 0x0f
                 
                 #pragma AVRPART CORE CORE_VERSION V2E
                 
                 
                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                 ; NOTE:
                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                 ; and cannot be used with IN/OUT instructions
                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                 .equ	PRR	= 0x64	; MEMORY MAPPED
                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                 .equ	SREG	= 0x3f
                 .equ	SPL	= 0x3d
                 .equ	SPH	= 0x3e
                 .equ	SPMCSR	= 0x37
                 .equ	MCUCR	= 0x35
                 .equ	MCUSR	= 0x34
                 .equ	SMCR	= 0x33
                 .equ	ACSR	= 0x30
                 .equ	SPDR	= 0x2e
                 .equ	SPSR	= 0x2d
                 .equ	SPCR	= 0x2c
                 .equ	GPIOR2	= 0x2b
                 .equ	GPIOR1	= 0x2a
                 .equ	OCR0B	= 0x28
                 .equ	OCR0A	= 0x27
                 .equ	TCNT0	= 0x26
                 .equ	TCCR0B	= 0x25
                 .equ	TCCR0A	= 0x24
                 .equ	GTCCR	= 0x23
                 .equ	EEARH	= 0x22
                 .equ	EEARL	= 0x21
                 .equ	EEDR	= 0x20
                 .equ	EECR	= 0x1f
                 .equ	GPIOR0	= 0x1e
                 .equ	EIMSK	= 0x1d
                 .equ	EIFR	= 0x1c
                 .equ	PCIFR	= 0x1b
                 .equ	TIFR2	= 0x17
                 .equ	TIFR1	= 0x16
                 .equ	TIFR0	= 0x15
                 .equ	PORTD	= 0x0b
                 .equ	DDRD	= 0x0a
                 .equ	PIND	= 0x09
                 .equ	PORTC	= 0x08
                 .equ	DDRC	= 0x07
                 .equ	PINC	= 0x06
                 .equ	PORTB	= 0x05
                 .equ	DDRB	= 0x04
                 .equ	PINB	= 0x03
                 
                 
                 ; ***** BIT DEFINITIONS **************************************************
                 
                 ; ***** USART0 ***********************
                 ; UDR0 - USART I/O Data Register
                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                 
                 ; UCSR0A - USART Control and Status Register A
                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                 .equ	U2X0	= 1	; Double the USART transmission speed
                 .equ	UPE0	= 2	; Parity Error
                 .equ	DOR0	= 3	; Data overRun
                 .equ	FE0	= 4	; Framing Error
                 .equ	UDRE0	= 5	; USART Data Register Empty
                 .equ	TXC0	= 6	; USART Transmitt Complete
                 .equ	RXC0	= 7	; USART Receive Complete
                 
                 ; UCSR0B - USART Control and Status Register B
                 .equ	TXB80	= 0	; Transmit Data Bit 8
                 .equ	RXB80	= 1	; Receive Data Bit 8
                 .equ	UCSZ02	= 2	; Character Size
                 .equ	TXEN0	= 3	; Transmitter Enable
                 .equ	RXEN0	= 4	; Receiver Enable
                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                 
                 ; UCSR0C - USART Control and Status Register C
                 .equ	UCPOL0	= 0	; Clock Polarity
                 .equ	UCSZ00	= 1	; Character Size
                 .equ	UCPHA0	= UCSZ00	; For compatibility
                 .equ	UCSZ01	= 2	; Character Size
                 .equ	UDORD0	= UCSZ01	; For compatibility
                 .equ	USBS0	= 3	; Stop Bit Select
                 .equ	UPM00	= 4	; Parity Mode Bit 0
                 .equ	UPM01	= 5	; Parity Mode Bit 1
                 .equ	UMSEL00	= 6	; USART Mode Select
                 .equ	UMSEL0	= UMSEL00	; For compatibility
                 .equ	UMSEL01	= 7	; USART Mode Select
                 .equ	UMSEL1	= UMSEL01	; For compatibility
                 
                 ; UBRR0H - USART Baud Rate Register High Byte
                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                 
                 ; UBRR0L - USART Baud Rate Register Low Byte
                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                 
                 
                 ; ***** TWI **************************
                 ; TWAMR - TWI (Slave) Address Mask Register
                 .equ	TWAM0	= 1	; 
                 .equ	TWAMR0	= TWAM0	; For compatibility
                 .equ	TWAM1	= 2	; 
                 .equ	TWAMR1	= TWAM1	; For compatibility
                 .equ	TWAM2	= 3	; 
                 .equ	TWAMR2	= TWAM2	; For compatibility
                 .equ	TWAM3	= 4	; 
                 .equ	TWAMR3	= TWAM3	; For compatibility
                 .equ	TWAM4	= 5	; 
                 .equ	TWAMR4	= TWAM4	; For compatibility
                 .equ	TWAM5	= 6	; 
                 .equ	TWAMR5	= TWAM5	; For compatibility
                 .equ	TWAM6	= 7	; 
                 .equ	TWAMR6	= TWAM6	; For compatibility
                 
                 ; TWBR - TWI Bit Rate register
                 .equ	TWBR0	= 0	; 
                 .equ	TWBR1	= 1	; 
                 .equ	TWBR2	= 2	; 
                 .equ	TWBR3	= 3	; 
                 .equ	TWBR4	= 4	; 
                 .equ	TWBR5	= 5	; 
                 .equ	TWBR6	= 6	; 
                 .equ	TWBR7	= 7	; 
                 
                 ; TWCR - TWI Control Register
                 .equ	TWIE	= 0	; TWI Interrupt Enable
                 .equ	TWEN	= 2	; TWI Enable Bit
                 .equ	TWWC	= 3	; TWI Write Collition Flag
                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                 .equ	TWINT	= 7	; TWI Interrupt Flag
                 
                 ; TWSR - TWI Status Register
                 .equ	TWPS0	= 0	; TWI Prescaler
                 .equ	TWPS1	= 1	; TWI Prescaler
                 .equ	TWS3	= 3	; TWI Status
                 .equ	TWS4	= 4	; TWI Status
                 .equ	TWS5	= 5	; TWI Status
                 .equ	TWS6	= 6	; TWI Status
                 .equ	TWS7	= 7	; TWI Status
                 
                 ; TWDR - TWI Data register
                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                 
                 ; TWAR - TWI (Slave) Address register
                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                 
                 
                 ; ***** TIMER_COUNTER_1 **************
                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                 
                 ; TIFR1 - Timer/Counter Interrupt Flag register
                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                 .equ	ICF1	= 5	; Input Capture Flag 1
                 
                 ; TCCR1A - Timer/Counter1 Control Register A
                 .equ	WGM10	= 0	; Waveform Generation Mode
                 .equ	WGM11	= 1	; Waveform Generation Mode
                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                 
                 ; TCCR1B - Timer/Counter1 Control Register B
                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                 .equ	WGM12	= 3	; Waveform Generation Mode
                 .equ	WGM13	= 4	; Waveform Generation Mode
                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                 
                 ; TCCR1C - Timer/Counter1 Control Register C
                 .equ	FOC1B	= 6	; 
                 .equ	FOC1A	= 7	; 
                 
                 ; GTCCR - General Timer/Counter Control Register
                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** TIMER_COUNTER_2 **************
                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                 .equ	TOIE2A	= TOIE2	; For compatibility
                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                 
                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                 
                 ; TCCR2A - Timer/Counter2 Control Register A
                 .equ	WGM20	= 0	; Waveform Genration Mode
                 .equ	WGM21	= 1	; Waveform Genration Mode
                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                 
                 ; TCCR2B - Timer/Counter2 Control Register B
                 .equ	CS20	= 0	; Clock Select bit 0
                 .equ	CS21	= 1	; Clock Select bit 1
                 .equ	CS22	= 2	; Clock Select bit 2
                 .equ	WGM22	= 3	; Waveform Generation Mode
                 .equ	FOC2B	= 6	; Force Output Compare B
                 .equ	FOC2A	= 7	; Force Output Compare A
                 
                 ; TCNT2 - Timer/Counter2
                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                 
                 ; OCR2A - Timer/Counter2 Output Compare Register A
                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                 
                 ; OCR2B - Timer/Counter2 Output Compare Register B
                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                 
                 ; ASSR - Asynchronous Status Register
                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                 .equ	EXCLK	= 6	; Enable External Clock Input
                 
                 ; GTCCR - General Timer Counter Control register
                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                 .equ	PSR2	= PSRASY	; For compatibility
                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** AD_CONVERTER *****************
                 ; ADMUX - The ADC multiplexer Selection Register
                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                 .equ	ADLAR	= 5	; Left Adjust Result
                 .equ	REFS0	= 6	; Reference Selection Bit 0
                 .equ	REFS1	= 7	; Reference Selection Bit 1
                 
                 ; ADCSRA - The ADC Control and Status register A
                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                 .equ	ADIE	= 3	; ADC Interrupt Enable
                 .equ	ADIF	= 4	; ADC Interrupt Flag
                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                 .equ	ADSC	= 6	; ADC Start Conversion
                 .equ	ADEN	= 7	; ADC Enable
                 
                 ; ADCSRB - The ADC Control and Status register B
                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                 .equ	ACME	= 6	; 
                 
                 ; ADCH - ADC Data Register High Byte
                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                 
                 ; ADCL - ADC Data Register Low Byte
                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                 
                 ; DIDR0 - Digital Input Disable Register
                 .equ	ADC0D	= 0	; 
                 .equ	ADC1D	= 1	; 
                 .equ	ADC2D	= 2	; 
                 .equ	ADC3D	= 3	; 
                 .equ	ADC4D	= 4	; 
                 .equ	ADC5D	= 5	; 
                 
                 
                 ; ***** ANALOG_COMPARATOR ************
                 ; ACSR - Analog Comparator Control And Status Register
                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                 .equ	ACO	= 5	; Analog Compare Output
                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                 .equ	ACD	= 7	; Analog Comparator Disable
                 
                 ; DIDR1 - Digital Input Disable Register 1
                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                 
                 
                 ; ***** PORTB ************************
                 ; PORTB - Port B Data Register
                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                 .equ	PB0	= 0	; For compatibility
                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                 .equ	PB1	= 1	; For compatibility
                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                 .equ	PB2	= 2	; For compatibility
                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                 .equ	PB3	= 3	; For compatibility
                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                 .equ	PB4	= 4	; For compatibility
                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                 .equ	PB5	= 5	; For compatibility
                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                 .equ	PB6	= 6	; For compatibility
                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                 .equ	PB7	= 7	; For compatibility
                 
                 ; DDRB - Port B Data Direction Register
                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                 
                 ; PINB - Port B Input Pins
                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                 
                 
                 ; ***** PORTC ************************
                 ; PORTC - Port C Data Register
                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                 .equ	PC0	= 0	; For compatibility
                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                 .equ	PC1	= 1	; For compatibility
                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                 .equ	PC2	= 2	; For compatibility
                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                 .equ	PC3	= 3	; For compatibility
                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                 .equ	PC4	= 4	; For compatibility
                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                 .equ	PC5	= 5	; For compatibility
                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                 .equ	PC6	= 6	; For compatibility
                 
                 ; DDRC - Port C Data Direction Register
                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                 
                 ; PINC - Port C Input Pins
                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                 
                 
                 ; ***** PORTD ************************
                 ; PORTD - Port D Data Register
                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                 .equ	PD0	= 0	; For compatibility
                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                 .equ	PD1	= 1	; For compatibility
                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                 .equ	PD2	= 2	; For compatibility
                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                 .equ	PD3	= 3	; For compatibility
                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                 .equ	PD4	= 4	; For compatibility
                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                 .equ	PD5	= 5	; For compatibility
                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                 .equ	PD6	= 6	; For compatibility
                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                 .equ	PD7	= 7	; For compatibility
                 
                 ; DDRD - Port D Data Direction Register
                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                 
                 ; PIND - Port D Input Pins
                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                 
                 
                 ; ***** TIMER_COUNTER_0 **************
                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                 
                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                 
                 ; TCCR0A - Timer/Counter  Control Register A
                 .equ	WGM00	= 0	; Waveform Generation Mode
                 .equ	WGM01	= 1	; Waveform Generation Mode
                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                 
                 ; TCCR0B - Timer/Counter Control Register B
                 .equ	CS00	= 0	; Clock Select
                 .equ	CS01	= 1	; Clock Select
                 .equ	CS02	= 2	; Clock Select
                 .equ	WGM02	= 3	; 
                 .equ	FOC0B	= 6	; Force Output Compare B
                 .equ	FOC0A	= 7	; Force Output Compare A
                 
                 ; TCNT0 - Timer/Counter0
                 .equ	TCNT0_0	= 0	; 
                 .equ	TCNT0_1	= 1	; 
                 .equ	TCNT0_2	= 2	; 
                 .equ	TCNT0_3	= 3	; 
                 .equ	TCNT0_4	= 4	; 
                 .equ	TCNT0_5	= 5	; 
                 .equ	TCNT0_6	= 6	; 
                 .equ	TCNT0_7	= 7	; 
                 
                 ; OCR0A - Timer/Counter0 Output Compare Register
                 .equ	OCR0A_0	= 0	; 
                 .equ	OCR0A_1	= 1	; 
                 .equ	OCR0A_2	= 2	; 
                 .equ	OCR0A_3	= 3	; 
                 .equ	OCR0A_4	= 4	; 
                 .equ	OCR0A_5	= 5	; 
                 .equ	OCR0A_6	= 6	; 
                 .equ	OCR0A_7	= 7	; 
                 
                 ; OCR0B - Timer/Counter0 Output Compare Register
                 .equ	OCR0B_0	= 0	; 
                 .equ	OCR0B_1	= 1	; 
                 .equ	OCR0B_2	= 2	; 
                 .equ	OCR0B_3	= 3	; 
                 .equ	OCR0B_4	= 4	; 
                 .equ	OCR0B_5	= 5	; 
                 .equ	OCR0B_6	= 6	; 
                 .equ	OCR0B_7	= 7	; 
                 
                 ; GTCCR - General Timer/Counter Control Register
                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                 .equ	PSR10	= PSRSYNC	; For compatibility
                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** EXTERNAL_INTERRUPT ***********
                 ; EICRA - External Interrupt Control Register
                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                 
                 ; EIMSK - External Interrupt Mask Register
                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                 
                 ; EIFR - External Interrupt Flag Register
                 .equ	INTF0	= 0	; External Interrupt Flag 0
                 .equ	INTF1	= 1	; External Interrupt Flag 1
                 
                 ; PCICR - Pin Change Interrupt Control Register
                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                 
                 ; PCMSK2 - Pin Change Mask Register 2
                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                 
                 ; PCMSK1 - Pin Change Mask Register 1
                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                 
                 ; PCMSK0 - Pin Change Mask Register 0
                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                 
                 ; PCIFR - Pin Change Interrupt Flag Register
                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                 
                 
                 ; ***** SPI **************************
                 ; SPDR - SPI Data Register
                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                 
                 ; SPSR - SPI Status Register
                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                 .equ	WCOL	= 6	; Write Collision Flag
                 .equ	SPIF	= 7	; SPI Interrupt Flag
                 
                 ; SPCR - SPI Control Register
                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                 .equ	CPHA	= 2	; Clock Phase
                 .equ	CPOL	= 3	; Clock polarity
                 .equ	MSTR	= 4	; Master/Slave Select
                 .equ	DORD	= 5	; Data Order
                 .equ	SPE	= 6	; SPI Enable
                 .equ	SPIE	= 7	; SPI Interrupt Enable
                 
                 
                 ; ***** WATCHDOG *********************
                 ; WDTCSR - Watchdog Timer Control Register
                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                 .equ	WDE	= 3	; Watch Dog Enable
                 .equ	WDCE	= 4	; Watchdog Change Enable
                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                 
                 
                 ; ***** CPU **************************
                 ; SREG - Status Register
                 .equ	SREG_C	= 0	; Carry Flag
                 .equ	SREG_Z	= 1	; Zero Flag
                 .equ	SREG_N	= 2	; Negative Flag
                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                 .equ	SREG_S	= 4	; Sign Bit
                 .equ	SREG_H	= 5	; Half Carry Flag
                 .equ	SREG_T	= 6	; Bit Copy Storage
                 .equ	SREG_I	= 7	; Global Interrupt Enable
                 
                 ; OSCCAL - Oscillator Calibration Value
                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                 
                 ; CLKPR - Clock Prescale Register
                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                 
                 ; SPMCSR - Store Program Memory Control and Status Register
                 .equ	SELFPRGEN	= 0	; Self Programming Enable
                 .equ	PGERS	= 1	; Page Erase
                 .equ	PGWRT	= 2	; Page Write
                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                 
                 ; MCUCR - MCU Control Register
                 .equ	IVCE	= 0	; 
                 .equ	IVSEL	= 1	; 
                 .equ	PUD	= 4	; 
                 .equ	BODSE	= 5	; BOD Sleep Enable
                 .equ	BODS	= 6	; BOD Sleep
                 
                 ; MCUSR - MCU Status Register
                 .equ	PORF	= 0	; Power-on reset flag
                 .equ	EXTRF	= 1	; External Reset Flag
                 .equ	EXTREF	= EXTRF	; For compatibility
                 .equ	BORF	= 2	; Brown-out Reset Flag
                 .equ	WDRF	= 3	; Watchdog Reset Flag
                 
                 ; SMCR - Sleep Mode Control Register
                 .equ	SE	= 0	; Sleep Enable
                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                 
                 ; GPIOR2 - General Purpose I/O Register 2
                 .equ	GPIOR20	= 0	; 
                 .equ	GPIOR21	= 1	; 
                 .equ	GPIOR22	= 2	; 
                 .equ	GPIOR23	= 3	; 
                 .equ	GPIOR24	= 4	; 
                 .equ	GPIOR25	= 5	; 
                 .equ	GPIOR26	= 6	; 
                 .equ	GPIOR27	= 7	; 
                 
                 ; GPIOR1 - General Purpose I/O Register 1
                 .equ	GPIOR10	= 0	; 
                 .equ	GPIOR11	= 1	; 
                 .equ	GPIOR12	= 2	; 
                 .equ	GPIOR13	= 3	; 
                 .equ	GPIOR14	= 4	; 
                 .equ	GPIOR15	= 5	; 
                 .equ	GPIOR16	= 6	; 
                 .equ	GPIOR17	= 7	; 
                 
                 ; GPIOR0 - General Purpose I/O Register 0
                 .equ	GPIOR00	= 0	; 
                 .equ	GPIOR01	= 1	; 
                 .equ	GPIOR02	= 2	; 
                 .equ	GPIOR03	= 3	; 
                 .equ	GPIOR04	= 4	; 
                 .equ	GPIOR05	= 5	; 
                 .equ	GPIOR06	= 6	; 
                 .equ	GPIOR07	= 7	; 
                 
                 ; PRR - Power Reduction Register
                 .equ	PRADC	= 0	; Power Reduction ADC
                 .equ	PRUSART0	= 1	; Power Reduction USART
                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                 .equ	PRTWI	= 7	; Power Reduction TWI
                 
                 
                 ; ***** EEPROM ***********************
                 ; EEARL - EEPROM Address Register Low Byte
                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                 
                 ; EEARH - EEPROM Address Register High Byte
                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                 
                 ; EEDR - EEPROM Data Register
                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                 
                 ; EECR - EEPROM Control Register
                 .equ	EERE	= 0	; EEPROM Read Enable
                 .equ	EEPE	= 1	; EEPROM Write Enable
                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                 
                 
                 
                 ; ***** LOCKSBITS ********************************************************
                 .equ	LB1	= 0	; Lock bit
                 .equ	LB2	= 1	; Lock bit
                 .equ	BLB01	= 2	; Boot Lock bit
                 .equ	BLB02	= 3	; Boot Lock bit
                 .equ	BLB11	= 4	; Boot lock bit
                 .equ	BLB12	= 5	; Boot lock bit
                 
                 
                 ; ***** FUSES ************************************************************
                 ; LOW fuse bits
                 .equ	CKSEL0	= 0	; Select Clock Source
                 .equ	CKSEL1	= 1	; Select Clock Source
                 .equ	CKSEL2	= 2	; Select Clock Source
                 .equ	CKSEL3	= 3	; Select Clock Source
                 .equ	SUT0	= 4	; Select start-up time
                 .equ	SUT1	= 5	; Select start-up time
                 .equ	CKOUT	= 6	; Clock output
                 .equ	CKDIV8	= 7	; Divide clock by 8
                 
                 ; HIGH fuse bits
                 .equ	BOOTRST	= 0	; Select reset vector
                 .equ	BOOTSZ0	= 1	; Select boot size
                 .equ	BOOTSZ1	= 2	; Select boot size
                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                 .equ	WDTON	= 4	; Watchdog Timer Always On
                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                 .equ	DWEN	= 6	; debugWIRE Enable
                 .equ	RSTDISBL	= 7	; External reset disable
                 
                 ; EXTENDED fuse bits
                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                 
                 
                 
                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                 .def	XH	= r27
                 .def	XL	= r26
                 .def	YH	= r29
                 .def	YL	= r28
                 .def	ZH	= r31
                 .def	ZL	= r30
                 
                 
                 
                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                 .equ	IOEND	= 0x00ff
                 .equ	SRAM_START	= 0x0100
                 .equ	SRAM_SIZE	= 2048
                 .equ	RAMEND	= 0x08ff
                 .equ	XRAMEND	= 0x0000
                 .equ	E2END	= 0x03ff
                 .equ	EEPROMEND	= 0x03ff
                 .equ	EEADRBITS	= 10
                 #pragma AVRPART MEMORY PROG_FLASH 32768
                 #pragma AVRPART MEMORY EEPROM 1024
                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 
                 
                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                 .equ	NRWW_START_ADDR	= 0x3800
                 .equ	NRWW_STOP_ADDR	= 0x3fff
                 .equ	RWW_START_ADDR	= 0x0
                 .equ	RWW_STOP_ADDR	= 0x37ff
                 .equ	PAGESIZE	= 64
                 .equ	FIRSTBOOTSTART	= 0x3f00
                 .equ	SECONDBOOTSTART	= 0x3e00
                 .equ	THIRDBOOTSTART	= 0x3c00
                 .equ	FOURTHBOOTSTART	= 0x3800
                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                 
                 
                 
                 ; ***** INTERRUPT VECTORS ************************************************
                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                 
                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                 
                 #endif  /* _M328PDEF_INC_ */
                 
                 ; ***** END OF FILE ******************************************************
                 
                  * SneakySnake.asm
                  *
                  *  Created: 2014-04-25 08:52:10
                  *   Author: Rasmus Wallberg, Patrik Johansson, Johan Lautakoski
                  */
                 
                 .DEF rZero			= r0
                 .DEF rStaticTemp    = r4
                 .DEF rStaticTemp2   = r5
                 .DEF rRandomNumber  = r6
                 .DEF rSnakeHead		= r7  // Position for the snake head
                 .DEF rSL			= r9  // SL = SnakeLength, current snake length
                 .DEF rDir			= r10 // Dir is the snakes direction
                 .DEF rAppelX		= r11 // X Coord for the apple
                 .DEF rAppelY		= r12 // Y Coord for the apple
                 .DEF rTimerCount	= r15 // Number of timer triggers.
                 .DEF rTemp			= r16 // Temporary registers
                 .DEF rTemp2			= r17 // Temporary registers
                 .DEF rTemp3			= r18 // Temporary registers
                 .DEF rOutputB		= r19 // What will be written to Output at port B
                 .DEF rOutputC		= r20 // What will be written to Output at port C
                 .DEF rOutputD		= r21 // What will be written to Output at port D
                 .DEF rMatrixTemp	= r22 // What the matrix row looks like currently in the draw loop
                 .DEF rInterruptTemp	= r23 // Temporary register for use in interrupt calls
                 .DEF rArg			= r24 // Argument for subroutines
                 
                 .EQU MAX_LENGTH    = 64 // Max length of the snake
                 .DSEG
000100           adress:	  .BYTE 16  // What will be written to Output at port B
000110           matrix:   .BYTE 8
000118           snake:    .BYTE MAX_LENGTH+1
                 
                 .CSEG
                 // Interrupt vector table
                 .ORG 0x0000
000000 940c 0034 	jmp init // Reset vector
                 // Timer interrupt origin
                 .ORG 0x0020
000020 9478      	sei // Set the Global Interrupt Flag
000021 940c 0140 	jmp timerCount // Jump to function to make changed when timer interrupts
                 //... fler interrupts
                 .ORG INT_VECTORS_SIZE
                 
                 init:
                 	// Load the Snake array pointer to Y Register
000034 e0d1      	ldi	YH, HIGH(snake)
000035 e1c8      	ldi	YL, LOW(snake)
                 	
                 	// Set the snake direction
000036 e000      	ldi rTemp, 0
000037 2ea0      	mov rDir, rTemp
                 	// Set the snake position
000038 e160      	ldi	rMatrixTemp, 0x10
000039 9369      	st	Y+, rMatrixTemp
00003a e161      	ldi	rMatrixTemp, 0x11
00003b 9369      	st	Y+, rMatrixTemp
00003c e162      	ldi	rMatrixTemp, 0x12
00003d 9369      	st	Y+, rMatrixTemp
00003e e163      	ldi	rMatrixTemp, 0x13
00003f 8368      	st	Y, rMatrixTemp
                 
                 
                 	// Clear rZero to make sure its 0
000040 2400      	clr rZero
                 
                 	// Load 4 to snake length as that is the starting length ; rSL = 4
000041 e004      	ldi rTemp, 4
000042 2e90      	MOV rSL, rTemp
                 
                 	// Initiate the matrix pointer
000043 e0d1      	ldi	YH, HIGH(matrix)
000044 e1c0      	ldi	YL, LOW(matrix)
                 	// Initiate the matrix rows
000045 e060      	ldi	rMatrixTemp, 0b00000000
000046 9369      	st	Y+, rMatrixTemp
000047 e060      	ldi	rMatrixTemp, 0b00000000
000048 9369      	st	Y+, rMatrixTemp
000049 e060      	ldi	rMatrixTemp, 0b00000000
00004a 9369      	st	Y+, rMatrixTemp
00004b e060      	ldi	rMatrixTemp, 0b00000000
00004c 9369      	st	Y+, rMatrixTemp
00004d e060      	ldi	rMatrixTemp, 0b00000000
00004e 9369      	st	Y+, rMatrixTemp
00004f e060      	ldi	rMatrixTemp, 0b00000000
000050 9369      	st	Y+, rMatrixTemp
000051 e060      	ldi	rMatrixTemp, 0b00000000
000052 9369      	st	Y+, rMatrixTemp
000053 e060      	ldi	rMatrixTemp, 0b00000000
000054 8368      	st	Y, rMatrixTemp
                 	// Initiate AD-Converter
000055 e600      	ldi	rTemp, 0b01100000
000056 9300 007c 	sts ADMUX, rTemp
000058 e807      	ldi rTemp, 0b10000111
000059 9300 007a 	sts ADCSRA, rTemp
                 	// Initiate PORTB
00005b ef0f      	ldi	rTemp, 0b11111111
00005c b904      	out DDRB, rTemp
                 	// Initiate PORTC
00005d ec0f      	ldi	rTemp, 0b11001111
00005e b907      	out	DDRC, rTemp
                 	// Initiate PORTD
00005f ef0f      	ldi	rTemp, 0b11111111
000060 b90a      	out DDRD, rTemp
                 
                 	// timer initiation
000061 2d00      	mov rTemp, rZero
                 	// Set the needed bits for initiating the timer
000062 e005      	ldi rTemp, (1<<CS02) | (1<<CS00)
000063 bd05      	out TCCR0B, rTemp
                 	// Set the global interrupt flag
000064 9478      	sei
000065 e001      	ldi rTemp, 0b00000001
                 	// Starta the timer
000066 9300 006e 	sts TIMSK0,rTemp
                 
                 
                 	// Set the stack pointer to the highest memory adress in ram
000068 e008      	ldi rTemp, HIGH(RAMEND)
000069 bf0e      	out SPH, rTemp
00006a ef0f      	ldi rTemp, LOW(RAMEND)
00006b bf0d      	out SPL, rTemp
                 	
                 	// GameLoop Contains the game logic
                 GameLoop:
                 	// Set mask for direction
00006c e003      	ldi rTemp, 0b00000011
                 	// Set the direction that the snake is moving in
00006d 22a0      	and rDir, rTemp
                 	// Reset temporary registers
00006e 2cf0      	mov rTimerCount, rZero
00006f e000      	ldi rTemp, 0
000070 e010      	ldi rTemp2, 0
000071 e020      	ldi rTemp3, 0
                 	// This label jumps to the place that moves the snake
000072 940c 00b7 	jmp SnakeMove
                 GameLoop1:
                 	// This subroutine puts the snake in the matrix as is
000074 d0a3      	rcall SnakeToMatrixDisplay
                 	// Subroutine to update the apple
000075 d12a      	rcall UpdateAppleX
                 
                 	
                 	// the draw function starts here
                 reset:
000076 fea2      	sbrs rDir, 2
                 	// Get the input from the X-Axis and AD-convert it
000077 d0e4      	rcall getInputX
000078 fea2      	sbrs rDir, 2
                 	// Get the input from the Y-Axis and AD-convert it
000079 d104      	rcall getInputY
                 
                 	// Initiate the matrix for the draw function
00007a e0d1      	ldi	YH, HIGH(matrix)
00007b e1c0      	ldi	YL, LOW(matrix)
                 	// Set the current coordinate to check to the Upper-most row
00007c e011      	ldi	rTemp2, 0b00000001
00007d e000      	ldi	rTemp, 0b00000000
00007e e120      	ldi rTemp3, 16
                 	// Check if rTimercount has interrupted 16 times, if it has, go to GameLoop.
00007f 16f2      	cp rTimerCount, rTemp3
000080 f758      	brsh GameLoop
                 	// Draw the first row of the matrix
000081 940c 008a 	jmp DrawRow
                 plusC:
000083 0f11      	lsl	rTemp2
000084 940c 008a 	jmp DrawRow
                 setDrow:
                 	// When 2 rows have been written to the matrix we need to set the registers
                 	// to start drawing the rows in the other output register because ATMega...
000086 e010      	ldi	rTemp2, 0b00000000
000087 e004      	ldi	rTemp, 0b00000100
000088 c001      	rjmp DrawRow
                 plusD:
                 	// Set the next row to be drawn in the D output register.
000089 0f00      	lsl rTemp
                 DrawRow:
                 	// Reset the Temporary registers to be written to
00008a e050      	ldi rOutputD, 0
00008b e040      	ldi rOutputC, 0
00008c e030      	ldi rOutputB, 0
                 	// Load the current row to be written.
00008d 8168      	ld	rMatrixTemp, Y
                 	
                 	// Load the Argument for invertBits Subroutine
00008e 2f86      	mov rArg, rMatrixTemp
                 	// Invert the bits of Matrix row
00008f 940e 014a 	call invertBits
                 	// Save the Argument for invertBits Subroutine
000091 2f68      	mov rMatrixTemp, rArg
                 	
                 	// Shift the Matrix 6 times to get what bits to draw to the other output register
                 	// in memory
000092 0f66      	lsl	rMatrixTemp
000093 0f66      	lsl	rMatrixTemp
000094 0f66      	lsl	rMatrixTemp
000095 0f66      	lsl	rMatrixTemp
000096 0f66      	lsl	rMatrixTemp
000097 0f66      	lsl	rMatrixTemp
                 	// Save bits to temporary register rOutputD and save them to the Matrix Pointer
000098 2b56      	or	rOutputD, rMatrixTemp
000099 2b50      	or	rOutputD, rTemp
                 
                 	// Reset Matrix Temp
00009a 2f68      	mov rMatrixTemp, rArg
                 
                 	// Shift bits to get what is needed to draw to Output B
00009b 9566      	lsr	rMatrixTemp
00009c 9566      	lsr	rMatrixTemp
00009d 2b36      	or	rOutputB, rMatrixTemp
                 	// Set the current row in rOutputC
00009e 2b41      	or	rOutputC, rTemp2
                 
                 	// Light the display Leds with output
00009f b935      	out	PORTB, rOutputB
0000a0 b948      	out PORTC, rOutputC
0000a1 b95b      	out	PORTD, rOutputD
                 	// Wait for 255 loops	
0000a2 ef8f      	ldi	rArg, 255
0000a3 d00e      	rcall wait
                 	// Reset Output to turn off lights on display.
0000a4 b805      	out	PORTB, rZero
0000a5 b808      	out PORTC, rZero
0000a6 b80b      	out	PORTD, rZero
                 	// Check if loop has gone through all the rows
0000a7 31c7      	cpi	YL, LOW(matrix+7)
0000a8 f411      	brne dontJump
0000a9 940c 0076 	jmp reset
                 dontJump:
                 	// Subtract the iterator ( Y adress is the Matrix )
0000ab 5fcf      	subi YL, -1
                 	// Check if D rows are being lit and if so plus it
0000ac 3004      	cpi	rTemp, 0b0000100
0000ad f6d8      	brsh plusD
                 	// Check if 4 first rows are lit
0000ae 3018      	cpi	rTemp2, 0b0001000
0000af f6b0      	brsh setDrow
                 	// Read Next Row
0000b0 940c 0083 	jmp plusC
                 	// This is a waiting Subroutine, 
                 	// it takes one argument in rArg and it is the number of times it loops.
                 wait:
0000b2 e060      	ldi	rMatrixTemp, 0
                 waitloop:
                 	// Add one to the iterator
0000b3 5f6f      	subi rMatrixTemp, -1
                 	// See if iterator is done
0000b4 1768      	cp	rMatrixTemp, rArg
                 	// If not loop again
0000b5 f7e9      	brne waitloop
                 	// ret Returns to caller from subroutine
0000b6 9508      ret
                 
                 
                 SnakeMove:
                 
                 	// rTemp = coordinates for SnakeHead
                 	// rTemp2 = Diraction
                 
0000b7 e0d1       	ldi	YH, HIGH(snake)
0000b8 e1c8      	ldi	YL, LOW(snake)
                 
                 	// Move the head to right position depending which Value rDir have
0000b9 8108      	ld	rTemp, Y 					// Hmta vrdet(Koordinaterna)
0000ba 2d1a      	mov rTemp2, rDir				// Load the diration of the Snake
0000bb 7013      	andi rTemp2, 0b00000011			// Make sure it isnt any random value on the other bits
                 
                 	// Jmp to the right "Move - Function"
0000bc 3010      	cpi	rTemp2, 0			// if( rDir == 0 )	-> Move Down
0000bd f0e9      	breq MoveDown
0000be 3011      	cpi	rTemp2, 1			// if( rDir == 1 )	-> Move Left
0000bf f129      	breq MoveLeft
0000c0 3012      	cpi	rTemp2, 2			// if( rDir == 2 )	-> Move Up
0000c1 f011      	breq MoveUp
0000c2 3013      	cpi	rTemp2, 3			// if( rDir == 3 )	-> Move Right
0000c3 f051      	breq MoveRight
                 
                 MoveUp:
                 	
                 	// rTemp2 = X-Position
                 	// rTemp3 = Y-Position
                 
0000c4 ef10      	ldi rTemp2, 0b11110000
0000c5 2310      	and rTemp2, rTemp	
                 
0000c6 e02f      	ldi rTemp3, 0b00001111
0000c7 2320      	and rTemp3, rTemp	
                 
0000c8 5f2f      	subi rTemp3, -1			// rTemp3++, PositionY++
                 
                 	// Check if the row is 8(Outside the display), change the value to 0
                 	// if ( rTemp3 == 8 ) -> rTemp3 = 0; 
                 	// else -> Continue
0000c9 3028      	cpi rTemp3, 8			
0000ca f561      	brne SnakeMoveLoopInit					
0000cb e020      	ldi rTemp3, 0			
0000cc 940c 00f7 	jmp SnakeMoveLoopInit
                 
                 MoveRight:
                 
                 	// rTemp2 = X-Position
                 	// rTemp3 = Y-Position
                 
0000ce e02f      	ldi rTemp3, 0b00001111
0000cf 2320      	and rTemp3, rTemp	
                 
0000d0 2f10      	mov rTemp2, rTemp
                 
0000d1 9516      	lsr rTemp2
0000d2 9516      	lsr rTemp2
0000d3 9516      	lsr rTemp2
0000d4 9516      	lsr rTemp2
                 
                 	
0000d5 5011      	subi rTemp2, 1		// rTemp2--, PositionX--
                 
                 	// Check if the row is 8(Outside the display), change the value to 0
                 	// if ( rTemp3 == 255/-1 ) -> rTemp3 = 7; 
                 	// else -> Continue
0000d6 3f1f      	cpi rTemp2, 0b11111111			// if ( rTemp2 != 255 ) -> Continue
0000d7 f4d9      	brne returnX
0000d8 e017      	ldi rTemp2, 7					// X Position = 7
0000d9 940c 00f3 	jmp returnX
                 
                 MoveDown:
                 
                 	// rTemp2 = X-Position
                 	// rTemp3 = Y-Position
                 
0000db ef10      	ldi rTemp2, 0b11110000
0000dc 2310      	and rTemp2, rTemp	
                 
0000dd e02f      	ldi rTemp3, 0b00001111
0000de 2320      	and rTemp3, rTemp	
                 
0000df 5021      	subi rTemp3, 1		// rTemp3--, PositionY--
                 
                 	// Check if the row is 8(Outside the display), change the value to 0
                 	// if ( rTemp3 == 255/-1 ) -> rTemp3 = 7; 
                 	// else -> Continue
0000e0 3f2f      	cpi rTemp3, 0b11111111				// if ( rTemp3 != 255 ) -> Continue
0000e1 f4a9      	brne SnakeMoveLoopInit					
0000e2 e027      	ldi rTemp3, 7						// rTemp3 = 7, PositionY = 7
0000e3 940c 00f7 	jmp SnakeMoveLoopInit
                 
                 MoveLeft:
                 
                 	// rTemp2 = X-Position
                 	// rTemp3 = Y-Position
                 
0000e5 e02f      	ldi rTemp3, 0b00001111
0000e6 2320      	and rTemp3, rTemp	
                 
0000e7 2f10      	mov rTemp2, rTemp
                 
0000e8 9516      	lsr rTemp2
0000e9 9516      	lsr rTemp2
0000ea 9516      	lsr rTemp2
0000eb 9516      	lsr rTemp2
                 
0000ec 5f1f
0000ed 5011      	subi rTemp2, -1			subi rTemp2, 1		// rTemp2++, PositionX++
                 
0000ee 3018      	cpi rTemp2, 8		    // if ( rTemp2 != 255 ) -> Continue
0000ef f419      	brne returnX					
0000f0 e010      	ldi rTemp2, 0			// rTemp2 = 8
0000f1 940c 00f3 	jmp returnX
                 
                 // Loopa igenom alla kroppsdelar
                 
                 returnX:
                 
                 	// Switch back rTemp2 to Right Position( X-Postion )
0000f3 0f11      	lsl rTemp2
0000f4 0f11      	lsl rTemp2
0000f5 0f11      	lsl rTemp2
0000f6 0f11      	lsl rTemp2
                 
                 SnakeMoveLoopInit:
                 	// rTemp	= Old Snake Position
                 	// rTemp2	= New Position for SnakeBodyPart
                 	// rTemp3	= Counter
0000f7 0f12      	add rTemp2, rTemp3
0000f8 2d29      	mov rTemp3, rSL
                 
0000f9 9319      	st Y+, rTemp2			// Save the new position for the Snake-Head
0000fa 2e71      	mov rSnakeHead, rTemp2	// Save even the SnakeHead-Position for collision check in rSnakeHead
0000fb 2f10      	mov rTemp2, rTemp
                 
                 SnakeMoveLoop:
                 	
                 
0000fc 8108      	ld	rTemp, Y		// rTemp saves the old position
0000fd 9319      	st Y+, rTemp2		// Replace the body with the new position
                 
                 	// Collision with the SnakeBody and the head
0000fe 1671      	cp rSnakeHead, rTemp2
                 
                 	// restart if the Head hit the Body
0000ff f411      brne JumpOverOneInstruction 
000100 940c 0034 	jmp init			
                 JumpOverOneInstruction:
                 
000102 2f10      	mov rTemp2, rTemp	// Move the old body position to rTemp
                 
000103 5021      	subi rTemp3, 1
000104 3021      	cpi rTemp3, 1
000105 f7b1      	brne SnakeMoveLoop
                 
                 
                 	
                 	// if (SnakeHead == Apple ) ->
                 	// rSL++, rSL = SnakeLenght
                 	// add rTemp2 to the end of the snake
                 
                 	// Transfer rAppleX and rAppleY to Same Position-Standard as SnakeHead-Position have
000106 2d0b      	mov rTemp, rAppelX
000107 2d2c      	mov rTemp3, rAppelY
                 
000108 0f00      	lsl rTemp
000109 0f00      	lsl rTemp
00010a 0f00      	lsl rTemp
00010b 0f00      	lsl rTemp
00010c 2b02      	or rTemp, rTemp3
                 
                 	// Make sure the the two bits we dont use for Position dont have any random value
00010d e727      	ldi rTemp3, 0b01110111
00010e 2302      	and rTemp, rTemp3
00010f 2272      	and rSnakeHead, rTemp3
                 
                 	// Check if we the SnakeHead hit the Apple
000110 1507      	cp rTemp, rSnakeHead
000111 f421      brne DontAddBody
                 
000112 e001      	ldi rTemp, 1		
000113 0e90      	add rSL, rTemp		// Add SnakeBody with 1
000114 9319      	st Y+, rTemp2		// Store the last bodypart with the last position
000115 d09f      	rcall NewAppleX
                 
                 
                 DontAddBody:
000116 940c 0074 jmp GameLoop1
                 
                 SnakeToMatrixDisplay:
                 	
                 	// clear Display
000118 e0d1      	ldi	YH, HIGH(matrix)
000119 e1c0      	ldi	YL, LOW(matrix)
00011a 9100 0025 	lds rTemp, TCCR0B
                 
                 	// Ladda in matrisens rader
00011c 2766      	clr	rMatrixTemp
00011d 9369      	st	Y+, rMatrixTemp
00011e 9369      	st	Y+, rMatrixTemp
00011f 9369      	st	Y+, rMatrixTemp
000120 9369      	st	Y+, rMatrixTemp
000121 9369      	st	Y+, rMatrixTemp
000122 9369      	st	Y+, rMatrixTemp
000123 9369      	st	Y+, rMatrixTemp
000124 8368      	st	Y,  rMatrixTemp
                 
                 	// Y = MatrixDisplayen
                 	// X = Snake
                 	// rMatrixTemp = Rknare
000125 e0b1      	ldi	XH, HIGH(snake)
000126 e1a8      	ldi	XL, LOW(snake)
                 
000127 e060      	ldi rMatrixTemp, 0
                 
                 STMDLoop:
000128 e1c0      	ldi	YL, LOW(matrix)
000129 e0d1      	ldi	YH, HIGH(matrix)
                 
                 	// rTemp	= Vilken Kolum
                 	// rTemp2	= Vilkem Rad
                 	// rTemp3	= Rknare
                 	
                 	// rTemp = X position
00012a 910c      	ld	rTemp, X	// Hmtar Ormens koordinater
                 
                 	// rTemp2 = Y position
00012b e01f      	ldi rTemp2, 0b00001111
00012c 2310      	and rTemp2, rTemp	// Tar ut Ormens Y koordinat
                 	
                 	// Bit-Switchar 4 till hger fr att f Ormens X koordinat
00012d 9506      	lsr rTemp					
00012e 9506      	lsr rTemp
00012f 9506      	lsr rTemp
000130 9506      	lsr rTemp
                 
000131 0fc1      	add YL, rTemp2	// Plussar p DisplayMatrixen med Y-koordVrdet.
                 	
000132 e820      	ldi rTemp3, 0b10000000
                 
000133 c002      	rjmp initBitSwitch
                 BitSwitch:
000134 5001      	subi rTemp, 1
000135 9526      	lsr rTemp3
                 initBitSwitch:
000136 3000      	cpi rTemp, 0
000137 f7e1      brne BitSwitch
                 	
                 	// rTemp ska nu plussa/or med MatrisDisplayen
000138 8118      	ld	rTemp2, Y
000139 2b12      	or rTemp2, rTemp3
00013a 8318      	st Y, rTemp2
                 
                 	// 2 Rknare som plussas p
00013b 5f6f      	subi rMatrixTemp, -1	// rMatrixTemp++
00013c 5faf      	subi XL, -1
                 
00013d 1569      	cp rMatrixTemp, rSL
00013e f749      brne STMDLoop
00013f 9508      ret // Loopa igenom alla kroppsdelar
                 
                 timerCount:
000140 2d76      	mov rInterruptTemp, rRandomNumber
000141 5f7d      	subi rInterruptTemp, -3
000142 3471      	cpi rInterruptTemp, 65
000143 f408      	brsh dontResetRandom
000144 5471      	subi rInterruptTemp, 65
                 dontResetRandom:
000145 2e67      	mov rRandomNumber, rInterruptTemp
000146 2d7f      	mov rInterruptTemp, rTimerCount
000147 5f7f      	subi rInterruptTemp, -1
000148 2ef7      	mov rTimerCount, rInterruptTemp
000149 9518      reti
                 
                 // This subrouting inverts the bits in a register
                 // This we did because the display was inverted compared to the registers in our code
                 // So we inverted the registers back to be in the right way
                 invertBits:
00014a 2f28      	mov rTemp3, rArg
00014b fb20      	bst rTemp3, 0
00014c f987      	bld rArg, 7
00014d fb21      	bst rTemp3, 1
00014e f986      	bld rArg, 6
00014f fb22      	bst rTemp3, 2
000150 f985      	bld rArg, 5
000151 fb23      	bst rTemp3, 3
000152 f984      	bld rArg, 4
000153 fb24      	bst rTemp3, 4
000154 f983      	bld rArg, 3
000155 fb25      	bst rTemp3, 5
000156 f982      	bld rArg, 2
000157 fb26      	bst rTemp3, 6
000158 f981      	bld rArg, 1
000159 fb27      	bst rTemp3, 7
00015a f980      	bld rArg, 0
00015b 9508      ret
                 
                 getInputX:
                 	// Load ADMUX to rTemp
00015c 9100 007c 	lds rTemp, ADMUX
                 	// Clear ADMUX from input register get
00015e 7f00      	andi rTemp, 0xF0
                 	// get Input from X Position
00015f 6005      	ori  rTemp, 5
                 	// Set ADMUX register to get input from X-Axis
000160 9300 007c 	sts ADMUX, rTemp
                 
                 	// Start AD converting
000162 9100 007a 	lds rTemp, ADCSRA
000164 6400      	sbr rTemp, 1<<6
000165 9300 007a 	sts ADCSRA, rTemp
                 waitForAD1:
                 	// sbrc = Skip if bit 6 in register is cleared
000167 9100 007a 	lds rTemp, ADCSRA
000169 fd06      	sbrc rTemp, 6
00016a 940c 0167 	jmp waitForAD1
                 
                 	// Check Direction ur moving
00016c 9100 0079 	lds rTemp, ADCH
                 
00016e 2d1a      	mov rTemp2, rDir
                 	// If direction is 1 jump to checkRight
00016f 3011      	cpi rTemp2, 1
000170 f011      	breq checkRight
                 	// Check if stick is pointing in the left direction
000171 390c      	cpi rTemp, -100
000172 f428      	brsh setLeft
                 CheckRight:
                 	// If direction is 3 jump to End the check
000173 3013      	cpi rTemp2, 3
000174 f011      	breq endInputX
                 	// Check if stick is pointing to the Right
000175 3604      	cpi rTemp, 100
000176 f020      	brlo setRight
                 
                 endInputX:
                 	// Return if stick isnt moved
000177 9508      	ret
                 setLeft:
                 	// Set direction to the left Number
000178 e007      	ldi rTemp, 0b00000111
000179 2ea0      	mov rDir, rTemp
00017a 9508      ret
                 setRight:
                 	// Set direction to the right Number
00017b e005      	ldi rTemp, 0b00000101
00017c 2ea0      	mov rDir, rTemp
00017d 9508      ret
                 
                 getInputY:
                 	// Load ADMUX to rTemp
00017e 9100 007c 	lds rTemp, ADMUX
                 	// Clear ADMUX from input register get
000180 7f00      	andi rTemp, 0xF0
                 	// get Input from X Position
000181 6004      	ori  rTemp, 4
                 	// Set ADMUX register to get input from X-Axis
000182 9300 007c 	sts ADMUX, rTemp
                 
                 	// Start AD converting
000184 9100 007a 	lds rTemp, ADCSRA
000186 6400      	sbr rTemp, 1<<6
000187 9300 007a 	sts ADCSRA, rTemp
                 waitForAD2:
                 	// sbrc = Skip if bit 6 in register is cleared
000189 9100 007a 	lds rTemp, ADCSRA
00018b fd06      	sbrc rTemp, 6
00018c 940c 0189 	jmp waitForAD2
                 			
                 	// Check Direction ur moving
00018e 9100 0079 	lds rTemp, ADCH
                 
                 
000190 2d1a      	mov rTemp2, rDir
                 	// Check if the direction is 2, if it is not see if the stick is pointing upwards
000191 3012      	cpi rTemp2, 2
000192 f011      	breq checkDown
                 	// Check if stick is pointing up
000193 390c      	cpi rTemp, -100
000194 f428      	brsh setUp
                 checkDown:
                 	// Check if direction is not 0, if it is not, check if stick is down.
000195 3010      	cpi rTemp2, 0
000196 f011      	breq endInputY
                 	// Check if stick is pointing down
000197 3604      	cpi rTemp, 100
000198 f020      	brlo setDown
                 endInputY:
                 	// Return if stick isnt moved
000199 9508      	ret
                 	
                 	// set rDir to the up number
                 setUp:
00019a e004      	ldi rTemp, 0b00000100
00019b 2ea0      	mov rDir, rTemp
00019c 9508      ret
                 	// set rDir to the down number
                 setDown:
00019d e006      	ldi rTemp, 0b00000110
00019e 2ea0      	mov rDir, rTemp
00019f 9508      ret
                 
                 UpdateAppleX:
                 // Load X Coord
0001a0 e020      ldi rTemp3, 0
0001a1 e810      ldi rTemp2, 0b10000000
                 UpdateAppelLoopX:
0001a2 152b      cp rTemp3,rAppelX
0001a3 f178      brlo AppeleCounterX
                 
                 UpdateAppelY:
                 // Load Y Coord
0001a4 e1c0      ldi YL, LOW(matrix)
0001a5 e0d1      ldi YH, HIGH(matrix)
0001a6 e020      ldi rTemp3, 0
                 UpdateAppelLoopY:
0001a7 152c      cp rTemp3,rAppelY
0001a8 f170      brlo AppeleCounterY
0001a9 8108      ld rTemp, Y
0001aa 2b10      or rTemp2, rTemp
0001ab 8318      st Y, rTemp2
0001ac 9508      ret
                 UpdateAppeleCounterX:
0001ad 9516      lsr rTemp2
0001ae 5f2f      subi rTemp3, -1
0001af 940c 01a2 jmp UpdateAppelLoopX
                 
                 UpdateAppeleCounterY:
0001b1 9109      ld rTemp, Y+
0001b2 5f2f      subi rTemp3, -1
0001b3 940c 01a7 jmp UpdateAppelLoopY
                 
                 
                 NewAppleX:
                 // Split Random Number To X and Y Coords
                 // This takes a random number from 0-64 and converts it to X Coordinates to
                 // be compatible with the new apple Loop
                 // rTemp2 Is X Coordinate
0001b5 e007      ldi rTemp, 0b00000111
0001b6 2106      and rTemp, rRandomNumber
0001b7 2e40      mov rStaticTemp, rTemp
                 
                 // This takes a random number from 0-64 and converts it to Y Coordinates to
                 // be compatible with the new apple Loop
                 // rTemp3 is Y Coordinate
0001b8 e308      ldi rTemp, 0b00111000
0001b9 2106      and rTemp, rRandomNumber
0001ba 2e50      mov rStaticTemp2, rTemp
0001bb 9456      lsr rStaticTemp2
0001bc 9456      lsr rStaticTemp2
0001bd 9456      lsr rStaticTemp2
                 
                 // Load X Coord from the random generated number
0001be 2d04      mov rTemp, rStaticTemp
0001bf 2eb0      mov rAppelX, rTemp
0001c0 e020      ldi rTemp3, 0
0001c1 e810      ldi rTemp2, 0b10000000
                 NewAppelLoopX:
0001c2 152b      cp rTemp3,rAppelX
0001c3 f078      brlo AppeleCounterX
                 
                 NewAppelY:
                 // Load Y Coord from the random generated number
0001c4 2d05      mov rTemp, rStaticTemp2
0001c5 2ec0      mov rAppelY, rTemp
0001c6 e1c0      ldi YL, LOW(matrix)
0001c7 e0d1      ldi YH, HIGH(matrix)
0001c8 e020      ldi rTemp3, 0
                 NewAppelLoopY:
0001c9 152c      cp rTemp3,rAppelY
0001ca f060      brlo AppeleCounterY
0001cb 2f21      mov rTemp3, rTemp2
0001cc 8108      ld rTemp, Y
0001cd 2310      and rTemp2, rTemp
0001ce 1510      cp rTemp2,rZero
0001cf f729      brne NewAppleX
0001d0 2b20      or rTemp3, rTemp
0001d1 8328      st Y, rTemp3
0001d2 9508      ret
                 AppeleCounterX:
0001d3 9516      lsr rTemp2
0001d4 5f2f      subi rTemp3, -1
0001d5 940c 01c2 jmp NewAppelLoopX
                 
                 AppeleCounterY:
0001d7 9109      ld rTemp, Y+
0001d8 5f2f      subi rTemp3, -1
0001d9 940c 01c9 jmp NewAppelLoopY


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
r0 :   7 r1 :   0 r2 :   0 r3 :   0 r4 :   2 r5 :   5 r6 :   4 r7 :   4 
r8 :   0 r9 :   4 r10:  11 r11:   4 r12:   4 r13:   0 r14:   0 r15:   4 
r16: 111 r17:  66 r18:  53 r19:   3 r20:   3 r21:   4 r22:  53 r23:   8 
r24:  14 r25:   0 r26:   2 r27:   1 r28:  11 r29:   8 r30:   0 r31:   0 
x  :   1 y  :  34 z  :   0 
Registers used: 25 out of 35 (71.4%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   3 adiw  :   0 and   :  13 
andi  :   3 asr   :   0 bclr  :   0 bld   :   8 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :   8 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   6 brlt  :   0 brmi  :   0 
brne  :  12 brpl  :   0 brsh  :   6 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   8 call  :   1 cbi   :   0 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :   2 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :  10 cpc   :   0 
cpi   :  22 cpse  :   0 dec   :   0 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   0 inc   :   0 jmp   :  19 
ld    :   9 ldd   :   0 ldi   :  82 lds   :   9 lpm   :   0 lsl   :  16 
lsr   :  20 mov   :  34 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   8 ori   :   2 out   :  12 pop   :   0 
push  :   0 rcall :   6 ret   :  11 reti  :   1 rjmp  :   2 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   0 sbic  :   0 sbis  :   0 
sbiw  :   0 sbr   :   2 sbrc  :   2 sbrs  :   2 sec   :   0 seh   :   0 
sei   :   2 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :  26 std   :   0 sts   :   7 
sub   :   0 subi  :  18 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 34 out of 113 (30.1%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0003b6    856      0    856   32768   2.6%
[.dseg] 0x000100 0x000159      0     89     89    2048   4.3%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
