#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue May  4 22:51:53 2021
# Process ID: 11440
# Current directory: C:/Xilinx/526_FinalProject/526_RobotArm_Main/526_RobotArm_Main.runs/synth_1
# Command line: vivado.exe -log top_level_controller.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_controller.tcl
# Log file: C:/Xilinx/526_FinalProject/526_RobotArm_Main/526_RobotArm_Main.runs/synth_1/top_level_controller.vds
# Journal file: C:/Xilinx/526_FinalProject/526_RobotArm_Main/526_RobotArm_Main.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_level_controller.tcl -notrace
Command: synth_design -top top_level_controller -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14344 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 427.875 ; gain = 95.770
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level_controller' [C:/Xilinx/526_FinalProject/526_RobotArm_Main/526_RobotArm_Main.srcs/sources_1/new/top_level_controller.v:19]
INFO: [Synth 8-6157] synthesizing module 'PmodJSTK2_Input' [C:/Xilinx/526_FinalProject/526_RobotArm_Main/526_RobotArm_Main.srcs/sources_1/new/PmodJSTK2_Input.v:16]
INFO: [Synth 8-6157] synthesizing module 'PmodJSTK2_Interface' [C:/Xilinx/526_FinalProject/526_RobotArm_Main/526_RobotArm_Main.srcs/sources_1/new/PmodJSTK2_Interface.v:18]
INFO: [Synth 8-6157] synthesizing module 'spiCtrl' [C:/Xilinx/526_FinalProject/526_RobotArm_Main/526_RobotArm_Main.srcs/sources_1/new/spiCtrl.v:22]
	Parameter Idle bound to: 3'b000 
	Parameter Init bound to: 3'b001 
	Parameter Wait bound to: 3'b010 
	Parameter Check bound to: 3'b011 
	Parameter Done bound to: 3'b100 
	Parameter byteEndVal bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'spiCtrl' (1#1) [C:/Xilinx/526_FinalProject/526_RobotArm_Main/526_RobotArm_Main.srcs/sources_1/new/spiCtrl.v:22]
INFO: [Synth 8-6157] synthesizing module 'SPImode0' [C:/Xilinx/526_FinalProject/526_RobotArm_Main/526_RobotArm_Main.srcs/sources_1/new/SPImode0.v:30]
	Parameter Idle bound to: 2'b00 
	Parameter Init bound to: 2'b01 
	Parameter RxTx bound to: 2'b10 
	Parameter Done bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Xilinx/526_FinalProject/526_RobotArm_Main/526_RobotArm_Main.srcs/sources_1/new/SPImode0.v:101]
INFO: [Synth 8-6155] done synthesizing module 'SPImode0' (2#1) [C:/Xilinx/526_FinalProject/526_RobotArm_Main/526_RobotArm_Main.srcs/sources_1/new/SPImode0.v:30]
INFO: [Synth 8-6157] synthesizing module 'Clk_Div_66_67kHz' [C:/Xilinx/526_FinalProject/526_RobotArm_Main/526_RobotArm_Main.srcs/sources_1/new/Clk_Div_66_67kHz.v:18]
	Parameter COUNT_FINAL bound to: 750 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Clk_Div_66_67kHz' (3#1) [C:/Xilinx/526_FinalProject/526_RobotArm_Main/526_RobotArm_Main.srcs/sources_1/new/Clk_Div_66_67kHz.v:18]
INFO: [Synth 8-6155] done synthesizing module 'PmodJSTK2_Interface' (4#1) [C:/Xilinx/526_FinalProject/526_RobotArm_Main/526_RobotArm_Main.srcs/sources_1/new/PmodJSTK2_Interface.v:18]
INFO: [Synth 8-6157] synthesizing module 'Clk_Div_5Hz' [C:/Xilinx/526_FinalProject/526_RobotArm_Main/526_RobotArm_Main.srcs/sources_1/new/Clk_Div_5Hz.v:15]
	Parameter cntEndVal bound to: 24'b100110001001011010000000 
INFO: [Synth 8-6155] done synthesizing module 'Clk_Div_5Hz' (5#1) [C:/Xilinx/526_FinalProject/526_RobotArm_Main/526_RobotArm_Main.srcs/sources_1/new/Clk_Div_5Hz.v:15]
INFO: [Synth 8-6155] done synthesizing module 'PmodJSTK2_Input' (6#1) [C:/Xilinx/526_FinalProject/526_RobotArm_Main/526_RobotArm_Main.srcs/sources_1/new/PmodJSTK2_Input.v:16]
INFO: [Synth 8-6157] synthesizing module 'Servo_Controller' [C:/Xilinx/526_FinalProject/526_RobotArm_Main/526_RobotArm_Main.srcs/sources_1/new/Servo_Controller.v:14]
INFO: [Synth 8-6157] synthesizing module 'joystick_decoder' [C:/Xilinx/526_FinalProject/526_RobotArm_Main/526_RobotArm_Main.srcs/sources_1/new/joystick_decoder.v:14]
WARNING: [Synth 8-567] referenced signal 'angle_temp' should be on the sensitivity list [C:/Xilinx/526_FinalProject/526_RobotArm_Main/526_RobotArm_Main.srcs/sources_1/new/joystick_decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'joystick_decoder' (7#1) [C:/Xilinx/526_FinalProject/526_RobotArm_Main/526_RobotArm_Main.srcs/sources_1/new/joystick_decoder.v:14]
INFO: [Synth 8-6157] synthesizing module 'angle_decoder' [C:/Xilinx/526_FinalProject/526_RobotArm_Main/526_RobotArm_Main.srcs/sources_1/new/angle_decoder.v:16]
INFO: [Synth 8-6155] done synthesizing module 'angle_decoder' (8#1) [C:/Xilinx/526_FinalProject/526_RobotArm_Main/526_RobotArm_Main.srcs/sources_1/new/angle_decoder.v:16]
INFO: [Synth 8-6157] synthesizing module 'PWM_comparator' [C:/Xilinx/526_FinalProject/526_RobotArm_Main/526_RobotArm_Main.srcs/sources_1/new/PWM_comparator.v:14]
INFO: [Synth 8-6155] done synthesizing module 'PWM_comparator' (9#1) [C:/Xilinx/526_FinalProject/526_RobotArm_Main/526_RobotArm_Main.srcs/sources_1/new/PWM_comparator.v:14]
INFO: [Synth 8-6157] synthesizing module 'ClkDiv_100Hz' [C:/Xilinx/526_FinalProject/526_RobotArm_Main/526_RobotArm_Main.srcs/sources_1/new/ClkDiv_100Hz.v:16]
INFO: [Synth 8-6155] done synthesizing module 'ClkDiv_100Hz' (10#1) [C:/Xilinx/526_FinalProject/526_RobotArm_Main/526_RobotArm_Main.srcs/sources_1/new/ClkDiv_100Hz.v:16]
INFO: [Synth 8-6155] done synthesizing module 'Servo_Controller' (11#1) [C:/Xilinx/526_FinalProject/526_RobotArm_Main/526_RobotArm_Main.srcs/sources_1/new/Servo_Controller.v:14]
INFO: [Synth 8-6155] done synthesizing module 'top_level_controller' (12#1) [C:/Xilinx/526_FinalProject/526_RobotArm_Main/526_RobotArm_Main.srcs/sources_1/new/top_level_controller.v:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 483.496 ; gain = 151.391
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 483.496 ; gain = 151.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 483.496 ; gain = 151.391
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Xilinx/526_FinalProject/526_RobotArm_Main/526_RobotArm_Main.srcs/constrs_1/new/zed_constraints.xdc]
Finished Parsing XDC File [C:/Xilinx/526_FinalProject/526_RobotArm_Main/526_RobotArm_Main.srcs/constrs_1/new/zed_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/526_FinalProject/526_RobotArm_Main/526_RobotArm_Main.srcs/constrs_1/new/zed_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_controller_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_controller_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 852.984 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 852.984 ; gain = 520.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 852.984 ; gain = 520.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 852.984 ; gain = 520.879
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'pState_reg' in module 'spiCtrl'
INFO: [Synth 8-5544] ROM "DOUT" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmpSR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "getByte" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'pState_reg' in module 'SPImode0'
INFO: [Synth 8-5544] ROM "BUSY" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CLK_OUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CLKOUT" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                            00001 |                              000
                    Init |                            00010 |                              001
                    Wait |                            00100 |                              010
                   Check |                            01000 |                              011
                    Done |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pState_reg' using encoding 'one-hot' in module 'spiCtrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                    Init |                               01 |                               01
                    RxTx |                               10 |                               10
                    Done |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pState_reg' using encoding 'sequential' in module 'SPImode0'
WARNING: [Synth 8-327] inferring latch for variable 'angle_temp_reg' [C:/Xilinx/526_FinalProject/526_RobotArm_Main/526_RobotArm_Main.srcs/sources_1/new/joystick_decoder.v:26]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 852.984 ; gain = 520.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     40 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module spiCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     40 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
Module SPImode0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module Clk_Div_66_67kHz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Clk_Div_5Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module joystick_decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "Joystick_Input/JSTK_Interface/SerialClock/CLK_OUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Joystick_Input/genSndRec/CLKOUT" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP Servo1/decode/value0, operation Mode is: (C:0xea60)+(A:0x3b0)*B.
DSP Report: operator Servo1/decode/value0 is absorbed into DSP Servo1/decode/value0.
DSP Report: operator Servo1/decode/value1 is absorbed into DSP Servo1/decode/value0.
DSP Report: Generating DSP Servo2/decode/value0, operation Mode is: (C:0xea60)+(A:0x3b0)*B.
DSP Report: operator Servo2/decode/value0 is absorbed into DSP Servo2/decode/value0.
DSP Report: operator Servo2/decode/value1 is absorbed into DSP Servo2/decode/value0.
DSP Report: Generating DSP Servo3/decode/value0, operation Mode is: (C:0xea60)+(A:0x3b0)*B.
DSP Report: operator Servo3/decode/value0 is absorbed into DSP Servo3/decode/value0.
DSP Report: operator Servo3/decode/value1 is absorbed into DSP Servo3/decode/value0.
WARNING: [Synth 8-3332] Sequential element (Joystick_Input/JSTK_Interface/SPI_Ctrl/DOUT_reg[31]) is unused and will be removed from module top_level_controller.
WARNING: [Synth 8-3332] Sequential element (Joystick_Input/JSTK_Interface/SPI_Ctrl/DOUT_reg[30]) is unused and will be removed from module top_level_controller.
WARNING: [Synth 8-3332] Sequential element (Joystick_Input/JSTK_Interface/SPI_Ctrl/DOUT_reg[29]) is unused and will be removed from module top_level_controller.
WARNING: [Synth 8-3332] Sequential element (Joystick_Input/JSTK_Interface/SPI_Ctrl/DOUT_reg[28]) is unused and will be removed from module top_level_controller.
WARNING: [Synth 8-3332] Sequential element (Joystick_Input/JSTK_Interface/SPI_Ctrl/DOUT_reg[27]) is unused and will be removed from module top_level_controller.
WARNING: [Synth 8-3332] Sequential element (Joystick_Input/JSTK_Interface/SPI_Ctrl/DOUT_reg[26]) is unused and will be removed from module top_level_controller.
WARNING: [Synth 8-3332] Sequential element (Joystick_Input/JSTK_Interface/SPI_Ctrl/DOUT_reg[15]) is unused and will be removed from module top_level_controller.
WARNING: [Synth 8-3332] Sequential element (Joystick_Input/JSTK_Interface/SPI_Ctrl/DOUT_reg[14]) is unused and will be removed from module top_level_controller.
WARNING: [Synth 8-3332] Sequential element (Joystick_Input/JSTK_Interface/SPI_Ctrl/DOUT_reg[13]) is unused and will be removed from module top_level_controller.
WARNING: [Synth 8-3332] Sequential element (Joystick_Input/JSTK_Interface/SPI_Ctrl/DOUT_reg[12]) is unused and will be removed from module top_level_controller.
WARNING: [Synth 8-3332] Sequential element (Joystick_Input/JSTK_Interface/SPI_Ctrl/DOUT_reg[11]) is unused and will be removed from module top_level_controller.
WARNING: [Synth 8-3332] Sequential element (Joystick_Input/JSTK_Interface/SPI_Ctrl/DOUT_reg[10]) is unused and will be removed from module top_level_controller.
WARNING: [Synth 8-3332] Sequential element (Joystick_Input/JSTK_Interface/SPI_Ctrl/DOUT_reg[7]) is unused and will be removed from module top_level_controller.
WARNING: [Synth 8-3332] Sequential element (Joystick_Input/JSTK_Interface/SPI_Ctrl/DOUT_reg[6]) is unused and will be removed from module top_level_controller.
WARNING: [Synth 8-3332] Sequential element (Joystick_Input/JSTK_Interface/SPI_Ctrl/DOUT_reg[5]) is unused and will be removed from module top_level_controller.
WARNING: [Synth 8-3332] Sequential element (Joystick_Input/JSTK_Interface/SPI_Ctrl/DOUT_reg[4]) is unused and will be removed from module top_level_controller.
WARNING: [Synth 8-3332] Sequential element (Joystick_Input/JSTK_Interface/SPI_Ctrl/DOUT_reg[3]) is unused and will be removed from module top_level_controller.
WARNING: [Synth 8-3332] Sequential element (Joystick_Input/JSTK_Interface/SPI_Ctrl/DOUT_reg[2]) is unused and will be removed from module top_level_controller.
WARNING: [Synth 8-3332] Sequential element (Joystick_Input/JSTK_Interface/SPI_Ctrl/DOUT_reg[1]) is unused and will be removed from module top_level_controller.
WARNING: [Synth 8-3332] Sequential element (Joystick_Input/JSTK_Interface/SPI_Ctrl/DOUT_reg[0]) is unused and will be removed from module top_level_controller.
INFO: [Synth 8-3886] merging instance 'Servo3/joystick_read/angle_temp_reg[0]' (LD) to 'Servo2/joystick_read/angle_temp_reg[0]'
INFO: [Synth 8-3886] merging instance 'Servo3/joystick_read/angle_temp_reg[1]' (LD) to 'Servo2/joystick_read/angle_temp_reg[1]'
INFO: [Synth 8-3886] merging instance 'Servo3/joystick_read/angle_temp_reg[2]' (LD) to 'Servo2/joystick_read/angle_temp_reg[2]'
INFO: [Synth 8-3886] merging instance 'Servo3/joystick_read/angle_temp_reg[3]' (LD) to 'Servo2/joystick_read/angle_temp_reg[3]'
INFO: [Synth 8-3886] merging instance 'Servo3/joystick_read/angle_temp_reg[4]' (LD) to 'Servo2/joystick_read/angle_temp_reg[4]'
INFO: [Synth 8-3886] merging instance 'Servo3/joystick_read/angle_temp_reg[5]' (LD) to 'Servo2/joystick_read/angle_temp_reg[5]'
INFO: [Synth 8-3886] merging instance 'Servo3/joystick_read/angle_temp_reg[6]' (LD) to 'Servo2/joystick_read/angle_temp_reg[6]'
INFO: [Synth 8-3886] merging instance 'Servo3/joystick_read/angle_temp_reg[7]' (LD) to 'Servo2/joystick_read/angle_temp_reg[7]'
INFO: [Synth 8-3886] merging instance 'Servo2/joystick_read/angle_temp_reg[0]' (LD) to 'Servo1/joystick_read/angle_temp_reg[0]'
INFO: [Synth 8-3886] merging instance 'Servo2/joystick_read/angle_temp_reg[1]' (LD) to 'Servo1/joystick_read/angle_temp_reg[1]'
INFO: [Synth 8-3886] merging instance 'Servo2/joystick_read/angle_temp_reg[2]' (LD) to 'Servo1/joystick_read/angle_temp_reg[2]'
INFO: [Synth 8-3886] merging instance 'Servo2/joystick_read/angle_temp_reg[3]' (LD) to 'Servo1/joystick_read/angle_temp_reg[3]'
INFO: [Synth 8-3886] merging instance 'Servo2/joystick_read/angle_temp_reg[4]' (LD) to 'Servo1/joystick_read/angle_temp_reg[4]'
INFO: [Synth 8-3886] merging instance 'Servo2/joystick_read/angle_temp_reg[5]' (LD) to 'Servo1/joystick_read/angle_temp_reg[5]'
INFO: [Synth 8-3886] merging instance 'Servo2/joystick_read/angle_temp_reg[6]' (LD) to 'Servo1/joystick_read/angle_temp_reg[6]'
INFO: [Synth 8-3886] merging instance 'Servo2/joystick_read/angle_temp_reg[7]' (LD) to 'Servo1/joystick_read/angle_temp_reg[7]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 852.984 ; gain = 520.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+--------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|angle_decoder | (C:0xea60)+(A:0x3b0)*B | 8      | 10     | 16     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|angle_decoder | (C:0xea60)+(A:0x3b0)*B | 8      | 10     | 16     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|angle_decoder | (C:0xea60)+(A:0x3b0)*B | 8      | 10     | 16     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+--------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 891.430 ; gain = 559.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 912.570 ; gain = 580.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 922.578 ; gain = 590.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 922.578 ; gain = 590.473
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 922.578 ; gain = 590.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 922.578 ; gain = 590.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 922.578 ; gain = 590.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 922.578 ; gain = 590.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 922.578 ; gain = 590.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |    33|
|3     |DSP48E1 |     3|
|4     |LUT1    |     3|
|5     |LUT2    |    83|
|6     |LUT3    |    34|
|7     |LUT4    |    70|
|8     |LUT5    |    17|
|9     |LUT6    |    33|
|10    |FDRE    |   175|
|11    |FDR_1   |     6|
|12    |FDSE    |     1|
|13    |FDS_1   |     1|
|14    |LD      |     8|
|15    |IBUF    |     6|
|16    |OBUF    |     5|
+------+--------+------+

Report Instance Areas: 
+------+-------------------+--------------------+------+
|      |Instance           |Module              |Cells |
+------+-------------------+--------------------+------+
|1     |top                |                    |   480|
|2     |  Joystick_Input   |PmodJSTK2_Input     |   249|
|3     |    JSTK_Interface |PmodJSTK2_Interface |   187|
|4     |      SPI_Ctrl     |spiCtrl             |   130|
|5     |      SPI_Int      |SPImode0            |    30|
|6     |      SerialClock  |Clk_Div_66_67kHz    |    27|
|7     |    genSndRec      |Clk_Div_5Hz         |    62|
|8     |  Servo1           |Servo_Controller    |   102|
|9     |    Clk_100Hz      |ClkDiv_100Hz_6      |    40|
|10    |    compare_A_B    |PWM_comparator_7    |     3|
|11    |    decode         |angle_decoder_8     |    11|
|12    |    joystick_read  |joystick_decoder_9  |    48|
|13    |  Servo2           |Servo_Controller_0  |    58|
|14    |    Clk_100Hz      |ClkDiv_100Hz_2      |    40|
|15    |    compare_A_B    |PWM_comparator_3    |     3|
|16    |    decode         |angle_decoder_4     |    11|
|17    |    joystick_read  |joystick_decoder_5  |     4|
|18    |  Servo3           |Servo_Controller_1  |    58|
|19    |    Clk_100Hz      |ClkDiv_100Hz        |    40|
|20    |    compare_A_B    |PWM_comparator      |     3|
|21    |    decode         |angle_decoder       |    11|
|22    |    joystick_read  |joystick_decoder    |     4|
+------+-------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 922.578 ; gain = 590.473
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 922.578 ; gain = 220.984
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 922.578 ; gain = 590.473
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  FDR_1 => FDRE (inverted pins: C): 6 instances
  FDS_1 => FDSE (inverted pins: C): 1 instances
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 922.578 ; gain = 602.574
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/526_FinalProject/526_RobotArm_Main/526_RobotArm_Main.runs/synth_1/top_level_controller.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_controller_utilization_synth.rpt -pb top_level_controller_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 922.578 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May  4 22:52:28 2021...
