/// Auto-generated register definitions for ACC
/// Device: ATSAMV71N19
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::samv71::atsamv71n19::acc {

// ============================================================================
// ACC - Analog Comparator Controller
// Base Address: 0x40044000
// ============================================================================

/// ACC Register Structure
struct ACC_Registers {

    /// Control Register
    /// Offset: 0x0000
    /// Access: write-only
    volatile uint32_t CR;

    /// Mode Register
    /// Offset: 0x0004
    volatile uint32_t MR;
    uint8_t RESERVED_0008[28]; ///< Reserved

    /// Interrupt Enable Register
    /// Offset: 0x0024
    /// Access: write-only
    volatile uint32_t IER;

    /// Interrupt Disable Register
    /// Offset: 0x0028
    /// Access: write-only
    volatile uint32_t IDR;

    /// Interrupt Mask Register
    /// Offset: 0x002C
    /// Access: read-only
    volatile uint32_t IMR;

    /// Interrupt Status Register
    /// Offset: 0x0030
    /// Access: read-only
    volatile uint32_t ISR;
    uint8_t RESERVED_0034[96]; ///< Reserved

    /// Analog Control Register
    /// Offset: 0x0094
    volatile uint32_t ACR;
    uint8_t RESERVED_0098[76]; ///< Reserved

    /// Write Protection Mode Register
    /// Offset: 0x00E4
    volatile uint32_t WPMR;

    /// Write Protection Status Register
    /// Offset: 0x00E8
    /// Access: read-only
    volatile uint32_t WPSR;
    uint8_t RESERVED_00EC[16]; ///< Reserved

    /// Version Register
    /// Offset: 0x00FC
    /// Access: read-only
    volatile uint32_t VER;
};

static_assert(sizeof(ACC_Registers) >= 256, "ACC_Registers size mismatch");

/// ACC peripheral instance
constexpr ACC_Registers* ACC = 
    reinterpret_cast<ACC_Registers*>(0x40044000);

}  // namespace alloy::hal::atmel::samv71::atsamv71n19::acc
