git clone --depth 1 --no-tags https://github.com/Noris4est/I2C-FPGA-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254226854
git clone --depth 1 --no-tags https://github.com/OrigamiAyc/COD2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253679321
git clone --depth 1 --no-tags https://github.com/lawrie/ulx3s_zx_spectrum.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256523798
git clone --depth 1 --no-tags https://github.com/MMujtabaRoohani/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249981992
git clone --depth 1 --no-tags https://github.com/vipinkmenon/ZynqOLED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254633679
git clone --depth 1 --no-tags https://github.com/AdrianFPGA/basys3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255185989
git clone --depth 1 --no-tags https://github.com/nicolavianello95/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255126441
git clone --depth 1 --no-tags https://github.com/lishinho/SCU-Courses.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251026812
git clone --depth 1 --no-tags https://github.com/hht238000/QP_solver-LVI_PDNN-FPGA_Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247262853
git clone --depth 1 --no-tags https://github.com/UT-LCA/tpu_like_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250409600
git clone --depth 1 --no-tags https://github.com/RobRoyce/fpga_mouse_controller_basys3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249549089
git clone --depth 1 --no-tags https://github.com/jotego/jteeprom.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249001602
git clone --depth 1 --no-tags https://github.com/mattvenn/formal-intro-course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251692020
git clone --depth 1 --no-tags https://github.com/Yongxiang-Guo/Verilog_i2c_eeprom.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248131906
git clone --depth 1 --no-tags https://github.com/kunichiko/FPGA-X68k-DE0CV-OPM-JT51.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249484991
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-Zaxxon_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247437429
git clone --depth 1 --no-tags https://github.com/kowsyap/verilog-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248830623
git clone --depth 1 --no-tags https://github.com/KooJaack/Canny-Edge-Detection-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251109860
git clone --depth 1 --no-tags https://github.com/Martoni/MartoniColorlight.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250971329
git clone --depth 1 --no-tags https://github.com/kuashio/brainfuck_uP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249090651
git clone --depth 1 --no-tags https://github.com/metro94/LED_PWM_IP_Demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255910760
git clone --depth 1 --no-tags https://github.com/archlab-naist/Double-CME-SHA256.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247900378
git clone --depth 1 --no-tags https://github.com/QianfengClarkShen/lbus_axis_converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249017273
git clone --depth 1 --no-tags https://github.com/chiranjeev-singhal/Verilog-AHB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247977446
git clone --depth 1 --no-tags https://github.com/vipinkmenon/SPIControl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254150587
git clone --depth 1 --no-tags https://github.com/DUNE-DAQ/dune-wib-firmware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253184032
git clone --depth 1 --no-tags https://github.com/AugustinJose1221/FFTx16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249174299
git clone --depth 1 --no-tags https://github.com/jiangwx/EE216-2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248965121
git clone --depth 1 --no-tags https://github.com/amungo/nut8nt-gateware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249985232
git clone --depth 1 --no-tags https://github.com/lawrie/ulx3s_bbc_micro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255123219
git clone --depth 1 --no-tags https://github.com/aditeyabaral/up-down-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256308846
git clone --depth 1 --no-tags https://github.com/dpiegdon/dpsgo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254208243
git clone --depth 1 --no-tags https://github.com/josh-macfie/FrequencyCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255180442
git clone --depth 1 --no-tags https://github.com/PeterSH6/Computer_OrganizeAndDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249175578
git clone --depth 1 --no-tags https://github.com/fluffyfreak/tf330.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255294939
git clone --depth 1 --no-tags https://github.com/Abhay-Rj/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250821570
git clone --depth 1 --no-tags https://github.com/LONG-xy/CPU-experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248914155
git clone --depth 1 --no-tags https://github.com/1Allison/8bit-RISC-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247426143
git clone --depth 1 --no-tags https://github.com/MarsWang1996/SOC-Course-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247248436
git clone --depth 1 --no-tags https://github.com/MarianDubei/PingPongFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254523948
git clone --depth 1 --no-tags https://github.com/Certseeds/CS207_Digital_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252335744
git clone --depth 1 --no-tags https://github.com/Jensanf/GOWIN_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256249798
git clone --depth 1 --no-tags https://github.com/AugustinJose1221/FFT1024.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247465348
git clone --depth 1 --no-tags https://github.com/zhaoyu-li/RISC-V_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255258128
git clone --depth 1 --no-tags https://github.com/robprojects/gameboylcd-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248994481
git clone --depth 1 --no-tags https://github.com/akita11/MandelbrotTang.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249382384
git clone --depth 1 --no-tags https://github.com/kowsyap/8-bit-harvard-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248483312
git clone --depth 1 --no-tags https://github.com/eedxwang/SPEF-Extractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255632419
git clone --depth 1 --no-tags https://github.com/majorlin/xloader.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250477467
git clone --depth 1 --no-tags https://github.com/skiphansen/panog2_usb_sniffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253630558
git clone --depth 1 --no-tags https://github.com/linYDTHU/pipeline_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252347149
git clone --depth 1 --no-tags https://github.com/VladikNeVladik/VGA-Renderer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249539153
git clone --depth 1 --no-tags https://github.com/Tungluai/Booth-encoded-Wallance-Tree-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249391963
git clone --depth 1 --no-tags https://github.com/KevinWang96/Network_Packet_Classification_on_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253350910
git clone --depth 1 --no-tags https://github.com/gowgos5/aes-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255247937
git clone --depth 1 --no-tags https://github.com/myrik8333/i2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256404456
git clone --depth 1 --no-tags https://github.com/TrustworthyComputing/Romeo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250412163
git clone --depth 1 --no-tags https://github.com/pouryahoseini/Genetic-Algorithm-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250110731
git clone --depth 1 --no-tags https://github.com/hdl-util/i2c-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247523216
git clone --depth 1 --no-tags https://github.com/PoojaB01/Verilog-Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253849401
git clone --depth 1 --no-tags https://github.com/KevinWang96/EE577b-HW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247226108
git clone --depth 1 --no-tags https://github.com/vijay-jaisankar/VERIBOSS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253796302
git clone --depth 1 --no-tags https://github.com/suoglu/Digital_Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253324489
git clone --depth 1 --no-tags https://github.com/StefanGheorghe996/Bus-Arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250223636
git clone --depth 1 --no-tags https://github.com/orangecalculator/simple-tsc-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250276892
git clone --depth 1 --no-tags https://github.com/li990218/eecs151_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248132197
git clone --depth 1 --no-tags https://github.com/nietzhuang/2018-CIC-Contest---Huffman-Coding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253370980
git clone --depth 1 --no-tags https://github.com/jorislee/picorv32_ice40up5k_icesugar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255055584
git clone --depth 1 --no-tags https://github.com/Ji-Keyu/Super-Mario-War-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250157251
git clone --depth 1 --no-tags https://github.com/M0WUT/Microwave_SDR_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249562653
git clone --depth 1 --no-tags https://github.com/milton-pagan/basic-risc-microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247589752
git clone --depth 1 --no-tags https://github.com/cisen/32bit_RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248900615
git clone --depth 1 --no-tags https://github.com/UCLA-VAST/Bonsai.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250114473
git clone --depth 1 --no-tags https://github.com/Yongxiang-Guo/Verilog_DS18B20.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248133098
git clone --depth 1 --no-tags https://github.com/heymesut/ASIC_SHA256.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249646964
git clone --depth 1 --no-tags https://github.com/sharondevs/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251248709
git clone --depth 1 --no-tags https://github.com/diocorreia/digital-fm-stereo-modulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/251679270
git clone --depth 1 --no-tags https://github.com/Paulatil/computer-aided-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252361174
git clone --depth 1 --no-tags https://github.com/Ananya-B/DE2-115-Synthesizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253602076
git clone --depth 1 --no-tags https://github.com/krishna-swaroop/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256071583
git clone --depth 1 --no-tags https://github.com/rez39/Floatingpointadder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249003560
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/FlappyBird_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252445120
git clone --depth 1 --no-tags https://github.com/incredible-smurf/simple_x86_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255867995
git clone --depth 1 --no-tags https://github.com/BoyaoDing/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249698900
git clone --depth 1 --no-tags https://github.com/starbrilliance/SmallPositHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249512292
git clone --depth 1 --no-tags https://github.com/Hanbyeol-Jang/KW-Uni.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248152286
git clone --depth 1 --no-tags https://github.com/Kitrinx/FB1_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252147891
git clone --depth 1 --no-tags https://github.com/npetersen2/iCE40_Template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252282161
git clone --depth 1 --no-tags https://github.com/lawrie/ulx3s_acorn_atom.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254824125
git clone --depth 1 --no-tags https://github.com/Noris4est/SPI-FPGA-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254222467
git clone --depth 1 --no-tags https://github.com/zaozaofeng/huffmanCode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249604959
git clone --depth 1 --no-tags https://github.com/SidharthMehta/Tanh-unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252047106
git clone --depth 1 --no-tags https://github.com/TausifIqbal/multicycle_datapath_for_risc_v_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252725321
git clone --depth 1 --no-tags https://github.com/michaelengel/verve.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253133073
