# Component constraints for D:\h_da\Lecturs\Basic Embedded\Embedded_basics\12_UART_MATLAB_data_transfer.cydsn\TopDesign\TopDesign.cysch
# Project: D:\h_da\Lecturs\Basic Embedded\Embedded_basics\12_UART_MATLAB_data_transfer.cydsn\12_UART_MATLAB_data_transfer.cyprj
# Date: Sun, 07 Jun 2020 20:31:59 GMT
