m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dG:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/VGAtest/simulation/modelsim
vdisplay_unit
Z1 !s110 1618249123
!i10b 1
!s100 ^cZ=7<LhbQkEj3bV7:P1h3
IGAHi0Uf^S9DVQ89V1BLTe2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1618247745
Z4 8G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/VGAtest/module_display1.v
Z5 FG:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/VGAtest/module_display1.v
L0 52
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1618249123.000000
Z8 !s107 G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/VGAtest/module_display1.v|
Z9 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/VGAtest|G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/VGAtest/module_display1.v|
!i113 1
Z10 o-vlog01compat -work work
Z11 !s92 -vlog01compat -work work {+incdir+G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/VGAtest}
Z12 tCvgOpt 0
vencoder
R1
!i10b 1
!s100 S<l?GBY6Y^i9_N]jiD1dL1
IT=9chVJi@S[=@aG=4H@4T3
R2
R0
R3
R4
R5
L0 90
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vmodule_display
R1
!i10b 1
!s100 VKUmzFZ^5k[8QSF79:oBn1
I@HGj8k5aGKk3OV[DO9Q^;3
R2
R0
R3
R4
R5
L0 3
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vmodule_display1
R1
!i10b 1
!s100 X3BHn=k:aoI=JMeCVo_aL1
IiOV:iK1M^A6RBlFGTSjEQ0
R2
R0
R3
R4
R5
L0 16
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vTestBench
R1
!i10b 1
!s100 1adh:=gLB6QCl_<==?_V33
IAQEDk`g2oA8nY65o4UfWh2
R2
R0
w1618248274
8G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/VGAtest/TestBench.v
FG:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/VGAtest/TestBench.v
L0 3
R6
r1
!s85 0
31
R7
!s107 G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/VGAtest/TestBench.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/VGAtest|G:/G/STUDIES/M.Tech/MOODLE/VLSI Design lab/Project/FSM/TESTING_NEW VGA/VGAtest/TestBench.v|
!i113 1
R10
R11
R12
n@test@bench
vvga_controller
R1
!i10b 1
!s100 ]HaNH@=GK0Rl?gD3hd`E]0
IZ9?ek10XC@kjVd[PSL3?Z0
R2
R0
R3
R4
R5
L0 330
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
