{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480671688303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480671688319 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 10:41:28 2016 " "Processing started: Fri Dec 02 10:41:28 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480671688319 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480671688319 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_quentin -c test_quentin " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_quentin -c test_quentin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480671688319 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1480671689520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my documents/embedded_systems/embeddedproject_epfl/camera/hdl/testbench_avalon_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my documents/embedded_systems/embeddedproject_epfl/camera/hdl/testbench_avalon_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-bhv " "Found design unit 1: testbench-bhv" {  } { { "../hdl/testbench_Avalon_master.vhd" "" { Text "Z:/My Documents/Embedded_Systems/EmbeddedProject_EPFL/Camera/hdl/testbench_Avalon_master.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480671699114 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "../hdl/testbench_Avalon_master.vhd" "" { Text "Z:/My Documents/Embedded_Systems/EmbeddedProject_EPFL/Camera/hdl/testbench_Avalon_master.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480671699114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480671699114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my documents/embedded_systems/embeddedproject_epfl/camera/hdl/avalon_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my documents/embedded_systems/embeddedproject_epfl/camera/hdl/avalon_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Avalon_master-bhv " "Found design unit 1: Avalon_master-bhv" {  } { { "../hdl/Avalon_master.vhd" "" { Text "Z:/My Documents/Embedded_Systems/EmbeddedProject_EPFL/Camera/hdl/Avalon_master.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480671699161 ""} { "Info" "ISGN_ENTITY_NAME" "1 Avalon_master " "Found entity 1: Avalon_master" {  } { { "../hdl/Avalon_master.vhd" "" { Text "Z:/My Documents/Embedded_Systems/EmbeddedProject_EPFL/Camera/hdl/Avalon_master.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480671699161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480671699161 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "iRegCounterAdress Avalon_master.vhd(118) " "VHDL error at Avalon_master.vhd(118): object \"iRegCounterAdress\" is used but not declared" {  } { { "../hdl/Avalon_master.vhd" "" { Text "Z:/My Documents/Embedded_Systems/EmbeddedProject_EPFL/Camera/hdl/Avalon_master.vhd" 118 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1480671699177 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "891 " "Peak virtual memory: 891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480671699520 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 02 10:41:39 2016 " "Processing ended: Fri Dec 02 10:41:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480671699520 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480671699520 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480671699520 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480671699520 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480671700737 ""}
