// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.2
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module xfccmkernel (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_mat_data_V_V_dout,
        p_src_mat_data_V_V_empty_n,
        p_src_mat_data_V_V_read,
        p_dst_mat_data_V_V_din,
        p_dst_mat_data_V_V_full_n,
        p_dst_mat_data_V_V_write,
        height,
        width
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_pp0_stage0 = 6'd16;
parameter    ap_ST_fsm_state10 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [119:0] p_src_mat_data_V_V_dout;
input   p_src_mat_data_V_V_empty_n;
output   p_src_mat_data_V_V_read;
output  [119:0] p_dst_mat_data_V_V_din;
input   p_dst_mat_data_V_V_full_n;
output   p_dst_mat_data_V_V_write;
input  [15:0] height;
input  [13:0] width;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_mat_data_V_V_read;
reg p_dst_mat_data_V_V_write;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_src_mat_data_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln245_reg_2843;
reg    p_dst_mat_data_V_V_blk_n;
reg    ap_enable_reg_pp0_iter4;
reg   [0:0] icmp_ln245_reg_2843_pp0_iter3_reg;
reg   [13:0] t_V_1_reg_244;
wire   [1:0] i_fu_261_p2;
reg   [1:0] i_reg_2821;
wire    ap_CS_fsm_state2;
wire   [1:0] j_fu_273_p2;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln887_fu_283_p2;
wire    ap_CS_fsm_state4;
wire   [12:0] i_V_fu_288_p2;
reg   [12:0] i_V_reg_2838;
wire   [0:0] icmp_ln245_fu_294_p2;
wire    ap_block_state5_pp0_stage0_iter0;
reg    ap_block_state6_pp0_stage0_iter1;
wire    ap_block_state7_pp0_stage0_iter2;
wire    ap_block_state8_pp0_stage0_iter3;
reg    ap_block_state9_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln245_reg_2843_pp0_iter1_reg;
reg   [0:0] icmp_ln245_reg_2843_pp0_iter2_reg;
wire   [13:0] add_ln1597_fu_299_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [9:0] trunc_ln647_fu_305_p1;
reg   [9:0] trunc_ln647_reg_2852;
reg   [9:0] p_Result_9_reg_2859;
reg   [9:0] p_Result_s_reg_2866;
reg   [9:0] p_Result_18_1_reg_2874;
reg   [9:0] p_Result_19_1_reg_2881;
reg   [9:0] p_Result_20_1_reg_2888;
reg   [9:0] p_Result_18_2_reg_2896;
reg   [9:0] p_Result_19_2_reg_2903;
reg   [9:0] p_Result_20_2_reg_2910;
reg   [9:0] p_Result_18_3_reg_2918;
reg   [9:0] p_Result_19_3_reg_2925;
reg   [9:0] p_Result_20_3_reg_2932;
reg   [15:0] trunc_ln_reg_2940;
reg   [14:0] tmp_3_reg_2945;
reg   [11:0] tmp_5_reg_2950;
reg   [11:0] tmp_7_reg_2955;
reg   [15:0] trunc_ln708_4_reg_2960;
reg   [8:0] tmp_12_reg_2965;
reg   [15:0] trunc_ln708_8_reg_2970;
wire   [16:0] add_ln1192_4_fu_567_p2;
reg   [16:0] add_ln1192_4_reg_2975;
reg   [15:0] trunc_ln708_9_reg_2980;
reg   [14:0] tmp_30_reg_2985;
reg   [11:0] tmp_31_reg_2990;
reg   [11:0] tmp_32_reg_2995;
reg   [15:0] trunc_ln708_s_reg_3000;
reg   [8:0] tmp_35_reg_3005;
reg   [15:0] trunc_ln708_1_reg_3010;
wire   [16:0] add_ln1192_10_fu_721_p2;
reg   [16:0] add_ln1192_10_reg_3015;
reg   [15:0] trunc_ln708_2_reg_3020;
reg   [14:0] tmp_47_reg_3025;
reg   [11:0] tmp_48_reg_3030;
reg   [11:0] tmp_49_reg_3035;
reg   [15:0] trunc_ln708_3_reg_3040;
reg   [8:0] tmp_52_reg_3045;
reg   [15:0] trunc_ln708_5_reg_3050;
wire   [16:0] add_ln1192_16_fu_875_p2;
reg   [16:0] add_ln1192_16_reg_3055;
reg   [15:0] trunc_ln708_6_reg_3060;
reg   [14:0] tmp_64_reg_3065;
reg   [11:0] tmp_65_reg_3070;
reg   [11:0] tmp_66_reg_3075;
reg   [15:0] trunc_ln708_7_reg_3080;
reg   [8:0] tmp_69_reg_3085;
reg   [15:0] trunc_ln708_10_reg_3090;
wire   [16:0] add_ln1192_22_fu_1029_p2;
reg   [16:0] add_ln1192_22_reg_3095;
wire   [17:0] add_ln1192_1_fu_1054_p2;
reg   [17:0] add_ln1192_1_reg_3100;
wire  signed [14:0] sext_ln850_fu_1070_p1;
reg  signed [14:0] sext_ln850_reg_3105;
wire   [0:0] icmp_ln851_fu_1086_p2;
reg   [0:0] icmp_ln851_reg_3111;
wire   [14:0] add_ln700_fu_1092_p2;
reg   [14:0] add_ln700_reg_3116;
wire   [17:0] add_ln1192_3_fu_1117_p2;
reg   [17:0] add_ln1192_3_reg_3121;
wire  signed [14:0] sext_ln850_1_fu_1133_p1;
reg  signed [14:0] sext_ln850_1_reg_3126;
wire   [0:0] icmp_ln851_1_fu_1149_p2;
reg   [0:0] icmp_ln851_1_reg_3132;
wire   [14:0] add_ln700_1_fu_1155_p2;
reg   [14:0] add_ln700_1_reg_3137;
wire   [13:0] trunc_ln850_2_fu_1235_p1;
reg   [13:0] trunc_ln850_2_reg_3142;
wire   [0:0] icmp_ln106_2_fu_1249_p2;
reg   [0:0] icmp_ln106_2_reg_3147;
wire   [17:0] add_ln1192_7_fu_1274_p2;
reg   [17:0] add_ln1192_7_reg_3152;
wire  signed [14:0] sext_ln850_3_fu_1290_p1;
reg  signed [14:0] sext_ln850_3_reg_3157;
wire   [0:0] icmp_ln851_4_fu_1306_p2;
reg   [0:0] icmp_ln851_4_reg_3163;
wire   [14:0] add_ln700_3_fu_1312_p2;
reg   [14:0] add_ln700_3_reg_3168;
wire   [17:0] add_ln1192_9_fu_1337_p2;
reg   [17:0] add_ln1192_9_reg_3173;
wire  signed [14:0] sext_ln850_4_fu_1353_p1;
reg  signed [14:0] sext_ln850_4_reg_3178;
wire   [0:0] icmp_ln851_5_fu_1369_p2;
reg   [0:0] icmp_ln851_5_reg_3184;
wire   [14:0] add_ln700_4_fu_1375_p2;
reg   [14:0] add_ln700_4_reg_3189;
wire   [13:0] trunc_ln850_5_fu_1455_p1;
reg   [13:0] trunc_ln850_5_reg_3194;
wire   [0:0] icmp_ln106_5_fu_1469_p2;
reg   [0:0] icmp_ln106_5_reg_3199;
wire   [17:0] add_ln1192_13_fu_1494_p2;
reg   [17:0] add_ln1192_13_reg_3204;
wire  signed [14:0] sext_ln850_6_fu_1510_p1;
reg  signed [14:0] sext_ln850_6_reg_3209;
wire   [0:0] icmp_ln851_7_fu_1526_p2;
reg   [0:0] icmp_ln851_7_reg_3215;
wire   [14:0] add_ln700_6_fu_1532_p2;
reg   [14:0] add_ln700_6_reg_3220;
wire   [17:0] add_ln1192_15_fu_1557_p2;
reg   [17:0] add_ln1192_15_reg_3225;
wire  signed [14:0] sext_ln850_7_fu_1573_p1;
reg  signed [14:0] sext_ln850_7_reg_3230;
wire   [0:0] icmp_ln851_8_fu_1589_p2;
reg   [0:0] icmp_ln851_8_reg_3236;
wire   [14:0] add_ln700_7_fu_1595_p2;
reg   [14:0] add_ln700_7_reg_3241;
wire   [13:0] trunc_ln850_8_fu_1675_p1;
reg   [13:0] trunc_ln850_8_reg_3246;
wire   [0:0] icmp_ln106_8_fu_1689_p2;
reg   [0:0] icmp_ln106_8_reg_3251;
wire   [17:0] add_ln1192_19_fu_1714_p2;
reg   [17:0] add_ln1192_19_reg_3256;
wire  signed [14:0] sext_ln850_9_fu_1730_p1;
reg  signed [14:0] sext_ln850_9_reg_3261;
wire   [0:0] icmp_ln851_3_fu_1746_p2;
reg   [0:0] icmp_ln851_3_reg_3267;
wire   [14:0] add_ln700_9_fu_1752_p2;
reg   [14:0] add_ln700_9_reg_3272;
wire   [17:0] add_ln1192_21_fu_1777_p2;
reg   [17:0] add_ln1192_21_reg_3277;
wire  signed [14:0] sext_ln850_10_fu_1793_p1;
reg  signed [14:0] sext_ln850_10_reg_3282;
wire   [0:0] icmp_ln851_10_fu_1809_p2;
reg   [0:0] icmp_ln851_10_reg_3288;
wire   [14:0] add_ln700_10_fu_1815_p2;
reg   [14:0] add_ln700_10_reg_3293;
wire   [13:0] trunc_ln850_11_fu_1895_p1;
reg   [13:0] trunc_ln850_11_reg_3298;
wire   [0:0] icmp_ln106_11_fu_1909_p2;
reg   [0:0] icmp_ln106_11_reg_3303;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state5;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg   [1:0] i_0_reg_211;
wire   [0:0] icmp_ln137_fu_267_p2;
reg   [1:0] j_0_reg_222;
wire   [0:0] icmp_ln136_fu_255_p2;
reg   [12:0] t_V_reg_233;
wire    ap_CS_fsm_state10;
reg    ap_block_pp0_stage0_01001;
wire   [15:0] zext_ln887_fu_279_p1;
wire   [25:0] mul_ln1118_fu_2584_p2;
wire  signed [24:0] mul_ln1118_1_fu_2591_p2;
wire  signed [21:0] mul_ln1118_2_fu_2598_p2;
wire  signed [21:0] mul_ln1118_3_fu_2605_p2;
wire   [25:0] mul_ln1118_4_fu_2612_p2;
wire   [16:0] tmp_9_fu_488_p3;
wire   [18:0] zext_ln1118_5_fu_495_p1;
wire   [12:0] tmp_10_fu_505_p3;
wire   [18:0] sub_ln1118_fu_499_p2;
wire   [18:0] zext_ln1118_6_fu_512_p1;
wire   [18:0] sub_ln1118_1_fu_516_p2;
wire  signed [19:0] mul_ln1118_5_fu_2619_p2;
wire  signed [21:0] mul_ln1118_6_fu_2626_p2;
wire   [25:0] mul_ln1118_7_fu_2633_p2;
wire   [9:0] tmp_14_fu_532_p4;
wire   [11:0] tmp_16_fu_541_p4;
wire  signed [16:0] sext_ln703_4_fu_559_p1;
wire  signed [16:0] sext_ln1192_4_fu_563_p1;
wire   [25:0] mul_ln1118_8_fu_2640_p2;
wire  signed [24:0] mul_ln1118_9_fu_2647_p2;
wire  signed [21:0] mul_ln1118_10_fu_2654_p2;
wire  signed [21:0] mul_ln1118_11_fu_2661_p2;
wire   [25:0] mul_ln1118_12_fu_2668_p2;
wire   [16:0] tmp_33_fu_642_p3;
wire   [18:0] zext_ln1118_12_fu_649_p1;
wire   [12:0] tmp_34_fu_659_p3;
wire   [18:0] sub_ln1118_2_fu_653_p2;
wire   [18:0] zext_ln1118_13_fu_666_p1;
wire   [18:0] sub_ln1118_3_fu_670_p2;
wire  signed [19:0] mul_ln1118_13_fu_2675_p2;
wire  signed [21:0] mul_ln1118_14_fu_2682_p2;
wire   [25:0] mul_ln1118_15_fu_2689_p2;
wire   [9:0] tmp_36_fu_686_p4;
wire   [11:0] tmp_37_fu_695_p4;
wire  signed [16:0] sext_ln703_10_fu_713_p1;
wire  signed [16:0] sext_ln1192_10_fu_717_p1;
wire   [25:0] mul_ln1118_16_fu_2696_p2;
wire  signed [24:0] mul_ln1118_17_fu_2703_p2;
wire  signed [21:0] mul_ln1118_18_fu_2710_p2;
wire  signed [21:0] mul_ln1118_19_fu_2717_p2;
wire   [25:0] mul_ln1118_20_fu_2724_p2;
wire   [16:0] tmp_50_fu_796_p3;
wire   [18:0] zext_ln1118_19_fu_803_p1;
wire   [12:0] tmp_51_fu_813_p3;
wire   [18:0] sub_ln1118_4_fu_807_p2;
wire   [18:0] zext_ln1118_20_fu_820_p1;
wire   [18:0] sub_ln1118_5_fu_824_p2;
wire  signed [19:0] mul_ln1118_21_fu_2731_p2;
wire  signed [21:0] mul_ln1118_22_fu_2738_p2;
wire   [25:0] mul_ln1118_23_fu_2745_p2;
wire   [9:0] tmp_53_fu_840_p4;
wire   [11:0] tmp_54_fu_849_p4;
wire  signed [16:0] sext_ln703_16_fu_867_p1;
wire  signed [16:0] sext_ln1192_16_fu_871_p1;
wire   [25:0] mul_ln1118_24_fu_2752_p2;
wire  signed [24:0] mul_ln1118_25_fu_2759_p2;
wire  signed [21:0] mul_ln1118_26_fu_2766_p2;
wire  signed [21:0] mul_ln1118_27_fu_2773_p2;
wire   [25:0] mul_ln1118_28_fu_2780_p2;
wire   [16:0] tmp_67_fu_950_p3;
wire   [18:0] zext_ln1118_26_fu_957_p1;
wire   [12:0] tmp_68_fu_967_p3;
wire   [18:0] sub_ln1118_6_fu_961_p2;
wire   [18:0] zext_ln1118_27_fu_974_p1;
wire   [18:0] sub_ln1118_7_fu_978_p2;
wire  signed [19:0] mul_ln1118_29_fu_2787_p2;
wire  signed [21:0] mul_ln1118_30_fu_2794_p2;
wire   [25:0] mul_ln1118_31_fu_2801_p2;
wire   [9:0] tmp_70_fu_994_p4;
wire   [11:0] tmp_71_fu_1003_p4;
wire  signed [16:0] sext_ln703_22_fu_1021_p1;
wire  signed [16:0] sext_ln1192_22_fu_1025_p1;
wire  signed [16:0] sext_ln1192_fu_1038_p1;
wire  signed [16:0] sext_ln703_fu_1035_p1;
wire   [16:0] add_ln1192_fu_1041_p2;
wire  signed [17:0] sext_ln1192_1_fu_1051_p1;
wire  signed [17:0] sext_ln703_1_fu_1047_p1;
wire   [13:0] tmp_2_fu_1060_p4;
wire   [3:0] trunc_ln851_fu_1074_p1;
wire   [13:0] p_Result_2_fu_1078_p3;
wire  signed [16:0] sext_ln703_2_fu_1098_p1;
wire  signed [16:0] sext_ln1192_2_fu_1101_p1;
wire   [16:0] add_ln1192_2_fu_1104_p2;
wire  signed [17:0] sext_ln1192_3_fu_1114_p1;
wire  signed [17:0] sext_ln703_3_fu_1110_p1;
wire   [13:0] tmp_4_fu_1123_p4;
wire   [3:0] trunc_ln851_1_fu_1137_p1;
wire   [13:0] p_Result_5_fu_1141_p3;
wire  signed [17:0] sext_ln1192_5_fu_1164_p1;
wire  signed [17:0] sext_ln703_5_fu_1161_p1;
wire   [17:0] add_ln1192_5_fu_1167_p2;
wire   [13:0] tmp_6_fu_1173_p4;
wire   [3:0] trunc_ln851_2_fu_1195_p1;
wire   [13:0] p_Result_8_fu_1199_p3;
wire  signed [14:0] sext_ln850_2_fu_1183_p1;
wire   [0:0] icmp_ln851_2_fu_1207_p2;
wire   [14:0] add_ln700_2_fu_1213_p2;
wire   [0:0] tmp_22_fu_1187_p3;
wire   [14:0] select_ln851_2_fu_1219_p3;
wire   [14:0] select_ln850_2_fu_1227_p3;
wire   [4:0] tmp_28_fu_1239_p4;
wire  signed [16:0] sext_ln1192_6_fu_1258_p1;
wire  signed [16:0] sext_ln703_6_fu_1255_p1;
wire   [16:0] add_ln1192_6_fu_1261_p2;
wire  signed [17:0] sext_ln1192_7_fu_1271_p1;
wire  signed [17:0] sext_ln703_7_fu_1267_p1;
wire   [13:0] tmp_8_fu_1280_p4;
wire   [3:0] trunc_ln851_3_fu_1294_p1;
wire   [13:0] p_Result_2_1_fu_1298_p3;
wire  signed [16:0] sext_ln703_8_fu_1318_p1;
wire  signed [16:0] sext_ln1192_8_fu_1321_p1;
wire   [16:0] add_ln1192_8_fu_1324_p2;
wire  signed [17:0] sext_ln1192_9_fu_1334_p1;
wire  signed [17:0] sext_ln703_9_fu_1330_p1;
wire   [13:0] tmp_s_fu_1343_p4;
wire   [3:0] trunc_ln851_4_fu_1357_p1;
wire   [13:0] p_Result_5_1_fu_1361_p3;
wire  signed [17:0] sext_ln1192_11_fu_1384_p1;
wire  signed [17:0] sext_ln703_11_fu_1381_p1;
wire   [17:0] add_ln1192_11_fu_1387_p2;
wire   [13:0] tmp_11_fu_1393_p4;
wire   [3:0] trunc_ln851_5_fu_1415_p1;
wire   [13:0] p_Result_8_1_fu_1419_p3;
wire  signed [14:0] sext_ln850_5_fu_1403_p1;
wire   [0:0] icmp_ln851_6_fu_1427_p2;
wire   [14:0] add_ln700_5_fu_1433_p2;
wire   [0:0] tmp_40_fu_1407_p3;
wire   [14:0] select_ln851_6_fu_1439_p3;
wire   [14:0] select_ln850_5_fu_1447_p3;
wire   [4:0] tmp_45_fu_1459_p4;
wire  signed [16:0] sext_ln1192_12_fu_1478_p1;
wire  signed [16:0] sext_ln703_12_fu_1475_p1;
wire   [16:0] add_ln1192_12_fu_1481_p2;
wire  signed [17:0] sext_ln1192_13_fu_1491_p1;
wire  signed [17:0] sext_ln703_13_fu_1487_p1;
wire   [13:0] tmp_13_fu_1500_p4;
wire   [3:0] trunc_ln851_6_fu_1514_p1;
wire   [13:0] p_Result_2_2_fu_1518_p3;
wire  signed [16:0] sext_ln703_14_fu_1538_p1;
wire  signed [16:0] sext_ln1192_14_fu_1541_p1;
wire   [16:0] add_ln1192_14_fu_1544_p2;
wire  signed [17:0] sext_ln1192_15_fu_1554_p1;
wire  signed [17:0] sext_ln703_15_fu_1550_p1;
wire   [13:0] tmp_15_fu_1563_p4;
wire   [3:0] trunc_ln851_7_fu_1577_p1;
wire   [13:0] p_Result_5_2_fu_1581_p3;
wire  signed [17:0] sext_ln1192_17_fu_1604_p1;
wire  signed [17:0] sext_ln703_17_fu_1601_p1;
wire   [17:0] add_ln1192_17_fu_1607_p2;
wire   [13:0] tmp_17_fu_1613_p4;
wire   [3:0] trunc_ln851_8_fu_1635_p1;
wire   [13:0] p_Result_8_2_fu_1639_p3;
wire  signed [14:0] sext_ln850_8_fu_1623_p1;
wire   [0:0] icmp_ln851_9_fu_1647_p2;
wire   [14:0] add_ln700_8_fu_1653_p2;
wire   [0:0] tmp_57_fu_1627_p3;
wire   [14:0] select_ln851_9_fu_1659_p3;
wire   [14:0] select_ln850_8_fu_1667_p3;
wire   [4:0] tmp_62_fu_1679_p4;
wire  signed [16:0] sext_ln1192_18_fu_1698_p1;
wire  signed [16:0] sext_ln703_18_fu_1695_p1;
wire   [16:0] add_ln1192_18_fu_1701_p2;
wire  signed [17:0] sext_ln1192_19_fu_1711_p1;
wire  signed [17:0] sext_ln703_19_fu_1707_p1;
wire   [13:0] tmp_19_fu_1720_p4;
wire   [3:0] trunc_ln851_9_fu_1734_p1;
wire   [13:0] p_Result_2_3_fu_1738_p3;
wire  signed [16:0] sext_ln703_20_fu_1758_p1;
wire  signed [16:0] sext_ln1192_20_fu_1761_p1;
wire   [16:0] add_ln1192_20_fu_1764_p2;
wire  signed [17:0] sext_ln1192_21_fu_1774_p1;
wire  signed [17:0] sext_ln703_21_fu_1770_p1;
wire   [13:0] tmp_21_fu_1783_p4;
wire   [3:0] trunc_ln851_10_fu_1797_p1;
wire   [13:0] p_Result_5_3_fu_1801_p3;
wire  signed [17:0] sext_ln1192_23_fu_1824_p1;
wire  signed [17:0] sext_ln703_23_fu_1821_p1;
wire   [17:0] add_ln1192_23_fu_1827_p2;
wire   [13:0] tmp_23_fu_1833_p4;
wire   [3:0] trunc_ln851_11_fu_1855_p1;
wire   [13:0] p_Result_8_3_fu_1859_p3;
wire  signed [14:0] sext_ln850_11_fu_1843_p1;
wire   [0:0] icmp_ln851_11_fu_1867_p2;
wire   [14:0] add_ln700_11_fu_1873_p2;
wire   [0:0] tmp_74_fu_1847_p3;
wire   [14:0] select_ln851_11_fu_1879_p3;
wire   [14:0] select_ln850_11_fu_1887_p3;
wire   [4:0] tmp_79_fu_1899_p4;
wire   [0:0] tmp_18_fu_1915_p3;
wire   [14:0] select_ln851_fu_1922_p3;
wire   [14:0] select_ln850_fu_1927_p3;
wire   [0:0] tmp_20_fu_1938_p3;
wire   [14:0] select_ln851_1_fu_1945_p3;
wire   [14:0] select_ln850_1_fu_1950_p3;
wire   [4:0] tmp_24_fu_1961_p4;
wire   [0:0] icmp_ln106_fu_1971_p2;
wire   [13:0] trunc_ln850_fu_1934_p1;
wire   [13:0] select_ln106_fu_1977_p3;
wire   [0:0] tmp_25_fu_1985_p3;
wire   [9:0] trunc_ln301_fu_1993_p1;
wire   [4:0] tmp_26_fu_2005_p4;
wire   [0:0] icmp_ln106_1_fu_2015_p2;
wire   [13:0] trunc_ln850_1_fu_1957_p1;
wire   [13:0] select_ln106_1_fu_2021_p3;
wire   [0:0] tmp_27_fu_2029_p3;
wire   [9:0] trunc_ln301_1_fu_2037_p1;
wire   [13:0] select_ln106_2_fu_2049_p3;
wire   [0:0] tmp_29_fu_2055_p3;
wire   [9:0] trunc_ln301_2_fu_2063_p1;
wire   [0:0] tmp_38_fu_2075_p3;
wire   [14:0] select_ln851_4_fu_2082_p3;
wire   [14:0] select_ln850_3_fu_2087_p3;
wire   [0:0] tmp_39_fu_2098_p3;
wire   [14:0] select_ln851_5_fu_2105_p3;
wire   [14:0] select_ln850_4_fu_2110_p3;
wire   [4:0] tmp_41_fu_2121_p4;
wire   [0:0] icmp_ln106_3_fu_2131_p2;
wire   [13:0] trunc_ln850_3_fu_2094_p1;
wire   [13:0] select_ln106_3_fu_2137_p3;
wire   [0:0] tmp_42_fu_2145_p3;
wire   [9:0] trunc_ln301_3_fu_2153_p1;
wire   [4:0] tmp_43_fu_2165_p4;
wire   [0:0] icmp_ln106_4_fu_2175_p2;
wire   [13:0] trunc_ln850_4_fu_2117_p1;
wire   [13:0] select_ln106_4_fu_2181_p3;
wire   [0:0] tmp_44_fu_2189_p3;
wire   [9:0] trunc_ln301_4_fu_2197_p1;
wire   [13:0] select_ln106_5_fu_2209_p3;
wire   [0:0] tmp_46_fu_2215_p3;
wire   [9:0] trunc_ln301_5_fu_2223_p1;
wire   [0:0] tmp_55_fu_2235_p3;
wire   [14:0] select_ln851_7_fu_2242_p3;
wire   [14:0] select_ln850_6_fu_2247_p3;
wire   [0:0] tmp_56_fu_2258_p3;
wire   [14:0] select_ln851_8_fu_2265_p3;
wire   [14:0] select_ln850_7_fu_2270_p3;
wire   [4:0] tmp_58_fu_2281_p4;
wire   [0:0] icmp_ln106_6_fu_2291_p2;
wire   [13:0] trunc_ln850_6_fu_2254_p1;
wire   [13:0] select_ln106_6_fu_2297_p3;
wire   [0:0] tmp_59_fu_2305_p3;
wire   [9:0] trunc_ln301_6_fu_2313_p1;
wire   [4:0] tmp_60_fu_2325_p4;
wire   [0:0] icmp_ln106_7_fu_2335_p2;
wire   [13:0] trunc_ln850_7_fu_2277_p1;
wire   [13:0] select_ln106_7_fu_2341_p3;
wire   [0:0] tmp_61_fu_2349_p3;
wire   [9:0] trunc_ln301_7_fu_2357_p1;
wire   [13:0] select_ln106_8_fu_2369_p3;
wire   [0:0] tmp_63_fu_2375_p3;
wire   [9:0] trunc_ln301_8_fu_2383_p1;
wire   [0:0] tmp_72_fu_2395_p3;
wire   [14:0] select_ln851_3_fu_2402_p3;
wire   [14:0] select_ln850_9_fu_2407_p3;
wire   [0:0] tmp_73_fu_2418_p3;
wire   [14:0] select_ln851_10_fu_2425_p3;
wire   [14:0] select_ln850_10_fu_2430_p3;
wire   [4:0] tmp_75_fu_2441_p4;
wire   [0:0] icmp_ln106_9_fu_2451_p2;
wire   [13:0] trunc_ln850_9_fu_2414_p1;
wire   [13:0] select_ln106_9_fu_2457_p3;
wire   [0:0] tmp_76_fu_2465_p3;
wire   [9:0] trunc_ln301_9_fu_2473_p1;
wire   [4:0] tmp_77_fu_2485_p4;
wire   [0:0] icmp_ln106_10_fu_2495_p2;
wire   [13:0] trunc_ln850_10_fu_2437_p1;
wire   [13:0] select_ln106_10_fu_2501_p3;
wire   [0:0] tmp_78_fu_2509_p3;
wire   [9:0] trunc_ln301_10_fu_2517_p1;
wire   [13:0] select_ln106_11_fu_2529_p3;
wire   [0:0] tmp_80_fu_2535_p3;
wire   [9:0] trunc_ln301_11_fu_2543_p1;
wire   [9:0] select_ln301_11_fu_2547_p3;
wire   [9:0] select_ln301_10_fu_2521_p3;
wire   [9:0] select_ln301_9_fu_2477_p3;
wire   [9:0] select_ln301_8_fu_2387_p3;
wire   [9:0] select_ln301_7_fu_2361_p3;
wire   [9:0] select_ln301_6_fu_2317_p3;
wire   [9:0] select_ln301_5_fu_2227_p3;
wire   [9:0] select_ln301_4_fu_2201_p3;
wire   [9:0] select_ln301_3_fu_2157_p3;
wire   [9:0] select_ln301_2_fu_2067_p3;
wire   [9:0] select_ln301_1_fu_2041_p3;
wire   [9:0] select_ln301_fu_1997_p3;
wire   [15:0] mul_ln1118_fu_2584_p0;
wire   [9:0] mul_ln1118_fu_2584_p1;
wire  signed [14:0] mul_ln1118_1_fu_2591_p0;
wire   [9:0] mul_ln1118_1_fu_2591_p1;
wire  signed [11:0] mul_ln1118_2_fu_2598_p0;
wire   [9:0] mul_ln1118_2_fu_2598_p1;
wire  signed [11:0] mul_ln1118_3_fu_2605_p0;
wire   [9:0] mul_ln1118_3_fu_2605_p1;
wire   [15:0] mul_ln1118_4_fu_2612_p0;
wire   [9:0] mul_ln1118_4_fu_2612_p1;
wire  signed [9:0] mul_ln1118_5_fu_2619_p0;
wire   [9:0] mul_ln1118_5_fu_2619_p1;
wire  signed [11:0] mul_ln1118_6_fu_2626_p0;
wire   [9:0] mul_ln1118_6_fu_2626_p1;
wire   [15:0] mul_ln1118_7_fu_2633_p0;
wire   [9:0] mul_ln1118_7_fu_2633_p1;
wire   [15:0] mul_ln1118_8_fu_2640_p0;
wire   [9:0] mul_ln1118_8_fu_2640_p1;
wire  signed [14:0] mul_ln1118_9_fu_2647_p0;
wire   [9:0] mul_ln1118_9_fu_2647_p1;
wire  signed [11:0] mul_ln1118_10_fu_2654_p0;
wire   [9:0] mul_ln1118_10_fu_2654_p1;
wire  signed [11:0] mul_ln1118_11_fu_2661_p0;
wire   [9:0] mul_ln1118_11_fu_2661_p1;
wire   [15:0] mul_ln1118_12_fu_2668_p0;
wire   [9:0] mul_ln1118_12_fu_2668_p1;
wire  signed [9:0] mul_ln1118_13_fu_2675_p0;
wire   [9:0] mul_ln1118_13_fu_2675_p1;
wire  signed [11:0] mul_ln1118_14_fu_2682_p0;
wire   [9:0] mul_ln1118_14_fu_2682_p1;
wire   [15:0] mul_ln1118_15_fu_2689_p0;
wire   [9:0] mul_ln1118_15_fu_2689_p1;
wire   [15:0] mul_ln1118_16_fu_2696_p0;
wire   [9:0] mul_ln1118_16_fu_2696_p1;
wire  signed [14:0] mul_ln1118_17_fu_2703_p0;
wire   [9:0] mul_ln1118_17_fu_2703_p1;
wire  signed [11:0] mul_ln1118_18_fu_2710_p0;
wire   [9:0] mul_ln1118_18_fu_2710_p1;
wire  signed [11:0] mul_ln1118_19_fu_2717_p0;
wire   [9:0] mul_ln1118_19_fu_2717_p1;
wire   [15:0] mul_ln1118_20_fu_2724_p0;
wire   [9:0] mul_ln1118_20_fu_2724_p1;
wire  signed [9:0] mul_ln1118_21_fu_2731_p0;
wire   [9:0] mul_ln1118_21_fu_2731_p1;
wire  signed [11:0] mul_ln1118_22_fu_2738_p0;
wire   [9:0] mul_ln1118_22_fu_2738_p1;
wire   [15:0] mul_ln1118_23_fu_2745_p0;
wire   [9:0] mul_ln1118_23_fu_2745_p1;
wire   [15:0] mul_ln1118_24_fu_2752_p0;
wire   [9:0] mul_ln1118_24_fu_2752_p1;
wire  signed [14:0] mul_ln1118_25_fu_2759_p0;
wire   [9:0] mul_ln1118_25_fu_2759_p1;
wire  signed [11:0] mul_ln1118_26_fu_2766_p0;
wire   [9:0] mul_ln1118_26_fu_2766_p1;
wire  signed [11:0] mul_ln1118_27_fu_2773_p0;
wire   [9:0] mul_ln1118_27_fu_2773_p1;
wire   [15:0] mul_ln1118_28_fu_2780_p0;
wire   [9:0] mul_ln1118_28_fu_2780_p1;
wire  signed [9:0] mul_ln1118_29_fu_2787_p0;
wire   [9:0] mul_ln1118_29_fu_2787_p1;
wire  signed [11:0] mul_ln1118_30_fu_2794_p0;
wire   [9:0] mul_ln1118_30_fu_2794_p1;
wire   [15:0] mul_ln1118_31_fu_2801_p0;
wire   [9:0] mul_ln1118_31_fu_2801_p1;
reg   [5:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [21:0] mul_ln1118_10_fu_2654_p10;
wire   [21:0] mul_ln1118_11_fu_2661_p10;
wire   [25:0] mul_ln1118_12_fu_2668_p10;
wire   [19:0] mul_ln1118_13_fu_2675_p10;
wire   [21:0] mul_ln1118_14_fu_2682_p10;
wire   [25:0] mul_ln1118_15_fu_2689_p10;
wire   [25:0] mul_ln1118_16_fu_2696_p10;
wire   [24:0] mul_ln1118_17_fu_2703_p10;
wire   [21:0] mul_ln1118_18_fu_2710_p10;
wire   [21:0] mul_ln1118_19_fu_2717_p10;
wire   [24:0] mul_ln1118_1_fu_2591_p10;
wire   [25:0] mul_ln1118_20_fu_2724_p10;
wire   [19:0] mul_ln1118_21_fu_2731_p10;
wire   [21:0] mul_ln1118_22_fu_2738_p10;
wire   [25:0] mul_ln1118_23_fu_2745_p10;
wire   [25:0] mul_ln1118_24_fu_2752_p10;
wire   [24:0] mul_ln1118_25_fu_2759_p10;
wire   [21:0] mul_ln1118_26_fu_2766_p10;
wire   [21:0] mul_ln1118_27_fu_2773_p10;
wire   [25:0] mul_ln1118_28_fu_2780_p10;
wire   [19:0] mul_ln1118_29_fu_2787_p10;
wire   [21:0] mul_ln1118_2_fu_2598_p10;
wire   [21:0] mul_ln1118_30_fu_2794_p10;
wire   [25:0] mul_ln1118_31_fu_2801_p10;
wire   [21:0] mul_ln1118_3_fu_2605_p10;
wire   [25:0] mul_ln1118_4_fu_2612_p10;
wire   [19:0] mul_ln1118_5_fu_2619_p10;
wire   [21:0] mul_ln1118_6_fu_2626_p10;
wire   [25:0] mul_ln1118_7_fu_2633_p10;
wire   [25:0] mul_ln1118_8_fu_2640_p10;
wire   [24:0] mul_ln1118_9_fu_2647_p10;
wire   [25:0] mul_ln1118_fu_2584_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

ISPPipeline_accelXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
ISPPipeline_accelXh4_U482(
    .din0(mul_ln1118_fu_2584_p0),
    .din1(mul_ln1118_fu_2584_p1),
    .dout(mul_ln1118_fu_2584_p2)
);

ISPPipeline_accelYie #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 25 ))
ISPPipeline_accelYie_U483(
    .din0(mul_ln1118_1_fu_2591_p0),
    .din1(mul_ln1118_1_fu_2591_p1),
    .dout(mul_ln1118_1_fu_2591_p2)
);

ISPPipeline_accelZio #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 22 ))
ISPPipeline_accelZio_U484(
    .din0(mul_ln1118_2_fu_2598_p0),
    .din1(mul_ln1118_2_fu_2598_p1),
    .dout(mul_ln1118_2_fu_2598_p2)
);

ISPPipeline_accelZio #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 22 ))
ISPPipeline_accelZio_U485(
    .din0(mul_ln1118_3_fu_2605_p0),
    .din1(mul_ln1118_3_fu_2605_p1),
    .dout(mul_ln1118_3_fu_2605_p2)
);

ISPPipeline_accelXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
ISPPipeline_accelXh4_U486(
    .din0(mul_ln1118_4_fu_2612_p0),
    .din1(mul_ln1118_4_fu_2612_p1),
    .dout(mul_ln1118_4_fu_2612_p2)
);

ISPPipeline_accel0iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 20 ))
ISPPipeline_accel0iy_U487(
    .din0(mul_ln1118_5_fu_2619_p0),
    .din1(mul_ln1118_5_fu_2619_p1),
    .dout(mul_ln1118_5_fu_2619_p2)
);

ISPPipeline_accelZio #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 22 ))
ISPPipeline_accelZio_U488(
    .din0(mul_ln1118_6_fu_2626_p0),
    .din1(mul_ln1118_6_fu_2626_p1),
    .dout(mul_ln1118_6_fu_2626_p2)
);

ISPPipeline_accelXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
ISPPipeline_accelXh4_U489(
    .din0(mul_ln1118_7_fu_2633_p0),
    .din1(mul_ln1118_7_fu_2633_p1),
    .dout(mul_ln1118_7_fu_2633_p2)
);

ISPPipeline_accelXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
ISPPipeline_accelXh4_U490(
    .din0(mul_ln1118_8_fu_2640_p0),
    .din1(mul_ln1118_8_fu_2640_p1),
    .dout(mul_ln1118_8_fu_2640_p2)
);

ISPPipeline_accelYie #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 25 ))
ISPPipeline_accelYie_U491(
    .din0(mul_ln1118_9_fu_2647_p0),
    .din1(mul_ln1118_9_fu_2647_p1),
    .dout(mul_ln1118_9_fu_2647_p2)
);

ISPPipeline_accelZio #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 22 ))
ISPPipeline_accelZio_U492(
    .din0(mul_ln1118_10_fu_2654_p0),
    .din1(mul_ln1118_10_fu_2654_p1),
    .dout(mul_ln1118_10_fu_2654_p2)
);

ISPPipeline_accelZio #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 22 ))
ISPPipeline_accelZio_U493(
    .din0(mul_ln1118_11_fu_2661_p0),
    .din1(mul_ln1118_11_fu_2661_p1),
    .dout(mul_ln1118_11_fu_2661_p2)
);

ISPPipeline_accelXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
ISPPipeline_accelXh4_U494(
    .din0(mul_ln1118_12_fu_2668_p0),
    .din1(mul_ln1118_12_fu_2668_p1),
    .dout(mul_ln1118_12_fu_2668_p2)
);

ISPPipeline_accel0iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 20 ))
ISPPipeline_accel0iy_U495(
    .din0(mul_ln1118_13_fu_2675_p0),
    .din1(mul_ln1118_13_fu_2675_p1),
    .dout(mul_ln1118_13_fu_2675_p2)
);

ISPPipeline_accelZio #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 22 ))
ISPPipeline_accelZio_U496(
    .din0(mul_ln1118_14_fu_2682_p0),
    .din1(mul_ln1118_14_fu_2682_p1),
    .dout(mul_ln1118_14_fu_2682_p2)
);

ISPPipeline_accelXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
ISPPipeline_accelXh4_U497(
    .din0(mul_ln1118_15_fu_2689_p0),
    .din1(mul_ln1118_15_fu_2689_p1),
    .dout(mul_ln1118_15_fu_2689_p2)
);

ISPPipeline_accelXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
ISPPipeline_accelXh4_U498(
    .din0(mul_ln1118_16_fu_2696_p0),
    .din1(mul_ln1118_16_fu_2696_p1),
    .dout(mul_ln1118_16_fu_2696_p2)
);

ISPPipeline_accelYie #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 25 ))
ISPPipeline_accelYie_U499(
    .din0(mul_ln1118_17_fu_2703_p0),
    .din1(mul_ln1118_17_fu_2703_p1),
    .dout(mul_ln1118_17_fu_2703_p2)
);

ISPPipeline_accelZio #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 22 ))
ISPPipeline_accelZio_U500(
    .din0(mul_ln1118_18_fu_2710_p0),
    .din1(mul_ln1118_18_fu_2710_p1),
    .dout(mul_ln1118_18_fu_2710_p2)
);

ISPPipeline_accelZio #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 22 ))
ISPPipeline_accelZio_U501(
    .din0(mul_ln1118_19_fu_2717_p0),
    .din1(mul_ln1118_19_fu_2717_p1),
    .dout(mul_ln1118_19_fu_2717_p2)
);

ISPPipeline_accelXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
ISPPipeline_accelXh4_U502(
    .din0(mul_ln1118_20_fu_2724_p0),
    .din1(mul_ln1118_20_fu_2724_p1),
    .dout(mul_ln1118_20_fu_2724_p2)
);

ISPPipeline_accel0iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 20 ))
ISPPipeline_accel0iy_U503(
    .din0(mul_ln1118_21_fu_2731_p0),
    .din1(mul_ln1118_21_fu_2731_p1),
    .dout(mul_ln1118_21_fu_2731_p2)
);

ISPPipeline_accelZio #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 22 ))
ISPPipeline_accelZio_U504(
    .din0(mul_ln1118_22_fu_2738_p0),
    .din1(mul_ln1118_22_fu_2738_p1),
    .dout(mul_ln1118_22_fu_2738_p2)
);

ISPPipeline_accelXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
ISPPipeline_accelXh4_U505(
    .din0(mul_ln1118_23_fu_2745_p0),
    .din1(mul_ln1118_23_fu_2745_p1),
    .dout(mul_ln1118_23_fu_2745_p2)
);

ISPPipeline_accelXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
ISPPipeline_accelXh4_U506(
    .din0(mul_ln1118_24_fu_2752_p0),
    .din1(mul_ln1118_24_fu_2752_p1),
    .dout(mul_ln1118_24_fu_2752_p2)
);

ISPPipeline_accelYie #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 25 ))
ISPPipeline_accelYie_U507(
    .din0(mul_ln1118_25_fu_2759_p0),
    .din1(mul_ln1118_25_fu_2759_p1),
    .dout(mul_ln1118_25_fu_2759_p2)
);

ISPPipeline_accelZio #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 22 ))
ISPPipeline_accelZio_U508(
    .din0(mul_ln1118_26_fu_2766_p0),
    .din1(mul_ln1118_26_fu_2766_p1),
    .dout(mul_ln1118_26_fu_2766_p2)
);

ISPPipeline_accelZio #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 22 ))
ISPPipeline_accelZio_U509(
    .din0(mul_ln1118_27_fu_2773_p0),
    .din1(mul_ln1118_27_fu_2773_p1),
    .dout(mul_ln1118_27_fu_2773_p2)
);

ISPPipeline_accelXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
ISPPipeline_accelXh4_U510(
    .din0(mul_ln1118_28_fu_2780_p0),
    .din1(mul_ln1118_28_fu_2780_p1),
    .dout(mul_ln1118_28_fu_2780_p2)
);

ISPPipeline_accel0iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 20 ))
ISPPipeline_accel0iy_U511(
    .din0(mul_ln1118_29_fu_2787_p0),
    .din1(mul_ln1118_29_fu_2787_p1),
    .dout(mul_ln1118_29_fu_2787_p2)
);

ISPPipeline_accelZio #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 22 ))
ISPPipeline_accelZio_U512(
    .din0(mul_ln1118_30_fu_2794_p0),
    .din1(mul_ln1118_30_fu_2794_p1),
    .dout(mul_ln1118_30_fu_2794_p2)
);

ISPPipeline_accelXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
ISPPipeline_accelXh4_U513(
    .din0(mul_ln1118_31_fu_2801_p0),
    .din1(mul_ln1118_31_fu_2801_p1),
    .dout(mul_ln1118_31_fu_2801_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state5))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln887_fu_283_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state5)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state5);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if (((icmp_ln887_fu_283_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln137_fu_267_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_0_reg_211 <= i_reg_2821;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_0_reg_211 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln136_fu_255_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        j_0_reg_222 <= 2'd0;
    end else if (((icmp_ln137_fu_267_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        j_0_reg_222 <= j_fu_273_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln245_fu_294_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        t_V_1_reg_244 <= add_ln1597_fu_299_p2;
    end else if (((icmp_ln887_fu_283_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        t_V_1_reg_244 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln136_fu_255_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        t_V_reg_233 <= 13'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        t_V_reg_233 <= i_V_reg_2838;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln245_reg_2843_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln1192_10_reg_3015 <= add_ln1192_10_fu_721_p2;
        add_ln1192_16_reg_3055 <= add_ln1192_16_fu_875_p2;
        add_ln1192_22_reg_3095 <= add_ln1192_22_fu_1029_p2;
        add_ln1192_4_reg_2975 <= add_ln1192_4_fu_567_p2;
        tmp_12_reg_2965 <= {{sub_ln1118_1_fu_516_p2[18:10]}};
        tmp_30_reg_2985 <= {{mul_ln1118_9_fu_2647_p2[24:10]}};
        tmp_31_reg_2990 <= {{mul_ln1118_10_fu_2654_p2[21:10]}};
        tmp_32_reg_2995 <= {{mul_ln1118_11_fu_2661_p2[21:10]}};
        tmp_35_reg_3005 <= {{sub_ln1118_3_fu_670_p2[18:10]}};
        tmp_3_reg_2945 <= {{mul_ln1118_1_fu_2591_p2[24:10]}};
        tmp_47_reg_3025 <= {{mul_ln1118_17_fu_2703_p2[24:10]}};
        tmp_48_reg_3030 <= {{mul_ln1118_18_fu_2710_p2[21:10]}};
        tmp_49_reg_3035 <= {{mul_ln1118_19_fu_2717_p2[21:10]}};
        tmp_52_reg_3045 <= {{sub_ln1118_5_fu_824_p2[18:10]}};
        tmp_5_reg_2950 <= {{mul_ln1118_2_fu_2598_p2[21:10]}};
        tmp_64_reg_3065 <= {{mul_ln1118_25_fu_2759_p2[24:10]}};
        tmp_65_reg_3070 <= {{mul_ln1118_26_fu_2766_p2[21:10]}};
        tmp_66_reg_3075 <= {{mul_ln1118_27_fu_2773_p2[21:10]}};
        tmp_69_reg_3085 <= {{sub_ln1118_7_fu_978_p2[18:10]}};
        tmp_7_reg_2955 <= {{mul_ln1118_3_fu_2605_p2[21:10]}};
        trunc_ln708_10_reg_3090 <= {{mul_ln1118_31_fu_2801_p2[25:10]}};
        trunc_ln708_1_reg_3010 <= {{mul_ln1118_15_fu_2689_p2[25:10]}};
        trunc_ln708_2_reg_3020 <= {{mul_ln1118_16_fu_2696_p2[25:10]}};
        trunc_ln708_3_reg_3040 <= {{mul_ln1118_20_fu_2724_p2[25:10]}};
        trunc_ln708_4_reg_2960 <= {{mul_ln1118_4_fu_2612_p2[25:10]}};
        trunc_ln708_5_reg_3050 <= {{mul_ln1118_23_fu_2745_p2[25:10]}};
        trunc_ln708_6_reg_3060 <= {{mul_ln1118_24_fu_2752_p2[25:10]}};
        trunc_ln708_7_reg_3080 <= {{mul_ln1118_28_fu_2780_p2[25:10]}};
        trunc_ln708_8_reg_2970 <= {{mul_ln1118_7_fu_2633_p2[25:10]}};
        trunc_ln708_9_reg_2980 <= {{mul_ln1118_8_fu_2640_p2[25:10]}};
        trunc_ln708_s_reg_3000 <= {{mul_ln1118_12_fu_2668_p2[25:10]}};
        trunc_ln_reg_2940 <= {{mul_ln1118_fu_2584_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln245_reg_2843_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln1192_13_reg_3204 <= add_ln1192_13_fu_1494_p2;
        add_ln1192_15_reg_3225 <= add_ln1192_15_fu_1557_p2;
        add_ln1192_19_reg_3256 <= add_ln1192_19_fu_1714_p2;
        add_ln1192_1_reg_3100 <= add_ln1192_1_fu_1054_p2;
        add_ln1192_21_reg_3277 <= add_ln1192_21_fu_1777_p2;
        add_ln1192_3_reg_3121 <= add_ln1192_3_fu_1117_p2;
        add_ln1192_7_reg_3152 <= add_ln1192_7_fu_1274_p2;
        add_ln1192_9_reg_3173 <= add_ln1192_9_fu_1337_p2;
        add_ln700_10_reg_3293 <= add_ln700_10_fu_1815_p2;
        add_ln700_1_reg_3137 <= add_ln700_1_fu_1155_p2;
        add_ln700_3_reg_3168 <= add_ln700_3_fu_1312_p2;
        add_ln700_4_reg_3189 <= add_ln700_4_fu_1375_p2;
        add_ln700_6_reg_3220 <= add_ln700_6_fu_1532_p2;
        add_ln700_7_reg_3241 <= add_ln700_7_fu_1595_p2;
        add_ln700_9_reg_3272 <= add_ln700_9_fu_1752_p2;
        add_ln700_reg_3116 <= add_ln700_fu_1092_p2;
        icmp_ln106_11_reg_3303 <= icmp_ln106_11_fu_1909_p2;
        icmp_ln106_2_reg_3147 <= icmp_ln106_2_fu_1249_p2;
        icmp_ln106_5_reg_3199 <= icmp_ln106_5_fu_1469_p2;
        icmp_ln106_8_reg_3251 <= icmp_ln106_8_fu_1689_p2;
        icmp_ln851_10_reg_3288 <= icmp_ln851_10_fu_1809_p2;
        icmp_ln851_1_reg_3132 <= icmp_ln851_1_fu_1149_p2;
        icmp_ln851_3_reg_3267 <= icmp_ln851_3_fu_1746_p2;
        icmp_ln851_4_reg_3163 <= icmp_ln851_4_fu_1306_p2;
        icmp_ln851_5_reg_3184 <= icmp_ln851_5_fu_1369_p2;
        icmp_ln851_7_reg_3215 <= icmp_ln851_7_fu_1526_p2;
        icmp_ln851_8_reg_3236 <= icmp_ln851_8_fu_1589_p2;
        icmp_ln851_reg_3111 <= icmp_ln851_fu_1086_p2;
        sext_ln850_10_reg_3282 <= sext_ln850_10_fu_1793_p1;
        sext_ln850_1_reg_3126 <= sext_ln850_1_fu_1133_p1;
        sext_ln850_3_reg_3157 <= sext_ln850_3_fu_1290_p1;
        sext_ln850_4_reg_3178 <= sext_ln850_4_fu_1353_p1;
        sext_ln850_6_reg_3209 <= sext_ln850_6_fu_1510_p1;
        sext_ln850_7_reg_3230 <= sext_ln850_7_fu_1573_p1;
        sext_ln850_9_reg_3261 <= sext_ln850_9_fu_1730_p1;
        sext_ln850_reg_3105 <= sext_ln850_fu_1070_p1;
        trunc_ln850_11_reg_3298 <= trunc_ln850_11_fu_1895_p1;
        trunc_ln850_2_reg_3142 <= trunc_ln850_2_fu_1235_p1;
        trunc_ln850_5_reg_3194 <= trunc_ln850_5_fu_1455_p1;
        trunc_ln850_8_reg_3246 <= trunc_ln850_8_fu_1675_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        i_V_reg_2838 <= i_V_fu_288_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_2821 <= i_fu_261_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln245_reg_2843 <= icmp_ln245_fu_294_p2;
        icmp_ln245_reg_2843_pp0_iter1_reg <= icmp_ln245_reg_2843;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln245_reg_2843_pp0_iter2_reg <= icmp_ln245_reg_2843_pp0_iter1_reg;
        icmp_ln245_reg_2843_pp0_iter3_reg <= icmp_ln245_reg_2843_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln245_reg_2843 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Result_18_1_reg_2874 <= {{p_src_mat_data_V_V_dout[39:30]}};
        p_Result_18_2_reg_2896 <= {{p_src_mat_data_V_V_dout[69:60]}};
        p_Result_18_3_reg_2918 <= {{p_src_mat_data_V_V_dout[99:90]}};
        p_Result_19_1_reg_2881 <= {{p_src_mat_data_V_V_dout[49:40]}};
        p_Result_19_2_reg_2903 <= {{p_src_mat_data_V_V_dout[79:70]}};
        p_Result_19_3_reg_2925 <= {{p_src_mat_data_V_V_dout[109:100]}};
        p_Result_20_1_reg_2888 <= {{p_src_mat_data_V_V_dout[59:50]}};
        p_Result_20_2_reg_2910 <= {{p_src_mat_data_V_V_dout[89:80]}};
        p_Result_20_3_reg_2932 <= {{p_src_mat_data_V_V_dout[119:110]}};
        p_Result_9_reg_2859 <= {{p_src_mat_data_V_V_dout[19:10]}};
        p_Result_s_reg_2866 <= {{p_src_mat_data_V_V_dout[29:20]}};
        trunc_ln647_reg_2852 <= trunc_ln647_fu_305_p1;
    end
end

always @ (*) begin
    if ((icmp_ln245_fu_294_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln887_fu_283_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_fu_283_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln245_reg_2843_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_dst_mat_data_V_V_blk_n = p_dst_mat_data_V_V_full_n;
    end else begin
        p_dst_mat_data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln245_reg_2843_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_dst_mat_data_V_V_write = 1'b1;
    end else begin
        p_dst_mat_data_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln245_reg_2843 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_src_mat_data_V_V_blk_n = p_src_mat_data_V_V_empty_n;
    end else begin
        p_src_mat_data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln245_reg_2843 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_src_mat_data_V_V_read = 1'b1;
    end else begin
        p_src_mat_data_V_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln136_fu_255_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln137_fu_267_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln887_fu_283_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln245_fu_294_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((icmp_ln245_fu_294_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_10_fu_721_p2 = ($signed(sext_ln703_10_fu_713_p1) + $signed(sext_ln1192_10_fu_717_p1));

assign add_ln1192_11_fu_1387_p2 = ($signed(sext_ln1192_11_fu_1384_p1) + $signed(sext_ln703_11_fu_1381_p1));

assign add_ln1192_12_fu_1481_p2 = ($signed(sext_ln1192_12_fu_1478_p1) + $signed(sext_ln703_12_fu_1475_p1));

assign add_ln1192_13_fu_1494_p2 = ($signed(sext_ln1192_13_fu_1491_p1) + $signed(sext_ln703_13_fu_1487_p1));

assign add_ln1192_14_fu_1544_p2 = ($signed(sext_ln703_14_fu_1538_p1) + $signed(sext_ln1192_14_fu_1541_p1));

assign add_ln1192_15_fu_1557_p2 = ($signed(sext_ln1192_15_fu_1554_p1) + $signed(sext_ln703_15_fu_1550_p1));

assign add_ln1192_16_fu_875_p2 = ($signed(sext_ln703_16_fu_867_p1) + $signed(sext_ln1192_16_fu_871_p1));

assign add_ln1192_17_fu_1607_p2 = ($signed(sext_ln1192_17_fu_1604_p1) + $signed(sext_ln703_17_fu_1601_p1));

assign add_ln1192_18_fu_1701_p2 = ($signed(sext_ln1192_18_fu_1698_p1) + $signed(sext_ln703_18_fu_1695_p1));

assign add_ln1192_19_fu_1714_p2 = ($signed(sext_ln1192_19_fu_1711_p1) + $signed(sext_ln703_19_fu_1707_p1));

assign add_ln1192_1_fu_1054_p2 = ($signed(sext_ln1192_1_fu_1051_p1) + $signed(sext_ln703_1_fu_1047_p1));

assign add_ln1192_20_fu_1764_p2 = ($signed(sext_ln703_20_fu_1758_p1) + $signed(sext_ln1192_20_fu_1761_p1));

assign add_ln1192_21_fu_1777_p2 = ($signed(sext_ln1192_21_fu_1774_p1) + $signed(sext_ln703_21_fu_1770_p1));

assign add_ln1192_22_fu_1029_p2 = ($signed(sext_ln703_22_fu_1021_p1) + $signed(sext_ln1192_22_fu_1025_p1));

assign add_ln1192_23_fu_1827_p2 = ($signed(sext_ln1192_23_fu_1824_p1) + $signed(sext_ln703_23_fu_1821_p1));

assign add_ln1192_2_fu_1104_p2 = ($signed(sext_ln703_2_fu_1098_p1) + $signed(sext_ln1192_2_fu_1101_p1));

assign add_ln1192_3_fu_1117_p2 = ($signed(sext_ln1192_3_fu_1114_p1) + $signed(sext_ln703_3_fu_1110_p1));

assign add_ln1192_4_fu_567_p2 = ($signed(sext_ln703_4_fu_559_p1) + $signed(sext_ln1192_4_fu_563_p1));

assign add_ln1192_5_fu_1167_p2 = ($signed(sext_ln1192_5_fu_1164_p1) + $signed(sext_ln703_5_fu_1161_p1));

assign add_ln1192_6_fu_1261_p2 = ($signed(sext_ln1192_6_fu_1258_p1) + $signed(sext_ln703_6_fu_1255_p1));

assign add_ln1192_7_fu_1274_p2 = ($signed(sext_ln1192_7_fu_1271_p1) + $signed(sext_ln703_7_fu_1267_p1));

assign add_ln1192_8_fu_1324_p2 = ($signed(sext_ln703_8_fu_1318_p1) + $signed(sext_ln1192_8_fu_1321_p1));

assign add_ln1192_9_fu_1337_p2 = ($signed(sext_ln1192_9_fu_1334_p1) + $signed(sext_ln703_9_fu_1330_p1));

assign add_ln1192_fu_1041_p2 = ($signed(sext_ln1192_fu_1038_p1) + $signed(sext_ln703_fu_1035_p1));

assign add_ln1597_fu_299_p2 = (t_V_1_reg_244 + 14'd1);

assign add_ln700_10_fu_1815_p2 = ($signed(15'd1) + $signed(sext_ln850_10_fu_1793_p1));

assign add_ln700_11_fu_1873_p2 = ($signed(15'd1) + $signed(sext_ln850_11_fu_1843_p1));

assign add_ln700_1_fu_1155_p2 = ($signed(15'd1) + $signed(sext_ln850_1_fu_1133_p1));

assign add_ln700_2_fu_1213_p2 = ($signed(15'd1) + $signed(sext_ln850_2_fu_1183_p1));

assign add_ln700_3_fu_1312_p2 = ($signed(15'd1) + $signed(sext_ln850_3_fu_1290_p1));

assign add_ln700_4_fu_1375_p2 = ($signed(15'd1) + $signed(sext_ln850_4_fu_1353_p1));

assign add_ln700_5_fu_1433_p2 = ($signed(15'd1) + $signed(sext_ln850_5_fu_1403_p1));

assign add_ln700_6_fu_1532_p2 = ($signed(15'd1) + $signed(sext_ln850_6_fu_1510_p1));

assign add_ln700_7_fu_1595_p2 = ($signed(15'd1) + $signed(sext_ln850_7_fu_1573_p1));

assign add_ln700_8_fu_1653_p2 = ($signed(15'd1) + $signed(sext_ln850_8_fu_1623_p1));

assign add_ln700_9_fu_1752_p2 = ($signed(15'd1) + $signed(sext_ln850_9_fu_1730_p1));

assign add_ln700_fu_1092_p2 = ($signed(15'd1) + $signed(sext_ln850_fu_1070_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((icmp_ln245_reg_2843_pp0_iter3_reg == 1'd0) & (p_dst_mat_data_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((icmp_ln245_reg_2843 == 1'd0) & (p_src_mat_data_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((icmp_ln245_reg_2843_pp0_iter3_reg == 1'd0) & (p_dst_mat_data_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((icmp_ln245_reg_2843 == 1'd0) & (p_src_mat_data_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((icmp_ln245_reg_2843_pp0_iter3_reg == 1'd0) & (p_dst_mat_data_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((icmp_ln245_reg_2843 == 1'd0) & (p_src_mat_data_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_state5_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp0_stage0_iter1 = ((icmp_ln245_reg_2843 == 1'd0) & (p_src_mat_data_V_V_empty_n == 1'b0));
end

assign ap_block_state7_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_pp0_stage0_iter4 = ((icmp_ln245_reg_2843_pp0_iter3_reg == 1'd0) & (p_dst_mat_data_V_V_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign i_V_fu_288_p2 = (t_V_reg_233 + 13'd1);

assign i_fu_261_p2 = (i_0_reg_211 + 2'd1);

assign icmp_ln106_10_fu_2495_p2 = (($signed(tmp_77_fu_2485_p4) > $signed(5'd0)) ? 1'b1 : 1'b0);

assign icmp_ln106_11_fu_1909_p2 = (($signed(tmp_79_fu_1899_p4) > $signed(5'd0)) ? 1'b1 : 1'b0);

assign icmp_ln106_1_fu_2015_p2 = (($signed(tmp_26_fu_2005_p4) > $signed(5'd0)) ? 1'b1 : 1'b0);

assign icmp_ln106_2_fu_1249_p2 = (($signed(tmp_28_fu_1239_p4) > $signed(5'd0)) ? 1'b1 : 1'b0);

assign icmp_ln106_3_fu_2131_p2 = (($signed(tmp_41_fu_2121_p4) > $signed(5'd0)) ? 1'b1 : 1'b0);

assign icmp_ln106_4_fu_2175_p2 = (($signed(tmp_43_fu_2165_p4) > $signed(5'd0)) ? 1'b1 : 1'b0);

assign icmp_ln106_5_fu_1469_p2 = (($signed(tmp_45_fu_1459_p4) > $signed(5'd0)) ? 1'b1 : 1'b0);

assign icmp_ln106_6_fu_2291_p2 = (($signed(tmp_58_fu_2281_p4) > $signed(5'd0)) ? 1'b1 : 1'b0);

assign icmp_ln106_7_fu_2335_p2 = (($signed(tmp_60_fu_2325_p4) > $signed(5'd0)) ? 1'b1 : 1'b0);

assign icmp_ln106_8_fu_1689_p2 = (($signed(tmp_62_fu_1679_p4) > $signed(5'd0)) ? 1'b1 : 1'b0);

assign icmp_ln106_9_fu_2451_p2 = (($signed(tmp_75_fu_2441_p4) > $signed(5'd0)) ? 1'b1 : 1'b0);

assign icmp_ln106_fu_1971_p2 = (($signed(tmp_24_fu_1961_p4) > $signed(5'd0)) ? 1'b1 : 1'b0);

assign icmp_ln136_fu_255_p2 = ((i_0_reg_211 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln137_fu_267_p2 = ((j_0_reg_222 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln245_fu_294_p2 = ((t_V_1_reg_244 == width) ? 1'b1 : 1'b0);

assign icmp_ln851_10_fu_1809_p2 = ((p_Result_5_3_fu_1801_p3 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_11_fu_1867_p2 = ((p_Result_8_3_fu_1859_p3 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_1_fu_1149_p2 = ((p_Result_5_fu_1141_p3 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_2_fu_1207_p2 = ((p_Result_8_fu_1199_p3 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_3_fu_1746_p2 = ((p_Result_2_3_fu_1738_p3 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_4_fu_1306_p2 = ((p_Result_2_1_fu_1298_p3 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_5_fu_1369_p2 = ((p_Result_5_1_fu_1361_p3 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_6_fu_1427_p2 = ((p_Result_8_1_fu_1419_p3 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_7_fu_1526_p2 = ((p_Result_2_2_fu_1518_p3 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_8_fu_1589_p2 = ((p_Result_5_2_fu_1581_p3 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_9_fu_1647_p2 = ((p_Result_8_2_fu_1639_p3 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_fu_1086_p2 = ((p_Result_2_fu_1078_p3 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_283_p2 = ((zext_ln887_fu_279_p1 < height) ? 1'b1 : 1'b0);

assign j_fu_273_p2 = (j_0_reg_222 + 2'd1);

assign mul_ln1118_10_fu_2654_p0 = 22'd4193111;

assign mul_ln1118_10_fu_2654_p1 = mul_ln1118_10_fu_2654_p10;

assign mul_ln1118_10_fu_2654_p10 = p_Result_20_1_reg_2888;

assign mul_ln1118_11_fu_2661_p0 = 22'd4192262;

assign mul_ln1118_11_fu_2661_p1 = mul_ln1118_11_fu_2661_p10;

assign mul_ln1118_11_fu_2661_p10 = p_Result_18_1_reg_2874;

assign mul_ln1118_12_fu_2668_p0 = 26'd18561;

assign mul_ln1118_12_fu_2668_p1 = mul_ln1118_12_fu_2668_p10;

assign mul_ln1118_12_fu_2668_p10 = p_Result_19_1_reg_2881;

assign mul_ln1118_13_fu_2675_p0 = 20'd1048277;

assign mul_ln1118_13_fu_2675_p1 = mul_ln1118_13_fu_2675_p10;

assign mul_ln1118_13_fu_2675_p10 = p_Result_18_1_reg_2874;

assign mul_ln1118_14_fu_2682_p0 = 22'd4192655;

assign mul_ln1118_14_fu_2682_p1 = mul_ln1118_14_fu_2682_p10;

assign mul_ln1118_14_fu_2682_p10 = p_Result_19_1_reg_2881;

assign mul_ln1118_15_fu_2689_p0 = 26'd18328;

assign mul_ln1118_15_fu_2689_p1 = mul_ln1118_15_fu_2689_p10;

assign mul_ln1118_15_fu_2689_p10 = p_Result_20_1_reg_2888;

assign mul_ln1118_16_fu_2696_p0 = 26'd27205;

assign mul_ln1118_16_fu_2696_p1 = mul_ln1118_16_fu_2696_p10;

assign mul_ln1118_16_fu_2696_p10 = p_Result_18_2_reg_2896;

assign mul_ln1118_17_fu_2703_p0 = 25'd33544804;

assign mul_ln1118_17_fu_2703_p1 = mul_ln1118_17_fu_2703_p10;

assign mul_ln1118_17_fu_2703_p10 = p_Result_19_2_reg_2903;

assign mul_ln1118_18_fu_2710_p0 = 22'd4193111;

assign mul_ln1118_18_fu_2710_p1 = mul_ln1118_18_fu_2710_p10;

assign mul_ln1118_18_fu_2710_p10 = p_Result_20_2_reg_2910;

assign mul_ln1118_19_fu_2717_p0 = 22'd4192262;

assign mul_ln1118_19_fu_2717_p1 = mul_ln1118_19_fu_2717_p10;

assign mul_ln1118_19_fu_2717_p10 = p_Result_18_2_reg_2896;

assign mul_ln1118_1_fu_2591_p0 = 25'd33544804;

assign mul_ln1118_1_fu_2591_p1 = mul_ln1118_1_fu_2591_p10;

assign mul_ln1118_1_fu_2591_p10 = p_Result_9_reg_2859;

assign mul_ln1118_20_fu_2724_p0 = 26'd18561;

assign mul_ln1118_20_fu_2724_p1 = mul_ln1118_20_fu_2724_p10;

assign mul_ln1118_20_fu_2724_p10 = p_Result_19_2_reg_2903;

assign mul_ln1118_21_fu_2731_p0 = 20'd1048277;

assign mul_ln1118_21_fu_2731_p1 = mul_ln1118_21_fu_2731_p10;

assign mul_ln1118_21_fu_2731_p10 = p_Result_18_2_reg_2896;

assign mul_ln1118_22_fu_2738_p0 = 22'd4192655;

assign mul_ln1118_22_fu_2738_p1 = mul_ln1118_22_fu_2738_p10;

assign mul_ln1118_22_fu_2738_p10 = p_Result_19_2_reg_2903;

assign mul_ln1118_23_fu_2745_p0 = 26'd18328;

assign mul_ln1118_23_fu_2745_p1 = mul_ln1118_23_fu_2745_p10;

assign mul_ln1118_23_fu_2745_p10 = p_Result_20_2_reg_2910;

assign mul_ln1118_24_fu_2752_p0 = 26'd27205;

assign mul_ln1118_24_fu_2752_p1 = mul_ln1118_24_fu_2752_p10;

assign mul_ln1118_24_fu_2752_p10 = p_Result_18_3_reg_2918;

assign mul_ln1118_25_fu_2759_p0 = 25'd33544804;

assign mul_ln1118_25_fu_2759_p1 = mul_ln1118_25_fu_2759_p10;

assign mul_ln1118_25_fu_2759_p10 = p_Result_19_3_reg_2925;

assign mul_ln1118_26_fu_2766_p0 = 22'd4193111;

assign mul_ln1118_26_fu_2766_p1 = mul_ln1118_26_fu_2766_p10;

assign mul_ln1118_26_fu_2766_p10 = p_Result_20_3_reg_2932;

assign mul_ln1118_27_fu_2773_p0 = 22'd4192262;

assign mul_ln1118_27_fu_2773_p1 = mul_ln1118_27_fu_2773_p10;

assign mul_ln1118_27_fu_2773_p10 = p_Result_18_3_reg_2918;

assign mul_ln1118_28_fu_2780_p0 = 26'd18561;

assign mul_ln1118_28_fu_2780_p1 = mul_ln1118_28_fu_2780_p10;

assign mul_ln1118_28_fu_2780_p10 = p_Result_19_3_reg_2925;

assign mul_ln1118_29_fu_2787_p0 = 20'd1048277;

assign mul_ln1118_29_fu_2787_p1 = mul_ln1118_29_fu_2787_p10;

assign mul_ln1118_29_fu_2787_p10 = p_Result_18_3_reg_2918;

assign mul_ln1118_2_fu_2598_p0 = 22'd4193111;

assign mul_ln1118_2_fu_2598_p1 = mul_ln1118_2_fu_2598_p10;

assign mul_ln1118_2_fu_2598_p10 = p_Result_s_reg_2866;

assign mul_ln1118_30_fu_2794_p0 = 22'd4192655;

assign mul_ln1118_30_fu_2794_p1 = mul_ln1118_30_fu_2794_p10;

assign mul_ln1118_30_fu_2794_p10 = p_Result_19_3_reg_2925;

assign mul_ln1118_31_fu_2801_p0 = 26'd18328;

assign mul_ln1118_31_fu_2801_p1 = mul_ln1118_31_fu_2801_p10;

assign mul_ln1118_31_fu_2801_p10 = p_Result_20_3_reg_2932;

assign mul_ln1118_3_fu_2605_p0 = 22'd4192262;

assign mul_ln1118_3_fu_2605_p1 = mul_ln1118_3_fu_2605_p10;

assign mul_ln1118_3_fu_2605_p10 = trunc_ln647_reg_2852;

assign mul_ln1118_4_fu_2612_p0 = 26'd18561;

assign mul_ln1118_4_fu_2612_p1 = mul_ln1118_4_fu_2612_p10;

assign mul_ln1118_4_fu_2612_p10 = p_Result_9_reg_2859;

assign mul_ln1118_5_fu_2619_p0 = 20'd1048277;

assign mul_ln1118_5_fu_2619_p1 = mul_ln1118_5_fu_2619_p10;

assign mul_ln1118_5_fu_2619_p10 = trunc_ln647_reg_2852;

assign mul_ln1118_6_fu_2626_p0 = 22'd4192655;

assign mul_ln1118_6_fu_2626_p1 = mul_ln1118_6_fu_2626_p10;

assign mul_ln1118_6_fu_2626_p10 = p_Result_9_reg_2859;

assign mul_ln1118_7_fu_2633_p0 = 26'd18328;

assign mul_ln1118_7_fu_2633_p1 = mul_ln1118_7_fu_2633_p10;

assign mul_ln1118_7_fu_2633_p10 = p_Result_s_reg_2866;

assign mul_ln1118_8_fu_2640_p0 = 26'd27205;

assign mul_ln1118_8_fu_2640_p1 = mul_ln1118_8_fu_2640_p10;

assign mul_ln1118_8_fu_2640_p10 = p_Result_18_1_reg_2874;

assign mul_ln1118_9_fu_2647_p0 = 25'd33544804;

assign mul_ln1118_9_fu_2647_p1 = mul_ln1118_9_fu_2647_p10;

assign mul_ln1118_9_fu_2647_p10 = p_Result_19_1_reg_2881;

assign mul_ln1118_fu_2584_p0 = 26'd27205;

assign mul_ln1118_fu_2584_p1 = mul_ln1118_fu_2584_p10;

assign mul_ln1118_fu_2584_p10 = trunc_ln647_reg_2852;

assign p_Result_2_1_fu_1298_p3 = {{trunc_ln851_3_fu_1294_p1}, {10'd0}};

assign p_Result_2_2_fu_1518_p3 = {{trunc_ln851_6_fu_1514_p1}, {10'd0}};

assign p_Result_2_3_fu_1738_p3 = {{trunc_ln851_9_fu_1734_p1}, {10'd0}};

assign p_Result_2_fu_1078_p3 = {{trunc_ln851_fu_1074_p1}, {10'd0}};

assign p_Result_5_1_fu_1361_p3 = {{trunc_ln851_4_fu_1357_p1}, {10'd0}};

assign p_Result_5_2_fu_1581_p3 = {{trunc_ln851_7_fu_1577_p1}, {10'd0}};

assign p_Result_5_3_fu_1801_p3 = {{trunc_ln851_10_fu_1797_p1}, {10'd0}};

assign p_Result_5_fu_1141_p3 = {{trunc_ln851_1_fu_1137_p1}, {10'd0}};

assign p_Result_8_1_fu_1419_p3 = {{trunc_ln851_5_fu_1415_p1}, {10'd0}};

assign p_Result_8_2_fu_1639_p3 = {{trunc_ln851_8_fu_1635_p1}, {10'd0}};

assign p_Result_8_3_fu_1859_p3 = {{trunc_ln851_11_fu_1855_p1}, {10'd0}};

assign p_Result_8_fu_1199_p3 = {{trunc_ln851_2_fu_1195_p1}, {10'd0}};

assign p_dst_mat_data_V_V_din = {{{{{{{{{{{{select_ln301_11_fu_2547_p3}, {select_ln301_10_fu_2521_p3}}, {select_ln301_9_fu_2477_p3}}, {select_ln301_8_fu_2387_p3}}, {select_ln301_7_fu_2361_p3}}, {select_ln301_6_fu_2317_p3}}, {select_ln301_5_fu_2227_p3}}, {select_ln301_4_fu_2201_p3}}, {select_ln301_3_fu_2157_p3}}, {select_ln301_2_fu_2067_p3}}, {select_ln301_1_fu_2041_p3}}, {select_ln301_fu_1997_p3}};

assign select_ln106_10_fu_2501_p3 = ((icmp_ln106_10_fu_2495_p2[0:0] === 1'b1) ? 14'd1023 : trunc_ln850_10_fu_2437_p1);

assign select_ln106_11_fu_2529_p3 = ((icmp_ln106_11_reg_3303[0:0] === 1'b1) ? 14'd1023 : trunc_ln850_11_reg_3298);

assign select_ln106_1_fu_2021_p3 = ((icmp_ln106_1_fu_2015_p2[0:0] === 1'b1) ? 14'd1023 : trunc_ln850_1_fu_1957_p1);

assign select_ln106_2_fu_2049_p3 = ((icmp_ln106_2_reg_3147[0:0] === 1'b1) ? 14'd1023 : trunc_ln850_2_reg_3142);

assign select_ln106_3_fu_2137_p3 = ((icmp_ln106_3_fu_2131_p2[0:0] === 1'b1) ? 14'd1023 : trunc_ln850_3_fu_2094_p1);

assign select_ln106_4_fu_2181_p3 = ((icmp_ln106_4_fu_2175_p2[0:0] === 1'b1) ? 14'd1023 : trunc_ln850_4_fu_2117_p1);

assign select_ln106_5_fu_2209_p3 = ((icmp_ln106_5_reg_3199[0:0] === 1'b1) ? 14'd1023 : trunc_ln850_5_reg_3194);

assign select_ln106_6_fu_2297_p3 = ((icmp_ln106_6_fu_2291_p2[0:0] === 1'b1) ? 14'd1023 : trunc_ln850_6_fu_2254_p1);

assign select_ln106_7_fu_2341_p3 = ((icmp_ln106_7_fu_2335_p2[0:0] === 1'b1) ? 14'd1023 : trunc_ln850_7_fu_2277_p1);

assign select_ln106_8_fu_2369_p3 = ((icmp_ln106_8_reg_3251[0:0] === 1'b1) ? 14'd1023 : trunc_ln850_8_reg_3246);

assign select_ln106_9_fu_2457_p3 = ((icmp_ln106_9_fu_2451_p2[0:0] === 1'b1) ? 14'd1023 : trunc_ln850_9_fu_2414_p1);

assign select_ln106_fu_1977_p3 = ((icmp_ln106_fu_1971_p2[0:0] === 1'b1) ? 14'd1023 : trunc_ln850_fu_1934_p1);

assign select_ln301_10_fu_2521_p3 = ((tmp_78_fu_2509_p3[0:0] === 1'b1) ? 10'd0 : trunc_ln301_10_fu_2517_p1);

assign select_ln301_11_fu_2547_p3 = ((tmp_80_fu_2535_p3[0:0] === 1'b1) ? 10'd0 : trunc_ln301_11_fu_2543_p1);

assign select_ln301_1_fu_2041_p3 = ((tmp_27_fu_2029_p3[0:0] === 1'b1) ? 10'd0 : trunc_ln301_1_fu_2037_p1);

assign select_ln301_2_fu_2067_p3 = ((tmp_29_fu_2055_p3[0:0] === 1'b1) ? 10'd0 : trunc_ln301_2_fu_2063_p1);

assign select_ln301_3_fu_2157_p3 = ((tmp_42_fu_2145_p3[0:0] === 1'b1) ? 10'd0 : trunc_ln301_3_fu_2153_p1);

assign select_ln301_4_fu_2201_p3 = ((tmp_44_fu_2189_p3[0:0] === 1'b1) ? 10'd0 : trunc_ln301_4_fu_2197_p1);

assign select_ln301_5_fu_2227_p3 = ((tmp_46_fu_2215_p3[0:0] === 1'b1) ? 10'd0 : trunc_ln301_5_fu_2223_p1);

assign select_ln301_6_fu_2317_p3 = ((tmp_59_fu_2305_p3[0:0] === 1'b1) ? 10'd0 : trunc_ln301_6_fu_2313_p1);

assign select_ln301_7_fu_2361_p3 = ((tmp_61_fu_2349_p3[0:0] === 1'b1) ? 10'd0 : trunc_ln301_7_fu_2357_p1);

assign select_ln301_8_fu_2387_p3 = ((tmp_63_fu_2375_p3[0:0] === 1'b1) ? 10'd0 : trunc_ln301_8_fu_2383_p1);

assign select_ln301_9_fu_2477_p3 = ((tmp_76_fu_2465_p3[0:0] === 1'b1) ? 10'd0 : trunc_ln301_9_fu_2473_p1);

assign select_ln301_fu_1997_p3 = ((tmp_25_fu_1985_p3[0:0] === 1'b1) ? 10'd0 : trunc_ln301_fu_1993_p1);

assign select_ln850_10_fu_2430_p3 = ((tmp_73_fu_2418_p3[0:0] === 1'b1) ? select_ln851_10_fu_2425_p3 : sext_ln850_10_reg_3282);

assign select_ln850_11_fu_1887_p3 = ((tmp_74_fu_1847_p3[0:0] === 1'b1) ? select_ln851_11_fu_1879_p3 : sext_ln850_11_fu_1843_p1);

assign select_ln850_1_fu_1950_p3 = ((tmp_20_fu_1938_p3[0:0] === 1'b1) ? select_ln851_1_fu_1945_p3 : sext_ln850_1_reg_3126);

assign select_ln850_2_fu_1227_p3 = ((tmp_22_fu_1187_p3[0:0] === 1'b1) ? select_ln851_2_fu_1219_p3 : sext_ln850_2_fu_1183_p1);

assign select_ln850_3_fu_2087_p3 = ((tmp_38_fu_2075_p3[0:0] === 1'b1) ? select_ln851_4_fu_2082_p3 : sext_ln850_3_reg_3157);

assign select_ln850_4_fu_2110_p3 = ((tmp_39_fu_2098_p3[0:0] === 1'b1) ? select_ln851_5_fu_2105_p3 : sext_ln850_4_reg_3178);

assign select_ln850_5_fu_1447_p3 = ((tmp_40_fu_1407_p3[0:0] === 1'b1) ? select_ln851_6_fu_1439_p3 : sext_ln850_5_fu_1403_p1);

assign select_ln850_6_fu_2247_p3 = ((tmp_55_fu_2235_p3[0:0] === 1'b1) ? select_ln851_7_fu_2242_p3 : sext_ln850_6_reg_3209);

assign select_ln850_7_fu_2270_p3 = ((tmp_56_fu_2258_p3[0:0] === 1'b1) ? select_ln851_8_fu_2265_p3 : sext_ln850_7_reg_3230);

assign select_ln850_8_fu_1667_p3 = ((tmp_57_fu_1627_p3[0:0] === 1'b1) ? select_ln851_9_fu_1659_p3 : sext_ln850_8_fu_1623_p1);

assign select_ln850_9_fu_2407_p3 = ((tmp_72_fu_2395_p3[0:0] === 1'b1) ? select_ln851_3_fu_2402_p3 : sext_ln850_9_reg_3261);

assign select_ln850_fu_1927_p3 = ((tmp_18_fu_1915_p3[0:0] === 1'b1) ? select_ln851_fu_1922_p3 : sext_ln850_reg_3105);

assign select_ln851_10_fu_2425_p3 = ((icmp_ln851_10_reg_3288[0:0] === 1'b1) ? sext_ln850_10_reg_3282 : add_ln700_10_reg_3293);

assign select_ln851_11_fu_1879_p3 = ((icmp_ln851_11_fu_1867_p2[0:0] === 1'b1) ? sext_ln850_11_fu_1843_p1 : add_ln700_11_fu_1873_p2);

assign select_ln851_1_fu_1945_p3 = ((icmp_ln851_1_reg_3132[0:0] === 1'b1) ? sext_ln850_1_reg_3126 : add_ln700_1_reg_3137);

assign select_ln851_2_fu_1219_p3 = ((icmp_ln851_2_fu_1207_p2[0:0] === 1'b1) ? sext_ln850_2_fu_1183_p1 : add_ln700_2_fu_1213_p2);

assign select_ln851_3_fu_2402_p3 = ((icmp_ln851_3_reg_3267[0:0] === 1'b1) ? sext_ln850_9_reg_3261 : add_ln700_9_reg_3272);

assign select_ln851_4_fu_2082_p3 = ((icmp_ln851_4_reg_3163[0:0] === 1'b1) ? sext_ln850_3_reg_3157 : add_ln700_3_reg_3168);

assign select_ln851_5_fu_2105_p3 = ((icmp_ln851_5_reg_3184[0:0] === 1'b1) ? sext_ln850_4_reg_3178 : add_ln700_4_reg_3189);

assign select_ln851_6_fu_1439_p3 = ((icmp_ln851_6_fu_1427_p2[0:0] === 1'b1) ? sext_ln850_5_fu_1403_p1 : add_ln700_5_fu_1433_p2);

assign select_ln851_7_fu_2242_p3 = ((icmp_ln851_7_reg_3215[0:0] === 1'b1) ? sext_ln850_6_reg_3209 : add_ln700_6_reg_3220);

assign select_ln851_8_fu_2265_p3 = ((icmp_ln851_8_reg_3236[0:0] === 1'b1) ? sext_ln850_7_reg_3230 : add_ln700_7_reg_3241);

assign select_ln851_9_fu_1659_p3 = ((icmp_ln851_9_fu_1647_p2[0:0] === 1'b1) ? sext_ln850_8_fu_1623_p1 : add_ln700_8_fu_1653_p2);

assign select_ln851_fu_1922_p3 = ((icmp_ln851_reg_3111[0:0] === 1'b1) ? sext_ln850_reg_3105 : add_ln700_reg_3116);

assign sext_ln1192_10_fu_717_p1 = $signed(tmp_37_fu_695_p4);

assign sext_ln1192_11_fu_1384_p1 = $signed(trunc_ln708_1_reg_3010);

assign sext_ln1192_12_fu_1478_p1 = $signed(tmp_47_reg_3025);

assign sext_ln1192_13_fu_1491_p1 = $signed(tmp_48_reg_3030);

assign sext_ln1192_14_fu_1541_p1 = $signed(trunc_ln708_3_reg_3040);

assign sext_ln1192_15_fu_1554_p1 = $signed(tmp_52_reg_3045);

assign sext_ln1192_16_fu_871_p1 = $signed(tmp_54_fu_849_p4);

assign sext_ln1192_17_fu_1604_p1 = $signed(trunc_ln708_5_reg_3050);

assign sext_ln1192_18_fu_1698_p1 = $signed(tmp_64_reg_3065);

assign sext_ln1192_19_fu_1711_p1 = $signed(tmp_65_reg_3070);

assign sext_ln1192_1_fu_1051_p1 = $signed(tmp_5_reg_2950);

assign sext_ln1192_20_fu_1761_p1 = $signed(trunc_ln708_7_reg_3080);

assign sext_ln1192_21_fu_1774_p1 = $signed(tmp_69_reg_3085);

assign sext_ln1192_22_fu_1025_p1 = $signed(tmp_71_fu_1003_p4);

assign sext_ln1192_23_fu_1824_p1 = $signed(trunc_ln708_10_reg_3090);

assign sext_ln1192_2_fu_1101_p1 = $signed(trunc_ln708_4_reg_2960);

assign sext_ln1192_3_fu_1114_p1 = $signed(tmp_12_reg_2965);

assign sext_ln1192_4_fu_563_p1 = $signed(tmp_16_fu_541_p4);

assign sext_ln1192_5_fu_1164_p1 = $signed(trunc_ln708_8_reg_2970);

assign sext_ln1192_6_fu_1258_p1 = $signed(tmp_30_reg_2985);

assign sext_ln1192_7_fu_1271_p1 = $signed(tmp_31_reg_2990);

assign sext_ln1192_8_fu_1321_p1 = $signed(trunc_ln708_s_reg_3000);

assign sext_ln1192_9_fu_1334_p1 = $signed(tmp_35_reg_3005);

assign sext_ln1192_fu_1038_p1 = $signed(tmp_3_reg_2945);

assign sext_ln703_10_fu_713_p1 = $signed(tmp_36_fu_686_p4);

assign sext_ln703_11_fu_1381_p1 = $signed(add_ln1192_10_reg_3015);

assign sext_ln703_12_fu_1475_p1 = $signed(trunc_ln708_2_reg_3020);

assign sext_ln703_13_fu_1487_p1 = $signed(add_ln1192_12_fu_1481_p2);

assign sext_ln703_14_fu_1538_p1 = $signed(tmp_49_reg_3035);

assign sext_ln703_15_fu_1550_p1 = $signed(add_ln1192_14_fu_1544_p2);

assign sext_ln703_16_fu_867_p1 = $signed(tmp_53_fu_840_p4);

assign sext_ln703_17_fu_1601_p1 = $signed(add_ln1192_16_reg_3055);

assign sext_ln703_18_fu_1695_p1 = $signed(trunc_ln708_6_reg_3060);

assign sext_ln703_19_fu_1707_p1 = $signed(add_ln1192_18_fu_1701_p2);

assign sext_ln703_1_fu_1047_p1 = $signed(add_ln1192_fu_1041_p2);

assign sext_ln703_20_fu_1758_p1 = $signed(tmp_66_reg_3075);

assign sext_ln703_21_fu_1770_p1 = $signed(add_ln1192_20_fu_1764_p2);

assign sext_ln703_22_fu_1021_p1 = $signed(tmp_70_fu_994_p4);

assign sext_ln703_23_fu_1821_p1 = $signed(add_ln1192_22_reg_3095);

assign sext_ln703_2_fu_1098_p1 = $signed(tmp_7_reg_2955);

assign sext_ln703_3_fu_1110_p1 = $signed(add_ln1192_2_fu_1104_p2);

assign sext_ln703_4_fu_559_p1 = $signed(tmp_14_fu_532_p4);

assign sext_ln703_5_fu_1161_p1 = $signed(add_ln1192_4_reg_2975);

assign sext_ln703_6_fu_1255_p1 = $signed(trunc_ln708_9_reg_2980);

assign sext_ln703_7_fu_1267_p1 = $signed(add_ln1192_6_fu_1261_p2);

assign sext_ln703_8_fu_1318_p1 = $signed(tmp_32_reg_2995);

assign sext_ln703_9_fu_1330_p1 = $signed(add_ln1192_8_fu_1324_p2);

assign sext_ln703_fu_1035_p1 = $signed(trunc_ln_reg_2940);

assign sext_ln850_10_fu_1793_p1 = $signed(tmp_21_fu_1783_p4);

assign sext_ln850_11_fu_1843_p1 = $signed(tmp_23_fu_1833_p4);

assign sext_ln850_1_fu_1133_p1 = $signed(tmp_4_fu_1123_p4);

assign sext_ln850_2_fu_1183_p1 = $signed(tmp_6_fu_1173_p4);

assign sext_ln850_3_fu_1290_p1 = $signed(tmp_8_fu_1280_p4);

assign sext_ln850_4_fu_1353_p1 = $signed(tmp_s_fu_1343_p4);

assign sext_ln850_5_fu_1403_p1 = $signed(tmp_11_fu_1393_p4);

assign sext_ln850_6_fu_1510_p1 = $signed(tmp_13_fu_1500_p4);

assign sext_ln850_7_fu_1573_p1 = $signed(tmp_15_fu_1563_p4);

assign sext_ln850_8_fu_1623_p1 = $signed(tmp_17_fu_1613_p4);

assign sext_ln850_9_fu_1730_p1 = $signed(tmp_19_fu_1720_p4);

assign sext_ln850_fu_1070_p1 = $signed(tmp_2_fu_1060_p4);

assign sub_ln1118_1_fu_516_p2 = (sub_ln1118_fu_499_p2 - zext_ln1118_6_fu_512_p1);

assign sub_ln1118_2_fu_653_p2 = (19'd0 - zext_ln1118_12_fu_649_p1);

assign sub_ln1118_3_fu_670_p2 = (sub_ln1118_2_fu_653_p2 - zext_ln1118_13_fu_666_p1);

assign sub_ln1118_4_fu_807_p2 = (19'd0 - zext_ln1118_19_fu_803_p1);

assign sub_ln1118_5_fu_824_p2 = (sub_ln1118_4_fu_807_p2 - zext_ln1118_20_fu_820_p1);

assign sub_ln1118_6_fu_961_p2 = (19'd0 - zext_ln1118_26_fu_957_p1);

assign sub_ln1118_7_fu_978_p2 = (sub_ln1118_6_fu_961_p2 - zext_ln1118_27_fu_974_p1);

assign sub_ln1118_fu_499_p2 = (19'd0 - zext_ln1118_5_fu_495_p1);

assign tmp_10_fu_505_p3 = {{p_Result_s_reg_2866}, {3'd0}};

assign tmp_11_fu_1393_p4 = {{add_ln1192_11_fu_1387_p2[17:4]}};

assign tmp_13_fu_1500_p4 = {{add_ln1192_13_fu_1494_p2[17:4]}};

assign tmp_14_fu_532_p4 = {{mul_ln1118_5_fu_2619_p2[19:10]}};

assign tmp_15_fu_1563_p4 = {{add_ln1192_15_fu_1557_p2[17:4]}};

assign tmp_16_fu_541_p4 = {{mul_ln1118_6_fu_2626_p2[21:10]}};

assign tmp_17_fu_1613_p4 = {{add_ln1192_17_fu_1607_p2[17:4]}};

assign tmp_18_fu_1915_p3 = add_ln1192_1_reg_3100[32'd17];

assign tmp_19_fu_1720_p4 = {{add_ln1192_19_fu_1714_p2[17:4]}};

assign tmp_20_fu_1938_p3 = add_ln1192_3_reg_3121[32'd17];

assign tmp_21_fu_1783_p4 = {{add_ln1192_21_fu_1777_p2[17:4]}};

assign tmp_22_fu_1187_p3 = add_ln1192_5_fu_1167_p2[32'd17];

assign tmp_23_fu_1833_p4 = {{add_ln1192_23_fu_1827_p2[17:4]}};

assign tmp_24_fu_1961_p4 = {{select_ln850_fu_1927_p3[14:10]}};

assign tmp_25_fu_1985_p3 = select_ln106_fu_1977_p3[32'd13];

assign tmp_26_fu_2005_p4 = {{select_ln850_1_fu_1950_p3[14:10]}};

assign tmp_27_fu_2029_p3 = select_ln106_1_fu_2021_p3[32'd13];

assign tmp_28_fu_1239_p4 = {{select_ln850_2_fu_1227_p3[14:10]}};

assign tmp_29_fu_2055_p3 = select_ln106_2_fu_2049_p3[32'd13];

assign tmp_2_fu_1060_p4 = {{add_ln1192_1_fu_1054_p2[17:4]}};

assign tmp_33_fu_642_p3 = {{p_Result_20_1_reg_2888}, {7'd0}};

assign tmp_34_fu_659_p3 = {{p_Result_20_1_reg_2888}, {3'd0}};

assign tmp_36_fu_686_p4 = {{mul_ln1118_13_fu_2675_p2[19:10]}};

assign tmp_37_fu_695_p4 = {{mul_ln1118_14_fu_2682_p2[21:10]}};

assign tmp_38_fu_2075_p3 = add_ln1192_7_reg_3152[32'd17];

assign tmp_39_fu_2098_p3 = add_ln1192_9_reg_3173[32'd17];

assign tmp_40_fu_1407_p3 = add_ln1192_11_fu_1387_p2[32'd17];

assign tmp_41_fu_2121_p4 = {{select_ln850_3_fu_2087_p3[14:10]}};

assign tmp_42_fu_2145_p3 = select_ln106_3_fu_2137_p3[32'd13];

assign tmp_43_fu_2165_p4 = {{select_ln850_4_fu_2110_p3[14:10]}};

assign tmp_44_fu_2189_p3 = select_ln106_4_fu_2181_p3[32'd13];

assign tmp_45_fu_1459_p4 = {{select_ln850_5_fu_1447_p3[14:10]}};

assign tmp_46_fu_2215_p3 = select_ln106_5_fu_2209_p3[32'd13];

assign tmp_4_fu_1123_p4 = {{add_ln1192_3_fu_1117_p2[17:4]}};

assign tmp_50_fu_796_p3 = {{p_Result_20_2_reg_2910}, {7'd0}};

assign tmp_51_fu_813_p3 = {{p_Result_20_2_reg_2910}, {3'd0}};

assign tmp_53_fu_840_p4 = {{mul_ln1118_21_fu_2731_p2[19:10]}};

assign tmp_54_fu_849_p4 = {{mul_ln1118_22_fu_2738_p2[21:10]}};

assign tmp_55_fu_2235_p3 = add_ln1192_13_reg_3204[32'd17];

assign tmp_56_fu_2258_p3 = add_ln1192_15_reg_3225[32'd17];

assign tmp_57_fu_1627_p3 = add_ln1192_17_fu_1607_p2[32'd17];

assign tmp_58_fu_2281_p4 = {{select_ln850_6_fu_2247_p3[14:10]}};

assign tmp_59_fu_2305_p3 = select_ln106_6_fu_2297_p3[32'd13];

assign tmp_60_fu_2325_p4 = {{select_ln850_7_fu_2270_p3[14:10]}};

assign tmp_61_fu_2349_p3 = select_ln106_7_fu_2341_p3[32'd13];

assign tmp_62_fu_1679_p4 = {{select_ln850_8_fu_1667_p3[14:10]}};

assign tmp_63_fu_2375_p3 = select_ln106_8_fu_2369_p3[32'd13];

assign tmp_67_fu_950_p3 = {{p_Result_20_3_reg_2932}, {7'd0}};

assign tmp_68_fu_967_p3 = {{p_Result_20_3_reg_2932}, {3'd0}};

assign tmp_6_fu_1173_p4 = {{add_ln1192_5_fu_1167_p2[17:4]}};

assign tmp_70_fu_994_p4 = {{mul_ln1118_29_fu_2787_p2[19:10]}};

assign tmp_71_fu_1003_p4 = {{mul_ln1118_30_fu_2794_p2[21:10]}};

assign tmp_72_fu_2395_p3 = add_ln1192_19_reg_3256[32'd17];

assign tmp_73_fu_2418_p3 = add_ln1192_21_reg_3277[32'd17];

assign tmp_74_fu_1847_p3 = add_ln1192_23_fu_1827_p2[32'd17];

assign tmp_75_fu_2441_p4 = {{select_ln850_9_fu_2407_p3[14:10]}};

assign tmp_76_fu_2465_p3 = select_ln106_9_fu_2457_p3[32'd13];

assign tmp_77_fu_2485_p4 = {{select_ln850_10_fu_2430_p3[14:10]}};

assign tmp_78_fu_2509_p3 = select_ln106_10_fu_2501_p3[32'd13];

assign tmp_79_fu_1899_p4 = {{select_ln850_11_fu_1887_p3[14:10]}};

assign tmp_80_fu_2535_p3 = select_ln106_11_fu_2529_p3[32'd13];

assign tmp_8_fu_1280_p4 = {{add_ln1192_7_fu_1274_p2[17:4]}};

assign tmp_9_fu_488_p3 = {{p_Result_s_reg_2866}, {7'd0}};

assign tmp_s_fu_1343_p4 = {{add_ln1192_9_fu_1337_p2[17:4]}};

assign trunc_ln301_10_fu_2517_p1 = select_ln106_10_fu_2501_p3[9:0];

assign trunc_ln301_11_fu_2543_p1 = select_ln106_11_fu_2529_p3[9:0];

assign trunc_ln301_1_fu_2037_p1 = select_ln106_1_fu_2021_p3[9:0];

assign trunc_ln301_2_fu_2063_p1 = select_ln106_2_fu_2049_p3[9:0];

assign trunc_ln301_3_fu_2153_p1 = select_ln106_3_fu_2137_p3[9:0];

assign trunc_ln301_4_fu_2197_p1 = select_ln106_4_fu_2181_p3[9:0];

assign trunc_ln301_5_fu_2223_p1 = select_ln106_5_fu_2209_p3[9:0];

assign trunc_ln301_6_fu_2313_p1 = select_ln106_6_fu_2297_p3[9:0];

assign trunc_ln301_7_fu_2357_p1 = select_ln106_7_fu_2341_p3[9:0];

assign trunc_ln301_8_fu_2383_p1 = select_ln106_8_fu_2369_p3[9:0];

assign trunc_ln301_9_fu_2473_p1 = select_ln106_9_fu_2457_p3[9:0];

assign trunc_ln301_fu_1993_p1 = select_ln106_fu_1977_p3[9:0];

assign trunc_ln647_fu_305_p1 = p_src_mat_data_V_V_dout[9:0];

assign trunc_ln850_10_fu_2437_p1 = select_ln850_10_fu_2430_p3[13:0];

assign trunc_ln850_11_fu_1895_p1 = select_ln850_11_fu_1887_p3[13:0];

assign trunc_ln850_1_fu_1957_p1 = select_ln850_1_fu_1950_p3[13:0];

assign trunc_ln850_2_fu_1235_p1 = select_ln850_2_fu_1227_p3[13:0];

assign trunc_ln850_3_fu_2094_p1 = select_ln850_3_fu_2087_p3[13:0];

assign trunc_ln850_4_fu_2117_p1 = select_ln850_4_fu_2110_p3[13:0];

assign trunc_ln850_5_fu_1455_p1 = select_ln850_5_fu_1447_p3[13:0];

assign trunc_ln850_6_fu_2254_p1 = select_ln850_6_fu_2247_p3[13:0];

assign trunc_ln850_7_fu_2277_p1 = select_ln850_7_fu_2270_p3[13:0];

assign trunc_ln850_8_fu_1675_p1 = select_ln850_8_fu_1667_p3[13:0];

assign trunc_ln850_9_fu_2414_p1 = select_ln850_9_fu_2407_p3[13:0];

assign trunc_ln850_fu_1934_p1 = select_ln850_fu_1927_p3[13:0];

assign trunc_ln851_10_fu_1797_p1 = add_ln1192_21_fu_1777_p2[3:0];

assign trunc_ln851_11_fu_1855_p1 = add_ln1192_23_fu_1827_p2[3:0];

assign trunc_ln851_1_fu_1137_p1 = add_ln1192_3_fu_1117_p2[3:0];

assign trunc_ln851_2_fu_1195_p1 = add_ln1192_5_fu_1167_p2[3:0];

assign trunc_ln851_3_fu_1294_p1 = add_ln1192_7_fu_1274_p2[3:0];

assign trunc_ln851_4_fu_1357_p1 = add_ln1192_9_fu_1337_p2[3:0];

assign trunc_ln851_5_fu_1415_p1 = add_ln1192_11_fu_1387_p2[3:0];

assign trunc_ln851_6_fu_1514_p1 = add_ln1192_13_fu_1494_p2[3:0];

assign trunc_ln851_7_fu_1577_p1 = add_ln1192_15_fu_1557_p2[3:0];

assign trunc_ln851_8_fu_1635_p1 = add_ln1192_17_fu_1607_p2[3:0];

assign trunc_ln851_9_fu_1734_p1 = add_ln1192_19_fu_1714_p2[3:0];

assign trunc_ln851_fu_1074_p1 = add_ln1192_1_fu_1054_p2[3:0];

assign zext_ln1118_12_fu_649_p1 = tmp_33_fu_642_p3;

assign zext_ln1118_13_fu_666_p1 = tmp_34_fu_659_p3;

assign zext_ln1118_19_fu_803_p1 = tmp_50_fu_796_p3;

assign zext_ln1118_20_fu_820_p1 = tmp_51_fu_813_p3;

assign zext_ln1118_26_fu_957_p1 = tmp_67_fu_950_p3;

assign zext_ln1118_27_fu_974_p1 = tmp_68_fu_967_p3;

assign zext_ln1118_5_fu_495_p1 = tmp_9_fu_488_p3;

assign zext_ln1118_6_fu_512_p1 = tmp_10_fu_505_p3;

assign zext_ln887_fu_279_p1 = t_V_reg_233;

endmodule //xfccmkernel
