// Seed: 1460003119
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  supply0 id_6 = id_2;
  assign module_1.id_7 = 0;
  id_7 :
  assert property (@((1 / 1) or id_6) id_3)
  else;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output supply1 id_3,
    input tri0 id_4,
    output tri0 id_5,
    output tri1 id_6,
    output tri0 id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
