make[1]: Entering directory `/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim'
vsim -c -coverage   -sv_seed 11 +UVM_TESTNAME=mem_lea_test +UVM_VERBOSITY=UVM_MEDIUM -permit_unmatched_virtual_intf +notimingchecks -suppress 8887 -solvefaildebug -solvefailtestcase    -uvmcontrol=none  -printsimstats     -do " coverage save -onexit mem_lea_test.ucdb; set IterationLimit 140000; set NoQuitOnFinish 1;   run -all; quit -f;"  optimized_batch_top_tb  
Reading pref.tcl

# 2023.2_2

# vsim -c -coverage -sv_seed 11 "+UVM_TESTNAME=mem_lea_test" "+UVM_VERBOSITY=UVM_MEDIUM" -permit_unmatched_virtual_intf "+notimingchecks" -suppress 8887 -solvefaildebug -solvefailtestcase -uvmcontrol=none -printsimstats -do " coverage save -onexit mem_lea_test.ucdb; set IterationLimit 140000; set NoQuitOnFinish 1;   run -all; quit -f;" optimized_batch_top_tb 
# Start time: 06:06:43 on Dec 06,2023
# //  Questa Sim
# //  Version 2023.2_2 linux Jun  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.imem_driver_bfm(fast)
# Loading work.imem_monitor_bfm(fast)
# Loading work.uvmf_base_pkg_hdl(fast)
# Loading work.imem_pkg_hdl(fast)
# Loading work.fetch_in_driver_bfm(fast)
# Loading work.fetch_in_monitor_bfm(fast)
# Loading work.fetch_out_driver_bfm(fast)
# Loading work.fetch_out_monitor_bfm(fast)
# Loading work.decode_in_driver_bfm(fast)
# Loading work.decode_in_monitor_bfm(fast)
# Loading work.decode_out_driver_bfm(fast)
# Loading work.decode_out_monitor_bfm(fast)
# Loading work.execute_in_driver_bfm(fast)
# Loading work.execute_in_monitor_bfm(fast)
# Loading work.execute_out_driver_bfm(fast)
# Loading work.execute_out_monitor_bfm(fast)
# Loading work.writeback_in_driver_bfm(fast)
# Loading work.writeback_in_monitor_bfm(fast)
# Loading work.writeback_out_driver_bfm(fast)
# Loading work.writeback_out_monitor_bfm(fast)
# Loading work.memaccess_in_driver_bfm(fast)
# Loading work.memaccess_in_monitor_bfm(fast)
# Loading work.memaccess_out_driver_bfm(fast)
# Loading work.memaccess_out_monitor_bfm(fast)
# Loading work.control_in_driver_bfm(fast)
# Loading work.control_in_monitor_bfm(fast)
# Loading work.control_out_driver_bfm(fast)
# Loading work.control_out_monitor_bfm(fast)
# Loading work.dmem_driver_bfm(fast)
# Loading work.dmem_monitor_bfm(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.uvmf_base_pkg(fast)
# Loading work.imem_pkg(fast)
# Loading work.dmem_pkg_hdl(fast)
# Loading work.dmem_pkg(fast)
# Loading work.control_out_pkg_hdl(fast)
# Loading work.control_out_pkg(fast)
# Loading work.control_in_pkg_hdl(fast)
# Loading work.control_in_pkg(fast)
# Loading work.lc3_prediction_pkg(fast)
# Loading work.control_env_pkg(fast)
# Loading work.writeback_out_pkg_hdl(fast)
# Loading work.writeback_out_pkg(fast)
# Loading work.writeback_in_pkg_hdl(fast)
# Loading work.writeback_in_pkg(fast)
# Loading work.writeback_env_pkg(fast)
# Loading work.memaccess_out_pkg_hdl(fast)
# Loading work.memaccess_out_pkg(fast)
# Loading work.memaccess_in_pkg_hdl(fast)
# Loading work.memaccess_in_pkg(fast)
# Loading work.memaccess_env_pkg(fast)
# Loading work.execute_out_pkg_hdl(fast)
# Loading work.execute_out_pkg(fast)
# Loading work.execute_in_pkg_hdl(fast)
# Loading work.execute_in_pkg(fast)
# Loading work.execute_env_pkg(fast)
# Loading work.decode_out_pkg_hdl(fast)
# Loading work.decode_out_pkg(fast)
# Loading work.decode_in_pkg_hdl(fast)
# Loading work.decode_in_pkg(fast)
# Loading work.decode_env_pkg(fast)
# Loading work.fetch_out_pkg_hdl(fast)
# Loading work.fetch_out_pkg(fast)
# Loading work.fetch_in_pkg_hdl(fast)
# Loading work.fetch_in_pkg(fast)
# Loading work.fetch_env_pkg(fast)
# Loading work.lc3_env_pkg(fast)
# Loading work.lc3_parameters_pkg(fast)
# Loading work.lc3_sequences_pkg(fast)
# Loading work.lc3_test_pkg(fast)
# Loading work.hvl_top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.hvl_top(fast)
# Loading work.hdl_top(fast)
# Loading work.fetch_in_if_sv_unit(fast)
# Loading work.fetch_in_if(fast__1)
# Loading work.fetch_out_if_sv_unit(fast)
# Loading work.fetch_out_if(fast__1)
# Loading work.decode_in_if_sv_unit(fast)
# Loading work.decode_in_if(fast__1)
# Loading work.decode_out_if_sv_unit(fast)
# Loading work.decode_out_if(fast__1)
# Loading work.execute_in_if_sv_unit(fast)
# Loading work.execute_in_if(fast__1)
# Loading work.execute_out_if_sv_unit(fast)
# Loading work.execute_out_if(fast__1)
# Loading work.writeback_in_if_sv_unit(fast)
# Loading work.writeback_in_if(fast__1)
# Loading work.writeback_out_if_sv_unit(fast)
# Loading work.writeback_out_if(fast__1)
# Loading work.memaccess_in_if_sv_unit(fast)
# Loading work.memaccess_in_if(fast__1)
# Loading work.memaccess_out_if_sv_unit(fast)
# Loading work.memaccess_out_if(fast__1)
# Loading work.control_in_if_sv_unit(fast)
# Loading work.control_in_if(fast__1)
# Loading work.control_out_if_sv_unit(fast)
# Loading work.control_out_if(fast__1)
# Loading work.imem_if_sv_unit(fast)
# Loading work.imem_if(fast__1)
# Loading work.dmem_if_sv_unit(fast)
# Loading work.dmem_if(fast__1)
# Loading work.fetch_in_monitor_bfm_sv_unit(fast)
# Loading work.fetch_in_monitor_bfm(fast__1)
# Loading work.fetch_out_monitor_bfm_sv_unit(fast)
# Loading work.fetch_out_monitor_bfm(fast__1)
# Loading work.decode_in_monitor_bfm_sv_unit(fast)
# Loading work.decode_in_monitor_bfm(fast__1)
# Loading work.decode_out_monitor_bfm_sv_unit(fast)
# Loading work.decode_out_monitor_bfm(fast__1)
# Loading work.execute_in_monitor_bfm_sv_unit(fast)
# Loading work.execute_in_monitor_bfm(fast__1)
# Loading work.execute_out_monitor_bfm_sv_unit(fast)
# Loading work.execute_out_monitor_bfm(fast__1)
# Loading work.writeback_in_monitor_bfm_sv_unit(fast)
# Loading work.writeback_in_monitor_bfm(fast__1)
# Loading work.writeback_out_monitor_bfm_sv_unit(fast)
# Loading work.writeback_out_monitor_bfm(fast__1)
# Loading work.memaccess_in_monitor_bfm_sv_unit(fast)
# Loading work.memaccess_in_monitor_bfm(fast__1)
# Loading work.memaccess_out_monitor_bfm_sv_unit(fast)
# Loading work.memaccess_out_monitor_bfm(fast__1)
# Loading work.control_in_monitor_bfm_sv_unit(fast)
# Loading work.control_in_monitor_bfm(fast__1)
# Loading work.control_out_monitor_bfm_sv_unit(fast)
# Loading work.control_out_monitor_bfm(fast__1)
# Loading work.imem_monitor_bfm_sv_unit(fast)
# Loading work.imem_monitor_bfm(fast__1)
# Loading work.dmem_monitor_bfm_sv_unit(fast)
# Loading work.dmem_monitor_bfm(fast__1)
# Loading work.imem_driver_bfm_sv_unit(fast)
# Loading work.imem_driver_bfm(fast__1)
# Loading work.dmem_driver_bfm_sv_unit(fast)
# Loading work.dmem_driver_bfm(fast__1)
# Loading work.LC3(fast)
# Loading /mnt/apps/public/COE/mg_apps/questa2023.2_2/questasim/uvm-1.1d/linux/uvm_dpi.so
#  coverage save -onexit mem_lea_test.ucdb
#  set IterationLimit 140000
# 140000
#  set NoQuitOnFinish 1
# 1
#    run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# ----------------------------------------------------------------
# //  UVM Framework 
# //  Version 2023.3
# //  (C) 2013-2023 Siemens Corporation
# //  Digital Industries Software
# //  Siemens EDA
# //  All Rights Reserved.
# ----------------------------------------------------------------
# 
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init()
# Entered into hvl top
# UVM_INFO @ 0: reporter [RNTST] Running test mem_lea_test...
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: uvm_test_top.environment.control_env.predictor [PREDICTOR_REVIEW] This predictor has been created either through generation or re-generation with merging.  Remove this warning after the predictor has been reviewed.
# UVM_WARNING @ 0: uvm_test_top.environment.execute_env.exe_pred [PREDICTOR_REVIEW] This predictor has been created either through generation or re-generation with merging.  Remove this warning after the predictor has been reviewed.
# UVM_WARNING @ 0: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] end_of_test_empty_check has been turned off
# UVM_WARNING @ 0: uvm_test_top.environment.fetch_env.predictor [PREDICTOR_REVIEW] This predictor has been created either through generation or re-generation with merging.  Remove this warning after the predictor has been reviewed.
# UVM_WARNING @ 0: uvm_test_top.environment.imem_resp.imem_resp_coverage [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that transaction variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0: uvm_test_top.environment.writeback_env.predictor [PREDICTOR_REVIEW] This predictor has been created either through generation or re-generation with merging.  Remove this warning after the predictor has been reviewed.
# UVM_INFO @ 0: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] bfm.start_monitoring() 
# UVM_INFO @ 20: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 20: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x0 ACTUAL: npc:0x0000 pc:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 20: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 30: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 30: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x0 
# UVM_INFO @ 30: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 40: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 40: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 40: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 50: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 50: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 50: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 50: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 50: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 50: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 50: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 60: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 60: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 60: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 60: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 60: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 60: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 60: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 70: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 70: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 70: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 70: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 70: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 70: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 70: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 80: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 80: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 80: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 80: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 80: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 80: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 80: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 90: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 90: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3002 pc:0x3001 instrmem_rd:0x1 ACTUAL: npc:0x3001 pc:0x3000 instrmem_rd:0x1 
# UVM_INFO @ 90: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 90: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 90: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 90: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 90: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 100: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 100: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3003 pc:0x3002 instrmem_rd:0x1 ACTUAL: npc:0x3002 pc:0x3001 instrmem_rd:0x1 
# UVM_INFO @ 100: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 100: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x0 pcoffset9:0x000 instruction:0x2000 npc_in:0x3002 
# UVM_INFO @ 100: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 100: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 100: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 100: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 100: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 110: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 110: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3004 pc:0x3003 instrmem_rd:0x1 ACTUAL: npc:0x3003 pc:0x3002 instrmem_rd:0x1 
# UVM_INFO @ 110: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 110: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x1 pcoffset9:0x000 instruction:0x2200 npc_in:0x3003 
# UVM_INFO @ 110: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3002 ir_var:0x2000 
# UVM_INFO @ 110: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3002 ir_var:0x2000 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3002 ir_var:0x2000 
# UVM_INFO @ 110: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 110: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 110: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 110: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 110: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 110: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 120: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 120: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3004 pc:0x3003 instrmem_rd:0x0 ACTUAL: npc:0x3004 pc:0x3003 instrmem_rd:0x1 
# UVM_INFO @ 120: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3003 ir_var:0x2200 
# UVM_INFO @ 120: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3003 ir_var:0x2200 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3003 ir_var:0x2200 
# UVM_INFO @ 120: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3001 M_Data:0x0000 IR_Exec:0x2000 pcout:0x3001 ACTUAL: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3001 M_Data:0x0000 IR_Exec:0x2000 pcout:0x3001 
# UVM_INFO @ 120: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 120: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3001 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3001 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 120: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 120: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 120: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 130: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 130: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3004 pc:0x3003 instrmem_rd:0x0 ACTUAL: npc:0x3004 pc:0x3003 instrmem_rd:0x0 
# UVM_INFO @ 130: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 130: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3001 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3001 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 130: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 130: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 130: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 140: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 140: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3005 pc:0x3004 instrmem_rd:0x1 ACTUAL: npc:0x3004 pc:0x3003 instrmem_rd:0x0 
# UVM_INFO @ 140: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 140: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x2 pcoffset9:0x000 instruction:0x2400 npc_in:0x3004 
# UVM_INFO @ 140: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 140: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 140: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 140: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 140: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 140: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 140: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 150: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 150: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3005 pc:0x3004 instrmem_rd:0x0 ACTUAL: npc:0x3005 pc:0x3004 instrmem_rd:0x1 
# UVM_INFO @ 150: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3004 ir_var:0x2400 
# UVM_INFO @ 150: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3004 ir_var:0x2400 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3004 ir_var:0x2400 
# UVM_INFO @ 150: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3002 M_Data:0x0000 IR_Exec:0x2200 pcout:0x3002 ACTUAL: sr1:0x0 sr2:0x0 dr:0x1 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3002 M_Data:0x0000 IR_Exec:0x2200 pcout:0x3002 
# UVM_INFO @ 150: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 150: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 150: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3002 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3002 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 150: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 150: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 150: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 160: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 160: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3006 pc:0x3005 instrmem_rd:0x1 ACTUAL: npc:0x3005 pc:0x3004 instrmem_rd:0x0 
# UVM_INFO @ 160: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 160: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x3 pcoffset9:0x000 instruction:0x2600 npc_in:0x3005 
# UVM_INFO @ 160: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 160: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 160: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 160: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 160: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 160: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 160: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 170: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 170: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3006 pc:0x3005 instrmem_rd:0x0 ACTUAL: npc:0x3006 pc:0x3005 instrmem_rd:0x1 
# UVM_INFO @ 170: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3005 ir_var:0x2600 
# UVM_INFO @ 170: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3005 ir_var:0x2600 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3005 ir_var:0x2600 
# UVM_INFO @ 170: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3003 M_Data:0x0000 IR_Exec:0x2400 pcout:0x3003 ACTUAL: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3003 M_Data:0x0000 IR_Exec:0x2400 pcout:0x3003 
# UVM_INFO @ 170: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 170: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 170: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3003 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3003 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 170: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 170: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 170: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 180: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 180: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3007 pc:0x3006 instrmem_rd:0x1 ACTUAL: npc:0x3006 pc:0x3005 instrmem_rd:0x0 
# UVM_INFO @ 180: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 180: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x4 pcoffset9:0x000 instruction:0x2800 npc_in:0x3006 
# UVM_INFO @ 180: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 180: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 180: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 180: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 180: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 180: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 180: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 190: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 190: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3007 pc:0x3006 instrmem_rd:0x0 ACTUAL: npc:0x3007 pc:0x3006 instrmem_rd:0x1 
# UVM_INFO @ 190: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3006 ir_var:0x2800 
# UVM_INFO @ 190: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3006 ir_var:0x2800 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3006 ir_var:0x2800 
# UVM_INFO @ 190: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3004 M_Data:0x0000 IR_Exec:0x2600 pcout:0x3004 ACTUAL: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3004 M_Data:0x0000 IR_Exec:0x2600 pcout:0x3004 
# UVM_INFO @ 190: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 190: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 190: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3004 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3004 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 190: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 190: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 190: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 200: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 200: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3008 pc:0x3007 instrmem_rd:0x1 ACTUAL: npc:0x3007 pc:0x3006 instrmem_rd:0x0 
# UVM_INFO @ 200: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 200: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x5 pcoffset9:0x000 instruction:0x2a00 npc_in:0x3007 
# UVM_INFO @ 200: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 200: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 200: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 200: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 200: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 200: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 200: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 210: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 210: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3008 pc:0x3007 instrmem_rd:0x0 ACTUAL: npc:0x3008 pc:0x3007 instrmem_rd:0x1 
# UVM_INFO @ 210: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3007 ir_var:0x2a00 
# UVM_INFO @ 210: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3007 ir_var:0x2a00 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3007 ir_var:0x2a00 
# UVM_INFO @ 210: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3005 M_Data:0x0000 IR_Exec:0x2800 pcout:0x3005 ACTUAL: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3005 M_Data:0x0000 IR_Exec:0x2800 pcout:0x3005 
# UVM_INFO @ 210: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 210: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 210: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3005 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3005 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 210: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 210: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 210: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 220: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 220: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3009 pc:0x3008 instrmem_rd:0x1 ACTUAL: npc:0x3008 pc:0x3007 instrmem_rd:0x0 
# UVM_INFO @ 220: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 220: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x6 pcoffset9:0x000 instruction:0x2c00 npc_in:0x3008 
# UVM_INFO @ 220: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 220: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 220: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 220: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 220: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 220: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 220: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 230: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 230: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3009 pc:0x3008 instrmem_rd:0x0 ACTUAL: npc:0x3009 pc:0x3008 instrmem_rd:0x1 
# UVM_INFO @ 230: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3008 ir_var:0x2c00 
# UVM_INFO @ 230: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3008 ir_var:0x2c00 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3008 ir_var:0x2c00 
# UVM_INFO @ 230: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3006 M_Data:0x0000 IR_Exec:0x2a00 pcout:0x3006 ACTUAL: sr1:0x0 sr2:0x0 dr:0x5 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3006 M_Data:0x0000 IR_Exec:0x2a00 pcout:0x3006 
# UVM_INFO @ 230: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 230: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 230: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3006 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3006 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 230: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 230: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 230: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 240: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 240: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300a pc:0x3009 instrmem_rd:0x1 ACTUAL: npc:0x3009 pc:0x3008 instrmem_rd:0x0 
# UVM_INFO @ 240: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 240: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LD dr:0x7 pcoffset9:0x000 instruction:0x2e00 npc_in:0x3009 
# UVM_INFO @ 240: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 240: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 240: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 240: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 240: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 240: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 240: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 250: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 250: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300a pc:0x3009 instrmem_rd:0x0 ACTUAL: npc:0x300a pc:0x3009 instrmem_rd:0x1 
# UVM_INFO @ 250: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3009 ir_var:0x2e00 
# UVM_INFO @ 250: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3009 ir_var:0x2e00 ACTUAL: e_control_var:0x06 w_control_var:0x1 mem_control_var:0x0 npc_out_var:0x3009 ir_var:0x2e00 
# UVM_INFO @ 250: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3007 M_Data:0x0000 IR_Exec:0x2c00 pcout:0x3007 ACTUAL: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3007 M_Data:0x0000 IR_Exec:0x2c00 pcout:0x3007 
# UVM_INFO @ 250: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 250: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 250: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3007 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3007 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 250: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 250: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 250: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 260: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 260: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300b pc:0x300a instrmem_rd:0x1 ACTUAL: npc:0x300a pc:0x3009 instrmem_rd:0x0 
# UVM_INFO @ 260: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 260: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x158 instruction:0xef58 npc_in:0x300a 
# UVM_INFO @ 260: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 260: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 260: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 260: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 260: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 260: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 260: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 270: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 270: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300b pc:0x300a instrmem_rd:0x0 ACTUAL: npc:0x300b pc:0x300a instrmem_rd:0x1 
# UVM_INFO @ 270: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x300a ir_var:0xef58 
# UVM_INFO @ 270: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x300a ir_var:0xef58 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x300a ir_var:0xef58 
# UVM_INFO @ 270: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3008 M_Data:0x0000 IR_Exec:0x2e00 pcout:0x3008 ACTUAL: sr1:0x0 sr2:0x0 dr:0x7 W_Control_out:0x1 Mem_Control_out:0x0 NZP:0x0 aluout:0x3008 M_Data:0x0000 IR_Exec:0x2e00 pcout:0x3008 
# UVM_INFO @ 270: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 
# UVM_INFO @ 270: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 270: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x3008 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 ACTUAL: dmem_addr:0x3008 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x1 
# UVM_INFO @ 270: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 270: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 br_taken:0x0 
# UVM_INFO @ 270: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 280: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 280: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300c pc:0x300b instrmem_rd:0x1 ACTUAL: npc:0x300b pc:0x300a instrmem_rd:0x0 
# UVM_INFO @ 280: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 280: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x017 instruction:0xec17 npc_in:0x300b 
# UVM_INFO @ 280: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 280: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 280: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 280: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 280: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 280: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 280: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 290: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 290: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300d pc:0x300c instrmem_rd:0x1 ACTUAL: npc:0x300c pc:0x300b instrmem_rd:0x1 
# UVM_INFO @ 290: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 290: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x1c0 instruction:0xefc0 npc_in:0x300c 
# UVM_INFO @ 290: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x300b ir_var:0xec17 
# UVM_INFO @ 290: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x300b ir_var:0xec17 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x300b ir_var:0xec17 
# UVM_INFO @ 290: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 290: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f61 M_Data:0x0000 IR_Exec:0xef58 pcout:0x2f61 ACTUAL: sr1:0x5 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f61 M_Data:0x0000 IR_Exec:0xef58 pcout:0x2f61 
# UVM_INFO @ 290: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 290: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x2 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 290: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 290: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 290: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 290: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 290: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 300: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 300: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300e pc:0x300d instrmem_rd:0x1 ACTUAL: npc:0x300d pc:0x300c instrmem_rd:0x1 
# UVM_INFO @ 300: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 300: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x1b6 instruction:0xe3b6 npc_in:0x300d 
# UVM_INFO @ 300: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x300c ir_var:0xefc0 
# UVM_INFO @ 300: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x300c ir_var:0xefc0 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x300c ir_var:0xefc0 
# UVM_INFO @ 300: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 300: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3021 M_Data:0x0000 IR_Exec:0xec17 pcout:0x3021 ACTUAL: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3021 M_Data:0x0000 IR_Exec:0xec17 pcout:0x3021 
# UVM_INFO @ 300: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 300: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 300: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 300: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 300: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 300: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 300: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 310: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 310: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x300f pc:0x300e instrmem_rd:0x1 ACTUAL: npc:0x300e pc:0x300d instrmem_rd:0x1 
# UVM_INFO @ 310: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 310: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x1a3 instruction:0xeda3 npc_in:0x300e 
# UVM_INFO @ 310: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x300d ir_var:0xe3b6 
# UVM_INFO @ 310: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x300d ir_var:0xe3b6 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x300d ir_var:0xe3b6 
# UVM_INFO @ 310: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 310: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fcb M_Data:0x0000 IR_Exec:0xefc0 pcout:0x2fcb ACTUAL: sr1:0x7 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fcb M_Data:0x0000 IR_Exec:0xefc0 pcout:0x2fcb 
# UVM_INFO @ 310: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 310: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2f61 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2f61 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 310: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 310: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 310: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 310: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 310: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 320: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 320: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3010 pc:0x300f instrmem_rd:0x1 ACTUAL: npc:0x300f pc:0x300e instrmem_rd:0x1 
# UVM_INFO @ 320: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 320: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x1e3 instruction:0xebe3 npc_in:0x300f 
# UVM_INFO @ 320: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x300e ir_var:0xeda3 
# UVM_INFO @ 320: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x300e ir_var:0xeda3 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x300e ir_var:0xeda3 
# UVM_INFO @ 320: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 320: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fc2 M_Data:0x0000 IR_Exec:0xe3b6 pcout:0x2fc2 ACTUAL: sr1:0x6 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fc2 M_Data:0x0000 IR_Exec:0xe3b6 pcout:0x2fc2 
# UVM_INFO @ 320: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 320: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3021 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3021 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 320: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 320: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 320: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 320: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 320: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 330: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 330: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3011 pc:0x3010 instrmem_rd:0x1 ACTUAL: npc:0x3010 pc:0x300f instrmem_rd:0x1 
# UVM_INFO @ 330: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 330: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x078 instruction:0xe478 npc_in:0x3010 
# UVM_INFO @ 330: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x300f ir_var:0xebe3 
# UVM_INFO @ 330: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x300f ir_var:0xebe3 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x300f ir_var:0xebe3 
# UVM_INFO @ 330: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 330: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fb0 M_Data:0x0000 IR_Exec:0xeda3 pcout:0x2fb0 ACTUAL: sr1:0x6 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fb0 M_Data:0x0000 IR_Exec:0xeda3 pcout:0x2fb0 
# UVM_INFO @ 330: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 330: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3021 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3021 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 330: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 330: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 330: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 330: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 330: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 340: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 340: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3012 pc:0x3011 instrmem_rd:0x1 ACTUAL: npc:0x3011 pc:0x3010 instrmem_rd:0x1 
# UVM_INFO @ 340: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 340: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x183 instruction:0xe783 npc_in:0x3011 
# UVM_INFO @ 340: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3010 ir_var:0xe478 
# UVM_INFO @ 340: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3010 ir_var:0xe478 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3010 ir_var:0xe478 
# UVM_INFO @ 340: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 340: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2ff1 M_Data:0x0000 IR_Exec:0xebe3 pcout:0x2ff1 ACTUAL: sr1:0x7 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2ff1 M_Data:0x0000 IR_Exec:0xebe3 pcout:0x2ff1 
# UVM_INFO @ 340: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 340: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fcb VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fcb VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 340: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 340: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 340: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 340: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 340: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 350: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 350: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3013 pc:0x3012 instrmem_rd:0x1 ACTUAL: npc:0x3012 pc:0x3011 instrmem_rd:0x1 
# UVM_INFO @ 350: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 350: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x1f3 instruction:0xe5f3 npc_in:0x3012 
# UVM_INFO @ 350: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3011 ir_var:0xe783 
# UVM_INFO @ 350: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3011 ir_var:0xe783 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3011 ir_var:0xe783 
# UVM_INFO @ 350: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 350: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3087 M_Data:0x0000 IR_Exec:0xe478 pcout:0x3087 ACTUAL: sr1:0x1 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3087 M_Data:0x0000 IR_Exec:0xe478 pcout:0x3087 
# UVM_INFO @ 350: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 350: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fc2 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fc2 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 350: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 350: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 350: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 350: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 350: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 360: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3014 pc:0x3013 instrmem_rd:0x1 ACTUAL: npc:0x3013 pc:0x3012 instrmem_rd:0x1 
# UVM_INFO @ 360: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 360: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x4 pcoffset9:0x123 instruction:0xe923 npc_in:0x3013 
# UVM_INFO @ 360: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3012 ir_var:0xe5f3 
# UVM_INFO @ 360: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3012 ir_var:0xe5f3 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3012 ir_var:0xe5f3 
# UVM_INFO @ 360: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 360: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f93 M_Data:0x0000 IR_Exec:0xe783 pcout:0x2f93 ACTUAL: sr1:0x6 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f93 M_Data:0x0000 IR_Exec:0xe783 pcout:0x2f93 
# UVM_INFO @ 360: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 360: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fb0 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fb0 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 360: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 360: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 360: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 360: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 360: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 370: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 370: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3015 pc:0x3014 instrmem_rd:0x1 ACTUAL: npc:0x3014 pc:0x3013 instrmem_rd:0x1 
# UVM_INFO @ 370: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 370: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x121 instruction:0xed21 npc_in:0x3014 
# UVM_INFO @ 370: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3013 ir_var:0xe923 
# UVM_INFO @ 370: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3013 ir_var:0xe923 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3013 ir_var:0xe923 
# UVM_INFO @ 370: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 370: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3004 M_Data:0x0000 IR_Exec:0xe5f3 pcout:0x3004 ACTUAL: sr1:0x7 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3004 M_Data:0x0000 IR_Exec:0xe5f3 pcout:0x3004 
# UVM_INFO @ 370: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 370: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fcb VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fcb VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 370: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 370: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 370: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 370: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 370: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 380: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 380: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3016 pc:0x3015 instrmem_rd:0x1 ACTUAL: npc:0x3015 pc:0x3014 instrmem_rd:0x1 
# UVM_INFO @ 380: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 380: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x11e instruction:0xe51e npc_in:0x3015 
# UVM_INFO @ 380: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3014 ir_var:0xed21 
# UVM_INFO @ 380: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3014 ir_var:0xed21 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3014 ir_var:0xed21 
# UVM_INFO @ 380: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 380: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f35 M_Data:0x0000 IR_Exec:0xe923 pcout:0x2f35 ACTUAL: sr1:0x4 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f35 M_Data:0x0000 IR_Exec:0xe923 pcout:0x2f35 
# UVM_INFO @ 380: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 380: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 380: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 380: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 380: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 380: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 380: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 390: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 390: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3017 pc:0x3016 instrmem_rd:0x1 ACTUAL: npc:0x3016 pc:0x3015 instrmem_rd:0x1 
# UVM_INFO @ 390: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 390: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x10a instruction:0xe50a npc_in:0x3016 
# UVM_INFO @ 390: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3015 ir_var:0xe51e 
# UVM_INFO @ 390: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3015 ir_var:0xe51e ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3015 ir_var:0xe51e 
# UVM_INFO @ 390: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 390: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f34 M_Data:0x0000 IR_Exec:0xed21 pcout:0x2f34 ACTUAL: sr1:0x4 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f34 M_Data:0x0000 IR_Exec:0xed21 pcout:0x2f34 
# UVM_INFO @ 390: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 390: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 390: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 390: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 390: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 390: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 390: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 400: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 400: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3018 pc:0x3017 instrmem_rd:0x1 ACTUAL: npc:0x3017 pc:0x3016 instrmem_rd:0x1 
# UVM_INFO @ 400: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 400: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x002 instruction:0xea02 npc_in:0x3017 
# UVM_INFO @ 400: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3016 ir_var:0xe50a 
# UVM_INFO @ 400: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3016 ir_var:0xe50a ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3016 ir_var:0xe50a 
# UVM_INFO @ 400: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 400: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f32 M_Data:0x0000 IR_Exec:0xe51e pcout:0x2f32 ACTUAL: sr1:0x4 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f32 M_Data:0x0000 IR_Exec:0xe51e pcout:0x2f32 
# UVM_INFO @ 400: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 400: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2f35 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2f35 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 400: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 400: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 400: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 400: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 400: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 410: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 410: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3019 pc:0x3018 instrmem_rd:0x1 ACTUAL: npc:0x3018 pc:0x3017 instrmem_rd:0x1 
# UVM_INFO @ 410: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 410: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x05d instruction:0xe25d npc_in:0x3018 
# UVM_INFO @ 410: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3017 ir_var:0xea02 
# UVM_INFO @ 410: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3017 ir_var:0xea02 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3017 ir_var:0xea02 
# UVM_INFO @ 410: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 410: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f1f M_Data:0x0000 IR_Exec:0xe50a pcout:0x2f1f ACTUAL: sr1:0x4 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f1f M_Data:0x0000 IR_Exec:0xe50a pcout:0x2f1f 
# UVM_INFO @ 410: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 410: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2f35 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2f35 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 410: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 410: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 410: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 410: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 410: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 420: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 420: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301a pc:0x3019 instrmem_rd:0x1 ACTUAL: npc:0x3019 pc:0x3018 instrmem_rd:0x1 
# UVM_INFO @ 420: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 420: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x09e instruction:0xec9e npc_in:0x3019 
# UVM_INFO @ 420: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3018 ir_var:0xe25d 
# UVM_INFO @ 420: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3018 ir_var:0xe25d ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3018 ir_var:0xe25d 
# UVM_INFO @ 420: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 420: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3018 M_Data:0x0000 IR_Exec:0xea02 pcout:0x3018 ACTUAL: sr1:0x0 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3018 M_Data:0x0000 IR_Exec:0xea02 pcout:0x3018 
# UVM_INFO @ 420: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 420: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x0000 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 420: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 420: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 420: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 420: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 420: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 430: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 430: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301b pc:0x301a instrmem_rd:0x1 ACTUAL: npc:0x301a pc:0x3019 instrmem_rd:0x1 
# UVM_INFO @ 430: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 430: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x069 instruction:0xe269 npc_in:0x301a 
# UVM_INFO @ 430: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3019 ir_var:0xec9e 
# UVM_INFO @ 430: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3019 ir_var:0xec9e ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3019 ir_var:0xec9e 
# UVM_INFO @ 430: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 430: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3074 M_Data:0x0000 IR_Exec:0xe25d pcout:0x3074 ACTUAL: sr1:0x1 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3074 M_Data:0x0000 IR_Exec:0xe25d pcout:0x3074 
# UVM_INFO @ 430: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 430: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fc2 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fc2 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 430: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 430: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 430: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 430: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 430: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 440: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 440: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301c pc:0x301b instrmem_rd:0x1 ACTUAL: npc:0x301b pc:0x301a instrmem_rd:0x1 
# UVM_INFO @ 440: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 440: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x0da instruction:0xecda npc_in:0x301b 
# UVM_INFO @ 440: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x301a ir_var:0xe269 
# UVM_INFO @ 440: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x301a ir_var:0xe269 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x301a ir_var:0xe269 
# UVM_INFO @ 440: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 440: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30b6 M_Data:0x0000 IR_Exec:0xec9e pcout:0x30b6 ACTUAL: sr1:0x2 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30b6 M_Data:0x0000 IR_Exec:0xec9e pcout:0x30b6 
# UVM_INFO @ 440: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 440: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2f1f VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2f1f VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 440: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 440: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 440: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 440: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 440: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 450: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 450: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301d pc:0x301c instrmem_rd:0x1 ACTUAL: npc:0x301c pc:0x301b instrmem_rd:0x1 
# UVM_INFO @ 450: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 450: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x09b instruction:0xe09b npc_in:0x301c 
# UVM_INFO @ 450: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x301b ir_var:0xecda 
# UVM_INFO @ 450: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x301b ir_var:0xecda ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x301b ir_var:0xecda 
# UVM_INFO @ 450: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 450: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3082 M_Data:0x0000 IR_Exec:0xe269 pcout:0x3082 ACTUAL: sr1:0x1 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3082 M_Data:0x0000 IR_Exec:0xe269 pcout:0x3082 
# UVM_INFO @ 450: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 450: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3074 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3074 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 450: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 450: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 450: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 450: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 450: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 460: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 460: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301e pc:0x301d instrmem_rd:0x1 ACTUAL: npc:0x301d pc:0x301c instrmem_rd:0x1 
# UVM_INFO @ 460: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 460: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x109 instruction:0xe509 npc_in:0x301d 
# UVM_INFO @ 460: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x301c ir_var:0xe09b 
# UVM_INFO @ 460: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x301c ir_var:0xe09b ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x301c ir_var:0xe09b 
# UVM_INFO @ 460: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 460: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30f4 M_Data:0x0000 IR_Exec:0xecda pcout:0x30f4 ACTUAL: sr1:0x3 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30f4 M_Data:0x0000 IR_Exec:0xecda pcout:0x30f4 
# UVM_INFO @ 460: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 460: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2f93 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2f93 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 460: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 460: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 460: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 460: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 460: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 470: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 470: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x301f pc:0x301e instrmem_rd:0x1 ACTUAL: npc:0x301e pc:0x301d instrmem_rd:0x1 
# UVM_INFO @ 470: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 470: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x03a instruction:0xe23a npc_in:0x301e 
# UVM_INFO @ 470: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x301d ir_var:0xe509 
# UVM_INFO @ 470: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x301d ir_var:0xe509 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x301d ir_var:0xe509 
# UVM_INFO @ 470: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 470: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30b6 M_Data:0x0000 IR_Exec:0xe09b pcout:0x30b6 ACTUAL: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30b6 M_Data:0x0000 IR_Exec:0xe09b pcout:0x30b6 
# UVM_INFO @ 470: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 470: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2f1f VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2f1f VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 470: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 470: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 470: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 470: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 470: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 480: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 480: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3020 pc:0x301f instrmem_rd:0x1 ACTUAL: npc:0x301f pc:0x301e instrmem_rd:0x1 
# UVM_INFO @ 480: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 480: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x1f4 instruction:0xedf4 npc_in:0x301f 
# UVM_INFO @ 480: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x301e ir_var:0xe23a 
# UVM_INFO @ 480: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x301e ir_var:0xe23a ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x301e ir_var:0xe23a 
# UVM_INFO @ 480: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 480: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f25 M_Data:0x0000 IR_Exec:0xe509 pcout:0x2f25 ACTUAL: sr1:0x4 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f25 M_Data:0x0000 IR_Exec:0xe509 pcout:0x2f25 
# UVM_INFO @ 480: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 480: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2f35 VSR2:0x0000 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2f35 VSR2:0x0000 enable_writeback_status:0x1 
# UVM_INFO @ 480: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 480: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 480: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 480: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 480: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 490: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 490: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3021 pc:0x3020 instrmem_rd:0x1 ACTUAL: npc:0x3020 pc:0x301f instrmem_rd:0x1 
# UVM_INFO @ 490: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 490: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x1dd instruction:0xebdd npc_in:0x3020 
# UVM_INFO @ 490: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x301f ir_var:0xedf4 
# UVM_INFO @ 490: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x301f ir_var:0xedf4 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x301f ir_var:0xedf4 
# UVM_INFO @ 490: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 490: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3057 M_Data:0x30b6 IR_Exec:0xe23a pcout:0x3057 ACTUAL: sr1:0x0 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3057 M_Data:0x30b6 IR_Exec:0xe23a pcout:0x3057 
# UVM_INFO @ 490: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 490: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x30b6 VSR2:0x30b6 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x30b6 VSR2:0x30b6 enable_writeback_status:0x1 
# UVM_INFO @ 490: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 490: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 490: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 490: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 490: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 500: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 500: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3022 pc:0x3021 instrmem_rd:0x1 ACTUAL: npc:0x3021 pc:0x3020 instrmem_rd:0x1 
# UVM_INFO @ 500: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 500: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x069 instruction:0xea69 npc_in:0x3021 
# UVM_INFO @ 500: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3020 ir_var:0xebdd 
# UVM_INFO @ 500: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3020 ir_var:0xebdd ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3020 ir_var:0xebdd 
# UVM_INFO @ 500: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 500: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3012 M_Data:0x30b6 IR_Exec:0xedf4 pcout:0x3012 ACTUAL: sr1:0x7 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3012 M_Data:0x30b6 IR_Exec:0xedf4 pcout:0x3012 
# UVM_INFO @ 500: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 500: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fcb VSR2:0x30b6 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fcb VSR2:0x30b6 enable_writeback_status:0x1 
# UVM_INFO @ 500: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 500: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 500: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 500: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 500: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 510: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 510: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3023 pc:0x3022 instrmem_rd:0x1 ACTUAL: npc:0x3022 pc:0x3021 instrmem_rd:0x1 
# UVM_INFO @ 510: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 510: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x1fb instruction:0xeffb npc_in:0x3022 
# UVM_INFO @ 510: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3021 ir_var:0xea69 
# UVM_INFO @ 510: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3021 ir_var:0xea69 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3021 ir_var:0xea69 
# UVM_INFO @ 510: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 510: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2ffc M_Data:0x30b6 IR_Exec:0xebdd pcout:0x2ffc ACTUAL: sr1:0x7 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2ffc M_Data:0x30b6 IR_Exec:0xebdd pcout:0x2ffc 
# UVM_INFO @ 510: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 510: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fcb VSR2:0x30b6 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fcb VSR2:0x30b6 enable_writeback_status:0x1 
# UVM_INFO @ 510: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 510: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 510: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 510: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 510: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 520: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 520: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3024 pc:0x3023 instrmem_rd:0x1 ACTUAL: npc:0x3023 pc:0x3022 instrmem_rd:0x1 
# UVM_INFO @ 520: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 520: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x111 instruction:0xef11 npc_in:0x3023 
# UVM_INFO @ 520: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3022 ir_var:0xeffb 
# UVM_INFO @ 520: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3022 ir_var:0xeffb ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3022 ir_var:0xeffb 
# UVM_INFO @ 520: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 520: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3089 M_Data:0x30b6 IR_Exec:0xea69 pcout:0x3089 ACTUAL: sr1:0x1 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3089 M_Data:0x30b6 IR_Exec:0xea69 pcout:0x3089 
# UVM_INFO @ 520: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 520: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3057 VSR2:0x30b6 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3057 VSR2:0x30b6 enable_writeback_status:0x1 
# UVM_INFO @ 520: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 520: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 520: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 520: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 520: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 530: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 530: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3025 pc:0x3024 instrmem_rd:0x1 ACTUAL: npc:0x3024 pc:0x3023 instrmem_rd:0x1 
# UVM_INFO @ 530: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 530: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x166 instruction:0xed66 npc_in:0x3024 
# UVM_INFO @ 530: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3023 ir_var:0xef11 
# UVM_INFO @ 530: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3023 ir_var:0xef11 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3023 ir_var:0xef11 
# UVM_INFO @ 530: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 530: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x301c M_Data:0x30b6 IR_Exec:0xeffb pcout:0x301c ACTUAL: sr1:0x7 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x301c M_Data:0x30b6 IR_Exec:0xeffb pcout:0x301c 
# UVM_INFO @ 530: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 530: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fcb VSR2:0x30b6 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fcb VSR2:0x30b6 enable_writeback_status:0x1 
# UVM_INFO @ 530: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 530: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 530: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 530: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 530: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 540: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 540: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3026 pc:0x3025 instrmem_rd:0x1 ACTUAL: npc:0x3025 pc:0x3024 instrmem_rd:0x1 
# UVM_INFO @ 540: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 540: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x042 instruction:0xe642 npc_in:0x3025 
# UVM_INFO @ 540: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3024 ir_var:0xed66 
# UVM_INFO @ 540: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3024 ir_var:0xed66 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3024 ir_var:0xed66 
# UVM_INFO @ 540: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 540: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f33 M_Data:0x30b6 IR_Exec:0xef11 pcout:0x2f33 ACTUAL: sr1:0x4 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f33 M_Data:0x30b6 IR_Exec:0xef11 pcout:0x2f33 
# UVM_INFO @ 540: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 540: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2f35 VSR2:0x30b6 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2f35 VSR2:0x30b6 enable_writeback_status:0x1 
# UVM_INFO @ 540: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 540: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 540: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 540: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 540: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 550: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 550: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3027 pc:0x3026 instrmem_rd:0x1 ACTUAL: npc:0x3026 pc:0x3025 instrmem_rd:0x1 
# UVM_INFO @ 550: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 550: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x1f3 instruction:0xe1f3 npc_in:0x3026 
# UVM_INFO @ 550: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3025 ir_var:0xe642 
# UVM_INFO @ 550: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3025 ir_var:0xe642 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3025 ir_var:0xe642 
# UVM_INFO @ 550: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 550: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f89 M_Data:0x30b6 IR_Exec:0xed66 pcout:0x2f89 ACTUAL: sr1:0x5 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f89 M_Data:0x30b6 IR_Exec:0xed66 pcout:0x2f89 
# UVM_INFO @ 550: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 550: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3089 VSR2:0x30b6 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3089 VSR2:0x30b6 enable_writeback_status:0x1 
# UVM_INFO @ 550: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 550: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 550: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 550: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 550: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 560: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 560: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3028 pc:0x3027 instrmem_rd:0x1 ACTUAL: npc:0x3027 pc:0x3026 instrmem_rd:0x1 
# UVM_INFO @ 560: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 560: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x0e4 instruction:0xeae4 npc_in:0x3027 
# UVM_INFO @ 560: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3026 ir_var:0xe1f3 
# UVM_INFO @ 560: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3026 ir_var:0xe1f3 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3026 ir_var:0xe1f3 
# UVM_INFO @ 560: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 560: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3066 M_Data:0x30b6 IR_Exec:0xe642 pcout:0x3066 ACTUAL: sr1:0x1 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3066 M_Data:0x30b6 IR_Exec:0xe642 pcout:0x3066 
# UVM_INFO @ 560: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 560: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3057 VSR2:0x30b6 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3057 VSR2:0x30b6 enable_writeback_status:0x1 
# UVM_INFO @ 560: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 560: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 560: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 560: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 560: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 570: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 570: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3029 pc:0x3028 instrmem_rd:0x1 ACTUAL: npc:0x3028 pc:0x3027 instrmem_rd:0x1 
# UVM_INFO @ 570: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 570: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x01e instruction:0xea1e npc_in:0x3028 
# UVM_INFO @ 570: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3027 ir_var:0xeae4 
# UVM_INFO @ 570: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3027 ir_var:0xeae4 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3027 ir_var:0xeae4 
# UVM_INFO @ 570: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 570: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3018 M_Data:0x30b6 IR_Exec:0xe1f3 pcout:0x3018 ACTUAL: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3018 M_Data:0x30b6 IR_Exec:0xe1f3 pcout:0x3018 
# UVM_INFO @ 570: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 570: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2f33 VSR2:0x30b6 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2f33 VSR2:0x30b6 enable_writeback_status:0x1 
# UVM_INFO @ 570: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 570: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 570: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 570: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 570: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 580: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 580: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302a pc:0x3029 instrmem_rd:0x1 ACTUAL: npc:0x3029 pc:0x3028 instrmem_rd:0x1 
# UVM_INFO @ 580: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 580: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x120 instruction:0xeb20 npc_in:0x3029 
# UVM_INFO @ 580: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3028 ir_var:0xea1e 
# UVM_INFO @ 580: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3028 ir_var:0xea1e ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3028 ir_var:0xea1e 
# UVM_INFO @ 580: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 580: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x310a M_Data:0x30b6 IR_Exec:0xeae4 pcout:0x310a ACTUAL: sr1:0x3 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x310a M_Data:0x30b6 IR_Exec:0xeae4 pcout:0x310a 
# UVM_INFO @ 580: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 580: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3066 VSR2:0x30b6 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3066 VSR2:0x30b6 enable_writeback_status:0x1 
# UVM_INFO @ 580: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 580: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 580: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 580: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 580: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 590: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 590: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302b pc:0x302a instrmem_rd:0x1 ACTUAL: npc:0x302a pc:0x3029 instrmem_rd:0x1 
# UVM_INFO @ 590: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 590: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x0ea instruction:0xeaea npc_in:0x302a 
# UVM_INFO @ 590: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3029 ir_var:0xeb20 
# UVM_INFO @ 590: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3029 ir_var:0xeb20 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3029 ir_var:0xeb20 
# UVM_INFO @ 590: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 590: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3045 M_Data:0x3018 IR_Exec:0xea1e pcout:0x3045 ACTUAL: sr1:0x0 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3045 M_Data:0x3018 IR_Exec:0xea1e pcout:0x3045 
# UVM_INFO @ 590: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 590: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3018 VSR2:0x3018 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3018 VSR2:0x3018 enable_writeback_status:0x1 
# UVM_INFO @ 590: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 590: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 590: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 590: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 590: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 600: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 600: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302c pc:0x302b instrmem_rd:0x1 ACTUAL: npc:0x302b pc:0x302a instrmem_rd:0x1 
# UVM_INFO @ 600: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 600: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x174 instruction:0xe174 npc_in:0x302b 
# UVM_INFO @ 600: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x302a ir_var:0xeaea 
# UVM_INFO @ 600: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x302a ir_var:0xeaea ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x302a ir_var:0xeaea 
# UVM_INFO @ 600: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 600: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f48 M_Data:0x3018 IR_Exec:0xeb20 pcout:0x2f48 ACTUAL: sr1:0x4 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f48 M_Data:0x3018 IR_Exec:0xeb20 pcout:0x2f48 
# UVM_INFO @ 600: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 600: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2f35 VSR2:0x3018 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2f35 VSR2:0x3018 enable_writeback_status:0x1 
# UVM_INFO @ 600: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 600: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 600: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 600: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 600: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 610: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 610: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302d pc:0x302c instrmem_rd:0x1 ACTUAL: npc:0x302c pc:0x302b instrmem_rd:0x1 
# UVM_INFO @ 610: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 610: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x189 instruction:0xed89 npc_in:0x302c 
# UVM_INFO @ 610: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x302b ir_var:0xe174 
# UVM_INFO @ 610: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x302b ir_var:0xe174 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x302b ir_var:0xe174 
# UVM_INFO @ 610: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 610: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3113 M_Data:0x3018 IR_Exec:0xeaea pcout:0x3113 ACTUAL: sr1:0x3 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3113 M_Data:0x3018 IR_Exec:0xeaea pcout:0x3113 
# UVM_INFO @ 610: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 610: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3066 VSR2:0x3018 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3066 VSR2:0x3018 enable_writeback_status:0x1 
# UVM_INFO @ 610: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 610: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 610: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 610: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 610: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 620: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 620: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302e pc:0x302d instrmem_rd:0x1 ACTUAL: npc:0x302d pc:0x302c instrmem_rd:0x1 
# UVM_INFO @ 620: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 620: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x103 instruction:0xe703 npc_in:0x302d 
# UVM_INFO @ 620: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x302c ir_var:0xed89 
# UVM_INFO @ 620: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x302c ir_var:0xed89 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x302c ir_var:0xed89 
# UVM_INFO @ 620: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 620: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f9e M_Data:0x3018 IR_Exec:0xe174 pcout:0x2f9e ACTUAL: sr1:0x5 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f9e M_Data:0x3018 IR_Exec:0xe174 pcout:0x2f9e 
# UVM_INFO @ 620: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 620: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2f48 VSR2:0x3018 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2f48 VSR2:0x3018 enable_writeback_status:0x1 
# UVM_INFO @ 620: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 620: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 620: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 620: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 620: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 630: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 630: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x302f pc:0x302e instrmem_rd:0x1 ACTUAL: npc:0x302e pc:0x302d instrmem_rd:0x1 
# UVM_INFO @ 630: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 630: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x111 instruction:0xe711 npc_in:0x302e 
# UVM_INFO @ 630: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x302d ir_var:0xe703 
# UVM_INFO @ 630: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x302d ir_var:0xe703 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x302d ir_var:0xe703 
# UVM_INFO @ 630: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 630: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fb4 M_Data:0x3018 IR_Exec:0xed89 pcout:0x2fb4 ACTUAL: sr1:0x6 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fb4 M_Data:0x3018 IR_Exec:0xed89 pcout:0x2fb4 
# UVM_INFO @ 630: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 630: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2f89 VSR2:0x3018 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2f89 VSR2:0x3018 enable_writeback_status:0x1 
# UVM_INFO @ 630: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 630: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 630: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 630: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 630: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 640: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 640: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3030 pc:0x302f instrmem_rd:0x1 ACTUAL: npc:0x302f pc:0x302e instrmem_rd:0x1 
# UVM_INFO @ 640: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 640: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x189 instruction:0xe389 npc_in:0x302f 
# UVM_INFO @ 640: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x302e ir_var:0xe711 
# UVM_INFO @ 640: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x302e ir_var:0xe711 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x302e ir_var:0xe711 
# UVM_INFO @ 640: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 640: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f2f M_Data:0x2f9e IR_Exec:0xe703 pcout:0x2f2f ACTUAL: sr1:0x4 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f2f M_Data:0x2f9e IR_Exec:0xe703 pcout:0x2f2f 
# UVM_INFO @ 640: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 640: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2f35 VSR2:0x2f9e enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2f35 VSR2:0x2f9e enable_writeback_status:0x1 
# UVM_INFO @ 640: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 640: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 640: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 640: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 640: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 650: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 650: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3031 pc:0x3030 instrmem_rd:0x1 ACTUAL: npc:0x3030 pc:0x302f instrmem_rd:0x1 
# UVM_INFO @ 650: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 650: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x1c7 instruction:0xe5c7 npc_in:0x3030 
# UVM_INFO @ 650: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x302f ir_var:0xe389 
# UVM_INFO @ 650: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x302f ir_var:0xe389 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x302f ir_var:0xe389 
# UVM_INFO @ 650: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 650: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f3e M_Data:0x2f9e IR_Exec:0xe711 pcout:0x2f3e ACTUAL: sr1:0x4 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f3e M_Data:0x2f9e IR_Exec:0xe711 pcout:0x2f3e 
# UVM_INFO @ 650: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 650: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2f35 VSR2:0x2f9e enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2f35 VSR2:0x2f9e enable_writeback_status:0x1 
# UVM_INFO @ 650: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 650: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 650: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 650: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 650: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 660: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 660: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3032 pc:0x3031 instrmem_rd:0x1 ACTUAL: npc:0x3031 pc:0x3030 instrmem_rd:0x1 
# UVM_INFO @ 660: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 660: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x014 instruction:0xe614 npc_in:0x3031 
# UVM_INFO @ 660: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3030 ir_var:0xe5c7 
# UVM_INFO @ 660: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3030 ir_var:0xe5c7 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3030 ir_var:0xe5c7 
# UVM_INFO @ 660: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 660: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fb7 M_Data:0x2f9e IR_Exec:0xe389 pcout:0x2fb7 ACTUAL: sr1:0x6 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fb7 M_Data:0x2f9e IR_Exec:0xe389 pcout:0x2fb7 
# UVM_INFO @ 660: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 660: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fb4 VSR2:0x2f9e enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fb4 VSR2:0x2f9e enable_writeback_status:0x1 
# UVM_INFO @ 660: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 660: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 660: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 660: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 660: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 670: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 670: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3033 pc:0x3032 instrmem_rd:0x1 ACTUAL: npc:0x3032 pc:0x3031 instrmem_rd:0x1 
# UVM_INFO @ 670: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 670: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x068 instruction:0xe068 npc_in:0x3032 
# UVM_INFO @ 670: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3031 ir_var:0xe614 
# UVM_INFO @ 670: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3031 ir_var:0xe614 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3031 ir_var:0xe614 
# UVM_INFO @ 670: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 670: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2ff6 M_Data:0x2f9e IR_Exec:0xe5c7 pcout:0x2ff6 ACTUAL: sr1:0x7 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2ff6 M_Data:0x2f9e IR_Exec:0xe5c7 pcout:0x2ff6 
# UVM_INFO @ 670: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 670: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2f33 VSR2:0x2f9e enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2f33 VSR2:0x2f9e enable_writeback_status:0x1 
# UVM_INFO @ 670: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 670: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 670: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 670: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 670: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 680: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 680: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3034 pc:0x3033 instrmem_rd:0x1 ACTUAL: npc:0x3033 pc:0x3032 instrmem_rd:0x1 
# UVM_INFO @ 680: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 680: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x4 pcoffset9:0x0f0 instruction:0xe8f0 npc_in:0x3033 
# UVM_INFO @ 680: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3032 ir_var:0xe068 
# UVM_INFO @ 680: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3032 ir_var:0xe068 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3032 ir_var:0xe068 
# UVM_INFO @ 680: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 680: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3044 M_Data:0x2f9e IR_Exec:0xe614 pcout:0x3044 ACTUAL: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3044 M_Data:0x2f9e IR_Exec:0xe614 pcout:0x3044 
# UVM_INFO @ 680: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 680: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2f9e VSR2:0x2f9e enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2f9e VSR2:0x2f9e enable_writeback_status:0x1 
# UVM_INFO @ 680: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 680: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 680: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 680: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 680: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 690: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 690: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3035 pc:0x3034 instrmem_rd:0x1 ACTUAL: npc:0x3034 pc:0x3033 instrmem_rd:0x1 
# UVM_INFO @ 690: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 690: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x4 pcoffset9:0x1db instruction:0xe9db npc_in:0x3034 
# UVM_INFO @ 690: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3033 ir_var:0xe8f0 
# UVM_INFO @ 690: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3033 ir_var:0xe8f0 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3033 ir_var:0xe8f0 
# UVM_INFO @ 690: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 690: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3099 M_Data:0x2f9e IR_Exec:0xe068 pcout:0x3099 ACTUAL: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3099 M_Data:0x2f9e IR_Exec:0xe068 pcout:0x3099 
# UVM_INFO @ 690: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 690: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fb7 VSR2:0x2f9e enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fb7 VSR2:0x2f9e enable_writeback_status:0x1 
# UVM_INFO @ 690: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 690: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 690: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 690: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 690: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 700: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 700: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3036 pc:0x3035 instrmem_rd:0x1 ACTUAL: npc:0x3035 pc:0x3034 instrmem_rd:0x1 
# UVM_INFO @ 700: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 700: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x4 pcoffset9:0x008 instruction:0xe808 npc_in:0x3035 
# UVM_INFO @ 700: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3034 ir_var:0xe9db 
# UVM_INFO @ 700: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3034 ir_var:0xe9db ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3034 ir_var:0xe9db 
# UVM_INFO @ 700: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 700: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3122 M_Data:0x2f9e IR_Exec:0xe8f0 pcout:0x3122 ACTUAL: sr1:0x3 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3122 M_Data:0x2f9e IR_Exec:0xe8f0 pcout:0x3122 
# UVM_INFO @ 700: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 700: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3044 VSR2:0x2f9e enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3044 VSR2:0x2f9e enable_writeback_status:0x1 
# UVM_INFO @ 700: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 700: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 700: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 700: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 700: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 710: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 710: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3037 pc:0x3036 instrmem_rd:0x1 ACTUAL: npc:0x3036 pc:0x3035 instrmem_rd:0x1 
# UVM_INFO @ 710: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 710: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x0f0 instruction:0xeaf0 npc_in:0x3036 
# UVM_INFO @ 710: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3035 ir_var:0xe808 
# UVM_INFO @ 710: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3035 ir_var:0xe808 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3035 ir_var:0xe808 
# UVM_INFO @ 710: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 710: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x300e M_Data:0x3099 IR_Exec:0xe9db pcout:0x300e ACTUAL: sr1:0x7 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x300e M_Data:0x3099 IR_Exec:0xe9db pcout:0x300e 
# UVM_INFO @ 710: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 710: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2f33 VSR2:0x3099 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2f33 VSR2:0x3099 enable_writeback_status:0x1 
# UVM_INFO @ 710: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 710: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 710: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 710: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 710: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 720: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 720: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3038 pc:0x3037 instrmem_rd:0x1 ACTUAL: npc:0x3037 pc:0x3036 instrmem_rd:0x1 
# UVM_INFO @ 720: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 720: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x1f3 instruction:0xeff3 npc_in:0x3037 
# UVM_INFO @ 720: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3036 ir_var:0xeaf0 
# UVM_INFO @ 720: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3036 ir_var:0xeaf0 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3036 ir_var:0xeaf0 
# UVM_INFO @ 720: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 720: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x303c M_Data:0x3099 IR_Exec:0xe808 pcout:0x303c ACTUAL: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x303c M_Data:0x3099 IR_Exec:0xe808 pcout:0x303c 
# UVM_INFO @ 720: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 720: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3099 VSR2:0x3099 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3099 VSR2:0x3099 enable_writeback_status:0x1 
# UVM_INFO @ 720: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 720: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 720: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 720: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 720: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 730: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 730: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3039 pc:0x3038 instrmem_rd:0x1 ACTUAL: npc:0x3038 pc:0x3037 instrmem_rd:0x1 
# UVM_INFO @ 730: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 730: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x4 pcoffset9:0x043 instruction:0xe843 npc_in:0x3038 
# UVM_INFO @ 730: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3037 ir_var:0xeff3 
# UVM_INFO @ 730: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3037 ir_var:0xeff3 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3037 ir_var:0xeff3 
# UVM_INFO @ 730: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 730: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3125 M_Data:0x3099 IR_Exec:0xeaf0 pcout:0x3125 ACTUAL: sr1:0x3 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3125 M_Data:0x3099 IR_Exec:0xeaf0 pcout:0x3125 
# UVM_INFO @ 730: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 730: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3044 VSR2:0x3099 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3044 VSR2:0x3099 enable_writeback_status:0x1 
# UVM_INFO @ 730: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 730: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 730: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 730: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 730: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 740: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 740: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303a pc:0x3039 instrmem_rd:0x1 ACTUAL: npc:0x3039 pc:0x3038 instrmem_rd:0x1 
# UVM_INFO @ 740: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 740: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x0dc instruction:0xe2dc npc_in:0x3039 
# UVM_INFO @ 740: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3038 ir_var:0xe843 
# UVM_INFO @ 740: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3038 ir_var:0xe843 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3038 ir_var:0xe843 
# UVM_INFO @ 740: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 740: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3029 M_Data:0x3099 IR_Exec:0xeff3 pcout:0x3029 ACTUAL: sr1:0x7 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3029 M_Data:0x3099 IR_Exec:0xeff3 pcout:0x3029 
# UVM_INFO @ 740: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 740: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2f33 VSR2:0x3099 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2f33 VSR2:0x3099 enable_writeback_status:0x1 
# UVM_INFO @ 740: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 740: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 740: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 740: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 740: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 750: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 750: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303b pc:0x303a instrmem_rd:0x1 ACTUAL: npc:0x303a pc:0x3039 instrmem_rd:0x1 
# UVM_INFO @ 750: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 750: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x0cb instruction:0xe2cb npc_in:0x303a 
# UVM_INFO @ 750: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3039 ir_var:0xe2dc 
# UVM_INFO @ 750: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3039 ir_var:0xe2dc ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3039 ir_var:0xe2dc 
# UVM_INFO @ 750: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 750: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x307a M_Data:0x3099 IR_Exec:0xe843 pcout:0x307a ACTUAL: sr1:0x1 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x307a M_Data:0x3099 IR_Exec:0xe843 pcout:0x307a 
# UVM_INFO @ 750: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 750: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fb7 VSR2:0x3099 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fb7 VSR2:0x3099 enable_writeback_status:0x1 
# UVM_INFO @ 750: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 750: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 750: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 750: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 750: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 760: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 760: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303c pc:0x303b instrmem_rd:0x1 ACTUAL: npc:0x303b pc:0x303a instrmem_rd:0x1 
# UVM_INFO @ 760: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 760: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x03f instruction:0xea3f npc_in:0x303b 
# UVM_INFO @ 760: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x303a ir_var:0xe2cb 
# UVM_INFO @ 760: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x303a ir_var:0xe2cb ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x303a ir_var:0xe2cb 
# UVM_INFO @ 760: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 760: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3114 M_Data:0x3099 IR_Exec:0xe2dc pcout:0x3114 ACTUAL: sr1:0x3 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3114 M_Data:0x3099 IR_Exec:0xe2dc pcout:0x3114 
# UVM_INFO @ 760: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 760: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3044 VSR2:0x3099 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3044 VSR2:0x3099 enable_writeback_status:0x1 
# UVM_INFO @ 760: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 760: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 760: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 760: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 760: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 770: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 770: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303d pc:0x303c instrmem_rd:0x1 ACTUAL: npc:0x303c pc:0x303b instrmem_rd:0x1 
# UVM_INFO @ 770: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 770: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x1c4 instruction:0xe1c4 npc_in:0x303c 
# UVM_INFO @ 770: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x303b ir_var:0xea3f 
# UVM_INFO @ 770: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x303b ir_var:0xea3f ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x303b ir_var:0xea3f 
# UVM_INFO @ 770: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 770: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3104 M_Data:0x3099 IR_Exec:0xe2cb pcout:0x3104 ACTUAL: sr1:0x3 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3104 M_Data:0x3099 IR_Exec:0xe2cb pcout:0x3104 
# UVM_INFO @ 770: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 770: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3044 VSR2:0x3099 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3044 VSR2:0x3099 enable_writeback_status:0x1 
# UVM_INFO @ 770: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 770: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 770: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 770: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 770: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 780: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 780: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303e pc:0x303d instrmem_rd:0x1 ACTUAL: npc:0x303d pc:0x303c instrmem_rd:0x1 
# UVM_INFO @ 780: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 780: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x1d7 instruction:0xe1d7 npc_in:0x303d 
# UVM_INFO @ 780: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x303c ir_var:0xe1c4 
# UVM_INFO @ 780: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x303c ir_var:0xe1c4 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x303c ir_var:0xe1c4 
# UVM_INFO @ 780: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 780: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3079 M_Data:0x3099 IR_Exec:0xea3f pcout:0x3079 ACTUAL: sr1:0x0 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3079 M_Data:0x3099 IR_Exec:0xea3f pcout:0x3079 
# UVM_INFO @ 780: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 780: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3099 VSR2:0x3099 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3099 VSR2:0x3099 enable_writeback_status:0x1 
# UVM_INFO @ 780: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 780: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 780: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 780: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 780: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 790: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 790: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x303f pc:0x303e instrmem_rd:0x1 ACTUAL: npc:0x303e pc:0x303d instrmem_rd:0x1 
# UVM_INFO @ 790: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 790: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x074 instruction:0xee74 npc_in:0x303e 
# UVM_INFO @ 790: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x303d ir_var:0xe1d7 
# UVM_INFO @ 790: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x303d ir_var:0xe1d7 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x303d ir_var:0xe1d7 
# UVM_INFO @ 790: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 790: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fff M_Data:0x3099 IR_Exec:0xe1c4 pcout:0x2fff ACTUAL: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fff M_Data:0x3099 IR_Exec:0xe1c4 pcout:0x2fff 
# UVM_INFO @ 790: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 790: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3029 VSR2:0x3099 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3029 VSR2:0x3099 enable_writeback_status:0x1 
# UVM_INFO @ 790: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 790: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 790: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 790: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 790: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 800: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 800: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3040 pc:0x303f instrmem_rd:0x1 ACTUAL: npc:0x303f pc:0x303e instrmem_rd:0x1 
# UVM_INFO @ 800: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 800: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x16a instruction:0xed6a npc_in:0x303f 
# UVM_INFO @ 800: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x303e ir_var:0xee74 
# UVM_INFO @ 800: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x303e ir_var:0xee74 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x303e ir_var:0xee74 
# UVM_INFO @ 800: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 800: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3013 M_Data:0x3099 IR_Exec:0xe1d7 pcout:0x3013 ACTUAL: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3013 M_Data:0x3099 IR_Exec:0xe1d7 pcout:0x3013 
# UVM_INFO @ 800: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 800: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3029 VSR2:0x3099 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3029 VSR2:0x3099 enable_writeback_status:0x1 
# UVM_INFO @ 800: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 800: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 800: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 800: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 800: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 810: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 810: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3041 pc:0x3040 instrmem_rd:0x1 ACTUAL: npc:0x3040 pc:0x303f instrmem_rd:0x1 
# UVM_INFO @ 810: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 810: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x4 pcoffset9:0x05b instruction:0xe85b npc_in:0x3040 
# UVM_INFO @ 810: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x303f ir_var:0xed6a 
# UVM_INFO @ 810: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x303f ir_var:0xed6a ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x303f ir_var:0xed6a 
# UVM_INFO @ 810: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 810: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30b1 M_Data:0x2fff IR_Exec:0xee74 pcout:0x30b1 ACTUAL: sr1:0x1 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30b1 M_Data:0x2fff IR_Exec:0xee74 pcout:0x30b1 
# UVM_INFO @ 810: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 810: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3104 VSR2:0x2fff enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3104 VSR2:0x2fff enable_writeback_status:0x1 
# UVM_INFO @ 810: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 810: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 810: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 810: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 810: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 820: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 820: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3042 pc:0x3041 instrmem_rd:0x1 ACTUAL: npc:0x3041 pc:0x3040 instrmem_rd:0x1 
# UVM_INFO @ 820: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 820: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x4 pcoffset9:0x005 instruction:0xe805 npc_in:0x3041 
# UVM_INFO @ 820: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3040 ir_var:0xe85b 
# UVM_INFO @ 820: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3040 ir_var:0xe85b ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3040 ir_var:0xe85b 
# UVM_INFO @ 820: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 820: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fa8 M_Data:0x3013 IR_Exec:0xed6a pcout:0x2fa8 ACTUAL: sr1:0x5 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fa8 M_Data:0x3013 IR_Exec:0xed6a pcout:0x2fa8 
# UVM_INFO @ 820: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 820: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3079 VSR2:0x3013 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3079 VSR2:0x3013 enable_writeback_status:0x1 
# UVM_INFO @ 820: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 820: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 820: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 820: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 820: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 830: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 830: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3043 pc:0x3042 instrmem_rd:0x1 ACTUAL: npc:0x3042 pc:0x3041 instrmem_rd:0x1 
# UVM_INFO @ 830: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 830: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x131 instruction:0xe331 npc_in:0x3042 
# UVM_INFO @ 830: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3041 ir_var:0xe805 
# UVM_INFO @ 830: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3041 ir_var:0xe805 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3041 ir_var:0xe805 
# UVM_INFO @ 830: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 830: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x309a M_Data:0x3013 IR_Exec:0xe85b pcout:0x309a ACTUAL: sr1:0x1 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x309a M_Data:0x3013 IR_Exec:0xe85b pcout:0x309a 
# UVM_INFO @ 830: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 830: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3104 VSR2:0x3013 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3104 VSR2:0x3013 enable_writeback_status:0x1 
# UVM_INFO @ 830: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 830: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 830: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 830: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 830: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 840: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 840: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3044 pc:0x3043 instrmem_rd:0x1 ACTUAL: npc:0x3043 pc:0x3042 instrmem_rd:0x1 
# UVM_INFO @ 840: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 840: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x18f instruction:0xef8f npc_in:0x3043 
# UVM_INFO @ 840: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3042 ir_var:0xe331 
# UVM_INFO @ 840: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3042 ir_var:0xe331 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3042 ir_var:0xe331 
# UVM_INFO @ 840: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 840: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3045 M_Data:0x3013 IR_Exec:0xe805 pcout:0x3045 ACTUAL: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3045 M_Data:0x3013 IR_Exec:0xe805 pcout:0x3045 
# UVM_INFO @ 840: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 840: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3013 VSR2:0x3013 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3013 VSR2:0x3013 enable_writeback_status:0x1 
# UVM_INFO @ 840: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 840: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 840: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 840: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 840: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 850: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 850: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3045 pc:0x3044 instrmem_rd:0x1 ACTUAL: npc:0x3044 pc:0x3043 instrmem_rd:0x1 
# UVM_INFO @ 850: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 850: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x132 instruction:0xe532 npc_in:0x3044 
# UVM_INFO @ 850: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3043 ir_var:0xef8f 
# UVM_INFO @ 850: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3043 ir_var:0xef8f ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3043 ir_var:0xef8f 
# UVM_INFO @ 850: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 850: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f72 M_Data:0x3013 IR_Exec:0xe331 pcout:0x2f72 ACTUAL: sr1:0x4 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f72 M_Data:0x3013 IR_Exec:0xe331 pcout:0x2f72 
# UVM_INFO @ 850: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 850: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x309a VSR2:0x3013 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x309a VSR2:0x3013 enable_writeback_status:0x1 
# UVM_INFO @ 850: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 850: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 850: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 850: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 850: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 860: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 860: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3046 pc:0x3045 instrmem_rd:0x1 ACTUAL: npc:0x3045 pc:0x3044 instrmem_rd:0x1 
# UVM_INFO @ 860: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 860: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x062 instruction:0xe062 npc_in:0x3045 
# UVM_INFO @ 860: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3044 ir_var:0xe532 
# UVM_INFO @ 860: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3044 ir_var:0xe532 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3044 ir_var:0xe532 
# UVM_INFO @ 860: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 860: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fd1 M_Data:0x3013 IR_Exec:0xef8f pcout:0x2fd1 ACTUAL: sr1:0x6 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fd1 M_Data:0x3013 IR_Exec:0xef8f pcout:0x2fd1 
# UVM_INFO @ 860: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 860: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fa8 VSR2:0x3013 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fa8 VSR2:0x3013 enable_writeback_status:0x1 
# UVM_INFO @ 860: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 860: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 860: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 860: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 860: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 870: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 870: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3047 pc:0x3046 instrmem_rd:0x1 ACTUAL: npc:0x3046 pc:0x3045 instrmem_rd:0x1 
# UVM_INFO @ 870: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 870: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x180 instruction:0xeb80 npc_in:0x3046 
# UVM_INFO @ 870: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3045 ir_var:0xe062 
# UVM_INFO @ 870: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3045 ir_var:0xe062 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3045 ir_var:0xe062 
# UVM_INFO @ 870: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 870: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f75 M_Data:0x3013 IR_Exec:0xe532 pcout:0x2f75 ACTUAL: sr1:0x4 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f75 M_Data:0x3013 IR_Exec:0xe532 pcout:0x2f75 
# UVM_INFO @ 870: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 870: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3045 VSR2:0x3013 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3045 VSR2:0x3013 enable_writeback_status:0x1 
# UVM_INFO @ 870: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 870: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 870: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 870: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 870: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 880: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 880: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3048 pc:0x3047 instrmem_rd:0x1 ACTUAL: npc:0x3047 pc:0x3046 instrmem_rd:0x1 
# UVM_INFO @ 880: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 880: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x4 pcoffset9:0x006 instruction:0xe806 npc_in:0x3047 
# UVM_INFO @ 880: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3046 ir_var:0xeb80 
# UVM_INFO @ 880: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3046 ir_var:0xeb80 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3046 ir_var:0xeb80 
# UVM_INFO @ 880: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 880: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30a6 M_Data:0x3013 IR_Exec:0xe062 pcout:0x30a6 ACTUAL: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30a6 M_Data:0x3013 IR_Exec:0xe062 pcout:0x30a6 
# UVM_INFO @ 880: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 880: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2f72 VSR2:0x3013 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2f72 VSR2:0x3013 enable_writeback_status:0x1 
# UVM_INFO @ 880: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 880: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 880: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 880: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 880: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 890: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 890: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3049 pc:0x3048 instrmem_rd:0x1 ACTUAL: npc:0x3048 pc:0x3047 instrmem_rd:0x1 
# UVM_INFO @ 890: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 890: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x0f0 instruction:0xe4f0 npc_in:0x3048 
# UVM_INFO @ 890: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3047 ir_var:0xe806 
# UVM_INFO @ 890: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3047 ir_var:0xe806 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3047 ir_var:0xe806 
# UVM_INFO @ 890: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 890: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fc5 M_Data:0x3013 IR_Exec:0xeb80 pcout:0x2fc5 ACTUAL: sr1:0x6 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fc5 M_Data:0x3013 IR_Exec:0xeb80 pcout:0x2fc5 
# UVM_INFO @ 890: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 890: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fa8 VSR2:0x3013 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fa8 VSR2:0x3013 enable_writeback_status:0x1 
# UVM_INFO @ 890: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 890: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 890: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 890: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 890: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 900: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 900: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304a pc:0x3049 instrmem_rd:0x1 ACTUAL: npc:0x3049 pc:0x3048 instrmem_rd:0x1 
# UVM_INFO @ 900: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 900: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x07c instruction:0xee7c npc_in:0x3049 
# UVM_INFO @ 900: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3048 ir_var:0xe4f0 
# UVM_INFO @ 900: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3048 ir_var:0xe4f0 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3048 ir_var:0xe4f0 
# UVM_INFO @ 900: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 900: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x304c M_Data:0x30a6 IR_Exec:0xe806 pcout:0x304c ACTUAL: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x304c M_Data:0x30a6 IR_Exec:0xe806 pcout:0x304c 
# UVM_INFO @ 900: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 900: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x30a6 VSR2:0x30a6 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x30a6 VSR2:0x30a6 enable_writeback_status:0x1 
# UVM_INFO @ 900: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 900: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 900: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 900: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 900: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 910: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 910: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304b pc:0x304a instrmem_rd:0x1 ACTUAL: npc:0x304a pc:0x3049 instrmem_rd:0x1 
# UVM_INFO @ 910: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 910: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x1a3 instruction:0xe7a3 npc_in:0x304a 
# UVM_INFO @ 910: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3049 ir_var:0xee7c 
# UVM_INFO @ 910: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3049 ir_var:0xee7c ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3049 ir_var:0xee7c 
# UVM_INFO @ 910: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 910: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3137 M_Data:0x30a6 IR_Exec:0xe4f0 pcout:0x3137 ACTUAL: sr1:0x3 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3137 M_Data:0x30a6 IR_Exec:0xe4f0 pcout:0x3137 
# UVM_INFO @ 910: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 910: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3044 VSR2:0x30a6 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3044 VSR2:0x30a6 enable_writeback_status:0x1 
# UVM_INFO @ 910: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 910: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 910: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 910: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 910: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 920: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 920: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304c pc:0x304b instrmem_rd:0x1 ACTUAL: npc:0x304b pc:0x304a instrmem_rd:0x1 
# UVM_INFO @ 920: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 920: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x02c instruction:0xe62c npc_in:0x304b 
# UVM_INFO @ 920: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x304a ir_var:0xe7a3 
# UVM_INFO @ 920: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x304a ir_var:0xe7a3 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x304a ir_var:0xe7a3 
# UVM_INFO @ 920: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 920: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30c4 M_Data:0x30a6 IR_Exec:0xee7c pcout:0x30c4 ACTUAL: sr1:0x1 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30c4 M_Data:0x30a6 IR_Exec:0xee7c pcout:0x30c4 
# UVM_INFO @ 920: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 920: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2f72 VSR2:0x30a6 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2f72 VSR2:0x30a6 enable_writeback_status:0x1 
# UVM_INFO @ 920: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 920: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 920: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 920: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 920: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 930: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 930: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304d pc:0x304c instrmem_rd:0x1 ACTUAL: npc:0x304c pc:0x304b instrmem_rd:0x1 
# UVM_INFO @ 930: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 930: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x15d instruction:0xe75d npc_in:0x304c 
# UVM_INFO @ 930: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x304b ir_var:0xe62c 
# UVM_INFO @ 930: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x304b ir_var:0xe62c ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x304b ir_var:0xe62c 
# UVM_INFO @ 930: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 930: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fec M_Data:0x30a6 IR_Exec:0xe7a3 pcout:0x2fec ACTUAL: sr1:0x6 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fec M_Data:0x30a6 IR_Exec:0xe7a3 pcout:0x2fec 
# UVM_INFO @ 930: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 930: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fa8 VSR2:0x30a6 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fa8 VSR2:0x30a6 enable_writeback_status:0x1 
# UVM_INFO @ 930: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 930: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 930: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 930: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 930: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 940: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 940: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304e pc:0x304d instrmem_rd:0x1 ACTUAL: npc:0x304d pc:0x304c instrmem_rd:0x1 
# UVM_INFO @ 940: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 940: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x004 instruction:0xe204 npc_in:0x304d 
# UVM_INFO @ 940: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x304c ir_var:0xe75d 
# UVM_INFO @ 940: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x304c ir_var:0xe75d ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x304c ir_var:0xe75d 
# UVM_INFO @ 940: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 940: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3076 M_Data:0x30a6 IR_Exec:0xe62c pcout:0x3076 ACTUAL: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3076 M_Data:0x30a6 IR_Exec:0xe62c pcout:0x3076 
# UVM_INFO @ 940: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 940: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x30a6 VSR2:0x30a6 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x30a6 VSR2:0x30a6 enable_writeback_status:0x1 
# UVM_INFO @ 940: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 940: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 940: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 940: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 940: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 950: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 950: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x304f pc:0x304e instrmem_rd:0x1 ACTUAL: npc:0x304e pc:0x304d instrmem_rd:0x1 
# UVM_INFO @ 950: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 950: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x1b4 instruction:0xedb4 npc_in:0x304e 
# UVM_INFO @ 950: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x304d ir_var:0xe204 
# UVM_INFO @ 950: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x304d ir_var:0xe204 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x304d ir_var:0xe204 
# UVM_INFO @ 950: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 950: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fa8 M_Data:0x30a6 IR_Exec:0xe75d pcout:0x2fa8 ACTUAL: sr1:0x5 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fa8 M_Data:0x30a6 IR_Exec:0xe75d pcout:0x2fa8 
# UVM_INFO @ 950: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 950: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fc5 VSR2:0x30a6 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fc5 VSR2:0x30a6 enable_writeback_status:0x1 
# UVM_INFO @ 950: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 950: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 950: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 950: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 950: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 960: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 960: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3050 pc:0x304f instrmem_rd:0x1 ACTUAL: npc:0x304f pc:0x304e instrmem_rd:0x1 
# UVM_INFO @ 960: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 960: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x0a3 instruction:0xe2a3 npc_in:0x304f 
# UVM_INFO @ 960: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x304e ir_var:0xedb4 
# UVM_INFO @ 960: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x304e ir_var:0xedb4 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x304e ir_var:0xedb4 
# UVM_INFO @ 960: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 960: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3050 M_Data:0x30a6 IR_Exec:0xe204 pcout:0x3050 ACTUAL: sr1:0x0 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3050 M_Data:0x30a6 IR_Exec:0xe204 pcout:0x3050 
# UVM_INFO @ 960: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 960: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x30a6 VSR2:0x30a6 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x30a6 VSR2:0x30a6 enable_writeback_status:0x1 
# UVM_INFO @ 960: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 960: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 960: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 960: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 960: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 970: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 970: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3051 pc:0x3050 instrmem_rd:0x1 ACTUAL: npc:0x3050 pc:0x304f instrmem_rd:0x1 
# UVM_INFO @ 970: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 970: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x111 instruction:0xe111 npc_in:0x3050 
# UVM_INFO @ 970: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x304f ir_var:0xe2a3 
# UVM_INFO @ 970: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x304f ir_var:0xe2a3 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x304f ir_var:0xe2a3 
# UVM_INFO @ 970: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 970: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3001 M_Data:0x30a6 IR_Exec:0xedb4 pcout:0x3001 ACTUAL: sr1:0x6 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3001 M_Data:0x30a6 IR_Exec:0xedb4 pcout:0x3001 
# UVM_INFO @ 970: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 970: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fa8 VSR2:0x30a6 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fa8 VSR2:0x30a6 enable_writeback_status:0x1 
# UVM_INFO @ 970: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 970: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 970: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 970: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 970: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 980: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 980: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3052 pc:0x3051 instrmem_rd:0x1 ACTUAL: npc:0x3051 pc:0x3050 instrmem_rd:0x1 
# UVM_INFO @ 980: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 980: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x141 instruction:0xe541 npc_in:0x3051 
# UVM_INFO @ 980: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3050 ir_var:0xe111 
# UVM_INFO @ 980: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3050 ir_var:0xe111 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3050 ir_var:0xe111 
# UVM_INFO @ 980: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 980: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30f1 M_Data:0x30a6 IR_Exec:0xe2a3 pcout:0x30f1 ACTUAL: sr1:0x2 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30f1 M_Data:0x30a6 IR_Exec:0xe2a3 pcout:0x30f1 
# UVM_INFO @ 980: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 980: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3137 VSR2:0x30a6 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3137 VSR2:0x30a6 enable_writeback_status:0x1 
# UVM_INFO @ 980: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 980: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 980: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 980: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 980: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 990: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 990: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3053 pc:0x3052 instrmem_rd:0x1 ACTUAL: npc:0x3052 pc:0x3051 instrmem_rd:0x1 
# UVM_INFO @ 990: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 990: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x114 instruction:0xe314 npc_in:0x3052 
# UVM_INFO @ 990: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3051 ir_var:0xe541 
# UVM_INFO @ 990: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3051 ir_var:0xe541 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3051 ir_var:0xe541 
# UVM_INFO @ 990: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 990: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f60 M_Data:0x30a6 IR_Exec:0xe111 pcout:0x2f60 ACTUAL: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f60 M_Data:0x30a6 IR_Exec:0xe111 pcout:0x2f60 
# UVM_INFO @ 990: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 990: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x304c VSR2:0x30a6 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x304c VSR2:0x30a6 enable_writeback_status:0x1 
# UVM_INFO @ 990: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 990: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 990: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 990: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 990: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1000: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1000: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3054 pc:0x3053 instrmem_rd:0x1 ACTUAL: npc:0x3053 pc:0x3052 instrmem_rd:0x1 
# UVM_INFO @ 1000: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1000: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x4 pcoffset9:0x14f instruction:0xe94f npc_in:0x3053 
# UVM_INFO @ 1000: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3052 ir_var:0xe314 
# UVM_INFO @ 1000: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3052 ir_var:0xe314 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3052 ir_var:0xe314 
# UVM_INFO @ 1000: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1000: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f91 M_Data:0x30a6 IR_Exec:0xe541 pcout:0x2f91 ACTUAL: sr1:0x5 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f91 M_Data:0x30a6 IR_Exec:0xe541 pcout:0x2f91 
# UVM_INFO @ 1000: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1000: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fc5 VSR2:0x30a6 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fc5 VSR2:0x30a6 enable_writeback_status:0x1 
# UVM_INFO @ 1000: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1000: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1000: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1000: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1000: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1010: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1010: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3055 pc:0x3054 instrmem_rd:0x1 ACTUAL: npc:0x3054 pc:0x3053 instrmem_rd:0x1 
# UVM_INFO @ 1010: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1010: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x0a8 instruction:0xeaa8 npc_in:0x3054 
# UVM_INFO @ 1010: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3053 ir_var:0xe94f 
# UVM_INFO @ 1010: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3053 ir_var:0xe94f ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3053 ir_var:0xe94f 
# UVM_INFO @ 1010: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1010: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f65 M_Data:0x2f60 IR_Exec:0xe314 pcout:0x2f65 ACTUAL: sr1:0x4 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f65 M_Data:0x2f60 IR_Exec:0xe314 pcout:0x2f65 
# UVM_INFO @ 1010: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1010: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x304c VSR2:0x2f60 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x304c VSR2:0x2f60 enable_writeback_status:0x1 
# UVM_INFO @ 1010: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1010: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1010: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1010: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1010: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1020: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1020: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3056 pc:0x3055 instrmem_rd:0x1 ACTUAL: npc:0x3055 pc:0x3054 instrmem_rd:0x1 
# UVM_INFO @ 1020: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1020: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x0b7 instruction:0xeab7 npc_in:0x3055 
# UVM_INFO @ 1020: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3054 ir_var:0xeaa8 
# UVM_INFO @ 1020: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3054 ir_var:0xeaa8 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3054 ir_var:0xeaa8 
# UVM_INFO @ 1020: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1020: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fa1 M_Data:0x2f60 IR_Exec:0xe94f pcout:0x2fa1 ACTUAL: sr1:0x5 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fa1 M_Data:0x2f60 IR_Exec:0xe94f pcout:0x2fa1 
# UVM_INFO @ 1020: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1020: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fc5 VSR2:0x2f60 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fc5 VSR2:0x2f60 enable_writeback_status:0x1 
# UVM_INFO @ 1020: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1020: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1020: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1020: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1020: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1030: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1030: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3057 pc:0x3056 instrmem_rd:0x1 ACTUAL: npc:0x3056 pc:0x3055 instrmem_rd:0x1 
# UVM_INFO @ 1030: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1030: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x150 instruction:0xe750 npc_in:0x3056 
# UVM_INFO @ 1030: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3055 ir_var:0xeab7 
# UVM_INFO @ 1030: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3055 ir_var:0xeab7 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3055 ir_var:0xeab7 
# UVM_INFO @ 1030: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1030: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30fb M_Data:0x2f60 IR_Exec:0xeaa8 pcout:0x30fb ACTUAL: sr1:0x2 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30fb M_Data:0x2f60 IR_Exec:0xeaa8 pcout:0x30fb 
# UVM_INFO @ 1030: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1030: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2f91 VSR2:0x2f60 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2f91 VSR2:0x2f60 enable_writeback_status:0x1 
# UVM_INFO @ 1030: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1030: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1030: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1030: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1030: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1040: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1040: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3058 pc:0x3057 instrmem_rd:0x1 ACTUAL: npc:0x3057 pc:0x3056 instrmem_rd:0x1 
# UVM_INFO @ 1040: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1040: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x025 instruction:0xee25 npc_in:0x3057 
# UVM_INFO @ 1040: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3056 ir_var:0xe750 
# UVM_INFO @ 1040: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3056 ir_var:0xe750 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3056 ir_var:0xe750 
# UVM_INFO @ 1040: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1040: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x310b M_Data:0x2f60 IR_Exec:0xeab7 pcout:0x310b ACTUAL: sr1:0x2 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x310b M_Data:0x2f60 IR_Exec:0xeab7 pcout:0x310b 
# UVM_INFO @ 1040: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1040: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2f91 VSR2:0x2f60 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2f91 VSR2:0x2f60 enable_writeback_status:0x1 
# UVM_INFO @ 1040: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1040: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1040: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1040: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1040: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1050: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1050: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3059 pc:0x3058 instrmem_rd:0x1 ACTUAL: npc:0x3058 pc:0x3057 instrmem_rd:0x1 
# UVM_INFO @ 1050: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1050: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x121 instruction:0xed21 npc_in:0x3058 
# UVM_INFO @ 1050: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3057 ir_var:0xee25 
# UVM_INFO @ 1050: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3057 ir_var:0xee25 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3057 ir_var:0xee25 
# UVM_INFO @ 1050: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1050: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fa5 M_Data:0x2f60 IR_Exec:0xe750 pcout:0x2fa5 ACTUAL: sr1:0x5 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fa5 M_Data:0x2f60 IR_Exec:0xe750 pcout:0x2fa5 
# UVM_INFO @ 1050: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1050: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x30fb VSR2:0x2f60 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x30fb VSR2:0x2f60 enable_writeback_status:0x1 
# UVM_INFO @ 1050: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1050: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1050: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1050: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1050: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1060: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1060: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305a pc:0x3059 instrmem_rd:0x1 ACTUAL: npc:0x3059 pc:0x3058 instrmem_rd:0x1 
# UVM_INFO @ 1060: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1060: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x008 instruction:0xe608 npc_in:0x3059 
# UVM_INFO @ 1060: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3058 ir_var:0xed21 
# UVM_INFO @ 1060: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3058 ir_var:0xed21 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3058 ir_var:0xed21 
# UVM_INFO @ 1060: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1060: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x307b M_Data:0x2f60 IR_Exec:0xee25 pcout:0x307b ACTUAL: sr1:0x0 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x307b M_Data:0x2f60 IR_Exec:0xee25 pcout:0x307b 
# UVM_INFO @ 1060: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1060: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2f60 VSR2:0x2f60 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2f60 VSR2:0x2f60 enable_writeback_status:0x1 
# UVM_INFO @ 1060: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1060: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1060: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1060: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1060: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1070: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1070: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305b pc:0x305a instrmem_rd:0x1 ACTUAL: npc:0x305a pc:0x3059 instrmem_rd:0x1 
# UVM_INFO @ 1070: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1070: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x013 instruction:0xe013 npc_in:0x305a 
# UVM_INFO @ 1070: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3059 ir_var:0xe608 
# UVM_INFO @ 1070: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3059 ir_var:0xe608 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3059 ir_var:0xe608 
# UVM_INFO @ 1070: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1070: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f78 M_Data:0x2f60 IR_Exec:0xed21 pcout:0x2f78 ACTUAL: sr1:0x4 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f78 M_Data:0x2f60 IR_Exec:0xed21 pcout:0x2f78 
# UVM_INFO @ 1070: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1070: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fa1 VSR2:0x2f60 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fa1 VSR2:0x2f60 enable_writeback_status:0x1 
# UVM_INFO @ 1070: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1070: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1070: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1070: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1070: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1080: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1080: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305c pc:0x305b instrmem_rd:0x1 ACTUAL: npc:0x305b pc:0x305a instrmem_rd:0x1 
# UVM_INFO @ 1080: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1080: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x103 instruction:0xe503 npc_in:0x305b 
# UVM_INFO @ 1080: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x305a ir_var:0xe013 
# UVM_INFO @ 1080: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x305a ir_var:0xe013 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x305a ir_var:0xe013 
# UVM_INFO @ 1080: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1080: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3060 M_Data:0x2f60 IR_Exec:0xe608 pcout:0x3060 ACTUAL: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3060 M_Data:0x2f60 IR_Exec:0xe608 pcout:0x3060 
# UVM_INFO @ 1080: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1080: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2f60 VSR2:0x2f60 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2f60 VSR2:0x2f60 enable_writeback_status:0x1 
# UVM_INFO @ 1080: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1080: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1080: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1080: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1080: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1090: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1090: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305d pc:0x305c instrmem_rd:0x1 ACTUAL: npc:0x305c pc:0x305b instrmem_rd:0x1 
# UVM_INFO @ 1090: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1090: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x092 instruction:0xe092 npc_in:0x305c 
# UVM_INFO @ 1090: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x305b ir_var:0xe503 
# UVM_INFO @ 1090: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x305b ir_var:0xe503 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x305b ir_var:0xe503 
# UVM_INFO @ 1090: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1090: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x306c M_Data:0x2f60 IR_Exec:0xe013 pcout:0x306c ACTUAL: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x306c M_Data:0x2f60 IR_Exec:0xe013 pcout:0x306c 
# UVM_INFO @ 1090: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1090: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2f60 VSR2:0x2f60 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2f60 VSR2:0x2f60 enable_writeback_status:0x1 
# UVM_INFO @ 1090: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1090: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1090: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1090: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1090: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1100: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1100: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305e pc:0x305d instrmem_rd:0x1 ACTUAL: npc:0x305d pc:0x305c instrmem_rd:0x1 
# UVM_INFO @ 1100: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1100: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x0d0 instruction:0xeed0 npc_in:0x305d 
# UVM_INFO @ 1100: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x305c ir_var:0xe092 
# UVM_INFO @ 1100: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x305c ir_var:0xe092 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x305c ir_var:0xe092 
# UVM_INFO @ 1100: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1100: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f5d M_Data:0x2f60 IR_Exec:0xe503 pcout:0x2f5d ACTUAL: sr1:0x4 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f5d M_Data:0x2f60 IR_Exec:0xe503 pcout:0x2f5d 
# UVM_INFO @ 1100: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1100: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fa1 VSR2:0x2f60 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fa1 VSR2:0x2f60 enable_writeback_status:0x1 
# UVM_INFO @ 1100: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1100: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1100: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1100: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1100: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1110: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1110: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x305f pc:0x305e instrmem_rd:0x1 ACTUAL: npc:0x305e pc:0x305d instrmem_rd:0x1 
# UVM_INFO @ 1110: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1110: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x1f4 instruction:0xe3f4 npc_in:0x305e 
# UVM_INFO @ 1110: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x305d ir_var:0xeed0 
# UVM_INFO @ 1110: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x305d ir_var:0xeed0 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x305d ir_var:0xeed0 
# UVM_INFO @ 1110: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1110: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30ed M_Data:0x306c IR_Exec:0xe092 pcout:0x30ed ACTUAL: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30ed M_Data:0x306c IR_Exec:0xe092 pcout:0x30ed 
# UVM_INFO @ 1110: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1110: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2f91 VSR2:0x306c enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2f91 VSR2:0x306c enable_writeback_status:0x1 
# UVM_INFO @ 1110: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1110: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1110: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1110: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1110: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1120: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1120: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3060 pc:0x305f instrmem_rd:0x1 ACTUAL: npc:0x305f pc:0x305e instrmem_rd:0x1 
# UVM_INFO @ 1120: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1120: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x073 instruction:0xee73 npc_in:0x305f 
# UVM_INFO @ 1120: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x305e ir_var:0xe3f4 
# UVM_INFO @ 1120: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x305e ir_var:0xe3f4 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x305e ir_var:0xe3f4 
# UVM_INFO @ 1120: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1120: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x312c M_Data:0x306c IR_Exec:0xeed0 pcout:0x312c ACTUAL: sr1:0x3 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x312c M_Data:0x306c IR_Exec:0xeed0 pcout:0x312c 
# UVM_INFO @ 1120: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1120: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3060 VSR2:0x306c enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3060 VSR2:0x306c enable_writeback_status:0x1 
# UVM_INFO @ 1120: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1120: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1120: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1120: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1120: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1130: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1130: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3061 pc:0x3060 instrmem_rd:0x1 ACTUAL: npc:0x3060 pc:0x305f instrmem_rd:0x1 
# UVM_INFO @ 1130: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1130: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x0ab instruction:0xe6ab npc_in:0x3060 
# UVM_INFO @ 1130: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x305f ir_var:0xee73 
# UVM_INFO @ 1130: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x305f ir_var:0xee73 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x305f ir_var:0xee73 
# UVM_INFO @ 1130: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1130: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3051 M_Data:0x30ed IR_Exec:0xe3f4 pcout:0x3051 ACTUAL: sr1:0x7 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3051 M_Data:0x30ed IR_Exec:0xe3f4 pcout:0x3051 
# UVM_INFO @ 1130: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1130: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x307b VSR2:0x30ed enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x307b VSR2:0x30ed enable_writeback_status:0x1 
# UVM_INFO @ 1130: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1130: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1130: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1130: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1130: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1140: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1140: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3062 pc:0x3061 instrmem_rd:0x1 ACTUAL: npc:0x3061 pc:0x3060 instrmem_rd:0x1 
# UVM_INFO @ 1140: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1140: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x0e5 instruction:0xe2e5 npc_in:0x3061 
# UVM_INFO @ 1140: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3060 ir_var:0xe6ab 
# UVM_INFO @ 1140: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3060 ir_var:0xe6ab ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3060 ir_var:0xe6ab 
# UVM_INFO @ 1140: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1140: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30d1 M_Data:0x30ed IR_Exec:0xee73 pcout:0x30d1 ACTUAL: sr1:0x1 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30d1 M_Data:0x30ed IR_Exec:0xee73 pcout:0x30d1 
# UVM_INFO @ 1140: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1140: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2f65 VSR2:0x30ed enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2f65 VSR2:0x30ed enable_writeback_status:0x1 
# UVM_INFO @ 1140: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1140: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1140: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1140: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1140: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1150: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1150: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3063 pc:0x3062 instrmem_rd:0x1 ACTUAL: npc:0x3062 pc:0x3061 instrmem_rd:0x1 
# UVM_INFO @ 1150: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1150: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x02e instruction:0xe42e npc_in:0x3062 
# UVM_INFO @ 1150: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3061 ir_var:0xe2e5 
# UVM_INFO @ 1150: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3061 ir_var:0xe2e5 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3061 ir_var:0xe2e5 
# UVM_INFO @ 1150: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1150: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x310a M_Data:0x30ed IR_Exec:0xe6ab pcout:0x310a ACTUAL: sr1:0x2 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x310a M_Data:0x30ed IR_Exec:0xe6ab pcout:0x310a 
# UVM_INFO @ 1150: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1150: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2f5d VSR2:0x30ed enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2f5d VSR2:0x30ed enable_writeback_status:0x1 
# UVM_INFO @ 1150: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1150: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1150: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1150: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1150: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1160: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1160: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3064 pc:0x3063 instrmem_rd:0x1 ACTUAL: npc:0x3063 pc:0x3062 instrmem_rd:0x1 
# UVM_INFO @ 1160: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1160: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x106 instruction:0xef06 npc_in:0x3063 
# UVM_INFO @ 1160: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3062 ir_var:0xe42e 
# UVM_INFO @ 1160: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3062 ir_var:0xe42e ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3062 ir_var:0xe42e 
# UVM_INFO @ 1160: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1160: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3145 M_Data:0x30ed IR_Exec:0xe2e5 pcout:0x3145 ACTUAL: sr1:0x3 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3145 M_Data:0x30ed IR_Exec:0xe2e5 pcout:0x3145 
# UVM_INFO @ 1160: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1160: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3060 VSR2:0x30ed enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3060 VSR2:0x30ed enable_writeback_status:0x1 
# UVM_INFO @ 1160: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1160: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1160: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1160: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1160: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1170: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1170: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3065 pc:0x3064 instrmem_rd:0x1 ACTUAL: npc:0x3064 pc:0x3063 instrmem_rd:0x1 
# UVM_INFO @ 1170: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1170: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x02d instruction:0xee2d npc_in:0x3064 
# UVM_INFO @ 1170: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3063 ir_var:0xef06 
# UVM_INFO @ 1170: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3063 ir_var:0xef06 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3063 ir_var:0xef06 
# UVM_INFO @ 1170: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1170: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x308f M_Data:0x30ed IR_Exec:0xe42e pcout:0x308f ACTUAL: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x308f M_Data:0x30ed IR_Exec:0xe42e pcout:0x308f 
# UVM_INFO @ 1170: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1170: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x30ed VSR2:0x30ed enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x30ed VSR2:0x30ed enable_writeback_status:0x1 
# UVM_INFO @ 1170: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1170: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1170: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1170: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1170: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1180: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1180: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3066 pc:0x3065 instrmem_rd:0x1 ACTUAL: npc:0x3065 pc:0x3064 instrmem_rd:0x1 
# UVM_INFO @ 1180: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1180: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x112 instruction:0xe112 npc_in:0x3065 
# UVM_INFO @ 1180: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3064 ir_var:0xee2d 
# UVM_INFO @ 1180: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3064 ir_var:0xee2d ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3064 ir_var:0xee2d 
# UVM_INFO @ 1180: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1180: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f68 M_Data:0x30ed IR_Exec:0xef06 pcout:0x2f68 ACTUAL: sr1:0x4 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f68 M_Data:0x30ed IR_Exec:0xef06 pcout:0x2f68 
# UVM_INFO @ 1180: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1180: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fa1 VSR2:0x30ed enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fa1 VSR2:0x30ed enable_writeback_status:0x1 
# UVM_INFO @ 1180: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1180: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1180: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1180: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1180: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1190: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1190: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3067 pc:0x3066 instrmem_rd:0x1 ACTUAL: npc:0x3066 pc:0x3065 instrmem_rd:0x1 
# UVM_INFO @ 1190: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1190: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x0cb instruction:0xeacb npc_in:0x3066 
# UVM_INFO @ 1190: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3065 ir_var:0xe112 
# UVM_INFO @ 1190: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3065 ir_var:0xe112 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3065 ir_var:0xe112 
# UVM_INFO @ 1190: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1190: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3090 M_Data:0x30ed IR_Exec:0xee2d pcout:0x3090 ACTUAL: sr1:0x0 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3090 M_Data:0x30ed IR_Exec:0xee2d pcout:0x3090 
# UVM_INFO @ 1190: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1190: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x30ed VSR2:0x30ed enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x30ed VSR2:0x30ed enable_writeback_status:0x1 
# UVM_INFO @ 1190: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1190: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1190: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1190: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1190: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1200: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1200: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3068 pc:0x3067 instrmem_rd:0x1 ACTUAL: npc:0x3067 pc:0x3066 instrmem_rd:0x1 
# UVM_INFO @ 1200: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1200: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x068 instruction:0xee68 npc_in:0x3067 
# UVM_INFO @ 1200: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3066 ir_var:0xeacb 
# UVM_INFO @ 1200: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3066 ir_var:0xeacb ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3066 ir_var:0xeacb 
# UVM_INFO @ 1200: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1200: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f76 M_Data:0x30ed IR_Exec:0xe112 pcout:0x2f76 ACTUAL: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f76 M_Data:0x30ed IR_Exec:0xe112 pcout:0x2f76 
# UVM_INFO @ 1200: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1200: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fa1 VSR2:0x30ed enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fa1 VSR2:0x30ed enable_writeback_status:0x1 
# UVM_INFO @ 1200: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1200: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1200: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1200: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1200: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1210: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1210: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3069 pc:0x3068 instrmem_rd:0x1 ACTUAL: npc:0x3068 pc:0x3067 instrmem_rd:0x1 
# UVM_INFO @ 1210: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1210: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x003 instruction:0xe003 npc_in:0x3068 
# UVM_INFO @ 1210: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3067 ir_var:0xee68 
# UVM_INFO @ 1210: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3067 ir_var:0xee68 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3067 ir_var:0xee68 
# UVM_INFO @ 1210: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1210: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3130 M_Data:0x30ed IR_Exec:0xeacb pcout:0x3130 ACTUAL: sr1:0x3 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3130 M_Data:0x30ed IR_Exec:0xeacb pcout:0x3130 
# UVM_INFO @ 1210: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1210: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x310a VSR2:0x30ed enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x310a VSR2:0x30ed enable_writeback_status:0x1 
# UVM_INFO @ 1210: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1210: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1210: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1210: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1210: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1220: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1220: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306a pc:0x3069 instrmem_rd:0x1 ACTUAL: npc:0x3069 pc:0x3068 instrmem_rd:0x1 
# UVM_INFO @ 1220: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1220: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x028 instruction:0xe428 npc_in:0x3069 
# UVM_INFO @ 1220: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3068 ir_var:0xe003 
# UVM_INFO @ 1220: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3068 ir_var:0xe003 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3068 ir_var:0xe003 
# UVM_INFO @ 1220: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1220: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30ce M_Data:0x2f76 IR_Exec:0xee68 pcout:0x30ce ACTUAL: sr1:0x1 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30ce M_Data:0x2f76 IR_Exec:0xee68 pcout:0x30ce 
# UVM_INFO @ 1220: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1220: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3145 VSR2:0x2f76 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3145 VSR2:0x2f76 enable_writeback_status:0x1 
# UVM_INFO @ 1220: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1220: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1220: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1220: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1220: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1230: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1230: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306b pc:0x306a instrmem_rd:0x1 ACTUAL: npc:0x306a pc:0x3069 instrmem_rd:0x1 
# UVM_INFO @ 1230: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1230: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x0ff instruction:0xecff npc_in:0x306a 
# UVM_INFO @ 1230: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3069 ir_var:0xe428 
# UVM_INFO @ 1230: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3069 ir_var:0xe428 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3069 ir_var:0xe428 
# UVM_INFO @ 1230: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1230: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x306a M_Data:0x2f76 IR_Exec:0xe003 pcout:0x306a ACTUAL: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x306a M_Data:0x2f76 IR_Exec:0xe003 pcout:0x306a 
# UVM_INFO @ 1230: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1230: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2f76 VSR2:0x2f76 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2f76 VSR2:0x2f76 enable_writeback_status:0x1 
# UVM_INFO @ 1230: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1230: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1230: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1230: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1230: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1240: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1240: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306c pc:0x306b instrmem_rd:0x1 ACTUAL: npc:0x306b pc:0x306a instrmem_rd:0x1 
# UVM_INFO @ 1240: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1240: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x131 instruction:0xe331 npc_in:0x306b 
# UVM_INFO @ 1240: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x306a ir_var:0xecff 
# UVM_INFO @ 1240: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x306a ir_var:0xecff ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x306a ir_var:0xecff 
# UVM_INFO @ 1240: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1240: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3090 M_Data:0x2f76 IR_Exec:0xe428 pcout:0x3090 ACTUAL: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3090 M_Data:0x2f76 IR_Exec:0xe428 pcout:0x3090 
# UVM_INFO @ 1240: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1240: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2f76 VSR2:0x2f76 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2f76 VSR2:0x2f76 enable_writeback_status:0x1 
# UVM_INFO @ 1240: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1240: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1240: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1240: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1240: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1250: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1250: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306d pc:0x306c instrmem_rd:0x1 ACTUAL: npc:0x306c pc:0x306b instrmem_rd:0x1 
# UVM_INFO @ 1250: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1250: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x1d6 instruction:0xe5d6 npc_in:0x306c 
# UVM_INFO @ 1250: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x306b ir_var:0xe331 
# UVM_INFO @ 1250: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x306b ir_var:0xe331 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x306b ir_var:0xe331 
# UVM_INFO @ 1250: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1250: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3168 M_Data:0x306a IR_Exec:0xecff pcout:0x3168 ACTUAL: sr1:0x3 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3168 M_Data:0x306a IR_Exec:0xecff pcout:0x3168 
# UVM_INFO @ 1250: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1250: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x310a VSR2:0x306a enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x310a VSR2:0x306a enable_writeback_status:0x1 
# UVM_INFO @ 1250: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1250: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1250: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1250: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1250: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1260: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1260: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306e pc:0x306d instrmem_rd:0x1 ACTUAL: npc:0x306d pc:0x306c instrmem_rd:0x1 
# UVM_INFO @ 1260: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1260: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x0de instruction:0xe6de npc_in:0x306d 
# UVM_INFO @ 1260: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x306c ir_var:0xe5d6 
# UVM_INFO @ 1260: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x306c ir_var:0xe5d6 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x306c ir_var:0xe5d6 
# UVM_INFO @ 1260: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1260: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f9b M_Data:0x306a IR_Exec:0xe331 pcout:0x2f9b ACTUAL: sr1:0x4 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f9b M_Data:0x306a IR_Exec:0xe331 pcout:0x2f9b 
# UVM_INFO @ 1260: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1260: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fa1 VSR2:0x306a enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fa1 VSR2:0x306a enable_writeback_status:0x1 
# UVM_INFO @ 1260: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1260: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1260: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1260: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1260: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1270: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1270: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x306f pc:0x306e instrmem_rd:0x1 ACTUAL: npc:0x306e pc:0x306d instrmem_rd:0x1 
# UVM_INFO @ 1270: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1270: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x4 pcoffset9:0x12d instruction:0xe92d npc_in:0x306e 
# UVM_INFO @ 1270: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x306d ir_var:0xe6de 
# UVM_INFO @ 1270: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x306d ir_var:0xe6de ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x306d ir_var:0xe6de 
# UVM_INFO @ 1270: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1270: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3041 M_Data:0x306a IR_Exec:0xe5d6 pcout:0x3041 ACTUAL: sr1:0x7 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3041 M_Data:0x306a IR_Exec:0xe5d6 pcout:0x3041 
# UVM_INFO @ 1270: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1270: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x30ce VSR2:0x306a enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x30ce VSR2:0x306a enable_writeback_status:0x1 
# UVM_INFO @ 1270: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1270: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1270: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1270: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1270: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1280: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1280: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3070 pc:0x306f instrmem_rd:0x1 ACTUAL: npc:0x306f pc:0x306e instrmem_rd:0x1 
# UVM_INFO @ 1280: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1280: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x01a instruction:0xe01a npc_in:0x306f 
# UVM_INFO @ 1280: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x306e ir_var:0xe92d 
# UVM_INFO @ 1280: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x306e ir_var:0xe92d ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x306e ir_var:0xe92d 
# UVM_INFO @ 1280: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1280: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x314a M_Data:0x306a IR_Exec:0xe6de pcout:0x314a ACTUAL: sr1:0x3 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x314a M_Data:0x306a IR_Exec:0xe6de pcout:0x314a 
# UVM_INFO @ 1280: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1280: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x310a VSR2:0x306a enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x310a VSR2:0x306a enable_writeback_status:0x1 
# UVM_INFO @ 1280: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1280: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1280: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1280: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1280: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1290: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1290: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3071 pc:0x3070 instrmem_rd:0x1 ACTUAL: npc:0x3070 pc:0x306f instrmem_rd:0x1 
# UVM_INFO @ 1290: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1290: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x03b instruction:0xe43b npc_in:0x3070 
# UVM_INFO @ 1290: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x306f ir_var:0xe01a 
# UVM_INFO @ 1290: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x306f ir_var:0xe01a ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x306f ir_var:0xe01a 
# UVM_INFO @ 1290: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1290: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f9a M_Data:0x306a IR_Exec:0xe92d pcout:0x2f9a ACTUAL: sr1:0x4 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f9a M_Data:0x306a IR_Exec:0xe92d pcout:0x2f9a 
# UVM_INFO @ 1290: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1290: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fa1 VSR2:0x306a enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fa1 VSR2:0x306a enable_writeback_status:0x1 
# UVM_INFO @ 1290: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1290: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1290: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1290: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1290: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1300: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1300: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3072 pc:0x3071 instrmem_rd:0x1 ACTUAL: npc:0x3071 pc:0x3070 instrmem_rd:0x1 
# UVM_INFO @ 1300: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1300: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x4 pcoffset9:0x030 instruction:0xe830 npc_in:0x3071 
# UVM_INFO @ 1300: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3070 ir_var:0xe43b 
# UVM_INFO @ 1300: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3070 ir_var:0xe43b ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3070 ir_var:0xe43b 
# UVM_INFO @ 1300: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1300: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3088 M_Data:0x306a IR_Exec:0xe01a pcout:0x3088 ACTUAL: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3088 M_Data:0x306a IR_Exec:0xe01a pcout:0x3088 
# UVM_INFO @ 1300: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1300: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x306a VSR2:0x306a enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x306a VSR2:0x306a enable_writeback_status:0x1 
# UVM_INFO @ 1300: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1300: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1300: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1300: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1300: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1310: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1310: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3073 pc:0x3072 instrmem_rd:0x1 ACTUAL: npc:0x3072 pc:0x3071 instrmem_rd:0x1 
# UVM_INFO @ 1310: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1310: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x19c instruction:0xe79c npc_in:0x3072 
# UVM_INFO @ 1310: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3071 ir_var:0xe830 
# UVM_INFO @ 1310: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3071 ir_var:0xe830 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3071 ir_var:0xe830 
# UVM_INFO @ 1310: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1310: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30aa M_Data:0x306a IR_Exec:0xe43b pcout:0x30aa ACTUAL: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30aa M_Data:0x306a IR_Exec:0xe43b pcout:0x30aa 
# UVM_INFO @ 1310: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1310: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x306a VSR2:0x306a enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x306a VSR2:0x306a enable_writeback_status:0x1 
# UVM_INFO @ 1310: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1310: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1310: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1310: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1310: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1320: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1320: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3074 pc:0x3073 instrmem_rd:0x1 ACTUAL: npc:0x3073 pc:0x3072 instrmem_rd:0x1 
# UVM_INFO @ 1320: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1320: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x154 instruction:0xef54 npc_in:0x3073 
# UVM_INFO @ 1320: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3072 ir_var:0xe79c 
# UVM_INFO @ 1320: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3072 ir_var:0xe79c ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3072 ir_var:0xe79c 
# UVM_INFO @ 1320: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1320: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30a0 M_Data:0x3088 IR_Exec:0xe830 pcout:0x30a0 ACTUAL: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30a0 M_Data:0x3088 IR_Exec:0xe830 pcout:0x30a0 
# UVM_INFO @ 1320: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1320: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3088 VSR2:0x3088 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3088 VSR2:0x3088 enable_writeback_status:0x1 
# UVM_INFO @ 1320: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1320: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1320: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1320: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1320: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1330: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1330: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3075 pc:0x3074 instrmem_rd:0x1 ACTUAL: npc:0x3074 pc:0x3073 instrmem_rd:0x1 
# UVM_INFO @ 1330: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1330: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x0e9 instruction:0xe6e9 npc_in:0x3074 
# UVM_INFO @ 1330: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3073 ir_var:0xef54 
# UVM_INFO @ 1330: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3073 ir_var:0xef54 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3073 ir_var:0xef54 
# UVM_INFO @ 1330: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1330: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x300d M_Data:0x3088 IR_Exec:0xe79c pcout:0x300d ACTUAL: sr1:0x6 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x300d M_Data:0x3088 IR_Exec:0xe79c pcout:0x300d 
# UVM_INFO @ 1330: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1330: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3168 VSR2:0x3088 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3168 VSR2:0x3088 enable_writeback_status:0x1 
# UVM_INFO @ 1330: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1330: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1330: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1330: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1330: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1340: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1340: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3076 pc:0x3075 instrmem_rd:0x1 ACTUAL: npc:0x3075 pc:0x3074 instrmem_rd:0x1 
# UVM_INFO @ 1340: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1340: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x0af instruction:0xecaf npc_in:0x3075 
# UVM_INFO @ 1340: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3074 ir_var:0xe6e9 
# UVM_INFO @ 1340: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3074 ir_var:0xe6e9 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3074 ir_var:0xe6e9 
# UVM_INFO @ 1340: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1340: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fc6 M_Data:0x3088 IR_Exec:0xef54 pcout:0x2fc6 ACTUAL: sr1:0x5 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fc6 M_Data:0x3088 IR_Exec:0xef54 pcout:0x2fc6 
# UVM_INFO @ 1340: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1340: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3130 VSR2:0x3088 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3130 VSR2:0x3088 enable_writeback_status:0x1 
# UVM_INFO @ 1340: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1340: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1340: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1340: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1340: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1350: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1350: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3077 pc:0x3076 instrmem_rd:0x1 ACTUAL: npc:0x3076 pc:0x3075 instrmem_rd:0x1 
# UVM_INFO @ 1350: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1350: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x05c instruction:0xe45c npc_in:0x3076 
# UVM_INFO @ 1350: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3075 ir_var:0xecaf 
# UVM_INFO @ 1350: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3075 ir_var:0xecaf ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3075 ir_var:0xecaf 
# UVM_INFO @ 1350: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1350: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x315c M_Data:0x3088 IR_Exec:0xe6e9 pcout:0x315c ACTUAL: sr1:0x3 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x315c M_Data:0x3088 IR_Exec:0xe6e9 pcout:0x315c 
# UVM_INFO @ 1350: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1350: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x300d VSR2:0x3088 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x300d VSR2:0x3088 enable_writeback_status:0x1 
# UVM_INFO @ 1350: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1350: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1350: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1350: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1350: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1360: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3078 pc:0x3077 instrmem_rd:0x1 ACTUAL: npc:0x3077 pc:0x3076 instrmem_rd:0x1 
# UVM_INFO @ 1360: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1360: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x180 instruction:0xed80 npc_in:0x3077 
# UVM_INFO @ 1360: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3076 ir_var:0xe45c 
# UVM_INFO @ 1360: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3076 ir_var:0xe45c ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3076 ir_var:0xe45c 
# UVM_INFO @ 1360: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1360: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3123 M_Data:0x3088 IR_Exec:0xecaf pcout:0x3123 ACTUAL: sr1:0x2 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3123 M_Data:0x3088 IR_Exec:0xecaf pcout:0x3123 
# UVM_INFO @ 1360: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1360: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x30aa VSR2:0x3088 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x30aa VSR2:0x3088 enable_writeback_status:0x1 
# UVM_INFO @ 1360: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1360: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1360: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1360: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1360: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1370: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1370: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3079 pc:0x3078 instrmem_rd:0x1 ACTUAL: npc:0x3078 pc:0x3077 instrmem_rd:0x1 
# UVM_INFO @ 1370: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1370: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x146 instruction:0xed46 npc_in:0x3078 
# UVM_INFO @ 1370: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3077 ir_var:0xed80 
# UVM_INFO @ 1370: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3077 ir_var:0xed80 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3077 ir_var:0xed80 
# UVM_INFO @ 1370: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1370: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30d1 M_Data:0x3088 IR_Exec:0xe45c pcout:0x30d1 ACTUAL: sr1:0x1 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30d1 M_Data:0x3088 IR_Exec:0xe45c pcout:0x30d1 
# UVM_INFO @ 1370: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1370: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2f9b VSR2:0x3088 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2f9b VSR2:0x3088 enable_writeback_status:0x1 
# UVM_INFO @ 1370: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1370: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1370: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1370: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1370: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1380: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1380: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307a pc:0x3079 instrmem_rd:0x1 ACTUAL: npc:0x3079 pc:0x3078 instrmem_rd:0x1 
# UVM_INFO @ 1380: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1380: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x0b4 instruction:0xe6b4 npc_in:0x3079 
# UVM_INFO @ 1380: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3078 ir_var:0xed46 
# UVM_INFO @ 1380: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3078 ir_var:0xed46 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3078 ir_var:0xed46 
# UVM_INFO @ 1380: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1380: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2ff6 M_Data:0x3088 IR_Exec:0xed80 pcout:0x2ff6 ACTUAL: sr1:0x6 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2ff6 M_Data:0x3088 IR_Exec:0xed80 pcout:0x2ff6 
# UVM_INFO @ 1380: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1380: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3123 VSR2:0x3088 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3123 VSR2:0x3088 enable_writeback_status:0x1 
# UVM_INFO @ 1380: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1380: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1380: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1380: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1380: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1390: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1390: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307b pc:0x307a instrmem_rd:0x1 ACTUAL: npc:0x307a pc:0x3079 instrmem_rd:0x1 
# UVM_INFO @ 1390: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1390: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x1b1 instruction:0xebb1 npc_in:0x307a 
# UVM_INFO @ 1390: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3079 ir_var:0xe6b4 
# UVM_INFO @ 1390: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3079 ir_var:0xe6b4 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3079 ir_var:0xe6b4 
# UVM_INFO @ 1390: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1390: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fbd M_Data:0x3088 IR_Exec:0xed46 pcout:0x2fbd ACTUAL: sr1:0x5 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fbd M_Data:0x3088 IR_Exec:0xed46 pcout:0x2fbd 
# UVM_INFO @ 1390: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1390: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3130 VSR2:0x3088 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3130 VSR2:0x3088 enable_writeback_status:0x1 
# UVM_INFO @ 1390: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1390: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1390: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1390: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1390: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1400: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1400: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307c pc:0x307b instrmem_rd:0x1 ACTUAL: npc:0x307b pc:0x307a instrmem_rd:0x1 
# UVM_INFO @ 1400: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1400: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x0c3 instruction:0xecc3 npc_in:0x307b 
# UVM_INFO @ 1400: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x307a ir_var:0xebb1 
# UVM_INFO @ 1400: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x307a ir_var:0xebb1 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x307a ir_var:0xebb1 
# UVM_INFO @ 1400: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1400: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x312c M_Data:0x3088 IR_Exec:0xe6b4 pcout:0x312c ACTUAL: sr1:0x2 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x312c M_Data:0x3088 IR_Exec:0xe6b4 pcout:0x312c 
# UVM_INFO @ 1400: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1400: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x30d1 VSR2:0x3088 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x30d1 VSR2:0x3088 enable_writeback_status:0x1 
# UVM_INFO @ 1400: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1400: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1400: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1400: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1400: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1410: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1410: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307d pc:0x307c instrmem_rd:0x1 ACTUAL: npc:0x307c pc:0x307b instrmem_rd:0x1 
# UVM_INFO @ 1410: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1410: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x0b9 instruction:0xe0b9 npc_in:0x307c 
# UVM_INFO @ 1410: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x307b ir_var:0xecc3 
# UVM_INFO @ 1410: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x307b ir_var:0xecc3 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x307b ir_var:0xecc3 
# UVM_INFO @ 1410: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1410: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x302a M_Data:0x3088 IR_Exec:0xebb1 pcout:0x302a ACTUAL: sr1:0x6 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x302a M_Data:0x3088 IR_Exec:0xebb1 pcout:0x302a 
# UVM_INFO @ 1410: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1410: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fbd VSR2:0x3088 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fbd VSR2:0x3088 enable_writeback_status:0x1 
# UVM_INFO @ 1410: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1410: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1410: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1410: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1410: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1420: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1420: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307e pc:0x307d instrmem_rd:0x1 ACTUAL: npc:0x307d pc:0x307c instrmem_rd:0x1 
# UVM_INFO @ 1420: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1420: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x010 instruction:0xe410 npc_in:0x307d 
# UVM_INFO @ 1420: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x307c ir_var:0xe0b9 
# UVM_INFO @ 1420: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x307c ir_var:0xe0b9 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x307c ir_var:0xe0b9 
# UVM_INFO @ 1420: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1420: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x313d M_Data:0x3088 IR_Exec:0xecc3 pcout:0x313d ACTUAL: sr1:0x3 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x313d M_Data:0x3088 IR_Exec:0xecc3 pcout:0x313d 
# UVM_INFO @ 1420: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1420: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x312c VSR2:0x3088 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x312c VSR2:0x3088 enable_writeback_status:0x1 
# UVM_INFO @ 1420: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1420: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1420: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1420: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1420: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1430: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1430: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x307f pc:0x307e instrmem_rd:0x1 ACTUAL: npc:0x307e pc:0x307d instrmem_rd:0x1 
# UVM_INFO @ 1430: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1430: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x00f instruction:0xe40f npc_in:0x307e 
# UVM_INFO @ 1430: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x307d ir_var:0xe410 
# UVM_INFO @ 1430: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x307d ir_var:0xe410 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x307d ir_var:0xe410 
# UVM_INFO @ 1430: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1430: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3134 M_Data:0x3088 IR_Exec:0xe0b9 pcout:0x3134 ACTUAL: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3134 M_Data:0x3088 IR_Exec:0xe0b9 pcout:0x3134 
# UVM_INFO @ 1430: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1430: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x30d1 VSR2:0x3088 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x30d1 VSR2:0x3088 enable_writeback_status:0x1 
# UVM_INFO @ 1430: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1430: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1430: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1430: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1430: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1440: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1440: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3080 pc:0x307f instrmem_rd:0x1 ACTUAL: npc:0x307f pc:0x307e instrmem_rd:0x1 
# UVM_INFO @ 1440: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1440: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x131 instruction:0xe131 npc_in:0x307f 
# UVM_INFO @ 1440: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x307e ir_var:0xe40f 
# UVM_INFO @ 1440: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x307e ir_var:0xe40f ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x307e ir_var:0xe40f 
# UVM_INFO @ 1440: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1440: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x308c M_Data:0x3088 IR_Exec:0xe410 pcout:0x308c ACTUAL: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x308c M_Data:0x3088 IR_Exec:0xe410 pcout:0x308c 
# UVM_INFO @ 1440: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1440: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3088 VSR2:0x3088 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3088 VSR2:0x3088 enable_writeback_status:0x1 
# UVM_INFO @ 1440: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1440: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1440: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1440: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1440: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1450: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1450: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3081 pc:0x3080 instrmem_rd:0x1 ACTUAL: npc:0x3080 pc:0x307f instrmem_rd:0x1 
# UVM_INFO @ 1450: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1450: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x1c4 instruction:0xedc4 npc_in:0x3080 
# UVM_INFO @ 1450: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x307f ir_var:0xe131 
# UVM_INFO @ 1450: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x307f ir_var:0xe131 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x307f ir_var:0xe131 
# UVM_INFO @ 1450: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1450: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x308c M_Data:0x3134 IR_Exec:0xe40f pcout:0x308c ACTUAL: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x308c M_Data:0x3134 IR_Exec:0xe40f pcout:0x308c 
# UVM_INFO @ 1450: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1450: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3134 VSR2:0x3134 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3134 VSR2:0x3134 enable_writeback_status:0x1 
# UVM_INFO @ 1450: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1450: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1450: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1450: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1450: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1460: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1460: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3082 pc:0x3081 instrmem_rd:0x1 ACTUAL: npc:0x3081 pc:0x3080 instrmem_rd:0x1 
# UVM_INFO @ 1460: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1460: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x1d6 instruction:0xe3d6 npc_in:0x3081 
# UVM_INFO @ 1460: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3080 ir_var:0xedc4 
# UVM_INFO @ 1460: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3080 ir_var:0xedc4 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3080 ir_var:0xedc4 
# UVM_INFO @ 1460: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1460: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2faf M_Data:0x3134 IR_Exec:0xe131 pcout:0x2faf ACTUAL: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2faf M_Data:0x3134 IR_Exec:0xe131 pcout:0x2faf 
# UVM_INFO @ 1460: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1460: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x30a0 VSR2:0x3134 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x30a0 VSR2:0x3134 enable_writeback_status:0x1 
# UVM_INFO @ 1460: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1460: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1460: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1460: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1460: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1470: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1470: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3083 pc:0x3082 instrmem_rd:0x1 ACTUAL: npc:0x3082 pc:0x3081 instrmem_rd:0x1 
# UVM_INFO @ 1470: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1470: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x1b3 instruction:0xefb3 npc_in:0x3082 
# UVM_INFO @ 1470: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3081 ir_var:0xe3d6 
# UVM_INFO @ 1470: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3081 ir_var:0xe3d6 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3081 ir_var:0xe3d6 
# UVM_INFO @ 1470: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1470: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3043 M_Data:0x3134 IR_Exec:0xedc4 pcout:0x3043 ACTUAL: sr1:0x7 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3043 M_Data:0x3134 IR_Exec:0xedc4 pcout:0x3043 
# UVM_INFO @ 1470: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1470: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fc6 VSR2:0x3134 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fc6 VSR2:0x3134 enable_writeback_status:0x1 
# UVM_INFO @ 1470: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1470: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1470: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1470: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1470: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1480: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1480: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3084 pc:0x3083 instrmem_rd:0x1 ACTUAL: npc:0x3083 pc:0x3082 instrmem_rd:0x1 
# UVM_INFO @ 1480: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1480: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x0e1 instruction:0xeae1 npc_in:0x3083 
# UVM_INFO @ 1480: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3082 ir_var:0xefb3 
# UVM_INFO @ 1480: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3082 ir_var:0xefb3 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3082 ir_var:0xefb3 
# UVM_INFO @ 1480: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1480: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3056 M_Data:0x2faf IR_Exec:0xe3d6 pcout:0x3056 ACTUAL: sr1:0x7 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3056 M_Data:0x2faf IR_Exec:0xe3d6 pcout:0x3056 
# UVM_INFO @ 1480: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1480: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fc6 VSR2:0x2faf enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fc6 VSR2:0x2faf enable_writeback_status:0x1 
# UVM_INFO @ 1480: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1480: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1480: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1480: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1480: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1490: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1490: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3085 pc:0x3084 instrmem_rd:0x1 ACTUAL: npc:0x3084 pc:0x3083 instrmem_rd:0x1 
# UVM_INFO @ 1490: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1490: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x4 pcoffset9:0x003 instruction:0xe803 npc_in:0x3084 
# UVM_INFO @ 1490: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3083 ir_var:0xeae1 
# UVM_INFO @ 1490: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3083 ir_var:0xeae1 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3083 ir_var:0xeae1 
# UVM_INFO @ 1490: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1490: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3034 M_Data:0x2faf IR_Exec:0xefb3 pcout:0x3034 ACTUAL: sr1:0x6 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3034 M_Data:0x2faf IR_Exec:0xefb3 pcout:0x3034 
# UVM_INFO @ 1490: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1490: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3043 VSR2:0x2faf enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3043 VSR2:0x2faf enable_writeback_status:0x1 
# UVM_INFO @ 1490: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1490: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1490: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1490: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1490: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1500: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1500: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3086 pc:0x3085 instrmem_rd:0x1 ACTUAL: npc:0x3085 pc:0x3084 instrmem_rd:0x1 
# UVM_INFO @ 1500: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1500: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x199 instruction:0xe599 npc_in:0x3085 
# UVM_INFO @ 1500: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3084 ir_var:0xe803 
# UVM_INFO @ 1500: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3084 ir_var:0xe803 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3084 ir_var:0xe803 
# UVM_INFO @ 1500: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1500: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3163 M_Data:0x2faf IR_Exec:0xeae1 pcout:0x3163 ACTUAL: sr1:0x3 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3163 M_Data:0x2faf IR_Exec:0xeae1 pcout:0x3163 
# UVM_INFO @ 1500: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1500: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x312c VSR2:0x2faf enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x312c VSR2:0x2faf enable_writeback_status:0x1 
# UVM_INFO @ 1500: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1500: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1500: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1500: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1500: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1510: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1510: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3087 pc:0x3086 instrmem_rd:0x1 ACTUAL: npc:0x3086 pc:0x3085 instrmem_rd:0x1 
# UVM_INFO @ 1510: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1510: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x173 instruction:0xe773 npc_in:0x3086 
# UVM_INFO @ 1510: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3085 ir_var:0xe599 
# UVM_INFO @ 1510: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3085 ir_var:0xe599 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3085 ir_var:0xe599 
# UVM_INFO @ 1510: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1510: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3086 M_Data:0x2faf IR_Exec:0xe803 pcout:0x3086 ACTUAL: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3086 M_Data:0x2faf IR_Exec:0xe803 pcout:0x3086 
# UVM_INFO @ 1510: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1510: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2faf VSR2:0x2faf enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2faf VSR2:0x2faf enable_writeback_status:0x1 
# UVM_INFO @ 1510: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1510: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1510: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1510: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1510: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1520: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1520: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3088 pc:0x3087 instrmem_rd:0x1 ACTUAL: npc:0x3087 pc:0x3086 instrmem_rd:0x1 
# UVM_INFO @ 1520: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1520: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x0c9 instruction:0xe0c9 npc_in:0x3087 
# UVM_INFO @ 1520: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3086 ir_var:0xe773 
# UVM_INFO @ 1520: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3086 ir_var:0xe773 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3086 ir_var:0xe773 
# UVM_INFO @ 1520: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1520: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x301d M_Data:0x2faf IR_Exec:0xe599 pcout:0x301d ACTUAL: sr1:0x6 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x301d M_Data:0x2faf IR_Exec:0xe599 pcout:0x301d 
# UVM_INFO @ 1520: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1520: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3043 VSR2:0x2faf enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3043 VSR2:0x2faf enable_writeback_status:0x1 
# UVM_INFO @ 1520: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1520: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1520: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1520: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1520: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1530: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1530: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3089 pc:0x3088 instrmem_rd:0x1 ACTUAL: npc:0x3088 pc:0x3087 instrmem_rd:0x1 
# UVM_INFO @ 1530: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1530: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x108 instruction:0xe508 npc_in:0x3088 
# UVM_INFO @ 1530: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3087 ir_var:0xe0c9 
# UVM_INFO @ 1530: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3087 ir_var:0xe0c9 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3087 ir_var:0xe0c9 
# UVM_INFO @ 1530: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1530: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2ff8 M_Data:0x2faf IR_Exec:0xe773 pcout:0x2ff8 ACTUAL: sr1:0x5 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2ff8 M_Data:0x2faf IR_Exec:0xe773 pcout:0x2ff8 
# UVM_INFO @ 1530: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1530: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3163 VSR2:0x2faf enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3163 VSR2:0x2faf enable_writeback_status:0x1 
# UVM_INFO @ 1530: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1530: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1530: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1530: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1530: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1540: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1540: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308a pc:0x3089 instrmem_rd:0x1 ACTUAL: npc:0x3089 pc:0x3088 instrmem_rd:0x1 
# UVM_INFO @ 1540: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1540: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x01a instruction:0xe41a npc_in:0x3089 
# UVM_INFO @ 1540: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3088 ir_var:0xe508 
# UVM_INFO @ 1540: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3088 ir_var:0xe508 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3088 ir_var:0xe508 
# UVM_INFO @ 1540: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1540: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x314f M_Data:0x2faf IR_Exec:0xe0c9 pcout:0x314f ACTUAL: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x314f M_Data:0x2faf IR_Exec:0xe0c9 pcout:0x314f 
# UVM_INFO @ 1540: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1540: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x312c VSR2:0x2faf enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x312c VSR2:0x2faf enable_writeback_status:0x1 
# UVM_INFO @ 1540: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1540: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1540: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1540: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1540: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1550: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1550: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308b pc:0x308a instrmem_rd:0x1 ACTUAL: npc:0x308a pc:0x3089 instrmem_rd:0x1 
# UVM_INFO @ 1550: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1550: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x12a instruction:0xe52a npc_in:0x308a 
# UVM_INFO @ 1550: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3089 ir_var:0xe41a 
# UVM_INFO @ 1550: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3089 ir_var:0xe41a ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3089 ir_var:0xe41a 
# UVM_INFO @ 1550: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1550: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f8f M_Data:0x2faf IR_Exec:0xe508 pcout:0x2f8f ACTUAL: sr1:0x4 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f8f M_Data:0x2faf IR_Exec:0xe508 pcout:0x2f8f 
# UVM_INFO @ 1550: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1550: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3086 VSR2:0x2faf enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3086 VSR2:0x2faf enable_writeback_status:0x1 
# UVM_INFO @ 1550: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1550: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1550: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1550: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1550: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1560: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1560: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308c pc:0x308b instrmem_rd:0x1 ACTUAL: npc:0x308b pc:0x308a instrmem_rd:0x1 
# UVM_INFO @ 1560: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1560: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x028 instruction:0xe028 npc_in:0x308b 
# UVM_INFO @ 1560: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x308a ir_var:0xe52a 
# UVM_INFO @ 1560: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x308a ir_var:0xe52a ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x308a ir_var:0xe52a 
# UVM_INFO @ 1560: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1560: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30a2 M_Data:0x314f IR_Exec:0xe41a pcout:0x30a2 ACTUAL: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30a2 M_Data:0x314f IR_Exec:0xe41a pcout:0x30a2 
# UVM_INFO @ 1560: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1560: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x314f VSR2:0x314f enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x314f VSR2:0x314f enable_writeback_status:0x1 
# UVM_INFO @ 1560: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1560: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1560: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1560: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1560: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1570: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1570: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308d pc:0x308c instrmem_rd:0x1 ACTUAL: npc:0x308c pc:0x308b instrmem_rd:0x1 
# UVM_INFO @ 1570: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1570: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x4 pcoffset9:0x169 instruction:0xe969 npc_in:0x308c 
# UVM_INFO @ 1570: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x308b ir_var:0xe028 
# UVM_INFO @ 1570: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x308b ir_var:0xe028 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x308b ir_var:0xe028 
# UVM_INFO @ 1570: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1570: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fb3 M_Data:0x314f IR_Exec:0xe52a pcout:0x2fb3 ACTUAL: sr1:0x4 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fb3 M_Data:0x314f IR_Exec:0xe52a pcout:0x2fb3 
# UVM_INFO @ 1570: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1570: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3086 VSR2:0x314f enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3086 VSR2:0x314f enable_writeback_status:0x1 
# UVM_INFO @ 1570: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1570: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1570: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1570: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1570: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1580: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1580: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308e pc:0x308d instrmem_rd:0x1 ACTUAL: npc:0x308d pc:0x308c instrmem_rd:0x1 
# UVM_INFO @ 1580: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1580: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x4 pcoffset9:0x0fe instruction:0xe8fe npc_in:0x308d 
# UVM_INFO @ 1580: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x308c ir_var:0xe969 
# UVM_INFO @ 1580: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x308c ir_var:0xe969 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x308c ir_var:0xe969 
# UVM_INFO @ 1580: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1580: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30b2 M_Data:0x314f IR_Exec:0xe028 pcout:0x30b2 ACTUAL: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30b2 M_Data:0x314f IR_Exec:0xe028 pcout:0x30b2 
# UVM_INFO @ 1580: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1580: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x314f VSR2:0x314f enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x314f VSR2:0x314f enable_writeback_status:0x1 
# UVM_INFO @ 1580: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1580: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1580: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1580: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1580: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1590: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1590: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x308f pc:0x308e instrmem_rd:0x1 ACTUAL: npc:0x308e pc:0x308d instrmem_rd:0x1 
# UVM_INFO @ 1590: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1590: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x166 instruction:0xeb66 npc_in:0x308e 
# UVM_INFO @ 1590: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x308d ir_var:0xe8fe 
# UVM_INFO @ 1590: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x308d ir_var:0xe8fe ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x308d ir_var:0xe8fe 
# UVM_INFO @ 1590: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1590: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2ff4 M_Data:0x314f IR_Exec:0xe969 pcout:0x2ff4 ACTUAL: sr1:0x5 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2ff4 M_Data:0x314f IR_Exec:0xe969 pcout:0x2ff4 
# UVM_INFO @ 1590: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1590: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3163 VSR2:0x314f enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3163 VSR2:0x314f enable_writeback_status:0x1 
# UVM_INFO @ 1590: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1590: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1590: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1590: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1590: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1600: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1600: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3090 pc:0x308f instrmem_rd:0x1 ACTUAL: npc:0x308f pc:0x308e instrmem_rd:0x1 
# UVM_INFO @ 1600: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1600: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x194 instruction:0xe394 npc_in:0x308f 
# UVM_INFO @ 1600: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x308e ir_var:0xeb66 
# UVM_INFO @ 1600: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x308e ir_var:0xeb66 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x308e ir_var:0xeb66 
# UVM_INFO @ 1600: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1600: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x318a M_Data:0x30b2 IR_Exec:0xe8fe pcout:0x318a ACTUAL: sr1:0x3 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x318a M_Data:0x30b2 IR_Exec:0xe8fe pcout:0x318a 
# UVM_INFO @ 1600: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1600: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2ff8 VSR2:0x30b2 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2ff8 VSR2:0x30b2 enable_writeback_status:0x1 
# UVM_INFO @ 1600: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1600: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1600: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1600: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1600: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1610: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1610: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3091 pc:0x3090 instrmem_rd:0x1 ACTUAL: npc:0x3090 pc:0x308f instrmem_rd:0x1 
# UVM_INFO @ 1610: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1610: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x4 pcoffset9:0x133 instruction:0xe933 npc_in:0x3090 
# UVM_INFO @ 1610: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x308f ir_var:0xe394 
# UVM_INFO @ 1610: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x308f ir_var:0xe394 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x308f ir_var:0xe394 
# UVM_INFO @ 1610: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1610: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2ff3 M_Data:0x30b2 IR_Exec:0xeb66 pcout:0x2ff3 ACTUAL: sr1:0x5 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2ff3 M_Data:0x30b2 IR_Exec:0xeb66 pcout:0x2ff3 
# UVM_INFO @ 1610: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1610: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3163 VSR2:0x30b2 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3163 VSR2:0x30b2 enable_writeback_status:0x1 
# UVM_INFO @ 1610: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1610: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1610: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1610: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1610: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1620: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1620: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3092 pc:0x3091 instrmem_rd:0x1 ACTUAL: npc:0x3091 pc:0x3090 instrmem_rd:0x1 
# UVM_INFO @ 1620: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1620: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x4 pcoffset9:0x0ce instruction:0xe8ce npc_in:0x3091 
# UVM_INFO @ 1620: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3090 ir_var:0xe933 
# UVM_INFO @ 1620: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3090 ir_var:0xe933 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3090 ir_var:0xe933 
# UVM_INFO @ 1620: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1620: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3022 M_Data:0x30b2 IR_Exec:0xe394 pcout:0x3022 ACTUAL: sr1:0x6 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3022 M_Data:0x30b2 IR_Exec:0xe394 pcout:0x3022 
# UVM_INFO @ 1620: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1620: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3043 VSR2:0x30b2 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3043 VSR2:0x30b2 enable_writeback_status:0x1 
# UVM_INFO @ 1620: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1620: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1620: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1620: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1620: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1630: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1630: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3093 pc:0x3092 instrmem_rd:0x1 ACTUAL: npc:0x3092 pc:0x3091 instrmem_rd:0x1 
# UVM_INFO @ 1630: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1630: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x08e instruction:0xe08e npc_in:0x3092 
# UVM_INFO @ 1630: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3091 ir_var:0xe8ce 
# UVM_INFO @ 1630: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3091 ir_var:0xe8ce ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3091 ir_var:0xe8ce 
# UVM_INFO @ 1630: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1630: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fc2 M_Data:0x30b2 IR_Exec:0xe933 pcout:0x2fc2 ACTUAL: sr1:0x4 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fc2 M_Data:0x30b2 IR_Exec:0xe933 pcout:0x2fc2 
# UVM_INFO @ 1630: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1630: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x318a VSR2:0x30b2 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x318a VSR2:0x30b2 enable_writeback_status:0x1 
# UVM_INFO @ 1630: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1630: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1630: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1630: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1630: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1640: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1640: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3094 pc:0x3093 instrmem_rd:0x1 ACTUAL: npc:0x3093 pc:0x3092 instrmem_rd:0x1 
# UVM_INFO @ 1640: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1640: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x01d instruction:0xea1d npc_in:0x3093 
# UVM_INFO @ 1640: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3092 ir_var:0xe08e 
# UVM_INFO @ 1640: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3092 ir_var:0xe08e ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3092 ir_var:0xe08e 
# UVM_INFO @ 1640: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1640: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x315e M_Data:0x30b2 IR_Exec:0xe8ce pcout:0x315e ACTUAL: sr1:0x3 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x315e M_Data:0x30b2 IR_Exec:0xe8ce pcout:0x315e 
# UVM_INFO @ 1640: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1640: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2ff8 VSR2:0x30b2 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2ff8 VSR2:0x30b2 enable_writeback_status:0x1 
# UVM_INFO @ 1640: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1640: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1640: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1640: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1640: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1650: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1650: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3095 pc:0x3094 instrmem_rd:0x1 ACTUAL: npc:0x3094 pc:0x3093 instrmem_rd:0x1 
# UVM_INFO @ 1650: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1650: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x1ca instruction:0xe3ca npc_in:0x3094 
# UVM_INFO @ 1650: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3093 ir_var:0xea1d 
# UVM_INFO @ 1650: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3093 ir_var:0xea1d ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3093 ir_var:0xea1d 
# UVM_INFO @ 1650: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1650: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x311f M_Data:0x30b2 IR_Exec:0xe08e pcout:0x311f ACTUAL: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x311f M_Data:0x30b2 IR_Exec:0xe08e pcout:0x311f 
# UVM_INFO @ 1650: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1650: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fb3 VSR2:0x30b2 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fb3 VSR2:0x30b2 enable_writeback_status:0x1 
# UVM_INFO @ 1650: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1650: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1650: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1650: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1650: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1660: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1660: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3096 pc:0x3095 instrmem_rd:0x1 ACTUAL: npc:0x3095 pc:0x3094 instrmem_rd:0x1 
# UVM_INFO @ 1660: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1660: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x0c1 instruction:0xecc1 npc_in:0x3095 
# UVM_INFO @ 1660: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3094 ir_var:0xe3ca 
# UVM_INFO @ 1660: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3094 ir_var:0xe3ca ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3094 ir_var:0xe3ca 
# UVM_INFO @ 1660: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1660: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30af M_Data:0x30b2 IR_Exec:0xea1d pcout:0x30af ACTUAL: sr1:0x0 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30af M_Data:0x30b2 IR_Exec:0xea1d pcout:0x30af 
# UVM_INFO @ 1660: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1660: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x30b2 VSR2:0x30b2 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x30b2 VSR2:0x30b2 enable_writeback_status:0x1 
# UVM_INFO @ 1660: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1660: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1660: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1660: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1660: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1670: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1670: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3097 pc:0x3096 instrmem_rd:0x1 ACTUAL: npc:0x3096 pc:0x3095 instrmem_rd:0x1 
# UVM_INFO @ 1670: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1670: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x1e6 instruction:0xede6 npc_in:0x3096 
# UVM_INFO @ 1670: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3095 ir_var:0xecc1 
# UVM_INFO @ 1670: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3095 ir_var:0xecc1 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3095 ir_var:0xecc1 
# UVM_INFO @ 1670: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1670: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x305d M_Data:0x311f IR_Exec:0xe3ca pcout:0x305d ACTUAL: sr1:0x7 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x305d M_Data:0x311f IR_Exec:0xe3ca pcout:0x305d 
# UVM_INFO @ 1670: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1670: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3034 VSR2:0x311f enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3034 VSR2:0x311f enable_writeback_status:0x1 
# UVM_INFO @ 1670: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1670: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1670: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1670: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1670: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1680: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1680: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3098 pc:0x3097 instrmem_rd:0x1 ACTUAL: npc:0x3097 pc:0x3096 instrmem_rd:0x1 
# UVM_INFO @ 1680: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1680: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x07d instruction:0xe47d npc_in:0x3097 
# UVM_INFO @ 1680: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3096 ir_var:0xede6 
# UVM_INFO @ 1680: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3096 ir_var:0xede6 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3096 ir_var:0xede6 
# UVM_INFO @ 1680: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1680: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3155 M_Data:0x311f IR_Exec:0xecc1 pcout:0x3155 ACTUAL: sr1:0x3 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3155 M_Data:0x311f IR_Exec:0xecc1 pcout:0x3155 
# UVM_INFO @ 1680: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1680: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2ff8 VSR2:0x311f enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2ff8 VSR2:0x311f enable_writeback_status:0x1 
# UVM_INFO @ 1680: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1680: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1680: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1680: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1680: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1690: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1690: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3099 pc:0x3098 instrmem_rd:0x1 ACTUAL: npc:0x3098 pc:0x3097 instrmem_rd:0x1 
# UVM_INFO @ 1690: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1690: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x04f instruction:0xec4f npc_in:0x3098 
# UVM_INFO @ 1690: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3097 ir_var:0xe47d 
# UVM_INFO @ 1690: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3097 ir_var:0xe47d ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3097 ir_var:0xe47d 
# UVM_INFO @ 1690: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1690: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x307b M_Data:0x311f IR_Exec:0xede6 pcout:0x307b ACTUAL: sr1:0x7 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x307b M_Data:0x311f IR_Exec:0xede6 pcout:0x307b 
# UVM_INFO @ 1690: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1690: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3034 VSR2:0x311f enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3034 VSR2:0x311f enable_writeback_status:0x1 
# UVM_INFO @ 1690: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1690: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1690: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1690: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1690: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1700: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1700: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309a pc:0x3099 instrmem_rd:0x1 ACTUAL: npc:0x3099 pc:0x3098 instrmem_rd:0x1 
# UVM_INFO @ 1700: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1700: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x126 instruction:0xeb26 npc_in:0x3099 
# UVM_INFO @ 1700: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3098 ir_var:0xec4f 
# UVM_INFO @ 1700: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3098 ir_var:0xec4f ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3098 ir_var:0xec4f 
# UVM_INFO @ 1700: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1700: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3113 M_Data:0x311f IR_Exec:0xe47d pcout:0x3113 ACTUAL: sr1:0x1 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3113 M_Data:0x311f IR_Exec:0xe47d pcout:0x3113 
# UVM_INFO @ 1700: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1700: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x305d VSR2:0x311f enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x305d VSR2:0x311f enable_writeback_status:0x1 
# UVM_INFO @ 1700: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1700: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1700: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1700: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1700: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1710: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1710: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309b pc:0x309a instrmem_rd:0x1 ACTUAL: npc:0x309a pc:0x3099 instrmem_rd:0x1 
# UVM_INFO @ 1710: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1710: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x1a0 instruction:0xeba0 npc_in:0x309a 
# UVM_INFO @ 1710: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3099 ir_var:0xeb26 
# UVM_INFO @ 1710: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3099 ir_var:0xeb26 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3099 ir_var:0xeb26 
# UVM_INFO @ 1710: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1710: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30e6 M_Data:0x311f IR_Exec:0xec4f pcout:0x30e6 ACTUAL: sr1:0x1 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30e6 M_Data:0x311f IR_Exec:0xec4f pcout:0x30e6 
# UVM_INFO @ 1710: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1710: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x305d VSR2:0x311f enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x305d VSR2:0x311f enable_writeback_status:0x1 
# UVM_INFO @ 1710: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1710: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1710: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1710: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1710: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1720: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1720: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309c pc:0x309b instrmem_rd:0x1 ACTUAL: npc:0x309b pc:0x309a instrmem_rd:0x1 
# UVM_INFO @ 1720: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1720: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x152 instruction:0xe552 npc_in:0x309b 
# UVM_INFO @ 1720: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x309a ir_var:0xeba0 
# UVM_INFO @ 1720: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x309a ir_var:0xeba0 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x309a ir_var:0xeba0 
# UVM_INFO @ 1720: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1720: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fbe M_Data:0x311f IR_Exec:0xeb26 pcout:0x2fbe ACTUAL: sr1:0x4 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fbe M_Data:0x311f IR_Exec:0xeb26 pcout:0x2fbe 
# UVM_INFO @ 1720: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1720: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x315e VSR2:0x311f enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x315e VSR2:0x311f enable_writeback_status:0x1 
# UVM_INFO @ 1720: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1720: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1720: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1720: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1720: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1730: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1730: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309d pc:0x309c instrmem_rd:0x1 ACTUAL: npc:0x309c pc:0x309b instrmem_rd:0x1 
# UVM_INFO @ 1730: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1730: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x103 instruction:0xef03 npc_in:0x309c 
# UVM_INFO @ 1730: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x309b ir_var:0xe552 
# UVM_INFO @ 1730: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x309b ir_var:0xe552 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x309b ir_var:0xe552 
# UVM_INFO @ 1730: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1730: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3039 M_Data:0x311f IR_Exec:0xeba0 pcout:0x3039 ACTUAL: sr1:0x6 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3039 M_Data:0x311f IR_Exec:0xeba0 pcout:0x3039 
# UVM_INFO @ 1730: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1730: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x30e6 VSR2:0x311f enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x30e6 VSR2:0x311f enable_writeback_status:0x1 
# UVM_INFO @ 1730: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1730: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1730: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1730: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1730: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1740: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1740: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309e pc:0x309d instrmem_rd:0x1 ACTUAL: npc:0x309d pc:0x309c instrmem_rd:0x1 
# UVM_INFO @ 1740: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1740: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x0a2 instruction:0xe0a2 npc_in:0x309d 
# UVM_INFO @ 1740: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x309c ir_var:0xef03 
# UVM_INFO @ 1740: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x309c ir_var:0xef03 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x309c ir_var:0xef03 
# UVM_INFO @ 1740: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1740: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fec M_Data:0x311f IR_Exec:0xe552 pcout:0x2fec ACTUAL: sr1:0x5 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fec M_Data:0x311f IR_Exec:0xe552 pcout:0x2fec 
# UVM_INFO @ 1740: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1740: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fbe VSR2:0x311f enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fbe VSR2:0x311f enable_writeback_status:0x1 
# UVM_INFO @ 1740: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1740: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1740: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1740: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1740: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1750: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1750: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x309f pc:0x309e instrmem_rd:0x1 ACTUAL: npc:0x309e pc:0x309d instrmem_rd:0x1 
# UVM_INFO @ 1750: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1750: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x077 instruction:0xec77 npc_in:0x309e 
# UVM_INFO @ 1750: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x309d ir_var:0xe0a2 
# UVM_INFO @ 1750: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x309d ir_var:0xe0a2 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x309d ir_var:0xe0a2 
# UVM_INFO @ 1750: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1750: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f9e M_Data:0x311f IR_Exec:0xef03 pcout:0x2f9e ACTUAL: sr1:0x4 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2f9e M_Data:0x311f IR_Exec:0xef03 pcout:0x2f9e 
# UVM_INFO @ 1750: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1750: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x315e VSR2:0x311f enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x315e VSR2:0x311f enable_writeback_status:0x1 
# UVM_INFO @ 1750: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1750: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1750: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1750: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1750: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1760: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1760: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a0 pc:0x309f instrmem_rd:0x1 ACTUAL: npc:0x309f pc:0x309e instrmem_rd:0x1 
# UVM_INFO @ 1760: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1760: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x10b instruction:0xeb0b npc_in:0x309f 
# UVM_INFO @ 1760: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x309e ir_var:0xec77 
# UVM_INFO @ 1760: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x309e ir_var:0xec77 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x309e ir_var:0xec77 
# UVM_INFO @ 1760: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1760: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x313e M_Data:0x311f IR_Exec:0xe0a2 pcout:0x313e ACTUAL: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x313e M_Data:0x311f IR_Exec:0xe0a2 pcout:0x313e 
# UVM_INFO @ 1760: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1760: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fec VSR2:0x311f enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fec VSR2:0x311f enable_writeback_status:0x1 
# UVM_INFO @ 1760: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1760: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1760: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1760: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1760: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1770: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1770: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a1 pc:0x30a0 instrmem_rd:0x1 ACTUAL: npc:0x30a0 pc:0x309f instrmem_rd:0x1 
# UVM_INFO @ 1770: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1770: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x1e5 instruction:0xefe5 npc_in:0x30a0 
# UVM_INFO @ 1770: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x309f ir_var:0xeb0b 
# UVM_INFO @ 1770: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x309f ir_var:0xeb0b ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x309f ir_var:0xeb0b 
# UVM_INFO @ 1770: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1770: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3114 M_Data:0x311f IR_Exec:0xec77 pcout:0x3114 ACTUAL: sr1:0x1 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3114 M_Data:0x311f IR_Exec:0xec77 pcout:0x3114 
# UVM_INFO @ 1770: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1770: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x305d VSR2:0x311f enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x305d VSR2:0x311f enable_writeback_status:0x1 
# UVM_INFO @ 1770: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1770: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1770: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1770: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1770: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1780: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1780: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a2 pc:0x30a1 instrmem_rd:0x1 ACTUAL: npc:0x30a1 pc:0x30a0 instrmem_rd:0x1 
# UVM_INFO @ 1780: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1780: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x02b instruction:0xe02b npc_in:0x30a1 
# UVM_INFO @ 1780: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30a0 ir_var:0xefe5 
# UVM_INFO @ 1780: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30a0 ir_var:0xefe5 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30a0 ir_var:0xefe5 
# UVM_INFO @ 1780: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1780: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fa9 M_Data:0x313e IR_Exec:0xeb0b pcout:0x2fa9 ACTUAL: sr1:0x4 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fa9 M_Data:0x313e IR_Exec:0xeb0b pcout:0x2fa9 
# UVM_INFO @ 1780: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1780: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x315e VSR2:0x313e enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x315e VSR2:0x313e enable_writeback_status:0x1 
# UVM_INFO @ 1780: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1780: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1780: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1780: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1780: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1790: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1790: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a3 pc:0x30a2 instrmem_rd:0x1 ACTUAL: npc:0x30a2 pc:0x30a1 instrmem_rd:0x1 
# UVM_INFO @ 1790: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1790: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x05f instruction:0xe05f npc_in:0x30a2 
# UVM_INFO @ 1790: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30a1 ir_var:0xe02b 
# UVM_INFO @ 1790: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30a1 ir_var:0xe02b ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30a1 ir_var:0xe02b 
# UVM_INFO @ 1790: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1790: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3084 M_Data:0x313e IR_Exec:0xefe5 pcout:0x3084 ACTUAL: sr1:0x7 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3084 M_Data:0x313e IR_Exec:0xefe5 pcout:0x3084 
# UVM_INFO @ 1790: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1790: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2f9e VSR2:0x313e enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2f9e VSR2:0x313e enable_writeback_status:0x1 
# UVM_INFO @ 1790: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1790: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1790: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1790: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1790: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1800: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1800: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a4 pc:0x30a3 instrmem_rd:0x1 ACTUAL: npc:0x30a3 pc:0x30a2 instrmem_rd:0x1 
# UVM_INFO @ 1800: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1800: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x1ac instruction:0xe7ac npc_in:0x30a3 
# UVM_INFO @ 1800: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30a2 ir_var:0xe05f 
# UVM_INFO @ 1800: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30a2 ir_var:0xe05f ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30a2 ir_var:0xe05f 
# UVM_INFO @ 1800: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1800: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30cb M_Data:0x313e IR_Exec:0xe02b pcout:0x30cb ACTUAL: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30cb M_Data:0x313e IR_Exec:0xe02b pcout:0x30cb 
# UVM_INFO @ 1800: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1800: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x313e VSR2:0x313e enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x313e VSR2:0x313e enable_writeback_status:0x1 
# UVM_INFO @ 1800: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1800: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1800: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1800: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1800: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1810: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1810: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a5 pc:0x30a4 instrmem_rd:0x1 ACTUAL: npc:0x30a4 pc:0x30a3 instrmem_rd:0x1 
# UVM_INFO @ 1810: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1810: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x0eb instruction:0xe2eb npc_in:0x30a4 
# UVM_INFO @ 1810: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30a3 ir_var:0xe7ac 
# UVM_INFO @ 1810: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30a3 ir_var:0xe7ac ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30a3 ir_var:0xe7ac 
# UVM_INFO @ 1810: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1810: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3100 M_Data:0x313e IR_Exec:0xe05f pcout:0x3100 ACTUAL: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3100 M_Data:0x313e IR_Exec:0xe05f pcout:0x3100 
# UVM_INFO @ 1810: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1810: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x305d VSR2:0x313e enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x305d VSR2:0x313e enable_writeback_status:0x1 
# UVM_INFO @ 1810: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1810: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1810: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1810: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1810: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1820: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1820: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a6 pc:0x30a5 instrmem_rd:0x1 ACTUAL: npc:0x30a5 pc:0x30a4 instrmem_rd:0x1 
# UVM_INFO @ 1820: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1820: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x146 instruction:0xef46 npc_in:0x30a5 
# UVM_INFO @ 1820: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30a4 ir_var:0xe2eb 
# UVM_INFO @ 1820: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30a4 ir_var:0xe2eb ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30a4 ir_var:0xe2eb 
# UVM_INFO @ 1820: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1820: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x304e M_Data:0x30cb IR_Exec:0xe7ac pcout:0x304e ACTUAL: sr1:0x6 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x304e M_Data:0x30cb IR_Exec:0xe7ac pcout:0x304e 
# UVM_INFO @ 1820: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1820: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3114 VSR2:0x30cb enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3114 VSR2:0x30cb enable_writeback_status:0x1 
# UVM_INFO @ 1820: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1820: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1820: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1820: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1820: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1830: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1830: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a7 pc:0x30a6 instrmem_rd:0x1 ACTUAL: npc:0x30a6 pc:0x30a5 instrmem_rd:0x1 
# UVM_INFO @ 1830: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1830: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x183 instruction:0xe383 npc_in:0x30a6 
# UVM_INFO @ 1830: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30a5 ir_var:0xef46 
# UVM_INFO @ 1830: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30a5 ir_var:0xef46 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30a5 ir_var:0xef46 
# UVM_INFO @ 1830: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1830: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x318e M_Data:0x3100 IR_Exec:0xe2eb pcout:0x318e ACTUAL: sr1:0x3 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x318e M_Data:0x3100 IR_Exec:0xe2eb pcout:0x318e 
# UVM_INFO @ 1830: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1830: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2ff8 VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2ff8 VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 1830: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1830: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1830: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1830: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1830: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1840: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1840: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a8 pc:0x30a7 instrmem_rd:0x1 ACTUAL: npc:0x30a7 pc:0x30a6 instrmem_rd:0x1 
# UVM_INFO @ 1840: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1840: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x0f1 instruction:0xe6f1 npc_in:0x30a7 
# UVM_INFO @ 1840: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30a6 ir_var:0xe383 
# UVM_INFO @ 1840: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30a6 ir_var:0xe383 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30a6 ir_var:0xe383 
# UVM_INFO @ 1840: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1840: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fea M_Data:0x3100 IR_Exec:0xef46 pcout:0x2fea ACTUAL: sr1:0x5 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fea M_Data:0x3100 IR_Exec:0xef46 pcout:0x2fea 
# UVM_INFO @ 1840: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1840: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fa9 VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fa9 VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 1840: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1840: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1840: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1840: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1840: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1850: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1850: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30a9 pc:0x30a8 instrmem_rd:0x1 ACTUAL: npc:0x30a8 pc:0x30a7 instrmem_rd:0x1 
# UVM_INFO @ 1850: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1850: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x4 pcoffset9:0x060 instruction:0xe860 npc_in:0x30a8 
# UVM_INFO @ 1850: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30a7 ir_var:0xe6f1 
# UVM_INFO @ 1850: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30a7 ir_var:0xe6f1 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30a7 ir_var:0xe6f1 
# UVM_INFO @ 1850: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1850: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3028 M_Data:0x3100 IR_Exec:0xe383 pcout:0x3028 ACTUAL: sr1:0x6 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3028 M_Data:0x3100 IR_Exec:0xe383 pcout:0x3028 
# UVM_INFO @ 1850: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1850: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3114 VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3114 VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 1850: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1850: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1850: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1850: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1850: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1860: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1860: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30aa pc:0x30a9 instrmem_rd:0x1 ACTUAL: npc:0x30a9 pc:0x30a8 instrmem_rd:0x1 
# UVM_INFO @ 1860: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1860: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x4 pcoffset9:0x0f5 instruction:0xe8f5 npc_in:0x30a9 
# UVM_INFO @ 1860: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30a8 ir_var:0xe860 
# UVM_INFO @ 1860: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30a8 ir_var:0xe860 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30a8 ir_var:0xe860 
# UVM_INFO @ 1860: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1860: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3197 M_Data:0x3100 IR_Exec:0xe6f1 pcout:0x3197 ACTUAL: sr1:0x3 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3197 M_Data:0x3100 IR_Exec:0xe6f1 pcout:0x3197 
# UVM_INFO @ 1860: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1860: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x304e VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x304e VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 1860: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1860: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1860: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1860: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1860: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1870: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1870: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ab pc:0x30aa instrmem_rd:0x1 ACTUAL: npc:0x30aa pc:0x30a9 instrmem_rd:0x1 
# UVM_INFO @ 1870: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1870: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x1c8 instruction:0xedc8 npc_in:0x30aa 
# UVM_INFO @ 1870: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30a9 ir_var:0xe8f5 
# UVM_INFO @ 1870: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30a9 ir_var:0xe8f5 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30a9 ir_var:0xe8f5 
# UVM_INFO @ 1870: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1870: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3107 M_Data:0x3100 IR_Exec:0xe860 pcout:0x3107 ACTUAL: sr1:0x1 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3107 M_Data:0x3100 IR_Exec:0xe860 pcout:0x3107 
# UVM_INFO @ 1870: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1870: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3028 VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3028 VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 1870: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1870: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1870: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1870: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1870: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1880: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1880: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ac pc:0x30ab instrmem_rd:0x1 ACTUAL: npc:0x30ab pc:0x30aa instrmem_rd:0x1 
# UVM_INFO @ 1880: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1880: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x06d instruction:0xe46d npc_in:0x30ab 
# UVM_INFO @ 1880: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30aa ir_var:0xedc8 
# UVM_INFO @ 1880: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30aa ir_var:0xedc8 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30aa ir_var:0xedc8 
# UVM_INFO @ 1880: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1880: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x319d M_Data:0x3100 IR_Exec:0xe8f5 pcout:0x319d ACTUAL: sr1:0x3 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x319d M_Data:0x3100 IR_Exec:0xe8f5 pcout:0x319d 
# UVM_INFO @ 1880: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1880: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3197 VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3197 VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 1880: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1880: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1880: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1880: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1880: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1890: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1890: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ad pc:0x30ac instrmem_rd:0x1 ACTUAL: npc:0x30ac pc:0x30ab instrmem_rd:0x1 
# UVM_INFO @ 1890: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1890: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x157 instruction:0xe357 npc_in:0x30ac 
# UVM_INFO @ 1890: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30ab ir_var:0xe46d 
# UVM_INFO @ 1890: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30ab ir_var:0xe46d ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30ab ir_var:0xe46d 
# UVM_INFO @ 1890: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1890: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3071 M_Data:0x3100 IR_Exec:0xedc8 pcout:0x3071 ACTUAL: sr1:0x7 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3071 M_Data:0x3100 IR_Exec:0xedc8 pcout:0x3071 
# UVM_INFO @ 1890: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1890: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fea VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fea VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 1890: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1890: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1890: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1890: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1890: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1900: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1900: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ae pc:0x30ad instrmem_rd:0x1 ACTUAL: npc:0x30ad pc:0x30ac instrmem_rd:0x1 
# UVM_INFO @ 1900: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1900: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x4 pcoffset9:0x04b instruction:0xe84b npc_in:0x30ad 
# UVM_INFO @ 1900: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30ac ir_var:0xe357 
# UVM_INFO @ 1900: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30ac ir_var:0xe357 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30ac ir_var:0xe357 
# UVM_INFO @ 1900: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1900: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3117 M_Data:0x3100 IR_Exec:0xe46d pcout:0x3117 ACTUAL: sr1:0x1 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3117 M_Data:0x3100 IR_Exec:0xe46d pcout:0x3117 
# UVM_INFO @ 1900: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1900: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3028 VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3028 VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 1900: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1900: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1900: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1900: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1900: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1910: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1910: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30af pc:0x30ae instrmem_rd:0x1 ACTUAL: npc:0x30ae pc:0x30ad instrmem_rd:0x1 
# UVM_INFO @ 1910: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1910: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x16c instruction:0xed6c npc_in:0x30ae 
# UVM_INFO @ 1910: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30ad ir_var:0xe84b 
# UVM_INFO @ 1910: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30ad ir_var:0xe84b ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30ad ir_var:0xe84b 
# UVM_INFO @ 1910: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1910: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3002 M_Data:0x3100 IR_Exec:0xe357 pcout:0x3002 ACTUAL: sr1:0x5 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3002 M_Data:0x3100 IR_Exec:0xe357 pcout:0x3002 
# UVM_INFO @ 1910: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1910: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fa9 VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fa9 VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 1910: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1910: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1910: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1910: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1910: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1920: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1920: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b0 pc:0x30af instrmem_rd:0x1 ACTUAL: npc:0x30af pc:0x30ae instrmem_rd:0x1 
# UVM_INFO @ 1920: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1920: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x156 instruction:0xef56 npc_in:0x30af 
# UVM_INFO @ 1920: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30ae ir_var:0xed6c 
# UVM_INFO @ 1920: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30ae ir_var:0xed6c ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30ae ir_var:0xed6c 
# UVM_INFO @ 1920: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1920: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30f7 M_Data:0x3100 IR_Exec:0xe84b pcout:0x30f7 ACTUAL: sr1:0x1 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30f7 M_Data:0x3100 IR_Exec:0xe84b pcout:0x30f7 
# UVM_INFO @ 1920: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1920: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3028 VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3028 VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 1920: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1920: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1920: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1920: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1920: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1930: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1930: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b1 pc:0x30b0 instrmem_rd:0x1 ACTUAL: npc:0x30b0 pc:0x30af instrmem_rd:0x1 
# UVM_INFO @ 1930: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1930: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x4 pcoffset9:0x095 instruction:0xe895 npc_in:0x30b0 
# UVM_INFO @ 1930: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30af ir_var:0xef56 
# UVM_INFO @ 1930: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30af ir_var:0xef56 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30af ir_var:0xef56 
# UVM_INFO @ 1930: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1930: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3019 M_Data:0x3100 IR_Exec:0xed6c pcout:0x3019 ACTUAL: sr1:0x5 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3019 M_Data:0x3100 IR_Exec:0xed6c pcout:0x3019 
# UVM_INFO @ 1930: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1930: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fa9 VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fa9 VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 1930: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1930: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1930: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1930: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1930: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1940: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1940: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b2 pc:0x30b1 instrmem_rd:0x1 ACTUAL: npc:0x30b1 pc:0x30b0 instrmem_rd:0x1 
# UVM_INFO @ 1940: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1940: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x130 instruction:0xef30 npc_in:0x30b1 
# UVM_INFO @ 1940: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30b0 ir_var:0xe895 
# UVM_INFO @ 1940: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30b0 ir_var:0xe895 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30b0 ir_var:0xe895 
# UVM_INFO @ 1940: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1940: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3004 M_Data:0x3100 IR_Exec:0xef56 pcout:0x3004 ACTUAL: sr1:0x5 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3004 M_Data:0x3100 IR_Exec:0xef56 pcout:0x3004 
# UVM_INFO @ 1940: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1940: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fa9 VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fa9 VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 1940: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1940: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1940: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1940: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1940: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1950: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1950: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b3 pc:0x30b2 instrmem_rd:0x1 ACTUAL: npc:0x30b2 pc:0x30b1 instrmem_rd:0x1 
# UVM_INFO @ 1950: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1950: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x090 instruction:0xee90 npc_in:0x30b2 
# UVM_INFO @ 1950: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30b1 ir_var:0xef30 
# UVM_INFO @ 1950: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30b1 ir_var:0xef30 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30b1 ir_var:0xef30 
# UVM_INFO @ 1950: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1950: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3144 M_Data:0x3100 IR_Exec:0xe895 pcout:0x3144 ACTUAL: sr1:0x2 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3144 M_Data:0x3100 IR_Exec:0xe895 pcout:0x3144 
# UVM_INFO @ 1950: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1950: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3117 VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3117 VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 1950: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1950: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1950: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1950: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1950: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1960: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1960: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b4 pc:0x30b3 instrmem_rd:0x1 ACTUAL: npc:0x30b3 pc:0x30b2 instrmem_rd:0x1 
# UVM_INFO @ 1960: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1960: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x4 pcoffset9:0x02c instruction:0xe82c npc_in:0x30b3 
# UVM_INFO @ 1960: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30b2 ir_var:0xee90 
# UVM_INFO @ 1960: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30b2 ir_var:0xee90 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30b2 ir_var:0xee90 
# UVM_INFO @ 1960: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1960: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fe0 M_Data:0x3100 IR_Exec:0xef30 pcout:0x2fe0 ACTUAL: sr1:0x4 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fe0 M_Data:0x3100 IR_Exec:0xef30 pcout:0x2fe0 
# UVM_INFO @ 1960: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1960: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x30f7 VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x30f7 VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 1960: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1960: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1960: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1960: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1960: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1970: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1970: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b5 pc:0x30b4 instrmem_rd:0x1 ACTUAL: npc:0x30b4 pc:0x30b3 instrmem_rd:0x1 
# UVM_INFO @ 1970: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1970: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x1e6 instruction:0xe7e6 npc_in:0x30b4 
# UVM_INFO @ 1970: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30b3 ir_var:0xe82c 
# UVM_INFO @ 1970: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30b3 ir_var:0xe82c ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30b3 ir_var:0xe82c 
# UVM_INFO @ 1970: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1970: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3141 M_Data:0x3100 IR_Exec:0xee90 pcout:0x3141 ACTUAL: sr1:0x2 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3141 M_Data:0x3100 IR_Exec:0xee90 pcout:0x3141 
# UVM_INFO @ 1970: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1970: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3117 VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3117 VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 1970: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1970: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1970: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1970: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1970: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1980: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1980: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b6 pc:0x30b5 instrmem_rd:0x1 ACTUAL: npc:0x30b5 pc:0x30b4 instrmem_rd:0x1 
# UVM_INFO @ 1980: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1980: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x186 instruction:0xe586 npc_in:0x30b5 
# UVM_INFO @ 1980: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30b4 ir_var:0xe7e6 
# UVM_INFO @ 1980: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30b4 ir_var:0xe7e6 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30b4 ir_var:0xe7e6 
# UVM_INFO @ 1980: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1980: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30de M_Data:0x3100 IR_Exec:0xe82c pcout:0x30de ACTUAL: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30de M_Data:0x3100 IR_Exec:0xe82c pcout:0x30de 
# UVM_INFO @ 1980: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1980: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3100 VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3100 VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 1980: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1980: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1980: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1980: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1980: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 1990: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1990: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b7 pc:0x30b6 instrmem_rd:0x1 ACTUAL: npc:0x30b6 pc:0x30b5 instrmem_rd:0x1 
# UVM_INFO @ 1990: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1990: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x19e instruction:0xe79e npc_in:0x30b6 
# UVM_INFO @ 1990: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30b5 ir_var:0xe586 
# UVM_INFO @ 1990: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30b5 ir_var:0xe586 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30b5 ir_var:0xe586 
# UVM_INFO @ 1990: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1990: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3099 M_Data:0x3100 IR_Exec:0xe7e6 pcout:0x3099 ACTUAL: sr1:0x7 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3099 M_Data:0x3100 IR_Exec:0xe7e6 pcout:0x3099 
# UVM_INFO @ 1990: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 1990: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3141 VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3141 VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 1990: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1990: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 1990: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 1990: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 1990: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2000: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2000: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b8 pc:0x30b7 instrmem_rd:0x1 ACTUAL: npc:0x30b7 pc:0x30b6 instrmem_rd:0x1 
# UVM_INFO @ 2000: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2000: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x08b instruction:0xe28b npc_in:0x30b7 
# UVM_INFO @ 2000: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30b6 ir_var:0xe79e 
# UVM_INFO @ 2000: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30b6 ir_var:0xe79e ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30b6 ir_var:0xe79e 
# UVM_INFO @ 2000: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2000: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x303a M_Data:0x3100 IR_Exec:0xe586 pcout:0x303a ACTUAL: sr1:0x6 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x303a M_Data:0x3100 IR_Exec:0xe586 pcout:0x303a 
# UVM_INFO @ 2000: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2000: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3019 VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3019 VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 2000: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2000: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2000: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2000: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2000: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2010: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2010: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30b9 pc:0x30b8 instrmem_rd:0x1 ACTUAL: npc:0x30b8 pc:0x30b7 instrmem_rd:0x1 
# UVM_INFO @ 2010: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2010: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x0a7 instruction:0xeca7 npc_in:0x30b8 
# UVM_INFO @ 2010: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30b7 ir_var:0xe28b 
# UVM_INFO @ 2010: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30b7 ir_var:0xe28b ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30b7 ir_var:0xe28b 
# UVM_INFO @ 2010: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2010: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3053 M_Data:0x3100 IR_Exec:0xe79e pcout:0x3053 ACTUAL: sr1:0x6 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3053 M_Data:0x3100 IR_Exec:0xe79e pcout:0x3053 
# UVM_INFO @ 2010: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2010: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3019 VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3019 VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 2010: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2010: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2010: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2010: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2010: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2020: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2020: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ba pc:0x30b9 instrmem_rd:0x1 ACTUAL: npc:0x30b9 pc:0x30b8 instrmem_rd:0x1 
# UVM_INFO @ 2020: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2020: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x0d9 instruction:0xe2d9 npc_in:0x30b9 
# UVM_INFO @ 2020: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30b8 ir_var:0xeca7 
# UVM_INFO @ 2020: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30b8 ir_var:0xeca7 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30b8 ir_var:0xeca7 
# UVM_INFO @ 2020: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2020: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3141 M_Data:0x3100 IR_Exec:0xe28b pcout:0x3141 ACTUAL: sr1:0x2 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3141 M_Data:0x3100 IR_Exec:0xe28b pcout:0x3141 
# UVM_INFO @ 2020: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2020: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x303a VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x303a VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 2020: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2020: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2020: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2020: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2020: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2030: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2030: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30bb pc:0x30ba instrmem_rd:0x1 ACTUAL: npc:0x30ba pc:0x30b9 instrmem_rd:0x1 
# UVM_INFO @ 2030: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2030: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x081 instruction:0xe681 npc_in:0x30ba 
# UVM_INFO @ 2030: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30b9 ir_var:0xe2d9 
# UVM_INFO @ 2030: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30b9 ir_var:0xe2d9 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30b9 ir_var:0xe2d9 
# UVM_INFO @ 2030: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2030: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x315e M_Data:0x3100 IR_Exec:0xeca7 pcout:0x315e ACTUAL: sr1:0x2 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x315e M_Data:0x3100 IR_Exec:0xeca7 pcout:0x315e 
# UVM_INFO @ 2030: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2030: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x303a VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x303a VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 2030: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2030: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2030: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2030: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2030: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2040: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2040: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30bc pc:0x30bb instrmem_rd:0x1 ACTUAL: npc:0x30bb pc:0x30ba instrmem_rd:0x1 
# UVM_INFO @ 2040: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2040: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x07d instruction:0xe27d npc_in:0x30bb 
# UVM_INFO @ 2040: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30ba ir_var:0xe681 
# UVM_INFO @ 2040: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30ba ir_var:0xe681 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30ba ir_var:0xe681 
# UVM_INFO @ 2040: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2040: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3191 M_Data:0x3100 IR_Exec:0xe2d9 pcout:0x3191 ACTUAL: sr1:0x3 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3191 M_Data:0x3100 IR_Exec:0xe2d9 pcout:0x3191 
# UVM_INFO @ 2040: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2040: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3053 VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3053 VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 2040: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2040: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2040: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2040: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2040: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2050: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2050: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30bd pc:0x30bc instrmem_rd:0x1 ACTUAL: npc:0x30bc pc:0x30bb instrmem_rd:0x1 
# UVM_INFO @ 2050: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2050: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x4 pcoffset9:0x015 instruction:0xe815 npc_in:0x30bc 
# UVM_INFO @ 2050: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30bb ir_var:0xe27d 
# UVM_INFO @ 2050: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30bb ir_var:0xe27d ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30bb ir_var:0xe27d 
# UVM_INFO @ 2050: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2050: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x313a M_Data:0x3100 IR_Exec:0xe681 pcout:0x313a ACTUAL: sr1:0x2 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x313a M_Data:0x3100 IR_Exec:0xe681 pcout:0x313a 
# UVM_INFO @ 2050: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2050: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x303a VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x303a VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 2050: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2050: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2050: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2050: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2050: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2060: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2060: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30be pc:0x30bd instrmem_rd:0x1 ACTUAL: npc:0x30bd pc:0x30bc instrmem_rd:0x1 
# UVM_INFO @ 2060: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2060: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x181 instruction:0xe781 npc_in:0x30bd 
# UVM_INFO @ 2060: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30bc ir_var:0xe815 
# UVM_INFO @ 2060: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30bc ir_var:0xe815 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30bc ir_var:0xe815 
# UVM_INFO @ 2060: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2060: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3137 M_Data:0x3100 IR_Exec:0xe27d pcout:0x3137 ACTUAL: sr1:0x1 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3137 M_Data:0x3100 IR_Exec:0xe27d pcout:0x3137 
# UVM_INFO @ 2060: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2060: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3191 VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3191 VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 2060: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2060: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2060: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2060: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2060: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2070: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2070: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30bf pc:0x30be instrmem_rd:0x1 ACTUAL: npc:0x30be pc:0x30bd instrmem_rd:0x1 
# UVM_INFO @ 2070: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2070: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x1d6 instruction:0xe5d6 npc_in:0x30be 
# UVM_INFO @ 2070: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30bd ir_var:0xe781 
# UVM_INFO @ 2070: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30bd ir_var:0xe781 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30bd ir_var:0xe781 
# UVM_INFO @ 2070: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2070: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30d0 M_Data:0x3100 IR_Exec:0xe815 pcout:0x30d0 ACTUAL: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30d0 M_Data:0x3100 IR_Exec:0xe815 pcout:0x30d0 
# UVM_INFO @ 2070: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2070: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3100 VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3100 VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 2070: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2070: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2070: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2070: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2070: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2080: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2080: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c0 pc:0x30bf instrmem_rd:0x1 ACTUAL: npc:0x30bf pc:0x30be instrmem_rd:0x1 
# UVM_INFO @ 2080: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2080: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x06e instruction:0xe66e npc_in:0x30bf 
# UVM_INFO @ 2080: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30be ir_var:0xe5d6 
# UVM_INFO @ 2080: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30be ir_var:0xe5d6 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30be ir_var:0xe5d6 
# UVM_INFO @ 2080: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2080: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x303d M_Data:0x3100 IR_Exec:0xe781 pcout:0x303d ACTUAL: sr1:0x6 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x303d M_Data:0x3100 IR_Exec:0xe781 pcout:0x303d 
# UVM_INFO @ 2080: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2080: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x315e VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x315e VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 2080: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2080: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2080: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2080: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2080: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2090: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2090: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c1 pc:0x30c0 instrmem_rd:0x1 ACTUAL: npc:0x30c0 pc:0x30bf instrmem_rd:0x1 
# UVM_INFO @ 2090: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2090: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x1ce instruction:0xe3ce npc_in:0x30c0 
# UVM_INFO @ 2090: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30bf ir_var:0xe66e 
# UVM_INFO @ 2090: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30bf ir_var:0xe66e ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30bf ir_var:0xe66e 
# UVM_INFO @ 2090: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2090: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3093 M_Data:0x3100 IR_Exec:0xe5d6 pcout:0x3093 ACTUAL: sr1:0x7 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3093 M_Data:0x3100 IR_Exec:0xe5d6 pcout:0x3093 
# UVM_INFO @ 2090: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2090: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3141 VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3141 VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 2090: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2090: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2090: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2090: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2090: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2100: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2100: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c2 pc:0x30c1 instrmem_rd:0x1 ACTUAL: npc:0x30c1 pc:0x30c0 instrmem_rd:0x1 
# UVM_INFO @ 2100: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2100: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x0ee instruction:0xe4ee npc_in:0x30c1 
# UVM_INFO @ 2100: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30c0 ir_var:0xe3ce 
# UVM_INFO @ 2100: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30c0 ir_var:0xe3ce ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30c0 ir_var:0xe3ce 
# UVM_INFO @ 2100: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2100: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x312c M_Data:0x3100 IR_Exec:0xe66e pcout:0x312c ACTUAL: sr1:0x1 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x312c M_Data:0x3100 IR_Exec:0xe66e pcout:0x312c 
# UVM_INFO @ 2100: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2100: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3137 VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3137 VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 2100: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2100: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2100: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2100: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2100: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2110: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2110: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c3 pc:0x30c2 instrmem_rd:0x1 ACTUAL: npc:0x30c2 pc:0x30c1 instrmem_rd:0x1 
# UVM_INFO @ 2110: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2110: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x1a7 instruction:0xefa7 npc_in:0x30c2 
# UVM_INFO @ 2110: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30c1 ir_var:0xe4ee 
# UVM_INFO @ 2110: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30c1 ir_var:0xe4ee ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30c1 ir_var:0xe4ee 
# UVM_INFO @ 2110: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2110: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x308d M_Data:0x3100 IR_Exec:0xe3ce pcout:0x308d ACTUAL: sr1:0x7 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x308d M_Data:0x3100 IR_Exec:0xe3ce pcout:0x308d 
# UVM_INFO @ 2110: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2110: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3141 VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3141 VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 2110: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2110: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2110: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2110: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2110: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2120: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2120: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c4 pc:0x30c3 instrmem_rd:0x1 ACTUAL: npc:0x30c3 pc:0x30c2 instrmem_rd:0x1 
# UVM_INFO @ 2120: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2120: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x4 pcoffset9:0x146 instruction:0xe946 npc_in:0x30c3 
# UVM_INFO @ 2120: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30c2 ir_var:0xefa7 
# UVM_INFO @ 2120: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30c2 ir_var:0xefa7 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30c2 ir_var:0xefa7 
# UVM_INFO @ 2120: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2120: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31ae M_Data:0x3100 IR_Exec:0xe4ee pcout:0x31ae ACTUAL: sr1:0x3 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31ae M_Data:0x3100 IR_Exec:0xe4ee pcout:0x31ae 
# UVM_INFO @ 2120: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2120: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x312c VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x312c VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 2120: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2120: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2120: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2120: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2120: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2130: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2130: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c5 pc:0x30c4 instrmem_rd:0x1 ACTUAL: npc:0x30c4 pc:0x30c3 instrmem_rd:0x1 
# UVM_INFO @ 2130: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2130: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x012 instruction:0xe612 npc_in:0x30c4 
# UVM_INFO @ 2130: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30c3 ir_var:0xe946 
# UVM_INFO @ 2130: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30c3 ir_var:0xe946 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30c3 ir_var:0xe946 
# UVM_INFO @ 2130: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2130: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3068 M_Data:0x3100 IR_Exec:0xefa7 pcout:0x3068 ACTUAL: sr1:0x6 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3068 M_Data:0x3100 IR_Exec:0xefa7 pcout:0x3068 
# UVM_INFO @ 2130: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2130: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x315e VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x315e VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 2130: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2130: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2130: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2130: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2130: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2140: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2140: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c6 pc:0x30c5 instrmem_rd:0x1 ACTUAL: npc:0x30c5 pc:0x30c4 instrmem_rd:0x1 
# UVM_INFO @ 2140: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2140: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x11d instruction:0xed1d npc_in:0x30c5 
# UVM_INFO @ 2140: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30c4 ir_var:0xe612 
# UVM_INFO @ 2140: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30c4 ir_var:0xe612 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30c4 ir_var:0xe612 
# UVM_INFO @ 2140: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2140: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3008 M_Data:0x3100 IR_Exec:0xe946 pcout:0x3008 ACTUAL: sr1:0x5 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3008 M_Data:0x3100 IR_Exec:0xe946 pcout:0x3008 
# UVM_INFO @ 2140: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2140: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fa9 VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fa9 VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 2140: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2140: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2140: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2140: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2140: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2150: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2150: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c7 pc:0x30c6 instrmem_rd:0x1 ACTUAL: npc:0x30c6 pc:0x30c5 instrmem_rd:0x1 
# UVM_INFO @ 2150: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2150: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x040 instruction:0xe240 npc_in:0x30c6 
# UVM_INFO @ 2150: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30c5 ir_var:0xed1d 
# UVM_INFO @ 2150: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30c5 ir_var:0xed1d ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30c5 ir_var:0xed1d 
# UVM_INFO @ 2150: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2150: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30d5 M_Data:0x3100 IR_Exec:0xe612 pcout:0x30d5 ACTUAL: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30d5 M_Data:0x3100 IR_Exec:0xe612 pcout:0x30d5 
# UVM_INFO @ 2150: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2150: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3100 VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3100 VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 2150: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2150: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2150: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2150: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2150: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2160: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2160: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c8 pc:0x30c7 instrmem_rd:0x1 ACTUAL: npc:0x30c7 pc:0x30c6 instrmem_rd:0x1 
# UVM_INFO @ 2160: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2160: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x062 instruction:0xe462 npc_in:0x30c7 
# UVM_INFO @ 2160: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30c6 ir_var:0xe240 
# UVM_INFO @ 2160: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30c6 ir_var:0xe240 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30c6 ir_var:0xe240 
# UVM_INFO @ 2160: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2160: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fe1 M_Data:0x3100 IR_Exec:0xed1d pcout:0x2fe1 ACTUAL: sr1:0x4 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fe1 M_Data:0x3100 IR_Exec:0xed1d pcout:0x2fe1 
# UVM_INFO @ 2160: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2160: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3008 VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3008 VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 2160: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2160: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2160: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2160: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2160: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2170: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2170: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30c9 pc:0x30c8 instrmem_rd:0x1 ACTUAL: npc:0x30c8 pc:0x30c7 instrmem_rd:0x1 
# UVM_INFO @ 2170: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2170: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x03e instruction:0xe63e npc_in:0x30c8 
# UVM_INFO @ 2170: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30c7 ir_var:0xe462 
# UVM_INFO @ 2170: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30c7 ir_var:0xe462 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30c7 ir_var:0xe462 
# UVM_INFO @ 2170: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2170: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3105 M_Data:0x3100 IR_Exec:0xe240 pcout:0x3105 ACTUAL: sr1:0x1 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3105 M_Data:0x3100 IR_Exec:0xe240 pcout:0x3105 
# UVM_INFO @ 2170: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2170: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x308d VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x308d VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 2170: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2170: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2170: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2170: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2170: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2180: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2180: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ca pc:0x30c9 instrmem_rd:0x1 ACTUAL: npc:0x30c9 pc:0x30c8 instrmem_rd:0x1 
# UVM_INFO @ 2180: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2180: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x1b2 instruction:0xedb2 npc_in:0x30c9 
# UVM_INFO @ 2180: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30c8 ir_var:0xe63e 
# UVM_INFO @ 2180: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30c8 ir_var:0xe63e ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30c8 ir_var:0xe63e 
# UVM_INFO @ 2180: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2180: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3128 M_Data:0x3100 IR_Exec:0xe462 pcout:0x3128 ACTUAL: sr1:0x1 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3128 M_Data:0x3100 IR_Exec:0xe462 pcout:0x3128 
# UVM_INFO @ 2180: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2180: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x308d VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x308d VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 2180: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2180: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2180: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2180: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2180: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2190: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2190: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30cb pc:0x30ca instrmem_rd:0x1 ACTUAL: npc:0x30ca pc:0x30c9 instrmem_rd:0x1 
# UVM_INFO @ 2190: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2190: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x4 pcoffset9:0x085 instruction:0xe885 npc_in:0x30ca 
# UVM_INFO @ 2190: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30c9 ir_var:0xedb2 
# UVM_INFO @ 2190: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30c9 ir_var:0xedb2 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30c9 ir_var:0xedb2 
# UVM_INFO @ 2190: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2190: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3105 M_Data:0x3100 IR_Exec:0xe63e pcout:0x3105 ACTUAL: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3105 M_Data:0x3100 IR_Exec:0xe63e pcout:0x3105 
# UVM_INFO @ 2190: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2190: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3100 VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3100 VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 2190: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2190: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2190: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2190: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2190: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2200: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2200: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30cc pc:0x30cb instrmem_rd:0x1 ACTUAL: npc:0x30cb pc:0x30ca instrmem_rd:0x1 
# UVM_INFO @ 2200: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2200: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x094 instruction:0xe094 npc_in:0x30cb 
# UVM_INFO @ 2200: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30ca ir_var:0xe885 
# UVM_INFO @ 2200: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30ca ir_var:0xe885 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30ca ir_var:0xe885 
# UVM_INFO @ 2200: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2200: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x307a M_Data:0x3100 IR_Exec:0xedb2 pcout:0x307a ACTUAL: sr1:0x6 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x307a M_Data:0x3100 IR_Exec:0xedb2 pcout:0x307a 
# UVM_INFO @ 2200: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2200: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fe1 VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fe1 VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 2200: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2200: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2200: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2200: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2200: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2210: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2210: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30cd pc:0x30cc instrmem_rd:0x1 ACTUAL: npc:0x30cc pc:0x30cb instrmem_rd:0x1 
# UVM_INFO @ 2210: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2210: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x11c instruction:0xe31c npc_in:0x30cc 
# UVM_INFO @ 2210: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30cb ir_var:0xe094 
# UVM_INFO @ 2210: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30cb ir_var:0xe094 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30cb ir_var:0xe094 
# UVM_INFO @ 2210: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2210: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x314e M_Data:0x3100 IR_Exec:0xe885 pcout:0x314e ACTUAL: sr1:0x2 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x314e M_Data:0x3100 IR_Exec:0xe885 pcout:0x314e 
# UVM_INFO @ 2210: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2210: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3128 VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3128 VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 2210: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2210: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2210: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2210: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2210: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2220: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2220: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ce pc:0x30cd instrmem_rd:0x1 ACTUAL: npc:0x30cd pc:0x30cc instrmem_rd:0x1 
# UVM_INFO @ 2220: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2220: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x06d instruction:0xee6d npc_in:0x30cd 
# UVM_INFO @ 2220: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30cc ir_var:0xe31c 
# UVM_INFO @ 2220: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30cc ir_var:0xe31c ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30cc ir_var:0xe31c 
# UVM_INFO @ 2220: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2220: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x315e M_Data:0x3100 IR_Exec:0xe094 pcout:0x315e ACTUAL: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x315e M_Data:0x3100 IR_Exec:0xe094 pcout:0x315e 
# UVM_INFO @ 2220: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2220: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3128 VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3128 VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 2220: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2220: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2220: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2220: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2220: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2230: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2230: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30cf pc:0x30ce instrmem_rd:0x1 ACTUAL: npc:0x30ce pc:0x30cd instrmem_rd:0x1 
# UVM_INFO @ 2230: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2230: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x022 instruction:0xea22 npc_in:0x30ce 
# UVM_INFO @ 2230: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30cd ir_var:0xee6d 
# UVM_INFO @ 2230: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30cd ir_var:0xee6d ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30cd ir_var:0xee6d 
# UVM_INFO @ 2230: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2230: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fe7 M_Data:0x3100 IR_Exec:0xe31c pcout:0x2fe7 ACTUAL: sr1:0x4 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fe7 M_Data:0x3100 IR_Exec:0xe31c pcout:0x2fe7 
# UVM_INFO @ 2230: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2230: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x314e VSR2:0x3100 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x314e VSR2:0x3100 enable_writeback_status:0x1 
# UVM_INFO @ 2230: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2230: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2230: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2230: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2230: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2240: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2240: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30d0 pc:0x30cf instrmem_rd:0x1 ACTUAL: npc:0x30cf pc:0x30ce instrmem_rd:0x1 
# UVM_INFO @ 2240: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2240: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x0c7 instruction:0xeec7 npc_in:0x30cf 
# UVM_INFO @ 2240: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30ce ir_var:0xea22 
# UVM_INFO @ 2240: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30ce ir_var:0xea22 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30ce ir_var:0xea22 
# UVM_INFO @ 2240: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2240: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3139 M_Data:0x315e IR_Exec:0xee6d pcout:0x3139 ACTUAL: sr1:0x1 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3139 M_Data:0x315e IR_Exec:0xee6d pcout:0x3139 
# UVM_INFO @ 2240: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2240: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3105 VSR2:0x315e enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3105 VSR2:0x315e enable_writeback_status:0x1 
# UVM_INFO @ 2240: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2240: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2240: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2240: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2240: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2250: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2250: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30d1 pc:0x30d0 instrmem_rd:0x1 ACTUAL: npc:0x30d0 pc:0x30cf instrmem_rd:0x1 
# UVM_INFO @ 2250: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2250: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x1c5 instruction:0xefc5 npc_in:0x30d0 
# UVM_INFO @ 2250: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30cf ir_var:0xeec7 
# UVM_INFO @ 2250: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30cf ir_var:0xeec7 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30cf ir_var:0xeec7 
# UVM_INFO @ 2250: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2250: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30ef M_Data:0x315e IR_Exec:0xea22 pcout:0x30ef ACTUAL: sr1:0x0 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30ef M_Data:0x315e IR_Exec:0xea22 pcout:0x30ef 
# UVM_INFO @ 2250: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2250: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x315e VSR2:0x315e enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x315e VSR2:0x315e enable_writeback_status:0x1 
# UVM_INFO @ 2250: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2250: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2250: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2250: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2250: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2260: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2260: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30d2 pc:0x30d1 instrmem_rd:0x1 ACTUAL: npc:0x30d1 pc:0x30d0 instrmem_rd:0x1 
# UVM_INFO @ 2260: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2260: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x031 instruction:0xee31 npc_in:0x30d1 
# UVM_INFO @ 2260: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30d0 ir_var:0xefc5 
# UVM_INFO @ 2260: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30d0 ir_var:0xefc5 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30d0 ir_var:0xefc5 
# UVM_INFO @ 2260: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2260: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3195 M_Data:0x315e IR_Exec:0xeec7 pcout:0x3195 ACTUAL: sr1:0x3 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3195 M_Data:0x315e IR_Exec:0xeec7 pcout:0x3195 
# UVM_INFO @ 2260: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2260: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3105 VSR2:0x315e enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3105 VSR2:0x315e enable_writeback_status:0x1 
# UVM_INFO @ 2260: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2260: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2260: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2260: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2260: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2270: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2270: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30d3 pc:0x30d2 instrmem_rd:0x1 ACTUAL: npc:0x30d2 pc:0x30d1 instrmem_rd:0x1 
# UVM_INFO @ 2270: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2270: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x051 instruction:0xe051 npc_in:0x30d2 
# UVM_INFO @ 2270: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30d1 ir_var:0xee31 
# UVM_INFO @ 2270: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30d1 ir_var:0xee31 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30d1 ir_var:0xee31 
# UVM_INFO @ 2270: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2270: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3094 M_Data:0x315e IR_Exec:0xefc5 pcout:0x3094 ACTUAL: sr1:0x7 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3094 M_Data:0x315e IR_Exec:0xefc5 pcout:0x3094 
# UVM_INFO @ 2270: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2270: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3139 VSR2:0x315e enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3139 VSR2:0x315e enable_writeback_status:0x1 
# UVM_INFO @ 2270: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2270: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2270: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2270: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2270: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2280: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2280: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30d4 pc:0x30d3 instrmem_rd:0x1 ACTUAL: npc:0x30d3 pc:0x30d2 instrmem_rd:0x1 
# UVM_INFO @ 2280: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2280: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x193 instruction:0xe393 npc_in:0x30d3 
# UVM_INFO @ 2280: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30d2 ir_var:0xe051 
# UVM_INFO @ 2280: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30d2 ir_var:0xe051 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30d2 ir_var:0xe051 
# UVM_INFO @ 2280: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2280: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3101 M_Data:0x315e IR_Exec:0xee31 pcout:0x3101 ACTUAL: sr1:0x0 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3101 M_Data:0x315e IR_Exec:0xee31 pcout:0x3101 
# UVM_INFO @ 2280: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2280: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x315e VSR2:0x315e enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x315e VSR2:0x315e enable_writeback_status:0x1 
# UVM_INFO @ 2280: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2280: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2280: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2280: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2280: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2290: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2290: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30d5 pc:0x30d4 instrmem_rd:0x1 ACTUAL: npc:0x30d4 pc:0x30d3 instrmem_rd:0x1 
# UVM_INFO @ 2290: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2290: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x104 instruction:0xed04 npc_in:0x30d4 
# UVM_INFO @ 2290: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30d3 ir_var:0xe393 
# UVM_INFO @ 2290: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30d3 ir_var:0xe393 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30d3 ir_var:0xe393 
# UVM_INFO @ 2290: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2290: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3122 M_Data:0x315e IR_Exec:0xe051 pcout:0x3122 ACTUAL: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3122 M_Data:0x315e IR_Exec:0xe051 pcout:0x3122 
# UVM_INFO @ 2290: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2290: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fe7 VSR2:0x315e enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fe7 VSR2:0x315e enable_writeback_status:0x1 
# UVM_INFO @ 2290: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2290: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2290: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2290: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2290: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2300: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2300: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30d6 pc:0x30d5 instrmem_rd:0x1 ACTUAL: npc:0x30d5 pc:0x30d4 instrmem_rd:0x1 
# UVM_INFO @ 2300: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2300: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x0bb instruction:0xecbb npc_in:0x30d5 
# UVM_INFO @ 2300: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30d4 ir_var:0xed04 
# UVM_INFO @ 2300: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30d4 ir_var:0xed04 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30d4 ir_var:0xed04 
# UVM_INFO @ 2300: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2300: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3065 M_Data:0x315e IR_Exec:0xe393 pcout:0x3065 ACTUAL: sr1:0x6 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3065 M_Data:0x315e IR_Exec:0xe393 pcout:0x3065 
# UVM_INFO @ 2300: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2300: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x307a VSR2:0x315e enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x307a VSR2:0x315e enable_writeback_status:0x1 
# UVM_INFO @ 2300: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2300: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2300: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2300: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2300: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2310: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2310: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30d7 pc:0x30d6 instrmem_rd:0x1 ACTUAL: npc:0x30d6 pc:0x30d5 instrmem_rd:0x1 
# UVM_INFO @ 2310: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2310: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x1bd instruction:0xefbd npc_in:0x30d6 
# UVM_INFO @ 2310: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30d5 ir_var:0xecbb 
# UVM_INFO @ 2310: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30d5 ir_var:0xecbb ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30d5 ir_var:0xecbb 
# UVM_INFO @ 2310: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2310: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fd7 M_Data:0x3122 IR_Exec:0xed04 pcout:0x2fd7 ACTUAL: sr1:0x4 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2fd7 M_Data:0x3122 IR_Exec:0xed04 pcout:0x2fd7 
# UVM_INFO @ 2310: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2310: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x314e VSR2:0x3122 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x314e VSR2:0x3122 enable_writeback_status:0x1 
# UVM_INFO @ 2310: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2310: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2310: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2310: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2310: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2320: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2320: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30d8 pc:0x30d7 instrmem_rd:0x1 ACTUAL: npc:0x30d7 pc:0x30d6 instrmem_rd:0x1 
# UVM_INFO @ 2320: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2320: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x0cb instruction:0xe6cb npc_in:0x30d7 
# UVM_INFO @ 2320: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30d6 ir_var:0xefbd 
# UVM_INFO @ 2320: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30d6 ir_var:0xefbd ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30d6 ir_var:0xefbd 
# UVM_INFO @ 2320: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2320: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x318f M_Data:0x3122 IR_Exec:0xecbb pcout:0x318f ACTUAL: sr1:0x2 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x318f M_Data:0x3122 IR_Exec:0xecbb pcout:0x318f 
# UVM_INFO @ 2320: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2320: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3128 VSR2:0x3122 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3128 VSR2:0x3122 enable_writeback_status:0x1 
# UVM_INFO @ 2320: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2320: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2320: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2320: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2320: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2330: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2330: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30d9 pc:0x30d8 instrmem_rd:0x1 ACTUAL: npc:0x30d8 pc:0x30d7 instrmem_rd:0x1 
# UVM_INFO @ 2330: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2330: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x094 instruction:0xe294 npc_in:0x30d8 
# UVM_INFO @ 2330: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30d7 ir_var:0xe6cb 
# UVM_INFO @ 2330: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30d7 ir_var:0xe6cb ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30d7 ir_var:0xe6cb 
# UVM_INFO @ 2330: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2330: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3092 M_Data:0x3122 IR_Exec:0xefbd pcout:0x3092 ACTUAL: sr1:0x6 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3092 M_Data:0x3122 IR_Exec:0xefbd pcout:0x3092 
# UVM_INFO @ 2330: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2330: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x2fd7 VSR2:0x3122 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x2fd7 VSR2:0x3122 enable_writeback_status:0x1 
# UVM_INFO @ 2330: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2330: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2330: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2330: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2330: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2340: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2340: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30da pc:0x30d9 instrmem_rd:0x1 ACTUAL: npc:0x30d9 pc:0x30d8 instrmem_rd:0x1 
# UVM_INFO @ 2340: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2340: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x135 instruction:0xe335 npc_in:0x30d9 
# UVM_INFO @ 2340: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30d8 ir_var:0xe294 
# UVM_INFO @ 2340: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30d8 ir_var:0xe294 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30d8 ir_var:0xe294 
# UVM_INFO @ 2340: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2340: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31a1 M_Data:0x3122 IR_Exec:0xe6cb pcout:0x31a1 ACTUAL: sr1:0x3 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31a1 M_Data:0x3122 IR_Exec:0xe6cb pcout:0x31a1 
# UVM_INFO @ 2340: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2340: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3105 VSR2:0x3122 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3105 VSR2:0x3122 enable_writeback_status:0x1 
# UVM_INFO @ 2340: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2340: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2340: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2340: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2340: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2350: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2350: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30db pc:0x30da instrmem_rd:0x1 ACTUAL: npc:0x30da pc:0x30d9 instrmem_rd:0x1 
# UVM_INFO @ 2350: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2350: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x0eb instruction:0xe4eb npc_in:0x30da 
# UVM_INFO @ 2350: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30d9 ir_var:0xe335 
# UVM_INFO @ 2350: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30d9 ir_var:0xe335 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30d9 ir_var:0xe335 
# UVM_INFO @ 2350: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2350: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x316b M_Data:0x3122 IR_Exec:0xe294 pcout:0x316b ACTUAL: sr1:0x2 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x316b M_Data:0x3122 IR_Exec:0xe294 pcout:0x316b 
# UVM_INFO @ 2350: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2350: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3128 VSR2:0x3122 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3128 VSR2:0x3122 enable_writeback_status:0x1 
# UVM_INFO @ 2350: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2350: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2350: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2350: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2350: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2360: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30dc pc:0x30db instrmem_rd:0x1 ACTUAL: npc:0x30db pc:0x30da instrmem_rd:0x1 
# UVM_INFO @ 2360: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2360: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x1a5 instruction:0xe7a5 npc_in:0x30db 
# UVM_INFO @ 2360: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30da ir_var:0xe4eb 
# UVM_INFO @ 2360: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30da ir_var:0xe4eb ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30da ir_var:0xe4eb 
# UVM_INFO @ 2360: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2360: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x300d M_Data:0x3122 IR_Exec:0xe335 pcout:0x300d ACTUAL: sr1:0x4 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x300d M_Data:0x3122 IR_Exec:0xe335 pcout:0x300d 
# UVM_INFO @ 2360: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2360: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x314e VSR2:0x3122 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x314e VSR2:0x3122 enable_writeback_status:0x1 
# UVM_INFO @ 2360: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2360: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2360: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2360: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2360: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2370: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2370: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30dd pc:0x30dc instrmem_rd:0x1 ACTUAL: npc:0x30dc pc:0x30db instrmem_rd:0x1 
# UVM_INFO @ 2370: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2370: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x06f instruction:0xe46f npc_in:0x30dc 
# UVM_INFO @ 2370: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30db ir_var:0xe7a5 
# UVM_INFO @ 2370: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30db ir_var:0xe7a5 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30db ir_var:0xe7a5 
# UVM_INFO @ 2370: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2370: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31c4 M_Data:0x3122 IR_Exec:0xe4eb pcout:0x31c4 ACTUAL: sr1:0x3 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31c4 M_Data:0x3122 IR_Exec:0xe4eb pcout:0x31c4 
# UVM_INFO @ 2370: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2370: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x31a1 VSR2:0x3122 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x31a1 VSR2:0x3122 enable_writeback_status:0x1 
# UVM_INFO @ 2370: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2370: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2370: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2370: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2370: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2380: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2380: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30de pc:0x30dd instrmem_rd:0x1 ACTUAL: npc:0x30dd pc:0x30dc instrmem_rd:0x1 
# UVM_INFO @ 2380: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2380: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x0ae instruction:0xe4ae npc_in:0x30dd 
# UVM_INFO @ 2380: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30dc ir_var:0xe46f 
# UVM_INFO @ 2380: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30dc ir_var:0xe46f ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30dc ir_var:0xe46f 
# UVM_INFO @ 2380: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2380: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x307f M_Data:0x3122 IR_Exec:0xe7a5 pcout:0x307f ACTUAL: sr1:0x6 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x307f M_Data:0x3122 IR_Exec:0xe7a5 pcout:0x307f 
# UVM_INFO @ 2380: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2380: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x318f VSR2:0x3122 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x318f VSR2:0x3122 enable_writeback_status:0x1 
# UVM_INFO @ 2380: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2380: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2380: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2380: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2380: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2390: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2390: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30df pc:0x30de instrmem_rd:0x1 ACTUAL: npc:0x30de pc:0x30dd instrmem_rd:0x1 
# UVM_INFO @ 2390: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2390: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x06f instruction:0xe46f npc_in:0x30de 
# UVM_INFO @ 2390: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30dd ir_var:0xe4ae 
# UVM_INFO @ 2390: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30dd ir_var:0xe4ae ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30dd ir_var:0xe4ae 
# UVM_INFO @ 2390: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2390: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x314a M_Data:0x3122 IR_Exec:0xe46f pcout:0x314a ACTUAL: sr1:0x1 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x314a M_Data:0x3122 IR_Exec:0xe46f pcout:0x314a 
# UVM_INFO @ 2390: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2390: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x300d VSR2:0x3122 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x300d VSR2:0x3122 enable_writeback_status:0x1 
# UVM_INFO @ 2390: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2390: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2390: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2390: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2390: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2400: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2400: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30e0 pc:0x30df instrmem_rd:0x1 ACTUAL: npc:0x30df pc:0x30de instrmem_rd:0x1 
# UVM_INFO @ 2400: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2400: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x086 instruction:0xe086 npc_in:0x30df 
# UVM_INFO @ 2400: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30de ir_var:0xe46f 
# UVM_INFO @ 2400: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30de ir_var:0xe46f ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30de ir_var:0xe46f 
# UVM_INFO @ 2400: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2400: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x318a M_Data:0x3122 IR_Exec:0xe4ae pcout:0x318a ACTUAL: sr1:0x2 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x318a M_Data:0x3122 IR_Exec:0xe4ae pcout:0x318a 
# UVM_INFO @ 2400: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2400: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x31c4 VSR2:0x3122 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x31c4 VSR2:0x3122 enable_writeback_status:0x1 
# UVM_INFO @ 2400: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2400: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2400: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2400: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2400: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2410: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2410: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30e1 pc:0x30e0 instrmem_rd:0x1 ACTUAL: npc:0x30e0 pc:0x30df instrmem_rd:0x1 
# UVM_INFO @ 2410: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2410: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x4 pcoffset9:0x022 instruction:0xe822 npc_in:0x30e0 
# UVM_INFO @ 2410: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30df ir_var:0xe086 
# UVM_INFO @ 2410: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30df ir_var:0xe086 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30df ir_var:0xe086 
# UVM_INFO @ 2410: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2410: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x314c M_Data:0x3122 IR_Exec:0xe46f pcout:0x314c ACTUAL: sr1:0x1 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x314c M_Data:0x3122 IR_Exec:0xe46f pcout:0x314c 
# UVM_INFO @ 2410: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2410: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x300d VSR2:0x3122 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x300d VSR2:0x3122 enable_writeback_status:0x1 
# UVM_INFO @ 2410: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2410: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2410: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2410: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2410: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2420: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2420: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30e2 pc:0x30e1 instrmem_rd:0x1 ACTUAL: npc:0x30e1 pc:0x30e0 instrmem_rd:0x1 
# UVM_INFO @ 2420: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2420: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x119 instruction:0xe519 npc_in:0x30e1 
# UVM_INFO @ 2420: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30e0 ir_var:0xe822 
# UVM_INFO @ 2420: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30e0 ir_var:0xe822 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30e0 ir_var:0xe822 
# UVM_INFO @ 2420: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2420: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3164 M_Data:0x3122 IR_Exec:0xe086 pcout:0x3164 ACTUAL: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3164 M_Data:0x3122 IR_Exec:0xe086 pcout:0x3164 
# UVM_INFO @ 2420: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2420: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x318a VSR2:0x3122 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x318a VSR2:0x3122 enable_writeback_status:0x1 
# UVM_INFO @ 2420: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2420: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2420: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2420: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2420: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2430: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2430: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30e3 pc:0x30e2 instrmem_rd:0x1 ACTUAL: npc:0x30e2 pc:0x30e1 instrmem_rd:0x1 
# UVM_INFO @ 2430: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2430: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x12c instruction:0xeb2c npc_in:0x30e2 
# UVM_INFO @ 2430: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30e1 ir_var:0xe519 
# UVM_INFO @ 2430: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30e1 ir_var:0xe519 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30e1 ir_var:0xe519 
# UVM_INFO @ 2430: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2430: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3101 M_Data:0x3122 IR_Exec:0xe822 pcout:0x3101 ACTUAL: sr1:0x0 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3101 M_Data:0x3122 IR_Exec:0xe822 pcout:0x3101 
# UVM_INFO @ 2430: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2430: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3122 VSR2:0x3122 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3122 VSR2:0x3122 enable_writeback_status:0x1 
# UVM_INFO @ 2430: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2430: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2430: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2430: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2430: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2440: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2440: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30e4 pc:0x30e3 instrmem_rd:0x1 ACTUAL: npc:0x30e3 pc:0x30e2 instrmem_rd:0x1 
# UVM_INFO @ 2440: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2440: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x1e9 instruction:0xebe9 npc_in:0x30e3 
# UVM_INFO @ 2440: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30e2 ir_var:0xeb2c 
# UVM_INFO @ 2440: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30e2 ir_var:0xeb2c ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30e2 ir_var:0xeb2c 
# UVM_INFO @ 2440: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2440: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2ff9 M_Data:0x3164 IR_Exec:0xe519 pcout:0x2ff9 ACTUAL: sr1:0x4 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2ff9 M_Data:0x3164 IR_Exec:0xe519 pcout:0x2ff9 
# UVM_INFO @ 2440: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2440: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x314e VSR2:0x3164 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x314e VSR2:0x3164 enable_writeback_status:0x1 
# UVM_INFO @ 2440: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2440: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2440: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2440: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2440: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2450: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2450: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30e5 pc:0x30e4 instrmem_rd:0x1 ACTUAL: npc:0x30e4 pc:0x30e3 instrmem_rd:0x1 
# UVM_INFO @ 2450: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2450: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x019 instruction:0xe019 npc_in:0x30e4 
# UVM_INFO @ 2450: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30e3 ir_var:0xebe9 
# UVM_INFO @ 2450: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30e3 ir_var:0xebe9 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30e3 ir_var:0xebe9 
# UVM_INFO @ 2450: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2450: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x300d M_Data:0x3164 IR_Exec:0xeb2c pcout:0x300d ACTUAL: sr1:0x4 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x300d M_Data:0x3164 IR_Exec:0xeb2c pcout:0x300d 
# UVM_INFO @ 2450: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2450: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3101 VSR2:0x3164 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3101 VSR2:0x3164 enable_writeback_status:0x1 
# UVM_INFO @ 2450: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2450: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2450: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2450: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2450: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2460: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2460: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30e6 pc:0x30e5 instrmem_rd:0x1 ACTUAL: npc:0x30e5 pc:0x30e4 instrmem_rd:0x1 
# UVM_INFO @ 2460: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2460: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x06c instruction:0xec6c npc_in:0x30e5 
# UVM_INFO @ 2460: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30e4 ir_var:0xe019 
# UVM_INFO @ 2460: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30e4 ir_var:0xe019 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30e4 ir_var:0xe019 
# UVM_INFO @ 2460: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2460: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30cb M_Data:0x3164 IR_Exec:0xebe9 pcout:0x30cb ACTUAL: sr1:0x7 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30cb M_Data:0x3164 IR_Exec:0xebe9 pcout:0x30cb 
# UVM_INFO @ 2460: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2460: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3092 VSR2:0x3164 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3092 VSR2:0x3164 enable_writeback_status:0x1 
# UVM_INFO @ 2460: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2460: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2460: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2460: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2460: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2470: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2470: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30e7 pc:0x30e6 instrmem_rd:0x1 ACTUAL: npc:0x30e6 pc:0x30e5 instrmem_rd:0x1 
# UVM_INFO @ 2470: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2470: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x190 instruction:0xeb90 npc_in:0x30e6 
# UVM_INFO @ 2470: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30e5 ir_var:0xec6c 
# UVM_INFO @ 2470: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30e5 ir_var:0xec6c ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30e5 ir_var:0xec6c 
# UVM_INFO @ 2470: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2470: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30fc M_Data:0x3164 IR_Exec:0xe019 pcout:0x30fc ACTUAL: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30fc M_Data:0x3164 IR_Exec:0xe019 pcout:0x30fc 
# UVM_INFO @ 2470: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2470: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3164 VSR2:0x3164 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3164 VSR2:0x3164 enable_writeback_status:0x1 
# UVM_INFO @ 2470: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2470: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2470: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2470: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2470: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2480: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2480: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30e8 pc:0x30e7 instrmem_rd:0x1 ACTUAL: npc:0x30e7 pc:0x30e6 instrmem_rd:0x1 
# UVM_INFO @ 2480: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2480: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x4 pcoffset9:0x199 instruction:0xe999 npc_in:0x30e7 
# UVM_INFO @ 2480: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30e6 ir_var:0xeb90 
# UVM_INFO @ 2480: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30e6 ir_var:0xeb90 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30e6 ir_var:0xeb90 
# UVM_INFO @ 2480: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2480: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3150 M_Data:0x3164 IR_Exec:0xec6c pcout:0x3150 ACTUAL: sr1:0x1 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3150 M_Data:0x3164 IR_Exec:0xec6c pcout:0x3150 
# UVM_INFO @ 2480: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2480: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x300d VSR2:0x3164 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x300d VSR2:0x3164 enable_writeback_status:0x1 
# UVM_INFO @ 2480: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2480: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2480: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2480: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2480: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2490: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2490: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30e9 pc:0x30e8 instrmem_rd:0x1 ACTUAL: npc:0x30e8 pc:0x30e7 instrmem_rd:0x1 
# UVM_INFO @ 2490: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2490: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x03d instruction:0xec3d npc_in:0x30e8 
# UVM_INFO @ 2490: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30e7 ir_var:0xe999 
# UVM_INFO @ 2490: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30e7 ir_var:0xe999 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30e7 ir_var:0xe999 
# UVM_INFO @ 2490: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2490: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3075 M_Data:0x30fc IR_Exec:0xeb90 pcout:0x3075 ACTUAL: sr1:0x6 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3075 M_Data:0x30fc IR_Exec:0xeb90 pcout:0x3075 
# UVM_INFO @ 2490: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2490: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x318f VSR2:0x30fc enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x318f VSR2:0x30fc enable_writeback_status:0x1 
# UVM_INFO @ 2490: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2490: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2490: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2490: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2490: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2500: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2500: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ea pc:0x30e9 instrmem_rd:0x1 ACTUAL: npc:0x30e9 pc:0x30e8 instrmem_rd:0x1 
# UVM_INFO @ 2500: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2500: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x0ed instruction:0xeaed npc_in:0x30e9 
# UVM_INFO @ 2500: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30e8 ir_var:0xec3d 
# UVM_INFO @ 2500: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30e8 ir_var:0xec3d ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30e8 ir_var:0xec3d 
# UVM_INFO @ 2500: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2500: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x307f M_Data:0x30fc IR_Exec:0xe999 pcout:0x307f ACTUAL: sr1:0x6 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x307f M_Data:0x30fc IR_Exec:0xe999 pcout:0x307f 
# UVM_INFO @ 2500: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2500: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3150 VSR2:0x30fc enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3150 VSR2:0x30fc enable_writeback_status:0x1 
# UVM_INFO @ 2500: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2500: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2500: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2500: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2500: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2510: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2510: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30eb pc:0x30ea instrmem_rd:0x1 ACTUAL: npc:0x30ea pc:0x30e9 instrmem_rd:0x1 
# UVM_INFO @ 2510: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2510: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x164 instruction:0xe564 npc_in:0x30ea 
# UVM_INFO @ 2510: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30e9 ir_var:0xeaed 
# UVM_INFO @ 2510: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30e9 ir_var:0xeaed ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30e9 ir_var:0xeaed 
# UVM_INFO @ 2510: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2510: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3124 M_Data:0x30fc IR_Exec:0xec3d pcout:0x3124 ACTUAL: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3124 M_Data:0x30fc IR_Exec:0xec3d pcout:0x3124 
# UVM_INFO @ 2510: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2510: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x30fc VSR2:0x30fc enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x30fc VSR2:0x30fc enable_writeback_status:0x1 
# UVM_INFO @ 2510: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2510: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2510: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2510: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2510: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2520: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2520: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ec pc:0x30eb instrmem_rd:0x1 ACTUAL: npc:0x30eb pc:0x30ea instrmem_rd:0x1 
# UVM_INFO @ 2520: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2520: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x14d instruction:0xeb4d npc_in:0x30eb 
# UVM_INFO @ 2520: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30ea ir_var:0xe564 
# UVM_INFO @ 2520: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30ea ir_var:0xe564 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30ea ir_var:0xe564 
# UVM_INFO @ 2520: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2520: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31d5 M_Data:0x30fc IR_Exec:0xeaed pcout:0x31d5 ACTUAL: sr1:0x3 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31d5 M_Data:0x30fc IR_Exec:0xeaed pcout:0x31d5 
# UVM_INFO @ 2520: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2520: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x307f VSR2:0x30fc enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x307f VSR2:0x30fc enable_writeback_status:0x1 
# UVM_INFO @ 2520: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2520: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2520: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2520: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2520: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2530: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2530: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ed pc:0x30ec instrmem_rd:0x1 ACTUAL: npc:0x30ec pc:0x30eb instrmem_rd:0x1 
# UVM_INFO @ 2530: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2530: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x06c instruction:0xea6c npc_in:0x30ec 
# UVM_INFO @ 2530: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30eb ir_var:0xeb4d 
# UVM_INFO @ 2530: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30eb ir_var:0xeb4d ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30eb ir_var:0xeb4d 
# UVM_INFO @ 2530: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2530: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x304d M_Data:0x30fc IR_Exec:0xe564 pcout:0x304d ACTUAL: sr1:0x5 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x304d M_Data:0x30fc IR_Exec:0xe564 pcout:0x304d 
# UVM_INFO @ 2530: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2530: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3075 VSR2:0x30fc enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3075 VSR2:0x30fc enable_writeback_status:0x1 
# UVM_INFO @ 2530: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2530: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2530: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2530: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2530: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2540: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2540: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ee pc:0x30ed instrmem_rd:0x1 ACTUAL: npc:0x30ed pc:0x30ec instrmem_rd:0x1 
# UVM_INFO @ 2540: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2540: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x19e instruction:0xe59e npc_in:0x30ed 
# UVM_INFO @ 2540: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30ec ir_var:0xea6c 
# UVM_INFO @ 2540: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30ec ir_var:0xea6c ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30ec ir_var:0xea6c 
# UVM_INFO @ 2540: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2540: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3037 M_Data:0x30fc IR_Exec:0xeb4d pcout:0x3037 ACTUAL: sr1:0x5 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3037 M_Data:0x30fc IR_Exec:0xeb4d pcout:0x3037 
# UVM_INFO @ 2540: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2540: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x31d5 VSR2:0x30fc enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x31d5 VSR2:0x30fc enable_writeback_status:0x1 
# UVM_INFO @ 2540: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2540: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2540: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2540: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2540: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2550: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2550: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ef pc:0x30ee instrmem_rd:0x1 ACTUAL: npc:0x30ee pc:0x30ed instrmem_rd:0x1 
# UVM_INFO @ 2550: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2550: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x1c2 instruction:0xe3c2 npc_in:0x30ee 
# UVM_INFO @ 2550: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30ed ir_var:0xe59e 
# UVM_INFO @ 2550: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30ed ir_var:0xe59e ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30ed ir_var:0xe59e 
# UVM_INFO @ 2550: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2550: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3157 M_Data:0x30fc IR_Exec:0xea6c pcout:0x3157 ACTUAL: sr1:0x1 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3157 M_Data:0x30fc IR_Exec:0xea6c pcout:0x3157 
# UVM_INFO @ 2550: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2550: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x300d VSR2:0x30fc enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x300d VSR2:0x30fc enable_writeback_status:0x1 
# UVM_INFO @ 2550: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2550: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2550: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2550: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2550: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2560: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2560: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30f0 pc:0x30ef instrmem_rd:0x1 ACTUAL: npc:0x30ef pc:0x30ee instrmem_rd:0x1 
# UVM_INFO @ 2560: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2560: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x1b7 instruction:0xebb7 npc_in:0x30ef 
# UVM_INFO @ 2560: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30ee ir_var:0xe3c2 
# UVM_INFO @ 2560: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30ee ir_var:0xe3c2 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30ee ir_var:0xe3c2 
# UVM_INFO @ 2560: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2560: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x308a M_Data:0x30fc IR_Exec:0xe59e pcout:0x308a ACTUAL: sr1:0x6 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x308a M_Data:0x30fc IR_Exec:0xe59e pcout:0x308a 
# UVM_INFO @ 2560: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2560: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3124 VSR2:0x30fc enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3124 VSR2:0x30fc enable_writeback_status:0x1 
# UVM_INFO @ 2560: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2560: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2560: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2560: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2560: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2570: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2570: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30f1 pc:0x30f0 instrmem_rd:0x1 ACTUAL: npc:0x30f0 pc:0x30ef instrmem_rd:0x1 
# UVM_INFO @ 2570: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2570: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x0f9 instruction:0xe6f9 npc_in:0x30f0 
# UVM_INFO @ 2570: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30ef ir_var:0xebb7 
# UVM_INFO @ 2570: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30ef ir_var:0xebb7 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30ef ir_var:0xebb7 
# UVM_INFO @ 2570: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2570: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30af M_Data:0x30fc IR_Exec:0xe3c2 pcout:0x30af ACTUAL: sr1:0x7 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30af M_Data:0x30fc IR_Exec:0xe3c2 pcout:0x30af 
# UVM_INFO @ 2570: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2570: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3092 VSR2:0x30fc enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3092 VSR2:0x30fc enable_writeback_status:0x1 
# UVM_INFO @ 2570: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2570: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2570: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2570: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2570: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2580: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2580: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30f2 pc:0x30f1 instrmem_rd:0x1 ACTUAL: npc:0x30f1 pc:0x30f0 instrmem_rd:0x1 
# UVM_INFO @ 2580: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2580: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x02a instruction:0xe22a npc_in:0x30f1 
# UVM_INFO @ 2580: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30f0 ir_var:0xe6f9 
# UVM_INFO @ 2580: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30f0 ir_var:0xe6f9 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30f0 ir_var:0xe6f9 
# UVM_INFO @ 2580: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2580: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30a5 M_Data:0x30fc IR_Exec:0xebb7 pcout:0x30a5 ACTUAL: sr1:0x6 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30a5 M_Data:0x30fc IR_Exec:0xebb7 pcout:0x30a5 
# UVM_INFO @ 2580: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2580: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3124 VSR2:0x30fc enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3124 VSR2:0x30fc enable_writeback_status:0x1 
# UVM_INFO @ 2580: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2580: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2580: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2580: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2580: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2590: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2590: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30f3 pc:0x30f2 instrmem_rd:0x1 ACTUAL: npc:0x30f2 pc:0x30f1 instrmem_rd:0x1 
# UVM_INFO @ 2590: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2590: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x169 instruction:0xeb69 npc_in:0x30f2 
# UVM_INFO @ 2590: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30f1 ir_var:0xe22a 
# UVM_INFO @ 2590: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30f1 ir_var:0xe22a ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30f1 ir_var:0xe22a 
# UVM_INFO @ 2590: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2590: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31e8 M_Data:0x30fc IR_Exec:0xe6f9 pcout:0x31e8 ACTUAL: sr1:0x3 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31e8 M_Data:0x30fc IR_Exec:0xe6f9 pcout:0x31e8 
# UVM_INFO @ 2590: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2590: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x307f VSR2:0x30fc enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x307f VSR2:0x30fc enable_writeback_status:0x1 
# UVM_INFO @ 2590: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2590: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2590: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2590: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2590: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2600: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2600: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30f4 pc:0x30f3 instrmem_rd:0x1 ACTUAL: npc:0x30f3 pc:0x30f2 instrmem_rd:0x1 
# UVM_INFO @ 2600: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2600: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x1f0 instruction:0xe5f0 npc_in:0x30f3 
# UVM_INFO @ 2600: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30f2 ir_var:0xeb69 
# UVM_INFO @ 2600: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30f2 ir_var:0xeb69 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30f2 ir_var:0xeb69 
# UVM_INFO @ 2600: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2600: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x311a M_Data:0x30fc IR_Exec:0xe22a pcout:0x311a ACTUAL: sr1:0x0 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x311a M_Data:0x30fc IR_Exec:0xe22a pcout:0x311a 
# UVM_INFO @ 2600: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2600: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x30fc VSR2:0x30fc enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x30fc VSR2:0x30fc enable_writeback_status:0x1 
# UVM_INFO @ 2600: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2600: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2600: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2600: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2600: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2610: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2610: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30f5 pc:0x30f4 instrmem_rd:0x1 ACTUAL: npc:0x30f4 pc:0x30f3 instrmem_rd:0x1 
# UVM_INFO @ 2610: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2610: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x15f instruction:0xe75f npc_in:0x30f4 
# UVM_INFO @ 2610: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30f3 ir_var:0xe5f0 
# UVM_INFO @ 2610: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30f3 ir_var:0xe5f0 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30f3 ir_var:0xe5f0 
# UVM_INFO @ 2610: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2610: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x305a M_Data:0x30fc IR_Exec:0xeb69 pcout:0x305a ACTUAL: sr1:0x5 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x305a M_Data:0x30fc IR_Exec:0xeb69 pcout:0x305a 
# UVM_INFO @ 2610: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2610: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x30a5 VSR2:0x30fc enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x30a5 VSR2:0x30fc enable_writeback_status:0x1 
# UVM_INFO @ 2610: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2610: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2610: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2610: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2610: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2620: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2620: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30f6 pc:0x30f5 instrmem_rd:0x1 ACTUAL: npc:0x30f5 pc:0x30f4 instrmem_rd:0x1 
# UVM_INFO @ 2620: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2620: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x08b instruction:0xe08b npc_in:0x30f5 
# UVM_INFO @ 2620: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30f4 ir_var:0xe75f 
# UVM_INFO @ 2620: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30f4 ir_var:0xe75f ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30f4 ir_var:0xe75f 
# UVM_INFO @ 2620: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2620: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30e2 M_Data:0x30fc IR_Exec:0xe5f0 pcout:0x30e2 ACTUAL: sr1:0x7 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30e2 M_Data:0x30fc IR_Exec:0xe5f0 pcout:0x30e2 
# UVM_INFO @ 2620: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2620: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3092 VSR2:0x30fc enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3092 VSR2:0x30fc enable_writeback_status:0x1 
# UVM_INFO @ 2620: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2620: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2620: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2620: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2620: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2630: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2630: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30f7 pc:0x30f6 instrmem_rd:0x1 ACTUAL: npc:0x30f6 pc:0x30f5 instrmem_rd:0x1 
# UVM_INFO @ 2630: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2630: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x171 instruction:0xed71 npc_in:0x30f6 
# UVM_INFO @ 2630: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30f5 ir_var:0xe08b 
# UVM_INFO @ 2630: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30f5 ir_var:0xe08b ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30f5 ir_var:0xe08b 
# UVM_INFO @ 2630: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2630: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3052 M_Data:0x30fc IR_Exec:0xe75f pcout:0x3052 ACTUAL: sr1:0x5 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3052 M_Data:0x30fc IR_Exec:0xe75f pcout:0x3052 
# UVM_INFO @ 2630: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2630: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x305a VSR2:0x30fc enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x305a VSR2:0x30fc enable_writeback_status:0x1 
# UVM_INFO @ 2630: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2630: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2630: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2630: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2630: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2640: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2640: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30f8 pc:0x30f7 instrmem_rd:0x1 ACTUAL: npc:0x30f7 pc:0x30f6 instrmem_rd:0x1 
# UVM_INFO @ 2640: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2640: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x103 instruction:0xed03 npc_in:0x30f7 
# UVM_INFO @ 2640: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30f6 ir_var:0xed71 
# UVM_INFO @ 2640: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30f6 ir_var:0xed71 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30f6 ir_var:0xed71 
# UVM_INFO @ 2640: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2640: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x317f M_Data:0x30fc IR_Exec:0xe08b pcout:0x317f ACTUAL: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x317f M_Data:0x30fc IR_Exec:0xe08b pcout:0x317f 
# UVM_INFO @ 2640: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2640: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x30e2 VSR2:0x30fc enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x30e2 VSR2:0x30fc enable_writeback_status:0x1 
# UVM_INFO @ 2640: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2640: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2640: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2640: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2640: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2650: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2650: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30f9 pc:0x30f8 instrmem_rd:0x1 ACTUAL: npc:0x30f8 pc:0x30f7 instrmem_rd:0x1 
# UVM_INFO @ 2650: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2650: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x192 instruction:0xe792 npc_in:0x30f8 
# UVM_INFO @ 2650: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30f7 ir_var:0xed03 
# UVM_INFO @ 2650: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30f7 ir_var:0xed03 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30f7 ir_var:0xed03 
# UVM_INFO @ 2650: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2650: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3066 M_Data:0x30fc IR_Exec:0xed71 pcout:0x3066 ACTUAL: sr1:0x5 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3066 M_Data:0x30fc IR_Exec:0xed71 pcout:0x3066 
# UVM_INFO @ 2650: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2650: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x305a VSR2:0x30fc enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x305a VSR2:0x30fc enable_writeback_status:0x1 
# UVM_INFO @ 2650: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2650: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2650: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2650: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2650: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2660: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2660: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30fa pc:0x30f9 instrmem_rd:0x1 ACTUAL: npc:0x30f9 pc:0x30f8 instrmem_rd:0x1 
# UVM_INFO @ 2660: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2660: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x05f instruction:0xe05f npc_in:0x30f9 
# UVM_INFO @ 2660: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30f8 ir_var:0xe792 
# UVM_INFO @ 2660: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30f8 ir_var:0xe792 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30f8 ir_var:0xe792 
# UVM_INFO @ 2660: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2660: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2ff9 M_Data:0x317f IR_Exec:0xed03 pcout:0x2ff9 ACTUAL: sr1:0x4 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x2ff9 M_Data:0x317f IR_Exec:0xed03 pcout:0x2ff9 
# UVM_INFO @ 2660: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2660: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x307f VSR2:0x317f enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x307f VSR2:0x317f enable_writeback_status:0x1 
# UVM_INFO @ 2660: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2660: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2660: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2660: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2660: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2670: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2670: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30fb pc:0x30fa instrmem_rd:0x1 ACTUAL: npc:0x30fa pc:0x30f9 instrmem_rd:0x1 
# UVM_INFO @ 2670: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2670: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x081 instruction:0xea81 npc_in:0x30fa 
# UVM_INFO @ 2670: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30f9 ir_var:0xe05f 
# UVM_INFO @ 2670: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30f9 ir_var:0xe05f ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30f9 ir_var:0xe05f 
# UVM_INFO @ 2670: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2670: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3089 M_Data:0x317f IR_Exec:0xe792 pcout:0x3089 ACTUAL: sr1:0x6 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3089 M_Data:0x317f IR_Exec:0xe792 pcout:0x3089 
# UVM_INFO @ 2670: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2670: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3066 VSR2:0x317f enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3066 VSR2:0x317f enable_writeback_status:0x1 
# UVM_INFO @ 2670: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2670: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2670: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2670: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2670: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2680: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2680: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30fc pc:0x30fb instrmem_rd:0x1 ACTUAL: npc:0x30fb pc:0x30fa instrmem_rd:0x1 
# UVM_INFO @ 2680: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2680: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x151 instruction:0xe551 npc_in:0x30fb 
# UVM_INFO @ 2680: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30fa ir_var:0xea81 
# UVM_INFO @ 2680: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30fa ir_var:0xea81 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30fa ir_var:0xea81 
# UVM_INFO @ 2680: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2680: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3157 M_Data:0x317f IR_Exec:0xe05f pcout:0x3157 ACTUAL: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3157 M_Data:0x317f IR_Exec:0xe05f pcout:0x3157 
# UVM_INFO @ 2680: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2680: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x311a VSR2:0x317f enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x311a VSR2:0x317f enable_writeback_status:0x1 
# UVM_INFO @ 2680: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2680: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2680: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2680: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2680: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2690: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2690: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30fd pc:0x30fc instrmem_rd:0x1 ACTUAL: npc:0x30fc pc:0x30fb instrmem_rd:0x1 
# UVM_INFO @ 2690: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2690: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x129 instruction:0xe729 npc_in:0x30fc 
# UVM_INFO @ 2690: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30fb ir_var:0xe551 
# UVM_INFO @ 2690: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30fb ir_var:0xe551 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30fb ir_var:0xe551 
# UVM_INFO @ 2690: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2690: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x317a M_Data:0x317f IR_Exec:0xea81 pcout:0x317a ACTUAL: sr1:0x2 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x317a M_Data:0x317f IR_Exec:0xea81 pcout:0x317a 
# UVM_INFO @ 2690: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2690: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x30e2 VSR2:0x317f enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x30e2 VSR2:0x317f enable_writeback_status:0x1 
# UVM_INFO @ 2690: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2690: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2690: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2690: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2690: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2700: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2700: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30fe pc:0x30fd instrmem_rd:0x1 ACTUAL: npc:0x30fd pc:0x30fc instrmem_rd:0x1 
# UVM_INFO @ 2700: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2700: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x4 pcoffset9:0x10a instruction:0xe90a npc_in:0x30fd 
# UVM_INFO @ 2700: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30fc ir_var:0xe729 
# UVM_INFO @ 2700: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30fc ir_var:0xe729 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30fc ir_var:0xe729 
# UVM_INFO @ 2700: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2700: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x304b M_Data:0x3157 IR_Exec:0xe551 pcout:0x304b ACTUAL: sr1:0x5 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x304b M_Data:0x3157 IR_Exec:0xe551 pcout:0x304b 
# UVM_INFO @ 2700: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2700: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x305a VSR2:0x3157 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x305a VSR2:0x3157 enable_writeback_status:0x1 
# UVM_INFO @ 2700: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2700: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2700: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2700: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2700: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2710: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2710: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x30ff pc:0x30fe instrmem_rd:0x1 ACTUAL: npc:0x30fe pc:0x30fd instrmem_rd:0x1 
# UVM_INFO @ 2710: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2710: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x02d instruction:0xe42d npc_in:0x30fe 
# UVM_INFO @ 2710: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30fd ir_var:0xe90a 
# UVM_INFO @ 2710: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30fd ir_var:0xe90a ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30fd ir_var:0xe90a 
# UVM_INFO @ 2710: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2710: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3024 M_Data:0x3157 IR_Exec:0xe729 pcout:0x3024 ACTUAL: sr1:0x4 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3024 M_Data:0x3157 IR_Exec:0xe729 pcout:0x3024 
# UVM_INFO @ 2710: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2710: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x307f VSR2:0x3157 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x307f VSR2:0x3157 enable_writeback_status:0x1 
# UVM_INFO @ 2710: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2710: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2710: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2710: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2710: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2720: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2720: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3100 pc:0x30ff instrmem_rd:0x1 ACTUAL: npc:0x30ff pc:0x30fe instrmem_rd:0x1 
# UVM_INFO @ 2720: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2720: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x016 instruction:0xe216 npc_in:0x30ff 
# UVM_INFO @ 2720: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30fe ir_var:0xe42d 
# UVM_INFO @ 2720: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30fe ir_var:0xe42d ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30fe ir_var:0xe42d 
# UVM_INFO @ 2720: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2720: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3006 M_Data:0x3157 IR_Exec:0xe90a pcout:0x3006 ACTUAL: sr1:0x4 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3006 M_Data:0x3157 IR_Exec:0xe90a pcout:0x3006 
# UVM_INFO @ 2720: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2720: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x307f VSR2:0x3157 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x307f VSR2:0x3157 enable_writeback_status:0x1 
# UVM_INFO @ 2720: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2720: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2720: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2720: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2720: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2730: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2730: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3101 pc:0x3100 instrmem_rd:0x1 ACTUAL: npc:0x3100 pc:0x30ff instrmem_rd:0x1 
# UVM_INFO @ 2730: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2730: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x17b instruction:0xed7b npc_in:0x3100 
# UVM_INFO @ 2730: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30ff ir_var:0xe216 
# UVM_INFO @ 2730: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30ff ir_var:0xe216 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x30ff ir_var:0xe216 
# UVM_INFO @ 2730: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2730: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x312a M_Data:0x3157 IR_Exec:0xe42d pcout:0x312a ACTUAL: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x312a M_Data:0x3157 IR_Exec:0xe42d pcout:0x312a 
# UVM_INFO @ 2730: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2730: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3157 VSR2:0x3157 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3157 VSR2:0x3157 enable_writeback_status:0x1 
# UVM_INFO @ 2730: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2730: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2730: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2730: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2730: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2740: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2740: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3102 pc:0x3101 instrmem_rd:0x1 ACTUAL: npc:0x3101 pc:0x3100 instrmem_rd:0x1 
# UVM_INFO @ 2740: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2740: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x4 pcoffset9:0x1d0 instruction:0xe9d0 npc_in:0x3101 
# UVM_INFO @ 2740: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3100 ir_var:0xed7b 
# UVM_INFO @ 2740: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3100 ir_var:0xed7b ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3100 ir_var:0xed7b 
# UVM_INFO @ 2740: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2740: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3114 M_Data:0x3157 IR_Exec:0xe216 pcout:0x3114 ACTUAL: sr1:0x0 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3114 M_Data:0x3157 IR_Exec:0xe216 pcout:0x3114 
# UVM_INFO @ 2740: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2740: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3157 VSR2:0x3157 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3157 VSR2:0x3157 enable_writeback_status:0x1 
# UVM_INFO @ 2740: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2740: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2740: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2740: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2740: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2750: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2750: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3103 pc:0x3102 instrmem_rd:0x1 ACTUAL: npc:0x3102 pc:0x3101 instrmem_rd:0x1 
# UVM_INFO @ 2750: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2750: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x18d instruction:0xed8d npc_in:0x3102 
# UVM_INFO @ 2750: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3101 ir_var:0xe9d0 
# UVM_INFO @ 2750: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3101 ir_var:0xe9d0 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3101 ir_var:0xe9d0 
# UVM_INFO @ 2750: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2750: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x307a M_Data:0x3157 IR_Exec:0xed7b pcout:0x307a ACTUAL: sr1:0x5 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x307a M_Data:0x3157 IR_Exec:0xed7b pcout:0x307a 
# UVM_INFO @ 2750: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2750: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x317a VSR2:0x3157 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x317a VSR2:0x3157 enable_writeback_status:0x1 
# UVM_INFO @ 2750: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2750: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2750: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2750: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2750: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2760: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2760: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3104 pc:0x3103 instrmem_rd:0x1 ACTUAL: npc:0x3103 pc:0x3102 instrmem_rd:0x1 
# UVM_INFO @ 2760: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2760: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x148 instruction:0xe748 npc_in:0x3103 
# UVM_INFO @ 2760: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3102 ir_var:0xed8d 
# UVM_INFO @ 2760: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3102 ir_var:0xed8d ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3102 ir_var:0xed8d 
# UVM_INFO @ 2760: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2760: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30d0 M_Data:0x3157 IR_Exec:0xe9d0 pcout:0x30d0 ACTUAL: sr1:0x7 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30d0 M_Data:0x3157 IR_Exec:0xe9d0 pcout:0x30d0 
# UVM_INFO @ 2760: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2760: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3092 VSR2:0x3157 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3092 VSR2:0x3157 enable_writeback_status:0x1 
# UVM_INFO @ 2760: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2760: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2760: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2760: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2760: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2770: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2770: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3105 pc:0x3104 instrmem_rd:0x1 ACTUAL: npc:0x3104 pc:0x3103 instrmem_rd:0x1 
# UVM_INFO @ 2770: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2770: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x4 pcoffset9:0x19a instruction:0xe99a npc_in:0x3104 
# UVM_INFO @ 2770: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3103 ir_var:0xe748 
# UVM_INFO @ 2770: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3103 ir_var:0xe748 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3103 ir_var:0xe748 
# UVM_INFO @ 2770: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2770: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x308e M_Data:0x3157 IR_Exec:0xed8d pcout:0x308e ACTUAL: sr1:0x6 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x308e M_Data:0x3157 IR_Exec:0xed8d pcout:0x308e 
# UVM_INFO @ 2770: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2770: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x307a VSR2:0x3157 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x307a VSR2:0x3157 enable_writeback_status:0x1 
# UVM_INFO @ 2770: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2770: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2770: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2770: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2770: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2780: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2780: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3106 pc:0x3105 instrmem_rd:0x1 ACTUAL: npc:0x3105 pc:0x3104 instrmem_rd:0x1 
# UVM_INFO @ 2780: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2780: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x12d instruction:0xef2d npc_in:0x3105 
# UVM_INFO @ 2780: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3104 ir_var:0xe99a 
# UVM_INFO @ 2780: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3104 ir_var:0xe99a ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3104 ir_var:0xe99a 
# UVM_INFO @ 2780: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2780: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x304a M_Data:0x3157 IR_Exec:0xe748 pcout:0x304a ACTUAL: sr1:0x5 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x304a M_Data:0x3157 IR_Exec:0xe748 pcout:0x304a 
# UVM_INFO @ 2780: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2780: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x317a VSR2:0x3157 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x317a VSR2:0x3157 enable_writeback_status:0x1 
# UVM_INFO @ 2780: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2780: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2780: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2780: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2780: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2790: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2790: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3107 pc:0x3106 instrmem_rd:0x1 ACTUAL: npc:0x3106 pc:0x3105 instrmem_rd:0x1 
# UVM_INFO @ 2790: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2790: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x048 instruction:0xe048 npc_in:0x3106 
# UVM_INFO @ 2790: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3105 ir_var:0xef2d 
# UVM_INFO @ 2790: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3105 ir_var:0xef2d ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3105 ir_var:0xef2d 
# UVM_INFO @ 2790: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2790: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x309d M_Data:0x3157 IR_Exec:0xe99a pcout:0x309d ACTUAL: sr1:0x6 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x309d M_Data:0x3157 IR_Exec:0xe99a pcout:0x309d 
# UVM_INFO @ 2790: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2790: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x308e VSR2:0x3157 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x308e VSR2:0x3157 enable_writeback_status:0x1 
# UVM_INFO @ 2790: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2790: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2790: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2790: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2790: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2800: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2800: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3108 pc:0x3107 instrmem_rd:0x1 ACTUAL: npc:0x3107 pc:0x3106 instrmem_rd:0x1 
# UVM_INFO @ 2800: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2800: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x077 instruction:0xe077 npc_in:0x3107 
# UVM_INFO @ 2800: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3106 ir_var:0xe048 
# UVM_INFO @ 2800: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3106 ir_var:0xe048 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3106 ir_var:0xe048 
# UVM_INFO @ 2800: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2800: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3031 M_Data:0x3157 IR_Exec:0xef2d pcout:0x3031 ACTUAL: sr1:0x4 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3031 M_Data:0x3157 IR_Exec:0xef2d pcout:0x3031 
# UVM_INFO @ 2800: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2800: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x30d0 VSR2:0x3157 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x30d0 VSR2:0x3157 enable_writeback_status:0x1 
# UVM_INFO @ 2800: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2800: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2800: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2800: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2800: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2810: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2810: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3109 pc:0x3108 instrmem_rd:0x1 ACTUAL: npc:0x3108 pc:0x3107 instrmem_rd:0x1 
# UVM_INFO @ 2810: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2810: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x195 instruction:0xe595 npc_in:0x3108 
# UVM_INFO @ 2810: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3107 ir_var:0xe077 
# UVM_INFO @ 2810: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3107 ir_var:0xe077 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3107 ir_var:0xe077 
# UVM_INFO @ 2810: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2810: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x314d M_Data:0x3157 IR_Exec:0xe048 pcout:0x314d ACTUAL: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x314d M_Data:0x3157 IR_Exec:0xe048 pcout:0x314d 
# UVM_INFO @ 2810: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2810: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3114 VSR2:0x3157 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3114 VSR2:0x3157 enable_writeback_status:0x1 
# UVM_INFO @ 2810: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2810: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2810: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2810: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2810: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2820: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2820: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x310a pc:0x3109 instrmem_rd:0x1 ACTUAL: npc:0x3109 pc:0x3108 instrmem_rd:0x1 
# UVM_INFO @ 2820: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2820: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x1ca instruction:0xedca npc_in:0x3109 
# UVM_INFO @ 2820: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3108 ir_var:0xe595 
# UVM_INFO @ 2820: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3108 ir_var:0xe595 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3108 ir_var:0xe595 
# UVM_INFO @ 2820: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2820: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x317d M_Data:0x3157 IR_Exec:0xe077 pcout:0x317d ACTUAL: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x317d M_Data:0x3157 IR_Exec:0xe077 pcout:0x317d 
# UVM_INFO @ 2820: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2820: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3114 VSR2:0x3157 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3114 VSR2:0x3157 enable_writeback_status:0x1 
# UVM_INFO @ 2820: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2820: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2820: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2820: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2820: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2830: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2830: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x310b pc:0x310a instrmem_rd:0x1 ACTUAL: npc:0x310a pc:0x3109 instrmem_rd:0x1 
# UVM_INFO @ 2830: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2830: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x4 pcoffset9:0x0c0 instruction:0xe8c0 npc_in:0x310a 
# UVM_INFO @ 2830: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3109 ir_var:0xedca 
# UVM_INFO @ 2830: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3109 ir_var:0xedca ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3109 ir_var:0xedca 
# UVM_INFO @ 2830: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2830: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x309c M_Data:0x314d IR_Exec:0xe595 pcout:0x309c ACTUAL: sr1:0x6 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x309c M_Data:0x314d IR_Exec:0xe595 pcout:0x309c 
# UVM_INFO @ 2830: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2830: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x308e VSR2:0x314d enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x308e VSR2:0x314d enable_writeback_status:0x1 
# UVM_INFO @ 2830: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2830: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2830: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2830: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2830: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2840: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2840: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x310c pc:0x310b instrmem_rd:0x1 ACTUAL: npc:0x310b pc:0x310a instrmem_rd:0x1 
# UVM_INFO @ 2840: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2840: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x0a3 instruction:0xe4a3 npc_in:0x310b 
# UVM_INFO @ 2840: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x310a ir_var:0xe8c0 
# UVM_INFO @ 2840: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x310a ir_var:0xe8c0 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x310a ir_var:0xe8c0 
# UVM_INFO @ 2840: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2840: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30d2 M_Data:0x317d IR_Exec:0xedca pcout:0x30d2 ACTUAL: sr1:0x7 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30d2 M_Data:0x317d IR_Exec:0xedca pcout:0x30d2 
# UVM_INFO @ 2840: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2840: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3031 VSR2:0x317d enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3031 VSR2:0x317d enable_writeback_status:0x1 
# UVM_INFO @ 2840: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2840: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2840: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2840: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2840: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2850: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2850: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x310d pc:0x310c instrmem_rd:0x1 ACTUAL: npc:0x310c pc:0x310b instrmem_rd:0x1 
# UVM_INFO @ 2850: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2850: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x4 pcoffset9:0x099 instruction:0xe899 npc_in:0x310c 
# UVM_INFO @ 2850: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x310b ir_var:0xe4a3 
# UVM_INFO @ 2850: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x310b ir_var:0xe4a3 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x310b ir_var:0xe4a3 
# UVM_INFO @ 2850: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2850: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31c9 M_Data:0x317d IR_Exec:0xe8c0 pcout:0x31c9 ACTUAL: sr1:0x3 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31c9 M_Data:0x317d IR_Exec:0xe8c0 pcout:0x31c9 
# UVM_INFO @ 2850: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2850: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x304a VSR2:0x317d enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x304a VSR2:0x317d enable_writeback_status:0x1 
# UVM_INFO @ 2850: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2850: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2850: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2850: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2850: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2860: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2860: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x310e pc:0x310d instrmem_rd:0x1 ACTUAL: npc:0x310d pc:0x310c instrmem_rd:0x1 
# UVM_INFO @ 2860: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2860: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x11c instruction:0xe31c npc_in:0x310d 
# UVM_INFO @ 2860: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x310c ir_var:0xe899 
# UVM_INFO @ 2860: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x310c ir_var:0xe899 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x310c ir_var:0xe899 
# UVM_INFO @ 2860: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2860: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31ad M_Data:0x317d IR_Exec:0xe4a3 pcout:0x31ad ACTUAL: sr1:0x2 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31ad M_Data:0x317d IR_Exec:0xe4a3 pcout:0x31ad 
# UVM_INFO @ 2860: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2860: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x309c VSR2:0x317d enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x309c VSR2:0x317d enable_writeback_status:0x1 
# UVM_INFO @ 2860: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2860: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2860: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2860: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2860: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2870: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2870: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x310f pc:0x310e instrmem_rd:0x1 ACTUAL: npc:0x310e pc:0x310d instrmem_rd:0x1 
# UVM_INFO @ 2870: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2870: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x16b instruction:0xeb6b npc_in:0x310e 
# UVM_INFO @ 2870: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x310d ir_var:0xe31c 
# UVM_INFO @ 2870: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x310d ir_var:0xe31c ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x310d ir_var:0xe31c 
# UVM_INFO @ 2870: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2870: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31a4 M_Data:0x317d IR_Exec:0xe899 pcout:0x31a4 ACTUAL: sr1:0x2 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31a4 M_Data:0x317d IR_Exec:0xe899 pcout:0x31a4 
# UVM_INFO @ 2870: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2870: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x309c VSR2:0x317d enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x309c VSR2:0x317d enable_writeback_status:0x1 
# UVM_INFO @ 2870: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2870: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2870: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2870: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2870: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2880: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2880: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3110 pc:0x310f instrmem_rd:0x1 ACTUAL: npc:0x310f pc:0x310e instrmem_rd:0x1 
# UVM_INFO @ 2880: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2880: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x4 pcoffset9:0x0cf instruction:0xe8cf npc_in:0x310f 
# UVM_INFO @ 2880: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x310e ir_var:0xeb6b 
# UVM_INFO @ 2880: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x310e ir_var:0xeb6b ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x310e ir_var:0xeb6b 
# UVM_INFO @ 2880: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2880: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3028 M_Data:0x317d IR_Exec:0xe31c pcout:0x3028 ACTUAL: sr1:0x4 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3028 M_Data:0x317d IR_Exec:0xe31c pcout:0x3028 
# UVM_INFO @ 2880: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2880: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x31c9 VSR2:0x317d enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x31c9 VSR2:0x317d enable_writeback_status:0x1 
# UVM_INFO @ 2880: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2880: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2880: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2880: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2880: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2890: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2890: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3111 pc:0x3110 instrmem_rd:0x1 ACTUAL: npc:0x3110 pc:0x310f instrmem_rd:0x1 
# UVM_INFO @ 2890: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2890: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x050 instruction:0xe650 npc_in:0x3110 
# UVM_INFO @ 2890: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x310f ir_var:0xe8cf 
# UVM_INFO @ 2890: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x310f ir_var:0xe8cf ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x310f ir_var:0xe8cf 
# UVM_INFO @ 2890: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2890: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3078 M_Data:0x317d IR_Exec:0xeb6b pcout:0x3078 ACTUAL: sr1:0x5 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3078 M_Data:0x317d IR_Exec:0xeb6b pcout:0x3078 
# UVM_INFO @ 2890: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2890: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x317a VSR2:0x317d enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x317a VSR2:0x317d enable_writeback_status:0x1 
# UVM_INFO @ 2890: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2890: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2890: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2890: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2890: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2900: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2900: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3112 pc:0x3111 instrmem_rd:0x1 ACTUAL: npc:0x3111 pc:0x3110 instrmem_rd:0x1 
# UVM_INFO @ 2900: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2900: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x191 instruction:0xe391 npc_in:0x3111 
# UVM_INFO @ 2900: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3110 ir_var:0xe650 
# UVM_INFO @ 2900: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3110 ir_var:0xe650 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3110 ir_var:0xe650 
# UVM_INFO @ 2900: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2900: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31dd M_Data:0x317d IR_Exec:0xe8cf pcout:0x31dd ACTUAL: sr1:0x3 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31dd M_Data:0x317d IR_Exec:0xe8cf pcout:0x31dd 
# UVM_INFO @ 2900: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2900: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x304a VSR2:0x317d enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x304a VSR2:0x317d enable_writeback_status:0x1 
# UVM_INFO @ 2900: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2900: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2900: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2900: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2900: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2910: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2910: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3113 pc:0x3112 instrmem_rd:0x1 ACTUAL: npc:0x3112 pc:0x3111 instrmem_rd:0x1 
# UVM_INFO @ 2910: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2910: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x053 instruction:0xea53 npc_in:0x3112 
# UVM_INFO @ 2910: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3111 ir_var:0xe391 
# UVM_INFO @ 2910: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3111 ir_var:0xe391 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3111 ir_var:0xe391 
# UVM_INFO @ 2910: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2910: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x315f M_Data:0x317d IR_Exec:0xe650 pcout:0x315f ACTUAL: sr1:0x1 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x315f M_Data:0x317d IR_Exec:0xe650 pcout:0x315f 
# UVM_INFO @ 2910: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2910: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3028 VSR2:0x317d enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3028 VSR2:0x317d enable_writeback_status:0x1 
# UVM_INFO @ 2910: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2910: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2910: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2910: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2910: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2920: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2920: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3114 pc:0x3113 instrmem_rd:0x1 ACTUAL: npc:0x3113 pc:0x3112 instrmem_rd:0x1 
# UVM_INFO @ 2920: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2920: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x033 instruction:0xe633 npc_in:0x3113 
# UVM_INFO @ 2920: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3112 ir_var:0xea53 
# UVM_INFO @ 2920: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3112 ir_var:0xea53 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3112 ir_var:0xea53 
# UVM_INFO @ 2920: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2920: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30a1 M_Data:0x317d IR_Exec:0xe391 pcout:0x30a1 ACTUAL: sr1:0x6 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30a1 M_Data:0x317d IR_Exec:0xe391 pcout:0x30a1 
# UVM_INFO @ 2920: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2920: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x30d2 VSR2:0x317d enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x30d2 VSR2:0x317d enable_writeback_status:0x1 
# UVM_INFO @ 2920: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2920: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2920: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2920: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2920: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2930: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2930: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3115 pc:0x3114 instrmem_rd:0x1 ACTUAL: npc:0x3114 pc:0x3113 instrmem_rd:0x1 
# UVM_INFO @ 2930: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2930: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x0ad instruction:0xe0ad npc_in:0x3114 
# UVM_INFO @ 2930: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3113 ir_var:0xe633 
# UVM_INFO @ 2930: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3113 ir_var:0xe633 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3113 ir_var:0xe633 
# UVM_INFO @ 2930: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2930: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3164 M_Data:0x317d IR_Exec:0xea53 pcout:0x3164 ACTUAL: sr1:0x1 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3164 M_Data:0x317d IR_Exec:0xea53 pcout:0x3164 
# UVM_INFO @ 2930: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2930: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3028 VSR2:0x317d enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3028 VSR2:0x317d enable_writeback_status:0x1 
# UVM_INFO @ 2930: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2930: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2930: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2930: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2930: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2940: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2940: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3116 pc:0x3115 instrmem_rd:0x1 ACTUAL: npc:0x3115 pc:0x3114 instrmem_rd:0x1 
# UVM_INFO @ 2940: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2940: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x1a4 instruction:0xe1a4 npc_in:0x3115 
# UVM_INFO @ 2940: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3114 ir_var:0xe0ad 
# UVM_INFO @ 2940: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3114 ir_var:0xe0ad ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3114 ir_var:0xe0ad 
# UVM_INFO @ 2940: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2940: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3145 M_Data:0x317d IR_Exec:0xe633 pcout:0x3145 ACTUAL: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3145 M_Data:0x317d IR_Exec:0xe633 pcout:0x3145 
# UVM_INFO @ 2940: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2940: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x317d VSR2:0x317d enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x317d VSR2:0x317d enable_writeback_status:0x1 
# UVM_INFO @ 2940: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2940: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2940: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2940: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2940: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2950: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2950: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3117 pc:0x3116 instrmem_rd:0x1 ACTUAL: npc:0x3116 pc:0x3115 instrmem_rd:0x1 
# UVM_INFO @ 2950: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2950: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x0df instruction:0xeadf npc_in:0x3116 
# UVM_INFO @ 2950: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3115 ir_var:0xe1a4 
# UVM_INFO @ 2950: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3115 ir_var:0xe1a4 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3115 ir_var:0xe1a4 
# UVM_INFO @ 2950: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2950: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31c0 M_Data:0x317d IR_Exec:0xe0ad pcout:0x31c0 ACTUAL: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31c0 M_Data:0x317d IR_Exec:0xe0ad pcout:0x31c0 
# UVM_INFO @ 2950: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2950: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x31ad VSR2:0x317d enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x31ad VSR2:0x317d enable_writeback_status:0x1 
# UVM_INFO @ 2950: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2950: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2950: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2950: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2950: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2960: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2960: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3118 pc:0x3117 instrmem_rd:0x1 ACTUAL: npc:0x3117 pc:0x3116 instrmem_rd:0x1 
# UVM_INFO @ 2960: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2960: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x0bc instruction:0xecbc npc_in:0x3117 
# UVM_INFO @ 2960: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3116 ir_var:0xeadf 
# UVM_INFO @ 2960: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3116 ir_var:0xeadf ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3116 ir_var:0xeadf 
# UVM_INFO @ 2960: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2960: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30b8 M_Data:0x317d IR_Exec:0xe1a4 pcout:0x30b8 ACTUAL: sr1:0x6 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30b8 M_Data:0x317d IR_Exec:0xe1a4 pcout:0x30b8 
# UVM_INFO @ 2960: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2960: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x30d2 VSR2:0x317d enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x30d2 VSR2:0x317d enable_writeback_status:0x1 
# UVM_INFO @ 2960: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2960: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2960: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2960: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2960: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2970: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2970: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3119 pc:0x3118 instrmem_rd:0x1 ACTUAL: npc:0x3118 pc:0x3117 instrmem_rd:0x1 
# UVM_INFO @ 2970: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2970: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x1bc instruction:0xe3bc npc_in:0x3118 
# UVM_INFO @ 2970: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3117 ir_var:0xecbc 
# UVM_INFO @ 2970: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3117 ir_var:0xecbc ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3117 ir_var:0xecbc 
# UVM_INFO @ 2970: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2970: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31f4 M_Data:0x31c0 IR_Exec:0xeadf pcout:0x31f4 ACTUAL: sr1:0x3 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31f4 M_Data:0x31c0 IR_Exec:0xeadf pcout:0x31f4 
# UVM_INFO @ 2970: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2970: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3145 VSR2:0x31c0 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3145 VSR2:0x31c0 enable_writeback_status:0x1 
# UVM_INFO @ 2970: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2970: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2970: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2970: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2970: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2980: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2980: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x311a pc:0x3119 instrmem_rd:0x1 ACTUAL: npc:0x3119 pc:0x3118 instrmem_rd:0x1 
# UVM_INFO @ 2980: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2980: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x06b instruction:0xe06b npc_in:0x3119 
# UVM_INFO @ 2980: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3118 ir_var:0xe3bc 
# UVM_INFO @ 2980: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3118 ir_var:0xe3bc ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3118 ir_var:0xe3bc 
# UVM_INFO @ 2980: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2980: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31d2 M_Data:0x30b8 IR_Exec:0xecbc pcout:0x31d2 ACTUAL: sr1:0x2 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31d2 M_Data:0x30b8 IR_Exec:0xecbc pcout:0x31d2 
# UVM_INFO @ 2980: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2980: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x31ad VSR2:0x30b8 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x31ad VSR2:0x30b8 enable_writeback_status:0x1 
# UVM_INFO @ 2980: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2980: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2980: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2980: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2980: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 2990: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2990: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x311b pc:0x311a instrmem_rd:0x1 ACTUAL: npc:0x311a pc:0x3119 instrmem_rd:0x1 
# UVM_INFO @ 2990: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2990: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x077 instruction:0xe477 npc_in:0x311a 
# UVM_INFO @ 2990: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3119 ir_var:0xe06b 
# UVM_INFO @ 2990: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3119 ir_var:0xe06b ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3119 ir_var:0xe06b 
# UVM_INFO @ 2990: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2990: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30d3 M_Data:0x30b8 IR_Exec:0xe3bc pcout:0x30d3 ACTUAL: sr1:0x6 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30d3 M_Data:0x30b8 IR_Exec:0xe3bc pcout:0x30d3 
# UVM_INFO @ 2990: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 2990: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x30d2 VSR2:0x30b8 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x30d2 VSR2:0x30b8 enable_writeback_status:0x1 
# UVM_INFO @ 2990: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2990: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 2990: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 2990: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 2990: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3000: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3000: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x311c pc:0x311b instrmem_rd:0x1 ACTUAL: npc:0x311b pc:0x311a instrmem_rd:0x1 
# UVM_INFO @ 3000: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3000: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x15c instruction:0xef5c npc_in:0x311b 
# UVM_INFO @ 3000: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x311a ir_var:0xe477 
# UVM_INFO @ 3000: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x311a ir_var:0xe477 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x311a ir_var:0xe477 
# UVM_INFO @ 3000: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3000: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3183 M_Data:0x30b8 IR_Exec:0xe06b pcout:0x3183 ACTUAL: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3183 M_Data:0x30b8 IR_Exec:0xe06b pcout:0x3183 
# UVM_INFO @ 3000: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3000: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x30a1 VSR2:0x30b8 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x30a1 VSR2:0x30b8 enable_writeback_status:0x1 
# UVM_INFO @ 3000: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3000: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3000: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3000: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3000: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3010: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3010: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x311d pc:0x311c instrmem_rd:0x1 ACTUAL: npc:0x311c pc:0x311b instrmem_rd:0x1 
# UVM_INFO @ 3010: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3010: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x1af instruction:0xe5af npc_in:0x311c 
# UVM_INFO @ 3010: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x311b ir_var:0xef5c 
# UVM_INFO @ 3010: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x311b ir_var:0xef5c ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x311b ir_var:0xef5c 
# UVM_INFO @ 3010: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3010: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3190 M_Data:0x30b8 IR_Exec:0xe477 pcout:0x3190 ACTUAL: sr1:0x1 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3190 M_Data:0x30b8 IR_Exec:0xe477 pcout:0x3190 
# UVM_INFO @ 3010: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3010: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x30d3 VSR2:0x30b8 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x30d3 VSR2:0x30b8 enable_writeback_status:0x1 
# UVM_INFO @ 3010: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3010: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3010: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3010: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3010: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3020: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3020: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x311e pc:0x311d instrmem_rd:0x1 ACTUAL: npc:0x311d pc:0x311c instrmem_rd:0x1 
# UVM_INFO @ 3020: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3020: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x15b instruction:0xef5b npc_in:0x311d 
# UVM_INFO @ 3020: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x311c ir_var:0xe5af 
# UVM_INFO @ 3020: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x311c ir_var:0xe5af ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x311c ir_var:0xe5af 
# UVM_INFO @ 3020: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3020: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3076 M_Data:0x3183 IR_Exec:0xef5c pcout:0x3076 ACTUAL: sr1:0x5 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3076 M_Data:0x3183 IR_Exec:0xef5c pcout:0x3076 
# UVM_INFO @ 3020: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3020: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x31f4 VSR2:0x3183 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x31f4 VSR2:0x3183 enable_writeback_status:0x1 
# UVM_INFO @ 3020: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3020: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3020: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3020: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3020: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3030: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3030: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x311f pc:0x311e instrmem_rd:0x1 ACTUAL: npc:0x311e pc:0x311d instrmem_rd:0x1 
# UVM_INFO @ 3030: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3030: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x0c2 instruction:0xeec2 npc_in:0x311e 
# UVM_INFO @ 3030: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x311d ir_var:0xef5b 
# UVM_INFO @ 3030: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x311d ir_var:0xef5b ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x311d ir_var:0xef5b 
# UVM_INFO @ 3030: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3030: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30ca M_Data:0x3183 IR_Exec:0xe5af pcout:0x30ca ACTUAL: sr1:0x6 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30ca M_Data:0x3183 IR_Exec:0xe5af pcout:0x30ca 
# UVM_INFO @ 3030: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3030: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x31d2 VSR2:0x3183 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x31d2 VSR2:0x3183 enable_writeback_status:0x1 
# UVM_INFO @ 3030: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3030: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3030: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3030: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3030: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3040: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3040: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3120 pc:0x311f instrmem_rd:0x1 ACTUAL: npc:0x311f pc:0x311e instrmem_rd:0x1 
# UVM_INFO @ 3040: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3040: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x008 instruction:0xec08 npc_in:0x311f 
# UVM_INFO @ 3040: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x311e ir_var:0xeec2 
# UVM_INFO @ 3040: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x311e ir_var:0xeec2 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x311e ir_var:0xeec2 
# UVM_INFO @ 3040: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3040: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3077 M_Data:0x3183 IR_Exec:0xef5b pcout:0x3077 ACTUAL: sr1:0x5 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3077 M_Data:0x3183 IR_Exec:0xef5b pcout:0x3077 
# UVM_INFO @ 3040: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3040: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x31f4 VSR2:0x3183 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x31f4 VSR2:0x3183 enable_writeback_status:0x1 
# UVM_INFO @ 3040: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3040: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3040: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3040: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3040: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3050: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3050: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3121 pc:0x3120 instrmem_rd:0x1 ACTUAL: npc:0x3120 pc:0x311f instrmem_rd:0x1 
# UVM_INFO @ 3050: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3050: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x094 instruction:0xec94 npc_in:0x3120 
# UVM_INFO @ 3050: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x311f ir_var:0xec08 
# UVM_INFO @ 3050: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x311f ir_var:0xec08 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x311f ir_var:0xec08 
# UVM_INFO @ 3050: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3050: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31df M_Data:0x3183 IR_Exec:0xeec2 pcout:0x31df ACTUAL: sr1:0x3 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31df M_Data:0x3183 IR_Exec:0xeec2 pcout:0x31df 
# UVM_INFO @ 3050: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3050: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3145 VSR2:0x3183 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3145 VSR2:0x3183 enable_writeback_status:0x1 
# UVM_INFO @ 3050: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3050: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3050: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3050: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3050: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3060: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3060: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3122 pc:0x3121 instrmem_rd:0x1 ACTUAL: npc:0x3121 pc:0x3120 instrmem_rd:0x1 
# UVM_INFO @ 3060: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3060: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x0f7 instruction:0xeaf7 npc_in:0x3121 
# UVM_INFO @ 3060: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3120 ir_var:0xec94 
# UVM_INFO @ 3060: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3120 ir_var:0xec94 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3120 ir_var:0xec94 
# UVM_INFO @ 3060: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3060: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3126 M_Data:0x3183 IR_Exec:0xec08 pcout:0x3126 ACTUAL: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3126 M_Data:0x3183 IR_Exec:0xec08 pcout:0x3126 
# UVM_INFO @ 3060: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3060: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3183 VSR2:0x3183 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3183 VSR2:0x3183 enable_writeback_status:0x1 
# UVM_INFO @ 3060: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3060: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3060: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3060: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3060: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3070: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3070: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3123 pc:0x3122 instrmem_rd:0x1 ACTUAL: npc:0x3122 pc:0x3121 instrmem_rd:0x1 
# UVM_INFO @ 3070: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3070: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x062 instruction:0xe662 npc_in:0x3122 
# UVM_INFO @ 3070: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3121 ir_var:0xeaf7 
# UVM_INFO @ 3070: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3121 ir_var:0xeaf7 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3121 ir_var:0xeaf7 
# UVM_INFO @ 3070: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3070: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31b3 M_Data:0x3183 IR_Exec:0xec94 pcout:0x31b3 ACTUAL: sr1:0x2 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31b3 M_Data:0x3183 IR_Exec:0xec94 pcout:0x31b3 
# UVM_INFO @ 3070: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3070: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x30ca VSR2:0x3183 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x30ca VSR2:0x3183 enable_writeback_status:0x1 
# UVM_INFO @ 3070: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3070: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3070: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3070: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3070: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3080: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3080: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3124 pc:0x3123 instrmem_rd:0x1 ACTUAL: npc:0x3123 pc:0x3122 instrmem_rd:0x1 
# UVM_INFO @ 3080: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3080: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x0e1 instruction:0xece1 npc_in:0x3123 
# UVM_INFO @ 3080: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3122 ir_var:0xe662 
# UVM_INFO @ 3080: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3122 ir_var:0xe662 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3122 ir_var:0xe662 
# UVM_INFO @ 3080: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3080: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3217 M_Data:0x3183 IR_Exec:0xeaf7 pcout:0x3217 ACTUAL: sr1:0x3 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3217 M_Data:0x3183 IR_Exec:0xeaf7 pcout:0x3217 
# UVM_INFO @ 3080: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3080: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3145 VSR2:0x3183 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3145 VSR2:0x3183 enable_writeback_status:0x1 
# UVM_INFO @ 3080: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3080: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3080: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3080: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3080: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3090: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3090: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3125 pc:0x3124 instrmem_rd:0x1 ACTUAL: npc:0x3124 pc:0x3123 instrmem_rd:0x1 
# UVM_INFO @ 3090: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3090: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x127 instruction:0xe527 npc_in:0x3124 
# UVM_INFO @ 3090: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3123 ir_var:0xece1 
# UVM_INFO @ 3090: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3123 ir_var:0xece1 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3123 ir_var:0xece1 
# UVM_INFO @ 3090: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3090: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3183 M_Data:0x3183 IR_Exec:0xe662 pcout:0x3183 ACTUAL: sr1:0x1 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3183 M_Data:0x3183 IR_Exec:0xe662 pcout:0x3183 
# UVM_INFO @ 3090: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3090: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x30d3 VSR2:0x3183 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x30d3 VSR2:0x3183 enable_writeback_status:0x1 
# UVM_INFO @ 3090: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3090: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3090: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3090: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3090: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3100: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3100: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3126 pc:0x3125 instrmem_rd:0x1 ACTUAL: npc:0x3125 pc:0x3124 instrmem_rd:0x1 
# UVM_INFO @ 3100: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3100: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x00d instruction:0xe40d npc_in:0x3125 
# UVM_INFO @ 3100: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3124 ir_var:0xe527 
# UVM_INFO @ 3100: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3124 ir_var:0xe527 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3124 ir_var:0xe527 
# UVM_INFO @ 3100: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3100: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3203 M_Data:0x3183 IR_Exec:0xece1 pcout:0x3203 ACTUAL: sr1:0x3 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3203 M_Data:0x3183 IR_Exec:0xece1 pcout:0x3203 
# UVM_INFO @ 3100: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3100: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3145 VSR2:0x3183 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3145 VSR2:0x3183 enable_writeback_status:0x1 
# UVM_INFO @ 3100: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3100: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3100: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3100: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3100: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3110: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3110: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3127 pc:0x3126 instrmem_rd:0x1 ACTUAL: npc:0x3126 pc:0x3125 instrmem_rd:0x1 
# UVM_INFO @ 3110: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3110: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x4 pcoffset9:0x12f instruction:0xe92f npc_in:0x3126 
# UVM_INFO @ 3110: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3125 ir_var:0xe40d 
# UVM_INFO @ 3110: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3125 ir_var:0xe40d ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3125 ir_var:0xe40d 
# UVM_INFO @ 3110: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3110: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x304a M_Data:0x3183 IR_Exec:0xe527 pcout:0x304a ACTUAL: sr1:0x4 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x304a M_Data:0x3183 IR_Exec:0xe527 pcout:0x304a 
# UVM_INFO @ 3110: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3110: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x31dd VSR2:0x3183 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x31dd VSR2:0x3183 enable_writeback_status:0x1 
# UVM_INFO @ 3110: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3110: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3110: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3110: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3110: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3120: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3120: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3128 pc:0x3127 instrmem_rd:0x1 ACTUAL: npc:0x3127 pc:0x3126 instrmem_rd:0x1 
# UVM_INFO @ 3120: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3120: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x0e9 instruction:0xe4e9 npc_in:0x3127 
# UVM_INFO @ 3120: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3126 ir_var:0xe92f 
# UVM_INFO @ 3120: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3126 ir_var:0xe92f ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3126 ir_var:0xe92f 
# UVM_INFO @ 3120: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3120: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3131 M_Data:0x3183 IR_Exec:0xe40d pcout:0x3131 ACTUAL: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3131 M_Data:0x3183 IR_Exec:0xe40d pcout:0x3131 
# UVM_INFO @ 3120: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3120: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3183 VSR2:0x3183 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3183 VSR2:0x3183 enable_writeback_status:0x1 
# UVM_INFO @ 3120: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3120: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3120: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3120: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3120: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3130: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3130: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3129 pc:0x3128 instrmem_rd:0x1 ACTUAL: npc:0x3128 pc:0x3127 instrmem_rd:0x1 
# UVM_INFO @ 3130: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3130: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x1d0 instruction:0xebd0 npc_in:0x3128 
# UVM_INFO @ 3130: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3127 ir_var:0xe4e9 
# UVM_INFO @ 3130: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3127 ir_var:0xe4e9 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3127 ir_var:0xe4e9 
# UVM_INFO @ 3130: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3130: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3054 M_Data:0x3183 IR_Exec:0xe92f pcout:0x3054 ACTUAL: sr1:0x4 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3054 M_Data:0x3183 IR_Exec:0xe92f pcout:0x3054 
# UVM_INFO @ 3130: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3130: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x31dd VSR2:0x3183 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x31dd VSR2:0x3183 enable_writeback_status:0x1 
# UVM_INFO @ 3130: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3130: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3130: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3130: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3130: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3140: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3140: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x312a pc:0x3129 instrmem_rd:0x1 ACTUAL: npc:0x3129 pc:0x3128 instrmem_rd:0x1 
# UVM_INFO @ 3140: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3140: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x086 instruction:0xe086 npc_in:0x3129 
# UVM_INFO @ 3140: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3128 ir_var:0xebd0 
# UVM_INFO @ 3140: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3128 ir_var:0xebd0 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3128 ir_var:0xebd0 
# UVM_INFO @ 3140: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3140: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x320f M_Data:0x3183 IR_Exec:0xe4e9 pcout:0x320f ACTUAL: sr1:0x3 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x320f M_Data:0x3183 IR_Exec:0xe4e9 pcout:0x320f 
# UVM_INFO @ 3140: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3140: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3183 VSR2:0x3183 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3183 VSR2:0x3183 enable_writeback_status:0x1 
# UVM_INFO @ 3140: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3140: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3140: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3140: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3140: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3150: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3150: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x312b pc:0x312a instrmem_rd:0x1 ACTUAL: npc:0x312a pc:0x3129 instrmem_rd:0x1 
# UVM_INFO @ 3150: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3150: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x021 instruction:0xe421 npc_in:0x312a 
# UVM_INFO @ 3150: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3129 ir_var:0xe086 
# UVM_INFO @ 3150: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3129 ir_var:0xe086 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3129 ir_var:0xe086 
# UVM_INFO @ 3150: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3150: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30f7 M_Data:0x3183 IR_Exec:0xebd0 pcout:0x30f7 ACTUAL: sr1:0x7 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30f7 M_Data:0x3183 IR_Exec:0xebd0 pcout:0x30f7 
# UVM_INFO @ 3150: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3150: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x31df VSR2:0x3183 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x31df VSR2:0x3183 enable_writeback_status:0x1 
# UVM_INFO @ 3150: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3150: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3150: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3150: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3150: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3160: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3160: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x312c pc:0x312b instrmem_rd:0x1 ACTUAL: npc:0x312b pc:0x312a instrmem_rd:0x1 
# UVM_INFO @ 3160: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3160: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x0b9 instruction:0xe2b9 npc_in:0x312b 
# UVM_INFO @ 3160: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x312a ir_var:0xe421 
# UVM_INFO @ 3160: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x312a ir_var:0xe421 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x312a ir_var:0xe421 
# UVM_INFO @ 3160: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3160: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31ae M_Data:0x3183 IR_Exec:0xe086 pcout:0x31ae ACTUAL: sr1:0x2 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31ae M_Data:0x3183 IR_Exec:0xe086 pcout:0x31ae 
# UVM_INFO @ 3160: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3160: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x320f VSR2:0x3183 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x320f VSR2:0x3183 enable_writeback_status:0x1 
# UVM_INFO @ 3160: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3160: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3160: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3160: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3160: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3170: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3170: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x312d pc:0x312c instrmem_rd:0x1 ACTUAL: npc:0x312c pc:0x312b instrmem_rd:0x1 
# UVM_INFO @ 3170: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3170: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x0c2 instruction:0xe2c2 npc_in:0x312c 
# UVM_INFO @ 3170: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x312b ir_var:0xe2b9 
# UVM_INFO @ 3170: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x312b ir_var:0xe2b9 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x312b ir_var:0xe2b9 
# UVM_INFO @ 3170: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3170: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x314a M_Data:0x3183 IR_Exec:0xe421 pcout:0x314a ACTUAL: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x314a M_Data:0x3183 IR_Exec:0xe421 pcout:0x314a 
# UVM_INFO @ 3170: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3170: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3183 VSR2:0x3183 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3183 VSR2:0x3183 enable_writeback_status:0x1 
# UVM_INFO @ 3170: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3170: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3170: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3170: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3170: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3180: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3180: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x312e pc:0x312d instrmem_rd:0x1 ACTUAL: npc:0x312d pc:0x312c instrmem_rd:0x1 
# UVM_INFO @ 3180: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3180: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x175 instruction:0xeb75 npc_in:0x312d 
# UVM_INFO @ 3180: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x312c ir_var:0xe2c2 
# UVM_INFO @ 3180: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x312c ir_var:0xe2c2 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x312c ir_var:0xe2c2 
# UVM_INFO @ 3180: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3180: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31e3 M_Data:0x31ae IR_Exec:0xe2b9 pcout:0x31e3 ACTUAL: sr1:0x2 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31e3 M_Data:0x31ae IR_Exec:0xe2b9 pcout:0x31e3 
# UVM_INFO @ 3180: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3180: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x320f VSR2:0x31ae enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x320f VSR2:0x31ae enable_writeback_status:0x1 
# UVM_INFO @ 3180: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3180: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3180: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3180: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3180: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3190: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3190: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x312f pc:0x312e instrmem_rd:0x1 ACTUAL: npc:0x312e pc:0x312d instrmem_rd:0x1 
# UVM_INFO @ 3190: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3190: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x13e instruction:0xe33e npc_in:0x312e 
# UVM_INFO @ 3190: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x312d ir_var:0xeb75 
# UVM_INFO @ 3190: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x312d ir_var:0xeb75 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x312d ir_var:0xeb75 
# UVM_INFO @ 3190: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3190: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31ed M_Data:0x31ae IR_Exec:0xe2c2 pcout:0x31ed ACTUAL: sr1:0x3 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31ed M_Data:0x31ae IR_Exec:0xe2c2 pcout:0x31ed 
# UVM_INFO @ 3190: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3190: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3183 VSR2:0x31ae enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3183 VSR2:0x31ae enable_writeback_status:0x1 
# UVM_INFO @ 3190: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3190: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3190: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3190: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3190: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3200: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3200: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3130 pc:0x312f instrmem_rd:0x1 ACTUAL: npc:0x312f pc:0x312e instrmem_rd:0x1 
# UVM_INFO @ 3200: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3200: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x108 instruction:0xe108 npc_in:0x312f 
# UVM_INFO @ 3200: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x312e ir_var:0xe33e 
# UVM_INFO @ 3200: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x312e ir_var:0xe33e ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x312e ir_var:0xe33e 
# UVM_INFO @ 3200: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3200: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30a1 M_Data:0x31ae IR_Exec:0xeb75 pcout:0x30a1 ACTUAL: sr1:0x5 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30a1 M_Data:0x31ae IR_Exec:0xeb75 pcout:0x30a1 
# UVM_INFO @ 3200: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3200: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x30f7 VSR2:0x31ae enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x30f7 VSR2:0x31ae enable_writeback_status:0x1 
# UVM_INFO @ 3200: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3200: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3200: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3200: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3200: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3210: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3210: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3131 pc:0x3130 instrmem_rd:0x1 ACTUAL: npc:0x3130 pc:0x312f instrmem_rd:0x1 
# UVM_INFO @ 3210: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3210: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x001 instruction:0xe001 npc_in:0x3130 
# UVM_INFO @ 3210: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x312f ir_var:0xe108 
# UVM_INFO @ 3210: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x312f ir_var:0xe108 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x312f ir_var:0xe108 
# UVM_INFO @ 3210: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3210: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x306b M_Data:0x31ae IR_Exec:0xe33e pcout:0x306b ACTUAL: sr1:0x4 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x306b M_Data:0x31ae IR_Exec:0xe33e pcout:0x306b 
# UVM_INFO @ 3210: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3210: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3054 VSR2:0x31ae enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3054 VSR2:0x31ae enable_writeback_status:0x1 
# UVM_INFO @ 3210: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3210: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3210: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3210: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3210: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3220: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3220: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3132 pc:0x3131 instrmem_rd:0x1 ACTUAL: npc:0x3131 pc:0x3130 instrmem_rd:0x1 
# UVM_INFO @ 3220: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3220: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x04b instruction:0xea4b npc_in:0x3131 
# UVM_INFO @ 3220: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3130 ir_var:0xe001 
# UVM_INFO @ 3220: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3130 ir_var:0xe001 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3130 ir_var:0xe001 
# UVM_INFO @ 3220: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3220: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3036 M_Data:0x31ae IR_Exec:0xe108 pcout:0x3036 ACTUAL: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3036 M_Data:0x31ae IR_Exec:0xe108 pcout:0x3036 
# UVM_INFO @ 3220: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3220: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3054 VSR2:0x31ae enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3054 VSR2:0x31ae enable_writeback_status:0x1 
# UVM_INFO @ 3220: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3220: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3220: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3220: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3220: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3230: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3230: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3133 pc:0x3132 instrmem_rd:0x1 ACTUAL: npc:0x3132 pc:0x3131 instrmem_rd:0x1 
# UVM_INFO @ 3230: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3230: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x11b instruction:0xe71b npc_in:0x3132 
# UVM_INFO @ 3230: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3131 ir_var:0xea4b 
# UVM_INFO @ 3230: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3131 ir_var:0xea4b ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3131 ir_var:0xea4b 
# UVM_INFO @ 3230: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3230: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3130 M_Data:0x31ae IR_Exec:0xe001 pcout:0x3130 ACTUAL: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3130 M_Data:0x31ae IR_Exec:0xe001 pcout:0x3130 
# UVM_INFO @ 3230: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3230: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x31ae VSR2:0x31ae enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x31ae VSR2:0x31ae enable_writeback_status:0x1 
# UVM_INFO @ 3230: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3230: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3230: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3230: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3230: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3240: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3240: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3134 pc:0x3133 instrmem_rd:0x1 ACTUAL: npc:0x3133 pc:0x3132 instrmem_rd:0x1 
# UVM_INFO @ 3240: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3240: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x010 instruction:0xe610 npc_in:0x3133 
# UVM_INFO @ 3240: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3132 ir_var:0xe71b 
# UVM_INFO @ 3240: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3132 ir_var:0xe71b ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3132 ir_var:0xe71b 
# UVM_INFO @ 3240: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3240: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x317b M_Data:0x3036 IR_Exec:0xea4b pcout:0x317b ACTUAL: sr1:0x1 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x317b M_Data:0x3036 IR_Exec:0xea4b pcout:0x317b 
# UVM_INFO @ 3240: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3240: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x306b VSR2:0x3036 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x306b VSR2:0x3036 enable_writeback_status:0x1 
# UVM_INFO @ 3240: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3240: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3240: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3240: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3240: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3250: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3250: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3135 pc:0x3134 instrmem_rd:0x1 ACTUAL: npc:0x3134 pc:0x3133 instrmem_rd:0x1 
# UVM_INFO @ 3250: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3250: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x022 instruction:0xe622 npc_in:0x3134 
# UVM_INFO @ 3250: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3133 ir_var:0xe610 
# UVM_INFO @ 3250: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3133 ir_var:0xe610 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3133 ir_var:0xe610 
# UVM_INFO @ 3250: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3250: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x304c M_Data:0x3130 IR_Exec:0xe71b pcout:0x304c ACTUAL: sr1:0x4 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x304c M_Data:0x3130 IR_Exec:0xe71b pcout:0x304c 
# UVM_INFO @ 3250: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3250: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3054 VSR2:0x3130 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3054 VSR2:0x3130 enable_writeback_status:0x1 
# UVM_INFO @ 3250: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3250: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3250: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3250: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3250: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3260: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3260: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3136 pc:0x3135 instrmem_rd:0x1 ACTUAL: npc:0x3135 pc:0x3134 instrmem_rd:0x1 
# UVM_INFO @ 3260: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3260: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x0b8 instruction:0xe4b8 npc_in:0x3135 
# UVM_INFO @ 3260: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3134 ir_var:0xe622 
# UVM_INFO @ 3260: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3134 ir_var:0xe622 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3134 ir_var:0xe622 
# UVM_INFO @ 3260: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3260: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3142 M_Data:0x3130 IR_Exec:0xe610 pcout:0x3142 ACTUAL: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3142 M_Data:0x3130 IR_Exec:0xe610 pcout:0x3142 
# UVM_INFO @ 3260: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3260: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3130 VSR2:0x3130 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3130 VSR2:0x3130 enable_writeback_status:0x1 
# UVM_INFO @ 3260: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3260: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3260: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3260: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3260: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3270: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3270: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3137 pc:0x3136 instrmem_rd:0x1 ACTUAL: npc:0x3136 pc:0x3135 instrmem_rd:0x1 
# UVM_INFO @ 3270: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3270: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x0de instruction:0xeede npc_in:0x3136 
# UVM_INFO @ 3270: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3135 ir_var:0xe4b8 
# UVM_INFO @ 3270: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3135 ir_var:0xe4b8 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3135 ir_var:0xe4b8 
# UVM_INFO @ 3270: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3270: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3155 M_Data:0x3130 IR_Exec:0xe622 pcout:0x3155 ACTUAL: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3155 M_Data:0x3130 IR_Exec:0xe622 pcout:0x3155 
# UVM_INFO @ 3270: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3270: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3130 VSR2:0x3130 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3130 VSR2:0x3130 enable_writeback_status:0x1 
# UVM_INFO @ 3270: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3270: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3270: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3270: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3270: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3280: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3280: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3138 pc:0x3137 instrmem_rd:0x1 ACTUAL: npc:0x3137 pc:0x3136 instrmem_rd:0x1 
# UVM_INFO @ 3280: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3280: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x0be instruction:0xe4be npc_in:0x3137 
# UVM_INFO @ 3280: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3136 ir_var:0xeede 
# UVM_INFO @ 3280: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3136 ir_var:0xeede ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3136 ir_var:0xeede 
# UVM_INFO @ 3280: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3280: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31ec M_Data:0x3130 IR_Exec:0xe4b8 pcout:0x31ec ACTUAL: sr1:0x2 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31ec M_Data:0x3130 IR_Exec:0xe4b8 pcout:0x31ec 
# UVM_INFO @ 3280: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3280: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x314a VSR2:0x3130 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x314a VSR2:0x3130 enable_writeback_status:0x1 
# UVM_INFO @ 3280: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3280: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3280: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3280: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3280: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3290: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3290: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3139 pc:0x3138 instrmem_rd:0x1 ACTUAL: npc:0x3138 pc:0x3137 instrmem_rd:0x1 
# UVM_INFO @ 3290: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3290: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x1a2 instruction:0xe5a2 npc_in:0x3138 
# UVM_INFO @ 3290: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3137 ir_var:0xe4be 
# UVM_INFO @ 3290: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3137 ir_var:0xe4be ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3137 ir_var:0xe4be 
# UVM_INFO @ 3290: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3290: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3213 M_Data:0x3130 IR_Exec:0xeede pcout:0x3213 ACTUAL: sr1:0x3 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3213 M_Data:0x3130 IR_Exec:0xeede pcout:0x3213 
# UVM_INFO @ 3290: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3290: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3155 VSR2:0x3130 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3155 VSR2:0x3130 enable_writeback_status:0x1 
# UVM_INFO @ 3290: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3290: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3290: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3290: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3290: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3300: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3300: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x313a pc:0x3139 instrmem_rd:0x1 ACTUAL: npc:0x3139 pc:0x3138 instrmem_rd:0x1 
# UVM_INFO @ 3300: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3300: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x1be instruction:0xe3be npc_in:0x3139 
# UVM_INFO @ 3300: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3138 ir_var:0xe5a2 
# UVM_INFO @ 3300: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3138 ir_var:0xe5a2 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3138 ir_var:0xe5a2 
# UVM_INFO @ 3300: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3300: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31f4 M_Data:0x3130 IR_Exec:0xe4be pcout:0x31f4 ACTUAL: sr1:0x2 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31f4 M_Data:0x3130 IR_Exec:0xe4be pcout:0x31f4 
# UVM_INFO @ 3300: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3300: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x31ec VSR2:0x3130 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x31ec VSR2:0x3130 enable_writeback_status:0x1 
# UVM_INFO @ 3300: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3300: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3300: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3300: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3300: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3310: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3310: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x313b pc:0x313a instrmem_rd:0x1 ACTUAL: npc:0x313a pc:0x3139 instrmem_rd:0x1 
# UVM_INFO @ 3310: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3310: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x16e instruction:0xe36e npc_in:0x313a 
# UVM_INFO @ 3310: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3139 ir_var:0xe3be 
# UVM_INFO @ 3310: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3139 ir_var:0xe3be ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3139 ir_var:0xe3be 
# UVM_INFO @ 3310: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3310: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30d9 M_Data:0x3130 IR_Exec:0xe5a2 pcout:0x30d9 ACTUAL: sr1:0x6 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30d9 M_Data:0x3130 IR_Exec:0xe5a2 pcout:0x30d9 
# UVM_INFO @ 3310: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3310: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3203 VSR2:0x3130 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3203 VSR2:0x3130 enable_writeback_status:0x1 
# UVM_INFO @ 3310: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3310: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3310: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3310: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3310: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3320: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3320: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x313c pc:0x313b instrmem_rd:0x1 ACTUAL: npc:0x313b pc:0x313a instrmem_rd:0x1 
# UVM_INFO @ 3320: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3320: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x0ce instruction:0xecce npc_in:0x313b 
# UVM_INFO @ 3320: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x313a ir_var:0xe36e 
# UVM_INFO @ 3320: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x313a ir_var:0xe36e ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x313a ir_var:0xe36e 
# UVM_INFO @ 3320: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3320: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30f6 M_Data:0x3130 IR_Exec:0xe3be pcout:0x30f6 ACTUAL: sr1:0x6 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30f6 M_Data:0x3130 IR_Exec:0xe3be pcout:0x30f6 
# UVM_INFO @ 3320: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3320: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3203 VSR2:0x3130 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3203 VSR2:0x3130 enable_writeback_status:0x1 
# UVM_INFO @ 3320: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3320: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3320: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3320: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3320: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3330: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3330: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x313d pc:0x313c instrmem_rd:0x1 ACTUAL: npc:0x313c pc:0x313b instrmem_rd:0x1 
# UVM_INFO @ 3330: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3330: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x045 instruction:0xe445 npc_in:0x313c 
# UVM_INFO @ 3330: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x313b ir_var:0xecce 
# UVM_INFO @ 3330: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x313b ir_var:0xecce ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x313b ir_var:0xecce 
# UVM_INFO @ 3330: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3330: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30a7 M_Data:0x3130 IR_Exec:0xe36e pcout:0x30a7 ACTUAL: sr1:0x5 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30a7 M_Data:0x3130 IR_Exec:0xe36e pcout:0x30a7 
# UVM_INFO @ 3330: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3330: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x317b VSR2:0x3130 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x317b VSR2:0x3130 enable_writeback_status:0x1 
# UVM_INFO @ 3330: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3330: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3330: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3330: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3330: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3340: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3340: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x313e pc:0x313d instrmem_rd:0x1 ACTUAL: npc:0x313d pc:0x313c instrmem_rd:0x1 
# UVM_INFO @ 3340: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3340: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x115 instruction:0xed15 npc_in:0x313d 
# UVM_INFO @ 3340: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x313c ir_var:0xe445 
# UVM_INFO @ 3340: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x313c ir_var:0xe445 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x313c ir_var:0xe445 
# UVM_INFO @ 3340: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3340: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3208 M_Data:0x3130 IR_Exec:0xecce pcout:0x3208 ACTUAL: sr1:0x3 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3208 M_Data:0x3130 IR_Exec:0xecce pcout:0x3208 
# UVM_INFO @ 3340: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3340: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3155 VSR2:0x3130 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3155 VSR2:0x3130 enable_writeback_status:0x1 
# UVM_INFO @ 3340: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3340: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3340: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3340: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3340: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3350: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3350: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x313f pc:0x313e instrmem_rd:0x1 ACTUAL: npc:0x313e pc:0x313d instrmem_rd:0x1 
# UVM_INFO @ 3350: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3350: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x05f instruction:0xec5f npc_in:0x313e 
# UVM_INFO @ 3350: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x313d ir_var:0xed15 
# UVM_INFO @ 3350: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x313d ir_var:0xed15 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x313d ir_var:0xed15 
# UVM_INFO @ 3350: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3350: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3180 M_Data:0x3130 IR_Exec:0xe445 pcout:0x3180 ACTUAL: sr1:0x1 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3180 M_Data:0x3130 IR_Exec:0xe445 pcout:0x3180 
# UVM_INFO @ 3350: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3350: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x30a7 VSR2:0x3130 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x30a7 VSR2:0x3130 enable_writeback_status:0x1 
# UVM_INFO @ 3350: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3350: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3350: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3350: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3350: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3360: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3140 pc:0x313f instrmem_rd:0x1 ACTUAL: npc:0x313f pc:0x313e instrmem_rd:0x1 
# UVM_INFO @ 3360: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3360: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x0a0 instruction:0xe2a0 npc_in:0x313f 
# UVM_INFO @ 3360: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x313e ir_var:0xec5f 
# UVM_INFO @ 3360: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x313e ir_var:0xec5f ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x313e ir_var:0xec5f 
# UVM_INFO @ 3360: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3360: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3051 M_Data:0x3130 IR_Exec:0xed15 pcout:0x3051 ACTUAL: sr1:0x4 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3051 M_Data:0x3130 IR_Exec:0xed15 pcout:0x3051 
# UVM_INFO @ 3360: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3360: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3054 VSR2:0x3130 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3054 VSR2:0x3130 enable_writeback_status:0x1 
# UVM_INFO @ 3360: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3360: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3360: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3360: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3360: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3370: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3370: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3141 pc:0x3140 instrmem_rd:0x1 ACTUAL: npc:0x3140 pc:0x313f instrmem_rd:0x1 
# UVM_INFO @ 3370: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3370: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x006 instruction:0xee06 npc_in:0x3140 
# UVM_INFO @ 3370: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x313f ir_var:0xe2a0 
# UVM_INFO @ 3370: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x313f ir_var:0xe2a0 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x313f ir_var:0xe2a0 
# UVM_INFO @ 3370: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3370: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x319c M_Data:0x3130 IR_Exec:0xec5f pcout:0x319c ACTUAL: sr1:0x1 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x319c M_Data:0x3130 IR_Exec:0xec5f pcout:0x319c 
# UVM_INFO @ 3370: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3370: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x30a7 VSR2:0x3130 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x30a7 VSR2:0x3130 enable_writeback_status:0x1 
# UVM_INFO @ 3370: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3370: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3370: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3370: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3370: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3380: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3380: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3142 pc:0x3141 instrmem_rd:0x1 ACTUAL: npc:0x3141 pc:0x3140 instrmem_rd:0x1 
# UVM_INFO @ 3380: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3380: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x021 instruction:0xe421 npc_in:0x3141 
# UVM_INFO @ 3380: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3140 ir_var:0xee06 
# UVM_INFO @ 3380: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3140 ir_var:0xee06 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3140 ir_var:0xee06 
# UVM_INFO @ 3380: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3380: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31de M_Data:0x3130 IR_Exec:0xe2a0 pcout:0x31de ACTUAL: sr1:0x2 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31de M_Data:0x3130 IR_Exec:0xe2a0 pcout:0x31de 
# UVM_INFO @ 3380: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3380: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3180 VSR2:0x3130 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3180 VSR2:0x3130 enable_writeback_status:0x1 
# UVM_INFO @ 3380: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3380: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3380: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3380: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3380: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3390: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3390: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3143 pc:0x3142 instrmem_rd:0x1 ACTUAL: npc:0x3142 pc:0x3141 instrmem_rd:0x1 
# UVM_INFO @ 3390: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3390: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x150 instruction:0xef50 npc_in:0x3142 
# UVM_INFO @ 3390: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3141 ir_var:0xe421 
# UVM_INFO @ 3390: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3141 ir_var:0xe421 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3141 ir_var:0xe421 
# UVM_INFO @ 3390: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3390: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3145 M_Data:0x3130 IR_Exec:0xee06 pcout:0x3145 ACTUAL: sr1:0x0 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3145 M_Data:0x3130 IR_Exec:0xee06 pcout:0x3145 
# UVM_INFO @ 3390: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3390: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3130 VSR2:0x3130 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3130 VSR2:0x3130 enable_writeback_status:0x1 
# UVM_INFO @ 3390: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3390: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3390: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3390: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3390: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3400: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3400: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3144 pc:0x3143 instrmem_rd:0x1 ACTUAL: npc:0x3143 pc:0x3142 instrmem_rd:0x1 
# UVM_INFO @ 3400: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3400: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x1f6 instruction:0xedf6 npc_in:0x3143 
# UVM_INFO @ 3400: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3142 ir_var:0xef50 
# UVM_INFO @ 3400: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3142 ir_var:0xef50 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3142 ir_var:0xef50 
# UVM_INFO @ 3400: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3400: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3161 M_Data:0x3130 IR_Exec:0xe421 pcout:0x3161 ACTUAL: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3161 M_Data:0x3130 IR_Exec:0xe421 pcout:0x3161 
# UVM_INFO @ 3400: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3400: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3130 VSR2:0x3130 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3130 VSR2:0x3130 enable_writeback_status:0x1 
# UVM_INFO @ 3400: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3400: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3400: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3400: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3400: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3410: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3410: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3145 pc:0x3144 instrmem_rd:0x1 ACTUAL: npc:0x3144 pc:0x3143 instrmem_rd:0x1 
# UVM_INFO @ 3410: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3410: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x136 instruction:0xef36 npc_in:0x3144 
# UVM_INFO @ 3410: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3143 ir_var:0xedf6 
# UVM_INFO @ 3410: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3143 ir_var:0xedf6 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3143 ir_var:0xedf6 
# UVM_INFO @ 3410: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3410: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3091 M_Data:0x3130 IR_Exec:0xef50 pcout:0x3091 ACTUAL: sr1:0x5 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3091 M_Data:0x3130 IR_Exec:0xef50 pcout:0x3091 
# UVM_INFO @ 3410: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3410: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x317b VSR2:0x3130 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x317b VSR2:0x3130 enable_writeback_status:0x1 
# UVM_INFO @ 3410: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3410: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3410: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3410: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3410: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3420: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3420: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3146 pc:0x3145 instrmem_rd:0x1 ACTUAL: npc:0x3145 pc:0x3144 instrmem_rd:0x1 
# UVM_INFO @ 3420: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3420: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x17b instruction:0xeb7b npc_in:0x3145 
# UVM_INFO @ 3420: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3144 ir_var:0xef36 
# UVM_INFO @ 3420: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3144 ir_var:0xef36 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3144 ir_var:0xef36 
# UVM_INFO @ 3420: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3420: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3138 M_Data:0x3130 IR_Exec:0xedf6 pcout:0x3138 ACTUAL: sr1:0x7 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3138 M_Data:0x3130 IR_Exec:0xedf6 pcout:0x3138 
# UVM_INFO @ 3420: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3420: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3145 VSR2:0x3130 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3145 VSR2:0x3130 enable_writeback_status:0x1 
# UVM_INFO @ 3420: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3420: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3420: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3420: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3420: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3430: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3430: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3147 pc:0x3146 instrmem_rd:0x1 ACTUAL: npc:0x3146 pc:0x3145 instrmem_rd:0x1 
# UVM_INFO @ 3430: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3430: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x4 pcoffset9:0x134 instruction:0xe934 npc_in:0x3146 
# UVM_INFO @ 3430: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3145 ir_var:0xeb7b 
# UVM_INFO @ 3430: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3145 ir_var:0xeb7b ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3145 ir_var:0xeb7b 
# UVM_INFO @ 3430: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3430: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3079 M_Data:0x3130 IR_Exec:0xef36 pcout:0x3079 ACTUAL: sr1:0x4 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3079 M_Data:0x3130 IR_Exec:0xef36 pcout:0x3079 
# UVM_INFO @ 3430: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3430: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3054 VSR2:0x3130 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3054 VSR2:0x3130 enable_writeback_status:0x1 
# UVM_INFO @ 3430: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3430: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3430: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3430: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3430: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3440: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3440: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3148 pc:0x3147 instrmem_rd:0x1 ACTUAL: npc:0x3147 pc:0x3146 instrmem_rd:0x1 
# UVM_INFO @ 3440: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3440: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x0af instruction:0xeeaf npc_in:0x3147 
# UVM_INFO @ 3440: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3146 ir_var:0xe934 
# UVM_INFO @ 3440: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3146 ir_var:0xe934 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3146 ir_var:0xe934 
# UVM_INFO @ 3440: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3440: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30bf M_Data:0x3130 IR_Exec:0xeb7b pcout:0x30bf ACTUAL: sr1:0x5 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30bf M_Data:0x3130 IR_Exec:0xeb7b pcout:0x30bf 
# UVM_INFO @ 3440: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3440: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x317b VSR2:0x3130 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x317b VSR2:0x3130 enable_writeback_status:0x1 
# UVM_INFO @ 3440: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3440: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3440: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3440: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3440: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3450: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3450: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3149 pc:0x3148 instrmem_rd:0x1 ACTUAL: npc:0x3148 pc:0x3147 instrmem_rd:0x1 
# UVM_INFO @ 3450: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3450: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x0d7 instruction:0xead7 npc_in:0x3148 
# UVM_INFO @ 3450: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3147 ir_var:0xeeaf 
# UVM_INFO @ 3450: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3147 ir_var:0xeeaf ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3147 ir_var:0xeeaf 
# UVM_INFO @ 3450: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3450: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3079 M_Data:0x3130 IR_Exec:0xe934 pcout:0x3079 ACTUAL: sr1:0x4 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3079 M_Data:0x3130 IR_Exec:0xe934 pcout:0x3079 
# UVM_INFO @ 3450: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3450: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3054 VSR2:0x3130 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3054 VSR2:0x3130 enable_writeback_status:0x1 
# UVM_INFO @ 3450: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3450: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3450: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3450: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3450: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3460: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3460: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x314a pc:0x3149 instrmem_rd:0x1 ACTUAL: npc:0x3149 pc:0x3148 instrmem_rd:0x1 
# UVM_INFO @ 3460: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3460: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x0f4 instruction:0xe4f4 npc_in:0x3149 
# UVM_INFO @ 3460: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3148 ir_var:0xead7 
# UVM_INFO @ 3460: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3148 ir_var:0xead7 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3148 ir_var:0xead7 
# UVM_INFO @ 3460: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3460: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31f5 M_Data:0x3130 IR_Exec:0xeeaf pcout:0x31f5 ACTUAL: sr1:0x2 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31f5 M_Data:0x3130 IR_Exec:0xeeaf pcout:0x31f5 
# UVM_INFO @ 3460: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3460: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3161 VSR2:0x3130 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3161 VSR2:0x3130 enable_writeback_status:0x1 
# UVM_INFO @ 3460: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3460: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3460: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3460: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3460: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3470: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3470: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x314b pc:0x314a instrmem_rd:0x1 ACTUAL: npc:0x314a pc:0x3149 instrmem_rd:0x1 
# UVM_INFO @ 3470: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3470: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x04c instruction:0xea4c npc_in:0x314a 
# UVM_INFO @ 3470: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3149 ir_var:0xe4f4 
# UVM_INFO @ 3470: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3149 ir_var:0xe4f4 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3149 ir_var:0xe4f4 
# UVM_INFO @ 3470: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3470: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x321e M_Data:0x3130 IR_Exec:0xead7 pcout:0x321e ACTUAL: sr1:0x3 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x321e M_Data:0x3130 IR_Exec:0xead7 pcout:0x321e 
# UVM_INFO @ 3470: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3470: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3155 VSR2:0x3130 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3155 VSR2:0x3130 enable_writeback_status:0x1 
# UVM_INFO @ 3470: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3470: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3470: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3470: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3470: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3480: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3480: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x314c pc:0x314b instrmem_rd:0x1 ACTUAL: npc:0x314b pc:0x314a instrmem_rd:0x1 
# UVM_INFO @ 3480: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3480: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x0a4 instruction:0xeaa4 npc_in:0x314b 
# UVM_INFO @ 3480: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x314a ir_var:0xea4c 
# UVM_INFO @ 3480: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x314a ir_var:0xea4c ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x314a ir_var:0xea4c 
# UVM_INFO @ 3480: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3480: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x323c M_Data:0x3130 IR_Exec:0xe4f4 pcout:0x323c ACTUAL: sr1:0x3 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x323c M_Data:0x3130 IR_Exec:0xe4f4 pcout:0x323c 
# UVM_INFO @ 3480: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3480: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3155 VSR2:0x3130 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3155 VSR2:0x3130 enable_writeback_status:0x1 
# UVM_INFO @ 3480: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3480: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3480: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3480: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3480: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3490: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3490: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x314d pc:0x314c instrmem_rd:0x1 ACTUAL: npc:0x314c pc:0x314b instrmem_rd:0x1 
# UVM_INFO @ 3490: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3490: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x0b6 instruction:0xe4b6 npc_in:0x314c 
# UVM_INFO @ 3490: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x314b ir_var:0xeaa4 
# UVM_INFO @ 3490: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x314b ir_var:0xeaa4 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x314b ir_var:0xeaa4 
# UVM_INFO @ 3490: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3490: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3195 M_Data:0x3130 IR_Exec:0xea4c pcout:0x3195 ACTUAL: sr1:0x1 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3195 M_Data:0x3130 IR_Exec:0xea4c pcout:0x3195 
# UVM_INFO @ 3490: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3490: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x31de VSR2:0x3130 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x31de VSR2:0x3130 enable_writeback_status:0x1 
# UVM_INFO @ 3490: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3490: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3490: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3490: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3490: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3500: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3500: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x314e pc:0x314d instrmem_rd:0x1 ACTUAL: npc:0x314d pc:0x314c instrmem_rd:0x1 
# UVM_INFO @ 3500: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3500: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x019 instruction:0xec19 npc_in:0x314d 
# UVM_INFO @ 3500: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x314c ir_var:0xe4b6 
# UVM_INFO @ 3500: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x314c ir_var:0xe4b6 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x314c ir_var:0xe4b6 
# UVM_INFO @ 3500: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3500: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31ee M_Data:0x3130 IR_Exec:0xeaa4 pcout:0x31ee ACTUAL: sr1:0x2 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31ee M_Data:0x3130 IR_Exec:0xeaa4 pcout:0x31ee 
# UVM_INFO @ 3500: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3500: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x323c VSR2:0x3130 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x323c VSR2:0x3130 enable_writeback_status:0x1 
# UVM_INFO @ 3500: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3500: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3500: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3500: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3500: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3510: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3510: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x314f pc:0x314e instrmem_rd:0x1 ACTUAL: npc:0x314e pc:0x314d instrmem_rd:0x1 
# UVM_INFO @ 3510: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3510: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x0b2 instruction:0xe6b2 npc_in:0x314e 
# UVM_INFO @ 3510: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x314d ir_var:0xec19 
# UVM_INFO @ 3510: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x314d ir_var:0xec19 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x314d ir_var:0xec19 
# UVM_INFO @ 3510: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3510: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3201 M_Data:0x3130 IR_Exec:0xe4b6 pcout:0x3201 ACTUAL: sr1:0x2 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3201 M_Data:0x3130 IR_Exec:0xe4b6 pcout:0x3201 
# UVM_INFO @ 3510: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3510: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x323c VSR2:0x3130 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x323c VSR2:0x3130 enable_writeback_status:0x1 
# UVM_INFO @ 3510: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3510: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3510: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3510: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3510: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3520: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3520: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3150 pc:0x314f instrmem_rd:0x1 ACTUAL: npc:0x314f pc:0x314e instrmem_rd:0x1 
# UVM_INFO @ 3520: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3520: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x1bc instruction:0xedbc npc_in:0x314f 
# UVM_INFO @ 3520: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x314e ir_var:0xe6b2 
# UVM_INFO @ 3520: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x314e ir_var:0xe6b2 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x314e ir_var:0xe6b2 
# UVM_INFO @ 3520: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3520: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3165 M_Data:0x3130 IR_Exec:0xec19 pcout:0x3165 ACTUAL: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3165 M_Data:0x3130 IR_Exec:0xec19 pcout:0x3165 
# UVM_INFO @ 3520: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3520: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3130 VSR2:0x3130 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3130 VSR2:0x3130 enable_writeback_status:0x1 
# UVM_INFO @ 3520: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3520: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3520: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3520: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3520: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3530: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3530: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3151 pc:0x3150 instrmem_rd:0x1 ACTUAL: npc:0x3150 pc:0x314f instrmem_rd:0x1 
# UVM_INFO @ 3530: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3530: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x1be instruction:0xefbe npc_in:0x3150 
# UVM_INFO @ 3530: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x314f ir_var:0xedbc 
# UVM_INFO @ 3530: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x314f ir_var:0xedbc ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x314f ir_var:0xedbc 
# UVM_INFO @ 3530: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3530: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31ff M_Data:0x3130 IR_Exec:0xe6b2 pcout:0x31ff ACTUAL: sr1:0x2 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31ff M_Data:0x3130 IR_Exec:0xe6b2 pcout:0x31ff 
# UVM_INFO @ 3530: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3530: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3201 VSR2:0x3130 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3201 VSR2:0x3130 enable_writeback_status:0x1 
# UVM_INFO @ 3530: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3530: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3530: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3530: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3530: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3540: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3540: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3152 pc:0x3151 instrmem_rd:0x1 ACTUAL: npc:0x3151 pc:0x3150 instrmem_rd:0x1 
# UVM_INFO @ 3540: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3540: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x17e instruction:0xeb7e npc_in:0x3151 
# UVM_INFO @ 3540: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3150 ir_var:0xefbe 
# UVM_INFO @ 3540: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3150 ir_var:0xefbe ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3150 ir_var:0xefbe 
# UVM_INFO @ 3540: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3540: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x310a M_Data:0x3130 IR_Exec:0xedbc pcout:0x310a ACTUAL: sr1:0x6 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x310a M_Data:0x3130 IR_Exec:0xedbc pcout:0x310a 
# UVM_INFO @ 3540: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3540: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3165 VSR2:0x3130 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3165 VSR2:0x3130 enable_writeback_status:0x1 
# UVM_INFO @ 3540: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3540: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3540: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3540: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3540: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3550: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3550: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3153 pc:0x3152 instrmem_rd:0x1 ACTUAL: npc:0x3152 pc:0x3151 instrmem_rd:0x1 
# UVM_INFO @ 3550: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3550: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x02d instruction:0xec2d npc_in:0x3152 
# UVM_INFO @ 3550: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3151 ir_var:0xeb7e 
# UVM_INFO @ 3550: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3151 ir_var:0xeb7e ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3151 ir_var:0xeb7e 
# UVM_INFO @ 3550: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3550: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x310d M_Data:0x3130 IR_Exec:0xefbe pcout:0x310d ACTUAL: sr1:0x6 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x310d M_Data:0x3130 IR_Exec:0xefbe pcout:0x310d 
# UVM_INFO @ 3550: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3550: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3165 VSR2:0x3130 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3165 VSR2:0x3130 enable_writeback_status:0x1 
# UVM_INFO @ 3550: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3550: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3550: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3550: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3550: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3560: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3560: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3154 pc:0x3153 instrmem_rd:0x1 ACTUAL: npc:0x3153 pc:0x3152 instrmem_rd:0x1 
# UVM_INFO @ 3560: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3560: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x097 instruction:0xee97 npc_in:0x3153 
# UVM_INFO @ 3560: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3152 ir_var:0xec2d 
# UVM_INFO @ 3560: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3152 ir_var:0xec2d ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3152 ir_var:0xec2d 
# UVM_INFO @ 3560: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3560: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30ce M_Data:0x3130 IR_Exec:0xeb7e pcout:0x30ce ACTUAL: sr1:0x5 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30ce M_Data:0x3130 IR_Exec:0xeb7e pcout:0x30ce 
# UVM_INFO @ 3560: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3560: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x31ee VSR2:0x3130 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x31ee VSR2:0x3130 enable_writeback_status:0x1 
# UVM_INFO @ 3560: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3560: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3560: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3560: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3560: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3570: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3570: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3155 pc:0x3154 instrmem_rd:0x1 ACTUAL: npc:0x3154 pc:0x3153 instrmem_rd:0x1 
# UVM_INFO @ 3570: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3570: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x154 instruction:0xe354 npc_in:0x3154 
# UVM_INFO @ 3570: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3153 ir_var:0xee97 
# UVM_INFO @ 3570: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3153 ir_var:0xee97 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3153 ir_var:0xee97 
# UVM_INFO @ 3570: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3570: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x317e M_Data:0x3130 IR_Exec:0xec2d pcout:0x317e ACTUAL: sr1:0x0 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x317e M_Data:0x3130 IR_Exec:0xec2d pcout:0x317e 
# UVM_INFO @ 3570: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3570: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3130 VSR2:0x3130 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3130 VSR2:0x3130 enable_writeback_status:0x1 
# UVM_INFO @ 3570: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3570: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3570: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3570: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3570: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3580: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3580: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3156 pc:0x3155 instrmem_rd:0x1 ACTUAL: npc:0x3155 pc:0x3154 instrmem_rd:0x1 
# UVM_INFO @ 3580: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3580: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x0d6 instruction:0xead6 npc_in:0x3155 
# UVM_INFO @ 3580: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3154 ir_var:0xe354 
# UVM_INFO @ 3580: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3154 ir_var:0xe354 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3154 ir_var:0xe354 
# UVM_INFO @ 3580: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3580: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31e9 M_Data:0x3130 IR_Exec:0xee97 pcout:0x31e9 ACTUAL: sr1:0x2 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31e9 M_Data:0x3130 IR_Exec:0xee97 pcout:0x31e9 
# UVM_INFO @ 3580: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3580: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3201 VSR2:0x3130 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3201 VSR2:0x3130 enable_writeback_status:0x1 
# UVM_INFO @ 3580: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3580: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3580: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3580: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3580: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3590: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3590: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3157 pc:0x3156 instrmem_rd:0x1 ACTUAL: npc:0x3156 pc:0x3155 instrmem_rd:0x1 
# UVM_INFO @ 3590: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3590: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x14b instruction:0xed4b npc_in:0x3156 
# UVM_INFO @ 3590: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3155 ir_var:0xead6 
# UVM_INFO @ 3590: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3155 ir_var:0xead6 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3155 ir_var:0xead6 
# UVM_INFO @ 3590: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3590: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30a7 M_Data:0x3130 IR_Exec:0xe354 pcout:0x30a7 ACTUAL: sr1:0x5 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30a7 M_Data:0x3130 IR_Exec:0xe354 pcout:0x30a7 
# UVM_INFO @ 3590: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3590: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x30ce VSR2:0x3130 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x30ce VSR2:0x3130 enable_writeback_status:0x1 
# UVM_INFO @ 3590: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3590: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3590: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3590: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3590: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3600: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3600: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3158 pc:0x3157 instrmem_rd:0x1 ACTUAL: npc:0x3157 pc:0x3156 instrmem_rd:0x1 
# UVM_INFO @ 3600: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3600: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x070 instruction:0xe670 npc_in:0x3157 
# UVM_INFO @ 3600: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3156 ir_var:0xed4b 
# UVM_INFO @ 3600: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3156 ir_var:0xed4b ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3156 ir_var:0xed4b 
# UVM_INFO @ 3600: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3600: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x322a M_Data:0x3130 IR_Exec:0xead6 pcout:0x322a ACTUAL: sr1:0x3 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x322a M_Data:0x3130 IR_Exec:0xead6 pcout:0x322a 
# UVM_INFO @ 3600: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3600: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x31ff VSR2:0x3130 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x31ff VSR2:0x3130 enable_writeback_status:0x1 
# UVM_INFO @ 3600: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3600: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3600: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3600: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3600: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3610: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3610: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3159 pc:0x3158 instrmem_rd:0x1 ACTUAL: npc:0x3158 pc:0x3157 instrmem_rd:0x1 
# UVM_INFO @ 3610: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3610: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x11a instruction:0xe11a npc_in:0x3158 
# UVM_INFO @ 3610: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3157 ir_var:0xe670 
# UVM_INFO @ 3610: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3157 ir_var:0xe670 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3157 ir_var:0xe670 
# UVM_INFO @ 3610: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3610: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30a0 M_Data:0x3130 IR_Exec:0xed4b pcout:0x30a0 ACTUAL: sr1:0x5 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30a0 M_Data:0x3130 IR_Exec:0xed4b pcout:0x30a0 
# UVM_INFO @ 3610: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3610: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x30ce VSR2:0x3130 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x30ce VSR2:0x3130 enable_writeback_status:0x1 
# UVM_INFO @ 3610: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3610: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3610: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3610: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3610: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3620: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3620: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x315a pc:0x3159 instrmem_rd:0x1 ACTUAL: npc:0x3159 pc:0x3158 instrmem_rd:0x1 
# UVM_INFO @ 3620: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3620: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x17f instruction:0xef7f npc_in:0x3159 
# UVM_INFO @ 3620: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3158 ir_var:0xe11a 
# UVM_INFO @ 3620: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3158 ir_var:0xe11a ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3158 ir_var:0xe11a 
# UVM_INFO @ 3620: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3620: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31c6 M_Data:0x3130 IR_Exec:0xe670 pcout:0x31c6 ACTUAL: sr1:0x1 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31c6 M_Data:0x3130 IR_Exec:0xe670 pcout:0x31c6 
# UVM_INFO @ 3620: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3620: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x30a7 VSR2:0x3130 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x30a7 VSR2:0x3130 enable_writeback_status:0x1 
# UVM_INFO @ 3620: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3620: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3620: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3620: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3620: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3630: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3630: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x315b pc:0x315a instrmem_rd:0x1 ACTUAL: npc:0x315a pc:0x3159 instrmem_rd:0x1 
# UVM_INFO @ 3630: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3630: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x138 instruction:0xe338 npc_in:0x315a 
# UVM_INFO @ 3630: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3159 ir_var:0xef7f 
# UVM_INFO @ 3630: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3159 ir_var:0xef7f ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3159 ir_var:0xef7f 
# UVM_INFO @ 3630: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3630: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3071 M_Data:0x3130 IR_Exec:0xe11a pcout:0x3071 ACTUAL: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3071 M_Data:0x3130 IR_Exec:0xe11a pcout:0x3071 
# UVM_INFO @ 3630: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3630: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3079 VSR2:0x3130 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3079 VSR2:0x3130 enable_writeback_status:0x1 
# UVM_INFO @ 3630: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3630: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3630: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3630: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3630: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3640: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3640: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x315c pc:0x315b instrmem_rd:0x1 ACTUAL: npc:0x315b pc:0x315a instrmem_rd:0x1 
# UVM_INFO @ 3640: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3640: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x0d9 instruction:0xead9 npc_in:0x315b 
# UVM_INFO @ 3640: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x315a ir_var:0xe338 
# UVM_INFO @ 3640: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x315a ir_var:0xe338 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x315a ir_var:0xe338 
# UVM_INFO @ 3640: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3640: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30d7 M_Data:0x3130 IR_Exec:0xef7f pcout:0x30d7 ACTUAL: sr1:0x5 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30d7 M_Data:0x3130 IR_Exec:0xef7f pcout:0x30d7 
# UVM_INFO @ 3640: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3640: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x322a VSR2:0x3130 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x322a VSR2:0x3130 enable_writeback_status:0x1 
# UVM_INFO @ 3640: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3640: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3640: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3640: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3640: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3650: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3650: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x315d pc:0x315c instrmem_rd:0x1 ACTUAL: npc:0x315c pc:0x315b instrmem_rd:0x1 
# UVM_INFO @ 3650: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3650: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x0d9 instruction:0xead9 npc_in:0x315c 
# UVM_INFO @ 3650: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x315b ir_var:0xead9 
# UVM_INFO @ 3650: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x315b ir_var:0xead9 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x315b ir_var:0xead9 
# UVM_INFO @ 3650: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3650: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3091 M_Data:0x3071 IR_Exec:0xe338 pcout:0x3091 ACTUAL: sr1:0x4 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3091 M_Data:0x3071 IR_Exec:0xe338 pcout:0x3091 
# UVM_INFO @ 3650: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3650: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3079 VSR2:0x3071 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3079 VSR2:0x3071 enable_writeback_status:0x1 
# UVM_INFO @ 3650: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3650: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3650: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3650: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3650: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3660: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3660: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x315e pc:0x315d instrmem_rd:0x1 ACTUAL: npc:0x315d pc:0x315c instrmem_rd:0x1 
# UVM_INFO @ 3660: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3660: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x184 instruction:0xef84 npc_in:0x315d 
# UVM_INFO @ 3660: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x315c ir_var:0xead9 
# UVM_INFO @ 3660: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x315c ir_var:0xead9 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x315c ir_var:0xead9 
# UVM_INFO @ 3660: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3660: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3233 M_Data:0x3071 IR_Exec:0xead9 pcout:0x3233 ACTUAL: sr1:0x3 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3233 M_Data:0x3071 IR_Exec:0xead9 pcout:0x3233 
# UVM_INFO @ 3660: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3660: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x31c6 VSR2:0x3071 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x31c6 VSR2:0x3071 enable_writeback_status:0x1 
# UVM_INFO @ 3660: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3660: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3660: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3660: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3660: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3670: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3670: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x315f pc:0x315e instrmem_rd:0x1 ACTUAL: npc:0x315e pc:0x315d instrmem_rd:0x1 
# UVM_INFO @ 3670: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3670: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x054 instruction:0xe054 npc_in:0x315e 
# UVM_INFO @ 3670: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x315d ir_var:0xef84 
# UVM_INFO @ 3670: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x315d ir_var:0xef84 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x315d ir_var:0xef84 
# UVM_INFO @ 3670: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3670: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3234 M_Data:0x3071 IR_Exec:0xead9 pcout:0x3234 ACTUAL: sr1:0x3 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3234 M_Data:0x3071 IR_Exec:0xead9 pcout:0x3234 
# UVM_INFO @ 3670: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3670: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x31c6 VSR2:0x3071 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x31c6 VSR2:0x3071 enable_writeback_status:0x1 
# UVM_INFO @ 3670: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3670: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3670: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3670: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3670: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3680: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3680: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3160 pc:0x315f instrmem_rd:0x1 ACTUAL: npc:0x315f pc:0x315e instrmem_rd:0x1 
# UVM_INFO @ 3680: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3680: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x025 instruction:0xe425 npc_in:0x315f 
# UVM_INFO @ 3680: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x315e ir_var:0xe054 
# UVM_INFO @ 3680: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x315e ir_var:0xe054 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x315e ir_var:0xe054 
# UVM_INFO @ 3680: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3680: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30e0 M_Data:0x3071 IR_Exec:0xef84 pcout:0x30e0 ACTUAL: sr1:0x6 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30e0 M_Data:0x3071 IR_Exec:0xef84 pcout:0x30e0 
# UVM_INFO @ 3680: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3680: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x30a0 VSR2:0x3071 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x30a0 VSR2:0x3071 enable_writeback_status:0x1 
# UVM_INFO @ 3680: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3680: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3680: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3680: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3680: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3690: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3690: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3161 pc:0x3160 instrmem_rd:0x1 ACTUAL: npc:0x3160 pc:0x315f instrmem_rd:0x1 
# UVM_INFO @ 3690: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3690: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x151 instruction:0xe151 npc_in:0x3160 
# UVM_INFO @ 3690: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x315f ir_var:0xe425 
# UVM_INFO @ 3690: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x315f ir_var:0xe425 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x315f ir_var:0xe425 
# UVM_INFO @ 3690: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3690: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31b1 M_Data:0x3071 IR_Exec:0xe054 pcout:0x31b1 ACTUAL: sr1:0x1 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31b1 M_Data:0x3071 IR_Exec:0xe054 pcout:0x31b1 
# UVM_INFO @ 3690: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3690: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3091 VSR2:0x3071 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3091 VSR2:0x3071 enable_writeback_status:0x1 
# UVM_INFO @ 3690: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3690: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3690: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3690: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3690: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3700: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3700: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3162 pc:0x3161 instrmem_rd:0x1 ACTUAL: npc:0x3161 pc:0x3160 instrmem_rd:0x1 
# UVM_INFO @ 3700: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3700: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x12b instruction:0xe12b npc_in:0x3161 
# UVM_INFO @ 3700: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3160 ir_var:0xe151 
# UVM_INFO @ 3700: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3160 ir_var:0xe151 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3160 ir_var:0xe151 
# UVM_INFO @ 3700: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3700: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3183 M_Data:0x3071 IR_Exec:0xe425 pcout:0x3183 ACTUAL: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3183 M_Data:0x3071 IR_Exec:0xe425 pcout:0x3183 
# UVM_INFO @ 3700: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3700: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3071 VSR2:0x3071 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3071 VSR2:0x3071 enable_writeback_status:0x1 
# UVM_INFO @ 3700: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3700: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3700: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3700: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3700: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3710: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3710: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3163 pc:0x3162 instrmem_rd:0x1 ACTUAL: npc:0x3162 pc:0x3161 instrmem_rd:0x1 
# UVM_INFO @ 3710: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3710: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x0ba instruction:0xe6ba npc_in:0x3162 
# UVM_INFO @ 3710: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3161 ir_var:0xe12b 
# UVM_INFO @ 3710: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3161 ir_var:0xe12b ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3161 ir_var:0xe12b 
# UVM_INFO @ 3710: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3710: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30b0 M_Data:0x31b1 IR_Exec:0xe151 pcout:0x30b0 ACTUAL: sr1:0x5 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30b0 M_Data:0x31b1 IR_Exec:0xe151 pcout:0x30b0 
# UVM_INFO @ 3710: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3710: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3234 VSR2:0x31b1 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3234 VSR2:0x31b1 enable_writeback_status:0x1 
# UVM_INFO @ 3710: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3710: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3710: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3710: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3710: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3720: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3720: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3164 pc:0x3163 instrmem_rd:0x1 ACTUAL: npc:0x3163 pc:0x3162 instrmem_rd:0x1 
# UVM_INFO @ 3720: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3720: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x1ed instruction:0xeded npc_in:0x3163 
# UVM_INFO @ 3720: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3162 ir_var:0xe6ba 
# UVM_INFO @ 3720: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3162 ir_var:0xe6ba ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3162 ir_var:0xe6ba 
# UVM_INFO @ 3720: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3720: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x308b M_Data:0x31b1 IR_Exec:0xe12b pcout:0x308b ACTUAL: sr1:0x4 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x308b M_Data:0x31b1 IR_Exec:0xe12b pcout:0x308b 
# UVM_INFO @ 3720: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3720: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3079 VSR2:0x31b1 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3079 VSR2:0x31b1 enable_writeback_status:0x1 
# UVM_INFO @ 3720: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3720: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3720: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3720: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3720: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3730: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3730: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3165 pc:0x3164 instrmem_rd:0x1 ACTUAL: npc:0x3164 pc:0x3163 instrmem_rd:0x1 
# UVM_INFO @ 3730: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3730: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x028 instruction:0xe628 npc_in:0x3164 
# UVM_INFO @ 3730: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3163 ir_var:0xeded 
# UVM_INFO @ 3730: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3163 ir_var:0xeded ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3163 ir_var:0xeded 
# UVM_INFO @ 3730: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3730: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x321b M_Data:0x30b0 IR_Exec:0xe6ba pcout:0x321b ACTUAL: sr1:0x2 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x321b M_Data:0x30b0 IR_Exec:0xe6ba pcout:0x321b 
# UVM_INFO @ 3730: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3730: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3183 VSR2:0x30b0 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3183 VSR2:0x30b0 enable_writeback_status:0x1 
# UVM_INFO @ 3730: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3730: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3730: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3730: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3730: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3740: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3740: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3166 pc:0x3165 instrmem_rd:0x1 ACTUAL: npc:0x3165 pc:0x3164 instrmem_rd:0x1 
# UVM_INFO @ 3740: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3740: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x1ff instruction:0xefff npc_in:0x3165 
# UVM_INFO @ 3740: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3164 ir_var:0xe628 
# UVM_INFO @ 3740: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3164 ir_var:0xe628 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3164 ir_var:0xe628 
# UVM_INFO @ 3740: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3740: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x314f M_Data:0x308b IR_Exec:0xeded pcout:0x314f ACTUAL: sr1:0x7 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x314f M_Data:0x308b IR_Exec:0xeded pcout:0x314f 
# UVM_INFO @ 3740: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3740: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x30e0 VSR2:0x308b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x30e0 VSR2:0x308b enable_writeback_status:0x1 
# UVM_INFO @ 3740: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3740: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3740: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3740: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3740: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3750: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3750: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3167 pc:0x3166 instrmem_rd:0x1 ACTUAL: npc:0x3166 pc:0x3165 instrmem_rd:0x1 
# UVM_INFO @ 3750: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3750: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x0d0 instruction:0xeed0 npc_in:0x3166 
# UVM_INFO @ 3750: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3165 ir_var:0xefff 
# UVM_INFO @ 3750: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3165 ir_var:0xefff ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3165 ir_var:0xefff 
# UVM_INFO @ 3750: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3750: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x318b M_Data:0x308b IR_Exec:0xe628 pcout:0x318b ACTUAL: sr1:0x0 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x318b M_Data:0x308b IR_Exec:0xe628 pcout:0x318b 
# UVM_INFO @ 3750: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3750: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x308b VSR2:0x308b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x308b VSR2:0x308b enable_writeback_status:0x1 
# UVM_INFO @ 3750: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3750: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3750: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3750: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3750: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3760: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3760: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3168 pc:0x3167 instrmem_rd:0x1 ACTUAL: npc:0x3167 pc:0x3166 instrmem_rd:0x1 
# UVM_INFO @ 3760: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3760: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x10f instruction:0xe30f npc_in:0x3167 
# UVM_INFO @ 3760: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3166 ir_var:0xeed0 
# UVM_INFO @ 3760: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3166 ir_var:0xeed0 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3166 ir_var:0xeed0 
# UVM_INFO @ 3760: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3760: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3163 M_Data:0x308b IR_Exec:0xefff pcout:0x3163 ACTUAL: sr1:0x7 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3163 M_Data:0x308b IR_Exec:0xefff pcout:0x3163 
# UVM_INFO @ 3760: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3760: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x30e0 VSR2:0x308b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x30e0 VSR2:0x308b enable_writeback_status:0x1 
# UVM_INFO @ 3760: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3760: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3760: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3760: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3760: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3770: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3770: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3169 pc:0x3168 instrmem_rd:0x1 ACTUAL: npc:0x3168 pc:0x3167 instrmem_rd:0x1 
# UVM_INFO @ 3770: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3770: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x06e instruction:0xec6e npc_in:0x3168 
# UVM_INFO @ 3770: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3167 ir_var:0xe30f 
# UVM_INFO @ 3770: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3167 ir_var:0xe30f ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3167 ir_var:0xe30f 
# UVM_INFO @ 3770: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3770: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3235 M_Data:0x308b IR_Exec:0xeed0 pcout:0x3235 ACTUAL: sr1:0x3 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3235 M_Data:0x308b IR_Exec:0xeed0 pcout:0x3235 
# UVM_INFO @ 3770: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3770: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x318b VSR2:0x308b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x318b VSR2:0x308b enable_writeback_status:0x1 
# UVM_INFO @ 3770: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3770: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3770: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3770: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3770: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3780: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3780: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x316a pc:0x3169 instrmem_rd:0x1 ACTUAL: npc:0x3169 pc:0x3168 instrmem_rd:0x1 
# UVM_INFO @ 3780: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3780: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x0f9 instruction:0xeaf9 npc_in:0x3169 
# UVM_INFO @ 3780: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3168 ir_var:0xec6e 
# UVM_INFO @ 3780: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3168 ir_var:0xec6e ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3168 ir_var:0xec6e 
# UVM_INFO @ 3780: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3780: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3075 M_Data:0x308b IR_Exec:0xe30f pcout:0x3075 ACTUAL: sr1:0x4 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3075 M_Data:0x308b IR_Exec:0xe30f pcout:0x3075 
# UVM_INFO @ 3780: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3780: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3079 VSR2:0x308b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3079 VSR2:0x308b enable_writeback_status:0x1 
# UVM_INFO @ 3780: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3780: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3780: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3780: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3780: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3790: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3790: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x316b pc:0x316a instrmem_rd:0x1 ACTUAL: npc:0x316a pc:0x3169 instrmem_rd:0x1 
# UVM_INFO @ 3790: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3790: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x0f9 instruction:0xeaf9 npc_in:0x316a 
# UVM_INFO @ 3790: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3169 ir_var:0xeaf9 
# UVM_INFO @ 3790: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3169 ir_var:0xeaf9 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3169 ir_var:0xeaf9 
# UVM_INFO @ 3790: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3790: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31d5 M_Data:0x308b IR_Exec:0xec6e pcout:0x31d5 ACTUAL: sr1:0x1 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31d5 M_Data:0x308b IR_Exec:0xec6e pcout:0x31d5 
# UVM_INFO @ 3790: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3790: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3091 VSR2:0x308b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3091 VSR2:0x308b enable_writeback_status:0x1 
# UVM_INFO @ 3790: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3790: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3790: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3790: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3790: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3800: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3800: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x316c pc:0x316b instrmem_rd:0x1 ACTUAL: npc:0x316b pc:0x316a instrmem_rd:0x1 
# UVM_INFO @ 3800: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3800: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x017 instruction:0xe217 npc_in:0x316b 
# UVM_INFO @ 3800: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x316a ir_var:0xeaf9 
# UVM_INFO @ 3800: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x316a ir_var:0xeaf9 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x316a ir_var:0xeaf9 
# UVM_INFO @ 3800: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3800: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3261 M_Data:0x308b IR_Exec:0xeaf9 pcout:0x3261 ACTUAL: sr1:0x3 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3261 M_Data:0x308b IR_Exec:0xeaf9 pcout:0x3261 
# UVM_INFO @ 3800: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3800: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x318b VSR2:0x308b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x318b VSR2:0x308b enable_writeback_status:0x1 
# UVM_INFO @ 3800: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3800: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3800: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3800: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3800: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3810: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3810: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x316d pc:0x316c instrmem_rd:0x1 ACTUAL: npc:0x316c pc:0x316b instrmem_rd:0x1 
# UVM_INFO @ 3810: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3810: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x093 instruction:0xec93 npc_in:0x316c 
# UVM_INFO @ 3810: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x316b ir_var:0xe217 
# UVM_INFO @ 3810: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x316b ir_var:0xe217 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x316b ir_var:0xe217 
# UVM_INFO @ 3810: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3810: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3262 M_Data:0x308b IR_Exec:0xeaf9 pcout:0x3262 ACTUAL: sr1:0x3 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3262 M_Data:0x308b IR_Exec:0xeaf9 pcout:0x3262 
# UVM_INFO @ 3810: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3810: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x318b VSR2:0x308b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x318b VSR2:0x308b enable_writeback_status:0x1 
# UVM_INFO @ 3810: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3810: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3810: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3810: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3810: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3820: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3820: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x316e pc:0x316d instrmem_rd:0x1 ACTUAL: npc:0x316d pc:0x316c instrmem_rd:0x1 
# UVM_INFO @ 3820: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3820: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x1c3 instruction:0xe5c3 npc_in:0x316d 
# UVM_INFO @ 3820: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x316c ir_var:0xec93 
# UVM_INFO @ 3820: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x316c ir_var:0xec93 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x316c ir_var:0xec93 
# UVM_INFO @ 3820: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3820: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3181 M_Data:0x308b IR_Exec:0xe217 pcout:0x3181 ACTUAL: sr1:0x0 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3181 M_Data:0x308b IR_Exec:0xe217 pcout:0x3181 
# UVM_INFO @ 3820: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3820: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x308b VSR2:0x308b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x308b VSR2:0x308b enable_writeback_status:0x1 
# UVM_INFO @ 3820: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3820: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3820: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3820: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3820: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3830: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3830: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x316f pc:0x316e instrmem_rd:0x1 ACTUAL: npc:0x316e pc:0x316d instrmem_rd:0x1 
# UVM_INFO @ 3830: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3830: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x033 instruction:0xea33 npc_in:0x316e 
# UVM_INFO @ 3830: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x316d ir_var:0xe5c3 
# UVM_INFO @ 3830: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x316d ir_var:0xe5c3 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x316d ir_var:0xe5c3 
# UVM_INFO @ 3830: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3830: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31fe M_Data:0x308b IR_Exec:0xec93 pcout:0x31fe ACTUAL: sr1:0x2 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31fe M_Data:0x308b IR_Exec:0xec93 pcout:0x31fe 
# UVM_INFO @ 3830: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3830: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3183 VSR2:0x308b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3183 VSR2:0x308b enable_writeback_status:0x1 
# UVM_INFO @ 3830: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3830: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3830: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3830: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3830: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3840: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3840: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3170 pc:0x316f instrmem_rd:0x1 ACTUAL: npc:0x316f pc:0x316e instrmem_rd:0x1 
# UVM_INFO @ 3840: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3840: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x159 instruction:0xe559 npc_in:0x316f 
# UVM_INFO @ 3840: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x316e ir_var:0xea33 
# UVM_INFO @ 3840: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x316e ir_var:0xea33 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x316e ir_var:0xea33 
# UVM_INFO @ 3840: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3840: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x312f M_Data:0x308b IR_Exec:0xe5c3 pcout:0x312f ACTUAL: sr1:0x7 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x312f M_Data:0x308b IR_Exec:0xe5c3 pcout:0x312f 
# UVM_INFO @ 3840: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3840: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3235 VSR2:0x308b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3235 VSR2:0x308b enable_writeback_status:0x1 
# UVM_INFO @ 3840: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3840: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3840: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3840: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3840: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3850: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3850: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3171 pc:0x3170 instrmem_rd:0x1 ACTUAL: npc:0x3170 pc:0x316f instrmem_rd:0x1 
# UVM_INFO @ 3850: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3850: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x0f9 instruction:0xecf9 npc_in:0x3170 
# UVM_INFO @ 3850: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x316f ir_var:0xe559 
# UVM_INFO @ 3850: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x316f ir_var:0xe559 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x316f ir_var:0xe559 
# UVM_INFO @ 3850: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3850: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31a0 M_Data:0x308b IR_Exec:0xea33 pcout:0x31a0 ACTUAL: sr1:0x0 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31a0 M_Data:0x308b IR_Exec:0xea33 pcout:0x31a0 
# UVM_INFO @ 3850: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3850: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x308b VSR2:0x308b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x308b VSR2:0x308b enable_writeback_status:0x1 
# UVM_INFO @ 3850: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3850: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3850: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3850: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3850: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3860: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3860: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3172 pc:0x3171 instrmem_rd:0x1 ACTUAL: npc:0x3171 pc:0x3170 instrmem_rd:0x1 
# UVM_INFO @ 3860: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3860: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x017 instruction:0xe417 npc_in:0x3171 
# UVM_INFO @ 3860: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3170 ir_var:0xecf9 
# UVM_INFO @ 3860: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3170 ir_var:0xecf9 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3170 ir_var:0xecf9 
# UVM_INFO @ 3860: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3860: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x5 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30c7 M_Data:0x308b IR_Exec:0xe559 pcout:0x30c7 ACTUAL: sr1:0x5 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x30c7 M_Data:0x308b IR_Exec:0xe559 pcout:0x30c7 
# UVM_INFO @ 3860: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3860: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3262 VSR2:0x308b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3262 VSR2:0x308b enable_writeback_status:0x1 
# UVM_INFO @ 3860: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3860: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3860: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3860: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3860: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3870: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3870: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3173 pc:0x3172 instrmem_rd:0x1 ACTUAL: npc:0x3172 pc:0x3171 instrmem_rd:0x1 
# UVM_INFO @ 3870: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3870: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x0e4 instruction:0xe4e4 npc_in:0x3172 
# UVM_INFO @ 3870: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3171 ir_var:0xe417 
# UVM_INFO @ 3870: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3171 ir_var:0xe417 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3171 ir_var:0xe417 
# UVM_INFO @ 3870: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3870: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3268 M_Data:0x308b IR_Exec:0xecf9 pcout:0x3268 ACTUAL: sr1:0x3 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3268 M_Data:0x308b IR_Exec:0xecf9 pcout:0x3268 
# UVM_INFO @ 3870: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3870: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x318b VSR2:0x308b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x318b VSR2:0x308b enable_writeback_status:0x1 
# UVM_INFO @ 3870: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3870: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3870: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3870: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3870: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3880: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3880: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3174 pc:0x3173 instrmem_rd:0x1 ACTUAL: npc:0x3173 pc:0x3172 instrmem_rd:0x1 
# UVM_INFO @ 3880: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3880: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x5 pcoffset9:0x125 instruction:0xeb25 npc_in:0x3173 
# UVM_INFO @ 3880: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3172 ir_var:0xe4e4 
# UVM_INFO @ 3880: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3172 ir_var:0xe4e4 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3172 ir_var:0xe4e4 
# UVM_INFO @ 3880: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3880: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3187 M_Data:0x308b IR_Exec:0xe417 pcout:0x3187 ACTUAL: sr1:0x0 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3187 M_Data:0x308b IR_Exec:0xe417 pcout:0x3187 
# UVM_INFO @ 3880: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3880: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x308b VSR2:0x308b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x308b VSR2:0x308b enable_writeback_status:0x1 
# UVM_INFO @ 3880: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3880: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3880: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3880: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3880: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3890: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3890: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3175 pc:0x3174 instrmem_rd:0x1 ACTUAL: npc:0x3174 pc:0x3173 instrmem_rd:0x1 
# UVM_INFO @ 3890: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3890: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x4 pcoffset9:0x126 instruction:0xe926 npc_in:0x3174 
# UVM_INFO @ 3890: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3173 ir_var:0xeb25 
# UVM_INFO @ 3890: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3173 ir_var:0xeb25 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3173 ir_var:0xeb25 
# UVM_INFO @ 3890: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3890: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3255 M_Data:0x308b IR_Exec:0xe4e4 pcout:0x3255 ACTUAL: sr1:0x3 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3255 M_Data:0x308b IR_Exec:0xe4e4 pcout:0x3255 
# UVM_INFO @ 3890: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3890: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x318b VSR2:0x308b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x318b VSR2:0x308b enable_writeback_status:0x1 
# UVM_INFO @ 3890: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3890: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3890: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3890: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3890: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3900: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3900: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3176 pc:0x3175 instrmem_rd:0x1 ACTUAL: npc:0x3175 pc:0x3174 instrmem_rd:0x1 
# UVM_INFO @ 3900: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3900: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x1ea instruction:0xe1ea npc_in:0x3175 
# UVM_INFO @ 3900: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3174 ir_var:0xe926 
# UVM_INFO @ 3900: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3174 ir_var:0xe926 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3174 ir_var:0xe926 
# UVM_INFO @ 3900: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3900: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3097 M_Data:0x308b IR_Exec:0xeb25 pcout:0x3097 ACTUAL: sr1:0x4 sr2:0x0 dr:0x5 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3097 M_Data:0x308b IR_Exec:0xeb25 pcout:0x3097 
# UVM_INFO @ 3900: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3900: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3079 VSR2:0x308b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3079 VSR2:0x308b enable_writeback_status:0x1 
# UVM_INFO @ 3900: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3900: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3900: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3900: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3900: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3910: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3910: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3177 pc:0x3176 instrmem_rd:0x1 ACTUAL: npc:0x3176 pc:0x3175 instrmem_rd:0x1 
# UVM_INFO @ 3910: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3910: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x1d7 instruction:0xe7d7 npc_in:0x3176 
# UVM_INFO @ 3910: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3175 ir_var:0xe1ea 
# UVM_INFO @ 3910: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3175 ir_var:0xe1ea ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3175 ir_var:0xe1ea 
# UVM_INFO @ 3910: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3910: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3099 M_Data:0x308b IR_Exec:0xe926 pcout:0x3099 ACTUAL: sr1:0x4 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3099 M_Data:0x308b IR_Exec:0xe926 pcout:0x3099 
# UVM_INFO @ 3910: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3910: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3079 VSR2:0x308b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3079 VSR2:0x308b enable_writeback_status:0x1 
# UVM_INFO @ 3910: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3910: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3910: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3910: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3910: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3920: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3920: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3178 pc:0x3177 instrmem_rd:0x1 ACTUAL: npc:0x3177 pc:0x3176 instrmem_rd:0x1 
# UVM_INFO @ 3920: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3920: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x2 pcoffset9:0x086 instruction:0xe486 npc_in:0x3177 
# UVM_INFO @ 3920: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3176 ir_var:0xe7d7 
# UVM_INFO @ 3920: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3176 ir_var:0xe7d7 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3176 ir_var:0xe7d7 
# UVM_INFO @ 3920: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3920: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x315e M_Data:0x308b IR_Exec:0xe1ea pcout:0x315e ACTUAL: sr1:0x7 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x315e M_Data:0x308b IR_Exec:0xe1ea pcout:0x315e 
# UVM_INFO @ 3920: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3920: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3235 VSR2:0x308b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3235 VSR2:0x308b enable_writeback_status:0x1 
# UVM_INFO @ 3920: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3920: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3920: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3920: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3920: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3930: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3930: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3179 pc:0x3178 instrmem_rd:0x1 ACTUAL: npc:0x3178 pc:0x3177 instrmem_rd:0x1 
# UVM_INFO @ 3930: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3930: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x004 instruction:0xe004 npc_in:0x3178 
# UVM_INFO @ 3930: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3177 ir_var:0xe486 
# UVM_INFO @ 3930: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3177 ir_var:0xe486 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3177 ir_var:0xe486 
# UVM_INFO @ 3930: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3930: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x314c M_Data:0x308b IR_Exec:0xe7d7 pcout:0x314c ACTUAL: sr1:0x7 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x314c M_Data:0x308b IR_Exec:0xe7d7 pcout:0x314c 
# UVM_INFO @ 3930: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3930: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3235 VSR2:0x308b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3235 VSR2:0x308b enable_writeback_status:0x1 
# UVM_INFO @ 3930: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3930: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3930: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3930: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3930: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3940: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3940: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x317a pc:0x3179 instrmem_rd:0x1 ACTUAL: npc:0x3179 pc:0x3178 instrmem_rd:0x1 
# UVM_INFO @ 3940: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3940: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x1d0 instruction:0xe3d0 npc_in:0x3179 
# UVM_INFO @ 3940: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3178 ir_var:0xe004 
# UVM_INFO @ 3940: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3178 ir_var:0xe004 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3178 ir_var:0xe004 
# UVM_INFO @ 3940: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3940: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31fc M_Data:0x315e IR_Exec:0xe486 pcout:0x31fc ACTUAL: sr1:0x2 sr2:0x0 dr:0x2 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31fc M_Data:0x315e IR_Exec:0xe486 pcout:0x31fc 
# UVM_INFO @ 3940: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3940: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3255 VSR2:0x315e enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3255 VSR2:0x315e enable_writeback_status:0x1 
# UVM_INFO @ 3940: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3940: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3940: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3940: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3940: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3950: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3950: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x317b pc:0x317a instrmem_rd:0x1 ACTUAL: npc:0x317a pc:0x3179 instrmem_rd:0x1 
# UVM_INFO @ 3950: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3950: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x19d instruction:0xe39d npc_in:0x317a 
# UVM_INFO @ 3950: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3179 ir_var:0xe3d0 
# UVM_INFO @ 3950: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3179 ir_var:0xe3d0 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3179 ir_var:0xe3d0 
# UVM_INFO @ 3950: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3950: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x317b M_Data:0x315e IR_Exec:0xe004 pcout:0x317b ACTUAL: sr1:0x0 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x317b M_Data:0x315e IR_Exec:0xe004 pcout:0x317b 
# UVM_INFO @ 3950: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3950: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x315e VSR2:0x315e enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x315e VSR2:0x315e enable_writeback_status:0x1 
# UVM_INFO @ 3950: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3950: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3950: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3950: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3950: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3960: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3960: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x317c pc:0x317b instrmem_rd:0x1 ACTUAL: npc:0x317b pc:0x317a instrmem_rd:0x1 
# UVM_INFO @ 3960: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3960: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x4 pcoffset9:0x1ad instruction:0xe9ad npc_in:0x317b 
# UVM_INFO @ 3960: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x317a ir_var:0xe39d 
# UVM_INFO @ 3960: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x317a ir_var:0xe39d ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x317a ir_var:0xe39d 
# UVM_INFO @ 3960: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3960: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3148 M_Data:0x315e IR_Exec:0xe3d0 pcout:0x3148 ACTUAL: sr1:0x7 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3148 M_Data:0x315e IR_Exec:0xe3d0 pcout:0x3148 
# UVM_INFO @ 3960: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3960: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3235 VSR2:0x315e enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3235 VSR2:0x315e enable_writeback_status:0x1 
# UVM_INFO @ 3960: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3960: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3960: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3960: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3960: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3970: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3970: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x317d pc:0x317c instrmem_rd:0x1 ACTUAL: npc:0x317c pc:0x317b instrmem_rd:0x1 
# UVM_INFO @ 3970: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3970: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x10d instruction:0xe70d npc_in:0x317c 
# UVM_INFO @ 3970: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x317b ir_var:0xe9ad 
# UVM_INFO @ 3970: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x317b ir_var:0xe9ad ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x317b ir_var:0xe9ad 
# UVM_INFO @ 3970: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3970: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3116 M_Data:0x317b IR_Exec:0xe39d pcout:0x3116 ACTUAL: sr1:0x6 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3116 M_Data:0x317b IR_Exec:0xe39d pcout:0x3116 
# UVM_INFO @ 3970: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3970: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3268 VSR2:0x317b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3268 VSR2:0x317b enable_writeback_status:0x1 
# UVM_INFO @ 3970: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3970: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3970: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3970: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3970: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3980: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3980: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x317e pc:0x317d instrmem_rd:0x1 ACTUAL: npc:0x317d pc:0x317c instrmem_rd:0x1 
# UVM_INFO @ 3980: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3980: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x075 instruction:0xec75 npc_in:0x317d 
# UVM_INFO @ 3980: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x317c ir_var:0xe70d 
# UVM_INFO @ 3980: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x317c ir_var:0xe70d ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x317c ir_var:0xe70d 
# UVM_INFO @ 3980: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3980: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3127 M_Data:0x317b IR_Exec:0xe9ad pcout:0x3127 ACTUAL: sr1:0x6 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3127 M_Data:0x317b IR_Exec:0xe9ad pcout:0x3127 
# UVM_INFO @ 3980: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3980: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3268 VSR2:0x317b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3268 VSR2:0x317b enable_writeback_status:0x1 
# UVM_INFO @ 3980: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3980: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3980: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3980: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3980: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 3990: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3990: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x317f pc:0x317e instrmem_rd:0x1 ACTUAL: npc:0x317e pc:0x317d instrmem_rd:0x1 
# UVM_INFO @ 3990: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3990: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x0 pcoffset9:0x0e7 instruction:0xe0e7 npc_in:0x317e 
# UVM_INFO @ 3990: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x317d ir_var:0xec75 
# UVM_INFO @ 3990: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x317d ir_var:0xec75 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x317d ir_var:0xec75 
# UVM_INFO @ 3990: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3990: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3088 M_Data:0x317b IR_Exec:0xe70d pcout:0x3088 ACTUAL: sr1:0x4 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3088 M_Data:0x317b IR_Exec:0xe70d pcout:0x3088 
# UVM_INFO @ 3990: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 3990: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3099 VSR2:0x317b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3099 VSR2:0x317b enable_writeback_status:0x1 
# UVM_INFO @ 3990: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3990: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 3990: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 3990: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 3990: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4000: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4000: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3180 pc:0x317f instrmem_rd:0x1 ACTUAL: npc:0x317f pc:0x317e instrmem_rd:0x1 
# UVM_INFO @ 4000: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4000: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x117 instruction:0xe717 npc_in:0x317f 
# UVM_INFO @ 4000: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x317e ir_var:0xe0e7 
# UVM_INFO @ 4000: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x317e ir_var:0xe0e7 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x317e ir_var:0xe0e7 
# UVM_INFO @ 4000: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4000: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x1 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31f1 M_Data:0x317b IR_Exec:0xec75 pcout:0x31f1 ACTUAL: sr1:0x1 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x31f1 M_Data:0x317b IR_Exec:0xec75 pcout:0x31f1 
# UVM_INFO @ 4000: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4000: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3116 VSR2:0x317b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3116 VSR2:0x317b enable_writeback_status:0x1 
# UVM_INFO @ 4000: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4000: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4000: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4000: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4000: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4010: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4010: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3181 pc:0x3180 instrmem_rd:0x1 ACTUAL: npc:0x3180 pc:0x317f instrmem_rd:0x1 
# UVM_INFO @ 4010: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4010: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x4 pcoffset9:0x1ac instruction:0xe9ac npc_in:0x3180 
# UVM_INFO @ 4010: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x317f ir_var:0xe717 
# UVM_INFO @ 4010: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x317f ir_var:0xe717 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x317f ir_var:0xe717 
# UVM_INFO @ 4010: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4010: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3264 M_Data:0x317b IR_Exec:0xe0e7 pcout:0x3264 ACTUAL: sr1:0x3 sr2:0x0 dr:0x0 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3264 M_Data:0x317b IR_Exec:0xe0e7 pcout:0x3264 
# UVM_INFO @ 4010: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4010: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3088 VSR2:0x317b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3088 VSR2:0x317b enable_writeback_status:0x1 
# UVM_INFO @ 4010: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4010: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4010: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4010: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4010: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4020: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4020: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3182 pc:0x3181 instrmem_rd:0x1 ACTUAL: npc:0x3181 pc:0x3180 instrmem_rd:0x1 
# UVM_INFO @ 4020: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4020: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x6 pcoffset9:0x1b9 instruction:0xedb9 npc_in:0x3181 
# UVM_INFO @ 4020: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3180 ir_var:0xe9ac 
# UVM_INFO @ 4020: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3180 ir_var:0xe9ac ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3180 ir_var:0xe9ac 
# UVM_INFO @ 4020: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4020: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3095 M_Data:0x317b IR_Exec:0xe717 pcout:0x3095 ACTUAL: sr1:0x4 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3095 M_Data:0x317b IR_Exec:0xe717 pcout:0x3095 
# UVM_INFO @ 4020: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4020: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3127 VSR2:0x317b enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3127 VSR2:0x317b enable_writeback_status:0x1 
# UVM_INFO @ 4020: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4020: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4020: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4020: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4020: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4030: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4030: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3183 pc:0x3182 instrmem_rd:0x1 ACTUAL: npc:0x3182 pc:0x3181 instrmem_rd:0x1 
# UVM_INFO @ 4030: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4030: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x7 pcoffset9:0x1f5 instruction:0xeff5 npc_in:0x3182 
# UVM_INFO @ 4030: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3181 ir_var:0xedb9 
# UVM_INFO @ 4030: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3181 ir_var:0xedb9 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3181 ir_var:0xedb9 
# UVM_INFO @ 4030: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4030: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x312b M_Data:0x3264 IR_Exec:0xe9ac pcout:0x312b ACTUAL: sr1:0x6 sr2:0x0 dr:0x4 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x312b M_Data:0x3264 IR_Exec:0xe9ac pcout:0x312b 
# UVM_INFO @ 4030: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4030: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x31f1 VSR2:0x3264 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x31f1 VSR2:0x3264 enable_writeback_status:0x1 
# UVM_INFO @ 4030: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4030: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4030: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4030: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4030: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4040: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4040: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3184 pc:0x3183 instrmem_rd:0x1 ACTUAL: npc:0x3183 pc:0x3182 instrmem_rd:0x1 
# UVM_INFO @ 4040: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4040: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x0cd instruction:0xe2cd npc_in:0x3183 
# UVM_INFO @ 4040: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3182 ir_var:0xeff5 
# UVM_INFO @ 4040: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3182 ir_var:0xeff5 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3182 ir_var:0xeff5 
# UVM_INFO @ 4040: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4040: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3139 M_Data:0x3264 IR_Exec:0xedb9 pcout:0x3139 ACTUAL: sr1:0x6 sr2:0x0 dr:0x6 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3139 M_Data:0x3264 IR_Exec:0xedb9 pcout:0x3139 
# UVM_INFO @ 4040: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4040: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x31f1 VSR2:0x3264 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x31f1 VSR2:0x3264 enable_writeback_status:0x1 
# UVM_INFO @ 4040: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4040: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4040: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4040: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4040: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4050: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4050: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3185 pc:0x3184 instrmem_rd:0x1 ACTUAL: npc:0x3184 pc:0x3183 instrmem_rd:0x1 
# UVM_INFO @ 4050: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4050: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x0be instruction:0xe2be npc_in:0x3184 
# UVM_INFO @ 4050: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3183 ir_var:0xe2cd 
# UVM_INFO @ 4050: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3183 ir_var:0xe2cd ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3183 ir_var:0xe2cd 
# UVM_INFO @ 4050: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4050: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x7 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3176 M_Data:0x3264 IR_Exec:0xeff5 pcout:0x3176 ACTUAL: sr1:0x7 sr2:0x0 dr:0x7 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3176 M_Data:0x3264 IR_Exec:0xeff5 pcout:0x3176 
# UVM_INFO @ 4050: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4050: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3235 VSR2:0x3264 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3235 VSR2:0x3264 enable_writeback_status:0x1 
# UVM_INFO @ 4050: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4050: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4050: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4050: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4050: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4060: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4060: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3186 pc:0x3185 instrmem_rd:0x1 ACTUAL: npc:0x3185 pc:0x3184 instrmem_rd:0x1 
# UVM_INFO @ 4060: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4060: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x3 pcoffset9:0x105 instruction:0xe705 npc_in:0x3185 
# UVM_INFO @ 4060: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3184 ir_var:0xe2be 
# UVM_INFO @ 4060: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3184 ir_var:0xe2be ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3184 ir_var:0xe2be 
# UVM_INFO @ 4060: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4060: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x3 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x324f M_Data:0x3264 IR_Exec:0xe2cd pcout:0x324f ACTUAL: sr1:0x3 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x324f M_Data:0x3264 IR_Exec:0xe2cd pcout:0x324f 
# UVM_INFO @ 4060: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4060: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3095 VSR2:0x3264 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3095 VSR2:0x3264 enable_writeback_status:0x1 
# UVM_INFO @ 4060: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4060: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4060: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4060: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4060: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4070: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4070: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3186 pc:0x3185 instrmem_rd:0x1 
# UVM_INFO @ 4070: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4070: uvm_test_top.environment.decode_env.pred [PRED]             Data: opcode:LEA dr:0x1 pcoffset9:0x180 instruction:0xe380 npc_in:0x3186 
# UVM_INFO @ 4070: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3185 ir_var:0xe705 
# UVM_INFO @ 4070: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3185 ir_var:0xe705 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3185 ir_var:0xe705 
# UVM_INFO @ 4070: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4070: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x2 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3241 M_Data:0x3264 IR_Exec:0xe2be pcout:0x3241 ACTUAL: sr1:0x2 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3241 M_Data:0x3264 IR_Exec:0xe2be pcout:0x3241 
# UVM_INFO @ 4070: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4070: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x31fc VSR2:0x3264 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x31fc VSR2:0x3264 enable_writeback_status:0x1 
# UVM_INFO @ 4070: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4070: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4070: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4070: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4070: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4080: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4080: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4080: uvm_test_top.environment.decode_env.agent_out.agent_out_monitor [DEC] Output trans: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3186 ir_var:0xe380 
# UVM_INFO @ 4080: uvm_test_top.environment.decode_env.scbd [SCBD] MATCH! - EXPECTED: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3186 ir_var:0xe380 ACTUAL: e_control_var:0x06 w_control_var:0x2 mem_control_var:0x0 npc_out_var:0x3186 ir_var:0xe380 
# UVM_INFO @ 4080: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4080: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x4 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3089 M_Data:0x3264 IR_Exec:0xe705 pcout:0x3089 ACTUAL: sr1:0x4 sr2:0x0 dr:0x3 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3089 M_Data:0x3264 IR_Exec:0xe705 pcout:0x3089 
# UVM_INFO @ 4080: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4080: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x312b VSR2:0x3264 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x312b VSR2:0x3264 enable_writeback_status:0x1 
# UVM_INFO @ 4080: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4080: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4080: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4080: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4080: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4090: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4090: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4090: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: sr1:0x6 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3105 M_Data:0x3264 IR_Exec:0xe380 pcout:0x3105 ACTUAL: sr1:0x6 sr2:0x0 dr:0x1 W_Control_out:0x2 Mem_Control_out:0x0 NZP:0x0 aluout:0x3105 M_Data:0x3264 IR_Exec:0xe380 pcout:0x3105 
# UVM_INFO @ 4090: uvm_test_top.environment.writeback_env.predictor [PRED] Transaction Received through from_in_agent
# UVM_INFO @ 4090: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3139 VSR2:0x3264 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3139 VSR2:0x3264 enable_writeback_status:0x1 
# UVM_INFO @ 4090: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4090: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4090: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4090: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4090: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4100: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4100: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4100: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] MATCH! - EXPECTED: psr:0x1 VSR1:0x3139 VSR2:0x3264 enable_writeback_status:0x0 ACTUAL: psr:0x1 VSR1:0x3139 VSR2:0x3264 enable_writeback_status:0x0 
# UVM_INFO @ 4100: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4100: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4100: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4100: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4100: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4110: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4110: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4110: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4110: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4110: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4110: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4110: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4120: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4120: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4120: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4120: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4120: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4120: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4120: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4130: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4130: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4130: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4130: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4130: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4130: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4130: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4140: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4140: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4140: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4140: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4140: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4140: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4140: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4150: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4150: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4150: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4150: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4150: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4150: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4150: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4160: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4160: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4160: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4160: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4160: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4160: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4160: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4170: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4170: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4170: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4170: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4170: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4170: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4170: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4180: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4180: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4180: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4180: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4180: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4180: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4180: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4190: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4190: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4190: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4190: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4190: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4190: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4190: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4200: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4200: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4200: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4200: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4200: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4200: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4200: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4210: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4210: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4210: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4210: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4210: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4210: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4210: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4220: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4220: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4220: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4220: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4220: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4220: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4220: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4230: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4230: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4230: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4230: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4230: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4230: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4230: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4240: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4240: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4240: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4240: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4240: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4240: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4240: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4250: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4250: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4250: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4250: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4250: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4250: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4250: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4260: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4260: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4260: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4260: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4260: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4260: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4260: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4270: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4270: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4270: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4270: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4270: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4270: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4270: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4280: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4280: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4280: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4280: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4280: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4280: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4280: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4290: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4290: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4290: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4290: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4290: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4290: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4290: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4300: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4300: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4300: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4300: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4300: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4300: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4300: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4310: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4310: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4310: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4310: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4310: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4310: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4310: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4320: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4320: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4320: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4320: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4320: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4320: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4320: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4330: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4330: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4330: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4330: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4330: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4330: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4330: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4340: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4340: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4340: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4340: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4340: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4340: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4340: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4350: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4350: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4350: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4350: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4350: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4350: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4350: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO @ 4360: uvm_test_top.environment.fetch_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x3187 pc:0x3186 instrmem_rd:0x1 ACTUAL: npc:0x3187 pc:0x3186 instrmem_rd:0x1 
# UVM_INFO @ 4360: uvm_test_top.environment.memaccess_env.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4360: uvm_test_top.environment.memaccess_env.scbd [SCBD] MATCH! - EXPECTED: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 ACTUAL: dmem_addr:0x0000 dmem_din:0x0000 mem_out:0x0000 dmem_rd:0x0 
# UVM_INFO @ 4360: uvm_test_top.environment.control_env.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 4360: uvm_test_top.environment.control_env.scoreboard [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x1 enable_writeback:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 ACTUAL: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 br_taken:0x0 
# UVM_INFO @ 4360: uvm_test_top.environment.imem_resp.imem_resp_coverage [COV] Received transaction
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 4360: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO @ 4360: uvm_test_top.environment.control_env.scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=432 MATCHES=432 MISMATCHES=0
# UVM_INFO @ 4360: uvm_test_top.environment.decode_env.scbd [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=389 MATCHES=389 MISMATCHES=0
# UVM_INFO @ 4360: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=389 MATCHES=389 MISMATCHES=0
# UVM_INFO @ 4360: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=435 MATCHES=435 MISMATCHES=0
# UVM_INFO @ 4360: uvm_test_top.environment.memaccess_env.scbd [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=432 MATCHES=432 MISMATCHES=0
# UVM_INFO @ 4360: uvm_test_top.environment.writeback_env.writeback_scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=389 MATCHES=389 MISMATCHES=0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO : 6156
# UVM_WARNING :   13
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [COV]   435
# [COVERAGE_MODEL_REVIEW]     8
# [DEC]   390
# [PRED]  2855
# [PREDICTOR_REVIEW]     4
# [Questa UVM]     2
# [RNTST]     1
# [SCBD]  2473
# [TEST_DONE]     1
# ** Note: $finish    : /mnt/apps/public/COE/mg_apps/questa2023.2_2/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 4360 ns  Iteration: 62  Instance: /hvl_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /mnt/apps/public/COE/mg_apps/questa2023.2_2/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Stopped at /mnt/apps/public/COE/mg_apps/questa2023.2_2/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
#  quit -f
# Saving coverage database on exit...
# Memory Statistics                         
#     mem: size after elab (VSZ)                 153.76 Mb
#     mem: size during sim (VSZ)                 153.76 Mb
# Elaboration Time                          
#    elab: wall time                               3.59 s
#    elab: cpu time                                2.43 s
# Simulation Time                           
#     sim: wall time                               0.93 s
#     sim: cpu time                                0.55 s
# Coverage Save Time                        
#    save: wall time                               1.14 s
#    save: cpu time                                0.22 s
# Total Time                                
#   total: wall time                               5.66 s
#   total: cpu time                                3.20 s
# HDL Simulation time                              4360 ns
# 
# End time: 06:06:49 on Dec 06,2023, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
make[1]: Leaving directory `/mnt/ncsudrive/r/rbthomas/_afs/bin/748/group17_p3/project_benches/lc3/sim'
