/*
 * Copyright (c) 2023-2024 Analog Devices, Inc.
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/dts-v1/;

#include <adi/max32/max32655.dtsi>
#include <adi/max32/max32655-pinctrl.dtsi>
#include <zephyr/dt-bindings/gpio/adi-max32-gpio.h>
#include <zephyr/dt-bindings/input/input-event-codes.h>

/ {
	leds {
		compatible = "gpio-leds";
		led1: led_1 {
			gpios = <&gpio0 24 GPIO_ACTIVE_LOW>;
			label = "Red LED";
			status = "disabled";
		};
		led2: led_2 {
			gpios = <&gpio0 25 GPIO_ACTIVE_LOW>;
			label = "Blue LED";
			status = "disabled";
		};
	};

	buttons {
		compatible = "gpio-keys";
		pb1: pb1 {
			gpios = <&gpio0 18 (GPIO_PULL_UP | GPIO_ACTIVE_LOW)>;
			label = "SW2";
			zephyr,code = <INPUT_KEY_0>;
			status = "disabled";
		};
		pb2: pb2 {
			gpios = <&gpio0 19 (GPIO_PULL_UP | GPIO_ACTIVE_LOW)>;
			label = "SW3";
			zephyr,code = <INPUT_KEY_1>;
			status = "disabled";
		};
		pb_wakeup: pb_wakeup {
			gpios = <&gpio3 1 (GPIO_PULL_UP | GPIO_ACTIVE_LOW
							| MAX32_GPIO_VSEL_VDDIOH)>;
			label = "Wakeup";
			zephyr,code = <INPUT_KEY_WAKEUP>;
			status = "disabled";
		};
	};

	/* These aliases are provided for compatibility with samples */
	aliases {
		led0 = &led1;
		led1 = &led2;
		sw0 = &pb1;
		sw1 = &pb2;
		watchdog0 = &wdt0;
		rtc = &rtc;
		spi-flash0 = &spi0_cs0_flash;
	};
};

&uart0 {
	pinctrl-0 = <&uart0a_tx_p0_1 &uart0a_rx_p0_0>;
	pinctrl-names = "default";
	current-speed = <115200>;
	data-bits = <8>;
	parity = "none";
};

&spi0_mosi_p0_5 {
	power-source = <MAX32_VSEL_VDDIOH>;
};

&spi0_miso_p0_6 {
	power-source = <MAX32_VSEL_VDDIOH>;
};

&spi0_sck_p0_7 {
	power-source = <MAX32_VSEL_VDDIOH>;
};

&spi0 {
	pinctrl-0 = <&spi0_mosi_p0_5 &spi0_miso_p0_6 &spi0_sck_p0_7>;
	pinctrl-names = "default";
	cs-gpios = <&gpio0 4 (GPIO_ACTIVE_LOW | MAX32_GPIO_VSEL_VDDIOH)>;

	spi0_cs0_flash: w25q128@0 {
		compatible = "jedec,spi-nor";
		/* 134217728 bits = 16 Mbytes */
		size = <0x8000000>;
		reg = <0>;
		spi-max-frequency = <10000000>;
		jedec-id = [ef 40 18];
		hold-gpios = <&gpio0 9 (GPIO_ACTIVE_LOW | MAX32_GPIO_VSEL_VDDIOH)>;
		wp-gpios = <&gpio0 8 (GPIO_ACTIVE_HIGH | MAX32_GPIO_VSEL_VDDIOH)>;
	};
};

&flash0 {
	partitions {
		compatible = "fixed-partitions";
		#address-cells = <1>;
		#size-cells = <1>;

		m4_partition: partition@10000000 {
			label = "image-m4";
			reg = <0x10000000 DT_SIZE_K(256)>;
		};
		rv32_partition: partition@10040000 {
			label = "image-rv32";
			reg = <0x10040000 DT_SIZE_K(256)>;
		};
	};
};
