Synopsys CPLD Technology Mapper, Version maplat, Build 923R, Built May  6 2014
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03LC 
@N: MF248 |Running in 64-bit mode.
@N:"d:\fpga_projects\fpga_simple_clock\clock_isplvr_prj\test01.v":50:0:50:5|Found counter in view:work.test01(verilog) inst sec[6:0]
@N: MO106 :"d:\fpga_projects\fpga_simple_clock\clock_isplvr_prj\bcd2seg0_9.v":9:4:9:7|Found ROM, 'sseg_h.SEG_buf[6:0]', 10 words by 7 bits 
@N: MO106 :"d:\fpga_projects\fpga_simple_clock\clock_isplvr_prj\bcd2seg0_9.v":9:4:9:7|Found ROM, 'sseg_m.SEG_buf[6:0]', 10 words by 7 bits 
---------------------------------------
Resource Usage Report

Simple gate primitives:
DFF             21 uses
DFFC            13 uses
IBUF            6 uses
OBUF            18 uses
AND2            179 uses
INV             89 uses
OR2             5 uses
XOR2            30 uses


@N: FC100 |Timing Report not generated for this device, please use place and route tools for timing analysis.
I-2014.03LC 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 39MB peak: 104MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Feb 18 09:40:35 2016

###########################################################]
