
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  93643                       # Simulator instruction rate (inst/s)
host_mem_usage                              201490008                       # Number of bytes of host memory used
host_op_rate                                   105855                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 49530.19                       # Real time elapsed on the host
host_tick_rate                               21453574                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4638144163                       # Number of instructions simulated
sim_ops                                    5243032350                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.062600                       # Number of seconds simulated
sim_ticks                                1062599534918                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   224                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2136826                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4273305                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     84.576961                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       163870424                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    193753030                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      3175210                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    431151837                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     25082458                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     25085960                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         3502                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       545239907                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        32323233                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          122                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         808626495                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        782339716                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      3173491                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          520518074                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     181123460                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     33037618                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    166552136                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   2638144162                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2995274896                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2526620477                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.185487                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.321793                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1655850942     65.54%     65.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    373376882     14.78%     80.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     94014625      3.72%     84.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     82668325      3.27%     87.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     53921835      2.13%     89.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     22756550      0.90%     90.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     32948987      1.30%     91.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     29958871      1.19%     92.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    181123460      7.17%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2526620477                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     29492796                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        2421233489                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             592285462                       # Number of loads committed
system.switch_cpus.commit.membars            36707836                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1680054734     56.09%     56.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     11051380      0.37%     56.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     56.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     61047834      2.04%     58.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     40379372      1.35%     59.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     16618532      0.55%     60.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     55062325      1.84%     62.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     66264389      2.21%     64.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      9272932      0.31%     64.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     57491043      1.92%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      3670667      0.12%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    592285462     19.77%     86.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    402076226     13.42%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2995274896                       # Class of committed instruction
system.switch_cpus.commit.refs              994361688                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         467618511                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          2638144162                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2995274896                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.965906                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.965906                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1923694422                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1741                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    163380932                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     3191454076                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        155169276                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         365145118                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        3185231                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          6741                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     101004848                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           545239907                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         337695562                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2205027264                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        780409                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             2851185742                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           61                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         6373900                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.213971                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    339984577                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    221276115                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.118902                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2548198897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.264971                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.616478                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1940915091     76.17%     76.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         66013458      2.59%     78.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         61653275      2.42%     81.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         75985831      2.98%     84.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         68516300      2.69%     86.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         27541221      1.08%     87.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         24990053      0.98%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         16261129      0.64%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        266322539     10.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2548198897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1426                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      3773655                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        532893041                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.220156                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1049671900                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          406958309                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        18463100                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     618496922                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     33154644                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        48624                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    410934872                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   3161738208                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     642713591                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      5150801                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    3109202601                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            655                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      60450765                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        3185231                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      60456301                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          710                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     15073055                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        16843                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     25819377                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     26211453                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      8858635                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        16843                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1697639                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      2076016                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        3105606723                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            3081345928                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.590828                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1834878306                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.209224                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             3082153928                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2957803825                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1851415372                       # number of integer regfile writes
system.switch_cpus.ipc                       1.035297                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.035297                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1719866566     55.22%     55.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     11051931      0.35%     55.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     55.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     64747590      2.08%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     40380795      1.30%     58.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     17497736      0.56%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     56845821      1.83%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     66264411      2.13%     63.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv     11100757      0.36%     63.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     71104275      2.28%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      3670667      0.12%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            4      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    642728912     20.64%     86.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    409093877     13.14%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3114353406                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            60732331                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019501                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         3814514      6.28%      6.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             53      0.00%      6.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      6.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      6.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      6.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt           190      0.00%      6.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      7925034     13.05%     19.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      4279031      7.05%     26.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            21      0.00%     26.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc      1814866      2.99%     29.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     29.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     29.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     29.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     29.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     29.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     29.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     29.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     29.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     29.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     29.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     29.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     29.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     29.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     29.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     29.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     29.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     29.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     29.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     29.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     29.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     29.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     29.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     29.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     29.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     29.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     29.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     29.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     29.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     29.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     29.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       21660148     35.66%     65.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      21238474     34.97%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2617540750                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   7745195556                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2571405445                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2649527953                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         3128583563                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        3114353406                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     33154645                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    166463272                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         2792                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       117026                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    347589477                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2548198897                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.222178                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.963540                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1523008793     59.77%     59.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    320405297     12.57%     72.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    197608127      7.75%     80.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    136792990      5.37%     85.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    131811614      5.17%     90.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     73863722      2.90%     93.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     90075071      3.53%     97.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     45728871      1.79%     98.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     28904412      1.13%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2548198897                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.222178                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      557544923                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads   1092445272                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    509940483                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    678689987                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     14916361                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     22027563                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    618496922                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    410934872                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      4748665356                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      380794963                       # number of misc regfile writes
system.switch_cpus.numCycles               2548200323                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        85492091                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    3283751831                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       16696228                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        201957096                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      225887447                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        237279                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    6050596918                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     3171518968                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   3512501606                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         419216080                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          96493                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        3185231                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     315657796                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        228749733                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   2961436110                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1522690601                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     45174093                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         519485785                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     33154771                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    788200995                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           5507321137                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          6345233018                       # The number of ROB writes
system.switch_cpus.timesIdled                      16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        644573048                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       413131355                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          353                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5788372                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1613                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11576744                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1613                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2134628                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1142357                       # Transaction distribution
system.membus.trans_dist::CleanEvict           994120                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2200                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2200                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2134628                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      3201394                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      3208739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6410133                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6410133                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    209678080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    210057600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    419735680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               419735680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2136828                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2136828    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2136828                       # Request fanout histogram
system.membus.reqLayer0.occupancy          7694572295                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          7705904923                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        20329887016                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5785987                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3333253                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           46                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4592256                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2385                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2385                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            46                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5785941                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          138                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17364978                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17365116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        11776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1021340416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1021352192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2137183                       # Total snoops (count)
system.tol2bus.snoopTraffic                 146221696                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7925555                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000248                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015748                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7923589     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1966      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7925555                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8481993504                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12068659710                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             95910                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    136601216                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         136603904                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     73074176                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       73074176                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1067197                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1067218                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       570892                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            570892                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    128553807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            128556337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      68769253                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            68769253                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      68769253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    128553807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           197325590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1141784.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   2127301.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000277656516                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        64616                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        64616                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            4017897                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1077918                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1067218                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    570892                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  2134436                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1141784                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  7093                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           157310                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           128772                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           128597                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           122287                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           122526                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           133485                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           123327                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           102495                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            88564                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            92822                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          136163                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          169392                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          183785                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          141204                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          140150                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          156464                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            77794                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            52684                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            57552                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            56968                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            59728                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            72062                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            64170                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            62624                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            54582                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            62319                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          105400                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           99000                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           94464                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           62022                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           66514                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           93870                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.21                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 50749014977                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               10636715000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            90636696227                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    23855.59                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               42605.59                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1102459                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 598455                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                51.82                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               52.41                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              2134436                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1141784                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1062492                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1062230                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   1305                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   1217                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     54                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     45                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 52039                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 52625                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 64340                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 64484                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 64637                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 64642                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 64642                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 64636                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 64635                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 64672                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 64774                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 64888                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 65009                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 65673                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 65453                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 64630                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 64617                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 64616                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   739                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    18                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1568181                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   133.417007                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   128.568022                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    43.374667                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        97887      6.24%      6.24% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1380366     88.02%     94.27% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        76144      4.86%     99.12% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        11238      0.72%     99.84% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         2053      0.13%     99.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          385      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895           73      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           13      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           22      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1568181                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        64616                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     32.922326                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    31.148909                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    10.805500                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7             18      0.03%      0.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11           254      0.39%      0.42% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15         1282      1.98%      2.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         3476      5.38%      7.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         6619     10.24%     18.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         8886     13.75%     31.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         9768     15.12%     46.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         9418     14.58%     61.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         7858     12.16%     73.63% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         6141      9.50%     83.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         4259      6.59%     89.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         2755      4.26%     93.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         1686      2.61%     96.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         1002      1.55%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          545      0.84%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67          322      0.50%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          167      0.26%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75           83      0.13%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79           40      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83           20      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87           11      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-99            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        64616                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        64616                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.669819                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.648463                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.854904                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           11961     18.51%     18.51% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             575      0.89%     19.40% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           50225     77.73%     97.13% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             579      0.90%     98.03% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            1251      1.94%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              19      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        64616                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             136149952                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 453952                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               73072192                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              136603904                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            73074176                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      128.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       68.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   128.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    68.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.54                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1062598122729                       # Total gap between requests
system.mem_ctrls0.avgGap                    648673.24                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    136147264                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     73072192                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2529.645375957586                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 128126598.521903529763                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 68767385.641326233745                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      2134394                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1141784                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1580278                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  90635115949                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24698047798036                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     37625.67                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     42464.10                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  21631103.43                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   52.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          5816800920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          3091699215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         7915004160                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        3331252620                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    367761511950                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     98343906240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      570140710545                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       536.552757                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 252275336471                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 774841738447                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          5380018560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          2859547680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         7274224860                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        2628698040                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    366753952590                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     99192778560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      567969755730                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       534.509697                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 254479226479                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 772637848439                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    136906880                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         136910080                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     73147520                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       73147520                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1069585                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1069610                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       571465                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            571465                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         3011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    128841464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            128844476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         3011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            3011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      68838276                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            68838276                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      68838276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         3011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    128841464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           197682752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1142930.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   2132052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000290825778                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        64663                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        64663                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            4025685                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1079046                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1069610                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    571465                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2139220                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1142930                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  7118                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           157354                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           131124                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           127350                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           122546                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           124157                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           135603                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           124628                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           103132                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            87633                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            90769                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          134382                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          168438                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          186040                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          142291                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          140824                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          155831                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            79456                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            53464                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            56010                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            56676                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            61432                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            73964                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            65564                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            62253                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            53052                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            60200                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          103784                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           98430                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           96092                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           61866                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           68344                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           92326                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.20                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 50823681232                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               10660510000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            90800593732                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    23837.36                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               42587.36                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1104853                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 599406                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                51.82                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               52.44                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2139220                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1142930                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1065027                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1064750                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   1090                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   1055                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     91                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     89                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 52213                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 52793                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 64376                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 64540                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 64682                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 64689                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 64691                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 64683                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 64678                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 64710                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 64840                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 64959                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 65100                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 65730                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 65466                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 64676                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 64663                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 64663                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   749                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1570749                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   133.439565                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   128.579344                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    43.486860                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        98017      6.24%      6.24% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1382629     88.02%     94.26% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        76086      4.84%     99.11% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        11431      0.73%     99.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         2109      0.13%     99.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767          372      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895           51      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           13      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           41      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1570749                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        64663                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     32.972488                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    31.179092                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    10.877488                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7             19      0.03%      0.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11           293      0.45%      0.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15         1261      1.95%      2.43% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         3550      5.49%      7.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         6414      9.92%     17.84% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         8831     13.66%     31.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         9896     15.30%     46.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         9425     14.58%     61.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         7973     12.33%     73.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         5933      9.18%     82.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         4252      6.58%     89.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         2838      4.39%     93.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         1686      2.61%     96.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         1048      1.62%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63          571      0.88%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67          321      0.50%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          166      0.26%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75          107      0.17%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79           38      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83           25      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87            6      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91            7      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-99            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        64663                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        64663                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.674915                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.653673                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.852771                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           11832     18.30%     18.30% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             572      0.88%     19.18% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           50372     77.90%     97.08% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             590      0.91%     97.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            1275      1.97%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              15      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        64663                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             136454528                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 455552                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               73146432                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              136910080                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            73147520                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      128.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       68.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   128.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    68.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.54                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1062598877499                       # Total gap between requests
system.mem_ctrls1.avgGap                    647501.72                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    136451328                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     73146432                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 3011.482590425698                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 128412749.597645789385                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 68837252.037424102426                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      2139170                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1142930                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1704064                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  90798889668                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24661877649078                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     34081.28                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     42445.85                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  21577767.36                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   52.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          5798001300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          3081699390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         7898325120                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        3309970680                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    367303591050                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     98729907360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      570002030340                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       536.422247                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 253278848689                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 773838226229                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          5417196540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          2879293065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         7324883160                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        2656035180                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    367395569100                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     98652473760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      568205986245                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       534.732011                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 253068140765                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 774048934153                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      3651544                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3651544                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      3651544                       # number of overall hits
system.l2.overall_hits::total                 3651544                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           46                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      2136782                       # number of demand (read+write) misses
system.l2.demand_misses::total                2136828                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           46                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      2136782                       # number of overall misses
system.l2.overall_misses::total               2136828                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4024050                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 200388936753                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     200392960803                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4024050                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 200388936753                       # number of overall miss cycles
system.l2.overall_miss_latency::total    200392960803                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      5788326                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5788372                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5788326                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5788372                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.369154                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.369159                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.369154                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.369159                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 87479.347826                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 93780.711721                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93780.576070                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 87479.347826                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 93780.711721                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93780.576070                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1142357                       # number of writebacks
system.l2.writebacks::total                   1142357                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           46                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      2136782                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2136828                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           46                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2136782                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2136828                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3631037                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 182111966528                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 182115597565                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3631037                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 182111966528                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 182115597565                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.369154                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.369159                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.369154                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.369159                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 78935.586957                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 85227.209200                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85227.073758                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 78935.586957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 85227.209200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85227.073758                       # average overall mshr miss latency
system.l2.replacements                        2137183                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2190896                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2190896                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2190896                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2190896                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           46                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               46                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           46                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           46                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          907                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           907                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          185                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   185                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         2200                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2200                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    196313175                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     196313175                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         2385                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2385                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.922432                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.922432                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 89233.261364                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89233.261364                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         2200                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2200                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    177513162                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    177513162                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.922432                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.922432                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 80687.800909                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80687.800909                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4024050                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4024050                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           46                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             46                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 87479.347826                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87479.347826                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           46                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           46                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3631037                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3631037                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 78935.586957                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78935.586957                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      3651359                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3651359                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      2134582                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2134582                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 200192623578                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 200192623578                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5785941                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5785941                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.368926                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.368926                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 93785.398536                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93785.398536                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2134582                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2134582                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 181934453366                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 181934453366                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.368926                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.368926                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 85231.887726                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85231.887726                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                    14174661                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2139231                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.626054                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.987346                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       124.913758                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.031392                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1920.067503                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001459                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.060993                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.937533                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          189                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1338                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          308                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          187                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 187359439                       # Number of tag accesses
system.l2.tags.data_accesses                187359439                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    937400465082                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1062599534918                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204423                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    337695495                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2337899918                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204423                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    337695495                       # number of overall hits
system.cpu.icache.overall_hits::total      2337899918                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          871                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           66                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            937                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          871                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           66                       # number of overall misses
system.cpu.icache.overall_misses::total           937                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5479380                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5479380                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5479380                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5479380                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205294                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    337695561                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2337900855                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205294                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    337695561                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2337900855                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 83020.909091                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5847.790822                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 83020.909091                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5847.790822                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          253                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    50.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          293                       # number of writebacks
system.cpu.icache.writebacks::total               293                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           20                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           46                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           46                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4082013                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4082013                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4082013                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4082013                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 88739.413043                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88739.413043                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 88739.413043                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88739.413043                       # average overall mshr miss latency
system.cpu.icache.replacements                    293                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204423                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    337695495                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2337899918                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          871                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           66                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           937                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5479380                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5479380                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205294                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    337695561                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2337900855                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 83020.909091                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5847.790822                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           46                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4082013                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4082013                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 88739.413043                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88739.413043                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.925462                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2337900835                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               917                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2549510.179935                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   599.571708                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    24.353755                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.960852                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.039028                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999881                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       91178134262                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      91178134262                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    674389091                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    922746249                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1597135340                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    674389091                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    922746249                       # number of overall hits
system.cpu.dcache.overall_hits::total      1597135340                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4692107                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     18748119                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       23440226                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4692107                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     18748119                       # number of overall misses
system.cpu.dcache.overall_misses::total      23440226                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 904530029309                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 904530029309                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 904530029309                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 904530029309                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    679081198                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    941494368                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1620575566                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    679081198                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    941494368                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1620575566                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006909                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.019913                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014464                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006909                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.019913                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014464                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 48246.441646                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38588.793014                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 48246.441646                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38588.793014                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        48305                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        39192                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               466                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             266                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   103.658798                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   147.338346                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4431100                       # number of writebacks
system.cpu.dcache.writebacks::total           4431100                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     12959908                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     12959908                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     12959908                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     12959908                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      5788211                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5788211                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      5788211                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5788211                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 240099191646                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 240099191646                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 240099191646                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 240099191646                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006148                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003572                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006148                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003572                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 41480.725503                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41480.725503                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 41480.725503                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41480.725503                       # average overall mshr miss latency
system.cpu.dcache.replacements               10480276                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    384345969                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    553718400                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       938064369                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3939840                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     18737139                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      22676979                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 903620952240                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 903620952240                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    388285809                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    572455539                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    960741348                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010147                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.032731                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023604                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 48226.196766                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39847.501391                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     12951307                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     12951307                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      5785832                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5785832                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 239898611310                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 239898611310                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010107                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006022                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 41463.113915                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41463.113915                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    290043122                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    369027849                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      659070971                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       752267                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10980                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       763247                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    909077069                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    909077069                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    290795389                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    369038829                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    659834218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002587                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000030                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001157                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 82793.904281                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  1191.065368                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         8601                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8601                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         2379                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2379                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    200580336                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    200580336                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 84312.877680                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84312.877680                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     22685143                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     33037372                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     55722515                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          331                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          430                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     23410797                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     23410797                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     22685242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     33037703                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     55722945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 70727.483384                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 54443.713953                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          216                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          216                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          115                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          115                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      1183446                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1183446                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10290.834783                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10290.834783                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     22685241                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     33037394                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     55722635                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     22685241                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     33037394                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     55722635                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999312                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1719061022                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10480532                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            164.024214                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   149.297666                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   106.701646                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.583194                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.416803                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       55435157204                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      55435157204                       # Number of data accesses

---------- End Simulation Statistics   ----------
