<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p735.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p735.sv</a>
time_elapsed: 0.088s
</pre>
<pre class="log">
user_time: 0.063348
system_time: 0.024259
ram_usage: 11812

%Warning-STMTDLY: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p735.sv.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p735.sv:32</a>: Unsupported: Ignoring delay on this delayed statement.
#delay out = in;
^
                  ... Use &#34;/* verilator lint_off STMTDLY */&#34; and lint_on around source to disable this message.
%Warning-MULTITOP: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p735.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p735.sv:11</a>: Multiple top level modules
                                                                                                                        : ... Suggest see manual; fix the duplicates, or use --top-module to select top.
                                                                                                                        : ... Top module &#39;top&#39;
module top;
       ^~~
                                                                                                                        : ... Top module &#39;tb2&#39;
module tb2;
       ^~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p735.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p735.sv:1</a>: Input/output/inout declaration not found for port: &#39;addr&#39;
module my_mem (addr, data);
               ^~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p735.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p735.sv:1</a>: Input/output/inout declaration not found for port: &#39;data&#39;
module my_mem (addr, data);
                     ^~~~
%Warning-IMPLICIT: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p735.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p735.sv:7</a>: Signal definition not found, creating implicitly: &#39;addr&#39;
my_mem #(12, 16) m(addr,data);
                   ^~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p735.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p735.sv:7</a>: Pin not found: &#39;__pinNumber1&#39;
my_mem #(12, 16) m(addr,data);
                   ^~~~
%Warning-IMPLICIT: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p735.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p735.sv:7</a>: Signal definition not found, creating implicitly: &#39;data&#39;
my_mem #(12, 16) m(addr,data);
                        ^~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p735.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p735.sv:7</a>: Pin not found: &#39;__pinNumber2&#39;
my_mem #(12, 16) m(addr,data);
                        ^~~~
%Error: Exiting due to 4 error(s)
        ... See the manual and http://www.veripool.org/verilator for more assistance.

</pre>
</body>