<stg><name>rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2</name>


<trans_list>

<trans id="552" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %nbi = alloca i32 1

]]></Node>
<StgValue><ssdm name="nbi"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %pc_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pc_V_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %reg_file = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %reg_file_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %reg_file_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %reg_file_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %reg_file_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_4"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %reg_file_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_5"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %reg_file_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_6"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %reg_file_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_7"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %reg_file_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_8"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %reg_file_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_9"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %reg_file_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_10"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %reg_file_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_11"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %reg_file_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_12"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %reg_file_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_13"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %reg_file_14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_14"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:17 %reg_file_15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_15"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:18 %reg_file_16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_16"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:19 %reg_file_17 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_17"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:20 %reg_file_18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_18"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:21 %reg_file_19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_19"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:22 %reg_file_20 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_20"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:23 %reg_file_21 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_21"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:24 %reg_file_22 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_22"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:25 %reg_file_23 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_23"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:26 %reg_file_24 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_24"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:27 %reg_file_25 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_25"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:28 %reg_file_26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_26"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:29 %reg_file_27 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_27"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:30 %reg_file_28 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_28"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:31 %reg_file_29 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_29"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:32 %reg_file_30 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_30"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:33 %reg_file_31 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_file_31"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:34 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %data_ram, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:35 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %code_ram, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_ram, void @empty_5, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code_ram, void @empty_5, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:38 %reg_file_31_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_31_reload

]]></Node>
<StgValue><ssdm name="reg_file_31_reload_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:39 %reg_file_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_reload

]]></Node>
<StgValue><ssdm name="reg_file_reload_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:40 %reg_file_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_1_reload

]]></Node>
<StgValue><ssdm name="reg_file_1_reload_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:41 %reg_file_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_2_reload

]]></Node>
<StgValue><ssdm name="reg_file_2_reload_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:42 %reg_file_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_3_reload

]]></Node>
<StgValue><ssdm name="reg_file_3_reload_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:43 %reg_file_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_4_reload

]]></Node>
<StgValue><ssdm name="reg_file_4_reload_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:44 %reg_file_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_5_reload

]]></Node>
<StgValue><ssdm name="reg_file_5_reload_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:45 %reg_file_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_6_reload

]]></Node>
<StgValue><ssdm name="reg_file_6_reload_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:46 %reg_file_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_7_reload

]]></Node>
<StgValue><ssdm name="reg_file_7_reload_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:47 %reg_file_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_8_reload

]]></Node>
<StgValue><ssdm name="reg_file_8_reload_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:48 %reg_file_9_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_9_reload

]]></Node>
<StgValue><ssdm name="reg_file_9_reload_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:49 %reg_file_10_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_10_reload

]]></Node>
<StgValue><ssdm name="reg_file_10_reload_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:50 %reg_file_11_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_11_reload

]]></Node>
<StgValue><ssdm name="reg_file_11_reload_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:51 %reg_file_12_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_12_reload

]]></Node>
<StgValue><ssdm name="reg_file_12_reload_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:52 %reg_file_13_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_13_reload

]]></Node>
<StgValue><ssdm name="reg_file_13_reload_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:53 %reg_file_14_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_14_reload

]]></Node>
<StgValue><ssdm name="reg_file_14_reload_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:54 %reg_file_15_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_15_reload

]]></Node>
<StgValue><ssdm name="reg_file_15_reload_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:55 %reg_file_16_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_16_reload

]]></Node>
<StgValue><ssdm name="reg_file_16_reload_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:56 %reg_file_17_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_17_reload

]]></Node>
<StgValue><ssdm name="reg_file_17_reload_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:57 %reg_file_18_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_18_reload

]]></Node>
<StgValue><ssdm name="reg_file_18_reload_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:58 %reg_file_19_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_19_reload

]]></Node>
<StgValue><ssdm name="reg_file_19_reload_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:59 %reg_file_20_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_20_reload

]]></Node>
<StgValue><ssdm name="reg_file_20_reload_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:60 %reg_file_21_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_21_reload

]]></Node>
<StgValue><ssdm name="reg_file_21_reload_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:61 %reg_file_22_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_22_reload

]]></Node>
<StgValue><ssdm name="reg_file_22_reload_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:62 %reg_file_23_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_23_reload

]]></Node>
<StgValue><ssdm name="reg_file_23_reload_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:63 %reg_file_24_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_24_reload

]]></Node>
<StgValue><ssdm name="reg_file_24_reload_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:64 %reg_file_25_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_25_reload

]]></Node>
<StgValue><ssdm name="reg_file_25_reload_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:65 %pc_V_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %pc_V

]]></Node>
<StgValue><ssdm name="pc_V_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:66 %reg_file_30_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_30_reload

]]></Node>
<StgValue><ssdm name="reg_file_30_reload_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:67 %reg_file_29_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_29_reload

]]></Node>
<StgValue><ssdm name="reg_file_29_reload_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:68 %reg_file_28_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_28_reload

]]></Node>
<StgValue><ssdm name="reg_file_28_reload_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:69 %reg_file_27_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_27_reload

]]></Node>
<StgValue><ssdm name="reg_file_27_reload_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:70 %reg_file_26_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_file_26_reload

]]></Node>
<StgValue><ssdm name="reg_file_26_reload_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:71 %store_ln0 = store i32 %reg_file_26_reload_read, i32 %reg_file_31

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:72 %store_ln0 = store i32 %reg_file_27_reload_read, i32 %reg_file_30

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:73 %store_ln0 = store i32 %reg_file_28_reload_read, i32 %reg_file_29

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:74 %store_ln0 = store i32 %reg_file_29_reload_read, i32 %reg_file_28

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:75 %store_ln0 = store i32 %reg_file_30_reload_read, i32 %reg_file_27

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:76 %store_ln0 = store i32 %reg_file_25_reload_read, i32 %reg_file_26

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:77 %store_ln0 = store i32 %reg_file_24_reload_read, i32 %reg_file_25

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:78 %store_ln0 = store i32 %reg_file_23_reload_read, i32 %reg_file_24

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:79 %store_ln0 = store i32 %reg_file_22_reload_read, i32 %reg_file_23

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:80 %store_ln0 = store i32 %reg_file_21_reload_read, i32 %reg_file_22

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:81 %store_ln0 = store i32 %reg_file_20_reload_read, i32 %reg_file_21

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:82 %store_ln0 = store i32 %reg_file_19_reload_read, i32 %reg_file_20

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:83 %store_ln0 = store i32 %reg_file_18_reload_read, i32 %reg_file_19

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:84 %store_ln0 = store i32 %reg_file_17_reload_read, i32 %reg_file_18

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:85 %store_ln0 = store i32 %reg_file_16_reload_read, i32 %reg_file_17

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:86 %store_ln0 = store i32 %reg_file_15_reload_read, i32 %reg_file_16

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:87 %store_ln0 = store i32 %reg_file_14_reload_read, i32 %reg_file_15

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:88 %store_ln0 = store i32 %reg_file_13_reload_read, i32 %reg_file_14

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:89 %store_ln0 = store i32 %reg_file_12_reload_read, i32 %reg_file_13

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:90 %store_ln0 = store i32 %reg_file_11_reload_read, i32 %reg_file_12

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:91 %store_ln0 = store i32 %reg_file_10_reload_read, i32 %reg_file_11

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:92 %store_ln0 = store i32 %reg_file_9_reload_read, i32 %reg_file_10

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:93 %store_ln0 = store i32 %reg_file_8_reload_read, i32 %reg_file_9

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:94 %store_ln0 = store i32 %reg_file_7_reload_read, i32 %reg_file_8

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:95 %store_ln0 = store i32 %reg_file_6_reload_read, i32 %reg_file_7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:96 %store_ln0 = store i32 %reg_file_5_reload_read, i32 %reg_file_6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:97 %store_ln0 = store i32 %reg_file_4_reload_read, i32 %reg_file_5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:98 %store_ln0 = store i32 %reg_file_3_reload_read, i32 %reg_file_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:99 %store_ln0 = store i32 %reg_file_2_reload_read, i32 %reg_file_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:100 %store_ln0 = store i32 %reg_file_1_reload_read, i32 %reg_file_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:101 %store_ln0 = store i32 %reg_file_reload_read, i32 %reg_file_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:102 %store_ln0 = store i32 %reg_file_31_reload_read, i32 %reg_file

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:103 %store_ln0 = store i16 %pc_V_read, i16 %pc_V_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:104 %store_ln0 = store i32 1, i32 %nbi

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:105 %br_ln0 = br void %do.cond

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
do.cond:0 %pc_V_2 = load i16 %pc_V_1

]]></Node>
<StgValue><ssdm name="pc_V_2"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="16">
<![CDATA[
do.cond:3 %zext_ln587 = zext i16 %pc_V_2

]]></Node>
<StgValue><ssdm name="zext_ln587"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
do.cond:4 %code_ram_addr = getelementptr i32 %code_ram, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="code_ram_addr"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="16">
<![CDATA[
do.cond:5 %instruction = load i16 %code_ram_addr

]]></Node>
<StgValue><ssdm name="instruction"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
do.cond:1 %specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 7, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln46"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
do.cond:2 %specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln40"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="16">
<![CDATA[
do.cond:5 %instruction = load i16 %code_ram_addr

]]></Node>
<StgValue><ssdm name="instruction"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.cond:6 %d_i_opcode_V = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="d_i_opcode_V"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.cond:7 %d_i_rd_V = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction, i32 7, i32 11

]]></Node>
<StgValue><ssdm name="d_i_rd_V"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.cond:8 %d_i_func3_V = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %instruction, i32 12, i32 14

]]></Node>
<StgValue><ssdm name="d_i_func3_V"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.cond:9 %d_i_rs1_V = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction, i32 15, i32 19

]]></Node>
<StgValue><ssdm name="d_i_rs1_V"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.cond:10 %d_i_rs2_V = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction, i32 20, i32 24

]]></Node>
<StgValue><ssdm name="d_i_rs2_V"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
do.cond:11 %f7_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction, i32 30

]]></Node>
<StgValue><ssdm name="f7_6"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
do.cond:12 %d_i_is_load_V = icmp_eq  i5 %d_i_opcode_V, i5 0

]]></Node>
<StgValue><ssdm name="d_i_is_load_V"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
do.cond:13 %d_i_is_store_V = icmp_eq  i5 %d_i_opcode_V, i5 8

]]></Node>
<StgValue><ssdm name="d_i_is_store_V"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
do.cond:14 %d_i_is_jalr_V = icmp_eq  i5 %d_i_opcode_V, i5 25

]]></Node>
<StgValue><ssdm name="d_i_is_jalr_V"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
do.cond:15 %d_i_is_lui_V = icmp_eq  i5 %d_i_opcode_V, i5 13

]]></Node>
<StgValue><ssdm name="d_i_is_lui_V"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
do.cond:16 %d_i_is_op_imm_V = icmp_eq  i5 %d_i_opcode_V, i5 4

]]></Node>
<StgValue><ssdm name="d_i_is_op_imm_V"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.cond:17 %opch = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %instruction, i32 5, i32 6

]]></Node>
<StgValue><ssdm name="opch"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
do.cond:18 %opcl_V = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %instruction, i32 2, i32 4

]]></Node>
<StgValue><ssdm name="opcl_V"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
do.cond:19 %switch_ln58 = switch i2 %opch, void %sw.bb5.i, i2 0, void %sw.bb.i, i2 1, void %sw.bb1.i, i2 2, void %type.exit

]]></Node>
<StgValue><ssdm name="switch_ln58"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
sw.bb1.i:0 %switch_ln17 = switch i3 %opcl_V, void %type.exit, i3 0, void %sw.bb1.i.type.exit_crit_edge, i3 5, void %sw.bb5.i11.i, i3 4, void %sw.bb4.i10.i

]]></Node>
<StgValue><ssdm name="switch_ln17"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="1"/>
<literal name="opcl_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
sw.bb4.i10.i:0 %br_ln22 = br void %type.exit

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="1"/>
<literal name="opcl_V" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
sw.bb5.i11.i:0 %br_ln23 = br void %type.exit

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="1"/>
<literal name="opcl_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
sw.bb1.i.type.exit_crit_edge:0 %br_ln17 = br void %type.exit

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
sw.bb.i:0 %switch_ln4 = switch i3 %opcl_V, void %type.exit, i3 0, void %sw.bb.i.type.exit_crit_edge, i3 5, void %sw.bb5.i.i, i3 4, void %sw.bb.i.type.exit_crit_edge1

]]></Node>
<StgValue><ssdm name="switch_ln4"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="0"/>
<literal name="opcl_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i.type.exit_crit_edge1:0 %br_ln4 = br void %type.exit

]]></Node>
<StgValue><ssdm name="br_ln4"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="0"/>
<literal name="opcl_V" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
sw.bb5.i.i:0 %br_ln10 = br void %type.exit

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="0"/>
<literal name="opcl_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i.type.exit_crit_edge:0 %br_ln4 = br void %type.exit

]]></Node>
<StgValue><ssdm name="br_ln4"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
sw.bb5.i:0 %switch_ln43 = switch i3 %opcl_V, void %sw.bb7.i33.i, i3 0, void %sw.bb5.i.type.exit_crit_edge, i3 1, void %type.exit, i3 2, void %sw.bb2.i28.i, i3 3, void %sw.bb3.i29.i, i3 4, void %sw.bb4.i30.i, i3 5, void %sw.bb5.i31.i, i3 6, void %sw.bb6.i32.i

]]></Node>
<StgValue><ssdm name="switch_ln43"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="-1"/>
<literal name="opcl_V" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
sw.bb6.i32.i:0 %br_ln50 = br void %type.exit

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="-1"/>
<literal name="opcl_V" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
sw.bb5.i31.i:0 %br_ln49 = br void %type.exit

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="-1"/>
<literal name="opcl_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
sw.bb4.i30.i:0 %br_ln48 = br void %type.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="-1"/>
<literal name="opcl_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
sw.bb3.i29.i:0 %br_ln47 = br void %type.exit

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="-1"/>
<literal name="opcl_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
sw.bb2.i28.i:0 %br_ln46 = br void %type.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="-1"/>
<literal name="opcl_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
sw.bb5.i.type.exit_crit_edge:0 %br_ln43 = br void %type.exit

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch" val="-1"/>
<literal name="opcl_V" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
sw.bb7.i33.i:0 %br_ln51 = br void %type.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0" op_16_bw="3" op_17_bw="0" op_18_bw="3" op_19_bw="0" op_20_bw="3" op_21_bw="0" op_22_bw="3" op_23_bw="0" op_24_bw="3" op_25_bw="0" op_26_bw="3" op_27_bw="0" op_28_bw="3" op_29_bw="0" op_30_bw="3" op_31_bw="0" op_32_bw="3" op_33_bw="0">
<![CDATA[
type.exit:0 %d_i_type_V = phi i3 5, void %sw.bb5.i.i, i3 2, void %sw.bb.i.type.exit_crit_edge, i3 2, void %sw.bb.i.type.exit_crit_edge1, i3 5, void %sw.bb5.i11.i, i3 1, void %sw.bb4.i10.i, i3 3, void %sw.bb1.i.type.exit_crit_edge, i3 7, void %sw.bb7.i33.i, i3 7, void %sw.bb6.i32.i, i3 7, void %sw.bb5.i31.i, i3 7, void %sw.bb4.i30.i, i3 6, void %sw.bb3.i29.i, i3 7, void %sw.bb2.i28.i, i3 4, void %sw.bb5.i.type.exit_crit_edge, i3 7, void %sw.bb.i, i3 7, void %sw.bb1.i, i3 2, void %sw.bb5.i, i3 7, void %do.cond

]]></Node>
<StgValue><ssdm name="d_i_type_V"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
type.exit:1 %d_i_is_r_type_V = icmp_eq  i3 %d_i_type_V, i3 1

]]></Node>
<StgValue><ssdm name="d_i_is_r_type_V"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
type.exit:2 %d_imm_inst_31_V = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction, i32 31

]]></Node>
<StgValue><ssdm name="d_imm_inst_31_V"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
type.exit:3 %d_imm_inst_20_V = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction, i32 20

]]></Node>
<StgValue><ssdm name="d_imm_inst_20_V"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
type.exit:4 %d_imm_inst_11_8_V = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %instruction, i32 8, i32 11

]]></Node>
<StgValue><ssdm name="d_imm_inst_11_8_V"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
type.exit:5 %d_imm_inst_7_V = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction, i32 7

]]></Node>
<StgValue><ssdm name="d_imm_inst_7_V"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
type.exit:6 %switch_ln34 = switch i3 %d_i_type_V, void %decode_immediate.exit, i3 6, void %sw.bb35.i, i3 5, void %sw.bb31.i, i3 2, void %sw.bb17.i, i3 3, void %sw.bb21.i, i3 4, void %sw.bb26.i

]]></Node>
<StgValue><ssdm name="switch_ln34"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb26.i:0 %tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %instruction, i32 25, i32 30

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="4">
<![CDATA[
sw.bb26.i:1 %ret_V_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i6.i4, i1 %d_imm_inst_31_V, i1 %d_imm_inst_7_V, i6 %tmp_4, i4 %d_imm_inst_11_8_V

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="20" op_0_bw="12">
<![CDATA[
sw.bb26.i:2 %sext_ln75_2 = sext i12 %ret_V_4

]]></Node>
<StgValue><ssdm name="sext_ln75_2"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
sw.bb26.i:3 %br_ln39 = br void %decode_immediate.exit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb21.i:0 %tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %instruction, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
sw.bb21.i:1 %ret_V_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %tmp_2, i5 %d_i_rd_V

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="20" op_0_bw="12">
<![CDATA[
sw.bb21.i:2 %sext_ln75_1 = sext i12 %ret_V_3

]]></Node>
<StgValue><ssdm name="sext_ln75_1"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
sw.bb21.i:3 %br_ln38 = br void %decode_immediate.exit

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb17.i:0 %ret_V = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %instruction, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="20" op_0_bw="12">
<![CDATA[
sw.bb17.i:1 %sext_ln75 = sext i12 %ret_V

]]></Node>
<StgValue><ssdm name="sext_ln75"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
sw.bb17.i:2 %br_ln37 = br void %decode_immediate.exit

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb31.i:0 %ret_V_5 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %instruction, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
sw.bb31.i:1 %br_ln40 = br void %decode_immediate.exit

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb35.i:0 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %instruction, i32 12, i32 19

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb35.i:1 %tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %instruction, i32 21, i32 30

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="20" op_0_bw="20" op_1_bw="1" op_2_bw="8" op_3_bw="1" op_4_bw="10">
<![CDATA[
sw.bb35.i:2 %ret_V_6 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i8.i1.i10, i1 %d_imm_inst_31_V, i8 %tmp, i1 %d_imm_inst_20_V, i10 %tmp_1

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
sw.bb35.i:3 %br_ln41 = br void %decode_immediate.exit

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
decode_immediate.exit:1 %reg_file_load = load i32 %reg_file

]]></Node>
<StgValue><ssdm name="reg_file_load"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
decode_immediate.exit:2 %reg_file_1_load = load i32 %reg_file_1

]]></Node>
<StgValue><ssdm name="reg_file_1_load"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
decode_immediate.exit:3 %reg_file_2_load = load i32 %reg_file_2

]]></Node>
<StgValue><ssdm name="reg_file_2_load"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
decode_immediate.exit:4 %reg_file_3_load = load i32 %reg_file_3

]]></Node>
<StgValue><ssdm name="reg_file_3_load"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
decode_immediate.exit:5 %reg_file_4_load = load i32 %reg_file_4

]]></Node>
<StgValue><ssdm name="reg_file_4_load"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
decode_immediate.exit:6 %reg_file_5_load = load i32 %reg_file_5

]]></Node>
<StgValue><ssdm name="reg_file_5_load"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
decode_immediate.exit:7 %reg_file_6_load = load i32 %reg_file_6

]]></Node>
<StgValue><ssdm name="reg_file_6_load"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
decode_immediate.exit:8 %reg_file_7_load = load i32 %reg_file_7

]]></Node>
<StgValue><ssdm name="reg_file_7_load"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
decode_immediate.exit:9 %reg_file_8_load = load i32 %reg_file_8

]]></Node>
<StgValue><ssdm name="reg_file_8_load"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
decode_immediate.exit:10 %reg_file_9_load = load i32 %reg_file_9

]]></Node>
<StgValue><ssdm name="reg_file_9_load"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
decode_immediate.exit:11 %reg_file_10_load = load i32 %reg_file_10

]]></Node>
<StgValue><ssdm name="reg_file_10_load"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
decode_immediate.exit:12 %reg_file_11_load = load i32 %reg_file_11

]]></Node>
<StgValue><ssdm name="reg_file_11_load"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
decode_immediate.exit:13 %reg_file_12_load = load i32 %reg_file_12

]]></Node>
<StgValue><ssdm name="reg_file_12_load"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
decode_immediate.exit:14 %reg_file_13_load = load i32 %reg_file_13

]]></Node>
<StgValue><ssdm name="reg_file_13_load"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
decode_immediate.exit:15 %reg_file_14_load = load i32 %reg_file_14

]]></Node>
<StgValue><ssdm name="reg_file_14_load"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
decode_immediate.exit:16 %reg_file_15_load = load i32 %reg_file_15

]]></Node>
<StgValue><ssdm name="reg_file_15_load"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
decode_immediate.exit:17 %reg_file_16_load = load i32 %reg_file_16

]]></Node>
<StgValue><ssdm name="reg_file_16_load"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
decode_immediate.exit:18 %reg_file_17_load = load i32 %reg_file_17

]]></Node>
<StgValue><ssdm name="reg_file_17_load"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
decode_immediate.exit:19 %reg_file_18_load = load i32 %reg_file_18

]]></Node>
<StgValue><ssdm name="reg_file_18_load"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
decode_immediate.exit:20 %reg_file_19_load = load i32 %reg_file_19

]]></Node>
<StgValue><ssdm name="reg_file_19_load"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
decode_immediate.exit:21 %reg_file_20_load = load i32 %reg_file_20

]]></Node>
<StgValue><ssdm name="reg_file_20_load"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
decode_immediate.exit:22 %reg_file_21_load = load i32 %reg_file_21

]]></Node>
<StgValue><ssdm name="reg_file_21_load"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
decode_immediate.exit:23 %reg_file_22_load = load i32 %reg_file_22

]]></Node>
<StgValue><ssdm name="reg_file_22_load"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
decode_immediate.exit:24 %reg_file_23_load = load i32 %reg_file_23

]]></Node>
<StgValue><ssdm name="reg_file_23_load"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
decode_immediate.exit:25 %reg_file_24_load = load i32 %reg_file_24

]]></Node>
<StgValue><ssdm name="reg_file_24_load"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
decode_immediate.exit:26 %reg_file_25_load = load i32 %reg_file_25

]]></Node>
<StgValue><ssdm name="reg_file_25_load"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
decode_immediate.exit:27 %reg_file_26_load = load i32 %reg_file_26

]]></Node>
<StgValue><ssdm name="reg_file_26_load"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
decode_immediate.exit:28 %reg_file_27_load = load i32 %reg_file_27

]]></Node>
<StgValue><ssdm name="reg_file_27_load"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
decode_immediate.exit:29 %reg_file_28_load = load i32 %reg_file_28

]]></Node>
<StgValue><ssdm name="reg_file_28_load"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
decode_immediate.exit:30 %reg_file_29_load = load i32 %reg_file_29

]]></Node>
<StgValue><ssdm name="reg_file_29_load"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
decode_immediate.exit:31 %reg_file_30_load = load i32 %reg_file_30

]]></Node>
<StgValue><ssdm name="reg_file_30_load"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
decode_immediate.exit:32 %reg_file_31_load = load i32 %reg_file_31

]]></Node>
<StgValue><ssdm name="reg_file_31_load"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="5">
<![CDATA[
decode_immediate.exit:34 %rv1 = mux i32 @_ssdm_op_Mux.ap_auto.32i32.i5, i32 %reg_file_27_load, i32 %reg_file_28_load, i32 %reg_file_29_load, i32 %reg_file_30_load, i32 %reg_file_31_load, i32 %reg_file_26_load, i32 %reg_file_25_load, i32 %reg_file_24_load, i32 %reg_file_23_load, i32 %reg_file_22_load, i32 %reg_file_21_load, i32 %reg_file_20_load, i32 %reg_file_19_load, i32 %reg_file_18_load, i32 %reg_file_17_load, i32 %reg_file_16_load, i32 %reg_file_15_load, i32 %reg_file_14_load, i32 %reg_file_13_load, i32 %reg_file_12_load, i32 %reg_file_11_load, i32 %reg_file_10_load, i32 %reg_file_9_load, i32 %reg_file_8_load, i32 %reg_file_7_load, i32 %reg_file_6_load, i32 %reg_file_5_load, i32 %reg_file_4_load, i32 %reg_file_3_load, i32 %reg_file_2_load, i32 %reg_file_1_load, i32 %reg_file_load, i5 %d_i_rs1_V

]]></Node>
<StgValue><ssdm name="rv1"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="18" op_0_bw="32">
<![CDATA[
decode_immediate.exit:35 %trunc_ln251 = trunc i32 %rv1

]]></Node>
<StgValue><ssdm name="trunc_ln251"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="5">
<![CDATA[
decode_immediate.exit:36 %rv2 = mux i32 @_ssdm_op_Mux.ap_auto.32i32.i5, i32 %reg_file_27_load, i32 %reg_file_28_load, i32 %reg_file_29_load, i32 %reg_file_30_load, i32 %reg_file_31_load, i32 %reg_file_26_load, i32 %reg_file_25_load, i32 %reg_file_24_load, i32 %reg_file_23_load, i32 %reg_file_22_load, i32 %reg_file_21_load, i32 %reg_file_20_load, i32 %reg_file_19_load, i32 %reg_file_18_load, i32 %reg_file_17_load, i32 %reg_file_16_load, i32 %reg_file_15_load, i32 %reg_file_14_load, i32 %reg_file_13_load, i32 %reg_file_12_load, i32 %reg_file_11_load, i32 %reg_file_10_load, i32 %reg_file_9_load, i32 %reg_file_8_load, i32 %reg_file_7_load, i32 %reg_file_6_load, i32 %reg_file_5_load, i32 %reg_file_4_load, i32 %reg_file_3_load, i32 %reg_file_2_load, i32 %reg_file_1_load, i32 %reg_file_load, i5 %d_i_rs2_V

]]></Node>
<StgValue><ssdm name="rv2"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0" op_4_bw="20" op_5_bw="0" op_6_bw="20" op_7_bw="0" op_8_bw="20" op_9_bw="0" op_10_bw="20" op_11_bw="0">
<![CDATA[
decode_immediate.exit:0 %d_i_imm_V_6 = phi i20 %ret_V_6, void %sw.bb35.i, i20 %ret_V_5, void %sw.bb31.i, i20 %sext_ln75_2, void %sw.bb26.i, i20 %sext_ln75_1, void %sw.bb21.i, i20 %sext_ln75, void %sw.bb17.i, i20 0, void %type.exit

]]></Node>
<StgValue><ssdm name="d_i_imm_V_6"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
decode_immediate.exit:33 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %data_ram

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="20">
<![CDATA[
decode_immediate.exit:37 %sext_ln85 = sext i20 %d_i_imm_V_6

]]></Node>
<StgValue><ssdm name="sext_ln85"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
decode_immediate.exit:38 %imm12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %d_i_imm_V_6, i12 0

]]></Node>
<StgValue><ssdm name="imm12"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
decode_immediate.exit:39 %r_V = shl i16 %pc_V_2, i16 2

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_lui_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="16">
<![CDATA[
decode_immediate.exit:40 %zext_ln114 = zext i16 %r_V

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
decode_immediate.exit:41 %npc4 = add i16 %r_V, i16 4

]]></Node>
<StgValue><ssdm name="npc4"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
decode_immediate.exit:42 %switch_ln89 = switch i3 %d_i_type_V, void %compute_result.exit, i3 1, void %sw.bb.i203, i3 2, void %sw.bb3.i209, i3 3, void %sw.bb25.i, i3 4, void %sw.bb30.i_ifconv, i3 5, void %sw.bb34.i, i3 6, void %sw.bb43.i

]]></Node>
<StgValue><ssdm name="switch_ln89"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="16">
<![CDATA[
sw.bb43.i:0 %zext_ln117 = zext i16 %npc4

]]></Node>
<StgValue><ssdm name="zext_ln117"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
sw.bb43.i:1 %br_ln118 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-3"/>
<literal name="d_i_is_lui_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb34.i:0 %result_2 = add i32 %imm12, i32 %zext_ln114

]]></Node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb34.i:1 %select_ln111 = select i1 %d_i_is_lui_V, i32 %imm12, i32 %result_2

]]></Node>
<StgValue><ssdm name="select_ln111"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
sw.bb34.i:2 %br_ln0 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb30.i_ifconv:0 %icmp_ln39 = icmp_ult  i32 %rv1, i32 %rv2

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb30.i_ifconv:1 %xor_ln39 = xor i1 %icmp_ln39, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln39"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb30.i_ifconv:2 %icmp_ln32 = icmp_eq  i32 %rv1, i32 %rv2

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb30.i_ifconv:3 %icmp_ln33 = icmp_ne  i32 %rv1, i32 %rv2

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb30.i_ifconv:4 %icmp_ln36 = icmp_slt  i32 %rv1, i32 %rv2

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb30.i_ifconv:5 %icmp_ln37 = icmp_slt  i32 %rv1, i32 %rv2

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb30.i_ifconv:6 %xor_ln37 = xor i1 %icmp_ln37, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln37"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb30.i_ifconv:7 %icmp_ln38 = icmp_ult  i32 %rv1, i32 %rv2

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
sw.bb30.i_ifconv:8 %icmp_ln31 = icmp_eq  i3 %d_i_func3_V, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
sw.bb30.i_ifconv:9 %icmp_ln31_1 = icmp_eq  i3 %d_i_func3_V, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln31_1"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
sw.bb30.i_ifconv:10 %icmp_ln31_2 = icmp_eq  i3 %d_i_func3_V, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln31_2"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
sw.bb30.i_ifconv:11 %select_ln31 = select i1 %icmp_ln31_2, i1 %icmp_ln36, i1 %xor_ln37

]]></Node>
<StgValue><ssdm name="select_ln31"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb30.i_ifconv:12 %or_ln31 = or i1 %icmp_ln31_2, i1 %icmp_ln31_1

]]></Node>
<StgValue><ssdm name="or_ln31"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
sw.bb30.i_ifconv:13 %select_ln31_1 = select i1 %icmp_ln31, i1 %icmp_ln38, i1 %xor_ln39

]]></Node>
<StgValue><ssdm name="select_ln31_1"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
sw.bb30.i_ifconv:14 %select_ln31_2 = select i1 %or_ln31, i1 %select_ln31, i1 %select_ln31_1

]]></Node>
<StgValue><ssdm name="select_ln31_2"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
sw.bb30.i_ifconv:15 %icmp_ln31_3 = icmp_ne  i3 %d_i_func3_V, i3 2

]]></Node>
<StgValue><ssdm name="icmp_ln31_3"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
sw.bb30.i_ifconv:16 %icmp_ln31_4 = icmp_ne  i3 %d_i_func3_V, i3 3

]]></Node>
<StgValue><ssdm name="icmp_ln31_4"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb30.i_ifconv:17 %and_ln31 = and i1 %icmp_ln31_4, i1 %icmp_ln31_3

]]></Node>
<StgValue><ssdm name="and_ln31"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb30.i_ifconv:18 %and_ln31_1 = and i1 %and_ln31, i1 %select_ln31_2

]]></Node>
<StgValue><ssdm name="and_ln31_1"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
sw.bb30.i_ifconv:19 %icmp_ln31_5 = icmp_eq  i3 %d_i_func3_V, i3 1

]]></Node>
<StgValue><ssdm name="icmp_ln31_5"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
sw.bb30.i_ifconv:20 %select_ln31_3 = select i1 %icmp_ln31_5, i1 %icmp_ln33, i1 %and_ln31_1

]]></Node>
<StgValue><ssdm name="select_ln31_3"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
sw.bb30.i_ifconv:21 %icmp_ln31_6 = icmp_eq  i3 %d_i_func3_V, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln31_6"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
sw.bb30.i_ifconv:22 %result_1 = select i1 %icmp_ln31_6, i1 %icmp_ln32, i1 %select_ln31_3

]]></Node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="1">
<![CDATA[
sw.bb30.i_ifconv:23 %zext_ln108 = zext i1 %result_1

]]></Node>
<StgValue><ssdm name="zext_ln108"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
sw.bb30.i_ifconv:24 %br_ln109 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb25.i:0 %result = add i32 %rv1, i32 %sext_ln85

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
sw.bb25.i:1 %br_ln105 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb3.i209:0 %br_ln94 = br i1 %d_i_is_jalr_V, void %if.else.i, void %if.then.i210

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
<literal name="d_i_is_jalr_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i:0 %br_ln96 = br i1 %d_i_is_load_V, void %if.else13.i, void %if.then9.i211

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
<literal name="d_i_is_jalr_V" val="0"/>
<literal name="d_i_is_load_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else13.i:0 %br_ln98 = br i1 %d_i_is_op_imm_V, void %compute_result.exit, void %if.then16.i

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
<literal name="d_i_is_jalr_V" val="0"/>
<literal name="d_i_is_load_V" val="0"/>
<literal name="d_i_is_op_imm_V" val="1"/>
<literal name="d_i_is_r_type_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="5" op_0_bw="20">
<![CDATA[
if.then16.i:0 %shift_V_3 = trunc i20 %d_i_imm_V_6

]]></Node>
<StgValue><ssdm name="shift_V_3"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
<literal name="d_i_is_jalr_V" val="0"/>
<literal name="d_i_is_load_V" val="0"/>
<literal name="d_i_is_op_imm_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
if.then16.i:1 %shift_V_5 = select i1 %d_i_is_r_type_V, i5 %shift_V_3, i5 %d_i_rs2_V

]]></Node>
<StgValue><ssdm name="shift_V_5"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
<literal name="d_i_is_jalr_V" val="0"/>
<literal name="d_i_is_load_V" val="0"/>
<literal name="d_i_is_op_imm_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then16.i:2 %switch_ln54 = switch i3 %d_i_func3_V, void %sw.bb30.i42.i, i3 0, void %sw.bb.i20.i, i3 1, void %sw.bb11.i24.i, i3 2, void %sw.bb13.i27.i, i3 3, void %sw.bb14.i30.i, i3 4, void %sw.bb17.i32.i, i3 5, void %sw.bb18.i38.i, i3 6, void %sw.bb29.i40.i

]]></Node>
<StgValue><ssdm name="switch_ln54"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
<literal name="d_i_is_jalr_V" val="0"/>
<literal name="d_i_is_load_V" val="0"/>
<literal name="d_i_is_op_imm_V" val="1"/>
<literal name="d_i_func3_V" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb29.i40.i:0 %result_28 = or i32 %rv1, i32 %sext_ln85

]]></Node>
<StgValue><ssdm name="result_28"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
<literal name="d_i_is_jalr_V" val="0"/>
<literal name="d_i_is_load_V" val="0"/>
<literal name="d_i_is_op_imm_V" val="1"/>
<literal name="d_i_func3_V" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
sw.bb29.i40.i:1 %br_ln74 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
<literal name="d_i_is_jalr_V" val="0"/>
<literal name="d_i_is_load_V" val="0"/>
<literal name="d_i_is_op_imm_V" val="1"/>
<literal name="d_i_func3_V" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="5">
<![CDATA[
sw.bb18.i38.i:0 %zext_ln69_1 = zext i5 %shift_V_5

]]></Node>
<StgValue><ssdm name="zext_ln69_1"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
<literal name="d_i_is_jalr_V" val="0"/>
<literal name="d_i_is_load_V" val="0"/>
<literal name="d_i_is_op_imm_V" val="1"/>
<literal name="d_i_func3_V" val="-3"/>
<literal name="f7_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb18.i38.i:1 %result_25 = ashr i32 %rv1, i32 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="result_25"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
<literal name="d_i_is_jalr_V" val="0"/>
<literal name="d_i_is_load_V" val="0"/>
<literal name="d_i_is_op_imm_V" val="1"/>
<literal name="d_i_func3_V" val="-3"/>
<literal name="f7_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb18.i38.i:2 %result_26 = lshr i32 %rv1, i32 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="result_26"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
<literal name="d_i_is_jalr_V" val="0"/>
<literal name="d_i_is_load_V" val="0"/>
<literal name="d_i_is_op_imm_V" val="1"/>
<literal name="d_i_func3_V" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb18.i38.i:3 %result_27 = select i1 %f7_6, i32 %result_25, i32 %result_26

]]></Node>
<StgValue><ssdm name="result_27"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
<literal name="d_i_is_jalr_V" val="0"/>
<literal name="d_i_is_load_V" val="0"/>
<literal name="d_i_is_op_imm_V" val="1"/>
<literal name="d_i_func3_V" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
sw.bb18.i38.i:4 %br_ln72 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
<literal name="d_i_is_jalr_V" val="0"/>
<literal name="d_i_is_load_V" val="0"/>
<literal name="d_i_is_op_imm_V" val="1"/>
<literal name="d_i_func3_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb17.i32.i:0 %result_24 = xor i32 %rv1, i32 %sext_ln85

]]></Node>
<StgValue><ssdm name="result_24"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
<literal name="d_i_is_jalr_V" val="0"/>
<literal name="d_i_is_load_V" val="0"/>
<literal name="d_i_is_op_imm_V" val="1"/>
<literal name="d_i_func3_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
sw.bb17.i32.i:1 %br_ln67 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
<literal name="d_i_is_jalr_V" val="0"/>
<literal name="d_i_is_load_V" val="0"/>
<literal name="d_i_is_op_imm_V" val="1"/>
<literal name="d_i_func3_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb14.i30.i:0 %result_23 = icmp_ugt  i32 %sext_ln85, i32 %rv1

]]></Node>
<StgValue><ssdm name="result_23"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
<literal name="d_i_is_jalr_V" val="0"/>
<literal name="d_i_is_load_V" val="0"/>
<literal name="d_i_is_op_imm_V" val="1"/>
<literal name="d_i_func3_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="1">
<![CDATA[
sw.bb14.i30.i:1 %zext_ln64_1 = zext i1 %result_23

]]></Node>
<StgValue><ssdm name="zext_ln64_1"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
<literal name="d_i_is_jalr_V" val="0"/>
<literal name="d_i_is_load_V" val="0"/>
<literal name="d_i_is_op_imm_V" val="1"/>
<literal name="d_i_func3_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
sw.bb14.i30.i:2 %br_ln65 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
<literal name="d_i_is_jalr_V" val="0"/>
<literal name="d_i_is_load_V" val="0"/>
<literal name="d_i_is_op_imm_V" val="1"/>
<literal name="d_i_func3_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb13.i27.i:0 %result_22 = icmp_sgt  i32 %sext_ln85, i32 %rv1

]]></Node>
<StgValue><ssdm name="result_22"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
<literal name="d_i_is_jalr_V" val="0"/>
<literal name="d_i_is_load_V" val="0"/>
<literal name="d_i_is_op_imm_V" val="1"/>
<literal name="d_i_func3_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="1">
<![CDATA[
sw.bb13.i27.i:1 %zext_ln62_1 = zext i1 %result_22

]]></Node>
<StgValue><ssdm name="zext_ln62_1"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
<literal name="d_i_is_jalr_V" val="0"/>
<literal name="d_i_is_load_V" val="0"/>
<literal name="d_i_is_op_imm_V" val="1"/>
<literal name="d_i_func3_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
sw.bb13.i27.i:2 %br_ln63 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
<literal name="d_i_is_jalr_V" val="0"/>
<literal name="d_i_is_load_V" val="0"/>
<literal name="d_i_is_op_imm_V" val="1"/>
<literal name="d_i_func3_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="5">
<![CDATA[
sw.bb11.i24.i:0 %zext_ln60_1 = zext i5 %shift_V_5

]]></Node>
<StgValue><ssdm name="zext_ln60_1"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
<literal name="d_i_is_jalr_V" val="0"/>
<literal name="d_i_is_load_V" val="0"/>
<literal name="d_i_is_op_imm_V" val="1"/>
<literal name="d_i_func3_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb11.i24.i:1 %result_21 = shl i32 %rv1, i32 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="result_21"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
<literal name="d_i_is_jalr_V" val="0"/>
<literal name="d_i_is_load_V" val="0"/>
<literal name="d_i_is_op_imm_V" val="1"/>
<literal name="d_i_func3_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
sw.bb11.i24.i:2 %br_ln61 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
<literal name="d_i_is_jalr_V" val="0"/>
<literal name="d_i_is_load_V" val="0"/>
<literal name="d_i_is_op_imm_V" val="1"/>
<literal name="d_i_func3_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb.i20.i:0 %and_ln55_1 = and i1 %d_i_is_r_type_V, i1 %f7_6

]]></Node>
<StgValue><ssdm name="and_ln55_1"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
<literal name="d_i_is_jalr_V" val="0"/>
<literal name="d_i_is_load_V" val="0"/>
<literal name="d_i_is_op_imm_V" val="1"/>
<literal name="d_i_func3_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb.i20.i:1 %result_18 = sub i32 %rv1, i32 %sext_ln85

]]></Node>
<StgValue><ssdm name="result_18"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
<literal name="d_i_is_jalr_V" val="0"/>
<literal name="d_i_is_load_V" val="0"/>
<literal name="d_i_is_op_imm_V" val="1"/>
<literal name="d_i_func3_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb.i20.i:2 %result_19 = add i32 %rv1, i32 %sext_ln85

]]></Node>
<StgValue><ssdm name="result_19"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
<literal name="d_i_is_jalr_V" val="0"/>
<literal name="d_i_is_load_V" val="0"/>
<literal name="d_i_is_op_imm_V" val="1"/>
<literal name="d_i_func3_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb.i20.i:3 %result_20 = select i1 %and_ln55_1, i32 %result_18, i32 %result_19

]]></Node>
<StgValue><ssdm name="result_20"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
<literal name="d_i_is_jalr_V" val="0"/>
<literal name="d_i_is_load_V" val="0"/>
<literal name="d_i_is_op_imm_V" val="1"/>
<literal name="d_i_func3_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i20.i:4 %br_ln59 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
<literal name="d_i_is_jalr_V" val="0"/>
<literal name="d_i_is_load_V" val="0"/>
<literal name="d_i_is_op_imm_V" val="1"/>
<literal name="d_i_func3_V" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb30.i42.i:0 %result_17 = and i32 %rv1, i32 %sext_ln85

]]></Node>
<StgValue><ssdm name="result_17"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
<literal name="d_i_is_jalr_V" val="0"/>
<literal name="d_i_is_load_V" val="0"/>
<literal name="d_i_is_op_imm_V" val="1"/>
<literal name="d_i_func3_V" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
sw.bb30.i42.i:1 %br_ln76 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
<literal name="d_i_is_jalr_V" val="0"/>
<literal name="d_i_is_load_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then9.i211:0 %result_16 = add i32 %rv1, i32 %sext_ln85

]]></Node>
<StgValue><ssdm name="result_16"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
<literal name="d_i_is_jalr_V" val="0"/>
<literal name="d_i_is_load_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
if.then9.i211:1 %br_ln97 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
<literal name="d_i_is_jalr_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="16">
<![CDATA[
if.then.i210:0 %zext_ln95 = zext i16 %npc4

]]></Node>
<StgValue><ssdm name="zext_ln95"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
<literal name="d_i_is_jalr_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
if.then.i210:1 %br_ln95 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="1"/>
<literal name="d_i_is_r_type_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="5" op_0_bw="32">
<![CDATA[
sw.bb.i203:0 %shift_V = trunc i32 %rv2

]]></Node>
<StgValue><ssdm name="shift_V"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
sw.bb.i203:1 %shift_V_2 = select i1 %d_i_is_r_type_V, i5 %shift_V, i5 %d_i_rs2_V

]]></Node>
<StgValue><ssdm name="shift_V_2"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
sw.bb.i203:2 %switch_ln54 = switch i3 %d_i_func3_V, void %sw.bb30.i.i208, i3 0, void %sw.bb.i.i205, i3 1, void %sw.bb11.i.i, i3 2, void %sw.bb13.i.i, i3 3, void %sw.bb14.i.i, i3 4, void %sw.bb17.i.i, i3 5, void %sw.bb18.i.i, i3 6, void %sw.bb29.i.i207

]]></Node>
<StgValue><ssdm name="switch_ln54"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="1"/>
<literal name="d_i_func3_V" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb29.i.i207:0 %result_15 = or i32 %rv2, i32 %rv1

]]></Node>
<StgValue><ssdm name="result_15"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="1"/>
<literal name="d_i_func3_V" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0">
<![CDATA[
sw.bb29.i.i207:1 %br_ln74 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="1"/>
<literal name="d_i_func3_V" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="5">
<![CDATA[
sw.bb18.i.i:0 %zext_ln69 = zext i5 %shift_V_2

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="1"/>
<literal name="d_i_func3_V" val="-3"/>
<literal name="f7_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb18.i.i:1 %result_12 = ashr i32 %rv1, i32 %zext_ln69

]]></Node>
<StgValue><ssdm name="result_12"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="1"/>
<literal name="d_i_func3_V" val="-3"/>
<literal name="f7_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb18.i.i:2 %result_13 = lshr i32 %rv1, i32 %zext_ln69

]]></Node>
<StgValue><ssdm name="result_13"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="1"/>
<literal name="d_i_func3_V" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb18.i.i:3 %result_14 = select i1 %f7_6, i32 %result_12, i32 %result_13

]]></Node>
<StgValue><ssdm name="result_14"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="1"/>
<literal name="d_i_func3_V" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
sw.bb18.i.i:4 %br_ln72 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="1"/>
<literal name="d_i_func3_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb17.i.i:0 %result_11 = xor i32 %rv2, i32 %rv1

]]></Node>
<StgValue><ssdm name="result_11"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="1"/>
<literal name="d_i_func3_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0">
<![CDATA[
sw.bb17.i.i:1 %br_ln67 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="1"/>
<literal name="d_i_func3_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb14.i.i:0 %result_10 = icmp_ult  i32 %rv1, i32 %rv2

]]></Node>
<StgValue><ssdm name="result_10"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="1"/>
<literal name="d_i_func3_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="1">
<![CDATA[
sw.bb14.i.i:1 %zext_ln64 = zext i1 %result_10

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="1"/>
<literal name="d_i_func3_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
sw.bb14.i.i:2 %br_ln65 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="1"/>
<literal name="d_i_func3_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb13.i.i:0 %result_9 = icmp_slt  i32 %rv1, i32 %rv2

]]></Node>
<StgValue><ssdm name="result_9"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="1"/>
<literal name="d_i_func3_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="1">
<![CDATA[
sw.bb13.i.i:1 %zext_ln62 = zext i1 %result_9

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="1"/>
<literal name="d_i_func3_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
sw.bb13.i.i:2 %br_ln63 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="1"/>
<literal name="d_i_func3_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="5">
<![CDATA[
sw.bb11.i.i:0 %zext_ln60 = zext i5 %shift_V_2

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="1"/>
<literal name="d_i_func3_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb11.i.i:1 %result_8 = shl i32 %rv1, i32 %zext_ln60

]]></Node>
<StgValue><ssdm name="result_8"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="1"/>
<literal name="d_i_func3_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0">
<![CDATA[
sw.bb11.i.i:2 %br_ln61 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="1"/>
<literal name="d_i_func3_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb.i.i205:0 %and_ln55 = and i1 %d_i_is_r_type_V, i1 %f7_6

]]></Node>
<StgValue><ssdm name="and_ln55"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="1"/>
<literal name="d_i_func3_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb.i.i205:1 %result_5 = sub i32 %rv1, i32 %rv2

]]></Node>
<StgValue><ssdm name="result_5"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="1"/>
<literal name="d_i_func3_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb.i.i205:2 %result_6 = add i32 %rv2, i32 %rv1

]]></Node>
<StgValue><ssdm name="result_6"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="1"/>
<literal name="d_i_func3_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb.i.i205:3 %result_7 = select i1 %and_ln55, i32 %result_5, i32 %result_6

]]></Node>
<StgValue><ssdm name="result_7"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="1"/>
<literal name="d_i_func3_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i.i205:4 %br_ln59 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="1"/>
<literal name="d_i_func3_V" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb30.i.i208:0 %result_4 = and i32 %rv2, i32 %rv1

]]></Node>
<StgValue><ssdm name="result_4"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="1"/>
<literal name="d_i_func3_V" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
sw.bb30.i.i208:1 %br_ln76 = br void %compute_result.exit

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="315" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0">
<![CDATA[
compute_result.exit:0 %result_29 = phi i32 %select_ln111, void %sw.bb34.i, i32 %zext_ln117, void %sw.bb43.i, i32 %zext_ln108, void %sw.bb30.i_ifconv, i32 %result, void %sw.bb25.i, i32 %zext_ln95, void %if.then.i210, i32 %result_16, void %if.then9.i211, i32 %result_4, void %sw.bb30.i.i208, i32 %result_15, void %sw.bb29.i.i207, i32 %result_14, void %sw.bb18.i.i, i32 %result_11, void %sw.bb17.i.i, i32 %zext_ln64, void %sw.bb14.i.i, i32 %zext_ln62, void %sw.bb13.i.i, i32 %result_8, void %sw.bb11.i.i, i32 %result_7, void %sw.bb.i.i205, i32 %result_17, void %sw.bb30.i42.i, i32 %result_28, void %sw.bb29.i40.i, i32 %result_27, void %sw.bb18.i38.i, i32 %result_24, void %sw.bb17.i32.i, i32 %zext_ln64_1, void %sw.bb14.i30.i, i32 %zext_ln62_1, void %sw.bb13.i27.i, i32 %result_21, void %sw.bb11.i24.i, i32 %result_20, void %sw.bb.i20.i, i32 0, void %decode_immediate.exit, i32 0, void %if.else13.i

]]></Node>
<StgValue><ssdm name="result_29"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="2" op_0_bw="32">
<![CDATA[
compute_result.exit:1 %a01 = trunc i32 %result_29

]]></Node>
<StgValue><ssdm name="a01"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
compute_result.exit:2 %br_ln256 = br i1 %d_i_is_store_V, void %if.end.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:0 %msize_V = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %instruction, i32 12, i32 13

]]></Node>
<StgValue><ssdm name="msize_V"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:1 %r_V_4 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %result_29, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="32">
<![CDATA[
if.then.i:2 %rv2_0 = trunc i32 %rv2

]]></Node>
<StgValue><ssdm name="rv2_0"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="32">
<![CDATA[
if.then.i:3 %rv2_01 = trunc i32 %rv2

]]></Node>
<StgValue><ssdm name="rv2_01"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then.i:4 %switch_ln231 = switch i2 %msize_V, void %_ZL9mem_storePi7ap_uintILi18EEiS0_ILi2EE.exit.i, i2 0, void %sw.bb.i.i194, i2 1, void %sw.bb4.i.i195, i2 2, void %sw.bb6.i.i196

]]></Node>
<StgValue><ssdm name="switch_ln231"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store_V" val="1"/>
<literal name="msize_V" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="16">
<![CDATA[
sw.bb6.i.i196:0 %zext_ln587_1 = zext i16 %r_V_4

]]></Node>
<StgValue><ssdm name="zext_ln587_1"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store_V" val="1"/>
<literal name="msize_V" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb6.i.i196:1 %data_ram_addr_2 = getelementptr i32 %data_ram, i64 0, i64 %zext_ln587_1

]]></Node>
<StgValue><ssdm name="data_ram_addr_2"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store_V" val="1"/>
<literal name="msize_V" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="4">
<![CDATA[
sw.bb6.i.i196:2 %store_ln239 = store void @_ssdm_op_Write.bram.i32, i16 %data_ram_addr_2, i32 %rv2, i4 15

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store_V" val="1"/>
<literal name="msize_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="16">
<![CDATA[
sw.bb4.i.i195:0 %zext_ln236 = zext i16 %rv2_01

]]></Node>
<StgValue><ssdm name="zext_ln236"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store_V" val="1"/>
<literal name="msize_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb4.i.i195:1 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_29, i32 1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store_V" val="1"/>
<literal name="msize_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
sw.bb4.i.i195:2 %and_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp_8, i1 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store_V" val="1"/>
<literal name="msize_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="4" op_0_bw="2">
<![CDATA[
sw.bb4.i.i195:3 %zext_ln236_1 = zext i2 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln236_1"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store_V" val="1"/>
<literal name="msize_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb4.i.i195:4 %shl_ln236 = shl i4 3, i4 %zext_ln236_1

]]></Node>
<StgValue><ssdm name="shl_ln236"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store_V" val="1"/>
<literal name="msize_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
sw.bb4.i.i195:5 %shl_ln236_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %tmp_8, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln236_1"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store_V" val="1"/>
<literal name="msize_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="5">
<![CDATA[
sw.bb4.i.i195:6 %zext_ln236_2 = zext i5 %shl_ln236_1

]]></Node>
<StgValue><ssdm name="zext_ln236_2"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store_V" val="1"/>
<literal name="msize_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb4.i.i195:7 %shl_ln236_2 = shl i32 %zext_ln236, i32 %zext_ln236_2

]]></Node>
<StgValue><ssdm name="shl_ln236_2"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store_V" val="1"/>
<literal name="msize_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="16">
<![CDATA[
sw.bb4.i.i195:8 %zext_ln236_3 = zext i16 %r_V_4

]]></Node>
<StgValue><ssdm name="zext_ln236_3"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store_V" val="1"/>
<literal name="msize_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb4.i.i195:9 %data_ram_addr_1 = getelementptr i32 %data_ram, i64 0, i64 %zext_ln236_3

]]></Node>
<StgValue><ssdm name="data_ram_addr_1"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store_V" val="1"/>
<literal name="msize_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="4">
<![CDATA[
sw.bb4.i.i195:10 %store_ln236 = store void @_ssdm_op_Write.bram.p0i32, i16 %data_ram_addr_1, i32 %shl_ln236_2, i4 %shl_ln236

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store_V" val="1"/>
<literal name="msize_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="8">
<![CDATA[
sw.bb.i.i194:0 %zext_ln233 = zext i8 %rv2_0

]]></Node>
<StgValue><ssdm name="zext_ln233"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store_V" val="1"/>
<literal name="msize_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="4" op_0_bw="2">
<![CDATA[
sw.bb.i.i194:1 %zext_ln233_1 = zext i2 %a01

]]></Node>
<StgValue><ssdm name="zext_ln233_1"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store_V" val="1"/>
<literal name="msize_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
sw.bb.i.i194:2 %shl_ln233 = shl i4 1, i4 %zext_ln233_1

]]></Node>
<StgValue><ssdm name="shl_ln233"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store_V" val="1"/>
<literal name="msize_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
sw.bb.i.i194:3 %shl_ln233_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %a01, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln233_1"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store_V" val="1"/>
<literal name="msize_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="5">
<![CDATA[
sw.bb.i.i194:4 %zext_ln233_2 = zext i5 %shl_ln233_1

]]></Node>
<StgValue><ssdm name="zext_ln233_2"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store_V" val="1"/>
<literal name="msize_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb.i.i194:5 %shl_ln233_2 = shl i32 %zext_ln233, i32 %zext_ln233_2

]]></Node>
<StgValue><ssdm name="shl_ln233_2"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store_V" val="1"/>
<literal name="msize_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="16">
<![CDATA[
sw.bb.i.i194:6 %zext_ln233_3 = zext i16 %r_V_4

]]></Node>
<StgValue><ssdm name="zext_ln233_3"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store_V" val="1"/>
<literal name="msize_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb.i.i194:7 %data_ram_addr = getelementptr i32 %data_ram, i64 0, i64 %zext_ln233_3

]]></Node>
<StgValue><ssdm name="data_ram_addr"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store_V" val="1"/>
<literal name="msize_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="4">
<![CDATA[
sw.bb.i.i194:8 %store_ln233 = store void @_ssdm_op_Write.bram.p0i32, i16 %data_ram_addr, i32 %shl_ln233_2, i4 %shl_ln233

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="346" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store_V" val="1"/>
<literal name="msize_V" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="4">
<![CDATA[
sw.bb6.i.i196:2 %store_ln239 = store void @_ssdm_op_Write.bram.i32, i16 %data_ram_addr_2, i32 %rv2, i4 15

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store_V" val="1"/>
<literal name="msize_V" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0">
<![CDATA[
sw.bb6.i.i196:3 %br_ln240 = br void %_ZL9mem_storePi7ap_uintILi18EEiS0_ILi2EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln240"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store_V" val="1"/>
<literal name="msize_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="4">
<![CDATA[
sw.bb4.i.i195:10 %store_ln236 = store void @_ssdm_op_Write.bram.p0i32, i16 %data_ram_addr_1, i32 %shl_ln236_2, i4 %shl_ln236

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store_V" val="1"/>
<literal name="msize_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0">
<![CDATA[
sw.bb4.i.i195:11 %br_ln237 = br void %_ZL9mem_storePi7ap_uintILi18EEiS0_ILi2EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store_V" val="1"/>
<literal name="msize_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="4">
<![CDATA[
sw.bb.i.i194:8 %store_ln233 = store void @_ssdm_op_Write.bram.p0i32, i16 %data_ram_addr, i32 %shl_ln233_2, i4 %shl_ln233

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store_V" val="1"/>
<literal name="msize_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i.i194:9 %br_ln234 = br void %_ZL9mem_storePi7ap_uintILi18EEiS0_ILi2EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_store_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
_ZL9mem_storePi7ap_uintILi18EEiS0_ILi2EE.exit.i:0 %br_ln257 = br void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i:0 %br_ln258 = br i1 %d_i_is_load_V, void %if.end14.i, void %if.then9.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln258"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then9.i_ifconv:1 %r_V_6 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %result_29, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="16">
<![CDATA[
if.then9.i_ifconv:2 %zext_ln587_2 = zext i16 %r_V_6

]]></Node>
<StgValue><ssdm name="zext_ln587_2"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then9.i_ifconv:3 %data_ram_addr_3 = getelementptr i32 %data_ram, i64 0, i64 %zext_ln587_2

]]></Node>
<StgValue><ssdm name="data_ram_addr_3"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="16" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then9.i_ifconv:4 %w = load i16 %data_ram_addr_3

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then9.i_ifconv:11 %icmp_ln188 = icmp_eq  i2 %a01, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln188"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then9.i_ifconv:13 %icmp_ln188_1 = icmp_eq  i2 %a01, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln188_1"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then9.i_ifconv:15 %icmp_ln188_2 = icmp_eq  i2 %a01, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln188_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="361" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then9.i_ifconv:0 %a1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_29, i32 1

]]></Node>
<StgValue><ssdm name="a1"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="16" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then9.i_ifconv:4 %w = load i16 %data_ram_addr_3

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load_V" val="1"/>
<literal name="icmp_ln188_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="32">
<![CDATA[
if.then9.i_ifconv:5 %b0 = trunc i32 %w

]]></Node>
<StgValue><ssdm name="b0"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load_V" val="1"/>
<literal name="icmp_ln188_2" val="0"/>
<literal name="icmp_ln188_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then9.i_ifconv:6 %b1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="b1"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="32">
<![CDATA[
if.then9.i_ifconv:7 %ret_V_7 = trunc i32 %w

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load_V" val="1"/>
<literal name="icmp_ln188_2" val="0"/>
<literal name="icmp_ln188_1" val="0"/>
<literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then9.i_ifconv:8 %b2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="b2"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load_V" val="1"/>
<literal name="icmp_ln188_2" val="0"/>
<literal name="icmp_ln188_1" val="0"/>
<literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then9.i_ifconv:9 %b3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="b3"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then9.i_ifconv:10 %ret_V_8 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %w, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load_V" val="1"/>
<literal name="icmp_ln188_2" val="0"/>
<literal name="icmp_ln188_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then9.i_ifconv:12 %b_4 = select i1 %icmp_ln188, i8 %b2, i8 %b3

]]></Node>
<StgValue><ssdm name="b_4"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load_V" val="1"/>
<literal name="icmp_ln188_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then9.i_ifconv:14 %b_5 = select i1 %icmp_ln188_1, i8 %b1, i8 %b_4

]]></Node>
<StgValue><ssdm name="b_5"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then9.i_ifconv:16 %b = select i1 %icmp_ln188_2, i8 %b0, i8 %b_5

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="8">
<![CDATA[
if.then9.i_ifconv:17 %sext_ln195 = sext i8 %b

]]></Node>
<StgValue><ssdm name="sext_ln195"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="8">
<![CDATA[
if.then9.i_ifconv:18 %zext_ln196 = zext i8 %b

]]></Node>
<StgValue><ssdm name="zext_ln196"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then9.i_ifconv:19 %result_33 = select i1 %a1, i16 %ret_V_8, i16 %ret_V_7

]]></Node>
<StgValue><ssdm name="result_33"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="16">
<![CDATA[
if.then9.i_ifconv:20 %sext_ln199 = sext i16 %result_33

]]></Node>
<StgValue><ssdm name="sext_ln199"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="16">
<![CDATA[
if.then9.i_ifconv:21 %zext_ln200 = zext i16 %result_33

]]></Node>
<StgValue><ssdm name="zext_ln200"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
if.then9.i_ifconv:22 %switch_ln201 = switch i3 %d_i_func3_V, void %sw.bb34.i.i, i3 0, void %if.then9.i_ifconv.if.end14.i_crit_edge, i3 1, void %if.end14.i, i3 2, void %sw.bb30.i.i, i3 3, void %sw.bb31.i.i, i3 4, void %sw.bb32.i.i, i3 5, void %sw.bb33.i.i

]]></Node>
<StgValue><ssdm name="switch_ln201"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load_V" val="1"/>
<literal name="d_i_func3_V" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0">
<![CDATA[
sw.bb33.i.i:0 %br_ln213 = br void %if.end14.i

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load_V" val="1"/>
<literal name="d_i_func3_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
sw.bb32.i.i:0 %br_ln211 = br void %if.end14.i

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load_V" val="1"/>
<literal name="d_i_func3_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0">
<![CDATA[
sw.bb31.i.i:0 %br_ln209 = br void %if.end14.i

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load_V" val="1"/>
<literal name="d_i_func3_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0">
<![CDATA[
sw.bb30.i.i:0 %br_ln207 = br void %if.end14.i

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load_V" val="1"/>
<literal name="d_i_func3_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
if.then9.i_ifconv.if.end14.i_crit_edge:0 %br_ln201 = br void %if.end14.i

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_is_load_V" val="1"/>
<literal name="d_i_func3_V" val="-1"/>
</and_exp><and_exp><literal name="d_i_is_load_V" val="1"/>
<literal name="d_i_func3_V" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0">
<![CDATA[
sw.bb34.i.i:0 %br_ln216 = br void %if.end14.i

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
if.end14.i:0 %reg_file_33 = phi i32 %zext_ln200, void %sw.bb33.i.i, i32 %zext_ln196, void %sw.bb32.i.i, i32 0, void %sw.bb31.i.i, i32 %w, void %sw.bb30.i.i, i32 %sext_ln195, void %if.then9.i_ifconv.if.end14.i_crit_edge, i32 0, void %sw.bb34.i.i, i32 %sext_ln199, void %if.then9.i_ifconv, i32 %result_29, void %if.end.i

]]></Node>
<StgValue><ssdm name="reg_file_33"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.end14.i:1 %icmp_ln1069 = icmp_eq  i5 %d_i_rd_V, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln1069"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end14.i:2 %br_ln1069 = br i1 %icmp_ln1069, void %switch.early.test, void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln1069"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
switch.early.test:0 %empty = icmp_eq  i5 %d_i_opcode_V, i5 24

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
switch.early.test:1 %empty_23 = icmp_eq  i5 %d_i_opcode_V, i5 8

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
switch.early.test:2 %empty_24 = or i1 %empty_23, i1 %empty

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
switch.early.test:3 %br_ln261 = br i1 %empty_24, void %if.then.i.i, void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0" op_56_bw="5" op_57_bw="0" op_58_bw="5" op_59_bw="0" op_60_bw="5" op_61_bw="0" op_62_bw="5" op_63_bw="0">
<![CDATA[
if.then.i.i:0 %switch_ln25 = switch i5 %d_i_rd_V, void %arrayidx.i413.case.31.i, i5 0, void %if.then.i.i._ZL9write_regPi21decoded_instruction_si.exit.i_crit_edge, i5 1, void %if.then.i.i._ZL9write_regPi21decoded_instruction_si.exit.i_crit_edge35, i5 2, void %arrayidx.i413.case.2.i, i5 3, void %arrayidx.i413.case.3.i, i5 4, void %arrayidx.i413.case.4.i, i5 5, void %arrayidx.i413.case.5.i, i5 6, void %arrayidx.i413.case.6.i, i5 7, void %arrayidx.i413.case.7.i, i5 8, void %arrayidx.i413.case.8.i, i5 9, void %arrayidx.i413.case.9.i, i5 10, void %arrayidx.i413.case.10.i, i5 11, void %arrayidx.i413.case.11.i, i5 12, void %arrayidx.i413.case.12.i, i5 13, void %arrayidx.i413.case.13.i, i5 14, void %arrayidx.i413.case.14.i, i5 15, void %arrayidx.i413.case.15.i, i5 16, void %arrayidx.i413.case.16.i, i5 17, void %arrayidx.i413.case.17.i, i5 18, void %arrayidx.i413.case.18.i, i5 19, void %arrayidx.i413.case.19.i, i5 20, void %arrayidx.i413.case.20.i, i5 21, void %arrayidx.i413.case.21.i, i5 22, void %arrayidx.i413.case.22.i, i5 23, void %arrayidx.i413.case.23.i, i5 24, void %arrayidx.i413.case.24.i, i5 25, void %arrayidx.i413.case.25.i, i5 26, void %arrayidx.i413.case.26.i, i5 27, void %arrayidx.i413.case.27.i, i5 28, void %arrayidx.i413.case.28.i, i5 29, void %arrayidx.i413.case.29.i, i5 30, void %arrayidx.i413.case.30.i

]]></Node>
<StgValue><ssdm name="switch_ln25"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i413.case.30.i:0 %store_ln25 = store i32 %reg_file_33, i32 %reg_file_1

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="393" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i413.case.30.i:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="394" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i413.case.29.i:0 %store_ln25 = store i32 %reg_file_33, i32 %reg_file_2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="395" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i413.case.29.i:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="396" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i413.case.28.i:0 %store_ln25 = store i32 %reg_file_33, i32 %reg_file_3

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="397" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i413.case.28.i:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i413.case.27.i:0 %store_ln25 = store i32 %reg_file_33, i32 %reg_file_4

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i413.case.27.i:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="400" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i413.case.26.i:0 %store_ln25 = store i32 %reg_file_33, i32 %reg_file_5

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="401" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i413.case.26.i:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i413.case.25.i:0 %store_ln25 = store i32 %reg_file_33, i32 %reg_file_6

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i413.case.25.i:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i413.case.24.i:0 %store_ln25 = store i32 %reg_file_33, i32 %reg_file_7

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i413.case.24.i:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i413.case.23.i:0 %store_ln25 = store i32 %reg_file_33, i32 %reg_file_8

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="407" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i413.case.23.i:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="408" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i413.case.22.i:0 %store_ln25 = store i32 %reg_file_33, i32 %reg_file_9

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="409" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i413.case.22.i:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="410" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i413.case.21.i:0 %store_ln25 = store i32 %reg_file_33, i32 %reg_file_10

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="411" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i413.case.21.i:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="412" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i413.case.20.i:0 %store_ln25 = store i32 %reg_file_33, i32 %reg_file_11

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="413" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i413.case.20.i:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="414" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i413.case.19.i:0 %store_ln25 = store i32 %reg_file_33, i32 %reg_file_12

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="415" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i413.case.19.i:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="416" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i413.case.18.i:0 %store_ln25 = store i32 %reg_file_33, i32 %reg_file_13

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="417" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i413.case.18.i:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="418" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i413.case.17.i:0 %store_ln25 = store i32 %reg_file_33, i32 %reg_file_14

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="419" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i413.case.17.i:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="420" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i413.case.16.i:0 %store_ln25 = store i32 %reg_file_33, i32 %reg_file_15

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="421" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i413.case.16.i:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="422" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i413.case.15.i:0 %store_ln25 = store i32 %reg_file_33, i32 %reg_file_16

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="423" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i413.case.15.i:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i413.case.14.i:0 %store_ln25 = store i32 %reg_file_33, i32 %reg_file_17

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="425" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i413.case.14.i:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="426" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i413.case.13.i:0 %store_ln25 = store i32 %reg_file_33, i32 %reg_file_18

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="427" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i413.case.13.i:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="428" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i413.case.12.i:0 %store_ln25 = store i32 %reg_file_33, i32 %reg_file_19

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="429" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i413.case.12.i:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="430" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i413.case.11.i:0 %store_ln25 = store i32 %reg_file_33, i32 %reg_file_20

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="431" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i413.case.11.i:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="432" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i413.case.10.i:0 %store_ln25 = store i32 %reg_file_33, i32 %reg_file_21

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="433" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i413.case.10.i:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="434" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i413.case.9.i:0 %store_ln25 = store i32 %reg_file_33, i32 %reg_file_22

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="435" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i413.case.9.i:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="436" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i413.case.8.i:0 %store_ln25 = store i32 %reg_file_33, i32 %reg_file_23

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="437" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i413.case.8.i:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="438" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i413.case.7.i:0 %store_ln25 = store i32 %reg_file_33, i32 %reg_file_24

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="439" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i413.case.7.i:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="440" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i413.case.6.i:0 %store_ln25 = store i32 %reg_file_33, i32 %reg_file_25

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="441" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i413.case.6.i:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="442" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i413.case.5.i:0 %store_ln25 = store i32 %reg_file_33, i32 %reg_file_26

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="443" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i413.case.5.i:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="444" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i413.case.4.i:0 %store_ln25 = store i32 %reg_file_33, i32 %reg_file_31

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="445" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i413.case.4.i:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="446" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i413.case.3.i:0 %store_ln25 = store i32 %reg_file_33, i32 %reg_file_30

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="447" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i413.case.3.i:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="448" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i413.case.2.i:0 %store_ln25 = store i32 %reg_file_33, i32 %reg_file_29

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="449" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i413.case.2.i:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="450" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i.i._ZL9write_regPi21decoded_instruction_si.exit.i_crit_edge35:0 %store_ln25 = store i32 %reg_file_33, i32 %reg_file_28

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="451" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0">
<![CDATA[
if.then.i.i._ZL9write_regPi21decoded_instruction_si.exit.i_crit_edge35:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="452" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i.i._ZL9write_regPi21decoded_instruction_si.exit.i_crit_edge:0 %store_ln25 = store i32 %reg_file_33, i32 %reg_file_27

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="453" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0">
<![CDATA[
if.then.i.i._ZL9write_regPi21decoded_instruction_si.exit.i_crit_edge:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="454" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i413.case.31.i:0 %store_ln25 = store i32 %reg_file_33, i32 %reg_file

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="455" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="empty_24" val="0"/>
<literal name="d_i_rd_V" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i413.case.31.i:1 %br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.exit.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="456" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="32">
<![CDATA[
_ZL9write_regPi21decoded_instruction_si.exit.i:0 %cond_V = trunc i32 %reg_file_33

]]></Node>
<StgValue><ssdm name="cond_V"/></StgValue>
</operation>

<operation id="457" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
_ZL9write_regPi21decoded_instruction_si.exit.i:1 %switch_ln131 = switch i3 %d_i_type_V, void %sw.default.i.i, i3 1, void %sw.bb.i61.i, i3 2, void %sw.bb2.i.i198, i3 3, void %sw.bb7.i.i199, i3 4, void %sw.bb10.i.i, i3 5, void %sw.bb33.i65.i, i3 6, void %sw.bb36.i.i

]]></Node>
<StgValue><ssdm name="switch_ln131"/></StgValue>
</operation>

<operation id="458" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb36.i.i:0 %trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %d_i_imm_V_6, i32 1, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="459" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb36.i.i:1 %next_pc_V_7 = add i16 %trunc_ln4, i16 %pc_V_2

]]></Node>
<StgValue><ssdm name="next_pc_V_7"/></StgValue>
</operation>

<operation id="460" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.bb36.i.i:2 %store_ln154 = store i16 %next_pc_V_7, i16 %pc_V_1

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="461" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0">
<![CDATA[
sw.bb36.i.i:3 %br_ln154 = br void %execute.exit

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="462" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb33.i65.i:0 %next_pc_V_6 = add i16 %pc_V_2, i16 1

]]></Node>
<StgValue><ssdm name="next_pc_V_6"/></StgValue>
</operation>

<operation id="463" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.bb33.i65.i:1 %store_ln151 = store i16 %next_pc_V_6, i16 %pc_V_1

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="464" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0">
<![CDATA[
sw.bb33.i65.i:2 %br_ln151 = br void %execute.exit

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="465" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb10.i.i:0 %br_ln145 = br i1 %cond_V, void %cond.false20.i.i, void %cond.true14.i.i

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="466" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-4"/>
<literal name="cond_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
cond.false20.i.i:0 %add_ln232_1 = add i16 %pc_V_2, i16 1

]]></Node>
<StgValue><ssdm name="add_ln232_1"/></StgValue>
</operation>

<operation id="467" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-4"/>
<literal name="cond_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
cond.false20.i.i:1 %store_ln145 = store i16 %add_ln232_1, i16 %pc_V_1

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="468" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-4"/>
<literal name="cond_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0">
<![CDATA[
cond.false20.i.i:2 %br_ln145 = br void %execute.exit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="469" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-4"/>
<literal name="cond_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
cond.true14.i.i:0 %trunc_ln1541_1 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %d_i_imm_V_6, i32 1, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln1541_1"/></StgValue>
</operation>

<operation id="470" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-4"/>
<literal name="cond_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
cond.true14.i.i:1 %add_ln232 = add i16 %trunc_ln1541_1, i16 %pc_V_2

]]></Node>
<StgValue><ssdm name="add_ln232"/></StgValue>
</operation>

<operation id="471" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-4"/>
<literal name="cond_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
cond.true14.i.i:2 %store_ln145 = store i16 %add_ln232, i16 %pc_V_1

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="472" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-4"/>
<literal name="cond_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0">
<![CDATA[
cond.true14.i.i:3 %br_ln145 = br void %execute.exit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="473" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb7.i.i199:0 %next_pc_V_5 = add i16 %pc_V_2, i16 1

]]></Node>
<StgValue><ssdm name="next_pc_V_5"/></StgValue>
</operation>

<operation id="474" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.bb7.i.i199:1 %store_ln143 = store i16 %next_pc_V_5, i16 %pc_V_1

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="475" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0">
<![CDATA[
sw.bb7.i.i199:2 %br_ln143 = br void %execute.exit

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="476" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
<literal name="d_i_is_jalr_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="18" op_0_bw="20">
<![CDATA[
sw.bb2.i.i198:0 %trunc_ln138 = trunc i20 %d_i_imm_V_6

]]></Node>
<StgValue><ssdm name="trunc_ln138"/></StgValue>
</operation>

<operation id="477" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
<literal name="d_i_is_jalr_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
sw.bb2.i.i198:1 %add_ln138 = add i18 %trunc_ln251, i18 %trunc_ln138

]]></Node>
<StgValue><ssdm name="add_ln138"/></StgValue>
</operation>

<operation id="478" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
<literal name="d_i_is_jalr_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb2.i.i198:2 %next_pc_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %add_ln138, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="next_pc_V_2"/></StgValue>
</operation>

<operation id="479" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
<literal name="d_i_is_jalr_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb2.i.i198:3 %next_pc_V_3 = add i16 %pc_V_2, i16 1

]]></Node>
<StgValue><ssdm name="next_pc_V_3"/></StgValue>
</operation>

<operation id="480" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
sw.bb2.i.i198:4 %next_pc_V_4 = select i1 %d_i_is_jalr_V, i16 %next_pc_V_2, i16 %next_pc_V_3

]]></Node>
<StgValue><ssdm name="next_pc_V_4"/></StgValue>
</operation>

<operation id="481" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.bb2.i.i198:5 %store_ln140 = store i16 %next_pc_V_4, i16 %pc_V_1

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="482" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0">
<![CDATA[
sw.bb2.i.i198:6 %br_ln140 = br void %execute.exit

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="483" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb.i61.i:0 %next_pc_V_1 = add i16 %pc_V_2, i16 1

]]></Node>
<StgValue><ssdm name="next_pc_V_1"/></StgValue>
</operation>

<operation id="484" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.bb.i61.i:1 %store_ln134 = store i16 %next_pc_V_1, i16 %pc_V_1

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="485" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i61.i:2 %br_ln134 = br void %execute.exit

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="486" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-1"/>
</and_exp><and_exp><literal name="d_i_type_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.default.i.i:0 %next_pc_V = add i16 %pc_V_2, i16 1

]]></Node>
<StgValue><ssdm name="next_pc_V"/></StgValue>
</operation>

<operation id="487" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-1"/>
</and_exp><and_exp><literal name="d_i_type_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.default.i.i:1 %store_ln157 = store i16 %next_pc_V, i16 %pc_V_1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="488" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V" val="-1"/>
</and_exp><and_exp><literal name="d_i_type_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0">
<![CDATA[
sw.default.i.i:2 %br_ln157 = br void %execute.exit

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="489" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
execute.exit:0 %next_pc_V_9 = load i16 %pc_V_1

]]></Node>
<StgValue><ssdm name="next_pc_V_9"/></StgValue>
</operation>

<operation id="490" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
execute.exit:1 %icmp_ln18 = icmp_eq  i32 %instruction, i32 32871

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="491" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
execute.exit:2 %icmp_ln1069_1 = icmp_eq  i16 %next_pc_V_9, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1069_1"/></StgValue>
</operation>

<operation id="492" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
execute.exit:3 %and_ln57 = and i1 %icmp_ln18, i1 %icmp_ln1069_1

]]></Node>
<StgValue><ssdm name="and_ln57"/></StgValue>
</operation>

<operation id="493" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
execute.exit:4 %br_ln18 = br i1 %and_ln57, void %do.cond.backedge, void %do.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="494" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.cond.backedge:0 %nbi_load = load i32 %nbi

]]></Node>
<StgValue><ssdm name="nbi_load"/></StgValue>
</operation>

<operation id="495" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
do.cond.backedge:1 %add_ln40 = add i32 %nbi_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="496" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
do.cond.backedge:2 %store_ln40 = store i32 %add_ln40, i32 %nbi

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="497" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0">
<![CDATA[
do.cond.backedge:3 %br_ln40 = br void %do.cond

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="498" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.end.exitStub:0 %nbi_load_1 = load i32 %nbi

]]></Node>
<StgValue><ssdm name="nbi_load_1"/></StgValue>
</operation>

<operation id="499" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
do.end.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %nbi_out, i32 %nbi_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="500" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0">
<![CDATA[
do.end.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
