Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Fri Jan 23 20:06:04 2015
| Host              : aaron-All-Series running 64-bit Ubuntu 14.10
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file AudioRecorder_timing_summary_routed.rpt -rpx AudioRecorder_timing_summary_routed.rpx
| Design            : AudioRecorder
| Device            : 7a100t-csg324
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: ControllerClock/ClockDiv_reg/C (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: SampleClock/ClockDiv_reg/C (HIGH)

 There is 1 register/latch pin with no clock (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 116 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.117      -28.433                     35                  235        0.133        0.000                      0                  235       -0.489       -0.489                       1                   174  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
SystemClock          {0.000 5.000}        10.000          100.000         
  Clock100MHz_Clock  {0.000 5.000}        10.000          100.000         
  PWMClock_Clock     {0.000 0.833}        1.667           600.000         
  clkfbout_Clock     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SystemClock                                                                                                                                                            3.000        0.000                       0                     1  
  Clock100MHz_Clock        3.913        0.000                      0                  199        0.204        0.000                      0                  199        4.500        0.000                       0                   144  
  PWMClock_Clock          -1.117      -21.779                     23                   24        0.223        0.000                      0                   24       -0.489       -0.489                       1                    26  
  clkfbout_Clock                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
Clock100MHz_Clock  PWMClock_Clock          -0.662       -6.654                     12                   12        0.133        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SystemClock
  To Clock:  SystemClock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SystemClock
Waveform:           { 0 5 }
Period:             10.000
Sources:            { SystemClock }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                  
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X1Y2  RunClocks/inst/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y2  RunClocks/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  RunClocks/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  RunClocks/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  RunClocks/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  RunClocks/inst/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  Clock100MHz_Clock
  To Clock:  Clock100MHz_Clock

Setup :            0  Failing Endpoints,  Worst Slack        3.913ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 ControllerClock/Counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ControllerClock/Counter_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock100MHz_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock100MHz_Clock rise@10.000ns - Clock100MHz_Clock rise@0.000ns)
  Data Path Delay:        5.990ns  (logic 2.989ns (49.902%)  route 3.001ns (50.098%))
  Logic Levels:           14  (CARRY4=13 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         1.726    -0.814    ControllerClock/CLK
    SLICE_X2Y99                                                       r  ControllerClock/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDCE (Prop_fdce_C_Q)         0.518    -0.296 r  ControllerClock/Counter_reg[0]/Q
                         net (fo=53, routed)          2.159     1.863    ControllerClock/n_0_Counter_reg[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.443 r  ControllerClock/Counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.443    ControllerClock/n_0_Counter_reg[4]_i_2
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.557 r  ControllerClock/Counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.557    ControllerClock/n_0_Counter_reg[8]_i_2
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.671 r  ControllerClock/Counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.671    ControllerClock/n_0_Counter_reg[12]_i_2
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.785 r  ControllerClock/Counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.785    ControllerClock/n_0_Counter_reg[16]_i_2
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.899 r  ControllerClock/Counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.899    ControllerClock/n_0_Counter_reg[20]_i_2
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.013 r  ControllerClock/Counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.013    ControllerClock/n_0_Counter_reg[24]_i_2
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.127 r  ControllerClock/Counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.127    ControllerClock/n_0_Counter_reg[28]_i_2
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.241 r  ControllerClock/Counter_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.241    ControllerClock/n_0_Counter_reg[32]_i_2
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.355 r  ControllerClock/Counter_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.355    ControllerClock/n_0_Counter_reg[36]_i_2
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.469 r  ControllerClock/Counter_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.469    ControllerClock/n_0_Counter_reg[40]_i_2
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.583 r  ControllerClock/Counter_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.583    ControllerClock/n_0_Counter_reg[44]_i_2
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.697 r  ControllerClock/Counter_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.698    ControllerClock/n_0_Counter_reg[48]_i_2
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.032 r  ControllerClock/Counter_reg[50]_i_4/O[1]
                         net (fo=1, routed)           0.841     4.873    ControllerClock/n_6_Counter_reg[50]_i_4
    SLICE_X4Y99          LUT4 (Prop_lut4_I3_O)        0.303     5.176 r  ControllerClock/Counter[50]_i_1/O
                         net (fo=1, routed)           0.000     5.176    ControllerClock/Counter[50]
    SLICE_X4Y99          FDCE                                         r  ControllerClock/Counter_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock100MHz_Clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SystemClock
                         net (fo=0)                   0.000    10.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         1.604     8.584    ControllerClock/CLK
    SLICE_X4Y99                                                       r  ControllerClock/Counter_reg[50]/C
                         clock pessimism              0.559     9.143    
                         clock uncertainty           -0.084     9.060    
    SLICE_X4Y99          FDCE (Setup_fdce_C_D)        0.029     9.089    ControllerClock/Counter_reg[50]
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -5.176    
  -------------------------------------------------------------------
                         slack                                  3.913    

Slack (MET) :             4.153ns  (required time - arrival time)
  Source:                 ControllerClock/Counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ControllerClock/Counter_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock100MHz_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock100MHz_Clock rise@10.000ns - Clock100MHz_Clock rise@0.000ns)
  Data Path Delay:        5.841ns  (logic 2.875ns (49.225%)  route 2.966ns (50.775%))
  Logic Levels:           13  (CARRY4=12 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         1.726    -0.814    ControllerClock/CLK
    SLICE_X2Y99                                                       r  ControllerClock/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDCE (Prop_fdce_C_Q)         0.518    -0.296 r  ControllerClock/Counter_reg[0]/Q
                         net (fo=53, routed)          2.159     1.863    ControllerClock/n_0_Counter_reg[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.443 r  ControllerClock/Counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.443    ControllerClock/n_0_Counter_reg[4]_i_2
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.557 r  ControllerClock/Counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.557    ControllerClock/n_0_Counter_reg[8]_i_2
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.671 r  ControllerClock/Counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.671    ControllerClock/n_0_Counter_reg[12]_i_2
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.785 r  ControllerClock/Counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.785    ControllerClock/n_0_Counter_reg[16]_i_2
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.899 r  ControllerClock/Counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.899    ControllerClock/n_0_Counter_reg[20]_i_2
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.013 r  ControllerClock/Counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.013    ControllerClock/n_0_Counter_reg[24]_i_2
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.127 r  ControllerClock/Counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.127    ControllerClock/n_0_Counter_reg[28]_i_2
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.241 r  ControllerClock/Counter_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.241    ControllerClock/n_0_Counter_reg[32]_i_2
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.355 r  ControllerClock/Counter_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.355    ControllerClock/n_0_Counter_reg[36]_i_2
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.469 r  ControllerClock/Counter_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.469    ControllerClock/n_0_Counter_reg[40]_i_2
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.583 r  ControllerClock/Counter_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.583    ControllerClock/n_0_Counter_reg[44]_i_2
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.917 r  ControllerClock/Counter_reg[48]_i_2/O[1]
                         net (fo=1, routed)           0.807     4.724    ControllerClock/n_6_Counter_reg[48]_i_2
    SLICE_X2Y99          LUT4 (Prop_lut4_I3_O)        0.303     5.027 r  ControllerClock/Counter[46]_i_1/O
                         net (fo=1, routed)           0.000     5.027    ControllerClock/Counter[46]
    SLICE_X2Y99          FDCE                                         r  ControllerClock/Counter_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock100MHz_Clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SystemClock
                         net (fo=0)                   0.000    10.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         1.606     8.586    ControllerClock/CLK
    SLICE_X2Y99                                                       r  ControllerClock/Counter_reg[46]/C
                         clock pessimism              0.600     9.186    
                         clock uncertainty           -0.084     9.103    
    SLICE_X2Y99          FDCE (Setup_fdce_C_D)        0.077     9.180    ControllerClock/Counter_reg[46]
  -------------------------------------------------------------------
                         required time                          9.180    
                         arrival time                          -5.027    
  -------------------------------------------------------------------
                         slack                                  4.153    

Slack (MET) :             4.206ns  (required time - arrival time)
  Source:                 ControllerClock/Counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ControllerClock/Counter_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock100MHz_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock100MHz_Clock rise@10.000ns - Clock100MHz_Clock rise@0.000ns)
  Data Path Delay:        5.743ns  (logic 2.785ns (48.496%)  route 2.958ns (51.504%))
  Logic Levels:           13  (CARRY4=12 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         1.726    -0.814    ControllerClock/CLK
    SLICE_X2Y99                                                       r  ControllerClock/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDCE (Prop_fdce_C_Q)         0.518    -0.296 r  ControllerClock/Counter_reg[0]/Q
                         net (fo=53, routed)          2.159     1.863    ControllerClock/n_0_Counter_reg[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.443 r  ControllerClock/Counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.443    ControllerClock/n_0_Counter_reg[4]_i_2
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.557 r  ControllerClock/Counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.557    ControllerClock/n_0_Counter_reg[8]_i_2
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.671 r  ControllerClock/Counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.671    ControllerClock/n_0_Counter_reg[12]_i_2
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.785 r  ControllerClock/Counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.785    ControllerClock/n_0_Counter_reg[16]_i_2
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.899 r  ControllerClock/Counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.899    ControllerClock/n_0_Counter_reg[20]_i_2
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.013 r  ControllerClock/Counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.013    ControllerClock/n_0_Counter_reg[24]_i_2
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.127 r  ControllerClock/Counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.127    ControllerClock/n_0_Counter_reg[28]_i_2
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.241 r  ControllerClock/Counter_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.241    ControllerClock/n_0_Counter_reg[32]_i_2
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.355 r  ControllerClock/Counter_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.355    ControllerClock/n_0_Counter_reg[36]_i_2
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.469 r  ControllerClock/Counter_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.469    ControllerClock/n_0_Counter_reg[40]_i_2
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.583 r  ControllerClock/Counter_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.583    ControllerClock/n_0_Counter_reg[44]_i_2
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.805 r  ControllerClock/Counter_reg[48]_i_2/O[0]
                         net (fo=1, routed)           0.799     4.604    ControllerClock/n_7_Counter_reg[48]_i_2
    SLICE_X4Y98          LUT4 (Prop_lut4_I3_O)        0.325     4.929 r  ControllerClock/Counter[45]_i_1/O
                         net (fo=1, routed)           0.000     4.929    ControllerClock/Counter[45]
    SLICE_X4Y98          FDCE                                         r  ControllerClock/Counter_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock100MHz_Clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SystemClock
                         net (fo=0)                   0.000    10.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         1.604     8.584    ControllerClock/CLK
    SLICE_X4Y98                                                       r  ControllerClock/Counter_reg[45]/C
                         clock pessimism              0.559     9.143    
                         clock uncertainty           -0.084     9.060    
    SLICE_X4Y98          FDCE (Setup_fdce_C_D)        0.075     9.135    ControllerClock/Counter_reg[45]
  -------------------------------------------------------------------
                         required time                          9.135    
                         arrival time                          -4.929    
  -------------------------------------------------------------------
                         slack                                  4.206    

Slack (MET) :             4.207ns  (required time - arrival time)
  Source:                 ControllerClock/Counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ControllerClock/Counter_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock100MHz_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock100MHz_Clock rise@10.000ns - Clock100MHz_Clock rise@0.000ns)
  Data Path Delay:        5.765ns  (logic 2.761ns (47.889%)  route 3.004ns (52.111%))
  Logic Levels:           12  (CARRY4=11 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         1.726    -0.814    ControllerClock/CLK
    SLICE_X2Y99                                                       r  ControllerClock/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDCE (Prop_fdce_C_Q)         0.518    -0.296 r  ControllerClock/Counter_reg[0]/Q
                         net (fo=53, routed)          2.159     1.863    ControllerClock/n_0_Counter_reg[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.443 r  ControllerClock/Counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.443    ControllerClock/n_0_Counter_reg[4]_i_2
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.557 r  ControllerClock/Counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.557    ControllerClock/n_0_Counter_reg[8]_i_2
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.671 r  ControllerClock/Counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.671    ControllerClock/n_0_Counter_reg[12]_i_2
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.785 r  ControllerClock/Counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.785    ControllerClock/n_0_Counter_reg[16]_i_2
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.899 r  ControllerClock/Counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.899    ControllerClock/n_0_Counter_reg[20]_i_2
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.013 r  ControllerClock/Counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.013    ControllerClock/n_0_Counter_reg[24]_i_2
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.127 r  ControllerClock/Counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.127    ControllerClock/n_0_Counter_reg[28]_i_2
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.241 r  ControllerClock/Counter_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.241    ControllerClock/n_0_Counter_reg[32]_i_2
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.355 r  ControllerClock/Counter_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.355    ControllerClock/n_0_Counter_reg[36]_i_2
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.469 r  ControllerClock/Counter_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.469    ControllerClock/n_0_Counter_reg[40]_i_2
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.803 r  ControllerClock/Counter_reg[44]_i_2/O[1]
                         net (fo=1, routed)           0.846     4.649    ControllerClock/n_6_Counter_reg[44]_i_2
    SLICE_X2Y98          LUT4 (Prop_lut4_I3_O)        0.303     4.952 r  ControllerClock/Counter[42]_i_1/O
                         net (fo=1, routed)           0.000     4.952    ControllerClock/Counter[42]
    SLICE_X2Y98          FDCE                                         r  ControllerClock/Counter_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock100MHz_Clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SystemClock
                         net (fo=0)                   0.000    10.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         1.606     8.586    ControllerClock/CLK
    SLICE_X2Y98                                                       r  ControllerClock/Counter_reg[42]/C
                         clock pessimism              0.575     9.161    
                         clock uncertainty           -0.084     9.078    
    SLICE_X2Y98          FDCE (Setup_fdce_C_D)        0.081     9.159    ControllerClock/Counter_reg[42]
  -------------------------------------------------------------------
                         required time                          9.159    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  4.207    

Slack (MET) :             4.212ns  (required time - arrival time)
  Source:                 ControllerClock/Counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ControllerClock/Counter_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock100MHz_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock100MHz_Clock rise@10.000ns - Clock100MHz_Clock rise@0.000ns)
  Data Path Delay:        5.823ns  (logic 2.899ns (49.787%)  route 2.924ns (50.213%))
  Logic Levels:           14  (CARRY4=13 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         1.726    -0.814    ControllerClock/CLK
    SLICE_X2Y99                                                       r  ControllerClock/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDCE (Prop_fdce_C_Q)         0.518    -0.296 r  ControllerClock/Counter_reg[0]/Q
                         net (fo=53, routed)          2.159     1.863    ControllerClock/n_0_Counter_reg[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.443 r  ControllerClock/Counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.443    ControllerClock/n_0_Counter_reg[4]_i_2
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.557 r  ControllerClock/Counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.557    ControllerClock/n_0_Counter_reg[8]_i_2
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.671 r  ControllerClock/Counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.671    ControllerClock/n_0_Counter_reg[12]_i_2
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.785 r  ControllerClock/Counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.785    ControllerClock/n_0_Counter_reg[16]_i_2
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.899 r  ControllerClock/Counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.899    ControllerClock/n_0_Counter_reg[20]_i_2
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.013 r  ControllerClock/Counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.013    ControllerClock/n_0_Counter_reg[24]_i_2
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.127 r  ControllerClock/Counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.127    ControllerClock/n_0_Counter_reg[28]_i_2
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.241 r  ControllerClock/Counter_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.241    ControllerClock/n_0_Counter_reg[32]_i_2
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.355 r  ControllerClock/Counter_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.355    ControllerClock/n_0_Counter_reg[36]_i_2
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.469 r  ControllerClock/Counter_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.469    ControllerClock/n_0_Counter_reg[40]_i_2
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.583 r  ControllerClock/Counter_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.583    ControllerClock/n_0_Counter_reg[44]_i_2
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.697 r  ControllerClock/Counter_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.698    ControllerClock/n_0_Counter_reg[48]_i_2
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.920 r  ControllerClock/Counter_reg[50]_i_4/O[0]
                         net (fo=1, routed)           0.764     4.684    ControllerClock/n_7_Counter_reg[50]_i_4
    SLICE_X2Y99          LUT4 (Prop_lut4_I3_O)        0.325     5.009 r  ControllerClock/Counter[49]_i_1/O
                         net (fo=1, routed)           0.000     5.009    ControllerClock/Counter[49]
    SLICE_X2Y99          FDCE                                         r  ControllerClock/Counter_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock100MHz_Clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SystemClock
                         net (fo=0)                   0.000    10.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         1.606     8.586    ControllerClock/CLK
    SLICE_X2Y99                                                       r  ControllerClock/Counter_reg[49]/C
                         clock pessimism              0.600     9.186    
                         clock uncertainty           -0.084     9.103    
    SLICE_X2Y99          FDCE (Setup_fdce_C_D)        0.118     9.221    ControllerClock/Counter_reg[49]
  -------------------------------------------------------------------
                         required time                          9.221    
                         arrival time                          -5.009    
  -------------------------------------------------------------------
                         slack                                  4.212    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 ControllerClock/Counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ControllerClock/Counter_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock100MHz_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock100MHz_Clock rise@10.000ns - Clock100MHz_Clock rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 2.857ns (50.372%)  route 2.815ns (49.628%))
  Logic Levels:           13  (CARRY4=12 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         1.726    -0.814    ControllerClock/CLK
    SLICE_X2Y99                                                       r  ControllerClock/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDCE (Prop_fdce_C_Q)         0.518    -0.296 r  ControllerClock/Counter_reg[0]/Q
                         net (fo=53, routed)          2.159     1.863    ControllerClock/n_0_Counter_reg[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.443 r  ControllerClock/Counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.443    ControllerClock/n_0_Counter_reg[4]_i_2
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.557 r  ControllerClock/Counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.557    ControllerClock/n_0_Counter_reg[8]_i_2
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.671 r  ControllerClock/Counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.671    ControllerClock/n_0_Counter_reg[12]_i_2
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.785 r  ControllerClock/Counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.785    ControllerClock/n_0_Counter_reg[16]_i_2
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.899 r  ControllerClock/Counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.899    ControllerClock/n_0_Counter_reg[20]_i_2
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.013 r  ControllerClock/Counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.013    ControllerClock/n_0_Counter_reg[24]_i_2
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.127 r  ControllerClock/Counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.127    ControllerClock/n_0_Counter_reg[28]_i_2
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.241 r  ControllerClock/Counter_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.241    ControllerClock/n_0_Counter_reg[32]_i_2
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.355 r  ControllerClock/Counter_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.355    ControllerClock/n_0_Counter_reg[36]_i_2
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.469 r  ControllerClock/Counter_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.469    ControllerClock/n_0_Counter_reg[40]_i_2
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.583 r  ControllerClock/Counter_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.583    ControllerClock/n_0_Counter_reg[44]_i_2
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.896 r  ControllerClock/Counter_reg[48]_i_2/O[3]
                         net (fo=1, routed)           0.656     4.552    ControllerClock/n_4_Counter_reg[48]_i_2
    SLICE_X2Y99          LUT4 (Prop_lut4_I3_O)        0.306     4.858 r  ControllerClock/Counter[48]_i_1/O
                         net (fo=1, routed)           0.000     4.858    ControllerClock/Counter[48]
    SLICE_X2Y99          FDCE                                         r  ControllerClock/Counter_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock100MHz_Clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SystemClock
                         net (fo=0)                   0.000    10.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         1.606     8.586    ControllerClock/CLK
    SLICE_X2Y99                                                       r  ControllerClock/Counter_reg[48]/C
                         clock pessimism              0.600     9.186    
                         clock uncertainty           -0.084     9.103    
    SLICE_X2Y99          FDCE (Setup_fdce_C_D)        0.081     9.184    ControllerClock/Counter_reg[48]
  -------------------------------------------------------------------
                         required time                          9.184    
                         arrival time                          -4.858    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.356ns  (required time - arrival time)
  Source:                 ControllerClock/Counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ControllerClock/Counter_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock100MHz_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock100MHz_Clock rise@10.000ns - Clock100MHz_Clock rise@0.000ns)
  Data Path Delay:        5.613ns  (logic 2.647ns (47.162%)  route 2.966ns (52.838%))
  Logic Levels:           11  (CARRY4=10 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         1.726    -0.814    ControllerClock/CLK
    SLICE_X2Y99                                                       r  ControllerClock/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDCE (Prop_fdce_C_Q)         0.518    -0.296 r  ControllerClock/Counter_reg[0]/Q
                         net (fo=53, routed)          2.159     1.863    ControllerClock/n_0_Counter_reg[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.443 r  ControllerClock/Counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.443    ControllerClock/n_0_Counter_reg[4]_i_2
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.557 r  ControllerClock/Counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.557    ControllerClock/n_0_Counter_reg[8]_i_2
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.671 r  ControllerClock/Counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.671    ControllerClock/n_0_Counter_reg[12]_i_2
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.785 r  ControllerClock/Counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.785    ControllerClock/n_0_Counter_reg[16]_i_2
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.899 r  ControllerClock/Counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.899    ControllerClock/n_0_Counter_reg[20]_i_2
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.013 r  ControllerClock/Counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.013    ControllerClock/n_0_Counter_reg[24]_i_2
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.127 r  ControllerClock/Counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.127    ControllerClock/n_0_Counter_reg[28]_i_2
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.241 r  ControllerClock/Counter_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.241    ControllerClock/n_0_Counter_reg[32]_i_2
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.355 r  ControllerClock/Counter_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.355    ControllerClock/n_0_Counter_reg[36]_i_2
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.689 r  ControllerClock/Counter_reg[40]_i_2/O[1]
                         net (fo=1, routed)           0.807     4.496    ControllerClock/n_6_Counter_reg[40]_i_2
    SLICE_X2Y97          LUT4 (Prop_lut4_I3_O)        0.303     4.799 r  ControllerClock/Counter[38]_i_1/O
                         net (fo=1, routed)           0.000     4.799    ControllerClock/Counter[38]
    SLICE_X2Y97          FDCE                                         r  ControllerClock/Counter_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock100MHz_Clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SystemClock
                         net (fo=0)                   0.000    10.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         1.606     8.586    ControllerClock/CLK
    SLICE_X2Y97                                                       r  ControllerClock/Counter_reg[38]/C
                         clock pessimism              0.575     9.161    
                         clock uncertainty           -0.084     9.078    
    SLICE_X2Y97          FDCE (Setup_fdce_C_D)        0.077     9.155    ControllerClock/Counter_reg[38]
  -------------------------------------------------------------------
                         required time                          9.155    
                         arrival time                          -4.799    
  -------------------------------------------------------------------
                         slack                                  4.356    

Slack (MET) :             4.469ns  (required time - arrival time)
  Source:                 ControllerClock/Counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ControllerClock/Counter_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock100MHz_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock100MHz_Clock rise@10.000ns - Clock100MHz_Clock rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 2.533ns (46.067%)  route 2.966ns (53.933%))
  Logic Levels:           10  (CARRY4=9 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         1.726    -0.814    ControllerClock/CLK
    SLICE_X2Y99                                                       r  ControllerClock/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDCE (Prop_fdce_C_Q)         0.518    -0.296 r  ControllerClock/Counter_reg[0]/Q
                         net (fo=53, routed)          2.159     1.863    ControllerClock/n_0_Counter_reg[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.443 r  ControllerClock/Counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.443    ControllerClock/n_0_Counter_reg[4]_i_2
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.557 r  ControllerClock/Counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.557    ControllerClock/n_0_Counter_reg[8]_i_2
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.671 r  ControllerClock/Counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.671    ControllerClock/n_0_Counter_reg[12]_i_2
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.785 r  ControllerClock/Counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.785    ControllerClock/n_0_Counter_reg[16]_i_2
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.899 r  ControllerClock/Counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.899    ControllerClock/n_0_Counter_reg[20]_i_2
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.013 r  ControllerClock/Counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.013    ControllerClock/n_0_Counter_reg[24]_i_2
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.127 r  ControllerClock/Counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.127    ControllerClock/n_0_Counter_reg[28]_i_2
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.241 r  ControllerClock/Counter_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.241    ControllerClock/n_0_Counter_reg[32]_i_2
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.575 r  ControllerClock/Counter_reg[36]_i_2/O[1]
                         net (fo=1, routed)           0.807     4.382    ControllerClock/n_6_Counter_reg[36]_i_2
    SLICE_X2Y96          LUT4 (Prop_lut4_I3_O)        0.303     4.685 r  ControllerClock/Counter[34]_i_1/O
                         net (fo=1, routed)           0.000     4.685    ControllerClock/Counter[34]
    SLICE_X2Y96          FDCE                                         r  ControllerClock/Counter_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock100MHz_Clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SystemClock
                         net (fo=0)                   0.000    10.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         1.605     8.585    ControllerClock/CLK
    SLICE_X2Y96                                                       r  ControllerClock/Counter_reg[34]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.084     9.077    
    SLICE_X2Y96          FDCE (Setup_fdce_C_D)        0.077     9.154    ControllerClock/Counter_reg[34]
  -------------------------------------------------------------------
                         required time                          9.154    
                         arrival time                          -4.685    
  -------------------------------------------------------------------
                         slack                                  4.469    

Slack (MET) :             4.530ns  (required time - arrival time)
  Source:                 ControllerClock/Counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ControllerClock/Counter_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock100MHz_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock100MHz_Clock rise@10.000ns - Clock100MHz_Clock rise@0.000ns)
  Data Path Delay:        5.479ns  (logic 2.557ns (46.670%)  route 2.922ns (53.330%))
  Logic Levels:           11  (CARRY4=10 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         1.726    -0.814    ControllerClock/CLK
    SLICE_X2Y99                                                       r  ControllerClock/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDCE (Prop_fdce_C_Q)         0.518    -0.296 r  ControllerClock/Counter_reg[0]/Q
                         net (fo=53, routed)          2.159     1.863    ControllerClock/n_0_Counter_reg[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.443 r  ControllerClock/Counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.443    ControllerClock/n_0_Counter_reg[4]_i_2
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.557 r  ControllerClock/Counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.557    ControllerClock/n_0_Counter_reg[8]_i_2
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.671 r  ControllerClock/Counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.671    ControllerClock/n_0_Counter_reg[12]_i_2
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.785 r  ControllerClock/Counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.785    ControllerClock/n_0_Counter_reg[16]_i_2
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.899 r  ControllerClock/Counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.899    ControllerClock/n_0_Counter_reg[20]_i_2
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.013 r  ControllerClock/Counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.013    ControllerClock/n_0_Counter_reg[24]_i_2
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.127 r  ControllerClock/Counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.127    ControllerClock/n_0_Counter_reg[28]_i_2
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.241 r  ControllerClock/Counter_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.241    ControllerClock/n_0_Counter_reg[32]_i_2
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.355 r  ControllerClock/Counter_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.355    ControllerClock/n_0_Counter_reg[36]_i_2
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.577 r  ControllerClock/Counter_reg[40]_i_2/O[0]
                         net (fo=1, routed)           0.763     4.340    ControllerClock/n_7_Counter_reg[40]_i_2
    SLICE_X2Y96          LUT4 (Prop_lut4_I3_O)        0.325     4.665 r  ControllerClock/Counter[37]_i_1/O
                         net (fo=1, routed)           0.000     4.665    ControllerClock/Counter[37]
    SLICE_X2Y96          FDCE                                         r  ControllerClock/Counter_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock100MHz_Clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SystemClock
                         net (fo=0)                   0.000    10.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         1.605     8.585    ControllerClock/CLK
    SLICE_X2Y96                                                       r  ControllerClock/Counter_reg[37]/C
                         clock pessimism              0.575     9.160    
                         clock uncertainty           -0.084     9.077    
    SLICE_X2Y96          FDCE (Setup_fdce_C_D)        0.118     9.195    ControllerClock/Counter_reg[37]
  -------------------------------------------------------------------
                         required time                          9.195    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  4.530    

Slack (MET) :             4.535ns  (required time - arrival time)
  Source:                 ControllerClock/Counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ControllerClock/Counter_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock100MHz_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock100MHz_Clock rise@10.000ns - Clock100MHz_Clock rise@0.000ns)
  Data Path Delay:        5.474ns  (logic 2.671ns (48.792%)  route 2.803ns (51.208%))
  Logic Levels:           12  (CARRY4=11 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         1.726    -0.814    ControllerClock/CLK
    SLICE_X2Y99                                                       r  ControllerClock/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDCE (Prop_fdce_C_Q)         0.518    -0.296 r  ControllerClock/Counter_reg[0]/Q
                         net (fo=53, routed)          2.159     1.863    ControllerClock/n_0_Counter_reg[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.443 r  ControllerClock/Counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.443    ControllerClock/n_0_Counter_reg[4]_i_2
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.557 r  ControllerClock/Counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.557    ControllerClock/n_0_Counter_reg[8]_i_2
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.671 r  ControllerClock/Counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.671    ControllerClock/n_0_Counter_reg[12]_i_2
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.785 r  ControllerClock/Counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.785    ControllerClock/n_0_Counter_reg[16]_i_2
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.899 r  ControllerClock/Counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.899    ControllerClock/n_0_Counter_reg[20]_i_2
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.013 r  ControllerClock/Counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.013    ControllerClock/n_0_Counter_reg[24]_i_2
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.127 r  ControllerClock/Counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.127    ControllerClock/n_0_Counter_reg[28]_i_2
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.241 r  ControllerClock/Counter_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.241    ControllerClock/n_0_Counter_reg[32]_i_2
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.355 r  ControllerClock/Counter_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.355    ControllerClock/n_0_Counter_reg[36]_i_2
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.469 r  ControllerClock/Counter_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.469    ControllerClock/n_0_Counter_reg[40]_i_2
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.691 r  ControllerClock/Counter_reg[44]_i_2/O[0]
                         net (fo=1, routed)           0.645     4.336    ControllerClock/n_7_Counter_reg[44]_i_2
    SLICE_X2Y98          LUT4 (Prop_lut4_I3_O)        0.325     4.661 r  ControllerClock/Counter[41]_i_1/O
                         net (fo=1, routed)           0.000     4.661    ControllerClock/Counter[41]
    SLICE_X2Y98          FDCE                                         r  ControllerClock/Counter_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock100MHz_Clock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SystemClock
                         net (fo=0)                   0.000    10.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     6.888    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         1.606     8.586    ControllerClock/CLK
    SLICE_X2Y98                                                       r  ControllerClock/Counter_reg[41]/C
                         clock pessimism              0.575     9.161    
                         clock uncertainty           -0.084     9.078    
    SLICE_X2Y98          FDCE (Setup_fdce_C_D)        0.118     9.196    ControllerClock/Counter_reg[41]
  -------------------------------------------------------------------
                         required time                          9.196    
                         arrival time                          -4.661    
  -------------------------------------------------------------------
                         slack                                  4.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 TempData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CellRAMShit/TempData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock100MHz_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock100MHz_Clock rise@0.000ns - Clock100MHz_Clock rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.871%)  route 0.136ns (49.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         0.603    -0.561    Clock100MHz
    SLICE_X3Y91                                                       r  TempData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  TempData_reg[0]/Q
                         net (fo=1, routed)           0.136    -0.284    CellRAMShit/I4[0]
    SLICE_X3Y90          FDRE                                         r  CellRAMShit/TempData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         0.876    -0.797    CellRAMShit/Clock100MHz
    SLICE_X3Y90                                                       r  CellRAMShit/TempData_reg[0]/C
                         clock pessimism              0.252    -0.545    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.057    -0.488    CellRAMShit/TempData_reg[0]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 CellRAMShit/DataEdge_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CellRAMShit/DataEdge_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock100MHz_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock100MHz_Clock rise@0.000ns - Clock100MHz_Clock rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.504%)  route 0.183ns (56.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         0.599    -0.565    CellRAMShit/Clock100MHz
    SLICE_X3Y83                                                       r  CellRAMShit/DataEdge_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  CellRAMShit/DataEdge_reg[1]/Q
                         net (fo=3, routed)           0.183    -0.241    CellRAMShit/DataEdge[1]
    SLICE_X5Y85          FDRE                                         r  CellRAMShit/DataEdge_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         0.869    -0.804    CellRAMShit/Clock100MHz
    SLICE_X5Y85                                                       r  CellRAMShit/DataEdge_reg[2]/C
                         clock pessimism              0.275    -0.529    
    SLICE_X5Y85          FDRE (Hold_fdre_C_D)         0.070    -0.459    CellRAMShit/DataEdge_reg[2]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 TempData_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CellRAMShit/TempData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock100MHz_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock100MHz_Clock rise@0.000ns - Clock100MHz_Clock rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.712%)  route 0.153ns (48.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         0.603    -0.561    Clock100MHz
    SLICE_X2Y90                                                       r  TempData_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  TempData_reg[8]/Q
                         net (fo=1, routed)           0.153    -0.244    CellRAMShit/I4[8]
    SLICE_X1Y90          FDRE                                         r  CellRAMShit/TempData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         0.876    -0.797    CellRAMShit/Clock100MHz
    SLICE_X1Y90                                                       r  CellRAMShit/TempData_reg[8]/C
                         clock pessimism              0.252    -0.545    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.070    -0.475    CellRAMShit/TempData_reg[8]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 CellRAMShit/DataEdge_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CellRAMShit/DataEdge_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock100MHz_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock100MHz_Clock rise@0.000ns - Clock100MHz_Clock rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         0.599    -0.565    CellRAMShit/Clock100MHz
    SLICE_X3Y83                                                       r  CellRAMShit/DataEdge_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  CellRAMShit/DataEdge_reg[0]/Q
                         net (fo=1, routed)           0.170    -0.254    CellRAMShit/DataEdge[0]
    SLICE_X3Y83          FDRE                                         r  CellRAMShit/DataEdge_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         0.870    -0.803    CellRAMShit/Clock100MHz
    SLICE_X3Y83                                                       r  CellRAMShit/DataEdge_reg[1]/C
                         clock pessimism              0.238    -0.565    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.066    -0.499    CellRAMShit/DataEdge_reg[1]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 TempData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CellRAMShit/TempData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock100MHz_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock100MHz_Clock rise@0.000ns - Clock100MHz_Clock rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.890%)  route 0.180ns (56.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         0.602    -0.562    Clock100MHz
    SLICE_X3Y88                                                       r  TempData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  TempData_reg[4]/Q
                         net (fo=1, routed)           0.180    -0.241    CellRAMShit/I4[4]
    SLICE_X0Y87          FDRE                                         r  CellRAMShit/TempData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         0.873    -0.800    CellRAMShit/Clock100MHz
    SLICE_X0Y87                                                       r  CellRAMShit/TempData_reg[4]/C
                         clock pessimism              0.252    -0.548    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.059    -0.489    CellRAMShit/TempData_reg[4]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ControllerClock/Counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ControllerClock/Counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock100MHz_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock100MHz_Clock rise@0.000ns - Clock100MHz_Clock rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.393%)  route 0.162ns (43.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         0.605    -0.559    ControllerClock/CLK
    SLICE_X2Y99                                                       r  ControllerClock/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDCE (Prop_fdce_C_Q)         0.164    -0.395 f  ControllerClock/Counter_reg[0]/Q
                         net (fo=53, routed)          0.162    -0.234    ControllerClock/n_0_Counter_reg[0]
    SLICE_X2Y99          LUT6 (Prop_lut6_I5_O)        0.045    -0.189 r  ControllerClock/Counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.189    ControllerClock/Counter[0]
    SLICE_X2Y99          FDCE                                         r  ControllerClock/Counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         0.878    -0.795    ControllerClock/CLK
    SLICE_X2Y99                                                       r  ControllerClock/Counter_reg[0]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X2Y99          FDCE (Hold_fdce_C_D)         0.121    -0.438    ControllerClock/Counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 TempData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CellRAMShit/TempData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock100MHz_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock100MHz_Clock rise@0.000ns - Clock100MHz_Clock rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.015%)  route 0.187ns (56.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         0.602    -0.562    Clock100MHz
    SLICE_X3Y88                                                       r  TempData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  TempData_reg[6]/Q
                         net (fo=1, routed)           0.187    -0.234    CellRAMShit/I4[6]
    SLICE_X0Y87          FDRE                                         r  CellRAMShit/TempData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         0.873    -0.800    CellRAMShit/Clock100MHz
    SLICE_X0Y87                                                       r  CellRAMShit/TempData_reg[6]/C
                         clock pessimism              0.252    -0.548    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.057    -0.491    CellRAMShit/TempData_reg[6]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 TempData_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CellRAMShit/TempData_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock100MHz_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock100MHz_Clock rise@0.000ns - Clock100MHz_Clock rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.189%)  route 0.219ns (60.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         0.602    -0.562    Clock100MHz
    SLICE_X4Y91                                                       r  TempData_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  TempData_reg[10]/Q
                         net (fo=1, routed)           0.219    -0.202    CellRAMShit/I4[10]
    SLICE_X3Y92          FDRE                                         r  CellRAMShit/TempData_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         0.876    -0.797    CellRAMShit/Clock100MHz
    SLICE_X3Y92                                                       r  CellRAMShit/TempData_reg[10]/C
                         clock pessimism              0.275    -0.522    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.063    -0.459    CellRAMShit/TempData_reg[10]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 CellRAMShit/pState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CellRAMShit/StateCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock100MHz_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock100MHz_Clock rise@0.000ns - Clock100MHz_Clock rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.189ns (49.892%)  route 0.190ns (50.108%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         0.599    -0.565    CellRAMShit/Clock100MHz
    SLICE_X0Y83                                                       r  CellRAMShit/pState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  CellRAMShit/pState_reg[0]/Q
                         net (fo=16, routed)          0.190    -0.234    CellRAMShit/O1
    SLICE_X0Y84          LUT5 (Prop_lut5_I0_O)        0.048    -0.186 r  CellRAMShit/StateCounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    CellRAMShit/n_0_StateCounter[2]_i_1
    SLICE_X0Y84          FDRE                                         r  CellRAMShit/StateCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         0.871    -0.802    CellRAMShit/Clock100MHz
    SLICE_X0Y84                                                       r  CellRAMShit/StateCounter_reg[2]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.107    -0.443    CellRAMShit/StateCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SampleClock/ClockDiv_reg/C
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SampleClock/ClockDiv_reg/D
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock100MHz_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock100MHz_Clock rise@0.000ns - Clock100MHz_Clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         0.566    -0.598    SampleClock/CLK
    SLICE_X49Y95                                                      r  SampleClock/ClockDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  SampleClock/ClockDiv_reg/Q
                         net (fo=2, routed)           0.168    -0.289    SampleClock/sCLK_OBUF
    SLICE_X49Y95         LUT2 (Prop_lut2_I1_O)        0.045    -0.244 r  SampleClock/ClockDiv_i_1__0/O
                         net (fo=1, routed)           0.000    -0.244    SampleClock/n_0_ClockDiv_i_1__0
    SLICE_X49Y95         FDCE                                         r  SampleClock/ClockDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         0.837    -0.836    SampleClock/CLK
    SLICE_X49Y95                                                      r  SampleClock/ClockDiv_reg/C
                         clock pessimism              0.238    -0.598    
    SLICE_X49Y95         FDCE (Hold_fdce_C_D)         0.091    -0.507    SampleClock/ClockDiv_reg
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clock100MHz_Clock
Waveform:           { 0 5 }
Period:             10.000
Sources:            { RunClocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                   
Min Period        n/a     BUFG/I              n/a            2.155     10.000  7.845    BUFGCTRL_X0Y16   RunClocks/inst/clkout1_buf/I          
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y2  RunClocks/inst/mmcm_adv_inst/CLKOUT0  
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X0Y76      CellRAMShit/Counter_reg[0]/C          
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X0Y78      CellRAMShit/Counter_reg[10]/C         
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X0Y78      CellRAMShit/Counter_reg[11]/C         
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X0Y79      CellRAMShit/Counter_reg[12]/C         
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X0Y79      CellRAMShit/Counter_reg[13]/C         
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X0Y79      CellRAMShit/Counter_reg[14]/C         
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X0Y79      CellRAMShit/Counter_reg[15]/C         
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X0Y80      CellRAMShit/Counter_reg[16]/C         
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y2  RunClocks/inst/mmcm_adv_inst/CLKOUT0  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X3Y83      CellRAMShit/DataEdge_reg[0]/C         
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X3Y83      CellRAMShit/DataEdge_reg[1]/C         
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X0Y83      CellRAMShit/pState_reg[0]/C           
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X0Y76      CellRAMShit/Counter_reg[0]/C          
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X0Y76      CellRAMShit/Counter_reg[0]/C          
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X0Y78      CellRAMShit/Counter_reg[10]/C         
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X0Y78      CellRAMShit/Counter_reg[10]/C         
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X0Y78      CellRAMShit/Counter_reg[11]/C         
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X0Y78      CellRAMShit/Counter_reg[11]/C         
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X0Y79      CellRAMShit/Counter_reg[12]/C         
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X0Y76      CellRAMShit/Counter_reg[0]/C          
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X0Y76      CellRAMShit/Counter_reg[0]/C          
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X0Y78      CellRAMShit/Counter_reg[10]/C         
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X0Y78      CellRAMShit/Counter_reg[10]/C         
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X0Y78      CellRAMShit/Counter_reg[11]/C         
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X0Y78      CellRAMShit/Counter_reg[11]/C         
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X0Y79      CellRAMShit/Counter_reg[12]/C         
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X0Y79      CellRAMShit/Counter_reg[12]/C         
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X0Y79      CellRAMShit/Counter_reg[13]/C         
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X0Y79      CellRAMShit/Counter_reg[13]/C         



---------------------------------------------------------------------------------------------------
From Clock:  PWMClock_Clock
  To Clock:  PWMClock_Clock

Setup :           23  Failing Endpoints,  Worst Slack       -1.117ns,  Total Violation      -21.779ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.489ns,  Total Violation       -0.489ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.117ns  (required time - arrival time)
  Source:                 PWM/Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            PWM/Counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             PWMClock_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (PWMClock_Clock rise@1.667ns - PWMClock_Clock rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 1.749ns (63.054%)  route 1.025ns (36.946%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 0.246 - 1.667 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PWMClock_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826    -4.111 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475    -2.636    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          1.721    -0.819    PWM/CLK
    SLICE_X3Y87                                                       r  PWM/Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.456    -0.363 r  PWM/Counter_reg[1]/Q
                         net (fo=4, routed)           0.578     0.216    PWM/Counter[1]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.872 r  PWM/Counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.872    PWM/n_0_Counter_reg[4]_i_2
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.206 r  PWM/Counter_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.446     1.652    PWM/data0[6]
    SLICE_X2Y86          LUT3 (Prop_lut3_I2_O)        0.303     1.955 r  PWM/Counter[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.955    PWM/Counter_0[6]
    SLICE_X2Y86          FDRE                                         r  PWM/Counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PWMClock_Clock rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  SystemClock
                         net (fo=0)                   0.000     1.667    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.240    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    -2.847 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    -1.445    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.354 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          1.600     0.246    PWM/CLK
    SLICE_X2Y86                                                       r  PWM/Counter_reg[6]/C
                         clock pessimism              0.575     0.822    
                         clock uncertainty           -0.064     0.758    
    SLICE_X2Y86          FDRE (Setup_fdre_C_D)        0.081     0.839    PWM/Counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.839    
                         arrival time                          -1.955    
  -------------------------------------------------------------------
                         slack                                 -1.117    

Slack (VIOLATED) :        -1.101ns  (required time - arrival time)
  Source:                 PWM/Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            PWM/Counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             PWMClock_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (PWMClock_Clock rise@1.667ns - PWMClock_Clock rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 1.863ns (68.143%)  route 0.871ns (31.857%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 0.247 - 1.667 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PWMClock_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826    -4.111 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475    -2.636    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          1.721    -0.819    PWM/CLK
    SLICE_X3Y87                                                       r  PWM/Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.456    -0.363 r  PWM/Counter_reg[1]/Q
                         net (fo=4, routed)           0.578     0.216    PWM/Counter[1]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.872 r  PWM/Counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.872    PWM/n_0_Counter_reg[4]_i_2
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.986 r  PWM/Counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.986    PWM/n_0_Counter_reg[8]_i_2
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.320 r  PWM/Counter_reg[11]_i_4/O[1]
                         net (fo=1, routed)           0.292     1.612    PWM/data0[10]
    SLICE_X3Y87          LUT3 (Prop_lut3_I2_O)        0.303     1.915 r  PWM/Counter[10]_i_1__1/O
                         net (fo=1, routed)           0.000     1.915    PWM/Counter_0[10]
    SLICE_X3Y87          FDRE                                         r  PWM/Counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock PWMClock_Clock rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  SystemClock
                         net (fo=0)                   0.000     1.667    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.240    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    -2.847 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    -1.445    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.354 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          1.601     0.247    PWM/CLK
    SLICE_X3Y87                                                       r  PWM/Counter_reg[10]/C
                         clock pessimism              0.600     0.848    
                         clock uncertainty           -0.064     0.784    
    SLICE_X3Y87          FDRE (Setup_fdre_C_D)        0.031     0.815    PWM/Counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.815    
                         arrival time                          -1.915    
  -------------------------------------------------------------------
                         slack                                 -1.101    

Slack (VIOLATED) :        -0.999ns  (required time - arrival time)
  Source:                 PWM/Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            PWM/Counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             PWMClock_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (PWMClock_Clock rise@1.667ns - PWMClock_Clock rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 1.767ns (67.135%)  route 0.865ns (32.865%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 0.247 - 1.667 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PWMClock_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826    -4.111 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475    -2.636    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          1.721    -0.819    PWM/CLK
    SLICE_X3Y87                                                       r  PWM/Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.456    -0.363 r  PWM/Counter_reg[1]/Q
                         net (fo=4, routed)           0.578     0.216    PWM/Counter[1]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.872 r  PWM/Counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.872    PWM/n_0_Counter_reg[4]_i_2
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.986 r  PWM/Counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.986    PWM/n_0_Counter_reg[8]_i_2
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.225 r  PWM/Counter_reg[11]_i_4/O[2]
                         net (fo=1, routed)           0.287     1.511    PWM/data0[11]
    SLICE_X3Y87          LUT3 (Prop_lut3_I2_O)        0.302     1.813 r  PWM/Counter[11]_i_1__1/O
                         net (fo=1, routed)           0.000     1.813    PWM/Counter_0[11]
    SLICE_X3Y87          FDRE                                         r  PWM/Counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock PWMClock_Clock rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  SystemClock
                         net (fo=0)                   0.000     1.667    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.240    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    -2.847 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    -1.445    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.354 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          1.601     0.247    PWM/CLK
    SLICE_X3Y87                                                       r  PWM/Counter_reg[11]/C
                         clock pessimism              0.600     0.848    
                         clock uncertainty           -0.064     0.784    
    SLICE_X3Y87          FDRE (Setup_fdre_C_D)        0.031     0.815    PWM/Counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.815    
                         arrival time                          -1.813    
  -------------------------------------------------------------------
                         slack                                 -0.999    

Slack (VIOLATED) :        -0.998ns  (required time - arrival time)
  Source:                 PWM/Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            PWM/Counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             PWMClock_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (PWMClock_Clock rise@1.667ns - PWMClock_Clock rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 1.731ns (66.434%)  route 0.875ns (33.566%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 0.246 - 1.667 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PWMClock_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826    -4.111 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475    -2.636    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          1.721    -0.819    PWM/CLK
    SLICE_X3Y87                                                       r  PWM/Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.456    -0.363 r  PWM/Counter_reg[1]/Q
                         net (fo=4, routed)           0.578     0.216    PWM/Counter[1]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.872 r  PWM/Counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.872    PWM/n_0_Counter_reg[4]_i_2
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.185 r  PWM/Counter_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.296     1.481    PWM/data0[8]
    SLICE_X1Y85          LUT3 (Prop_lut3_I2_O)        0.306     1.787 r  PWM/Counter[8]_i_1__1/O
                         net (fo=1, routed)           0.000     1.787    PWM/Counter_0[8]
    SLICE_X1Y85          FDRE                                         r  PWM/Counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PWMClock_Clock rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  SystemClock
                         net (fo=0)                   0.000     1.667    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.240    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    -2.847 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    -1.445    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.354 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          1.600     0.246    PWM/CLK
    SLICE_X1Y85                                                       r  PWM/Counter_reg[8]/C
                         clock pessimism              0.575     0.822    
                         clock uncertainty           -0.064     0.758    
    SLICE_X1Y85          FDRE (Setup_fdre_C_D)        0.031     0.789    PWM/Counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.789    
                         arrival time                          -1.787    
  -------------------------------------------------------------------
                         slack                                 -0.998    

Slack (VIOLATED) :        -0.983ns  (required time - arrival time)
  Source:                 PWM/Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            PWM/Counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             PWMClock_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (PWMClock_Clock rise@1.667ns - PWMClock_Clock rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 1.747ns (66.749%)  route 0.870ns (33.251%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 0.247 - 1.667 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PWMClock_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826    -4.111 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475    -2.636    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          1.721    -0.819    PWM/CLK
    SLICE_X3Y87                                                       r  PWM/Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.456    -0.363 r  PWM/Counter_reg[1]/Q
                         net (fo=4, routed)           0.578     0.216    PWM/Counter[1]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.872 r  PWM/Counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.872    PWM/n_0_Counter_reg[4]_i_2
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.986 r  PWM/Counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.986    PWM/n_0_Counter_reg[8]_i_2
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.208 r  PWM/Counter_reg[11]_i_4/O[0]
                         net (fo=1, routed)           0.292     1.500    PWM/data0[9]
    SLICE_X3Y87          LUT3 (Prop_lut3_I2_O)        0.299     1.799 r  PWM/Counter[9]_i_1__1/O
                         net (fo=1, routed)           0.000     1.799    PWM/Counter_0[9]
    SLICE_X3Y87          FDRE                                         r  PWM/Counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PWMClock_Clock rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  SystemClock
                         net (fo=0)                   0.000     1.667    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.240    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    -2.847 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    -1.445    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.354 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          1.601     0.247    PWM/CLK
    SLICE_X3Y87                                                       r  PWM/Counter_reg[9]/C
                         clock pessimism              0.600     0.848    
                         clock uncertainty           -0.064     0.784    
    SLICE_X3Y87          FDRE (Setup_fdre_C_D)        0.032     0.816    PWM/Counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.816    
                         arrival time                          -1.799    
  -------------------------------------------------------------------
                         slack                                 -0.983    

Slack (VIOLATED) :        -0.982ns  (required time - arrival time)
  Source:                 PWM/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            PWMData_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             PWMClock_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (PWMClock_Clock rise@1.667ns - PWMClock_Clock rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.704ns (29.904%)  route 1.650ns (70.096%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 0.246 - 1.667 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PWMClock_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826    -4.111 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475    -2.636    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          1.720    -0.820    PWM/CLK
    SLICE_X1Y85                                                       r  PWM/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 r  PWM/Counter_reg[3]/Q
                         net (fo=4, routed)           0.968     0.604    PWM/Counter[3]
    SLICE_X2Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.728 r  PWM/Counter[11]_i_3/O
                         net (fo=12, routed)          0.345     1.074    PWM/n_0_Counter[11]_i_3
    SLICE_X1Y86          LUT2 (Prop_lut2_I1_O)        0.124     1.198 r  PWM/ata[11]_i_1/O
                         net (fo=12, routed)          0.337     1.534    EnableOut
    SLICE_X3Y86          FDRE                                         r  PWMData_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PWMClock_Clock rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  SystemClock
                         net (fo=0)                   0.000     1.667    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.240    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    -2.847 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    -1.445    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.354 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          1.600     0.246    PWMClock
    SLICE_X3Y86                                                       r  PWMData_reg[0]/C
                         clock pessimism              0.575     0.822    
                         clock uncertainty           -0.064     0.758    
    SLICE_X3Y86          FDRE (Setup_fdre_C_CE)      -0.205     0.553    PWMData_reg[0]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -1.535    
  -------------------------------------------------------------------
                         slack                                 -0.982    

Slack (VIOLATED) :        -0.982ns  (required time - arrival time)
  Source:                 PWM/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            PWMData_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             PWMClock_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (PWMClock_Clock rise@1.667ns - PWMClock_Clock rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.704ns (29.904%)  route 1.650ns (70.096%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 0.246 - 1.667 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PWMClock_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826    -4.111 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475    -2.636    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          1.720    -0.820    PWM/CLK
    SLICE_X1Y85                                                       r  PWM/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 r  PWM/Counter_reg[3]/Q
                         net (fo=4, routed)           0.968     0.604    PWM/Counter[3]
    SLICE_X2Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.728 r  PWM/Counter[11]_i_3/O
                         net (fo=12, routed)          0.345     1.074    PWM/n_0_Counter[11]_i_3
    SLICE_X1Y86          LUT2 (Prop_lut2_I1_O)        0.124     1.198 r  PWM/ata[11]_i_1/O
                         net (fo=12, routed)          0.337     1.534    EnableOut
    SLICE_X3Y86          FDRE                                         r  PWMData_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PWMClock_Clock rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  SystemClock
                         net (fo=0)                   0.000     1.667    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.240    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    -2.847 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    -1.445    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.354 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          1.600     0.246    PWMClock
    SLICE_X3Y86                                                       r  PWMData_reg[10]/C
                         clock pessimism              0.575     0.822    
                         clock uncertainty           -0.064     0.758    
    SLICE_X3Y86          FDRE (Setup_fdre_C_CE)      -0.205     0.553    PWMData_reg[10]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -1.535    
  -------------------------------------------------------------------
                         slack                                 -0.982    

Slack (VIOLATED) :        -0.982ns  (required time - arrival time)
  Source:                 PWM/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            PWMData_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             PWMClock_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (PWMClock_Clock rise@1.667ns - PWMClock_Clock rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.704ns (29.904%)  route 1.650ns (70.096%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 0.246 - 1.667 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PWMClock_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826    -4.111 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475    -2.636    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          1.720    -0.820    PWM/CLK
    SLICE_X1Y85                                                       r  PWM/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 r  PWM/Counter_reg[3]/Q
                         net (fo=4, routed)           0.968     0.604    PWM/Counter[3]
    SLICE_X2Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.728 r  PWM/Counter[11]_i_3/O
                         net (fo=12, routed)          0.345     1.074    PWM/n_0_Counter[11]_i_3
    SLICE_X1Y86          LUT2 (Prop_lut2_I1_O)        0.124     1.198 r  PWM/ata[11]_i_1/O
                         net (fo=12, routed)          0.337     1.534    EnableOut
    SLICE_X3Y86          FDRE                                         r  PWMData_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PWMClock_Clock rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  SystemClock
                         net (fo=0)                   0.000     1.667    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.240    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    -2.847 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    -1.445    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.354 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          1.600     0.246    PWMClock
    SLICE_X3Y86                                                       r  PWMData_reg[11]/C
                         clock pessimism              0.575     0.822    
                         clock uncertainty           -0.064     0.758    
    SLICE_X3Y86          FDRE (Setup_fdre_C_CE)      -0.205     0.553    PWMData_reg[11]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -1.535    
  -------------------------------------------------------------------
                         slack                                 -0.982    

Slack (VIOLATED) :        -0.982ns  (required time - arrival time)
  Source:                 PWM/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            PWMData_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             PWMClock_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (PWMClock_Clock rise@1.667ns - PWMClock_Clock rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.704ns (29.904%)  route 1.650ns (70.096%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 0.246 - 1.667 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PWMClock_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826    -4.111 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475    -2.636    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          1.720    -0.820    PWM/CLK
    SLICE_X1Y85                                                       r  PWM/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 r  PWM/Counter_reg[3]/Q
                         net (fo=4, routed)           0.968     0.604    PWM/Counter[3]
    SLICE_X2Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.728 r  PWM/Counter[11]_i_3/O
                         net (fo=12, routed)          0.345     1.074    PWM/n_0_Counter[11]_i_3
    SLICE_X1Y86          LUT2 (Prop_lut2_I1_O)        0.124     1.198 r  PWM/ata[11]_i_1/O
                         net (fo=12, routed)          0.337     1.534    EnableOut
    SLICE_X3Y86          FDRE                                         r  PWMData_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PWMClock_Clock rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  SystemClock
                         net (fo=0)                   0.000     1.667    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.240    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    -2.847 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    -1.445    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.354 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          1.600     0.246    PWMClock
    SLICE_X3Y86                                                       r  PWMData_reg[5]/C
                         clock pessimism              0.575     0.822    
                         clock uncertainty           -0.064     0.758    
    SLICE_X3Y86          FDRE (Setup_fdre_C_CE)      -0.205     0.553    PWMData_reg[5]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -1.535    
  -------------------------------------------------------------------
                         slack                                 -0.982    

Slack (VIOLATED) :        -0.982ns  (required time - arrival time)
  Source:                 PWM/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            PWMData_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             PWMClock_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (PWMClock_Clock rise@1.667ns - PWMClock_Clock rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.704ns (29.904%)  route 1.650ns (70.096%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 0.246 - 1.667 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PWMClock_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826    -4.111 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475    -2.636    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          1.720    -0.820    PWM/CLK
    SLICE_X1Y85                                                       r  PWM/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 r  PWM/Counter_reg[3]/Q
                         net (fo=4, routed)           0.968     0.604    PWM/Counter[3]
    SLICE_X2Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.728 r  PWM/Counter[11]_i_3/O
                         net (fo=12, routed)          0.345     1.074    PWM/n_0_Counter[11]_i_3
    SLICE_X1Y86          LUT2 (Prop_lut2_I1_O)        0.124     1.198 r  PWM/ata[11]_i_1/O
                         net (fo=12, routed)          0.337     1.534    EnableOut
    SLICE_X3Y86          FDRE                                         r  PWMData_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PWMClock_Clock rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  SystemClock
                         net (fo=0)                   0.000     1.667    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.240    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    -2.847 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    -1.445    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.354 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          1.600     0.246    PWMClock
    SLICE_X3Y86                                                       r  PWMData_reg[6]/C
                         clock pessimism              0.575     0.822    
                         clock uncertainty           -0.064     0.758    
    SLICE_X3Y86          FDRE (Setup_fdre_C_CE)      -0.205     0.553    PWMData_reg[6]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -1.535    
  -------------------------------------------------------------------
                         slack                                 -0.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 PWM/Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            PWM/Counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             PWMClock_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PWMClock_Clock rise@0.000ns - PWMClock_Clock rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.014%)  route 0.129ns (40.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PWMClock_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          0.600    -0.564    PWM/CLK
    SLICE_X1Y85                                                       r  PWM/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.423 f  PWM/Counter_reg[0]/Q
                         net (fo=5, routed)           0.129    -0.294    PWM/Counter[0]
    SLICE_X1Y85          LUT1 (Prop_lut1_I0_O)        0.045    -0.249 r  PWM/Counter[0]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.249    PWM/Counter_0[0]
    SLICE_X1Y85          FDRE                                         r  PWM/Counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PWMClock_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          0.872    -0.801    PWM/CLK
    SLICE_X1Y85                                                       r  PWM/Counter_reg[0]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.092    -0.472    PWM/Counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 PWM/Counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            PWM/Counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             PWMClock_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PWMClock_Clock rise@0.000ns - PWMClock_Clock rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.231ns (42.447%)  route 0.313ns (57.553%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PWMClock_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          0.601    -0.563    PWM/CLK
    SLICE_X1Y87                                                       r  PWM/Counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  PWM/Counter_reg[5]/Q
                         net (fo=4, routed)           0.120    -0.303    PWM/Counter[5]
    SLICE_X2Y86          LUT6 (Prop_lut6_I5_O)        0.045    -0.258 f  PWM/Counter[11]_i_3/O
                         net (fo=12, routed)          0.194    -0.064    PWM/n_0_Counter[11]_i_3
    SLICE_X2Y86          LUT3 (Prop_lut3_I1_O)        0.045    -0.019 r  PWM/Counter[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.019    PWM/Counter_0[6]
    SLICE_X2Y86          FDRE                                         r  PWM/Counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PWMClock_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          0.872    -0.801    PWM/CLK
    SLICE_X2Y86                                                       r  PWM/Counter_reg[6]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.121    -0.428    PWM/Counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 PWM/Counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            PWM/Counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             PWMClock_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PWMClock_Clock rise@0.000ns - PWMClock_Clock rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.231ns (43.472%)  route 0.300ns (56.528%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PWMClock_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          0.601    -0.563    PWM/CLK
    SLICE_X1Y87                                                       r  PWM/Counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  PWM/Counter_reg[5]/Q
                         net (fo=4, routed)           0.120    -0.303    PWM/Counter[5]
    SLICE_X2Y86          LUT6 (Prop_lut6_I5_O)        0.045    -0.258 f  PWM/Counter[11]_i_3/O
                         net (fo=12, routed)          0.181    -0.077    PWM/n_0_Counter[11]_i_3
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.045    -0.032 r  PWM/Counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.032    PWM/Counter_0[1]
    SLICE_X3Y87          FDRE                                         r  PWM/Counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PWMClock_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          0.873    -0.800    PWM/CLK
    SLICE_X3Y87                                                       r  PWM/Counter_reg[1]/C
                         clock pessimism              0.252    -0.548    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.091    -0.457    PWM/Counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 PWM/Counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            PWM/Counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             PWMClock_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PWMClock_Clock rise@0.000ns - PWMClock_Clock rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.231ns (41.600%)  route 0.324ns (58.400%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PWMClock_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          0.601    -0.563    PWM/CLK
    SLICE_X1Y87                                                       r  PWM/Counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  PWM/Counter_reg[5]/Q
                         net (fo=4, routed)           0.120    -0.303    PWM/Counter[5]
    SLICE_X2Y86          LUT6 (Prop_lut6_I5_O)        0.045    -0.258 f  PWM/Counter[11]_i_3/O
                         net (fo=12, routed)          0.205    -0.053    PWM/n_0_Counter[11]_i_3
    SLICE_X1Y85          LUT3 (Prop_lut3_I1_O)        0.045    -0.008 r  PWM/Counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.008    PWM/Counter_0[3]
    SLICE_X1Y85          FDRE                                         r  PWM/Counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PWMClock_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          0.872    -0.801    PWM/CLK
    SLICE_X1Y85                                                       r  PWM/Counter_reg[3]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.092    -0.457    PWM/Counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 PWM/Counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            PWM/Counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             PWMClock_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PWMClock_Clock rise@0.000ns - PWMClock_Clock rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.231ns (40.645%)  route 0.337ns (59.355%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PWMClock_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          0.601    -0.563    PWM/CLK
    SLICE_X3Y87                                                       r  PWM/Counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  PWM/Counter_reg[10]/Q
                         net (fo=4, routed)           0.120    -0.303    PWM/Counter[10]
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.045    -0.258 f  PWM/Counter[11]_i_2/O
                         net (fo=12, routed)          0.218    -0.040    PWM/n_0_Counter[11]_i_2
    SLICE_X1Y85          LUT3 (Prop_lut3_I0_O)        0.045     0.005 r  PWM/Counter[8]_i_1__1/O
                         net (fo=1, routed)           0.000     0.005    PWM/Counter_0[8]
    SLICE_X1Y85          FDRE                                         r  PWM/Counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PWMClock_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          0.872    -0.801    PWM/CLK
    SLICE_X1Y85                                                       r  PWM/Counter_reg[8]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.092    -0.457    PWM/Counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 PWM/Counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            PWM/Counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             PWMClock_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PWMClock_Clock rise@0.000ns - PWMClock_Clock rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.231ns (40.555%)  route 0.339ns (59.445%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PWMClock_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          0.601    -0.563    PWM/CLK
    SLICE_X1Y87                                                       r  PWM/Counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  PWM/Counter_reg[5]/Q
                         net (fo=4, routed)           0.120    -0.303    PWM/Counter[5]
    SLICE_X2Y86          LUT6 (Prop_lut6_I5_O)        0.045    -0.258 f  PWM/Counter[11]_i_3/O
                         net (fo=12, routed)          0.219    -0.039    PWM/n_0_Counter[11]_i_3
    SLICE_X1Y86          LUT3 (Prop_lut3_I1_O)        0.045     0.006 r  PWM/Counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.006    PWM/Counter_0[2]
    SLICE_X1Y86          FDRE                                         r  PWM/Counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PWMClock_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          0.872    -0.801    PWM/CLK
    SLICE_X1Y86                                                       r  PWM/Counter_reg[2]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.091    -0.458    PWM/Counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 PWM/Counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            PWM/Counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             PWMClock_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PWMClock_Clock rise@0.000ns - PWMClock_Clock rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.231ns (39.529%)  route 0.353ns (60.471%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PWMClock_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          0.601    -0.563    PWM/CLK
    SLICE_X1Y87                                                       r  PWM/Counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  PWM/Counter_reg[5]/Q
                         net (fo=4, routed)           0.120    -0.303    PWM/Counter[5]
    SLICE_X2Y86          LUT6 (Prop_lut6_I5_O)        0.045    -0.258 f  PWM/Counter[11]_i_3/O
                         net (fo=12, routed)          0.234    -0.024    PWM/n_0_Counter[11]_i_3
    SLICE_X3Y87          LUT3 (Prop_lut3_I1_O)        0.045     0.021 r  PWM/Counter[10]_i_1__1/O
                         net (fo=1, routed)           0.000     0.021    PWM/Counter_0[10]
    SLICE_X3Y87          FDRE                                         r  PWM/Counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock PWMClock_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          0.873    -0.800    PWM/CLK
    SLICE_X3Y87                                                       r  PWM/Counter_reg[10]/C
                         clock pessimism              0.252    -0.548    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.092    -0.456    PWM/Counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 PWM/Counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            PWM/Counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             PWMClock_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PWMClock_Clock rise@0.000ns - PWMClock_Clock rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.231ns (39.979%)  route 0.347ns (60.021%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PWMClock_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          0.601    -0.563    PWM/CLK
    SLICE_X3Y87                                                       r  PWM/Counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  PWM/Counter_reg[10]/Q
                         net (fo=4, routed)           0.120    -0.303    PWM/Counter[10]
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.045    -0.258 f  PWM/Counter[11]_i_2/O
                         net (fo=12, routed)          0.227    -0.030    PWM/n_0_Counter[11]_i_2
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.045     0.015 r  PWM/Counter[11]_i_1__1/O
                         net (fo=1, routed)           0.000     0.015    PWM/Counter_0[11]
    SLICE_X3Y87          FDRE                                         r  PWM/Counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock PWMClock_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          0.873    -0.800    PWM/CLK
    SLICE_X3Y87                                                       r  PWM/Counter_reg[11]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.092    -0.471    PWM/Counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 PWM/Counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            PWM/Counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             PWMClock_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PWMClock_Clock rise@0.000ns - PWMClock_Clock rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.231ns (39.979%)  route 0.347ns (60.021%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PWMClock_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          0.601    -0.563    PWM/CLK
    SLICE_X3Y87                                                       r  PWM/Counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  PWM/Counter_reg[10]/Q
                         net (fo=4, routed)           0.120    -0.303    PWM/Counter[10]
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.045    -0.258 f  PWM/Counter[11]_i_2/O
                         net (fo=12, routed)          0.227    -0.030    PWM/n_0_Counter[11]_i_2
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.045     0.015 r  PWM/Counter[9]_i_1__1/O
                         net (fo=1, routed)           0.000     0.015    PWM/Counter_0[9]
    SLICE_X3Y87          FDRE                                         r  PWM/Counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PWMClock_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          0.873    -0.800    PWM/CLK
    SLICE_X3Y87                                                       r  PWM/Counter_reg[9]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.092    -0.471    PWM/Counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 PWM/Counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            PWM/Counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             PWMClock_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PWMClock_Clock rise@0.000ns - PWMClock_Clock rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.231ns (38.946%)  route 0.362ns (61.054%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PWMClock_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          0.601    -0.563    PWM/CLK
    SLICE_X1Y87                                                       r  PWM/Counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  PWM/Counter_reg[5]/Q
                         net (fo=4, routed)           0.120    -0.303    PWM/Counter[5]
    SLICE_X2Y86          LUT6 (Prop_lut6_I5_O)        0.045    -0.258 f  PWM/Counter[11]_i_3/O
                         net (fo=12, routed)          0.242    -0.015    PWM/n_0_Counter[11]_i_3
    SLICE_X1Y86          LUT3 (Prop_lut3_I1_O)        0.045     0.030 r  PWM/Counter[7]_i_1__1/O
                         net (fo=1, routed)           0.000     0.030    PWM/Counter_0[7]
    SLICE_X1Y86          FDRE                                         r  PWM/Counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PWMClock_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          0.872    -0.801    PWM/CLK
    SLICE_X1Y86                                                       r  PWM/Counter_reg[7]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.092    -0.457    PWM/Counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.487    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PWMClock_Clock
Waveform:           { 0 0.833333 }
Period:             1.667
Sources:            { RunClocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                   
Min Period        n/a     BUFG/I              n/a            2.155     1.667   -0.489   BUFGCTRL_X0Y17   RunClocks/inst/clkout2_buf/I          
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249     1.667   0.418    MMCME2_ADV_X1Y2  RunClocks/inst/mmcm_adv_inst/CLKOUT1  
Min Period        n/a     FDRE/C              n/a            1.000     1.667   0.667    SLICE_X1Y85      PWM/Counter_reg[0]/C                  
Min Period        n/a     FDRE/C              n/a            1.000     1.667   0.667    SLICE_X3Y87      PWM/Counter_reg[10]/C                 
Min Period        n/a     FDRE/C              n/a            1.000     1.667   0.667    SLICE_X3Y87      PWM/Counter_reg[11]/C                 
Min Period        n/a     FDRE/C              n/a            1.000     1.667   0.667    SLICE_X3Y87      PWM/Counter_reg[1]/C                  
Min Period        n/a     FDRE/C              n/a            1.000     1.667   0.667    SLICE_X1Y86      PWM/Counter_reg[2]/C                  
Min Period        n/a     FDRE/C              n/a            1.000     1.667   0.667    SLICE_X1Y85      PWM/Counter_reg[3]/C                  
Min Period        n/a     FDRE/C              n/a            1.000     1.667   0.667    SLICE_X1Y87      PWM/Counter_reg[4]/C                  
Min Period        n/a     FDRE/C              n/a            1.000     1.667   0.667    SLICE_X1Y87      PWM/Counter_reg[5]/C                  
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   1.667   211.693  MMCME2_ADV_X1Y2  RunClocks/inst/mmcm_adv_inst/CLKOUT1  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     0.833   0.333    SLICE_X3Y87      PWM/Counter_reg[10]/C                 
Low Pulse Width   Fast    FDRE/C              n/a            0.500     0.833   0.333    SLICE_X3Y87      PWM/Counter_reg[11]/C                 
Low Pulse Width   Fast    FDRE/C              n/a            0.500     0.833   0.333    SLICE_X3Y87      PWM/Counter_reg[1]/C                  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     0.833   0.333    SLICE_X1Y87      PWM/Counter_reg[4]/C                  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     0.833   0.333    SLICE_X1Y87      PWM/Counter_reg[5]/C                  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     0.833   0.333    SLICE_X3Y87      PWM/Counter_reg[9]/C                  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     0.833   0.333    SLICE_X1Y85      PWM/Counter_reg[0]/C                  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     0.833   0.333    SLICE_X1Y86      PWM/Counter_reg[2]/C                  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     0.833   0.333    SLICE_X1Y85      PWM/Counter_reg[3]/C                  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     0.833   0.333    SLICE_X2Y86      PWM/Counter_reg[6]/C                  
High Pulse Width  Slow    FDRE/C              n/a            0.500     0.833   0.333    SLICE_X1Y85      PWM/Counter_reg[0]/C                  
High Pulse Width  Slow    FDRE/C              n/a            0.500     0.833   0.333    SLICE_X3Y87      PWM/Counter_reg[10]/C                 
High Pulse Width  Slow    FDRE/C              n/a            0.500     0.833   0.333    SLICE_X3Y87      PWM/Counter_reg[11]/C                 
High Pulse Width  Slow    FDRE/C              n/a            0.500     0.833   0.333    SLICE_X3Y87      PWM/Counter_reg[1]/C                  
High Pulse Width  Slow    FDRE/C              n/a            0.500     0.833   0.333    SLICE_X1Y86      PWM/Counter_reg[2]/C                  
High Pulse Width  Slow    FDRE/C              n/a            0.500     0.833   0.333    SLICE_X1Y85      PWM/Counter_reg[3]/C                  
High Pulse Width  Slow    FDRE/C              n/a            0.500     0.833   0.333    SLICE_X1Y87      PWM/Counter_reg[4]/C                  
High Pulse Width  Slow    FDRE/C              n/a            0.500     0.833   0.333    SLICE_X1Y87      PWM/Counter_reg[5]/C                  
High Pulse Width  Slow    FDRE/C              n/a            0.500     0.833   0.333    SLICE_X2Y86      PWM/Counter_reg[6]/C                  
High Pulse Width  Slow    FDRE/C              n/a            0.500     0.833   0.333    SLICE_X1Y86      PWM/Counter_reg[7]/C                  



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Clock
  To Clock:  clkfbout_Clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Clock
Waveform:           { 0 5 }
Period:             10.000
Sources:            { RunClocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                    
Min Period  n/a     BUFG/I               n/a            2.155     10.000  7.845    BUFGCTRL_X0Y18   RunClocks/inst/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y2  RunClocks/inst/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y2  RunClocks/inst/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   10.000  90.000   MMCME2_ADV_X1Y2  RunClocks/inst/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y2  RunClocks/inst/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  Clock100MHz_Clock
  To Clock:  PWMClock_Clock

Setup :           12  Failing Endpoints,  Worst Slack       -0.662ns,  Total Violation       -6.654ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.662ns  (required time - arrival time)
  Source:                 CellRAMShit/DataOut_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWMData_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             PWMClock_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (PWMClock_Clock rise@1.667ns - Clock100MHz_Clock rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.456ns (24.454%)  route 1.409ns (75.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 0.246 - 1.667 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         1.720    -0.820    CellRAMShit/Clock100MHz
    SLICE_X3Y85                                                       r  CellRAMShit/DataOut_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  CellRAMShit/DataOut_reg[10]/Q
                         net (fo=1, routed)           1.409     1.045    DataOut[10]
    SLICE_X3Y86          FDRE                                         r  PWMData_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock PWMClock_Clock rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  SystemClock
                         net (fo=0)                   0.000     1.667    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.240    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    -2.847 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    -1.445    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.354 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          1.600     0.246    PWMClock
    SLICE_X3Y86                                                       r  PWMData_reg[10]/C
                         clock pessimism              0.402     0.649    
                         clock uncertainty           -0.204     0.445    
    SLICE_X3Y86          FDRE (Setup_fdre_C_D)       -0.062     0.383    PWMData_reg[10]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                 -0.662    

Slack (VIOLATED) :        -0.600ns  (required time - arrival time)
  Source:                 CellRAMShit/DataOut_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWMData_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             PWMClock_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (PWMClock_Clock rise@1.667ns - Clock100MHz_Clock rise@0.000ns)
  Data Path Delay:        1.825ns  (logic 0.456ns (24.987%)  route 1.369ns (75.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 0.246 - 1.667 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         1.720    -0.820    CellRAMShit/Clock100MHz
    SLICE_X3Y85                                                       r  CellRAMShit/DataOut_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  CellRAMShit/DataOut_reg[9]/Q
                         net (fo=1, routed)           1.369     1.005    DataOut[9]
    SLICE_X3Y86          FDRE                                         r  PWMData_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PWMClock_Clock rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  SystemClock
                         net (fo=0)                   0.000     1.667    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.240    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    -2.847 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    -1.445    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.354 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          1.600     0.246    PWMClock
    SLICE_X3Y86                                                       r  PWMData_reg[9]/C
                         clock pessimism              0.402     0.649    
                         clock uncertainty           -0.204     0.445    
    SLICE_X3Y86          FDRE (Setup_fdre_C_D)       -0.040     0.405    PWMData_reg[9]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                 -0.600    

Slack (VIOLATED) :        -0.589ns  (required time - arrival time)
  Source:                 CellRAMShit/DataOut_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWMData_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             PWMClock_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (PWMClock_Clock rise@1.667ns - Clock100MHz_Clock rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.456ns (25.179%)  route 1.355ns (74.821%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 0.246 - 1.667 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         1.720    -0.820    CellRAMShit/Clock100MHz
    SLICE_X3Y85                                                       r  CellRAMShit/DataOut_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  CellRAMShit/DataOut_reg[11]/Q
                         net (fo=1, routed)           1.355     0.991    DataOut[11]
    SLICE_X3Y86          FDRE                                         r  PWMData_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock PWMClock_Clock rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  SystemClock
                         net (fo=0)                   0.000     1.667    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.240    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    -2.847 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    -1.445    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.354 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          1.600     0.246    PWMClock
    SLICE_X3Y86                                                       r  PWMData_reg[11]/C
                         clock pessimism              0.402     0.649    
                         clock uncertainty           -0.204     0.445    
    SLICE_X3Y86          FDRE (Setup_fdre_C_D)       -0.043     0.402    PWMData_reg[11]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.991    
  -------------------------------------------------------------------
                         slack                                 -0.589    

Slack (VIOLATED) :        -0.571ns  (required time - arrival time)
  Source:                 CellRAMShit/DataOut_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWMData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             PWMClock_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (PWMClock_Clock rise@1.667ns - Clock100MHz_Clock rise@0.000ns)
  Data Path Delay:        1.808ns  (logic 0.456ns (25.221%)  route 1.352ns (74.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 0.246 - 1.667 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         1.720    -0.820    CellRAMShit/Clock100MHz
    SLICE_X4Y87                                                       r  CellRAMShit/DataOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  CellRAMShit/DataOut_reg[3]/Q
                         net (fo=1, routed)           1.352     0.988    DataOut[3]
    SLICE_X2Y85          FDRE                                         r  PWMData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PWMClock_Clock rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  SystemClock
                         net (fo=0)                   0.000     1.667    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.240    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    -2.847 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    -1.445    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.354 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          1.600     0.246    PWMClock
    SLICE_X2Y85                                                       r  PWMData_reg[3]/C
                         clock pessimism              0.402     0.649    
                         clock uncertainty           -0.204     0.445    
    SLICE_X2Y85          FDRE (Setup_fdre_C_D)       -0.028     0.417    PWMData_reg[3]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.988    
  -------------------------------------------------------------------
                         slack                                 -0.571    

Slack (VIOLATED) :        -0.567ns  (required time - arrival time)
  Source:                 CellRAMShit/DataOut_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWMData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             PWMClock_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (PWMClock_Clock rise@1.667ns - Clock100MHz_Clock rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.456ns (25.299%)  route 1.346ns (74.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 0.246 - 1.667 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         1.718    -0.822    CellRAMShit/Clock100MHz
    SLICE_X1Y84                                                       r  CellRAMShit/DataOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.456    -0.366 r  CellRAMShit/DataOut_reg[1]/Q
                         net (fo=1, routed)           1.346     0.981    DataOut[1]
    SLICE_X2Y85          FDRE                                         r  PWMData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PWMClock_Clock rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  SystemClock
                         net (fo=0)                   0.000     1.667    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.240    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    -2.847 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    -1.445    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.354 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          1.600     0.246    PWMClock
    SLICE_X2Y85                                                       r  PWMData_reg[1]/C
                         clock pessimism              0.402     0.649    
                         clock uncertainty           -0.204     0.445    
    SLICE_X2Y85          FDRE (Setup_fdre_C_D)       -0.031     0.414    PWMData_reg[1]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.981    
  -------------------------------------------------------------------
                         slack                                 -0.567    

Slack (VIOLATED) :        -0.562ns  (required time - arrival time)
  Source:                 CellRAMShit/DataOut_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWMData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             PWMClock_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (PWMClock_Clock rise@1.667ns - Clock100MHz_Clock rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 0.456ns (26.300%)  route 1.278ns (73.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 0.246 - 1.667 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         1.720    -0.820    CellRAMShit/Clock100MHz
    SLICE_X3Y85                                                       r  CellRAMShit/DataOut_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456    -0.364 r  CellRAMShit/DataOut_reg[6]/Q
                         net (fo=1, routed)           1.278     0.914    DataOut[6]
    SLICE_X3Y86          FDRE                                         r  PWMData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PWMClock_Clock rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  SystemClock
                         net (fo=0)                   0.000     1.667    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.240    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    -2.847 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    -1.445    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.354 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          1.600     0.246    PWMClock
    SLICE_X3Y86                                                       r  PWMData_reg[6]/C
                         clock pessimism              0.402     0.649    
                         clock uncertainty           -0.204     0.445    
    SLICE_X3Y86          FDRE (Setup_fdre_C_D)       -0.093     0.352    PWMData_reg[6]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.914    
  -------------------------------------------------------------------
                         slack                                 -0.562    

Slack (VIOLATED) :        -0.539ns  (required time - arrival time)
  Source:                 CellRAMShit/DataOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWMData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             PWMClock_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (PWMClock_Clock rise@1.667ns - Clock100MHz_Clock rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.456ns (25.937%)  route 1.302ns (74.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 0.246 - 1.667 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         1.719    -0.821    CellRAMShit/Clock100MHz
    SLICE_X4Y86                                                       r  CellRAMShit/DataOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.365 r  CellRAMShit/DataOut_reg[0]/Q
                         net (fo=1, routed)           1.302     0.937    DataOut[0]
    SLICE_X3Y86          FDRE                                         r  PWMData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PWMClock_Clock rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  SystemClock
                         net (fo=0)                   0.000     1.667    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.240    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    -2.847 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    -1.445    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.354 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          1.600     0.246    PWMClock
    SLICE_X3Y86                                                       r  PWMData_reg[0]/C
                         clock pessimism              0.402     0.649    
                         clock uncertainty           -0.204     0.445    
    SLICE_X3Y86          FDRE (Setup_fdre_C_D)       -0.047     0.398    PWMData_reg[0]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.937    
  -------------------------------------------------------------------
                         slack                                 -0.539    

Slack (VIOLATED) :        -0.529ns  (required time - arrival time)
  Source:                 CellRAMShit/DataOut_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWMData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             PWMClock_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (PWMClock_Clock rise@1.667ns - Clock100MHz_Clock rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.456ns (26.792%)  route 1.246ns (73.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 0.246 - 1.667 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         1.719    -0.821    CellRAMShit/Clock100MHz
    SLICE_X4Y86                                                       r  CellRAMShit/DataOut_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.365 r  CellRAMShit/DataOut_reg[7]/Q
                         net (fo=1, routed)           1.246     0.881    DataOut[7]
    SLICE_X3Y86          FDRE                                         r  PWMData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PWMClock_Clock rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  SystemClock
                         net (fo=0)                   0.000     1.667    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.240    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    -2.847 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    -1.445    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.354 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          1.600     0.246    PWMClock
    SLICE_X3Y86                                                       r  PWMData_reg[7]/C
                         clock pessimism              0.402     0.649    
                         clock uncertainty           -0.204     0.445    
    SLICE_X3Y86          FDRE (Setup_fdre_C_D)       -0.093     0.352    PWMData_reg[7]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.881    
  -------------------------------------------------------------------
                         slack                                 -0.529    

Slack (VIOLATED) :        -0.526ns  (required time - arrival time)
  Source:                 CellRAMShit/DataOut_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWMData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             PWMClock_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (PWMClock_Clock rise@1.667ns - Clock100MHz_Clock rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.456ns (26.854%)  route 1.242ns (73.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 0.246 - 1.667 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         1.718    -0.822    CellRAMShit/Clock100MHz
    SLICE_X3Y84                                                       r  CellRAMShit/DataOut_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.456    -0.366 r  CellRAMShit/DataOut_reg[5]/Q
                         net (fo=1, routed)           1.242     0.876    DataOut[5]
    SLICE_X3Y86          FDRE                                         r  PWMData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PWMClock_Clock rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  SystemClock
                         net (fo=0)                   0.000     1.667    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.240    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    -2.847 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    -1.445    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.354 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          1.600     0.246    PWMClock
    SLICE_X3Y86                                                       r  PWMData_reg[5]/C
                         clock pessimism              0.402     0.649    
                         clock uncertainty           -0.204     0.445    
    SLICE_X3Y86          FDRE (Setup_fdre_C_D)       -0.095     0.350    PWMData_reg[5]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.876    
  -------------------------------------------------------------------
                         slack                                 -0.526    

Slack (VIOLATED) :        -0.515ns  (required time - arrival time)
  Source:                 CellRAMShit/DataOut_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWMData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             PWMClock_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (PWMClock_Clock rise@1.667ns - Clock100MHz_Clock rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.456ns (27.006%)  route 1.233ns (72.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 0.246 - 1.667 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         1.719    -0.821    CellRAMShit/Clock100MHz
    SLICE_X4Y86                                                       r  CellRAMShit/DataOut_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.456    -0.365 r  CellRAMShit/DataOut_reg[8]/Q
                         net (fo=1, routed)           1.233     0.868    DataOut[8]
    SLICE_X3Y86          FDRE                                         r  PWMData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PWMClock_Clock rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  SystemClock
                         net (fo=0)                   0.000     1.667    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.240    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    -2.847 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    -1.445    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -1.354 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          1.600     0.246    PWMClock
    SLICE_X3Y86                                                       r  PWMData_reg[8]/C
                         clock pessimism              0.402     0.649    
                         clock uncertainty           -0.204     0.445    
    SLICE_X3Y86          FDRE (Setup_fdre_C_D)       -0.092     0.353    PWMData_reg[8]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.868    
  -------------------------------------------------------------------
                         slack                                 -0.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 CellRAMShit/DataOut_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWMData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             PWMClock_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PWMClock_Clock rise@0.000ns - Clock100MHz_Clock rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.141ns (20.180%)  route 0.558ns (79.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         0.600    -0.564    CellRAMShit/Clock100MHz
    SLICE_X1Y84                                                       r  CellRAMShit/DataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  CellRAMShit/DataOut_reg[2]/Q
                         net (fo=1, routed)           0.558     0.134    DataOut[2]
    SLICE_X2Y85          FDRE                                         r  PWMData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PWMClock_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          0.872    -0.801    PWMClock
    SLICE_X2Y85                                                       r  PWMData_reg[2]/C
                         clock pessimism              0.547    -0.255    
                         clock uncertainty            0.204    -0.051    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.052     0.001    PWMData_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 CellRAMShit/DataOut_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWMData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             PWMClock_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PWMClock_Clock rise@0.000ns - Clock100MHz_Clock rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.141ns (20.264%)  route 0.555ns (79.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         0.600    -0.564    CellRAMShit/Clock100MHz
    SLICE_X3Y85                                                       r  CellRAMShit/DataOut_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  CellRAMShit/DataOut_reg[6]/Q
                         net (fo=1, routed)           0.555     0.132    DataOut[6]
    SLICE_X3Y86          FDRE                                         r  PWMData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PWMClock_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          0.872    -0.801    PWMClock
    SLICE_X3Y86                                                       r  PWMData_reg[6]/C
                         clock pessimism              0.547    -0.255    
                         clock uncertainty            0.204    -0.051    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.047    -0.004    PWMData_reg[6]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 CellRAMShit/DataOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWMData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             PWMClock_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PWMClock_Clock rise@0.000ns - Clock100MHz_Clock rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.141ns (19.420%)  route 0.585ns (80.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         0.599    -0.565    CellRAMShit/Clock100MHz
    SLICE_X4Y86                                                       r  CellRAMShit/DataOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  CellRAMShit/DataOut_reg[0]/Q
                         net (fo=1, routed)           0.585     0.161    DataOut[0]
    SLICE_X3Y86          FDRE                                         r  PWMData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PWMClock_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          0.872    -0.801    PWMClock
    SLICE_X3Y86                                                       r  PWMData_reg[0]/C
                         clock pessimism              0.547    -0.255    
                         clock uncertainty            0.204    -0.051    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.075     0.024    PWMData_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 CellRAMShit/DataOut_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWMData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             PWMClock_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PWMClock_Clock rise@0.000ns - Clock100MHz_Clock rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.141ns (19.555%)  route 0.580ns (80.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         0.600    -0.564    CellRAMShit/Clock100MHz
    SLICE_X4Y87                                                       r  CellRAMShit/DataOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  CellRAMShit/DataOut_reg[3]/Q
                         net (fo=1, routed)           0.580     0.157    DataOut[3]
    SLICE_X2Y85          FDRE                                         r  PWMData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PWMClock_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          0.872    -0.801    PWMClock
    SLICE_X2Y85                                                       r  PWMData_reg[3]/C
                         clock pessimism              0.547    -0.255    
                         clock uncertainty            0.204    -0.051    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.063     0.012    PWMData_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 CellRAMShit/DataOut_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWMData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             PWMClock_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PWMClock_Clock rise@0.000ns - Clock100MHz_Clock rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.141ns (20.026%)  route 0.563ns (79.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         0.600    -0.564    CellRAMShit/Clock100MHz
    SLICE_X3Y84                                                       r  CellRAMShit/DataOut_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  CellRAMShit/DataOut_reg[5]/Q
                         net (fo=1, routed)           0.563     0.140    DataOut[5]
    SLICE_X3Y86          FDRE                                         r  PWMData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PWMClock_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          0.872    -0.801    PWMClock
    SLICE_X3Y86                                                       r  PWMData_reg[5]/C
                         clock pessimism              0.547    -0.255    
                         clock uncertainty            0.204    -0.051    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.046    -0.005    PWMData_reg[5]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 CellRAMShit/DataOut_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWMData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             PWMClock_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PWMClock_Clock rise@0.000ns - Clock100MHz_Clock rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.141ns (19.570%)  route 0.579ns (80.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         0.600    -0.564    CellRAMShit/Clock100MHz
    SLICE_X1Y84                                                       r  CellRAMShit/DataOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  CellRAMShit/DataOut_reg[1]/Q
                         net (fo=1, routed)           0.579     0.156    DataOut[1]
    SLICE_X2Y85          FDRE                                         r  PWMData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PWMClock_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          0.872    -0.801    PWMClock
    SLICE_X2Y85                                                       r  PWMData_reg[1]/C
                         clock pessimism              0.547    -0.255    
                         clock uncertainty            0.204    -0.051    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.059     0.008    PWMData_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 CellRAMShit/DataOut_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWMData_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             PWMClock_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PWMClock_Clock rise@0.000ns - Clock100MHz_Clock rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.141ns (19.079%)  route 0.598ns (80.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         0.600    -0.564    CellRAMShit/Clock100MHz
    SLICE_X3Y85                                                       r  CellRAMShit/DataOut_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  CellRAMShit/DataOut_reg[11]/Q
                         net (fo=1, routed)           0.598     0.175    DataOut[11]
    SLICE_X3Y86          FDRE                                         r  PWMData_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock PWMClock_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          0.872    -0.801    PWMClock
    SLICE_X3Y86                                                       r  PWMData_reg[11]/C
                         clock pessimism              0.547    -0.255    
                         clock uncertainty            0.204    -0.051    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.076     0.025    PWMData_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 CellRAMShit/DataOut_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWMData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             PWMClock_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PWMClock_Clock rise@0.000ns - Clock100MHz_Clock rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.141ns (19.584%)  route 0.579ns (80.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         0.599    -0.565    CellRAMShit/Clock100MHz
    SLICE_X4Y86                                                       r  CellRAMShit/DataOut_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  CellRAMShit/DataOut_reg[7]/Q
                         net (fo=1, routed)           0.579     0.155    DataOut[7]
    SLICE_X3Y86          FDRE                                         r  PWMData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PWMClock_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          0.872    -0.801    PWMClock
    SLICE_X3Y86                                                       r  PWMData_reg[7]/C
                         clock pessimism              0.547    -0.255    
                         clock uncertainty            0.204    -0.051    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.047    -0.004    PWMData_reg[7]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 CellRAMShit/DataOut_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWMData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             PWMClock_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PWMClock_Clock rise@0.000ns - Clock100MHz_Clock rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.141ns (19.328%)  route 0.589ns (80.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         0.599    -0.565    CellRAMShit/Clock100MHz
    SLICE_X4Y86                                                       r  CellRAMShit/DataOut_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  CellRAMShit/DataOut_reg[8]/Q
                         net (fo=1, routed)           0.589     0.164    DataOut[8]
    SLICE_X3Y86          FDRE                                         r  PWMData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PWMClock_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          0.872    -0.801    PWMClock
    SLICE_X3Y86                                                       r  PWMData_reg[8]/C
                         clock pessimism              0.547    -0.255    
                         clock uncertainty            0.204    -0.051    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.047    -0.004    PWMData_reg[8]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 CellRAMShit/DataOut_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by Clock100MHz_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWMData_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by PWMClock_Clock  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             PWMClock_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PWMClock_Clock rise@0.000ns - Clock100MHz_Clock rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.141ns (18.413%)  route 0.625ns (81.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock100MHz_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  RunClocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    RunClocks/inst/Clock100MHz_Clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  RunClocks/inst/clkout1_buf/O
                         net (fo=142, routed)         0.600    -0.564    CellRAMShit/Clock100MHz
    SLICE_X3Y85                                                       r  CellRAMShit/DataOut_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  CellRAMShit/DataOut_reg[10]/Q
                         net (fo=1, routed)           0.625     0.201    DataOut[10]
    SLICE_X3Y86          FDRE                                         r  PWMData_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock PWMClock_Clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SystemClock
                         net (fo=0)                   0.000     0.000    RunClocks/inst/CLK_IN1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  RunClocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    RunClocks/inst/CLK_IN1_Clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  RunClocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    RunClocks/inst/PWMClock_Clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  RunClocks/inst/clkout2_buf/O
                         net (fo=24, routed)          0.872    -0.801    PWMClock
    SLICE_X3Y86                                                       r  PWMData_reg[10]/C
                         clock pessimism              0.547    -0.255    
                         clock uncertainty            0.204    -0.051    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.071     0.020    PWMData_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.182    





