{
    "DESIGN_NAME": "core",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 10.0,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 500 500",
    "DESIGN_IS_CORE": true,
    "FP_PDN_MULTILAYER": true
}
