# Generated by Yosys 0.13+3 (git sha1 61324cf55, clang 11.1.0-++20211011094159+1fdec59bffc1-1~exp1~20211011214614.8 -O3 -DNDEBUG -fPIC)

.model unconnected
.inputs a[0] a[1] a[2] a[3] b[0] b[1] b[2] b[3] b[4] b[5] b[6] b[7]
.outputs o[0] o[1] o[2] o[3] o[4] o[5] o[6] o[7]
.names $false
.names $true
1
.names $undef
.subckt dsp a[0]=a[0] a[1]=a[1] a[2]=a[2] a[3]=a[3] b[0]=b[0] b[1]=b[1] b[2]=b[2] b[3]=b[3] b[4]=b[4] b[5]=b[5] b[6]=b[6] b[7]=b[7] out[0]=o[0] out[1]=o[1] out[2]=o[2] out[3]=o[3] out[4]=o[4] out[5]=o[5] out[6]=o[6] out[7]=o[7]
.cname inst
.end
