Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SIPISOALU
Version: F-2011.09-SP3
Date   : Fri Apr 23 17:50:51 2021
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: control/CURRENT_STATE_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: control/CURRENT_STATE_reg[1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SIPISOALU          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  control/CURRENT_STATE_reg[1]/CK (DFFR_X1)               0.00       0.00 r
  control/CURRENT_STATE_reg[1]/Q (DFFR_X1)                0.11       0.11 r
  control/U89/ZN (AND4_X1)                                0.07       0.18 r
  control/U18/ZN (INV_X1)                                 0.02       0.20 f
  control/U9/ZN (OR2_X1)                                  0.05       0.25 f
  control/U91/ZN (AND2_X1)                                0.04       0.29 f
  control/U4/ZN (OR2_X1)                                  0.05       0.34 f
  control/U76/ZN (NAND2_X1)                               0.03       0.37 r
  control/U78/ZN (OR2_X1)                                 0.03       0.40 r
  control/CURRENT_STATE_reg[1]/D (DFFR_X1)                0.01       0.41 r
  data arrival time                                                  0.41

  clock CLK (rise edge)                                   0.44       0.44
  clock network delay (ideal)                             0.00       0.44
  control/CURRENT_STATE_reg[1]/CK (DFFR_X1)               0.00       0.44 r
  library setup time                                     -0.03       0.41
  data required time                                                 0.41
  --------------------------------------------------------------------------
  data required time                                                 0.41
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
