Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 94413ddf38c945fc9ff03aa0f06a71bf --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AWS_aes_top_tb_behav xil_defaultlib.AWS_aes_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'o_addr' [F:/vivado/shiyan/AWS_aes3/zhuchengxu/AWS_aes/AWS_aes.srcs/sources_1/new/AWS_aes_top.v:131]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
