\hypertarget{struct_r_t_c___type_def}{}\section{R\+T\+C\+\_\+\+Type\+Def Struct Reference}
\label{struct_r_t_c___type_def}\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}


Real-\/\+Time Clock.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a63d179b7a36a715dce7203858d3be132}{TR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{I\+SR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_ac9b4c6c5b29f3461ce3f875eea69f35b}{P\+R\+ER}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_ac5b3c8be61045a304d3076d4714d29f2}{W\+U\+TR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_ab97f3e9584dda705dc10a5f4c5f6e636}{C\+A\+L\+I\+BR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_ac005b1a5bc52634d5a34578cc9d2c3f6}{A\+L\+R\+M\+AR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a4e513deb9f58a138ad9f317cc5a3555d}{A\+L\+R\+M\+BR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a6204786b050eb135fabb15784698e86e}{W\+PR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a8a868e5e76b52ced04c536be3dee08ec}{S\+SR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a2372c05a6c5508e0a9adada793f68b4f}{S\+H\+I\+F\+TR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a042059c8b4168681d6aecf30211dd7b8}{T\+S\+TR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_abeb6fb580a8fd128182aa9ba2738ac2c}{T\+S\+DR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a1d6c2bc4c067d6a64ef30d16a5925796}{T\+S\+S\+SR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a2ce7c3842792c506635bb87a21588b58}{C\+A\+LR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a14d03244a7fda1d94b51ae9ed144ca12}{T\+A\+F\+CR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a61282fa74cede526af85fd9d20513646}{A\+L\+R\+M\+A\+S\+SR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a4ef7499da5d5beb1cfc81f7be057a7b2}{A\+L\+R\+M\+B\+S\+SR}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a6be3d40baea405ecaf6b38462357dac0}{R\+E\+S\+E\+R\+V\+E\+D7}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a4808ec597e5a5fefd8a83a9127dd1aec}{B\+K\+P0R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_af85290529fb82acef7c9fcea3718346c}{B\+K\+P1R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_aaa251a80daa57ad0bd7db75cb3b9cdec}{B\+K\+P2R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a0b1eeda834c3cfd4d2c67f242f7b2a1c}{B\+K\+P3R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_ab13e106cc2eca92d1f4022df3bfdbcd7}{B\+K\+P4R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_ab6bed862c0d0476ff4f89f7b9bf3e130}{B\+K\+P5R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a1d854d2d7f0452f4c90035952b92d2ba}{B\+K\+P6R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf}{B\+K\+P7R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_ac1085f6aae54b353c30871fe90c59851}{B\+K\+P8R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a6c33564df6eaf97400e0457dde9b14ef}{B\+K\+P9R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_aade2881a3e408bfd106b27f78bbbcfc9}{B\+K\+P10R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_ac66d5e2d3459cff89794c47dbc8f7228}{B\+K\+P11R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a6f7eee5ae8a32c07f9c8fe14281bdaf3}{B\+K\+P12R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a6ed4c3a0d4588a75078e9f8e376b4d06}{B\+K\+P13R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_ac60f13e6619724747e61cfbff55b9fab}{B\+K\+P14R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_afafaddc3a983eb71332b7526d82191ad}{B\+K\+P15R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_ad2f2eb2fb4b93e21515b10e920e719b6}{B\+K\+P16R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a2842aa523df62f3508316eb3b2e08f4e}{B\+K\+P17R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a640ccb2ccfb6316b88c070362dc29339}{B\+K\+P18R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a4ec1dd54d976989b7c9e59fb14d974fb}{B\+K\+P19R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Real-\/\+Time Clock. 

Definition at line 766 of file stm32f4xx.\+h.



\subsection{Field Documentation}
\mbox{\Hypertarget{struct_r_t_c___type_def_ac005b1a5bc52634d5a34578cc9d2c3f6}\label{struct_r_t_c___type_def_ac005b1a5bc52634d5a34578cc9d2c3f6}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!A\+L\+R\+M\+AR@{A\+L\+R\+M\+AR}}
\index{A\+L\+R\+M\+AR@{A\+L\+R\+M\+AR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{A\+L\+R\+M\+AR}{ALRMAR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t A\+L\+R\+M\+AR}

R\+TC alarm A register, Address offset\+: 0x1C 

Definition at line 775 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_a61282fa74cede526af85fd9d20513646}\label{struct_r_t_c___type_def_a61282fa74cede526af85fd9d20513646}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!A\+L\+R\+M\+A\+S\+SR@{A\+L\+R\+M\+A\+S\+SR}}
\index{A\+L\+R\+M\+A\+S\+SR@{A\+L\+R\+M\+A\+S\+SR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{A\+L\+R\+M\+A\+S\+SR}{ALRMASSR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t A\+L\+R\+M\+A\+S\+SR}

R\+TC alarm A sub second register, Address offset\+: 0x44 

Definition at line 785 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_a4e513deb9f58a138ad9f317cc5a3555d}\label{struct_r_t_c___type_def_a4e513deb9f58a138ad9f317cc5a3555d}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!A\+L\+R\+M\+BR@{A\+L\+R\+M\+BR}}
\index{A\+L\+R\+M\+BR@{A\+L\+R\+M\+BR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{A\+L\+R\+M\+BR}{ALRMBR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t A\+L\+R\+M\+BR}

R\+TC alarm B register, Address offset\+: 0x20 

Definition at line 776 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_a4ef7499da5d5beb1cfc81f7be057a7b2}\label{struct_r_t_c___type_def_a4ef7499da5d5beb1cfc81f7be057a7b2}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!A\+L\+R\+M\+B\+S\+SR@{A\+L\+R\+M\+B\+S\+SR}}
\index{A\+L\+R\+M\+B\+S\+SR@{A\+L\+R\+M\+B\+S\+SR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{A\+L\+R\+M\+B\+S\+SR}{ALRMBSSR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t A\+L\+R\+M\+B\+S\+SR}

R\+TC alarm B sub second register, Address offset\+: 0x48 

Definition at line 786 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_a4808ec597e5a5fefd8a83a9127dd1aec}\label{struct_r_t_c___type_def_a4808ec597e5a5fefd8a83a9127dd1aec}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P0R@{B\+K\+P0R}}
\index{B\+K\+P0R@{B\+K\+P0R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{B\+K\+P0R}{BKP0R}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t B\+K\+P0R}

R\+TC backup register 1, Address offset\+: 0x50 

Definition at line 788 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_aade2881a3e408bfd106b27f78bbbcfc9}\label{struct_r_t_c___type_def_aade2881a3e408bfd106b27f78bbbcfc9}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P10R@{B\+K\+P10R}}
\index{B\+K\+P10R@{B\+K\+P10R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{B\+K\+P10R}{BKP10R}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t B\+K\+P10R}

R\+TC backup register 10, Address offset\+: 0x78 

Definition at line 798 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_ac66d5e2d3459cff89794c47dbc8f7228}\label{struct_r_t_c___type_def_ac66d5e2d3459cff89794c47dbc8f7228}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P11R@{B\+K\+P11R}}
\index{B\+K\+P11R@{B\+K\+P11R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{B\+K\+P11R}{BKP11R}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t B\+K\+P11R}

R\+TC backup register 11, Address offset\+: 0x7C 

Definition at line 799 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_a6f7eee5ae8a32c07f9c8fe14281bdaf3}\label{struct_r_t_c___type_def_a6f7eee5ae8a32c07f9c8fe14281bdaf3}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P12R@{B\+K\+P12R}}
\index{B\+K\+P12R@{B\+K\+P12R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{B\+K\+P12R}{BKP12R}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t B\+K\+P12R}

R\+TC backup register 12, Address offset\+: 0x80 

Definition at line 800 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_a6ed4c3a0d4588a75078e9f8e376b4d06}\label{struct_r_t_c___type_def_a6ed4c3a0d4588a75078e9f8e376b4d06}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P13R@{B\+K\+P13R}}
\index{B\+K\+P13R@{B\+K\+P13R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{B\+K\+P13R}{BKP13R}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t B\+K\+P13R}

R\+TC backup register 13, Address offset\+: 0x84 

Definition at line 801 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_ac60f13e6619724747e61cfbff55b9fab}\label{struct_r_t_c___type_def_ac60f13e6619724747e61cfbff55b9fab}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P14R@{B\+K\+P14R}}
\index{B\+K\+P14R@{B\+K\+P14R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{B\+K\+P14R}{BKP14R}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t B\+K\+P14R}

R\+TC backup register 14, Address offset\+: 0x88 

Definition at line 802 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_afafaddc3a983eb71332b7526d82191ad}\label{struct_r_t_c___type_def_afafaddc3a983eb71332b7526d82191ad}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P15R@{B\+K\+P15R}}
\index{B\+K\+P15R@{B\+K\+P15R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{B\+K\+P15R}{BKP15R}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t B\+K\+P15R}

R\+TC backup register 15, Address offset\+: 0x8C 

Definition at line 803 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_ad2f2eb2fb4b93e21515b10e920e719b6}\label{struct_r_t_c___type_def_ad2f2eb2fb4b93e21515b10e920e719b6}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P16R@{B\+K\+P16R}}
\index{B\+K\+P16R@{B\+K\+P16R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{B\+K\+P16R}{BKP16R}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t B\+K\+P16R}

R\+TC backup register 16, Address offset\+: 0x90 

Definition at line 804 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_a2842aa523df62f3508316eb3b2e08f4e}\label{struct_r_t_c___type_def_a2842aa523df62f3508316eb3b2e08f4e}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P17R@{B\+K\+P17R}}
\index{B\+K\+P17R@{B\+K\+P17R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{B\+K\+P17R}{BKP17R}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t B\+K\+P17R}

R\+TC backup register 17, Address offset\+: 0x94 

Definition at line 805 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_a640ccb2ccfb6316b88c070362dc29339}\label{struct_r_t_c___type_def_a640ccb2ccfb6316b88c070362dc29339}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P18R@{B\+K\+P18R}}
\index{B\+K\+P18R@{B\+K\+P18R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{B\+K\+P18R}{BKP18R}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t B\+K\+P18R}

R\+TC backup register 18, Address offset\+: 0x98 

Definition at line 806 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_a4ec1dd54d976989b7c9e59fb14d974fb}\label{struct_r_t_c___type_def_a4ec1dd54d976989b7c9e59fb14d974fb}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P19R@{B\+K\+P19R}}
\index{B\+K\+P19R@{B\+K\+P19R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{B\+K\+P19R}{BKP19R}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t B\+K\+P19R}

R\+TC backup register 19, Address offset\+: 0x9C 

Definition at line 807 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_af85290529fb82acef7c9fcea3718346c}\label{struct_r_t_c___type_def_af85290529fb82acef7c9fcea3718346c}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P1R@{B\+K\+P1R}}
\index{B\+K\+P1R@{B\+K\+P1R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{B\+K\+P1R}{BKP1R}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t B\+K\+P1R}

R\+TC backup register 1, Address offset\+: 0x54 

Definition at line 789 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_aaa251a80daa57ad0bd7db75cb3b9cdec}\label{struct_r_t_c___type_def_aaa251a80daa57ad0bd7db75cb3b9cdec}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P2R@{B\+K\+P2R}}
\index{B\+K\+P2R@{B\+K\+P2R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{B\+K\+P2R}{BKP2R}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t B\+K\+P2R}

R\+TC backup register 2, Address offset\+: 0x58 

Definition at line 790 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_a0b1eeda834c3cfd4d2c67f242f7b2a1c}\label{struct_r_t_c___type_def_a0b1eeda834c3cfd4d2c67f242f7b2a1c}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P3R@{B\+K\+P3R}}
\index{B\+K\+P3R@{B\+K\+P3R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{B\+K\+P3R}{BKP3R}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t B\+K\+P3R}

R\+TC backup register 3, Address offset\+: 0x5C 

Definition at line 791 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_ab13e106cc2eca92d1f4022df3bfdbcd7}\label{struct_r_t_c___type_def_ab13e106cc2eca92d1f4022df3bfdbcd7}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P4R@{B\+K\+P4R}}
\index{B\+K\+P4R@{B\+K\+P4R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{B\+K\+P4R}{BKP4R}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t B\+K\+P4R}

R\+TC backup register 4, Address offset\+: 0x60 

Definition at line 792 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_ab6bed862c0d0476ff4f89f7b9bf3e130}\label{struct_r_t_c___type_def_ab6bed862c0d0476ff4f89f7b9bf3e130}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P5R@{B\+K\+P5R}}
\index{B\+K\+P5R@{B\+K\+P5R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{B\+K\+P5R}{BKP5R}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t B\+K\+P5R}

R\+TC backup register 5, Address offset\+: 0x64 

Definition at line 793 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_a1d854d2d7f0452f4c90035952b92d2ba}\label{struct_r_t_c___type_def_a1d854d2d7f0452f4c90035952b92d2ba}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P6R@{B\+K\+P6R}}
\index{B\+K\+P6R@{B\+K\+P6R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{B\+K\+P6R}{BKP6R}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t B\+K\+P6R}

R\+TC backup register 6, Address offset\+: 0x68 

Definition at line 794 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf}\label{struct_r_t_c___type_def_a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P7R@{B\+K\+P7R}}
\index{B\+K\+P7R@{B\+K\+P7R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{B\+K\+P7R}{BKP7R}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t B\+K\+P7R}

R\+TC backup register 7, Address offset\+: 0x6C 

Definition at line 795 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_ac1085f6aae54b353c30871fe90c59851}\label{struct_r_t_c___type_def_ac1085f6aae54b353c30871fe90c59851}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P8R@{B\+K\+P8R}}
\index{B\+K\+P8R@{B\+K\+P8R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{B\+K\+P8R}{BKP8R}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t B\+K\+P8R}

R\+TC backup register 8, Address offset\+: 0x70 

Definition at line 796 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_a6c33564df6eaf97400e0457dde9b14ef}\label{struct_r_t_c___type_def_a6c33564df6eaf97400e0457dde9b14ef}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P9R@{B\+K\+P9R}}
\index{B\+K\+P9R@{B\+K\+P9R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{B\+K\+P9R}{BKP9R}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t B\+K\+P9R}

R\+TC backup register 9, Address offset\+: 0x74 

Definition at line 797 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_ab97f3e9584dda705dc10a5f4c5f6e636}\label{struct_r_t_c___type_def_ab97f3e9584dda705dc10a5f4c5f6e636}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!C\+A\+L\+I\+BR@{C\+A\+L\+I\+BR}}
\index{C\+A\+L\+I\+BR@{C\+A\+L\+I\+BR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+A\+L\+I\+BR}{CALIBR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t C\+A\+L\+I\+BR}

R\+TC calibration register, Address offset\+: 0x18 

Definition at line 774 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_a2ce7c3842792c506635bb87a21588b58}\label{struct_r_t_c___type_def_a2ce7c3842792c506635bb87a21588b58}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!C\+A\+LR@{C\+A\+LR}}
\index{C\+A\+LR@{C\+A\+LR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+A\+LR}{CALR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t C\+A\+LR}

R\+TC calibration register, Address offset\+: 0x3C 

Definition at line 783 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_r_t_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t CR}

R\+TC control register, Address offset\+: 0x08 

Definition at line 770 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}\label{struct_r_t_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t DR}

R\+TC date register, Address offset\+: 0x04 

Definition at line 769 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}\label{struct_r_t_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!I\+SR@{I\+SR}}
\index{I\+SR@{I\+SR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{I\+SR}{ISR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t I\+SR}

R\+TC initialization and status register, Address offset\+: 0x0C 

Definition at line 771 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_ac9b4c6c5b29f3461ce3f875eea69f35b}\label{struct_r_t_c___type_def_ac9b4c6c5b29f3461ce3f875eea69f35b}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!P\+R\+ER@{P\+R\+ER}}
\index{P\+R\+ER@{P\+R\+ER}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{P\+R\+ER}{PRER}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t P\+R\+ER}

R\+TC prescaler register, Address offset\+: 0x10 

Definition at line 772 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_a6be3d40baea405ecaf6b38462357dac0}\label{struct_r_t_c___type_def_a6be3d40baea405ecaf6b38462357dac0}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D7@{R\+E\+S\+E\+R\+V\+E\+D7}}
\index{R\+E\+S\+E\+R\+V\+E\+D7@{R\+E\+S\+E\+R\+V\+E\+D7}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D7}{RESERVED7}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D7}

Reserved, 0x4C 

Definition at line 787 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_a2372c05a6c5508e0a9adada793f68b4f}\label{struct_r_t_c___type_def_a2372c05a6c5508e0a9adada793f68b4f}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!S\+H\+I\+F\+TR@{S\+H\+I\+F\+TR}}
\index{S\+H\+I\+F\+TR@{S\+H\+I\+F\+TR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{S\+H\+I\+F\+TR}{SHIFTR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t S\+H\+I\+F\+TR}

R\+TC shift control register, Address offset\+: 0x2C 

Definition at line 779 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_a8a868e5e76b52ced04c536be3dee08ec}\label{struct_r_t_c___type_def_a8a868e5e76b52ced04c536be3dee08ec}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!S\+SR@{S\+SR}}
\index{S\+SR@{S\+SR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{S\+SR}{SSR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t S\+SR}

R\+TC sub second register, Address offset\+: 0x28 

Definition at line 778 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_a14d03244a7fda1d94b51ae9ed144ca12}\label{struct_r_t_c___type_def_a14d03244a7fda1d94b51ae9ed144ca12}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!T\+A\+F\+CR@{T\+A\+F\+CR}}
\index{T\+A\+F\+CR@{T\+A\+F\+CR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{T\+A\+F\+CR}{TAFCR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t T\+A\+F\+CR}

R\+TC tamper and alternate function configuration register, Address offset\+: 0x40 

Definition at line 784 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_a63d179b7a36a715dce7203858d3be132}\label{struct_r_t_c___type_def_a63d179b7a36a715dce7203858d3be132}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!TR@{TR}}
\index{TR@{TR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{TR}{TR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t TR}

R\+TC time register, Address offset\+: 0x00 

Definition at line 768 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_abeb6fb580a8fd128182aa9ba2738ac2c}\label{struct_r_t_c___type_def_abeb6fb580a8fd128182aa9ba2738ac2c}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!T\+S\+DR@{T\+S\+DR}}
\index{T\+S\+DR@{T\+S\+DR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{T\+S\+DR}{TSDR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t T\+S\+DR}

R\+TC time stamp date register, Address offset\+: 0x34 

Definition at line 781 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_a1d6c2bc4c067d6a64ef30d16a5925796}\label{struct_r_t_c___type_def_a1d6c2bc4c067d6a64ef30d16a5925796}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!T\+S\+S\+SR@{T\+S\+S\+SR}}
\index{T\+S\+S\+SR@{T\+S\+S\+SR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{T\+S\+S\+SR}{TSSSR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t T\+S\+S\+SR}

R\+TC time-\/stamp sub second register, Address offset\+: 0x38 

Definition at line 782 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_a042059c8b4168681d6aecf30211dd7b8}\label{struct_r_t_c___type_def_a042059c8b4168681d6aecf30211dd7b8}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!T\+S\+TR@{T\+S\+TR}}
\index{T\+S\+TR@{T\+S\+TR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{T\+S\+TR}{TSTR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t T\+S\+TR}

R\+TC time stamp time register, Address offset\+: 0x30 

Definition at line 780 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_a6204786b050eb135fabb15784698e86e}\label{struct_r_t_c___type_def_a6204786b050eb135fabb15784698e86e}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!W\+PR@{W\+PR}}
\index{W\+PR@{W\+PR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{W\+PR}{WPR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t W\+PR}

R\+TC write protection register, Address offset\+: 0x24 

Definition at line 777 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_r_t_c___type_def_ac5b3c8be61045a304d3076d4714d29f2}\label{struct_r_t_c___type_def_ac5b3c8be61045a304d3076d4714d29f2}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!W\+U\+TR@{W\+U\+TR}}
\index{W\+U\+TR@{W\+U\+TR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{W\+U\+TR}{WUTR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t W\+U\+TR}

R\+TC wakeup timer register, Address offset\+: 0x14 

Definition at line 773 of file stm32f4xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
