Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Mon Jun 08 17:39:50 2015
| Host         : IT052116 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   173 |
| Minimum Number of register sites lost to control set restrictions |   416 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             494 |          155 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |             629 |          200 |
| Yes          | No                    | No                     |            1630 |          614 |
| Yes          | No                    | Yes                    |              61 |           15 |
| Yes          | Yes                   | No                     |             745 |          236 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                       Clock Signal                                      |                                                                  Enable Signal                                                                 |                                                              Set/Reset Signal                                                             | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                           |                                                                                                                                                | design_1_i/clock_select_0/inst/n_0_clock_gate_i_1                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/p_3_in                                                                                              | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                 |                1 |              1 |
|  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                           |                                                                                                                                                |                                                                                                                                           |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/n_0_Addr_Counters[0].MUXCY_L_I_i_2                                                             |                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push |                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                      |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12     |                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                      | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/O1                                                                                             | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_gpio_clock/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                 | design_1_i/axi_gpio_clock/U0/bus2ip_reset                                                                                                 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/mmcm_drp_inst/n_0_ram_addr[4]_i_2                                                                   | design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/mmcm_drp_inst/n_0_ram_addr[4]_i_1                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/n_0_FSM_sequential_scl_state[3]_i_2                                                                | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                       |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                       | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                | design_1_i/axi_gpio_clock/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/n_0_q_int[0]_i_1__1                                                                         | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/mmcm_drp_inst/n_0_state_count[4]_i_2                                                                | design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/mmcm_drp_inst/n_0_state_count[4]_i_1                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                | design_1_i/axi_gpio_dac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12     | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O3 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O14[0]  |                                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13     |                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13     | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O1 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                | design_1_i/axi_gpio_modes/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_gpio_clock/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O3[0]                                                                | design_1_i/axi_gpio_clock/U0/bus2ip_reset                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                | design_1_i/axi_gpio_abpins/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                     | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O11[0]  |                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                | design_1_i/axi_gpio_pwm/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                    | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_gpio_modes/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[4]_i_1                                                       | design_1_i/axi_gpio_modes/U0/bus2ip_reset                                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_gpio_modes/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O3[0]                                                                | design_1_i/axi_gpio_modes/U0/bus2ip_reset                                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_gpio_modes/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                 | design_1_i/axi_gpio_modes/U0/bus2ip_reset                                                                                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                | design_1_i/axi_gpio_modes/U0/gpio_core_1/Read_Reg_Rst                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                | design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/n_0_ram_clk_config_reg[23][0]                                                                       | design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/mmcm_drp_inst/n_0_ram[38][13]_i_1                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/n_0_ram_clk_config_reg[23][0]                                                                       | design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/mmcm_drp_inst/n_0_ram[37][7]_i_1                                                               |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/n_0_ram_clk_config_reg[23][0]                                                                       | design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/mmcm_drp_inst/n_0_ram[35][7]_i_1                                                               |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/n_0_ram_clk_config_reg[23][0]                                                                       | design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/mmcm_drp_inst/n_0_ram[27][7]_i_1                                                               |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/n_0_ram_clk_config_reg[23][0]                                                                       | design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/mmcm_drp_inst/n_0_ram[33][7]_i_1                                                               |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/n_0_ram_clk_config_reg[23][0]                                                                       | design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/mmcm_drp_inst/n_0_ram[31][7]_i_1                                                               |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/n_0_ram_clk_config_reg[23][0]                                                                       | design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/mmcm_drp_inst/n_0_ram[29][7]_i_1                                                               |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                     | design_1_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                               |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_gpio_abpins/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_bus2ip_addr_i[8]_i_1                                                      | design_1_i/axi_gpio_abpins/U0/bus2ip_reset                                                                                                |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/n_0_ram_clk_config_reg[23][0]                                                                       | design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/mmcm_drp_inst/n_0_ram[40][12]_i_1                                                              |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                | design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_1                                   |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/n_0_ram_clk_config_reg[23][0]                                                                       | design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/mmcm_drp_inst/n_0_ram[35][13]_i_1                                                              |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                        | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/state0                                                                                        |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/mmcm_drp_inst/n_0_DADDR[6]_i_2                                                                      | design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/mmcm_drp_inst/n_0_DADDR[6]_i_1                                                                 |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                     | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                  |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                 | design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                        |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/n_0_rdByteCntr[0]_i_1                                                                               | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                 |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                        | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/n_0_data_int[7]_i_1                                                                    | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                      | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r          | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0] |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/n_0_Addr_Counters[0].MUXCY_L_I_i_2__1                                                               |                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_gpio_abpins/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O5[0]                                                               | design_1_i/axi_gpio_abpins/U0/bus2ip_reset                                                                                                |                2 |              8 |
|  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0_en_clk |                                                                                                                                                |                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0_en_clk |                                                                                                                                                |                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/n_0_Addr_Counters[0].MUXCY_L_I_i_2__0                                                                |                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_bus2ip_addr_i[8]_i_1                                      | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                      |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                     | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                  |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                     | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                  |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                     | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                  |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/n_0_q_int[0]_i_1                                                                            | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                       |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                     | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                  |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/n_0_q_int[0]_i_1__0                                                                      | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                       |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                     | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                  |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                     | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                  |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                     | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                  |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                     | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                  |                6 |             10 |
|  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                           |                                                                                                                                                | pwm/n_0_counter[9]_i_1                                                                                                                    |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_gpio_dac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                   | design_1_i/axi_gpio_dac/U0/bus2ip_reset                                                                                                   |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                | design_1_i/axi_gpio_dac/U0/gpio_core_1/Read_Reg_Rst                                                                                       |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_gpio_dac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[10]_i_1                                                        | design_1_i/axi_gpio_dac/U0/bus2ip_reset                                                                                                   |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_gpio_dac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O3[0]                                                                  | design_1_i/axi_gpio_dac/U0/bus2ip_reset                                                                                                   |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                     | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                      |                7 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_gpio_abpins/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                | design_1_i/axi_gpio_abpins/U0/bus2ip_reset                                                                                                |                8 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O16     |                                                                                                                                           |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]    |                                                                                                                                           |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_gpio_abpins/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O7[0]                                                               | design_1_i/axi_gpio_abpins/U0/bus2ip_reset                                                                                                |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O14     |                                                                                                                                           |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]    |                                                                                                                                           |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O12[0]  |                                                                                                                                           |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O13[0]  |                                                                                                                                           |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r              |                                                                                                                                           |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_gpio_abpins/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                     | design_1_i/axi_gpio_abpins/U0/bus2ip_reset                                                                                                |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/O2                     |                                                                                                                                           |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                 |                                                                                                                                           |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                | design_1_i/axi_gpio_modes/U0/bus2ip_reset                                                                                                 |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                     |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                     | design_1_i/axi_gpio_0/U0/bus2ip_reset                                                                                                     |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O3[0]                                                                    | design_1_i/axi_gpio_0/U0/bus2ip_reset                                                                                                     |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[15]_i_1                                                          | design_1_i/axi_gpio_0/U0/bus2ip_reset                                                                                                     |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/mmcm_drp_inst/n_0_DI[15]_i_2                                                                        | design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/mmcm_drp_inst/n_0_DI[15]_i_1                                                                   |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_gpio_abpins/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                        | design_1_i/axi_gpio_abpins/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                      |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                | design_1_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                         |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                | design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                             |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_gpio_clock/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O5[0]                                                                | design_1_i/axi_gpio_clock/U0/bus2ip_reset                                                                                                 |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                | design_1_i/axi_gpio_abpins/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                   |                7 |             20 |
|  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                           | design_1_i/clock_measure_0/inst/n_0_measurement[19]_i_1                                                                                        | design_1_i/clock_measure_0/inst/n_0_measurement[19]_i_2                                                                                   |                4 |             20 |
|  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                           | design_1_i/clock_measure_0/inst/n_0_count_measure[0]_i_1                                                                                       | design_1_i/clock_measure_0/inst/n_0_measurement[19]_i_2                                                                                   |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_gpio_pwm/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O5[0]                                                                  | design_1_i/axi_gpio_pwm/U0/bus2ip_reset                                                                                                   |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_gpio_pwm/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O4[0]                                                                  | design_1_i/axi_gpio_pwm/U0/bus2ip_reset                                                                                                   |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_gpio_clock/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[19]_i_1                                                      | design_1_i/axi_gpio_clock/U0/bus2ip_reset                                                                                                 |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O2      |                                                                                                                                           |                4 |             20 |
|  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                           | design_1_i/axi_gpio_clock/U0/gpio_core_1/gpio_io_o[3]                                                                                          | design_1_i/clock_measure_0/inst/n_0_measurement[19]_i_2                                                                                   |                6 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                | design_1_i/axi_gpio_dac/U0/bus2ip_reset                                                                                                   |                8 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                | design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                      |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                        | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                      |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                | design_1_i/axi_gpio_clock/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                    |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                | design_1_i/axi_gpio_0/U0/bus2ip_reset                                                                                                     |               12 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                     |               11 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                | design_1_i/axi_gpio_clock/U0/bus2ip_reset                                                                                                 |                9 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_gpio_pwm/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[29]_i_1                                                        | design_1_i/axi_gpio_pwm/U0/bus2ip_reset                                                                                                   |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_gpio_pwm/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O3[0]                                                                  | design_1_i/axi_gpio_pwm/U0/bus2ip_reset                                                                                                   |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/axi_gpio_pwm/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                   | design_1_i/axi_gpio_pwm/U0/bus2ip_reset                                                                                                   |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O25[0]                                                                |                                                                                                                                           |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O26[0]                                                                |                                                                                                                                           |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O27[0]                                                                |                                                                                                                                           |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O28[0]                                                                |                                                                                                                                           |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O29[0]                                                                |                                                                                                                                           |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O30[0]                                                                |                                                                                                                                           |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O31[0]                                                                |                                                                                                                                           |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O32[0]                                                                |                                                                                                                                           |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O33[0]                                                                |                                                                                                                                           |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O34[0]                                                                |                                                                                                                                           |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O35[0]                                                                |                                                                                                                                           |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O36[0]                                                                |                                                                                                                                           |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O37[0]                                                                |                                                                                                                                           |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O40[0]                                                                |                                                                                                                                           |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O41[0]                                                                |                                                                                                                                           |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O19[0]                                                                |                                                                                                                                           |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O11[0]                                                                |                                                                                                                                           |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O12[0]                                                                |                                                                                                                                           |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O13[0]                                                                |                                                                                                                                           |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O16[0]                                                                |                                                                                                                                           |               18 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O14[0]                                                                |                                                                                                                                           |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O15[0]                                                                |                                                                                                                                           |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O17[0]                                                                |                                                                                                                                           |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O39[0]                                                                |                                                                                                                                           |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O18[0]                                                                |                                                                                                                                           |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O20[0]                                                                |                                                                                                                                           |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O21[0]                                                                |                                                                                                                                           |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O22[0]                                                                |                                                                                                                                           |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O38[0]                                                                |                                                                                                                                           |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O23[0]                                                                |                                                                                                                                           |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                  |                                                                                                                                           |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O24[0]                                                                |                                                                                                                                           |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                       | design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                      |               11 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                       |               13 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0 |                                                                                                                                           |               10 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                           |                                                                                                                                           |                7 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                            |                                                                                                                                           |                7 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                | design_1_i/axi_gpio_pwm/U0/bus2ip_reset                                                                                                   |               14 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                  |               11 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                | design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/n_0_ram_clk_config_reg[23][0]                                                                  |               11 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/O2                     |                                                                                                                                           |               10 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                 |                                                                                                                                           |               12 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                | design_1_i/axi_gpio_abpins/U0/bus2ip_reset                                                                                                |               18 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/O2                    |                                                                                                                                           |               12 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/O2                    |                                                                                                                                           |               11 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O15[0]  |                                                                                                                                           |               11 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O17[0]  |                                                                                                                                           |               11 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                | design_1_i/axi_gpio_pwm/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                      |               15 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                       |               18 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         | design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/n_0_ram_clk_config_reg[23][0]                                                                       |                                                                                                                                           |               55 |            134 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                         |                                                                                                                                                |                                                                                                                                           |              152 |            477 |
+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


