sub_ddc.vhd,vhdl,xil_defaultlib,../../../../TPU.srcs/sources_1/ip/sub_ddc/sim/sub_ddc.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
