INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Corne/Documents/MEGA/4. Semester/Digital/SPI_Assignment/FPGA_1_MASTER/FPGA_1_MASTER.sim/sim_1/synth/func/xsim/SPI_M_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Master_AND_gate_0_0'
INFO: [VRFC 10-3107] analyzing entity 'Master_AND_gate_0_1'
INFO: [VRFC 10-3107] analyzing entity 'Master_Chip_Select_0_0'
INFO: [VRFC 10-3107] analyzing entity 'Master_NOT_gate_0_0'
INFO: [VRFC 10-3107] analyzing entity 'Master_NOT_gate_0_1'
INFO: [VRFC 10-3107] analyzing entity 'Master_clock_div_0_0_clock_div'
INFO: [VRFC 10-3107] analyzing entity 'Master_clock_div_1_0_clock_div'
INFO: [VRFC 10-3107] analyzing entity 'Master_latch_0_0_latch'
INFO: [VRFC 10-3107] analyzing entity 'Master_rx_mod_0_0_rx_mod'
INFO: [VRFC 10-3107] analyzing entity 'Master_shift_register_gener_0_0_shift_register_generic'
INFO: [VRFC 10-3107] analyzing entity 'Master_tx_mod_0_0_tx_mod'
INFO: [VRFC 10-3107] analyzing entity 'Master_clock_div_0_0'
INFO: [VRFC 10-3107] analyzing entity 'Master_clock_div_1_0'
INFO: [VRFC 10-3107] analyzing entity 'Master_latch_0_0'
INFO: [VRFC 10-3107] analyzing entity 'Master_rx_mod_0_0'
INFO: [VRFC 10-3107] analyzing entity 'Master_shift_register_gener_0_0'
INFO: [VRFC 10-3107] analyzing entity 'Master_tx_mod_0_0'
INFO: [VRFC 10-3107] analyzing entity 'Master'
INFO: [VRFC 10-3107] analyzing entity 'Master_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/SPI_MASTER_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_M_tb'
