INFO: [XSIM 43-3496] Using init file passed via -initfile option "F:/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_FFT_top glbl -prj FFT.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile F:/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s FFT -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1_EE5332/assignment_2/fft32/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1_EE5332/assignment_2/fft32/solution1/sim/verilog/AESL_axi_s_data_IN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_data_IN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1_EE5332/assignment_2/fft32/solution1/sim/verilog/AESL_axi_s_data_OUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_data_OUT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1_EE5332/assignment_2/fft32/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1_EE5332/assignment_2/fft32/solution1/sim/verilog/FFT.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_FFT_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1_EE5332/assignment_2/fft32/solution1/sim/verilog/FFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1_EE5332/assignment_2/fft32/solution1/sim/verilog/FFT0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1_EE5332/assignment_2/fft32/solution1/sim/verilog/FFT0_W_M_imag_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT0_W_M_imag_V_rom
INFO: [VRFC 10-311] analyzing module FFT0_W_M_imag_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1_EE5332/assignment_2/fft32/solution1/sim/verilog/FFT0_W_M_real_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT0_W_M_real_V_rom
INFO: [VRFC 10-311] analyzing module FFT0_W_M_real_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1_EE5332/assignment_2/fft32/solution1/sim/verilog/FFT_mac_muladd_9sdEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_mac_muladd_9sdEe_DSP48_2
INFO: [VRFC 10-311] analyzing module FFT_mac_muladd_9sdEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1_EE5332/assignment_2/fft32/solution1/sim/verilog/FFT_mac_mulsub_16cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_mac_mulsub_16cud_DSP48_1
INFO: [VRFC 10-311] analyzing module FFT_mac_mulsub_16cud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1_EE5332/assignment_2/fft32/solution1/sim/verilog/FFT_mul_mul_16s_1bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_mul_mul_16s_1bkb_DSP48_0
INFO: [VRFC 10-311] analyzing module FFT_mul_mul_16s_1bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1_EE5332/assignment_2/fft32/solution1/sim/verilog/FFT_rev_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_rev_32_rom
INFO: [VRFC 10-311] analyzing module FFT_rev_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1_EE5332/assignment_2/fft32/solution1/sim/verilog/FFT_xin_M_real_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_xin_M_real_V_ram
INFO: [VRFC 10-311] analyzing module FFT_xin_M_real_V
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FFT_xin_M_real_V_ram
Compiling module xil_defaultlib.FFT_xin_M_real_V(DataWidth=16,Ad...
Compiling module xil_defaultlib.FFT_rev_32_rom
Compiling module xil_defaultlib.FFT_rev_32(DataWidth=5,AddressRa...
Compiling module xil_defaultlib.FFT0_W_M_real_V_rom
Compiling module xil_defaultlib.FFT0_W_M_real_V(DataWidth=10,Add...
Compiling module xil_defaultlib.FFT0_W_M_imag_V_rom
Compiling module xil_defaultlib.FFT0_W_M_imag_V(DataWidth=9,Addr...
Compiling module xil_defaultlib.FFT_mul_mul_16s_1bkb_DSP48_0
Compiling module xil_defaultlib.FFT_mul_mul_16s_1bkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.FFT_mac_mulsub_16cud_DSP48_1
Compiling module xil_defaultlib.FFT_mac_mulsub_16cud(ID=1,NUM_ST...
Compiling module xil_defaultlib.FFT_mac_muladd_9sdEe_DSP48_2
Compiling module xil_defaultlib.FFT_mac_muladd_9sdEe(ID=1,NUM_ST...
Compiling module xil_defaultlib.FFT0
Compiling module xil_defaultlib.FFT
Compiling module xil_defaultlib.fifo(DEPTH=32,WIDTH=32)
Compiling module xil_defaultlib.AESL_axi_s_data_IN
Compiling module xil_defaultlib.AESL_axi_s_data_OUT
Compiling module xil_defaultlib.apatb_FFT_top
Compiling module work.glbl
Built simulation snapshot FFT
