

================================================================
== Vitis HLS Report for 'case_3_Pipeline_L_s1_1'
================================================================
* Date:           Tue Jan 20 09:52:11 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  7.902 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       10|       10|  0.120 us|  0.120 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_s1_1  |        8|        8|         2|          1|          1|     8|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%m27 = alloca i32 1" [case_3.cc:22]   --->   Operation 5 'alloca' 'm27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_s1_0 = alloca i32 1" [case_3.cc:163]   --->   Operation 6 'alloca' 'i_s1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln22_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %sext_ln22_1"   --->   Operation 7 'read' 'sext_ln22_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%m27_4_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %m27_4_reload"   --->   Operation 8 'read' 'm27_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln22_1_cast = sext i4 %sext_ln22_1_read"   --->   Operation 9 'sext' 'sext_ln22_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_2, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln163 = store i4 0, i4 %i_s1_0" [case_3.cc:163]   --->   Operation 11 'store' 'store_ln163' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln22 = store i16 %m27_4_reload_read, i16 %m27" [case_3.cc:22]   --->   Operation 12 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc418"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_s1_0_1 = load i4 %i_s1_0" [case_3.cc:163]   --->   Operation 14 'load' 'i_s1_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.73ns)   --->   "%icmp_ln163 = icmp_eq  i4 %i_s1_0_1, i4 8" [case_3.cc:163]   --->   Operation 15 'icmp' 'icmp_ln163' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.73ns)   --->   "%add_ln163 = add i4 %i_s1_0_1, i4 1" [case_3.cc:163]   --->   Operation 16 'add' 'add_ln163' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %icmp_ln163, void %for.inc418.split, void %L_n6_1.exitStub" [case_3.cc:163]   --->   Operation 17 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i4 %i_s1_0_1" [case_3.cc:163]   --->   Operation 18 'zext' 'zext_ln163' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%in_data_2_addr = getelementptr i8 %in_data_2, i64 0, i64 %zext_ln163" [case_3.cc:164]   --->   Operation 19 'getelementptr' 'in_data_2_addr' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%in_data_2_load = load i4 %in_data_2_addr" [case_3.cc:164]   --->   Operation 20 'load' 'in_data_2_load' <Predicate = (!icmp_ln163)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln163 = store i4 %add_ln163, i4 %i_s1_0" [case_3.cc:163]   --->   Operation 21 'store' 'store_ln163' <Predicate = (!icmp_ln163)> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%m27_load = load i16 %m27"   --->   Operation 35 'load' 'm27_load' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %m27_7_out, i16 %m27_load"   --->   Operation 36 'write' 'write_ln0' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln163)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.90>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%m27_load_2 = load i16 %m27" [case_3.cc:165]   --->   Operation 22 'load' 'm27_load_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [case_3.cc:22]   --->   Operation 23 'specpipeline' 'specpipeline_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [case_3.cc:22]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln163 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [case_3.cc:163]   --->   Operation 25 'specloopname' 'specloopname_ln163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load = load i4 %in_data_2_addr" [case_3.cc:164]   --->   Operation 26 'load' 'in_data_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln165_1 = sext i8 %in_data_2_load" [case_3.cc:165]   --->   Operation 27 'sext' 'sext_ln165_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.73ns)   --->   "%add_ln165_1 = add i5 %sext_ln22_1_cast, i5 1" [case_3.cc:165]   --->   Operation 28 'add' 'add_ln165_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln165_2 = sext i5 %add_ln165_1" [case_3.cc:165]   --->   Operation 29 'sext' 'sext_ln165_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.91ns)   --->   "%add_ln165 = add i9 %sext_ln165_2, i9 %sext_ln165_1" [case_3.cc:165]   --->   Operation 30 'add' 'add_ln165' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln165 = sext i9 %add_ln165" [case_3.cc:165]   --->   Operation 31 'sext' 'sext_ln165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.07ns)   --->   "%m27_2 = add i16 %sext_ln165, i16 %m27_load_2" [case_3.cc:165]   --->   Operation 32 'add' 'm27_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln22 = store i16 %m27_2, i16 %m27" [case_3.cc:22]   --->   Operation 33 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln163 = br void %for.inc418" [case_3.cc:163]   --->   Operation 34 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 12.000ns, clock uncertainty: 3.240ns.

 <State 1>: 4.911ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln163', case_3.cc:163) of constant 0 on local variable 'i_s1_0', case_3.cc:163 [11]  (1.588 ns)
	'load' operation 4 bit ('i_s1_0', case_3.cc:163) on local variable 'i_s1_0', case_3.cc:163 [15]  (0.000 ns)
	'add' operation 4 bit ('add_ln163', case_3.cc:163) [17]  (1.735 ns)
	'store' operation 0 bit ('store_ln163', case_3.cc:163) of variable 'add_ln163', case_3.cc:163 on local variable 'i_s1_0', case_3.cc:163 [33]  (1.588 ns)

 <State 2>: 7.902ns
The critical path consists of the following:
	'load' operation 8 bit ('in_data_2_load', case_3.cc:164) on array 'in_data_2' [26]  (2.322 ns)
	'add' operation 9 bit ('add_ln165', case_3.cc:165) [30]  (1.915 ns)
	'add' operation 16 bit ('m27', case_3.cc:165) [32]  (2.077 ns)
	'store' operation 0 bit ('store_ln22', case_3.cc:22) of variable 'm27', case_3.cc:165 on local variable 'm27', case_3.cc:22 [34]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
