/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* ADC */
.set ADC_cy_psoc4_sar__CLOCK_DIV_ID, 0x00000043
.set ADC_cy_psoc4_sar__SAR_ANA_TRIM, CYREG_SAR_ANA_TRIM
.set ADC_cy_psoc4_sar__SAR_AVG_STAT, CYREG_SAR_AVG_STAT
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG0
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG1
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG2
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG3
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG4
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG5
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG6
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG7
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG8
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG9
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG10, CYREG_SAR_CHAN_CONFIG10
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG11, CYREG_SAR_CHAN_CONFIG11
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG12, CYREG_SAR_CHAN_CONFIG12
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG13, CYREG_SAR_CHAN_CONFIG13
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG14, CYREG_SAR_CHAN_CONFIG14
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG15, CYREG_SAR_CHAN_CONFIG15
.set ADC_cy_psoc4_sar__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT0
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT1
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT2
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT3
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT4
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT5
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT6
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT7
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT8
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT9
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT10, CYREG_SAR_CHAN_RESULT10
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT11, CYREG_SAR_CHAN_RESULT11
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT12, CYREG_SAR_CHAN_RESULT12
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT13, CYREG_SAR_CHAN_RESULT13
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT14, CYREG_SAR_CHAN_RESULT14
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT15, CYREG_SAR_CHAN_RESULT15
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK0
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK1
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK2
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK3
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK4
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK5
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK6
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK7
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK8
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK9
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK10, CYREG_SAR_CHAN_WORK10
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK11, CYREG_SAR_CHAN_WORK11
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK12, CYREG_SAR_CHAN_WORK12
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK13, CYREG_SAR_CHAN_WORK13
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK14, CYREG_SAR_CHAN_WORK14
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK15, CYREG_SAR_CHAN_WORK15
.set ADC_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_cy_psoc4_sar__SAR_DFT_CTRL, CYREG_SAR_DFT_CTRL
.set ADC_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0, CYREG_SAR_MUX_SWITCH_CLEAR0
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1, CYREG_SAR_MUX_SWITCH_CLEAR1
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS, CYREG_SAR_MUX_SWITCH_STATUS
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH1, CYREG_SAR_MUX_SWITCH1
.set ADC_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_cy_psoc4_sar__SAR_PUMP_CTRL, CYREG_SAR_PUMP_CTRL
.set ADC_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR, CYREG_SAR_RANGE_INTR
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR, CYREG_SAR_SATURATE_INTR
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_cy_psoc4_sar__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS
.set ADC_cy_psoc4_sar__SAR_WOUNDING, CYREG_SAR_WOUNDING
.set ADC_cy_psoc4_sarmux_8__CH_0_PIN, 7
.set ADC_cy_psoc4_sarmux_8__CH_0_PORT, 0
.set ADC_cy_psoc4_sarmux_8__CH_1_PIN, 5
.set ADC_cy_psoc4_sarmux_8__CH_1_PORT, 0
.set ADC_cy_psoc4_sarmux_8__CH_2_PIN, 6
.set ADC_cy_psoc4_sarmux_8__CH_2_PORT, 0
.set ADC_cy_psoc4_sarmux_8__CH_3_PIN, 2
.set ADC_cy_psoc4_sarmux_8__CH_3_PORT, 7
.set ADC_cy_psoc4_sarmux_8__SAR_AVG_STAT, CYREG_SAR_AVG_STAT
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG0
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG1
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG2
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG3
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG4
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG5
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG6
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG7
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG8
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG9
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10, CYREG_SAR_CHAN_CONFIG10
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11, CYREG_SAR_CHAN_CONFIG11
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12, CYREG_SAR_CHAN_CONFIG12
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13, CYREG_SAR_CHAN_CONFIG13
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14, CYREG_SAR_CHAN_CONFIG14
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15, CYREG_SAR_CHAN_CONFIG15
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT0
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT1
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT2
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT3
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT4
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT5
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT6
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT7
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT8
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT9
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10, CYREG_SAR_CHAN_RESULT10
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11, CYREG_SAR_CHAN_RESULT11
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12, CYREG_SAR_CHAN_RESULT12
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13, CYREG_SAR_CHAN_RESULT13
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14, CYREG_SAR_CHAN_RESULT14
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15, CYREG_SAR_CHAN_RESULT15
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK0
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK1
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK2
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK3
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK4
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK5
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK6
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK7
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK8
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK9
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK10, CYREG_SAR_CHAN_WORK10
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK11, CYREG_SAR_CHAN_WORK11
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK12, CYREG_SAR_CHAN_WORK12
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK13, CYREG_SAR_CHAN_WORK13
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK14, CYREG_SAR_CHAN_WORK14
.set ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK15, CYREG_SAR_CHAN_WORK15
.set ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG, CYREG_SAR_INJ_CHAN_CONFIG
.set ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT, CYREG_SAR_INJ_RESULT
.set ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR0, CYREG_SAR_MUX_SWITCH_CLEAR0
.set ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR1, CYREG_SAR_MUX_SWITCH_CLEAR1
.set ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_STATUS, CYREG_SAR_MUX_SWITCH_STATUS
.set ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH1, CYREG_SAR_MUX_SWITCH1
.set ADC_cy_psoc4_sarmux_8__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_cy_psoc4_sarmux_8__VNEG0, 0
.set ADC_intClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL10
.set ADC_intClock__DIV_ID, 0x00000043
.set ADC_intClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL3
.set ADC_intClock__PA_DIV_ID, 0x000000FF
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_IRQ__INTC_MASK, 0x20000
.set ADC_IRQ__INTC_NUMBER, 17
.set ADC_IRQ__INTC_PRIOR_MASK, 0xC000
.set ADC_IRQ__INTC_PRIOR_NUM, 3
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* I2S */
.set I2S_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL5
.set I2S_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL5
.set I2S_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL5
.set I2S_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL5
.set I2S_bI2S_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL5
.set I2S_bI2S_BitCounter__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK5
.set I2S_bI2S_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK5
.set I2S_bI2S_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK5
.set I2S_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK5
.set I2S_bI2S_BitCounter__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL5
.set I2S_bI2S_BitCounter__CONTROL_REG, CYREG_UDB_W8_CTL5
.set I2S_bI2S_BitCounter__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST5
.set I2S_bI2S_BitCounter__COUNT_REG, CYREG_UDB_W8_CTL5
.set I2S_bI2S_BitCounter__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST5
.set I2S_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK5
.set I2S_bI2S_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK5
.set I2S_bI2S_BitCounter__PERIOD_REG, CYREG_UDB_W8_MSK5
.set I2S_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL5
.set I2S_bI2S_BitCounter_ST__16BIT_STATUS_REG, CYREG_UDB_W16_ST5
.set I2S_bI2S_BitCounter_ST__MASK_REG, CYREG_UDB_W8_MSK5
.set I2S_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK5
.set I2S_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK5
.set I2S_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL5
.set I2S_bI2S_BitCounter_ST__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST5
.set I2S_bI2S_BitCounter_ST__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST5
.set I2S_bI2S_BitCounter_ST__STATUS_REG, CYREG_UDB_W8_ST5
.set I2S_bI2S_CtlReg__0__MASK, 0x01
.set I2S_bI2S_CtlReg__0__POS, 0
.set I2S_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL6
.set I2S_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL6
.set I2S_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL6
.set I2S_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL6
.set I2S_bI2S_CtlReg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL6
.set I2S_bI2S_CtlReg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK6
.set I2S_bI2S_CtlReg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK6
.set I2S_bI2S_CtlReg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK6
.set I2S_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK6
.set I2S_bI2S_CtlReg__2__MASK, 0x04
.set I2S_bI2S_CtlReg__2__POS, 2
.set I2S_bI2S_CtlReg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL6
.set I2S_bI2S_CtlReg__CONTROL_REG, CYREG_UDB_W8_CTL6
.set I2S_bI2S_CtlReg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST6
.set I2S_bI2S_CtlReg__COUNT_REG, CYREG_UDB_W8_CTL6
.set I2S_bI2S_CtlReg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST6
.set I2S_bI2S_CtlReg__MASK, 0x05
.set I2S_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK6
.set I2S_bI2S_CtlReg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK6
.set I2S_bI2S_CtlReg__PERIOD_REG, CYREG_UDB_W8_MSK6
.set I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_A0_REG, CYREG_UDB_W16_A05
.set I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_A1_REG, CYREG_UDB_W16_A15
.set I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_D0_REG, CYREG_UDB_W16_D05
.set I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_D1_REG, CYREG_UDB_W16_D15
.set I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL5
.set I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_F0_REG, CYREG_UDB_W16_F05
.set I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_F1_REG, CYREG_UDB_W16_F15
.set I2S_bI2S_Tx_CH_0__dpTx_u0__A0_A1_REG, CYREG_UDB_CAT16_A5
.set I2S_bI2S_Tx_CH_0__dpTx_u0__A0_REG, CYREG_UDB_W8_A05
.set I2S_bI2S_Tx_CH_0__dpTx_u0__A1_REG, CYREG_UDB_W8_A15
.set I2S_bI2S_Tx_CH_0__dpTx_u0__D0_D1_REG, CYREG_UDB_CAT16_D5
.set I2S_bI2S_Tx_CH_0__dpTx_u0__D0_REG, CYREG_UDB_W8_D05
.set I2S_bI2S_Tx_CH_0__dpTx_u0__D1_REG, CYREG_UDB_W8_D15
.set I2S_bI2S_Tx_CH_0__dpTx_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL5
.set I2S_bI2S_Tx_CH_0__dpTx_u0__F0_F1_REG, CYREG_UDB_CAT16_F5
.set I2S_bI2S_Tx_CH_0__dpTx_u0__F0_REG, CYREG_UDB_W8_F05
.set I2S_bI2S_Tx_CH_0__dpTx_u0__F1_REG, CYREG_UDB_W8_F15
.set I2S_bI2S_Tx_CH_0__dpTx_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK5
.set I2S_bI2S_Tx_CH_0__dpTx_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK5
.set I2S_bI2S_Tx_STS_0__Sts__0__MASK, 0x01
.set I2S_bI2S_Tx_STS_0__Sts__0__POS, 0
.set I2S_bI2S_Tx_STS_0__Sts__1__MASK, 0x02
.set I2S_bI2S_Tx_STS_0__Sts__1__POS, 1
.set I2S_bI2S_Tx_STS_0__Sts__MASK, 0x03
.set I2S_bI2S_Tx_STS_0__Sts__MASK_REG, CYREG_UDB_W8_MSK7
.set I2S_bI2S_Tx_STS_0__Sts__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL7
.set I2S_bI2S_Tx_STS_0__Sts__STATUS_REG, CYREG_UDB_W8_ST7

/* LED */
.set LED__0__DR, CYREG_GPIO_PRT5_DR
.set LED__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set LED__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set LED__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set LED__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set LED__0__HSIOM_MASK, 0x000F0000
.set LED__0__HSIOM_SHIFT, 16
.set LED__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set LED__0__INTR, CYREG_GPIO_PRT5_INTR
.set LED__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set LED__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set LED__0__MASK, 0x10
.set LED__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LED__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LED__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LED__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LED__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LED__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LED__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LED__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LED__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LED__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LED__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LED__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LED__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LED__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LED__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LED__0__PC, CYREG_GPIO_PRT5_PC
.set LED__0__PC2, CYREG_GPIO_PRT5_PC2
.set LED__0__PORT, 5
.set LED__0__PS, CYREG_GPIO_PRT5_PS
.set LED__0__SHIFT, 4
.set LED__DR, CYREG_GPIO_PRT5_DR
.set LED__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set LED__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set LED__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set LED__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set LED__INTR, CYREG_GPIO_PRT5_INTR
.set LED__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set LED__INTSTAT, CYREG_GPIO_PRT5_INTR
.set LED__MASK, 0x10
.set LED__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LED__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LED__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LED__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LED__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LED__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LED__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LED__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LED__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LED__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LED__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LED__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LED__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LED__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LED__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LED__PC, CYREG_GPIO_PRT5_PC
.set LED__PC2, CYREG_GPIO_PRT5_PC2
.set LED__PORT, 5
.set LED__PS, CYREG_GPIO_PRT5_PS
.set LED__SHIFT, 4

/* SPI */
.set SPI_miso_m__0__DR, CYREG_GPIO_PRT2_DR
.set SPI_miso_m__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SPI_miso_m__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SPI_miso_m__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SPI_miso_m__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set SPI_miso_m__0__HSIOM_GPIO, 0
.set SPI_miso_m__0__HSIOM_I2C, 14
.set SPI_miso_m__0__HSIOM_I2C_SDA, 14
.set SPI_miso_m__0__HSIOM_MASK, 0x000000F0
.set SPI_miso_m__0__HSIOM_SHIFT, 4
.set SPI_miso_m__0__HSIOM_SPI, 15
.set SPI_miso_m__0__HSIOM_SPI_MISO, 15
.set SPI_miso_m__0__HSIOM_UART, 9
.set SPI_miso_m__0__HSIOM_UART_TX, 9
.set SPI_miso_m__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_miso_m__0__INTR, CYREG_GPIO_PRT2_INTR
.set SPI_miso_m__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_miso_m__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SPI_miso_m__0__MASK, 0x02
.set SPI_miso_m__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SPI_miso_m__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SPI_miso_m__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SPI_miso_m__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SPI_miso_m__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SPI_miso_m__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SPI_miso_m__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SPI_miso_m__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SPI_miso_m__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SPI_miso_m__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SPI_miso_m__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SPI_miso_m__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SPI_miso_m__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SPI_miso_m__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SPI_miso_m__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SPI_miso_m__0__PC, CYREG_GPIO_PRT2_PC
.set SPI_miso_m__0__PC2, CYREG_GPIO_PRT2_PC2
.set SPI_miso_m__0__PORT, 2
.set SPI_miso_m__0__PS, CYREG_GPIO_PRT2_PS
.set SPI_miso_m__0__SHIFT, 1
.set SPI_miso_m__DR, CYREG_GPIO_PRT2_DR
.set SPI_miso_m__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SPI_miso_m__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SPI_miso_m__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SPI_miso_m__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_miso_m__INTR, CYREG_GPIO_PRT2_INTR
.set SPI_miso_m__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_miso_m__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SPI_miso_m__MASK, 0x02
.set SPI_miso_m__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SPI_miso_m__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SPI_miso_m__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SPI_miso_m__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SPI_miso_m__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SPI_miso_m__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SPI_miso_m__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SPI_miso_m__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SPI_miso_m__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SPI_miso_m__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SPI_miso_m__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SPI_miso_m__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SPI_miso_m__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SPI_miso_m__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SPI_miso_m__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SPI_miso_m__PC, CYREG_GPIO_PRT2_PC
.set SPI_miso_m__PC2, CYREG_GPIO_PRT2_PC2
.set SPI_miso_m__PORT, 2
.set SPI_miso_m__PS, CYREG_GPIO_PRT2_PS
.set SPI_miso_m__SHIFT, 1
.set SPI_mosi_m__0__DR, CYREG_GPIO_PRT2_DR
.set SPI_mosi_m__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SPI_mosi_m__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SPI_mosi_m__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SPI_mosi_m__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set SPI_mosi_m__0__HSIOM_GPIO, 0
.set SPI_mosi_m__0__HSIOM_I2C, 14
.set SPI_mosi_m__0__HSIOM_I2C_SCL, 14
.set SPI_mosi_m__0__HSIOM_MASK, 0x0000000F
.set SPI_mosi_m__0__HSIOM_SHIFT, 0
.set SPI_mosi_m__0__HSIOM_SPI, 15
.set SPI_mosi_m__0__HSIOM_SPI_MOSI, 15
.set SPI_mosi_m__0__HSIOM_UART, 9
.set SPI_mosi_m__0__HSIOM_UART_RX, 9
.set SPI_mosi_m__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_mosi_m__0__INTR, CYREG_GPIO_PRT2_INTR
.set SPI_mosi_m__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_mosi_m__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SPI_mosi_m__0__MASK, 0x01
.set SPI_mosi_m__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set SPI_mosi_m__0__OUT_SEL_SHIFT, 0
.set SPI_mosi_m__0__OUT_SEL_VAL, -1
.set SPI_mosi_m__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SPI_mosi_m__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SPI_mosi_m__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SPI_mosi_m__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SPI_mosi_m__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SPI_mosi_m__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SPI_mosi_m__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SPI_mosi_m__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SPI_mosi_m__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SPI_mosi_m__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SPI_mosi_m__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SPI_mosi_m__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SPI_mosi_m__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SPI_mosi_m__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SPI_mosi_m__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SPI_mosi_m__0__PC, CYREG_GPIO_PRT2_PC
.set SPI_mosi_m__0__PC2, CYREG_GPIO_PRT2_PC2
.set SPI_mosi_m__0__PORT, 2
.set SPI_mosi_m__0__PS, CYREG_GPIO_PRT2_PS
.set SPI_mosi_m__0__SHIFT, 0
.set SPI_mosi_m__DR, CYREG_GPIO_PRT2_DR
.set SPI_mosi_m__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SPI_mosi_m__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SPI_mosi_m__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SPI_mosi_m__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_mosi_m__INTR, CYREG_GPIO_PRT2_INTR
.set SPI_mosi_m__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_mosi_m__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SPI_mosi_m__MASK, 0x01
.set SPI_mosi_m__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SPI_mosi_m__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SPI_mosi_m__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SPI_mosi_m__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SPI_mosi_m__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SPI_mosi_m__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SPI_mosi_m__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SPI_mosi_m__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SPI_mosi_m__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SPI_mosi_m__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SPI_mosi_m__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SPI_mosi_m__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SPI_mosi_m__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SPI_mosi_m__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SPI_mosi_m__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SPI_mosi_m__PC, CYREG_GPIO_PRT2_PC
.set SPI_mosi_m__PC2, CYREG_GPIO_PRT2_PC2
.set SPI_mosi_m__PORT, 2
.set SPI_mosi_m__PS, CYREG_GPIO_PRT2_PS
.set SPI_mosi_m__SHIFT, 0
.set SPI_reset__0__DR, CYREG_GPIO_PRT2_DR
.set SPI_reset__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SPI_reset__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SPI_reset__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SPI_reset__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set SPI_reset__0__HSIOM_MASK, 0x000F0000
.set SPI_reset__0__HSIOM_SHIFT, 16
.set SPI_reset__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_reset__0__INTR, CYREG_GPIO_PRT2_INTR
.set SPI_reset__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_reset__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SPI_reset__0__MASK, 0x10
.set SPI_reset__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SPI_reset__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SPI_reset__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SPI_reset__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SPI_reset__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SPI_reset__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SPI_reset__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SPI_reset__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SPI_reset__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SPI_reset__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SPI_reset__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SPI_reset__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SPI_reset__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SPI_reset__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SPI_reset__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SPI_reset__0__PC, CYREG_GPIO_PRT2_PC
.set SPI_reset__0__PC2, CYREG_GPIO_PRT2_PC2
.set SPI_reset__0__PORT, 2
.set SPI_reset__0__PS, CYREG_GPIO_PRT2_PS
.set SPI_reset__0__SHIFT, 4
.set SPI_reset__DR, CYREG_GPIO_PRT2_DR
.set SPI_reset__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SPI_reset__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SPI_reset__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SPI_reset__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_reset__INTR, CYREG_GPIO_PRT2_INTR
.set SPI_reset__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_reset__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SPI_reset__MASK, 0x10
.set SPI_reset__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SPI_reset__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SPI_reset__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SPI_reset__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SPI_reset__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SPI_reset__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SPI_reset__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SPI_reset__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SPI_reset__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SPI_reset__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SPI_reset__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SPI_reset__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SPI_reset__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SPI_reset__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SPI_reset__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SPI_reset__PC, CYREG_GPIO_PRT2_PC
.set SPI_reset__PC2, CYREG_GPIO_PRT2_PC2
.set SPI_reset__PORT, 2
.set SPI_reset__PS, CYREG_GPIO_PRT2_PS
.set SPI_reset__SHIFT, 4
.set SPI_RxDMA__CH_CTL, CYREG_DMAC_CH_CTL0
.set SPI_RxDMA__CHANNEL_NUMBER, 0
.set SPI_RxDMA__DESCR_PING_CTL, CYREG_DMAC_DESCR0_PING_CTL
.set SPI_RxDMA__DESCR_PING_DST, CYREG_DMAC_DESCR0_PING_DST
.set SPI_RxDMA__DESCR_PING_SRC, CYREG_DMAC_DESCR0_PING_SRC
.set SPI_RxDMA__DESCR_PING_STATUS, CYREG_DMAC_DESCR0_PING_STATUS
.set SPI_RxDMA__DESCR_PONG_CTL, CYREG_DMAC_DESCR0_PONG_CTL
.set SPI_RxDMA__DESCR_PONG_DST, CYREG_DMAC_DESCR0_PONG_DST
.set SPI_RxDMA__DESCR_PONG_SRC, CYREG_DMAC_DESCR0_PONG_SRC
.set SPI_RxDMA__DESCR_PONG_STATUS, CYREG_DMAC_DESCR0_PONG_STATUS
.set SPI_RxDMA__PRIORITY, 1
.set SPI_RxDMA__TR_GROUP, 0
.set SPI_RxDMA__TR_OUTPUT, 0
.set SPI_SCB__CTRL, CYREG_SCB1_CTRL
.set SPI_SCB__EZ_DATA0, CYREG_SCB1_EZ_DATA0
.set SPI_SCB__EZ_DATA1, CYREG_SCB1_EZ_DATA1
.set SPI_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
.set SPI_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
.set SPI_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
.set SPI_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
.set SPI_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
.set SPI_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
.set SPI_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
.set SPI_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
.set SPI_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
.set SPI_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
.set SPI_SCB__EZ_DATA2, CYREG_SCB1_EZ_DATA2
.set SPI_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
.set SPI_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
.set SPI_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
.set SPI_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
.set SPI_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
.set SPI_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
.set SPI_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
.set SPI_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
.set SPI_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
.set SPI_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
.set SPI_SCB__EZ_DATA3, CYREG_SCB1_EZ_DATA3
.set SPI_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
.set SPI_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
.set SPI_SCB__EZ_DATA4, CYREG_SCB1_EZ_DATA4
.set SPI_SCB__EZ_DATA5, CYREG_SCB1_EZ_DATA5
.set SPI_SCB__EZ_DATA6, CYREG_SCB1_EZ_DATA6
.set SPI_SCB__EZ_DATA7, CYREG_SCB1_EZ_DATA7
.set SPI_SCB__EZ_DATA8, CYREG_SCB1_EZ_DATA8
.set SPI_SCB__EZ_DATA9, CYREG_SCB1_EZ_DATA9
.set SPI_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
.set SPI_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
.set SPI_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
.set SPI_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
.set SPI_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
.set SPI_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
.set SPI_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
.set SPI_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
.set SPI_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
.set SPI_SCB__INTR_M, CYREG_SCB1_INTR_M
.set SPI_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
.set SPI_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
.set SPI_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
.set SPI_SCB__INTR_RX, CYREG_SCB1_INTR_RX
.set SPI_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
.set SPI_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
.set SPI_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
.set SPI_SCB__INTR_S, CYREG_SCB1_INTR_S
.set SPI_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
.set SPI_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
.set SPI_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
.set SPI_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
.set SPI_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
.set SPI_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
.set SPI_SCB__INTR_TX, CYREG_SCB1_INTR_TX
.set SPI_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
.set SPI_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
.set SPI_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
.set SPI_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
.set SPI_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
.set SPI_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
.set SPI_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
.set SPI_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
.set SPI_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
.set SPI_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
.set SPI_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
.set SPI_SCB__SS0_POSISTION, 0
.set SPI_SCB__SS1_POSISTION, 1
.set SPI_SCB__SS2_POSISTION, 2
.set SPI_SCB__SS3_POSISTION, 3
.set SPI_SCB__STATUS, CYREG_SCB1_STATUS
.set SPI_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
.set SPI_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
.set SPI_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
.set SPI_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
.set SPI_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
.set SPI_SCB__UART_FLOW_CTRL, CYREG_SCB1_UART_FLOW_CTRL
.set SPI_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
.set SPI_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
.set SPI_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL
.set SPI_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set SPI_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set SPI_SCB_IRQ__INTC_MASK, 0x400
.set SPI_SCB_IRQ__INTC_NUMBER, 10
.set SPI_SCB_IRQ__INTC_PRIOR_MASK, 0xC00000
.set SPI_SCB_IRQ__INTC_PRIOR_NUM, 3
.set SPI_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set SPI_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set SPI_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR
.set SPI_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL3
.set SPI_SCBCLK__DIV_ID, 0x00000040
.set SPI_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set SPI_SCBCLK__PA_DIV_ID, 0x000000FF
.set SPI_sclk_m__0__DR, CYREG_GPIO_PRT2_DR
.set SPI_sclk_m__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SPI_sclk_m__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SPI_sclk_m__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SPI_sclk_m__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set SPI_sclk_m__0__HSIOM_GPIO, 0
.set SPI_sclk_m__0__HSIOM_MASK, 0x00000F00
.set SPI_sclk_m__0__HSIOM_SHIFT, 8
.set SPI_sclk_m__0__HSIOM_SPI, 15
.set SPI_sclk_m__0__HSIOM_SPI_CLK, 15
.set SPI_sclk_m__0__HSIOM_UART, 9
.set SPI_sclk_m__0__HSIOM_UART_CTS, 9
.set SPI_sclk_m__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_sclk_m__0__INTR, CYREG_GPIO_PRT2_INTR
.set SPI_sclk_m__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_sclk_m__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SPI_sclk_m__0__MASK, 0x04
.set SPI_sclk_m__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set SPI_sclk_m__0__OUT_SEL_SHIFT, 4
.set SPI_sclk_m__0__OUT_SEL_VAL, -1
.set SPI_sclk_m__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SPI_sclk_m__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SPI_sclk_m__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SPI_sclk_m__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SPI_sclk_m__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SPI_sclk_m__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SPI_sclk_m__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SPI_sclk_m__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SPI_sclk_m__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SPI_sclk_m__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SPI_sclk_m__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SPI_sclk_m__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SPI_sclk_m__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SPI_sclk_m__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SPI_sclk_m__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SPI_sclk_m__0__PC, CYREG_GPIO_PRT2_PC
.set SPI_sclk_m__0__PC2, CYREG_GPIO_PRT2_PC2
.set SPI_sclk_m__0__PORT, 2
.set SPI_sclk_m__0__PS, CYREG_GPIO_PRT2_PS
.set SPI_sclk_m__0__SHIFT, 2
.set SPI_sclk_m__DR, CYREG_GPIO_PRT2_DR
.set SPI_sclk_m__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SPI_sclk_m__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SPI_sclk_m__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SPI_sclk_m__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_sclk_m__INTR, CYREG_GPIO_PRT2_INTR
.set SPI_sclk_m__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_sclk_m__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SPI_sclk_m__MASK, 0x04
.set SPI_sclk_m__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SPI_sclk_m__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SPI_sclk_m__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SPI_sclk_m__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SPI_sclk_m__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SPI_sclk_m__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SPI_sclk_m__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SPI_sclk_m__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SPI_sclk_m__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SPI_sclk_m__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SPI_sclk_m__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SPI_sclk_m__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SPI_sclk_m__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SPI_sclk_m__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SPI_sclk_m__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SPI_sclk_m__PC, CYREG_GPIO_PRT2_PC
.set SPI_sclk_m__PC2, CYREG_GPIO_PRT2_PC2
.set SPI_sclk_m__PORT, 2
.set SPI_sclk_m__PS, CYREG_GPIO_PRT2_PS
.set SPI_sclk_m__SHIFT, 2
.set SPI_ss0_m__0__DR, CYREG_GPIO_PRT2_DR
.set SPI_ss0_m__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SPI_ss0_m__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SPI_ss0_m__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SPI_ss0_m__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set SPI_ss0_m__0__HSIOM_GPIO, 0
.set SPI_ss0_m__0__HSIOM_MASK, 0x0000F000
.set SPI_ss0_m__0__HSIOM_SHIFT, 12
.set SPI_ss0_m__0__HSIOM_SPI, 15
.set SPI_ss0_m__0__HSIOM_SPI_SELECT0, 15
.set SPI_ss0_m__0__HSIOM_UART, 9
.set SPI_ss0_m__0__HSIOM_UART_RTS, 9
.set SPI_ss0_m__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_ss0_m__0__INTR, CYREG_GPIO_PRT2_INTR
.set SPI_ss0_m__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_ss0_m__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SPI_ss0_m__0__MASK, 0x08
.set SPI_ss0_m__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set SPI_ss0_m__0__OUT_SEL_SHIFT, 6
.set SPI_ss0_m__0__OUT_SEL_VAL, -1
.set SPI_ss0_m__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SPI_ss0_m__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SPI_ss0_m__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SPI_ss0_m__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SPI_ss0_m__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SPI_ss0_m__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SPI_ss0_m__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SPI_ss0_m__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SPI_ss0_m__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SPI_ss0_m__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SPI_ss0_m__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SPI_ss0_m__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SPI_ss0_m__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SPI_ss0_m__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SPI_ss0_m__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SPI_ss0_m__0__PC, CYREG_GPIO_PRT2_PC
.set SPI_ss0_m__0__PC2, CYREG_GPIO_PRT2_PC2
.set SPI_ss0_m__0__PORT, 2
.set SPI_ss0_m__0__PS, CYREG_GPIO_PRT2_PS
.set SPI_ss0_m__0__SHIFT, 3
.set SPI_ss0_m__DR, CYREG_GPIO_PRT2_DR
.set SPI_ss0_m__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SPI_ss0_m__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SPI_ss0_m__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SPI_ss0_m__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_ss0_m__INTR, CYREG_GPIO_PRT2_INTR
.set SPI_ss0_m__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPI_ss0_m__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SPI_ss0_m__MASK, 0x08
.set SPI_ss0_m__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SPI_ss0_m__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SPI_ss0_m__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SPI_ss0_m__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SPI_ss0_m__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SPI_ss0_m__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SPI_ss0_m__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SPI_ss0_m__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SPI_ss0_m__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SPI_ss0_m__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SPI_ss0_m__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SPI_ss0_m__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SPI_ss0_m__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SPI_ss0_m__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SPI_ss0_m__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SPI_ss0_m__PC, CYREG_GPIO_PRT2_PC
.set SPI_ss0_m__PC2, CYREG_GPIO_PRT2_PC2
.set SPI_ss0_m__PORT, 2
.set SPI_ss0_m__PS, CYREG_GPIO_PRT2_PS
.set SPI_ss0_m__SHIFT, 3
.set SPI_TxDMA__CH_CTL, CYREG_DMAC_CH_CTL2
.set SPI_TxDMA__CHANNEL_NUMBER, 2
.set SPI_TxDMA__DESCR_PING_CTL, CYREG_DMAC_DESCR2_PING_CTL
.set SPI_TxDMA__DESCR_PING_DST, CYREG_DMAC_DESCR2_PING_DST
.set SPI_TxDMA__DESCR_PING_SRC, CYREG_DMAC_DESCR2_PING_SRC
.set SPI_TxDMA__DESCR_PING_STATUS, CYREG_DMAC_DESCR2_PING_STATUS
.set SPI_TxDMA__DESCR_PONG_CTL, CYREG_DMAC_DESCR2_PONG_CTL
.set SPI_TxDMA__DESCR_PONG_DST, CYREG_DMAC_DESCR2_PONG_DST
.set SPI_TxDMA__DESCR_PONG_SRC, CYREG_DMAC_DESCR2_PONG_SRC
.set SPI_TxDMA__DESCR_PONG_STATUS, CYREG_DMAC_DESCR2_PONG_STATUS
.set SPI_TxDMA__PRIORITY, 1
.set SPI_TxDMA__TR_GROUP, 0
.set SPI_TxDMA__TR_OUTPUT, 2

/* pot1 */
.set pot1__0__DR, CYREG_GPIO_PRT2_DR
.set pot1__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set pot1__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set pot1__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set pot1__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set pot1__0__HSIOM_MASK, 0xF0000000
.set pot1__0__HSIOM_SHIFT, 28
.set pot1__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set pot1__0__INTR, CYREG_GPIO_PRT2_INTR
.set pot1__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set pot1__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set pot1__0__MASK, 0x80
.set pot1__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set pot1__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set pot1__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set pot1__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set pot1__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set pot1__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set pot1__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set pot1__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set pot1__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set pot1__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set pot1__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set pot1__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set pot1__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set pot1__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set pot1__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set pot1__0__PC, CYREG_GPIO_PRT2_PC
.set pot1__0__PC2, CYREG_GPIO_PRT2_PC2
.set pot1__0__PORT, 2
.set pot1__0__PS, CYREG_GPIO_PRT2_PS
.set pot1__0__SHIFT, 7
.set pot1__DR, CYREG_GPIO_PRT2_DR
.set pot1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set pot1__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set pot1__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set pot1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set pot1__INTR, CYREG_GPIO_PRT2_INTR
.set pot1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set pot1__INTSTAT, CYREG_GPIO_PRT2_INTR
.set pot1__MASK, 0x80
.set pot1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set pot1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set pot1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set pot1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set pot1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set pot1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set pot1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set pot1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set pot1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set pot1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set pot1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set pot1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set pot1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set pot1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set pot1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set pot1__PC, CYREG_GPIO_PRT2_PC
.set pot1__PC2, CYREG_GPIO_PRT2_PC2
.set pot1__PORT, 2
.set pot1__PS, CYREG_GPIO_PRT2_PS
.set pot1__SHIFT, 7

/* pot2 */
.set pot2__0__DR, CYREG_GPIO_PRT2_DR
.set pot2__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set pot2__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set pot2__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set pot2__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set pot2__0__HSIOM_MASK, 0x00F00000
.set pot2__0__HSIOM_SHIFT, 20
.set pot2__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set pot2__0__INTR, CYREG_GPIO_PRT2_INTR
.set pot2__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set pot2__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set pot2__0__MASK, 0x20
.set pot2__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set pot2__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set pot2__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set pot2__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set pot2__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set pot2__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set pot2__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set pot2__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set pot2__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set pot2__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set pot2__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set pot2__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set pot2__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set pot2__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set pot2__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set pot2__0__PC, CYREG_GPIO_PRT2_PC
.set pot2__0__PC2, CYREG_GPIO_PRT2_PC2
.set pot2__0__PORT, 2
.set pot2__0__PS, CYREG_GPIO_PRT2_PS
.set pot2__0__SHIFT, 5
.set pot2__DR, CYREG_GPIO_PRT2_DR
.set pot2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set pot2__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set pot2__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set pot2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set pot2__INTR, CYREG_GPIO_PRT2_INTR
.set pot2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set pot2__INTSTAT, CYREG_GPIO_PRT2_INTR
.set pot2__MASK, 0x20
.set pot2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set pot2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set pot2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set pot2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set pot2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set pot2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set pot2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set pot2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set pot2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set pot2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set pot2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set pot2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set pot2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set pot2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set pot2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set pot2__PC, CYREG_GPIO_PRT2_PC
.set pot2__PC2, CYREG_GPIO_PRT2_PC2
.set pot2__PORT, 2
.set pot2__PS, CYREG_GPIO_PRT2_PS
.set pot2__SHIFT, 5

/* pot3 */
.set pot3__0__DR, CYREG_GPIO_PRT2_DR
.set pot3__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set pot3__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set pot3__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set pot3__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set pot3__0__HSIOM_MASK, 0x0F000000
.set pot3__0__HSIOM_SHIFT, 24
.set pot3__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set pot3__0__INTR, CYREG_GPIO_PRT2_INTR
.set pot3__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set pot3__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set pot3__0__MASK, 0x40
.set pot3__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set pot3__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set pot3__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set pot3__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set pot3__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set pot3__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set pot3__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set pot3__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set pot3__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set pot3__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set pot3__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set pot3__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set pot3__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set pot3__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set pot3__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set pot3__0__PC, CYREG_GPIO_PRT2_PC
.set pot3__0__PC2, CYREG_GPIO_PRT2_PC2
.set pot3__0__PORT, 2
.set pot3__0__PS, CYREG_GPIO_PRT2_PS
.set pot3__0__SHIFT, 6
.set pot3__DR, CYREG_GPIO_PRT2_DR
.set pot3__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set pot3__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set pot3__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set pot3__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set pot3__INTR, CYREG_GPIO_PRT2_INTR
.set pot3__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set pot3__INTSTAT, CYREG_GPIO_PRT2_INTR
.set pot3__MASK, 0x40
.set pot3__PA__CFG0, CYREG_UDB_PA2_CFG0
.set pot3__PA__CFG1, CYREG_UDB_PA2_CFG1
.set pot3__PA__CFG10, CYREG_UDB_PA2_CFG10
.set pot3__PA__CFG11, CYREG_UDB_PA2_CFG11
.set pot3__PA__CFG12, CYREG_UDB_PA2_CFG12
.set pot3__PA__CFG13, CYREG_UDB_PA2_CFG13
.set pot3__PA__CFG14, CYREG_UDB_PA2_CFG14
.set pot3__PA__CFG2, CYREG_UDB_PA2_CFG2
.set pot3__PA__CFG3, CYREG_UDB_PA2_CFG3
.set pot3__PA__CFG4, CYREG_UDB_PA2_CFG4
.set pot3__PA__CFG5, CYREG_UDB_PA2_CFG5
.set pot3__PA__CFG6, CYREG_UDB_PA2_CFG6
.set pot3__PA__CFG7, CYREG_UDB_PA2_CFG7
.set pot3__PA__CFG8, CYREG_UDB_PA2_CFG8
.set pot3__PA__CFG9, CYREG_UDB_PA2_CFG9
.set pot3__PC, CYREG_GPIO_PRT2_PC
.set pot3__PC2, CYREG_GPIO_PRT2_PC2
.set pot3__PORT, 2
.set pot3__PS, CYREG_GPIO_PRT2_PS
.set pot3__SHIFT, 6

/* pot4 */
.set pot4__0__DR, CYREG_GPIO_PRT1_DR
.set pot4__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set pot4__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set pot4__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set pot4__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set pot4__0__HSIOM_MASK, 0x00000F00
.set pot4__0__HSIOM_SHIFT, 8
.set pot4__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set pot4__0__INTR, CYREG_GPIO_PRT1_INTR
.set pot4__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set pot4__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set pot4__0__MASK, 0x04
.set pot4__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set pot4__0__OUT_SEL_SHIFT, 4
.set pot4__0__OUT_SEL_VAL, 0
.set pot4__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set pot4__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set pot4__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set pot4__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set pot4__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set pot4__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set pot4__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set pot4__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set pot4__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set pot4__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set pot4__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set pot4__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set pot4__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set pot4__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set pot4__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set pot4__0__PC, CYREG_GPIO_PRT1_PC
.set pot4__0__PC2, CYREG_GPIO_PRT1_PC2
.set pot4__0__PORT, 1
.set pot4__0__PS, CYREG_GPIO_PRT1_PS
.set pot4__0__SHIFT, 2
.set pot4__DR, CYREG_GPIO_PRT1_DR
.set pot4__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set pot4__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set pot4__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set pot4__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set pot4__INTR, CYREG_GPIO_PRT1_INTR
.set pot4__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set pot4__INTSTAT, CYREG_GPIO_PRT1_INTR
.set pot4__MASK, 0x04
.set pot4__PA__CFG0, CYREG_UDB_PA1_CFG0
.set pot4__PA__CFG1, CYREG_UDB_PA1_CFG1
.set pot4__PA__CFG10, CYREG_UDB_PA1_CFG10
.set pot4__PA__CFG11, CYREG_UDB_PA1_CFG11
.set pot4__PA__CFG12, CYREG_UDB_PA1_CFG12
.set pot4__PA__CFG13, CYREG_UDB_PA1_CFG13
.set pot4__PA__CFG14, CYREG_UDB_PA1_CFG14
.set pot4__PA__CFG2, CYREG_UDB_PA1_CFG2
.set pot4__PA__CFG3, CYREG_UDB_PA1_CFG3
.set pot4__PA__CFG4, CYREG_UDB_PA1_CFG4
.set pot4__PA__CFG5, CYREG_UDB_PA1_CFG5
.set pot4__PA__CFG6, CYREG_UDB_PA1_CFG6
.set pot4__PA__CFG7, CYREG_UDB_PA1_CFG7
.set pot4__PA__CFG8, CYREG_UDB_PA1_CFG8
.set pot4__PA__CFG9, CYREG_UDB_PA1_CFG9
.set pot4__PC, CYREG_GPIO_PRT1_PC
.set pot4__PC2, CYREG_GPIO_PRT1_PC2
.set pot4__PORT, 1
.set pot4__PS, CYREG_GPIO_PRT1_PS
.set pot4__SHIFT, 2

/* Clock_1 */
.set Clock_1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL11
.set Clock_1__DIV_ID, 0x00000042
.set Clock_1__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set Clock_1__PA_DIV_ID, 0x000000FF

/* Clock_2 */
.set Clock_2__CTRL_REGISTER, CYREG_PERI_PCLK_CTL19
.set Clock_2__DIV_ID, 0x000000C0
.set Clock_2__DIV_REGISTER, CYREG_PERI_DIV_24_5_CTL
.set Clock_2__FRAC_MASK, 0x000000F8
.set Clock_2__PA_DIV_ID, 0x000000FF

/* Clock_3 */
.set Clock_3__CTRL_REGISTER, CYREG_PERI_PCLK_CTL12
.set Clock_3__DIV_ID, 0x00000041
.set Clock_3__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set Clock_3__PA_DIV_ID, 0x000000FF

/* trigger */
.set trigger__0__DR, CYREG_GPIO_PRT0_DR
.set trigger__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set trigger__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set trigger__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set trigger__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set trigger__0__HSIOM_MASK, 0x0000000F
.set trigger__0__HSIOM_SHIFT, 0
.set trigger__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set trigger__0__INTR, CYREG_GPIO_PRT0_INTR
.set trigger__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set trigger__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set trigger__0__MASK, 0x01
.set trigger__0__PA__CFG0, CYREG_UDB_PA4_CFG0
.set trigger__0__PA__CFG1, CYREG_UDB_PA4_CFG1
.set trigger__0__PA__CFG10, CYREG_UDB_PA4_CFG10
.set trigger__0__PA__CFG11, CYREG_UDB_PA4_CFG11
.set trigger__0__PA__CFG12, CYREG_UDB_PA4_CFG12
.set trigger__0__PA__CFG13, CYREG_UDB_PA4_CFG13
.set trigger__0__PA__CFG14, CYREG_UDB_PA4_CFG14
.set trigger__0__PA__CFG2, CYREG_UDB_PA4_CFG2
.set trigger__0__PA__CFG3, CYREG_UDB_PA4_CFG3
.set trigger__0__PA__CFG4, CYREG_UDB_PA4_CFG4
.set trigger__0__PA__CFG5, CYREG_UDB_PA4_CFG5
.set trigger__0__PA__CFG6, CYREG_UDB_PA4_CFG6
.set trigger__0__PA__CFG7, CYREG_UDB_PA4_CFG7
.set trigger__0__PA__CFG8, CYREG_UDB_PA4_CFG8
.set trigger__0__PA__CFG9, CYREG_UDB_PA4_CFG9
.set trigger__0__PC, CYREG_GPIO_PRT0_PC
.set trigger__0__PC2, CYREG_GPIO_PRT0_PC2
.set trigger__0__PORT, 0
.set trigger__0__PS, CYREG_GPIO_PRT0_PS
.set trigger__0__SHIFT, 0
.set trigger__DR, CYREG_GPIO_PRT0_DR
.set trigger__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set trigger__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set trigger__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set trigger__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set trigger__INTR, CYREG_GPIO_PRT0_INTR
.set trigger__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set trigger__INTSTAT, CYREG_GPIO_PRT0_INTR
.set trigger__MASK, 0x01
.set trigger__PA__CFG0, CYREG_UDB_PA4_CFG0
.set trigger__PA__CFG1, CYREG_UDB_PA4_CFG1
.set trigger__PA__CFG10, CYREG_UDB_PA4_CFG10
.set trigger__PA__CFG11, CYREG_UDB_PA4_CFG11
.set trigger__PA__CFG12, CYREG_UDB_PA4_CFG12
.set trigger__PA__CFG13, CYREG_UDB_PA4_CFG13
.set trigger__PA__CFG14, CYREG_UDB_PA4_CFG14
.set trigger__PA__CFG2, CYREG_UDB_PA4_CFG2
.set trigger__PA__CFG3, CYREG_UDB_PA4_CFG3
.set trigger__PA__CFG4, CYREG_UDB_PA4_CFG4
.set trigger__PA__CFG5, CYREG_UDB_PA4_CFG5
.set trigger__PA__CFG6, CYREG_UDB_PA4_CFG6
.set trigger__PA__CFG7, CYREG_UDB_PA4_CFG7
.set trigger__PA__CFG8, CYREG_UDB_PA4_CFG8
.set trigger__PA__CFG9, CYREG_UDB_PA4_CFG9
.set trigger__PC, CYREG_GPIO_PRT0_PC
.set trigger__PC2, CYREG_GPIO_PRT0_PC2
.set trigger__PORT, 0
.set trigger__PS, CYREG_GPIO_PRT0_PS
.set trigger__SHIFT, 0

/* I2STxDMA */
.set I2STxDMA__CH_CTL, CYREG_DMAC_CH_CTL1
.set I2STxDMA__CHANNEL_NUMBER, 1
.set I2STxDMA__DESCR_PING_CTL, CYREG_DMAC_DESCR1_PING_CTL
.set I2STxDMA__DESCR_PING_DST, CYREG_DMAC_DESCR1_PING_DST
.set I2STxDMA__DESCR_PING_SRC, CYREG_DMAC_DESCR1_PING_SRC
.set I2STxDMA__DESCR_PING_STATUS, CYREG_DMAC_DESCR1_PING_STATUS
.set I2STxDMA__DESCR_PONG_CTL, CYREG_DMAC_DESCR1_PONG_CTL
.set I2STxDMA__DESCR_PONG_DST, CYREG_DMAC_DESCR1_PONG_DST
.set I2STxDMA__DESCR_PONG_SRC, CYREG_DMAC_DESCR1_PONG_SRC
.set I2STxDMA__DESCR_PONG_STATUS, CYREG_DMAC_DESCR1_PONG_STATUS
.set I2STxDMA__PRIORITY, 0
.set I2STxDMA__TR_GROUP, 0
.set I2STxDMA__TR_OUTPUT, 1

/* CodecI2CM */
.set CodecI2CM_SCB__CTRL, CYREG_SCB0_CTRL
.set CodecI2CM_SCB__EZ_DATA0, CYREG_SCB0_EZ_DATA0
.set CodecI2CM_SCB__EZ_DATA1, CYREG_SCB0_EZ_DATA1
.set CodecI2CM_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set CodecI2CM_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set CodecI2CM_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set CodecI2CM_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set CodecI2CM_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set CodecI2CM_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set CodecI2CM_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set CodecI2CM_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set CodecI2CM_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set CodecI2CM_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set CodecI2CM_SCB__EZ_DATA2, CYREG_SCB0_EZ_DATA2
.set CodecI2CM_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set CodecI2CM_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set CodecI2CM_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set CodecI2CM_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set CodecI2CM_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set CodecI2CM_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set CodecI2CM_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set CodecI2CM_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set CodecI2CM_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set CodecI2CM_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set CodecI2CM_SCB__EZ_DATA3, CYREG_SCB0_EZ_DATA3
.set CodecI2CM_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set CodecI2CM_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set CodecI2CM_SCB__EZ_DATA4, CYREG_SCB0_EZ_DATA4
.set CodecI2CM_SCB__EZ_DATA5, CYREG_SCB0_EZ_DATA5
.set CodecI2CM_SCB__EZ_DATA6, CYREG_SCB0_EZ_DATA6
.set CodecI2CM_SCB__EZ_DATA7, CYREG_SCB0_EZ_DATA7
.set CodecI2CM_SCB__EZ_DATA8, CYREG_SCB0_EZ_DATA8
.set CodecI2CM_SCB__EZ_DATA9, CYREG_SCB0_EZ_DATA9
.set CodecI2CM_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set CodecI2CM_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set CodecI2CM_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set CodecI2CM_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set CodecI2CM_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set CodecI2CM_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set CodecI2CM_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set CodecI2CM_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set CodecI2CM_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set CodecI2CM_SCB__INTR_M, CYREG_SCB0_INTR_M
.set CodecI2CM_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set CodecI2CM_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set CodecI2CM_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set CodecI2CM_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set CodecI2CM_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set CodecI2CM_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set CodecI2CM_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set CodecI2CM_SCB__INTR_S, CYREG_SCB0_INTR_S
.set CodecI2CM_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set CodecI2CM_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set CodecI2CM_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set CodecI2CM_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set CodecI2CM_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set CodecI2CM_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set CodecI2CM_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set CodecI2CM_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set CodecI2CM_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set CodecI2CM_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set CodecI2CM_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set CodecI2CM_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set CodecI2CM_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set CodecI2CM_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set CodecI2CM_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set CodecI2CM_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set CodecI2CM_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set CodecI2CM_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set CodecI2CM_SCB__SS0_POSISTION, 0
.set CodecI2CM_SCB__SS1_POSISTION, 1
.set CodecI2CM_SCB__SS2_POSISTION, 2
.set CodecI2CM_SCB__SS3_POSISTION, 3
.set CodecI2CM_SCB__STATUS, CYREG_SCB0_STATUS
.set CodecI2CM_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set CodecI2CM_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set CodecI2CM_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set CodecI2CM_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set CodecI2CM_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set CodecI2CM_SCB__UART_FLOW_CTRL, CYREG_SCB0_UART_FLOW_CTRL
.set CodecI2CM_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set CodecI2CM_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set CodecI2CM_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL
.set CodecI2CM_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set CodecI2CM_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set CodecI2CM_SCB_IRQ__INTC_MASK, 0x200
.set CodecI2CM_SCB_IRQ__INTC_NUMBER, 9
.set CodecI2CM_SCB_IRQ__INTC_PRIOR_MASK, 0xC000
.set CodecI2CM_SCB_IRQ__INTC_PRIOR_NUM, 3
.set CodecI2CM_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set CodecI2CM_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set CodecI2CM_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR
.set CodecI2CM_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL2
.set CodecI2CM_SCBCLK__DIV_ID, 0x00000044
.set CodecI2CM_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL4
.set CodecI2CM_SCBCLK__PA_DIV_ID, 0x000000FF
.set CodecI2CM_scl__0__DR, CYREG_GPIO_PRT4_DR
.set CodecI2CM_scl__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CodecI2CM_scl__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CodecI2CM_scl__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CodecI2CM_scl__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set CodecI2CM_scl__0__HSIOM_GPIO, 0
.set CodecI2CM_scl__0__HSIOM_I2C, 14
.set CodecI2CM_scl__0__HSIOM_I2C_SCL, 14
.set CodecI2CM_scl__0__HSIOM_MASK, 0x0000000F
.set CodecI2CM_scl__0__HSIOM_SHIFT, 0
.set CodecI2CM_scl__0__HSIOM_SPI, 15
.set CodecI2CM_scl__0__HSIOM_SPI_MOSI, 15
.set CodecI2CM_scl__0__HSIOM_UART, 9
.set CodecI2CM_scl__0__HSIOM_UART_RX, 9
.set CodecI2CM_scl__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CodecI2CM_scl__0__INTR, CYREG_GPIO_PRT4_INTR
.set CodecI2CM_scl__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CodecI2CM_scl__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CodecI2CM_scl__0__MASK, 0x01
.set CodecI2CM_scl__0__PA__CFG0, CYREG_UDB_PA5_CFG0
.set CodecI2CM_scl__0__PA__CFG1, CYREG_UDB_PA5_CFG1
.set CodecI2CM_scl__0__PA__CFG10, CYREG_UDB_PA5_CFG10
.set CodecI2CM_scl__0__PA__CFG11, CYREG_UDB_PA5_CFG11
.set CodecI2CM_scl__0__PA__CFG12, CYREG_UDB_PA5_CFG12
.set CodecI2CM_scl__0__PA__CFG13, CYREG_UDB_PA5_CFG13
.set CodecI2CM_scl__0__PA__CFG14, CYREG_UDB_PA5_CFG14
.set CodecI2CM_scl__0__PA__CFG2, CYREG_UDB_PA5_CFG2
.set CodecI2CM_scl__0__PA__CFG3, CYREG_UDB_PA5_CFG3
.set CodecI2CM_scl__0__PA__CFG4, CYREG_UDB_PA5_CFG4
.set CodecI2CM_scl__0__PA__CFG5, CYREG_UDB_PA5_CFG5
.set CodecI2CM_scl__0__PA__CFG6, CYREG_UDB_PA5_CFG6
.set CodecI2CM_scl__0__PA__CFG7, CYREG_UDB_PA5_CFG7
.set CodecI2CM_scl__0__PA__CFG8, CYREG_UDB_PA5_CFG8
.set CodecI2CM_scl__0__PA__CFG9, CYREG_UDB_PA5_CFG9
.set CodecI2CM_scl__0__PC, CYREG_GPIO_PRT4_PC
.set CodecI2CM_scl__0__PC2, CYREG_GPIO_PRT4_PC2
.set CodecI2CM_scl__0__PORT, 4
.set CodecI2CM_scl__0__PS, CYREG_GPIO_PRT4_PS
.set CodecI2CM_scl__0__SHIFT, 0
.set CodecI2CM_scl__DR, CYREG_GPIO_PRT4_DR
.set CodecI2CM_scl__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CodecI2CM_scl__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CodecI2CM_scl__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CodecI2CM_scl__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CodecI2CM_scl__INTR, CYREG_GPIO_PRT4_INTR
.set CodecI2CM_scl__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CodecI2CM_scl__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CodecI2CM_scl__MASK, 0x01
.set CodecI2CM_scl__PA__CFG0, CYREG_UDB_PA5_CFG0
.set CodecI2CM_scl__PA__CFG1, CYREG_UDB_PA5_CFG1
.set CodecI2CM_scl__PA__CFG10, CYREG_UDB_PA5_CFG10
.set CodecI2CM_scl__PA__CFG11, CYREG_UDB_PA5_CFG11
.set CodecI2CM_scl__PA__CFG12, CYREG_UDB_PA5_CFG12
.set CodecI2CM_scl__PA__CFG13, CYREG_UDB_PA5_CFG13
.set CodecI2CM_scl__PA__CFG14, CYREG_UDB_PA5_CFG14
.set CodecI2CM_scl__PA__CFG2, CYREG_UDB_PA5_CFG2
.set CodecI2CM_scl__PA__CFG3, CYREG_UDB_PA5_CFG3
.set CodecI2CM_scl__PA__CFG4, CYREG_UDB_PA5_CFG4
.set CodecI2CM_scl__PA__CFG5, CYREG_UDB_PA5_CFG5
.set CodecI2CM_scl__PA__CFG6, CYREG_UDB_PA5_CFG6
.set CodecI2CM_scl__PA__CFG7, CYREG_UDB_PA5_CFG7
.set CodecI2CM_scl__PA__CFG8, CYREG_UDB_PA5_CFG8
.set CodecI2CM_scl__PA__CFG9, CYREG_UDB_PA5_CFG9
.set CodecI2CM_scl__PC, CYREG_GPIO_PRT4_PC
.set CodecI2CM_scl__PC2, CYREG_GPIO_PRT4_PC2
.set CodecI2CM_scl__PORT, 4
.set CodecI2CM_scl__PS, CYREG_GPIO_PRT4_PS
.set CodecI2CM_scl__SHIFT, 0
.set CodecI2CM_sda__0__DR, CYREG_GPIO_PRT4_DR
.set CodecI2CM_sda__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CodecI2CM_sda__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CodecI2CM_sda__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CodecI2CM_sda__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set CodecI2CM_sda__0__HSIOM_GPIO, 0
.set CodecI2CM_sda__0__HSIOM_I2C, 14
.set CodecI2CM_sda__0__HSIOM_I2C_SDA, 14
.set CodecI2CM_sda__0__HSIOM_MASK, 0x000000F0
.set CodecI2CM_sda__0__HSIOM_SHIFT, 4
.set CodecI2CM_sda__0__HSIOM_SPI, 15
.set CodecI2CM_sda__0__HSIOM_SPI_MISO, 15
.set CodecI2CM_sda__0__HSIOM_UART, 9
.set CodecI2CM_sda__0__HSIOM_UART_TX, 9
.set CodecI2CM_sda__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CodecI2CM_sda__0__INTR, CYREG_GPIO_PRT4_INTR
.set CodecI2CM_sda__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CodecI2CM_sda__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CodecI2CM_sda__0__MASK, 0x02
.set CodecI2CM_sda__0__PA__CFG0, CYREG_UDB_PA5_CFG0
.set CodecI2CM_sda__0__PA__CFG1, CYREG_UDB_PA5_CFG1
.set CodecI2CM_sda__0__PA__CFG10, CYREG_UDB_PA5_CFG10
.set CodecI2CM_sda__0__PA__CFG11, CYREG_UDB_PA5_CFG11
.set CodecI2CM_sda__0__PA__CFG12, CYREG_UDB_PA5_CFG12
.set CodecI2CM_sda__0__PA__CFG13, CYREG_UDB_PA5_CFG13
.set CodecI2CM_sda__0__PA__CFG14, CYREG_UDB_PA5_CFG14
.set CodecI2CM_sda__0__PA__CFG2, CYREG_UDB_PA5_CFG2
.set CodecI2CM_sda__0__PA__CFG3, CYREG_UDB_PA5_CFG3
.set CodecI2CM_sda__0__PA__CFG4, CYREG_UDB_PA5_CFG4
.set CodecI2CM_sda__0__PA__CFG5, CYREG_UDB_PA5_CFG5
.set CodecI2CM_sda__0__PA__CFG6, CYREG_UDB_PA5_CFG6
.set CodecI2CM_sda__0__PA__CFG7, CYREG_UDB_PA5_CFG7
.set CodecI2CM_sda__0__PA__CFG8, CYREG_UDB_PA5_CFG8
.set CodecI2CM_sda__0__PA__CFG9, CYREG_UDB_PA5_CFG9
.set CodecI2CM_sda__0__PC, CYREG_GPIO_PRT4_PC
.set CodecI2CM_sda__0__PC2, CYREG_GPIO_PRT4_PC2
.set CodecI2CM_sda__0__PORT, 4
.set CodecI2CM_sda__0__PS, CYREG_GPIO_PRT4_PS
.set CodecI2CM_sda__0__SHIFT, 1
.set CodecI2CM_sda__DR, CYREG_GPIO_PRT4_DR
.set CodecI2CM_sda__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CodecI2CM_sda__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CodecI2CM_sda__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CodecI2CM_sda__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CodecI2CM_sda__INTR, CYREG_GPIO_PRT4_INTR
.set CodecI2CM_sda__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CodecI2CM_sda__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CodecI2CM_sda__MASK, 0x02
.set CodecI2CM_sda__PA__CFG0, CYREG_UDB_PA5_CFG0
.set CodecI2CM_sda__PA__CFG1, CYREG_UDB_PA5_CFG1
.set CodecI2CM_sda__PA__CFG10, CYREG_UDB_PA5_CFG10
.set CodecI2CM_sda__PA__CFG11, CYREG_UDB_PA5_CFG11
.set CodecI2CM_sda__PA__CFG12, CYREG_UDB_PA5_CFG12
.set CodecI2CM_sda__PA__CFG13, CYREG_UDB_PA5_CFG13
.set CodecI2CM_sda__PA__CFG14, CYREG_UDB_PA5_CFG14
.set CodecI2CM_sda__PA__CFG2, CYREG_UDB_PA5_CFG2
.set CodecI2CM_sda__PA__CFG3, CYREG_UDB_PA5_CFG3
.set CodecI2CM_sda__PA__CFG4, CYREG_UDB_PA5_CFG4
.set CodecI2CM_sda__PA__CFG5, CYREG_UDB_PA5_CFG5
.set CodecI2CM_sda__PA__CFG6, CYREG_UDB_PA5_CFG6
.set CodecI2CM_sda__PA__CFG7, CYREG_UDB_PA5_CFG7
.set CodecI2CM_sda__PA__CFG8, CYREG_UDB_PA5_CFG8
.set CodecI2CM_sda__PA__CFG9, CYREG_UDB_PA5_CFG9
.set CodecI2CM_sda__PC, CYREG_GPIO_PRT4_PC
.set CodecI2CM_sda__PC2, CYREG_GPIO_PRT4_PC2
.set CodecI2CM_sda__PORT, 4
.set CodecI2CM_sda__PS, CYREG_GPIO_PRT4_PS
.set CodecI2CM_sda__SHIFT, 1

/* Codec_LRC */
.set Codec_LRC__0__DR, CYREG_GPIO_PRT3_DR
.set Codec_LRC__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Codec_LRC__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Codec_LRC__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Codec_LRC__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Codec_LRC__0__HSIOM_MASK, 0x00F00000
.set Codec_LRC__0__HSIOM_SHIFT, 20
.set Codec_LRC__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Codec_LRC__0__INTR, CYREG_GPIO_PRT3_INTR
.set Codec_LRC__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Codec_LRC__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Codec_LRC__0__MASK, 0x20
.set Codec_LRC__0__OUT_SEL, CYREG_UDB_PA7_CFG10
.set Codec_LRC__0__OUT_SEL_SHIFT, 10
.set Codec_LRC__0__OUT_SEL_VAL, 0
.set Codec_LRC__0__PA__CFG0, CYREG_UDB_PA7_CFG0
.set Codec_LRC__0__PA__CFG1, CYREG_UDB_PA7_CFG1
.set Codec_LRC__0__PA__CFG10, CYREG_UDB_PA7_CFG10
.set Codec_LRC__0__PA__CFG11, CYREG_UDB_PA7_CFG11
.set Codec_LRC__0__PA__CFG12, CYREG_UDB_PA7_CFG12
.set Codec_LRC__0__PA__CFG13, CYREG_UDB_PA7_CFG13
.set Codec_LRC__0__PA__CFG14, CYREG_UDB_PA7_CFG14
.set Codec_LRC__0__PA__CFG2, CYREG_UDB_PA7_CFG2
.set Codec_LRC__0__PA__CFG3, CYREG_UDB_PA7_CFG3
.set Codec_LRC__0__PA__CFG4, CYREG_UDB_PA7_CFG4
.set Codec_LRC__0__PA__CFG5, CYREG_UDB_PA7_CFG5
.set Codec_LRC__0__PA__CFG6, CYREG_UDB_PA7_CFG6
.set Codec_LRC__0__PA__CFG7, CYREG_UDB_PA7_CFG7
.set Codec_LRC__0__PA__CFG8, CYREG_UDB_PA7_CFG8
.set Codec_LRC__0__PA__CFG9, CYREG_UDB_PA7_CFG9
.set Codec_LRC__0__PC, CYREG_GPIO_PRT3_PC
.set Codec_LRC__0__PC2, CYREG_GPIO_PRT3_PC2
.set Codec_LRC__0__PORT, 3
.set Codec_LRC__0__PS, CYREG_GPIO_PRT3_PS
.set Codec_LRC__0__SHIFT, 5
.set Codec_LRC__DR, CYREG_GPIO_PRT3_DR
.set Codec_LRC__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Codec_LRC__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Codec_LRC__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Codec_LRC__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Codec_LRC__INTR, CYREG_GPIO_PRT3_INTR
.set Codec_LRC__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Codec_LRC__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Codec_LRC__MASK, 0x20
.set Codec_LRC__PA__CFG0, CYREG_UDB_PA7_CFG0
.set Codec_LRC__PA__CFG1, CYREG_UDB_PA7_CFG1
.set Codec_LRC__PA__CFG10, CYREG_UDB_PA7_CFG10
.set Codec_LRC__PA__CFG11, CYREG_UDB_PA7_CFG11
.set Codec_LRC__PA__CFG12, CYREG_UDB_PA7_CFG12
.set Codec_LRC__PA__CFG13, CYREG_UDB_PA7_CFG13
.set Codec_LRC__PA__CFG14, CYREG_UDB_PA7_CFG14
.set Codec_LRC__PA__CFG2, CYREG_UDB_PA7_CFG2
.set Codec_LRC__PA__CFG3, CYREG_UDB_PA7_CFG3
.set Codec_LRC__PA__CFG4, CYREG_UDB_PA7_CFG4
.set Codec_LRC__PA__CFG5, CYREG_UDB_PA7_CFG5
.set Codec_LRC__PA__CFG6, CYREG_UDB_PA7_CFG6
.set Codec_LRC__PA__CFG7, CYREG_UDB_PA7_CFG7
.set Codec_LRC__PA__CFG8, CYREG_UDB_PA7_CFG8
.set Codec_LRC__PA__CFG9, CYREG_UDB_PA7_CFG9
.set Codec_LRC__PC, CYREG_GPIO_PRT3_PC
.set Codec_LRC__PC2, CYREG_GPIO_PRT3_PC2
.set Codec_LRC__PORT, 3
.set Codec_LRC__PS, CYREG_GPIO_PRT3_PS
.set Codec_LRC__PSOC_I2S_LRCLK__DR, CYREG_GPIO_PRT3_DR
.set Codec_LRC__PSOC_I2S_LRCLK__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Codec_LRC__PSOC_I2S_LRCLK__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Codec_LRC__PSOC_I2S_LRCLK__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Codec_LRC__PSOC_I2S_LRCLK__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Codec_LRC__PSOC_I2S_LRCLK__INTR, CYREG_GPIO_PRT3_INTR
.set Codec_LRC__PSOC_I2S_LRCLK__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Codec_LRC__PSOC_I2S_LRCLK__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Codec_LRC__PSOC_I2S_LRCLK__MASK, 0x20
.set Codec_LRC__PSOC_I2S_LRCLK__PA__CFG0, CYREG_UDB_PA7_CFG0
.set Codec_LRC__PSOC_I2S_LRCLK__PA__CFG1, CYREG_UDB_PA7_CFG1
.set Codec_LRC__PSOC_I2S_LRCLK__PA__CFG10, CYREG_UDB_PA7_CFG10
.set Codec_LRC__PSOC_I2S_LRCLK__PA__CFG11, CYREG_UDB_PA7_CFG11
.set Codec_LRC__PSOC_I2S_LRCLK__PA__CFG12, CYREG_UDB_PA7_CFG12
.set Codec_LRC__PSOC_I2S_LRCLK__PA__CFG13, CYREG_UDB_PA7_CFG13
.set Codec_LRC__PSOC_I2S_LRCLK__PA__CFG14, CYREG_UDB_PA7_CFG14
.set Codec_LRC__PSOC_I2S_LRCLK__PA__CFG2, CYREG_UDB_PA7_CFG2
.set Codec_LRC__PSOC_I2S_LRCLK__PA__CFG3, CYREG_UDB_PA7_CFG3
.set Codec_LRC__PSOC_I2S_LRCLK__PA__CFG4, CYREG_UDB_PA7_CFG4
.set Codec_LRC__PSOC_I2S_LRCLK__PA__CFG5, CYREG_UDB_PA7_CFG5
.set Codec_LRC__PSOC_I2S_LRCLK__PA__CFG6, CYREG_UDB_PA7_CFG6
.set Codec_LRC__PSOC_I2S_LRCLK__PA__CFG7, CYREG_UDB_PA7_CFG7
.set Codec_LRC__PSOC_I2S_LRCLK__PA__CFG8, CYREG_UDB_PA7_CFG8
.set Codec_LRC__PSOC_I2S_LRCLK__PA__CFG9, CYREG_UDB_PA7_CFG9
.set Codec_LRC__PSOC_I2S_LRCLK__PC, CYREG_GPIO_PRT3_PC
.set Codec_LRC__PSOC_I2S_LRCLK__PC2, CYREG_GPIO_PRT3_PC2
.set Codec_LRC__PSOC_I2S_LRCLK__PORT, 3
.set Codec_LRC__PSOC_I2S_LRCLK__PS, CYREG_GPIO_PRT3_PS
.set Codec_LRC__PSOC_I2S_LRCLK__SHIFT, 5
.set Codec_LRC__SHIFT, 5

/* Codec_BCLK */
.set Codec_BCLK__0__DR, CYREG_GPIO_PRT3_DR
.set Codec_BCLK__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Codec_BCLK__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Codec_BCLK__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Codec_BCLK__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Codec_BCLK__0__HSIOM_MASK, 0x000F0000
.set Codec_BCLK__0__HSIOM_SHIFT, 16
.set Codec_BCLK__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Codec_BCLK__0__INTR, CYREG_GPIO_PRT3_INTR
.set Codec_BCLK__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Codec_BCLK__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Codec_BCLK__0__MASK, 0x10
.set Codec_BCLK__0__OUT_SEL, CYREG_UDB_PA7_CFG10
.set Codec_BCLK__0__OUT_SEL_SHIFT, 8
.set Codec_BCLK__0__OUT_SEL_VAL, 1
.set Codec_BCLK__0__PA__CFG0, CYREG_UDB_PA7_CFG0
.set Codec_BCLK__0__PA__CFG1, CYREG_UDB_PA7_CFG1
.set Codec_BCLK__0__PA__CFG10, CYREG_UDB_PA7_CFG10
.set Codec_BCLK__0__PA__CFG11, CYREG_UDB_PA7_CFG11
.set Codec_BCLK__0__PA__CFG12, CYREG_UDB_PA7_CFG12
.set Codec_BCLK__0__PA__CFG13, CYREG_UDB_PA7_CFG13
.set Codec_BCLK__0__PA__CFG14, CYREG_UDB_PA7_CFG14
.set Codec_BCLK__0__PA__CFG2, CYREG_UDB_PA7_CFG2
.set Codec_BCLK__0__PA__CFG3, CYREG_UDB_PA7_CFG3
.set Codec_BCLK__0__PA__CFG4, CYREG_UDB_PA7_CFG4
.set Codec_BCLK__0__PA__CFG5, CYREG_UDB_PA7_CFG5
.set Codec_BCLK__0__PA__CFG6, CYREG_UDB_PA7_CFG6
.set Codec_BCLK__0__PA__CFG7, CYREG_UDB_PA7_CFG7
.set Codec_BCLK__0__PA__CFG8, CYREG_UDB_PA7_CFG8
.set Codec_BCLK__0__PA__CFG9, CYREG_UDB_PA7_CFG9
.set Codec_BCLK__0__PC, CYREG_GPIO_PRT3_PC
.set Codec_BCLK__0__PC2, CYREG_GPIO_PRT3_PC2
.set Codec_BCLK__0__PORT, 3
.set Codec_BCLK__0__PS, CYREG_GPIO_PRT3_PS
.set Codec_BCLK__0__SHIFT, 4
.set Codec_BCLK__DR, CYREG_GPIO_PRT3_DR
.set Codec_BCLK__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Codec_BCLK__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Codec_BCLK__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Codec_BCLK__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Codec_BCLK__INTR, CYREG_GPIO_PRT3_INTR
.set Codec_BCLK__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Codec_BCLK__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Codec_BCLK__MASK, 0x10
.set Codec_BCLK__PA__CFG0, CYREG_UDB_PA7_CFG0
.set Codec_BCLK__PA__CFG1, CYREG_UDB_PA7_CFG1
.set Codec_BCLK__PA__CFG10, CYREG_UDB_PA7_CFG10
.set Codec_BCLK__PA__CFG11, CYREG_UDB_PA7_CFG11
.set Codec_BCLK__PA__CFG12, CYREG_UDB_PA7_CFG12
.set Codec_BCLK__PA__CFG13, CYREG_UDB_PA7_CFG13
.set Codec_BCLK__PA__CFG14, CYREG_UDB_PA7_CFG14
.set Codec_BCLK__PA__CFG2, CYREG_UDB_PA7_CFG2
.set Codec_BCLK__PA__CFG3, CYREG_UDB_PA7_CFG3
.set Codec_BCLK__PA__CFG4, CYREG_UDB_PA7_CFG4
.set Codec_BCLK__PA__CFG5, CYREG_UDB_PA7_CFG5
.set Codec_BCLK__PA__CFG6, CYREG_UDB_PA7_CFG6
.set Codec_BCLK__PA__CFG7, CYREG_UDB_PA7_CFG7
.set Codec_BCLK__PA__CFG8, CYREG_UDB_PA7_CFG8
.set Codec_BCLK__PA__CFG9, CYREG_UDB_PA7_CFG9
.set Codec_BCLK__PC, CYREG_GPIO_PRT3_PC
.set Codec_BCLK__PC2, CYREG_GPIO_PRT3_PC2
.set Codec_BCLK__PORT, 3
.set Codec_BCLK__PS, CYREG_GPIO_PRT3_PS
.set Codec_BCLK__PSOC_I2S_BCLK__DR, CYREG_GPIO_PRT3_DR
.set Codec_BCLK__PSOC_I2S_BCLK__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Codec_BCLK__PSOC_I2S_BCLK__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Codec_BCLK__PSOC_I2S_BCLK__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Codec_BCLK__PSOC_I2S_BCLK__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Codec_BCLK__PSOC_I2S_BCLK__INTR, CYREG_GPIO_PRT3_INTR
.set Codec_BCLK__PSOC_I2S_BCLK__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Codec_BCLK__PSOC_I2S_BCLK__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Codec_BCLK__PSOC_I2S_BCLK__MASK, 0x10
.set Codec_BCLK__PSOC_I2S_BCLK__PA__CFG0, CYREG_UDB_PA7_CFG0
.set Codec_BCLK__PSOC_I2S_BCLK__PA__CFG1, CYREG_UDB_PA7_CFG1
.set Codec_BCLK__PSOC_I2S_BCLK__PA__CFG10, CYREG_UDB_PA7_CFG10
.set Codec_BCLK__PSOC_I2S_BCLK__PA__CFG11, CYREG_UDB_PA7_CFG11
.set Codec_BCLK__PSOC_I2S_BCLK__PA__CFG12, CYREG_UDB_PA7_CFG12
.set Codec_BCLK__PSOC_I2S_BCLK__PA__CFG13, CYREG_UDB_PA7_CFG13
.set Codec_BCLK__PSOC_I2S_BCLK__PA__CFG14, CYREG_UDB_PA7_CFG14
.set Codec_BCLK__PSOC_I2S_BCLK__PA__CFG2, CYREG_UDB_PA7_CFG2
.set Codec_BCLK__PSOC_I2S_BCLK__PA__CFG3, CYREG_UDB_PA7_CFG3
.set Codec_BCLK__PSOC_I2S_BCLK__PA__CFG4, CYREG_UDB_PA7_CFG4
.set Codec_BCLK__PSOC_I2S_BCLK__PA__CFG5, CYREG_UDB_PA7_CFG5
.set Codec_BCLK__PSOC_I2S_BCLK__PA__CFG6, CYREG_UDB_PA7_CFG6
.set Codec_BCLK__PSOC_I2S_BCLK__PA__CFG7, CYREG_UDB_PA7_CFG7
.set Codec_BCLK__PSOC_I2S_BCLK__PA__CFG8, CYREG_UDB_PA7_CFG8
.set Codec_BCLK__PSOC_I2S_BCLK__PA__CFG9, CYREG_UDB_PA7_CFG9
.set Codec_BCLK__PSOC_I2S_BCLK__PC, CYREG_GPIO_PRT3_PC
.set Codec_BCLK__PSOC_I2S_BCLK__PC2, CYREG_GPIO_PRT3_PC2
.set Codec_BCLK__PSOC_I2S_BCLK__PORT, 3
.set Codec_BCLK__PSOC_I2S_BCLK__PS, CYREG_GPIO_PRT3_PS
.set Codec_BCLK__PSOC_I2S_BCLK__SHIFT, 4
.set Codec_BCLK__SHIFT, 4

/* Codec_MCLK */
.set Codec_MCLK__0__DR, CYREG_GPIO_PRT5_DR
.set Codec_MCLK__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set Codec_MCLK__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set Codec_MCLK__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set Codec_MCLK__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set Codec_MCLK__0__HSIOM_MASK, 0xF0000000
.set Codec_MCLK__0__HSIOM_SHIFT, 28
.set Codec_MCLK__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set Codec_MCLK__0__INTR, CYREG_GPIO_PRT5_INTR
.set Codec_MCLK__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set Codec_MCLK__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set Codec_MCLK__0__MASK, 0x80
.set Codec_MCLK__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set Codec_MCLK__0__OUT_SEL_SHIFT, 14
.set Codec_MCLK__0__OUT_SEL_VAL, 2
.set Codec_MCLK__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Codec_MCLK__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Codec_MCLK__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Codec_MCLK__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Codec_MCLK__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Codec_MCLK__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Codec_MCLK__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Codec_MCLK__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Codec_MCLK__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Codec_MCLK__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Codec_MCLK__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Codec_MCLK__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Codec_MCLK__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Codec_MCLK__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Codec_MCLK__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Codec_MCLK__0__PC, CYREG_GPIO_PRT5_PC
.set Codec_MCLK__0__PC2, CYREG_GPIO_PRT5_PC2
.set Codec_MCLK__0__PORT, 5
.set Codec_MCLK__0__PS, CYREG_GPIO_PRT5_PS
.set Codec_MCLK__0__SHIFT, 7
.set Codec_MCLK__DR, CYREG_GPIO_PRT5_DR
.set Codec_MCLK__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set Codec_MCLK__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set Codec_MCLK__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set Codec_MCLK__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set Codec_MCLK__INTR, CYREG_GPIO_PRT5_INTR
.set Codec_MCLK__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set Codec_MCLK__INTSTAT, CYREG_GPIO_PRT5_INTR
.set Codec_MCLK__MASK, 0x80
.set Codec_MCLK__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Codec_MCLK__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Codec_MCLK__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Codec_MCLK__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Codec_MCLK__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Codec_MCLK__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Codec_MCLK__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Codec_MCLK__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Codec_MCLK__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Codec_MCLK__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Codec_MCLK__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Codec_MCLK__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Codec_MCLK__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Codec_MCLK__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Codec_MCLK__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Codec_MCLK__PC, CYREG_GPIO_PRT5_PC
.set Codec_MCLK__PC2, CYREG_GPIO_PRT5_PC2
.set Codec_MCLK__PORT, 5
.set Codec_MCLK__PS, CYREG_GPIO_PRT5_PS
.set Codec_MCLK__PSOC_I2S_MCLK__DR, CYREG_GPIO_PRT5_DR
.set Codec_MCLK__PSOC_I2S_MCLK__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set Codec_MCLK__PSOC_I2S_MCLK__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set Codec_MCLK__PSOC_I2S_MCLK__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set Codec_MCLK__PSOC_I2S_MCLK__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set Codec_MCLK__PSOC_I2S_MCLK__INTR, CYREG_GPIO_PRT5_INTR
.set Codec_MCLK__PSOC_I2S_MCLK__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set Codec_MCLK__PSOC_I2S_MCLK__INTSTAT, CYREG_GPIO_PRT5_INTR
.set Codec_MCLK__PSOC_I2S_MCLK__MASK, 0x80
.set Codec_MCLK__PSOC_I2S_MCLK__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Codec_MCLK__PSOC_I2S_MCLK__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Codec_MCLK__PSOC_I2S_MCLK__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Codec_MCLK__PSOC_I2S_MCLK__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Codec_MCLK__PSOC_I2S_MCLK__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Codec_MCLK__PSOC_I2S_MCLK__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Codec_MCLK__PSOC_I2S_MCLK__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Codec_MCLK__PSOC_I2S_MCLK__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Codec_MCLK__PSOC_I2S_MCLK__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Codec_MCLK__PSOC_I2S_MCLK__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Codec_MCLK__PSOC_I2S_MCLK__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Codec_MCLK__PSOC_I2S_MCLK__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Codec_MCLK__PSOC_I2S_MCLK__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Codec_MCLK__PSOC_I2S_MCLK__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Codec_MCLK__PSOC_I2S_MCLK__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Codec_MCLK__PSOC_I2S_MCLK__PC, CYREG_GPIO_PRT5_PC
.set Codec_MCLK__PSOC_I2S_MCLK__PC2, CYREG_GPIO_PRT5_PC2
.set Codec_MCLK__PSOC_I2S_MCLK__PORT, 5
.set Codec_MCLK__PSOC_I2S_MCLK__PS, CYREG_GPIO_PRT5_PS
.set Codec_MCLK__PSOC_I2S_MCLK__SHIFT, 7
.set Codec_MCLK__SHIFT, 7

/* AudioClkSel */
.set AudioClkSel_Sync_ctrl_reg__0__MASK, 0x01
.set AudioClkSel_Sync_ctrl_reg__0__POS, 0
.set AudioClkSel_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set AudioClkSel_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL1
.set AudioClkSel_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL1
.set AudioClkSel_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL1
.set AudioClkSel_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL1
.set AudioClkSel_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK1
.set AudioClkSel_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK1
.set AudioClkSel_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK1
.set AudioClkSel_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK1
.set AudioClkSel_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL1
.set AudioClkSel_Sync_ctrl_reg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL1
.set AudioClkSel_Sync_ctrl_reg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL1
.set AudioClkSel_Sync_ctrl_reg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK1
.set AudioClkSel_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set AudioClkSel_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL1
.set AudioClkSel_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST1
.set AudioClkSel_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL1
.set AudioClkSel_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST1
.set AudioClkSel_Sync_ctrl_reg__MASK, 0x01
.set AudioClkSel_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set AudioClkSel_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set AudioClkSel_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK1

/* isr_ADC_EOC */
.set isr_ADC_EOC__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_ADC_EOC__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_ADC_EOC__INTC_MASK, 0x01
.set isr_ADC_EOC__INTC_NUMBER, 0
.set isr_ADC_EOC__INTC_PRIOR_MASK, 0xC0
.set isr_ADC_EOC__INTC_PRIOR_NUM, 3
.set isr_ADC_EOC__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set isr_ADC_EOC__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_ADC_EOC__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* isr_SPIDone */
.set isr_SPIDone__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_SPIDone__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_SPIDone__INTC_MASK, 0x08
.set isr_SPIDone__INTC_NUMBER, 3
.set isr_SPIDone__INTC_PRIOR_MASK, 0xC0000000
.set isr_SPIDone__INTC_PRIOR_NUM, 3
.set isr_SPIDone__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set isr_SPIDone__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_SPIDone__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* isr_trigger */
.set isr_trigger__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_trigger__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_trigger__INTC_MASK, 0x10
.set isr_trigger__INTC_NUMBER, 4
.set isr_trigger__INTC_PRIOR_MASK, 0xC0
.set isr_trigger__INTC_PRIOR_NUM, 3
.set isr_trigger__INTC_PRIOR_REG, CYREG_CM0_IPR1
.set isr_trigger__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_trigger__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Codec_DACDAT */
.set Codec_DACDAT__0__DR, CYREG_GPIO_PRT3_DR
.set Codec_DACDAT__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Codec_DACDAT__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Codec_DACDAT__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Codec_DACDAT__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Codec_DACDAT__0__HSIOM_MASK, 0x0F000000
.set Codec_DACDAT__0__HSIOM_SHIFT, 24
.set Codec_DACDAT__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Codec_DACDAT__0__INTR, CYREG_GPIO_PRT3_INTR
.set Codec_DACDAT__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Codec_DACDAT__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Codec_DACDAT__0__MASK, 0x40
.set Codec_DACDAT__0__OUT_SEL, CYREG_UDB_PA7_CFG10
.set Codec_DACDAT__0__OUT_SEL_SHIFT, 12
.set Codec_DACDAT__0__OUT_SEL_VAL, 3
.set Codec_DACDAT__0__PA__CFG0, CYREG_UDB_PA7_CFG0
.set Codec_DACDAT__0__PA__CFG1, CYREG_UDB_PA7_CFG1
.set Codec_DACDAT__0__PA__CFG10, CYREG_UDB_PA7_CFG10
.set Codec_DACDAT__0__PA__CFG11, CYREG_UDB_PA7_CFG11
.set Codec_DACDAT__0__PA__CFG12, CYREG_UDB_PA7_CFG12
.set Codec_DACDAT__0__PA__CFG13, CYREG_UDB_PA7_CFG13
.set Codec_DACDAT__0__PA__CFG14, CYREG_UDB_PA7_CFG14
.set Codec_DACDAT__0__PA__CFG2, CYREG_UDB_PA7_CFG2
.set Codec_DACDAT__0__PA__CFG3, CYREG_UDB_PA7_CFG3
.set Codec_DACDAT__0__PA__CFG4, CYREG_UDB_PA7_CFG4
.set Codec_DACDAT__0__PA__CFG5, CYREG_UDB_PA7_CFG5
.set Codec_DACDAT__0__PA__CFG6, CYREG_UDB_PA7_CFG6
.set Codec_DACDAT__0__PA__CFG7, CYREG_UDB_PA7_CFG7
.set Codec_DACDAT__0__PA__CFG8, CYREG_UDB_PA7_CFG8
.set Codec_DACDAT__0__PA__CFG9, CYREG_UDB_PA7_CFG9
.set Codec_DACDAT__0__PC, CYREG_GPIO_PRT3_PC
.set Codec_DACDAT__0__PC2, CYREG_GPIO_PRT3_PC2
.set Codec_DACDAT__0__PORT, 3
.set Codec_DACDAT__0__PS, CYREG_GPIO_PRT3_PS
.set Codec_DACDAT__0__SHIFT, 6
.set Codec_DACDAT__DR, CYREG_GPIO_PRT3_DR
.set Codec_DACDAT__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Codec_DACDAT__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Codec_DACDAT__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Codec_DACDAT__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Codec_DACDAT__INTR, CYREG_GPIO_PRT3_INTR
.set Codec_DACDAT__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Codec_DACDAT__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Codec_DACDAT__MASK, 0x40
.set Codec_DACDAT__PA__CFG0, CYREG_UDB_PA7_CFG0
.set Codec_DACDAT__PA__CFG1, CYREG_UDB_PA7_CFG1
.set Codec_DACDAT__PA__CFG10, CYREG_UDB_PA7_CFG10
.set Codec_DACDAT__PA__CFG11, CYREG_UDB_PA7_CFG11
.set Codec_DACDAT__PA__CFG12, CYREG_UDB_PA7_CFG12
.set Codec_DACDAT__PA__CFG13, CYREG_UDB_PA7_CFG13
.set Codec_DACDAT__PA__CFG14, CYREG_UDB_PA7_CFG14
.set Codec_DACDAT__PA__CFG2, CYREG_UDB_PA7_CFG2
.set Codec_DACDAT__PA__CFG3, CYREG_UDB_PA7_CFG3
.set Codec_DACDAT__PA__CFG4, CYREG_UDB_PA7_CFG4
.set Codec_DACDAT__PA__CFG5, CYREG_UDB_PA7_CFG5
.set Codec_DACDAT__PA__CFG6, CYREG_UDB_PA7_CFG6
.set Codec_DACDAT__PA__CFG7, CYREG_UDB_PA7_CFG7
.set Codec_DACDAT__PA__CFG8, CYREG_UDB_PA7_CFG8
.set Codec_DACDAT__PA__CFG9, CYREG_UDB_PA7_CFG9
.set Codec_DACDAT__PC, CYREG_GPIO_PRT3_PC
.set Codec_DACDAT__PC2, CYREG_GPIO_PRT3_PC2
.set Codec_DACDAT__PORT, 3
.set Codec_DACDAT__PS, CYREG_GPIO_PRT3_PS
.set Codec_DACDAT__PSOC_I2S_SDTO__DR, CYREG_GPIO_PRT3_DR
.set Codec_DACDAT__PSOC_I2S_SDTO__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Codec_DACDAT__PSOC_I2S_SDTO__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Codec_DACDAT__PSOC_I2S_SDTO__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Codec_DACDAT__PSOC_I2S_SDTO__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Codec_DACDAT__PSOC_I2S_SDTO__INTR, CYREG_GPIO_PRT3_INTR
.set Codec_DACDAT__PSOC_I2S_SDTO__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Codec_DACDAT__PSOC_I2S_SDTO__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Codec_DACDAT__PSOC_I2S_SDTO__MASK, 0x40
.set Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG0, CYREG_UDB_PA7_CFG0
.set Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG1, CYREG_UDB_PA7_CFG1
.set Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG10, CYREG_UDB_PA7_CFG10
.set Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG11, CYREG_UDB_PA7_CFG11
.set Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG12, CYREG_UDB_PA7_CFG12
.set Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG13, CYREG_UDB_PA7_CFG13
.set Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG14, CYREG_UDB_PA7_CFG14
.set Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG2, CYREG_UDB_PA7_CFG2
.set Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG3, CYREG_UDB_PA7_CFG3
.set Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG4, CYREG_UDB_PA7_CFG4
.set Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG5, CYREG_UDB_PA7_CFG5
.set Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG6, CYREG_UDB_PA7_CFG6
.set Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG7, CYREG_UDB_PA7_CFG7
.set Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG8, CYREG_UDB_PA7_CFG8
.set Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG9, CYREG_UDB_PA7_CFG9
.set Codec_DACDAT__PSOC_I2S_SDTO__PC, CYREG_GPIO_PRT3_PC
.set Codec_DACDAT__PSOC_I2S_SDTO__PC2, CYREG_GPIO_PRT3_PC2
.set Codec_DACDAT__PSOC_I2S_SDTO__PORT, 3
.set Codec_DACDAT__PSOC_I2S_SDTO__PS, CYREG_GPIO_PRT3_PS
.set Codec_DACDAT__PSOC_I2S_SDTO__SHIFT, 6
.set Codec_DACDAT__SHIFT, 6

/* TxByteCounter */
.set TxByteCounter_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set TxByteCounter_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set TxByteCounter_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set TxByteCounter_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set TxByteCounter_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set TxByteCounter_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set TxByteCounter_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set TxByteCounter_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set TxByteCounter_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set TxByteCounter_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set TxByteCounter_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set TxByteCounter_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set TxByteCounter_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set TxByteCounter_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* isr_I2STxDone */
.set isr_I2STxDone__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_I2STxDone__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_I2STxDone__INTC_MASK, 0x02
.set isr_I2STxDone__INTC_NUMBER, 1
.set isr_I2STxDone__INTC_PRIOR_MASK, 0xC000
.set isr_I2STxDone__INTC_PRIOR_NUM, 3
.set isr_I2STxDone__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set isr_I2STxDone__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_I2STxDone__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* SPIByteCounter */
.set SPIByteCounter_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set SPIByteCounter_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set SPIByteCounter_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set SPIByteCounter_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set SPIByteCounter_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set SPIByteCounter_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set SPIByteCounter_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set SPIByteCounter_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set SPIByteCounter_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set SPIByteCounter_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set SPIByteCounter_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set SPIByteCounter_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set SPIByteCounter_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set SPIByteCounter_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2

/* isr_I2S_underflow */
.set isr_I2S_underflow__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_I2S_underflow__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_I2S_underflow__INTC_MASK, 0x04
.set isr_I2S_underflow__INTC_NUMBER, 2
.set isr_I2S_underflow__INTC_PRIOR_MASK, 0xC00000
.set isr_I2S_underflow__INTC_PRIOR_NUM, 3
.set isr_I2S_underflow__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set isr_I2S_underflow__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_I2S_underflow__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x101311A0
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4L
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4L_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 8
.set CYDEV_DFT_SELECT_CLK1, 9
.set CYDEV_DMA_CHANNELS_AVAILABLE, 32
.set CYDEV_HEAP_SIZE, 0x800
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 1
.set CYDEV_INTR_NUMBER_DMA, 14
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VBUS_MV, 5000
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYDEV_WDT1_DIV, 65536
.set CYIPBLOCK_m0s8can_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 2
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udb_VERSION, 1
.set CYIPBLOCK_m0s8usbdss_VERSION, 2
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 7
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
