// Library - 16nm, Cell - WCHB_Write, View - schematic
// LAST TIME SAVED: Apr 25 22:08:09 2015
// NETLIST TIME: May 25 23:26:02 2015
`timescale 1ns / 1ns 

(* cds_ams_schematic *) 
module WCHB_Write (Lack, Out0, Out1, In, Rack);

output  Lack;


output [1:0]  Out1;
output [1:0]  Out0;

input [1:0]  Rack;
input [3:0]  In;

// Buses in the design

wire  [0:3]  n;

wire  [0:1]  b0;

wire  [0:1]  b1;

wire  [0:1]  \~Out1 ;

wire  [0:1]  \~Out0 ;

