/* Generated by Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os) */

module fabric_BOOT_CLOCK_primitive_inst(\$auto$clkbufmap.cc:298:execute$449 , \$iopadmap$O_BOOT_CLOCK , \$auto$rs_design_edit.cc:568:execute$455 , \$auto$rs_design_edit.cc:568:execute$456 , \$iopadmap$async_signal , \$iopadmap$sync_signal );
  output \$auto$rs_design_edit.cc:568:execute$456 ;
  output \$iopadmap$sync_signal ;
  input \$iopadmap$async_signal ;
  input \$auto$clkbufmap.cc:298:execute$449 ;
  output \$auto$rs_design_edit.cc:568:execute$455 ;
  input \$iopadmap$O_BOOT_CLOCK ;
  wire \$auto$rs_design_edit.cc:568:execute$456 ;
  wire \$iopadmap$sync_signal ;
  wire \$iopadmap$async_signal ;
  wire \$auto$clkbufmap.cc:298:execute$449 ;
  wire \$auto$rs_design_edit.cc:568:execute$455 ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/BOOT_CLOCK_primitive_inst/EDA-2720/./rtl/BOOT_CLOCK_primitive_inst.v:8.13-8.21" *)
  wire [1:0] sync_reg;
  wire \$iopadmap$O_BOOT_CLOCK ;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$219$auto$blifparse.cc:362:parse_blif$220  (
    .C(\$iopadmap$O_BOOT_CLOCK ),
    .D(sync_reg[0]),
    .E(1'h1),
    .Q(sync_reg[1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$219$auto$blifparse.cc:362:parse_blif$221  (
    .C(\$iopadmap$O_BOOT_CLOCK ),
    .D(sync_reg[1]),
    .E(1'h1),
    .Q(\$iopadmap$sync_signal ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$226$auto$blifparse.cc:362:parse_blif$227  (
    .C(\$auto$clkbufmap.cc:298:execute$449 ),
    .D(\$iopadmap$async_signal ),
    .E(1'h1),
    .Q(sync_reg[0]),
    .R(1'h1)
  );
  assign \$auto$rs_design_edit.cc:568:execute$455  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$456  = 1'h1;
endmodule
