# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab_BusControl_A.srcs/sources_1/new/controller_link.v" \
"../../../../Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v" \
"../../../../Lab_BusControl_A.srcs/sources_1/new/top_link.v" \
"../../../../Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
