\doxysubsubsection{TIM Exported Constants}
\hypertarget{group__TIM__Exported__Constants}{}\label{group__TIM__Exported__Constants}\index{TIM Exported Constants@{TIM Exported Constants}}
\doxysubsubsubsubsection*{Topics}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__TIM__ClearInput__Source}{TIM Clear Input Source}}
\item 
\mbox{\hyperlink{group__TIM__DMA__Base__address}{TIM DMA Base Address}}
\item 
\mbox{\hyperlink{group__TIM__Event__Source}{TIM Event Source}}
\item 
\mbox{\hyperlink{group__TIM__Input__Channel__Polarity}{TIM Input Channel polarity}}
\item 
\mbox{\hyperlink{group__TIM__ETR__Polarity}{TIM ETR Polarity}}
\item 
\mbox{\hyperlink{group__TIM__ETR__Prescaler}{TIM ETR Prescaler}}
\item 
\mbox{\hyperlink{group__TIM__Counter__Mode}{TIM Counter Mode}}
\item 
\mbox{\hyperlink{group__TIM__Update__Interrupt__Flag__Remap}{TIM Update Interrupt Flag Remap}}
\item 
\mbox{\hyperlink{group__TIM__ClockDivision}{TIM Clock Division}}
\item 
\mbox{\hyperlink{group__TIM__Output__Compare__State}{TIM Output Compare State}}
\item 
\mbox{\hyperlink{group__TIM__AutoReloadPreload}{TIM Auto-\/\+Reload Preload}}
\item 
\mbox{\hyperlink{group__TIM__Output__Fast__State}{TIM Output Fast State}}
\item 
\mbox{\hyperlink{group__TIM__Output__Compare__N__State}{TIM Complementary Output Compare State}}
\item 
\mbox{\hyperlink{group__TIM__Output__Compare__Polarity}{TIM Output Compare Polarity}}
\item 
\mbox{\hyperlink{group__TIM__Output__Compare__N__Polarity}{TIM Complementary Output Compare Polarity}}
\item 
\mbox{\hyperlink{group__TIM__Output__Compare__Idle__State}{TIM Output Compare Idle State}}
\item 
\mbox{\hyperlink{group__TIM__Output__Compare__N__Idle__State}{TIM Complementary Output Compare Idle State}}
\item 
\mbox{\hyperlink{group__TIM__Input__Capture__Polarity}{TIM Input Capture Polarity}}
\item 
\mbox{\hyperlink{group__TIM__Encoder__Input__Polarity}{TIM Encoder Input Polarity}}
\item 
\mbox{\hyperlink{group__TIM__Input__Capture__Selection}{TIM Input Capture Selection}}
\item 
\mbox{\hyperlink{group__TIM__Input__Capture__Prescaler}{TIM Input Capture Prescaler}}
\item 
\mbox{\hyperlink{group__TIM__One__Pulse__Mode}{TIM One Pulse Mode}}
\item 
\mbox{\hyperlink{group__TIM__Encoder__Mode}{TIM Encoder Mode}}
\item 
\mbox{\hyperlink{group__TIM__Interrupt__definition}{TIM interrupt Definition}}
\item 
\mbox{\hyperlink{group__TIM__Commutation__Source}{TIM Commutation Source}}
\item 
\mbox{\hyperlink{group__TIM__DMA__sources}{TIM DMA Sources}}
\item 
\mbox{\hyperlink{group__TIM__CC__DMA__Request}{CCx DMA request selection}}
\item 
\mbox{\hyperlink{group__TIM__Flag__definition}{TIM Flag Definition}}
\item 
\mbox{\hyperlink{group__TIM__Channel}{TIM Channel}}
\item 
\mbox{\hyperlink{group__TIM__Clock__Source}{TIM Clock Source}}
\item 
\mbox{\hyperlink{group__TIM__Clock__Polarity}{TIM Clock Polarity}}
\item 
\mbox{\hyperlink{group__TIM__Clock__Prescaler}{TIM Clock Prescaler}}
\item 
\mbox{\hyperlink{group__TIM__ClearInput__Polarity}{TIM Clear Input Polarity}}
\item 
\mbox{\hyperlink{group__TIM__ClearInput__Prescaler}{TIM Clear Input Prescaler}}
\item 
\mbox{\hyperlink{group__TIM__OSSR__Off__State__Selection__for__Run__mode__state}{TIM OSSR Off\+State Selection for Run mode state}}
\item 
\mbox{\hyperlink{group__TIM__OSSI__Off__State__Selection__for__Idle__mode__state}{TIM OSSI Off\+State Selection for Idle mode state}}
\item 
\mbox{\hyperlink{group__TIM__Lock__level}{TIM Lock level}}
\item 
\mbox{\hyperlink{group__TIM__Break__Input__enable__disable}{TIM Break Input Enable}}
\item 
\mbox{\hyperlink{group__TIM__Break__Polarity}{TIM Break Input Polarity}}
\item 
\mbox{\hyperlink{group__TIM__Break__Input__AF__Mode}{TIM Break Input Alternate Function Mode}}
\item 
\mbox{\hyperlink{group__TIM__Break2__Input__enable__disable}{TIM Break input 2 Enable}}
\item 
\mbox{\hyperlink{group__TIM__Break2__Polarity}{TIM Break Input 2 Polarity}}
\item 
\mbox{\hyperlink{group__TIM__Break2__Input__AF__Mode}{TIM Break2 Input Alternate Function Mode}}
\item 
\mbox{\hyperlink{group__TIM__AOE__Bit__Set__Reset}{TIM Automatic Output Enable}}
\item 
\mbox{\hyperlink{group__TIM__Group__Channel5}{TIM Group Channel 5 and Channel 1, 2 or 3}}
\item 
\mbox{\hyperlink{group__TIM__Master__Mode__Selection}{TIM Master Mode Selection}}
\item 
\mbox{\hyperlink{group__TIM__Master__Mode__Selection__2}{TIM Master Mode Selection 2 (\+TRGO2)}}
\item 
\mbox{\hyperlink{group__TIM__Master__Slave__Mode}{TIM Master/\+Slave Mode}}
\item 
\mbox{\hyperlink{group__TIM__Slave__Mode}{TIM Slave mode}}
\item 
\mbox{\hyperlink{group__TIM__Output__Compare__and__PWM__modes}{TIM Output Compare and PWM Modes}}
\item 
\mbox{\hyperlink{group__TIM__Trigger__Selection}{TIM Trigger Selection}}
\item 
\mbox{\hyperlink{group__TIM__Trigger__Polarity}{TIM Trigger Polarity}}
\item 
\mbox{\hyperlink{group__TIM__Trigger__Prescaler}{TIM Trigger Prescaler}}
\item 
\mbox{\hyperlink{group__TIM__TI1__Selection}{TIM TI1 Input Selection}}
\item 
\mbox{\hyperlink{group__TIM__DMA__Burst__Length}{TIM DMA Burst Length}}
\item 
\mbox{\hyperlink{group__DMA__Handle__index}{TIM DMA Handle Index}}
\item 
\mbox{\hyperlink{group__Channel__CC__State}{TIM Capture/\+Compare Channel State}}
\item 
\mbox{\hyperlink{group__TIM__Break__System}{TIM Break System}}
\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}
\input{group__TIM__ClearInput__Source}
\input{group__TIM__DMA__Base__address}
\input{group__TIM__Event__Source}
\input{group__TIM__Input__Channel__Polarity}
\input{group__TIM__ETR__Polarity}
\input{group__TIM__ETR__Prescaler}
\input{group__TIM__Counter__Mode}
\input{group__TIM__Update__Interrupt__Flag__Remap}
\input{group__TIM__ClockDivision}
\input{group__TIM__Output__Compare__State}
\input{group__TIM__AutoReloadPreload}
\input{group__TIM__Output__Fast__State}
\input{group__TIM__Output__Compare__N__State}
\input{group__TIM__Output__Compare__Polarity}
\input{group__TIM__Output__Compare__N__Polarity}
\input{group__TIM__Output__Compare__Idle__State}
\input{group__TIM__Output__Compare__N__Idle__State}
\input{group__TIM__Input__Capture__Polarity}
\input{group__TIM__Encoder__Input__Polarity}
\input{group__TIM__Input__Capture__Selection}
\input{group__TIM__Input__Capture__Prescaler}
\input{group__TIM__One__Pulse__Mode}
\input{group__TIM__Encoder__Mode}
\input{group__TIM__Interrupt__definition}
\input{group__TIM__Commutation__Source}
\input{group__TIM__DMA__sources}
\input{group__TIM__CC__DMA__Request}
\input{group__TIM__Flag__definition}
\input{group__TIM__Channel}
\input{group__TIM__Clock__Source}
\input{group__TIM__Clock__Polarity}
\input{group__TIM__Clock__Prescaler}
\input{group__TIM__ClearInput__Polarity}
\input{group__TIM__ClearInput__Prescaler}
\input{group__TIM__OSSR__Off__State__Selection__for__Run__mode__state}
\input{group__TIM__OSSI__Off__State__Selection__for__Idle__mode__state}
\input{group__TIM__Lock__level}
\input{group__TIM__Break__Input__enable__disable}
\input{group__TIM__Break__Polarity}
\input{group__TIM__Break__Input__AF__Mode}
\input{group__TIM__Break2__Input__enable__disable}
\input{group__TIM__Break2__Polarity}
\input{group__TIM__Break2__Input__AF__Mode}
\input{group__TIM__AOE__Bit__Set__Reset}
\input{group__TIM__Group__Channel5}
\input{group__TIM__Master__Mode__Selection}
\input{group__TIM__Master__Mode__Selection__2}
\input{group__TIM__Master__Slave__Mode}
\input{group__TIM__Slave__Mode}
\input{group__TIM__Output__Compare__and__PWM__modes}
\input{group__TIM__Trigger__Selection}
\input{group__TIM__Trigger__Polarity}
\input{group__TIM__Trigger__Prescaler}
\input{group__TIM__TI1__Selection}
\input{group__TIM__DMA__Burst__Length}
\input{group__DMA__Handle__index}
\input{group__Channel__CC__State}
\input{group__TIM__Break__System}
