# Fully-Pipelined-Edge-Detector-Algorithms-Using-VHDL
Roberts, Prewitt, Scharr, and Sobel edge detector algorithms <br/>

The core includes Roberts, Prewitt, Scharr, and Sobel edge detector algorithms. The design is fully pipelined. The latency is 5. After 5 clocks, it produces output at each clock. The desisn is generic as well. You can use the edge detector in the top module. Only the hardware of edge detector algorithm you choose is generated. <br/>

My design is published at opencores.org as well. <br/>
https://opencores.org/projects/fully-pipelined-edge-detection-algorithms <br/>

# Sobel <br/>
![image](https://user-images.githubusercontent.com/68936726/149655202-0ec91afd-02cf-416b-bb6b-c6bda20a308a.png) <br/>


# Prewitt <br/>
![image](https://user-images.githubusercontent.com/68936726/149655207-66e0a821-5bf0-424d-9bfa-f6b33fa28999.png) <br/>


# Scharr <br/>
![image](https://user-images.githubusercontent.com/68936726/149655215-f0474d18-0205-4f6e-8112-65fee8d1f671.png) <br/>


# Robets <br/>
![image](https://user-images.githubusercontent.com/68936726/149655236-7f14b48d-4d87-4e5f-929b-3ce0d403875e.png)
