#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Feb 24 11:49:33 2022
# Process ID: 9244
# Current directory: X:/SAP/lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15852 X:\SAP\lab2\lab2.xpr
# Log file: X:/SAP/lab2/vivado.log
# Journal file: X:/SAP/lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project X:/SAP/lab2/lab2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'x:/SAP/lib_SAP_2022_02_02'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 804.855 ; gain = 65.242
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/SAP/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'truth_table_4_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/SAP/lab2/lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj truth_table_4_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "X:/SAP/lab2/lab2.srcs/sources_1/imports/SAP/l2_truth_table_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity truth_table_4
INFO: [VRFC 10-163] Analyzing VHDL file "X:/SAP/lab2/lab2.srcs/sim_1/imports/SAP/l2_truth_table_4_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity truth_table_4_test
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 840.902 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/SAP/lab2/lab2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bf919dc0c8f04378bdf9767ee6967526 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot truth_table_4_test_behav xil_defaultlib.truth_table_4_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.truth_table_4 [truth_table_4_default]
Compiling architecture behavior of entity xil_defaultlib.truth_table_4_test
Built simulation snapshot truth_table_4_test_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source X:/SAP/lab2/lab2.sim/sim_1/behav/xsim/xsim.dir/truth_table_4_test_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 54.203 ; gain = 1.090
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 24 11:58:17 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 840.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/SAP/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "truth_table_4_test_behav -key {Behavioral:sim_1:Functional:truth_table_4_test} -tclbatch {truth_table_4_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source truth_table_4_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
### Simulation start ###
### Total number of errors = Unknown - check waveforms manually / zkontrolujte prubehy rucne
### Simulation finished ###
INFO: [USF-XSim-96] XSim completed. Design snapshot 'truth_table_4_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:37 . Memory (MB): peak = 866.750 ; gain = 25.848
save_wave_config {X:/SAP/lab2/truth_table_4_test_behav.wcfg}
launch_runs synth_1 -jobs 6
[Thu Feb 24 12:01:39 2022] Launched synth_1...
Run output will be captured here: X:/SAP/lab2/lab2.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1252.027 ; gain = 371.664
set_property IOSTANDARD LVCMOS33 [get_ports [list a]]
place_ports a V17
place_ports b V16
place_ports c W16
place_ports d W17
place_ports f U16
set_property IOSTANDARD LVCMOS33 [get_ports [list b]]
set_property IOSTANDARD LVCMOS33 [get_ports [list c]]
set_property IOSTANDARD LVCMOS33 [get_ports [list d]]
set_property IOSTANDARD LVCMOS33 [get_ports [list f]]
file mkdir X:/SAP/lab2/lab2.srcs/constrs_1/new
close [ open X:/SAP/lab2/lab2.srcs/constrs_1/new/lab2_table.xdc w ]
add_files -fileset constrs_1 X:/SAP/lab2/lab2.srcs/constrs_1/new/lab2_table.xdc
set_property target_constrs_file X:/SAP/lab2/lab2.srcs/constrs_1/new/lab2_table.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Feb 24 12:09:13 2022] Launched synth_1...
Run output will be captured here: X:/SAP/lab2/lab2.runs/synth_1/runme.log
[Thu Feb 24 12:09:13 2022] Launched impl_1...
Run output will be captured here: X:/SAP/lab2/lab2.runs/impl_1/runme.log
