  Hex/Decimal memory dump (least significant word on left)
  Only lines with at least one nonzero value printed
     0/   0. : ( 4050/ 16464.)(    0/     0.)( 4245/ 16965.)(    2/     2.)
     4/   4. : (  100/   256.)( 4358/ 17240.)(    4/     4.)(    0/     0.)
 state is decimal format; registers are hex 

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   starting instruction 1
    0    0    2 100   0    0    0    0    0    0    0   0    0    0 0000 [pc]-> mar      
    1    0    2 100   0    0    0    0    0    0    0   0    0    0 0000 [[mar]]-> mdr   
    2    0    2 100   0    0    0    0    0    0    0   0 4050    0 0000 [mdr] -> ir     
    3    0    2 100   0    0    0    0    0    0    0   0 4050 4050 0000 [pc]+1 -> q     
    4    0    2 100   0    0    1    0    0    0    0   0 4050 4050 0000 [q] -> pc       

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   30    0    2 100   1    0    1    0    0    0    0   0 4050 4050 0000 none            
   31    0    2 100   1    0    1    0    0    0    0   0 4050 4050 0000 [rn]->t2        
   70    0    2 100   1    0    1    0    0    0    0   0 4050 4050 0000 none            
   78    0    2 100   1    0    1    0    0    0    0   0 4050 4050 0000 [pc]-> mar      
   79    0    2 100   1    0    1    0    0    0    0   1 4050 4050 0000 [[mar]]->mdr    

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   80    0    2 100   1    0    1    0    0    0    0   1    0 4050 0000 [mdr]->t5       
   81    0    2 100   1    0    1    0    0    0    0   1    0 4050 0000 [pc]+1->q       
   82    0    2 100   1    0    2    0    0    0    0   1    0 4050 0000 [q]->pc         
   90    0    2 100   2    0    2    0    0    0    0   1    0 4050 0000 [t5]->mar       
   91    0    2 100   2    0    2    0    0    0    0   0    0 4050 0000 [[mar]]->mdr    

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   92    0    2 100   2    0    2    0    0    0    0   0 4050 4050 0000 [mdr] -> t4     
  100    0    2 100   2    0    2    0    0 4050    0   0 4050 4050 0000 none            
  130    0    2 100   2    0    2    0    0 4050    0   0 4050 4050 0000 t2->q           
  131    0    2 100   2    0    0    0    0 4050    0   0 4050 4050 0000 none            
  133    0    2 100   2    0    0    0    0 4050    0   0 4050 4050 0000 [t4]->rn        

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  300 4050    2 100   2    0    0    0    0 4050    0   0 4050 4050 0000 writeback [q]->[
  301 4050    2 100   2    0    0    0    0 4050    0   0 4050 4050 0000 [t5] -> mar     
  302 4050    2 100   2    0    0    0    0 4050    0   0 4050 4050 0000 [q] -> mdr      
  303 4050    2 100   2    0    0    0    0 4050    0   0    0 4050 0000 write           
   starting instruction 2
    0 4050    2 100   2    0    0    0    0 4050    0   0    0 4050 0000 [pc]-> mar      

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    1 4050    2 100   2    0    0    0    0 4050    0   2    0 4050 0000 [[mar]]-> mdr   
    2 4050    2 100   2    0    0    0    0 4050    0   2 4245 4050 0000 [mdr] -> ir     
    3 4050    2 100   2    0    0    0    0 4050    0   2 4245 4245 0000 [pc]+1 -> q     
    4 4050    2 100   2    0    3    0    0 4050    0   2 4245 4245 0000 [q] -> pc       
   30 4050    2 100   3    0    3    0    0 4050    0   2 4245 4245 0000 none            

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   33 4050    2 100   3    0    3    0    0 4050    0   2 4245 4245 0000 [rn]->t3, [rn]+1
   34 4050    2 100   3    0    3    0    2 4050    0   2 4245 4245 0000 [q]->rn         
   60 4050    3 100   3    0    3    0    2 4050    0   2 4245 4245 0000 [t3]->mar       
   61 4050    3 100   3    0    3    0    2 4050    0   2 4245 4245 0000 [[mar]]->mdr    
   62 4050    3 100   3    0    3    0    2 4050    0   2 4245 4245 0000 [mdr] -> t2     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   70 4050    3 100   3    0    3 4245    2 4050    0   2 4245 4245 0000 none            
   78 4050    3 100   3    0    3 4245    2 4050    0   2 4245 4245 0000 [pc]-> mar      
   79 4050    3 100   3    0    3 4245    2 4050    0   3 4245 4245 0000 [[mar]]->mdr    
   80 4050    3 100   3    0    3 4245    2 4050    0   3    2 4245 0000 [mdr]->t5       
   81 4050    3 100   3    0    3 4245    2 4050    2   3    2 4245 0000 [pc]+1->q       

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   82 4050    3 100   3    0    4 4245    2 4050    2   3    2 4245 0000 [q]->pc         
   84 4050    3 100   4    0    4 4245    2 4050    2   3    2 4245 0000 [t5]->t1        
   85 4050    3 100   4    2    4 4245    2 4050    2   3    2 4245 0000 [t1]+[rn]->q    
   86 4050    3 100   4    2    5 4245    2 4050    2   3    2 4245 0000 [q]->t5         
   90 4050    3 100   4    2    5 4245    2 4050    5   3    2 4245 0000 [t5]->mar       

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   91 4050    3 100   4    2    5 4245    2 4050    5   5    2 4245 0000 [[mar]]->mdr    
   92 4050    3 100   4    2    5 4245    2 4050    5   5 4358 4245 0000 [mdr] -> t4     
  100 4050    3 100   4    2    5 4245    2 4358    5   5 4358 4245 0000 none            
  130 4050    3 100   4    2    5 4245    2 4358    5   5 4358 4245 0000 t2->q           
  131 4050    3 100   4    2 4245 4245    2 4358    5   5 4358 4245 0000 none            

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  134 4050    3 100   4    2 4245 4245    2 4358    5   5 4358 4245 0000 [t3]-> mar      
  135 4050    3 100   4    2 4245 4245    2 4358    5   2 4358 4245 0000 [t4]-> mdr      
  136 4050    3 100   4    2 4245 4245    2 4358    5   2 4358 4245 0000 mdr->mar        
  300 4050    3 100   4    2 4245 4245    2 4358    5   2 4358 4245 0000 writeback [q]->[
  301 4050    3 100   4    2 4245 4245    2 4358    5   2 4358 4245 0000 [t5] -> mar     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  302 4050    3 100   4    2 4245 4245    2 4358    5   5 4358 4245 0000 [q] -> mdr      
  303 4050    3 100   4    2 4245 4245    2 4358    5   5 4245 4245 0000 write           
   starting instruction 3
    0 4050    3 100   4    2 4245 4245    2 4358    5   5 4245 4245 0000 [pc]-> mar      
    1 4050    3 100   4    2 4245 4245    2 4358    5   4 4245 4245 0000 [[mar]]-> mdr   
    2 4050    3 100   4    2 4245 4245    2 4358    5   4  100 4245 0000 [mdr] -> ir     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    3 4050    3 100   4    2 4245 4245    2 4358    5   4  100  100 0000 [pc]+1 -> q     
    4 4050    3 100   4    2    5 4245    2 4358    5   4  100  100 0000 [q] -> pc       
   70 4050    3 100   5    2    5 4245    2 4358    5   4  100  100 0000 none            
   71 4050    3 100   5    2    5 4245    2 4358    5   4  100  100 0000 [rn]->t4        
  100 4050    3 100   5    2    5 4245    2 4050    5   4  100  100 0000 none            

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  183 4050    3 100   5    2    5 4245    2 4050    5   4  100  100 0000 0 + 0 = 0       
  184 4050    3 100   5    2    0 4245    2 4050    5   4  100  100 0000 [q] -> t4       
   starting instruction 4
    0 4050    3 100   5    2    0 4245    2    0    5   4  100  100 0010 [pc]-> mar      
    1 4050    3 100   5    2    0 4245    2    0    5   5  100  100 0010 [[mar]]-> mdr   
    2 4050    3 100   5    2    0 4245    2    0    5   5 4245  100 0010 [mdr] -> ir     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    3 4050    3 100   5    2    0 4245    2    0    5   5 4245 4245 0010 [pc]+1 -> q     
    4 4050    3 100   5    2    6 4245    2    0    5   5 4245 4245 0010 [q] -> pc       
   30 4050    3 100   6    2    6 4245    2    0    5   5 4245 4245 0010 none            
   33 4050    3 100   6    2    6 4245    2    0    5   5 4245 4245 0010 [rn]->t3, [rn]+1
   34 4050    3 100   6    2    4 4245    3    0    5   5 4245 4245 0010 [q]->rn         

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   60 4050    4 100   6    2    4 4245    3    0    5   5 4245 4245 0010 [t3]->mar       
   61 4050    4 100   6    2    4 4245    3    0    5   3 4245 4245 0010 [[mar]]->mdr    
   62 4050    4 100   6    2    4 4245    3    0    5   3    2 4245 0010 [mdr] -> t2     
   70 4050    4 100   6    2    4    2    3    0    5   3    2 4245 0010 none            
   78 4050    4 100   6    2    4    2    3    0    5   3    2 4245 0010 [pc]-> mar      

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   79 4050    4 100   6    2    4    2    3    0    5   6    2 4245 0010 [[mar]]->mdr    
   80 4050    4 100   6    2    4    2    3    0    5   6    4 4245 0010 [mdr]->t5       
   81 4050    4 100   6    2    4    2    3    0    4   6    4 4245 0010 [pc]+1->q       
   82 4050    4 100   6    2    7    2    3    0    4   6    4 4245 0010 [q]->pc         
   84 4050    4 100   7    2    7    2    3    0    4   6    4 4245 0010 [t5]->t1        

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   85 4050    4 100   7    4    7    2    3    0    4   6    4 4245 0010 [t1]+[rn]->q    
   86 4050    4 100   7    4    8    2    3    0    4   6    4 4245 0010 [q]->t5         
   90 4050    4 100   7    4    8    2    3    0    8   6    4 4245 0010 [t5]->mar       
   91 4050    4 100   7    4    8    2    3    0    8   8    4 4245 0010 [[mar]]->mdr    
   92 4050    4 100   7    4    8    2    3    0    8   8    0 4245 0010 [mdr] -> t4     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  100 4050    4 100   7    4    8    2    3    0    8   8    0 4245 0010 none            
  130 4050    4 100   7    4    8    2    3    0    8   8    0 4245 0010 t2->q           
  131 4050    4 100   7    4    2    2    3    0    8   8    0 4245 0010 none            
  134 4050    4 100   7    4    2    2    3    0    8   8    0 4245 0010 [t3]-> mar      
  135 4050    4 100   7    4    2    2    3    0    8   3    0 4245 0010 [t4]-> mdr      

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  136 4050    4 100   7    4    2    2    3    0    8   3    0 4245 0010 mdr->mar        
  300 4050    4 100   7    4    2    2    3    0    8   3    0 4245 0010 writeback [q]->[
  301 4050    4 100   7    4    2    2    3    0    8   3    0 4245 0010 [t5] -> mar     
  302 4050    4 100   7    4    2    2    3    0    8   8    0 4245 0010 [q] -> mdr      
  303 4050    4 100   7    4    2    2    3    0    8   8    2 4245 0010 write           

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   starting instruction 5
    0 4050    4 100   7    4    2    2    3    0    8   8    2 4245 0010 [pc]-> mar      
    1 4050    4 100   7    4    2    2    3    0    8   7    2 4245 0010 [[mar]]-> mdr   
    2 4050    4 100   7    4    2    2    3    0    8   7    0 4245 0010 [mdr] -> ir     
    3 4050    4 100   7    4    2    2    3    0    8   7    0    0 0010 [pc]+1 -> q     
    4 4050    4 100   7    4    8    2    3    0    8   7    0    0 0010 [q] -> pc       

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   20 4050    4 100   8    4    8    2    3    0    8   7    0    0 0010 none            
   24 4050    4 100   8    4    8    2    3    0    8   7    0    0 0010 check set/clr   
   10 4050    4 100   8    4    8    2    3    0    8   7    0    0 0010 --              
  test 1: Halt instruction executed 
  Hex/Decimal memory dump (least significant word on left)
  Only lines with at least one nonzero value printed
     0/   0. : (    0/     0.)(    0/     0.)( 4358/ 17240.)(    0/     0.)
     4/   4. : (  100/   256.)( 4245/ 16965.)(    4/     4.)(    0/     0.)
     8/   8. : (    2/     2.)(    0/     0.)(    0/     0.)(    0/     0.)
