<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › media › video › davinci › isif_regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>isif_regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2008-2009 Texas Instruments Inc</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA</span>
<span class="cm"> */</span>
<span class="cp">#ifndef _ISIF_REGS_H</span>
<span class="cp">#define _ISIF_REGS_H</span>

<span class="cm">/* ISIF registers relative offsets */</span>
<span class="cp">#define SYNCEN					0x00</span>
<span class="cp">#define MODESET					0x04</span>
<span class="cp">#define HDW					0x08</span>
<span class="cp">#define VDW					0x0c</span>
<span class="cp">#define PPLN					0x10</span>
<span class="cp">#define LPFR					0x14</span>
<span class="cp">#define SPH					0x18</span>
<span class="cp">#define LNH					0x1c</span>
<span class="cp">#define SLV0					0x20</span>
<span class="cp">#define SLV1					0x24</span>
<span class="cp">#define LNV					0x28</span>
<span class="cp">#define CULH					0x2c</span>
<span class="cp">#define CULV					0x30</span>
<span class="cp">#define HSIZE					0x34</span>
<span class="cp">#define SDOFST					0x38</span>
<span class="cp">#define CADU					0x3c</span>
<span class="cp">#define CADL					0x40</span>
<span class="cp">#define LINCFG0					0x44</span>
<span class="cp">#define LINCFG1					0x48</span>
<span class="cp">#define CCOLP					0x4c</span>
<span class="cp">#define CRGAIN 					0x50</span>
<span class="cp">#define CGRGAIN					0x54</span>
<span class="cp">#define CGBGAIN					0x58</span>
<span class="cp">#define CBGAIN					0x5c</span>
<span class="cp">#define COFSTA					0x60</span>
<span class="cp">#define FLSHCFG0				0x64</span>
<span class="cp">#define FLSHCFG1				0x68</span>
<span class="cp">#define FLSHCFG2				0x6c</span>
<span class="cp">#define VDINT0					0x70</span>
<span class="cp">#define VDINT1					0x74</span>
<span class="cp">#define VDINT2					0x78</span>
<span class="cp">#define MISC 					0x7c</span>
<span class="cp">#define CGAMMAWD				0x80</span>
<span class="cp">#define REC656IF				0x84</span>
<span class="cp">#define CCDCFG					0x88</span>
<span class="cm">/*****************************************************</span>
<span class="cm">* Defect Correction registers</span>
<span class="cm">*****************************************************/</span>
<span class="cp">#define DFCCTL					0x8c</span>
<span class="cp">#define VDFSATLV				0x90</span>
<span class="cp">#define DFCMEMCTL				0x94</span>
<span class="cp">#define DFCMEM0					0x98</span>
<span class="cp">#define DFCMEM1					0x9c</span>
<span class="cp">#define DFCMEM2					0xa0</span>
<span class="cp">#define DFCMEM3					0xa4</span>
<span class="cp">#define DFCMEM4					0xa8</span>
<span class="cm">/****************************************************</span>
<span class="cm">* Black Clamp registers</span>
<span class="cm">****************************************************/</span>
<span class="cp">#define CLAMPCFG				0xac</span>
<span class="cp">#define CLDCOFST				0xb0</span>
<span class="cp">#define CLSV					0xb4</span>
<span class="cp">#define CLHWIN0					0xb8</span>
<span class="cp">#define CLHWIN1					0xbc</span>
<span class="cp">#define CLHWIN2					0xc0</span>
<span class="cp">#define CLVRV					0xc4</span>
<span class="cp">#define CLVWIN0					0xc8</span>
<span class="cp">#define CLVWIN1					0xcc</span>
<span class="cp">#define CLVWIN2					0xd0</span>
<span class="cp">#define CLVWIN3					0xd4</span>
<span class="cm">/****************************************************</span>
<span class="cm">* Lense Shading Correction</span>
<span class="cm">****************************************************/</span>
<span class="cp">#define DATAHOFST				0xd8</span>
<span class="cp">#define DATAVOFST				0xdc</span>
<span class="cp">#define LSCHVAL					0xe0</span>
<span class="cp">#define LSCVVAL					0xe4</span>
<span class="cp">#define TWODLSCCFG				0xe8</span>
<span class="cp">#define TWODLSCOFST				0xec</span>
<span class="cp">#define TWODLSCINI				0xf0</span>
<span class="cp">#define TWODLSCGRBU				0xf4</span>
<span class="cp">#define TWODLSCGRBL				0xf8</span>
<span class="cp">#define TWODLSCGROF				0xfc</span>
<span class="cp">#define TWODLSCORBU				0x100</span>
<span class="cp">#define TWODLSCORBL				0x104</span>
<span class="cp">#define TWODLSCOROF				0x108</span>
<span class="cp">#define TWODLSCIRQEN				0x10c</span>
<span class="cp">#define TWODLSCIRQST				0x110</span>
<span class="cm">/****************************************************</span>
<span class="cm">* Data formatter</span>
<span class="cm">****************************************************/</span>
<span class="cp">#define FMTCFG					0x114</span>
<span class="cp">#define FMTPLEN					0x118</span>
<span class="cp">#define FMTSPH					0x11c</span>
<span class="cp">#define FMTLNH					0x120</span>
<span class="cp">#define FMTSLV					0x124</span>
<span class="cp">#define FMTLNV					0x128</span>
<span class="cp">#define FMTRLEN					0x12c</span>
<span class="cp">#define FMTHCNT					0x130</span>
<span class="cp">#define FMTAPTR_BASE				0x134</span>
<span class="cm">/* Below macro for addresses FMTAPTR0 - FMTAPTR15 */</span>
<span class="cp">#define FMTAPTR(i)			(FMTAPTR_BASE + (i * 4))</span>
<span class="cp">#define FMTPGMVF0				0x174</span>
<span class="cp">#define FMTPGMVF1				0x178</span>
<span class="cp">#define FMTPGMAPU0				0x17c</span>
<span class="cp">#define FMTPGMAPU1				0x180</span>
<span class="cp">#define FMTPGMAPS0				0x184</span>
<span class="cp">#define FMTPGMAPS1				0x188</span>
<span class="cp">#define FMTPGMAPS2				0x18c</span>
<span class="cp">#define FMTPGMAPS3				0x190</span>
<span class="cp">#define FMTPGMAPS4				0x194</span>
<span class="cp">#define FMTPGMAPS5				0x198</span>
<span class="cp">#define FMTPGMAPS6				0x19c</span>
<span class="cp">#define FMTPGMAPS7				0x1a0</span>
<span class="cm">/************************************************</span>
<span class="cm">* Color Space Converter</span>
<span class="cm">************************************************/</span>
<span class="cp">#define CSCCTL					0x1a4</span>
<span class="cp">#define CSCM0					0x1a8</span>
<span class="cp">#define CSCM1					0x1ac</span>
<span class="cp">#define CSCM2					0x1b0</span>
<span class="cp">#define CSCM3					0x1b4</span>
<span class="cp">#define CSCM4					0x1b8</span>
<span class="cp">#define CSCM5					0x1bc</span>
<span class="cp">#define CSCM6					0x1c0</span>
<span class="cp">#define CSCM7					0x1c4</span>
<span class="cp">#define OBWIN0					0x1c8</span>
<span class="cp">#define OBWIN1					0x1cc</span>
<span class="cp">#define OBWIN2					0x1d0</span>
<span class="cp">#define OBWIN3					0x1d4</span>
<span class="cp">#define OBVAL0					0x1d8</span>
<span class="cp">#define OBVAL1					0x1dc</span>
<span class="cp">#define OBVAL2					0x1e0</span>
<span class="cp">#define OBVAL3					0x1e4</span>
<span class="cp">#define OBVAL4					0x1e8</span>
<span class="cp">#define OBVAL5					0x1ec</span>
<span class="cp">#define OBVAL6					0x1f0</span>
<span class="cp">#define OBVAL7					0x1f4</span>
<span class="cp">#define CLKCTL					0x1f8</span>

<span class="cm">/* Masks &amp; Shifts below */</span>
<span class="cp">#define START_PX_HOR_MASK			0x7FFF</span>
<span class="cp">#define NUM_PX_HOR_MASK				0x7FFF</span>
<span class="cp">#define START_VER_ONE_MASK			0x7FFF</span>
<span class="cp">#define START_VER_TWO_MASK			0x7FFF</span>
<span class="cp">#define NUM_LINES_VER				0x7FFF</span>

<span class="cm">/* gain - offset masks */</span>
<span class="cp">#define GAIN_INTEGER_SHIFT			9</span>
<span class="cp">#define OFFSET_MASK				0xFFF</span>
<span class="cp">#define GAIN_SDRAM_EN_SHIFT			12</span>
<span class="cp">#define GAIN_IPIPE_EN_SHIFT			13</span>
<span class="cp">#define GAIN_H3A_EN_SHIFT			14</span>
<span class="cp">#define OFST_SDRAM_EN_SHIFT			8</span>
<span class="cp">#define OFST_IPIPE_EN_SHIFT			9</span>
<span class="cp">#define OFST_H3A_EN_SHIFT			10</span>
<span class="cp">#define GAIN_OFFSET_EN_MASK			0x7700</span>

<span class="cm">/* Culling */</span>
<span class="cp">#define CULL_PAT_EVEN_LINE_SHIFT		8</span>

<span class="cm">/* CCDCFG register */</span>
<span class="cp">#define ISIF_YCINSWP_RAW			(0x00 &lt;&lt; 4)</span>
<span class="cp">#define ISIF_YCINSWP_YCBCR			(0x01 &lt;&lt; 4)</span>
<span class="cp">#define ISIF_CCDCFG_FIDMD_LATCH_VSYNC		(0x00 &lt;&lt; 6)</span>
<span class="cp">#define ISIF_CCDCFG_WENLOG_AND			(0x00 &lt;&lt; 8)</span>
<span class="cp">#define ISIF_CCDCFG_TRGSEL_WEN			(0x00 &lt;&lt; 9)</span>
<span class="cp">#define ISIF_CCDCFG_EXTRG_DISABLE		(0x00 &lt;&lt; 10)</span>
<span class="cp">#define ISIF_LATCH_ON_VSYNC_DISABLE		(0x01 &lt;&lt; 15)</span>
<span class="cp">#define ISIF_LATCH_ON_VSYNC_ENABLE		(0x00 &lt;&lt; 15)</span>
<span class="cp">#define ISIF_DATA_PACK_MASK			3</span>
<span class="cp">#define ISIF_DATA_PACK16			0</span>
<span class="cp">#define ISIF_DATA_PACK12			1</span>
<span class="cp">#define ISIF_DATA_PACK8				2</span>
<span class="cp">#define ISIF_PIX_ORDER_SHIFT			11</span>
<span class="cp">#define ISIF_BW656_ENABLE			(0x01 &lt;&lt; 5)</span>

<span class="cm">/* MODESET registers */</span>
<span class="cp">#define ISIF_VDHDOUT_INPUT			(0x00 &lt;&lt; 0)</span>
<span class="cp">#define ISIF_INPUT_SHIFT			12</span>
<span class="cp">#define ISIF_RAW_INPUT_MODE			0</span>
<span class="cp">#define ISIF_FID_POL_SHIFT			4</span>
<span class="cp">#define ISIF_HD_POL_SHIFT			3</span>
<span class="cp">#define ISIF_VD_POL_SHIFT			2</span>
<span class="cp">#define ISIF_DATAPOL_NORMAL			0</span>
<span class="cp">#define ISIF_DATAPOL_SHIFT			6</span>
<span class="cp">#define ISIF_EXWEN_DISABLE 			0</span>
<span class="cp">#define ISIF_EXWEN_SHIFT			5</span>
<span class="cp">#define ISIF_FRM_FMT_SHIFT			7</span>
<span class="cp">#define ISIF_DATASFT_SHIFT			8</span>
<span class="cp">#define ISIF_LPF_SHIFT				14</span>
<span class="cp">#define ISIF_LPF_MASK				1</span>

<span class="cm">/* GAMMAWD registers */</span>
<span class="cp">#define ISIF_ALAW_GAMA_WD_MASK			0xF</span>
<span class="cp">#define ISIF_ALAW_GAMA_WD_SHIFT			1</span>
<span class="cp">#define ISIF_ALAW_ENABLE			1</span>
<span class="cp">#define ISIF_GAMMAWD_CFA_SHIFT			5</span>

<span class="cm">/* HSIZE registers */</span>
<span class="cp">#define ISIF_HSIZE_FLIP_MASK			1</span>
<span class="cp">#define ISIF_HSIZE_FLIP_SHIFT			12</span>

<span class="cm">/* MISC registers */</span>
<span class="cp">#define ISIF_DPCM_EN_SHIFT			12</span>
<span class="cp">#define ISIF_DPCM_PREDICTOR_SHIFT		13</span>

<span class="cm">/* Black clamp related */</span>
<span class="cp">#define ISIF_BC_MODE_COLOR_SHIFT		4</span>
<span class="cp">#define ISIF_HORZ_BC_MODE_SHIFT			1</span>
<span class="cp">#define ISIF_HORZ_BC_WIN_SEL_SHIFT		5</span>
<span class="cp">#define ISIF_HORZ_BC_PIX_LIMIT_SHIFT		6</span>
<span class="cp">#define ISIF_HORZ_BC_WIN_H_SIZE_SHIFT		8</span>
<span class="cp">#define ISIF_HORZ_BC_WIN_V_SIZE_SHIFT		12</span>
<span class="cp">#define	ISIF_VERT_BC_RST_VAL_SEL_SHIFT		4</span>
<span class="cp">#define ISIF_VERT_BC_LINE_AVE_COEF_SHIFT	8</span>

<span class="cm">/* VDFC registers */</span>
<span class="cp">#define ISIF_VDFC_EN_SHIFT			4</span>
<span class="cp">#define ISIF_VDFC_CORR_MOD_SHIFT		5</span>
<span class="cp">#define ISIF_VDFC_CORR_WHOLE_LN_SHIFT		7</span>
<span class="cp">#define ISIF_VDFC_LEVEL_SHFT_SHIFT		8</span>
<span class="cp">#define ISIF_VDFC_POS_MASK			0x1FFF</span>
<span class="cp">#define ISIF_DFCMEMCTL_DFCMARST_SHIFT		2</span>

<span class="cm">/* CSC registers */</span>
<span class="cp">#define ISIF_CSC_COEF_INTEG_MASK		7</span>
<span class="cp">#define ISIF_CSC_COEF_DECIMAL_MASK		0x1f</span>
<span class="cp">#define ISIF_CSC_COEF_INTEG_SHIFT		5</span>
<span class="cp">#define ISIF_CSCM_MSB_SHIFT			8</span>
<span class="cp">#define ISIF_DF_CSC_SPH_MASK			0x1FFF</span>
<span class="cp">#define ISIF_DF_CSC_LNH_MASK			0x1FFF</span>
<span class="cp">#define ISIF_DF_CSC_SLV_MASK			0x1FFF</span>
<span class="cp">#define ISIF_DF_CSC_LNV_MASK			0x1FFF</span>
<span class="cp">#define ISIF_DF_NUMLINES			0x7FFF</span>
<span class="cp">#define ISIF_DF_NUMPIX				0x1FFF</span>

<span class="cm">/* Offsets for LSC/DFC/Gain */</span>
<span class="cp">#define ISIF_DATA_H_OFFSET_MASK			0x1FFF</span>
<span class="cp">#define ISIF_DATA_V_OFFSET_MASK			0x1FFF</span>

<span class="cm">/* Linearization */</span>
<span class="cp">#define ISIF_LIN_CORRSFT_SHIFT			4</span>
<span class="cp">#define ISIF_LIN_SCALE_FACT_INTEG_SHIFT		10</span>


<span class="cm">/* Pattern registers */</span>
<span class="cp">#define ISIF_PG_EN				(1 &lt;&lt; 3)</span>
<span class="cp">#define ISIF_SEL_PG_SRC				(3 &lt;&lt; 4)</span>
<span class="cp">#define ISIF_PG_VD_POL_SHIFT			0</span>
<span class="cp">#define ISIF_PG_HD_POL_SHIFT			1</span>

<span class="cm">/*random other junk*/</span>
<span class="cp">#define ISIF_SYNCEN_VDHDEN_MASK			(1 &lt;&lt; 0)</span>
<span class="cp">#define ISIF_SYNCEN_WEN_MASK			(1 &lt;&lt; 1)</span>
<span class="cp">#define ISIF_SYNCEN_WEN_SHIFT			1</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
