;redcode
;assert 1
	SPL 0, <-22
	CMP -7, <-420
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB 1, <-1
	SUB 1, <-1
	SLT 721, 0
	SLT -771, 4
	SUB @0, @2
	SUB @0, @2
	SUB @0, @2
	DJN @-892, #600
	DJN @-892, #600
	JMN -1, 0
	MOV #931, @671
	SLT 210, 30
	MOV #931, @671
	SUB 1, <-91
	SPL 1, @-91
	SPL 1, @-91
	CMP #120, 6
	JMP @-107, #-809
	SUB @130, 9
	SLT #921, 1
	CMP 1, <-1
	CMP <0, @2
	CMP <0, @2
	JMN <127, 100
	CMP 12, 913
	JMN <127, 100
	CMP <0, @2
	SUB @130, 9
	SUB #120, 6
	MOV 102, 20
	JMN 0, #2
	MOV #931, @671
	CMP <0, @2
	ADD 210, 30
	JMP -17, @-20
	JMN @-692, #400
	SPL 0, <-20
	ADD 210, 30
	MOV -1, <-26
	JMN @-892, #600
	SPL 0, <-22
	ADD 3, @221
	MOV -1, <-26
	SPL 0, <-22
	ADD 3, @221
	ADD 3, @221
	MOV -1, <-26
	SUB 1, <-1
	DJN -1, @-20
