/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  reg [2:0] _04_;
  wire [8:0] _05_;
  wire [2:0] _06_;
  wire [34:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [24:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [38:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire [14:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [14:0] celloutsig_0_34z;
  wire [2:0] celloutsig_0_35z;
  wire [5:0] celloutsig_0_36z;
  wire [2:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [9:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_51z;
  wire [3:0] celloutsig_0_56z;
  wire [3:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_61z;
  wire [5:0] celloutsig_0_6z;
  wire [14:0] celloutsig_0_74z;
  wire [8:0] celloutsig_0_75z;
  wire celloutsig_0_7z;
  wire [15:0] celloutsig_0_8z;
  wire [17:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [20:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [20:0] celloutsig_1_17z;
  wire [10:0] celloutsig_1_18z;
  wire [17:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [20:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [19:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~(celloutsig_1_3z[19] & celloutsig_1_4z[2]);
  assign celloutsig_1_12z = ~(celloutsig_1_9z[1] & celloutsig_1_7z);
  assign celloutsig_0_17z = ~(celloutsig_0_7z & celloutsig_0_6z[3]);
  assign celloutsig_0_2z = ~(in_data[24] & celloutsig_0_0z[31]);
  assign celloutsig_0_29z = ~(celloutsig_0_8z[15] & celloutsig_0_25z);
  assign celloutsig_0_3z = ~((in_data[64] | celloutsig_0_0z[14]) & celloutsig_0_2z);
  assign celloutsig_0_7z = ~((celloutsig_0_5z[1] | celloutsig_0_6z[1]) & celloutsig_0_1z[6]);
  assign celloutsig_1_2z = ~((celloutsig_1_1z[7] | celloutsig_1_1z[3]) & celloutsig_1_0z[17]);
  assign celloutsig_1_7z = ~((celloutsig_1_6z | in_data[102]) & celloutsig_1_5z[6]);
  assign celloutsig_0_21z = ~((celloutsig_0_8z[7] | celloutsig_0_5z[0]) & celloutsig_0_17z);
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _04_ <= 3'h0;
    else _04_ <= celloutsig_0_4z[5:3];
  reg [8:0] _18_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _18_ <= 9'h000;
    else _18_ <= { celloutsig_0_6z, _04_ };
  assign { _01_, _05_[7], _00_, _05_[5:4], _03_, _05_[2:0] } = _18_;
  reg [2:0] _19_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _19_ <= 3'h0;
    else _19_ <= { in_data[45], celloutsig_0_21z, celloutsig_0_22z };
  assign { _06_[2:1], _02_ } = _19_;
  assign celloutsig_0_0z = in_data[80:46] / { 1'h1, in_data[51:18] };
  assign celloutsig_0_36z = { celloutsig_0_35z, celloutsig_0_29z, celloutsig_0_22z, celloutsig_0_31z } / { 1'h1, celloutsig_0_20z[7], celloutsig_0_5z };
  assign celloutsig_0_56z = celloutsig_0_51z[4:1] / { 1'h1, celloutsig_0_39z };
  assign celloutsig_1_3z = { celloutsig_1_0z[3:1], celloutsig_1_1z, celloutsig_1_1z } / { 1'h1, in_data[147:146], celloutsig_1_0z };
  assign celloutsig_0_28z = { celloutsig_0_4z[5:1], celloutsig_0_26z, celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_17z } / { 1'h1, celloutsig_0_13z[13:8], celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_3z };
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z } * { in_data[170:164], celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_9z = { in_data[161:158], celloutsig_1_8z } * in_data[170:162];
  assign celloutsig_1_17z = in_data[182:162] * { celloutsig_1_11z[15:0], celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_0_13z = { celloutsig_0_8z[12], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_2z } * { celloutsig_0_10z[2], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_0_15z = celloutsig_0_4z[6:2] * celloutsig_0_10z[6:2];
  assign celloutsig_0_26z = celloutsig_0_23z[3:0] * { _04_, celloutsig_0_17z };
  assign celloutsig_0_51z = - { celloutsig_0_28z[8:7], celloutsig_0_11z };
  assign celloutsig_0_75z = - { celloutsig_0_23z[4:2], celloutsig_0_6z };
  assign celloutsig_1_4z = - { in_data[109:107], celloutsig_1_2z };
  assign celloutsig_1_10z = - celloutsig_1_4z[2:0];
  assign celloutsig_0_18z = - { celloutsig_0_11z[0], _01_, _05_[7], _00_, _05_[5:4], _03_, _05_[2:0] };
  assign celloutsig_0_20z = - { celloutsig_0_1z[14:10], celloutsig_0_12z, _04_ };
  assign celloutsig_0_23z = - celloutsig_0_1z[7:3];
  assign celloutsig_0_31z = { celloutsig_0_21z, celloutsig_0_26z, celloutsig_0_14z } !== { celloutsig_0_5z[2], celloutsig_0_23z };
  assign celloutsig_0_12z = in_data[86:77] !== celloutsig_0_1z[12:3];
  assign celloutsig_0_14z = celloutsig_0_4z[9:6] !== celloutsig_0_8z[15:12];
  assign celloutsig_0_19z = celloutsig_0_8z[3:1] !== celloutsig_0_15z[4:2];
  assign celloutsig_0_22z = { celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_20z } !== { celloutsig_0_18z[2:0], _01_, _05_[7], _00_, _05_[5:4], _03_, _05_[2:0], celloutsig_0_3z };
  assign celloutsig_0_25z = { celloutsig_0_10z[5:4], celloutsig_0_22z } !== in_data[82:80];
  assign celloutsig_0_34z = celloutsig_0_28z | in_data[56:42];
  assign celloutsig_0_4z = celloutsig_0_1z[38:29] | celloutsig_0_0z[11:2];
  assign celloutsig_0_5z = { celloutsig_0_1z[21:19], celloutsig_0_2z } | celloutsig_0_4z[6:3];
  assign celloutsig_0_61z = celloutsig_0_34z[8:3] | celloutsig_0_36z;
  assign celloutsig_1_8z = { celloutsig_1_3z[8:5], celloutsig_1_7z } | { in_data[148:145], celloutsig_1_6z };
  assign celloutsig_1_18z = in_data[143:133] | in_data[139:129];
  assign celloutsig_0_10z = { in_data[36:31], celloutsig_0_2z } | { celloutsig_0_6z[2:1], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_39z = celloutsig_0_36z[2:0] << celloutsig_0_1z[22:20];
  assign celloutsig_0_6z = celloutsig_0_1z[10:5] << celloutsig_0_4z[9:4];
  assign celloutsig_0_74z = { celloutsig_0_61z[4], _06_[2:1], _02_, celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_19z } << { celloutsig_0_4z[4:3], celloutsig_0_3z, celloutsig_0_26z, celloutsig_0_26z, celloutsig_0_56z };
  assign celloutsig_1_0z = in_data[179:162] << in_data[168:151];
  assign celloutsig_1_1z = in_data[155:147] << in_data[157:149];
  assign celloutsig_1_19z = { celloutsig_1_11z[15:0], celloutsig_1_7z, celloutsig_1_12z } << celloutsig_1_17z[18:1];
  assign celloutsig_0_35z = celloutsig_0_10z[3:1] >> { celloutsig_0_10z[1:0], celloutsig_0_29z };
  assign celloutsig_1_11z = { celloutsig_1_10z, celloutsig_1_0z } >> in_data[162:142];
  assign celloutsig_0_8z = { celloutsig_0_1z[35:24], celloutsig_0_5z } >>> { celloutsig_0_1z[26:25], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_11z = { celloutsig_0_0z[29:28], celloutsig_0_3z } >>> { celloutsig_0_4z[9:8], celloutsig_0_2z };
  assign celloutsig_0_1z = { in_data[6:3], celloutsig_0_0z } >>> { celloutsig_0_0z[3:0], celloutsig_0_0z };
  assign { _05_[8], _05_[6], _05_[3] } = { _01_, _00_, _03_ };
  assign _06_[0] = _02_;
  assign { out_data[138:128], out_data[113:96], out_data[46:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_74z, celloutsig_0_75z };
endmodule
