// Seed: 3665459131
`timescale 1ps / 1 ps
module module_0;
  logic id_0;
  logic id_1;
  assign id_0 = -id_1;
  logic id_3;
  type_10 id_4 (
      1,
      1 * id_0 - 1,
      1,
      !id_1(1'h0, id_3, 1'b0, 1, 1, id_2)
  );
  logic id_5, id_6;
endmodule
