
*** Running vivado
    with args -log gcd_pipeline.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source gcd_pipeline.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source gcd_pipeline.tcl -notrace
Command: synth_design -top gcd_pipeline -part xc7z020clg400-1 -fanout_limit 32 -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4753 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1318.598 ; gain = 86.773 ; free physical = 833 ; free virtual = 12456
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'gcd_pipeline' [/home/ubuntu/work/ic/gcd/euclid/euclid.srcs/sources_1/new/gcd_pipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'gcd_test' [/home/ubuntu/work/ic/gcd/euclid/euclid.srcs/sources_1/new/gcd_test.v:23]
INFO: [Synth 8-6155] done synthesizing module 'gcd_test' (1#1) [/home/ubuntu/work/ic/gcd/euclid/euclid.srcs/sources_1/new/gcd_test.v:23]
WARNING: [Synth 8-3848] Net DONE in module/entity gcd_pipeline does not have driver. [/home/ubuntu/work/ic/gcd/euclid/euclid.srcs/sources_1/new/gcd_pipeline.v:32]
INFO: [Synth 8-6155] done synthesizing module 'gcd_pipeline' (2#1) [/home/ubuntu/work/ic/gcd/euclid/euclid.srcs/sources_1/new/gcd_pipeline.v:23]
WARNING: [Synth 8-3331] design gcd_test has unconnected port rst_n
WARNING: [Synth 8-3331] design gcd_pipeline has unconnected port DONE
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1363.223 ; gain = 131.398 ; free physical = 838 ; free virtual = 12462
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1363.223 ; gain = 131.398 ; free physical = 840 ; free virtual = 12464
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1363.223 ; gain = 131.398 ; free physical = 840 ; free virtual = 12464
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ubuntu/work/ic/gcd/euclid/euclid.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [/home/ubuntu/work/ic/gcd/euclid/euclid.srcs/constrs_1/new/pin.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 1904.707 ; gain = 26.000 ; free physical = 353 ; free virtual = 11977
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1904.707 ; gain = 672.883 ; free physical = 616 ; free virtual = 12240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1904.707 ; gain = 672.883 ; free physical = 616 ; free virtual = 12240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1904.707 ; gain = 672.883 ; free physical = 616 ; free virtual = 12240
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'iCompA[0]' [/home/ubuntu/work/ic/gcd/euclid/euclid.srcs/sources_1/new/gcd_pipeline.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'iCompB[0]' [/home/ubuntu/work/ic/gcd/euclid/euclid.srcs/sources_1/new/gcd_pipeline.v:41]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 1904.707 ; gain = 672.883 ; free physical = 605 ; free virtual = 12230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |gcd_test          |          32|     20693|
|2     |gcd_pipeline__GC0 |           1|        64|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1024  
+---Registers : 
	               32 Bit    Registers := 3200  
+---Muxes : 
	   2 Input     32 Bit        Muxes := 64    
	  33 Input     32 Bit        Muxes := 64    
	  33 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module gcd_test 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 32    
+---Registers : 
	               32 Bit    Registers := 100   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  33 Input     32 Bit        Muxes := 2     
	  33 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design gcd_pipeline has unconnected port DONE
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[30][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[30][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[30][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[30][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[30][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[30][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[30][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[30][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[30][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[30][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[30][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[30][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[30][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[30][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[30][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[30][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[30][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[30][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[30][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[30][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[30][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[30][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[30][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[30][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[30][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[30][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[30][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[30][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[30][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[30][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[31][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[31][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[31][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[31][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[31][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[31][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[31][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[31][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[31][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[31][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[31][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[31][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[31][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[31][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[31][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[31][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[31][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[31][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[31][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[31][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[31][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[31][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[31][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[31][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[31][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[31][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[31][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[31][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[31][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[31][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[31][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[29][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[29][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[29][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[29][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[29][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[29][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[29][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[29][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[29][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[29][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[29][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[29][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[29][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[29][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[29][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[29][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[29][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[29][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[29][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[29][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[29][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[29][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[29][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[29][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[29][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[29][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[29][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[29][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[29][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[28][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[28][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[28][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[28][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[28][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[28][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[28][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[28][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[28][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcd_test:/\rShift_reg[28][9] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[1][0]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[2][1]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[2][0]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[3][2]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[3][1]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[3][0]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[4][3]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[4][2]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[4][1]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[4][0]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[5][4]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[5][3]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[5][2]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[5][1]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[5][0]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[6][5]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[6][4]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[6][3]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[6][2]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[6][1]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[6][0]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[7][6]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[7][5]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[7][4]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[7][3]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[7][2]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[7][1]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[7][0]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[8][7]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[8][6]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[8][5]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[8][4]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[8][3]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[8][2]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[8][1]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[8][0]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[9][8]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[9][7]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[9][6]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[9][5]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[9][4]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[9][3]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[9][2]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[9][1]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[9][0]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[10][9]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[10][8]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[10][7]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[10][6]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[10][5]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[10][4]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[10][3]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[10][2]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[10][1]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[10][0]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[11][10]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[11][9]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[11][8]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[11][7]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[11][6]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[11][5]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[11][4]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[11][3]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[11][2]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[11][1]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[11][0]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[12][11]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[12][10]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[12][9]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[12][8]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[12][7]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[12][6]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[12][5]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[12][4]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[12][3]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[12][2]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[12][1]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[12][0]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[13][12]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[13][11]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[13][10]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[13][9]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[13][8]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[13][7]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[13][6]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[13][5]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[13][4]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[13][3]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[13][2]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[13][1]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[13][0]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[14][13]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[14][12]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[14][11]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[14][10]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[14][9]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[14][8]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[14][7]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[14][6]) is unused and will be removed from module gcd_test.
WARNING: [Synth 8-3332] Sequential element (rShift_reg[14][5]) is unused and will be removed from module gcd_test.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 1904.707 ; gain = 672.883 ; free physical = 574 ; free virtual = 12204
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |gcd_test          |          31|      9469|
|2     |gcd_pipeline__GC0 |           1|        64|
|3     |gcd_test__1       |           1|      5399|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 1904.707 ; gain = 672.883 ; free physical = 463 ; free virtual = 12093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 1904.707 ; gain = 672.883 ; free physical = 443 ; free virtual = 12073
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |gcd_test          |          31|      9469|
|2     |gcd_pipeline__GC0 |           1|        64|
|3     |gcd_test__1       |           1|      5399|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:01:06 . Memory (MB): peak = 1983.863 ; gain = 752.039 ; free physical = 256 ; free virtual = 11886
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:13 . Memory (MB): peak = 2063.020 ; gain = 831.195 ; free physical = 281 ; free virtual = 11870
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:13 . Memory (MB): peak = 2063.020 ; gain = 831.195 ; free physical = 282 ; free virtual = 11871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:01:17 . Memory (MB): peak = 2063.020 ; gain = 831.195 ; free physical = 258 ; free virtual = 11847
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:17 . Memory (MB): peak = 2063.020 ; gain = 831.195 ; free physical = 258 ; free virtual = 11847
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:19 . Memory (MB): peak = 2063.020 ; gain = 831.195 ; free physical = 258 ; free virtual = 11847
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:19 . Memory (MB): peak = 2063.020 ; gain = 831.195 ; free physical = 258 ; free virtual = 11847
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 | 12160|
|3     |LUT1   | 15376|
|4     |LUT2   | 31760|
|5     |LUT3   |  6617|
|6     |LUT4   | 17632|
|7     |LUT5   |  2816|
|8     |LUT6   | 20030|
|9     |FDRE   | 73915|
|10    |LD     |    64|
|11    |IBUF   |    66|
|12    |OBUF   |    32|
|13    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+------------+-------+
|      |Instance               |Module      |Cells  |
+------+-----------------------+------------+-------+
|1     |top                    |            | 180471|
|2     |  \GenModule1[0].GCD   |gcd_test    |   5924|
|3     |  \GenModule1[10].GCD  |gcd_test_0  |   5728|
|4     |  \GenModule1[11].GCD  |gcd_test_1  |   5728|
|5     |  \GenModule1[12].GCD  |gcd_test_2  |   5728|
|6     |  \GenModule1[13].GCD  |gcd_test_3  |   5728|
|7     |  \GenModule1[14].GCD  |gcd_test_4  |   5728|
|8     |  \GenModule1[15].GCD  |gcd_test_5  |   5728|
|9     |  \GenModule1[16].GCD  |gcd_test_6  |   5728|
|10    |  \GenModule1[17].GCD  |gcd_test_7  |   5728|
|11    |  \GenModule1[18].GCD  |gcd_test_8  |   5728|
|12    |  \GenModule1[19].GCD  |gcd_test_9  |   5728|
|13    |  \GenModule1[1].GCD   |gcd_test_10 |   5728|
|14    |  \GenModule1[20].GCD  |gcd_test_11 |   5728|
|15    |  \GenModule1[21].GCD  |gcd_test_12 |   5728|
|16    |  \GenModule1[22].GCD  |gcd_test_13 |   5728|
|17    |  \GenModule1[23].GCD  |gcd_test_14 |   5728|
|18    |  \GenModule1[24].GCD  |gcd_test_15 |   5728|
|19    |  \GenModule1[25].GCD  |gcd_test_16 |   5728|
|20    |  \GenModule1[26].GCD  |gcd_test_17 |   5728|
|21    |  \GenModule1[27].GCD  |gcd_test_18 |   5728|
|22    |  \GenModule1[28].GCD  |gcd_test_19 |   5728|
|23    |  \GenModule1[29].GCD  |gcd_test_20 |   5728|
|24    |  \GenModule1[2].GCD   |gcd_test_21 |   5728|
|25    |  \GenModule1[30].GCD  |gcd_test_22 |   5664|
|26    |  \GenModule1[31].GCD  |gcd_test_23 |   2606|
|27    |  \GenModule1[3].GCD   |gcd_test_24 |   5728|
|28    |  \GenModule1[4].GCD   |gcd_test_25 |   5728|
|29    |  \GenModule1[5].GCD   |gcd_test_26 |   5728|
|30    |  \GenModule1[6].GCD   |gcd_test_27 |   5728|
|31    |  \GenModule1[7].GCD   |gcd_test_28 |   5728|
|32    |  \GenModule1[8].GCD   |gcd_test_29 |   5728|
|33    |  \GenModule1[9].GCD   |gcd_test_30 |   5728|
+------+-----------------------+------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:01:19 . Memory (MB): peak = 2063.020 ; gain = 831.195 ; free physical = 258 ; free virtual = 11847
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2051 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 2063.020 ; gain = 289.711 ; free physical = 316 ; free virtual = 11904
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:01:20 . Memory (MB): peak = 2063.027 ; gain = 831.195 ; free physical = 320 ; free virtual = 11909
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12290 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  LD => LDCE: 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
117 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:26 ; elapsed = 00:01:39 . Memory (MB): peak = 2090.363 ; gain = 870.219 ; free physical = 379 ; free virtual = 11947
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/work/ic/gcd/euclid/euclid.runs/synth_1/gcd_pipeline.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2090.363 ; gain = 0.000 ; free physical = 388 ; free virtual = 11940
INFO: [runtcl-4] Executing : report_utilization -file gcd_pipeline_utilization_synth.rpt -pb gcd_pipeline_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2090.363 ; gain = 0.000 ; free physical = 380 ; free virtual = 11933
INFO: [Common 17-206] Exiting Vivado at Tue Nov  3 12:07:06 2020...
