LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY my_mux IS
	port(
			a,b,c,d: IN STD_LOGIC_VECTOR (7 DOWNTO 0);	
			sel: IN NATURAL RANGE 0 TO 3;
			ena: IN STD_LOGIC;
			Y: OUT STD_LOGIC_VECTOR (7 DOWNTO 0)
			);
END ENTITY;

ARCHITECTURE HARDWARE OF my_mux IS
SIGNAL X: STD_LOGIC_VECTOR (7 DOWNTO 0);	
BEGIN
X<=a WHEN sel=0 ELSE
   b WHEN sel=1 ELSE
   c WHEN sel=2 ELSE
   d;

Y<=X WHEN ena='1' ELSE
	(others => 'Z');
END ARCHITECTURE ;