{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 17 23:14:39 2019 " "Info: Processing started: Sun Mar 17 23:14:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=on --write_settings_files=off ram1 -c ram1 --speed=8 " "Info: Command: quartus_tan --read_settings_files=on --write_settings_files=off ram1 -c ram1 --speed=8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[7\] 0 " "Info: Pin \"d\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[6\] 0 " "Info: Pin \"d\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[5\] 0 " "Info: Pin \"d\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[4\] 0 " "Info: Pin \"d\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[3\] 0 " "Info: Pin \"d\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[2\] 0 " "Info: Pin \"d\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[1\] 0 " "Info: Pin \"d\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[0\] 0 " "Info: Pin \"d\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_cdu " "Info: Assuming node \"clk_cdu\" is an undefined clock" {  } { { "ram1.bdf" "" { Schematic "D:/文档/TIM/register/ram1.bdf" { { -104 64 232 -88 "clk_cdu" "" } { 128 144 232 144 "clk_cdu" "" } { 144 560 605 160 "clk_cdu" "" } { -112 232 280 -96 "clk_cdu" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_cdu" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_cdu register sw_pc_ar:inst\|pc\[1\] register sw_pc_ar:inst\|pc\[1\] 282.17 MHz 3.544 ns Internal " "Info: Clock \"clk_cdu\" has Internal fmax of 282.17 MHz between source register \"sw_pc_ar:inst\|pc\[1\]\" and destination register \"sw_pc_ar:inst\|pc\[1\]\" (period= 3.544 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.280 ns + Longest register register " "Info: + Longest register to register delay is 3.280 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sw_pc_ar:inst\|pc\[1\] 1 REG LCFF_X14_Y1_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y1_N11; Fanout = 3; REG Node = 'sw_pc_ar:inst\|pc\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:inst|pc[1] } "NODE_NAME" } } { "../pc/sw_pc_ar.vhd" "" { Text "D:/文档/TIM/pc/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.370 ns) 1.150 ns sw_pc_ar:inst\|bus_reg\[1\]~22 2 COMB LCCOMB_X13_Y1_N0 1 " "Info: 2: + IC(0.780 ns) + CELL(0.370 ns) = 1.150 ns; Loc. = LCCOMB_X13_Y1_N0; Fanout = 1; COMB Node = 'sw_pc_ar:inst\|bus_reg\[1\]~22'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { sw_pc_ar:inst|pc[1] sw_pc_ar:inst|bus_reg[1]~22 } "NODE_NAME" } } { "../pc/sw_pc_ar.vhd" "" { Text "D:/文档/TIM/pc/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 1.724 ns sw_pc_ar:inst\|bus_reg\[1\]~23 3 COMB LCCOMB_X13_Y1_N18 3 " "Info: 3: + IC(0.368 ns) + CELL(0.206 ns) = 1.724 ns; Loc. = LCCOMB_X13_Y1_N18; Fanout = 3; COMB Node = 'sw_pc_ar:inst\|bus_reg\[1\]~23'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { sw_pc_ar:inst|bus_reg[1]~22 sw_pc_ar:inst|bus_reg[1]~23 } "NODE_NAME" } } { "../pc/sw_pc_ar.vhd" "" { Text "D:/文档/TIM/pc/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.096 ns) + CELL(0.460 ns) 3.280 ns sw_pc_ar:inst\|pc\[1\] 4 REG LCFF_X14_Y1_N11 3 " "Info: 4: + IC(1.096 ns) + CELL(0.460 ns) = 3.280 ns; Loc. = LCFF_X14_Y1_N11; Fanout = 3; REG Node = 'sw_pc_ar:inst\|pc\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { sw_pc_ar:inst|bus_reg[1]~23 sw_pc_ar:inst|pc[1] } "NODE_NAME" } } { "../pc/sw_pc_ar.vhd" "" { Text "D:/文档/TIM/pc/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.036 ns ( 31.59 % ) " "Info: Total cell delay = 1.036 ns ( 31.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.244 ns ( 68.41 % ) " "Info: Total interconnect delay = 2.244 ns ( 68.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.280 ns" { sw_pc_ar:inst|pc[1] sw_pc_ar:inst|bus_reg[1]~22 sw_pc_ar:inst|bus_reg[1]~23 sw_pc_ar:inst|pc[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.280 ns" { sw_pc_ar:inst|pc[1] {} sw_pc_ar:inst|bus_reg[1]~22 {} sw_pc_ar:inst|bus_reg[1]~23 {} sw_pc_ar:inst|pc[1] {} } { 0.000ns 0.780ns 0.368ns 1.096ns } { 0.000ns 0.370ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu destination 2.758 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_cdu\" to destination register is 2.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk_cdu 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "ram1.bdf" "" { Schematic "D:/文档/TIM/register/ram1.bdf" { { -104 64 232 -88 "clk_cdu" "" } { 128 144 232 144 "clk_cdu" "" } { 144 560 605 160 "clk_cdu" "" } { -112 232 280 -96 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk_cdu~clkctrl 2 COMB CLKCTRL_G6 41 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 41; COMB Node = 'clk_cdu~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "ram1.bdf" "" { Schematic "D:/文档/TIM/register/ram1.bdf" { { -104 64 232 -88 "clk_cdu" "" } { 128 144 232 144 "clk_cdu" "" } { 144 560 605 160 "clk_cdu" "" } { -112 232 280 -96 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 2.758 ns sw_pc_ar:inst\|pc\[1\] 3 REG LCFF_X14_Y1_N11 3 " "Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.758 ns; Loc. = LCFF_X14_Y1_N11; Fanout = 3; REG Node = 'sw_pc_ar:inst\|pc\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { clk_cdu~clkctrl sw_pc_ar:inst|pc[1] } "NODE_NAME" } } { "../pc/sw_pc_ar.vhd" "" { Text "D:/文档/TIM/pc/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.39 % ) " "Info: Total cell delay = 1.776 ns ( 64.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.982 ns ( 35.61 % ) " "Info: Total interconnect delay = 0.982 ns ( 35.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { clk_cdu clk_cdu~clkctrl sw_pc_ar:inst|pc[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} sw_pc_ar:inst|pc[1] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu source 2.758 ns - Longest register " "Info: - Longest clock path from clock \"clk_cdu\" to source register is 2.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk_cdu 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "ram1.bdf" "" { Schematic "D:/文档/TIM/register/ram1.bdf" { { -104 64 232 -88 "clk_cdu" "" } { 128 144 232 144 "clk_cdu" "" } { 144 560 605 160 "clk_cdu" "" } { -112 232 280 -96 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk_cdu~clkctrl 2 COMB CLKCTRL_G6 41 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 41; COMB Node = 'clk_cdu~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "ram1.bdf" "" { Schematic "D:/文档/TIM/register/ram1.bdf" { { -104 64 232 -88 "clk_cdu" "" } { 128 144 232 144 "clk_cdu" "" } { 144 560 605 160 "clk_cdu" "" } { -112 232 280 -96 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 2.758 ns sw_pc_ar:inst\|pc\[1\] 3 REG LCFF_X14_Y1_N11 3 " "Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.758 ns; Loc. = LCFF_X14_Y1_N11; Fanout = 3; REG Node = 'sw_pc_ar:inst\|pc\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { clk_cdu~clkctrl sw_pc_ar:inst|pc[1] } "NODE_NAME" } } { "../pc/sw_pc_ar.vhd" "" { Text "D:/文档/TIM/pc/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.39 % ) " "Info: Total cell delay = 1.776 ns ( 64.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.982 ns ( 35.61 % ) " "Info: Total interconnect delay = 0.982 ns ( 35.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { clk_cdu clk_cdu~clkctrl sw_pc_ar:inst|pc[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} sw_pc_ar:inst|pc[1] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { clk_cdu clk_cdu~clkctrl sw_pc_ar:inst|pc[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} sw_pc_ar:inst|pc[1] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} sw_pc_ar:inst|pc[1] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../pc/sw_pc_ar.vhd" "" { Text "D:/文档/TIM/pc/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../pc/sw_pc_ar.vhd" "" { Text "D:/文档/TIM/pc/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.280 ns" { sw_pc_ar:inst|pc[1] sw_pc_ar:inst|bus_reg[1]~22 sw_pc_ar:inst|bus_reg[1]~23 sw_pc_ar:inst|pc[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.280 ns" { sw_pc_ar:inst|pc[1] {} sw_pc_ar:inst|bus_reg[1]~22 {} sw_pc_ar:inst|bus_reg[1]~23 {} sw_pc_ar:inst|pc[1] {} } { 0.000ns 0.780ns 0.368ns 1.096ns } { 0.000ns 0.370ns 0.206ns 0.460ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { clk_cdu clk_cdu~clkctrl sw_pc_ar:inst|pc[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} sw_pc_ar:inst|pc[1] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} sw_pc_ar:inst|pc[1] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sw_pc_ar:inst\|pc\[5\] inputed\[5\] clk_cdu 8.046 ns register " "Info: tsu for register \"sw_pc_ar:inst\|pc\[5\]\" (data pin = \"inputed\[5\]\", clock pin = \"clk_cdu\") is 8.046 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.844 ns + Longest pin register " "Info: + Longest pin to register delay is 10.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns inputed\[5\] 1 PIN PIN_69 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_69; Fanout = 1; PIN Node = 'inputed\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputed[5] } "NODE_NAME" } } { "ram1.bdf" "" { Schematic "D:/文档/TIM/register/ram1.bdf" { { 8 64 232 24 "inputed\[7..0\]" "" } { 240 144 232 256 "inputed\[7..0\]" "" } { 0 232 293 16 "inputed\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.270 ns) + CELL(0.370 ns) 8.584 ns sw_pc_ar:inst\|bus_reg\[5\]~14 2 COMB LCCOMB_X14_Y1_N4 1 " "Info: 2: + IC(7.270 ns) + CELL(0.370 ns) = 8.584 ns; Loc. = LCCOMB_X14_Y1_N4; Fanout = 1; COMB Node = 'sw_pc_ar:inst\|bus_reg\[5\]~14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.640 ns" { inputed[5] sw_pc_ar:inst|bus_reg[5]~14 } "NODE_NAME" } } { "../pc/sw_pc_ar.vhd" "" { Text "D:/文档/TIM/pc/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.319 ns) 9.279 ns sw_pc_ar:inst\|bus_reg\[5\]~15 3 COMB LCCOMB_X14_Y1_N30 3 " "Info: 3: + IC(0.376 ns) + CELL(0.319 ns) = 9.279 ns; Loc. = LCCOMB_X14_Y1_N30; Fanout = 3; COMB Node = 'sw_pc_ar:inst\|bus_reg\[5\]~15'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.695 ns" { sw_pc_ar:inst|bus_reg[5]~14 sw_pc_ar:inst|bus_reg[5]~15 } "NODE_NAME" } } { "../pc/sw_pc_ar.vhd" "" { Text "D:/文档/TIM/pc/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.460 ns) 10.844 ns sw_pc_ar:inst\|pc\[5\] 4 REG LCFF_X14_Y1_N19 3 " "Info: 4: + IC(1.105 ns) + CELL(0.460 ns) = 10.844 ns; Loc. = LCFF_X14_Y1_N19; Fanout = 3; REG Node = 'sw_pc_ar:inst\|pc\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { sw_pc_ar:inst|bus_reg[5]~15 sw_pc_ar:inst|pc[5] } "NODE_NAME" } } { "../pc/sw_pc_ar.vhd" "" { Text "D:/文档/TIM/pc/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.093 ns ( 19.30 % ) " "Info: Total cell delay = 2.093 ns ( 19.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.751 ns ( 80.70 % ) " "Info: Total interconnect delay = 8.751 ns ( 80.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.844 ns" { inputed[5] sw_pc_ar:inst|bus_reg[5]~14 sw_pc_ar:inst|bus_reg[5]~15 sw_pc_ar:inst|pc[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.844 ns" { inputed[5] {} inputed[5]~combout {} sw_pc_ar:inst|bus_reg[5]~14 {} sw_pc_ar:inst|bus_reg[5]~15 {} sw_pc_ar:inst|pc[5] {} } { 0.000ns 0.000ns 7.270ns 0.376ns 1.105ns } { 0.000ns 0.944ns 0.370ns 0.319ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../pc/sw_pc_ar.vhd" "" { Text "D:/文档/TIM/pc/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu destination 2.758 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_cdu\" to destination register is 2.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk_cdu 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "ram1.bdf" "" { Schematic "D:/文档/TIM/register/ram1.bdf" { { -104 64 232 -88 "clk_cdu" "" } { 128 144 232 144 "clk_cdu" "" } { 144 560 605 160 "clk_cdu" "" } { -112 232 280 -96 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk_cdu~clkctrl 2 COMB CLKCTRL_G6 41 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 41; COMB Node = 'clk_cdu~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "ram1.bdf" "" { Schematic "D:/文档/TIM/register/ram1.bdf" { { -104 64 232 -88 "clk_cdu" "" } { 128 144 232 144 "clk_cdu" "" } { 144 560 605 160 "clk_cdu" "" } { -112 232 280 -96 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 2.758 ns sw_pc_ar:inst\|pc\[5\] 3 REG LCFF_X14_Y1_N19 3 " "Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.758 ns; Loc. = LCFF_X14_Y1_N19; Fanout = 3; REG Node = 'sw_pc_ar:inst\|pc\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { clk_cdu~clkctrl sw_pc_ar:inst|pc[5] } "NODE_NAME" } } { "../pc/sw_pc_ar.vhd" "" { Text "D:/文档/TIM/pc/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.39 % ) " "Info: Total cell delay = 1.776 ns ( 64.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.982 ns ( 35.61 % ) " "Info: Total interconnect delay = 0.982 ns ( 35.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { clk_cdu clk_cdu~clkctrl sw_pc_ar:inst|pc[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} sw_pc_ar:inst|pc[5] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.844 ns" { inputed[5] sw_pc_ar:inst|bus_reg[5]~14 sw_pc_ar:inst|bus_reg[5]~15 sw_pc_ar:inst|pc[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.844 ns" { inputed[5] {} inputed[5]~combout {} sw_pc_ar:inst|bus_reg[5]~14 {} sw_pc_ar:inst|bus_reg[5]~15 {} sw_pc_ar:inst|pc[5] {} } { 0.000ns 0.000ns 7.270ns 0.376ns 1.105ns } { 0.000ns 0.944ns 0.370ns 0.319ns 0.460ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { clk_cdu clk_cdu~clkctrl sw_pc_ar:inst|pc[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} sw_pc_ar:inst|pc[5] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_cdu d\[6\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_we_reg 15.718 ns memory " "Info: tco from clock \"clk_cdu\" to destination pin \"d\[6\]\" through memory \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_we_reg\" is 15.718 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu source 2.866 ns + Longest memory " "Info: + Longest clock path from clock \"clk_cdu\" to source memory is 2.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk_cdu 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "ram1.bdf" "" { Schematic "D:/文档/TIM/register/ram1.bdf" { { -104 64 232 -88 "clk_cdu" "" } { 128 144 232 144 "clk_cdu" "" } { 144 560 605 160 "clk_cdu" "" } { -112 232 280 -96 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk_cdu~clkctrl 2 COMB CLKCTRL_G6 41 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 41; COMB Node = 'clk_cdu~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "ram1.bdf" "" { Schematic "D:/文档/TIM/register/ram1.bdf" { { -104 64 232 -88 "clk_cdu" "" } { 128 144 232 144 "clk_cdu" "" } { 144 560 605 160 "clk_cdu" "" } { -112 232 280 -96 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.835 ns) 2.866 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X11_Y1 8 " "Info: 3: + IC(0.778 ns) + CELL(0.835 ns) = 2.866 ns; Loc. = M4K_X11_Y1; Fanout = 8; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { clk_cdu~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "D:/文档/TIM/register/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.945 ns ( 67.86 % ) " "Info: Total cell delay = 1.945 ns ( 67.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.921 ns ( 32.14 % ) " "Info: Total interconnect delay = 0.921 ns ( 32.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.866 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.866 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.143ns 0.778ns } { 0.000ns 1.110ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_4h91.tdf" "" { Text "D:/文档/TIM/register/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.592 ns + Longest memory pin " "Info: + Longest memory to pin delay is 12.592 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X11_Y1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y1; Fanout = 8; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "D:/文档/TIM/register/db/altsyncram_4h91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|q_a\[6\] 2 MEM M4K_X11_Y1 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X11_Y1; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|q_a\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|q_a[6] } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "D:/文档/TIM/register/db/altsyncram_4h91.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.119 ns) + CELL(0.206 ns) 6.086 ns lpm_ram_io:inst1\|datatri\[6\]~11 3 COMB LCCOMB_X15_Y1_N0 1 " "Info: 3: + IC(2.119 ns) + CELL(0.206 ns) = 6.086 ns; Loc. = LCCOMB_X15_Y1_N0; Fanout = 1; COMB Node = 'lpm_ram_io:inst1\|datatri\[6\]~11'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.325 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|q_a[6] lpm_ram_io:inst1|datatri[6]~11 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.270 ns) + CELL(3.236 ns) 12.592 ns d\[6\] 4 PIN PIN_115 0 " "Info: 4: + IC(3.270 ns) + CELL(3.236 ns) = 12.592 ns; Loc. = PIN_115; Fanout = 0; PIN Node = 'd\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.506 ns" { lpm_ram_io:inst1|datatri[6]~11 d[6] } "NODE_NAME" } } { "ram1.bdf" "" { Schematic "D:/文档/TIM/register/ram1.bdf" { { -40 536 712 -24 "d\[7..0\]" "" } { 144 400 441 160 "d\[7..0\]" "" } { 160 728 792 176 "d\[7..0\]" "" } { -48 416 536 -32 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.203 ns ( 57.20 % ) " "Info: Total cell delay = 7.203 ns ( 57.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.389 ns ( 42.80 % ) " "Info: Total interconnect delay = 5.389 ns ( 42.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.592 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|q_a[6] lpm_ram_io:inst1|datatri[6]~11 d[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.592 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|q_a[6] {} lpm_ram_io:inst1|datatri[6]~11 {} d[6] {} } { 0.000ns 0.000ns 2.119ns 3.270ns } { 0.000ns 3.761ns 0.206ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.866 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.866 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.143ns 0.778ns } { 0.000ns 1.110ns 0.000ns 0.835ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.592 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|q_a[6] lpm_ram_io:inst1|datatri[6]~11 d[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.592 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|q_a[6] {} lpm_ram_io:inst1|datatri[6]~11 {} d[6] {} } { 0.000ns 0.000ns 2.119ns 3.270ns } { 0.000ns 3.761ns 0.206ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "d\[6\] d\[6\] 17.553 ns Longest " "Info: Longest tpd from source pin \"d\[6\]\" to destination pin \"d\[6\]\" is 17.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns d\[6\] 1 PIN PIN_115 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_115; Fanout = 1; PIN Node = 'd\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[6] } "NODE_NAME" } } { "ram1.bdf" "" { Schematic "D:/文档/TIM/register/ram1.bdf" { { -40 536 712 -24 "d\[7..0\]" "" } { 144 400 441 160 "d\[7..0\]" "" } { 160 728 792 176 "d\[7..0\]" "" } { -48 416 536 -32 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns d~1 2 COMB IOC_X24_Y14_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = IOC_X24_Y14_N0; Fanout = 2; COMB Node = 'd~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { d[6] d~1 } "NODE_NAME" } } { "ram1.bdf" "" { Schematic "D:/文档/TIM/register/ram1.bdf" { { -40 536 712 -24 "d\[7..0\]" "" } { 144 400 441 160 "d\[7..0\]" "" } { 160 728 792 176 "d\[7..0\]" "" } { -48 416 536 -32 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.996 ns) + CELL(0.650 ns) 9.590 ns sw_pc_ar:inst\|bus_reg\[6\]~13 3 COMB LCCOMB_X14_Y1_N26 3 " "Info: 3: + IC(7.996 ns) + CELL(0.650 ns) = 9.590 ns; Loc. = LCCOMB_X14_Y1_N26; Fanout = 3; COMB Node = 'sw_pc_ar:inst\|bus_reg\[6\]~13'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.646 ns" { d~1 sw_pc_ar:inst|bus_reg[6]~13 } "NODE_NAME" } } { "../pc/sw_pc_ar.vhd" "" { Text "D:/文档/TIM/pc/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.366 ns) 11.047 ns lpm_ram_io:inst1\|datatri\[6\]~11 4 COMB LCCOMB_X15_Y1_N0 1 " "Info: 4: + IC(1.091 ns) + CELL(0.366 ns) = 11.047 ns; Loc. = LCCOMB_X15_Y1_N0; Fanout = 1; COMB Node = 'lpm_ram_io:inst1\|datatri\[6\]~11'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { sw_pc_ar:inst|bus_reg[6]~13 lpm_ram_io:inst1|datatri[6]~11 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.270 ns) + CELL(3.236 ns) 17.553 ns d\[6\] 5 PIN PIN_115 0 " "Info: 5: + IC(3.270 ns) + CELL(3.236 ns) = 17.553 ns; Loc. = PIN_115; Fanout = 0; PIN Node = 'd\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.506 ns" { lpm_ram_io:inst1|datatri[6]~11 d[6] } "NODE_NAME" } } { "ram1.bdf" "" { Schematic "D:/文档/TIM/register/ram1.bdf" { { -40 536 712 -24 "d\[7..0\]" "" } { 144 400 441 160 "d\[7..0\]" "" } { 160 728 792 176 "d\[7..0\]" "" } { -48 416 536 -32 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.196 ns ( 29.60 % ) " "Info: Total cell delay = 5.196 ns ( 29.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.357 ns ( 70.40 % ) " "Info: Total interconnect delay = 12.357 ns ( 70.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.553 ns" { d[6] d~1 sw_pc_ar:inst|bus_reg[6]~13 lpm_ram_io:inst1|datatri[6]~11 d[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "17.553 ns" { d[6] {} d~1 {} sw_pc_ar:inst|bus_reg[6]~13 {} lpm_ram_io:inst1|datatri[6]~11 {} d[6] {} } { 0.000ns 0.000ns 7.996ns 1.091ns 3.270ns } { 0.000ns 0.944ns 0.650ns 0.366ns 3.236ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sw_pc_ar:inst\|ar\[7\] sw_bus clk_cdu -3.986 ns register " "Info: th for register \"sw_pc_ar:inst\|ar\[7\]\" (data pin = \"sw_bus\", clock pin = \"clk_cdu\") is -3.986 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu destination 2.771 ns + Longest register " "Info: + Longest clock path from clock \"clk_cdu\" to destination register is 2.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk_cdu 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "ram1.bdf" "" { Schematic "D:/文档/TIM/register/ram1.bdf" { { -104 64 232 -88 "clk_cdu" "" } { 128 144 232 144 "clk_cdu" "" } { 144 560 605 160 "clk_cdu" "" } { -112 232 280 -96 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk_cdu~clkctrl 2 COMB CLKCTRL_G6 41 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 41; COMB Node = 'clk_cdu~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "ram1.bdf" "" { Schematic "D:/文档/TIM/register/ram1.bdf" { { -104 64 232 -88 "clk_cdu" "" } { 128 144 232 144 "clk_cdu" "" } { 144 560 605 160 "clk_cdu" "" } { -112 232 280 -96 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.666 ns) 2.771 ns sw_pc_ar:inst\|ar\[7\] 3 REG LCFF_X13_Y1_N27 1 " "Info: 3: + IC(0.852 ns) + CELL(0.666 ns) = 2.771 ns; Loc. = LCFF_X13_Y1_N27; Fanout = 1; REG Node = 'sw_pc_ar:inst\|ar\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { clk_cdu~clkctrl sw_pc_ar:inst|ar[7] } "NODE_NAME" } } { "../pc/sw_pc_ar.vhd" "" { Text "D:/文档/TIM/pc/sw_pc_ar.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.09 % ) " "Info: Total cell delay = 1.776 ns ( 64.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 35.91 % ) " "Info: Total interconnect delay = 0.995 ns ( 35.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { clk_cdu clk_cdu~clkctrl sw_pc_ar:inst|ar[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} sw_pc_ar:inst|ar[7] {} } { 0.000ns 0.000ns 0.143ns 0.852ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../pc/sw_pc_ar.vhd" "" { Text "D:/文档/TIM/pc/sw_pc_ar.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.063 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.063 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns sw_bus 1 PIN PIN_57 18 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_57; Fanout = 18; PIN Node = 'sw_bus'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_bus } "NODE_NAME" } } { "ram1.bdf" "" { Schematic "D:/文档/TIM/register/ram1.bdf" { { -40 64 232 -24 "sw_bus" "" } { 192 144 232 208 "sw_bus" "" } { -48 232 280 -32 "sw_bus" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.815 ns) + CELL(0.206 ns) 6.955 ns sw_pc_ar:inst\|bus_reg\[7\]~11 2 COMB LCCOMB_X13_Y1_N26 3 " "Info: 2: + IC(5.815 ns) + CELL(0.206 ns) = 6.955 ns; Loc. = LCCOMB_X13_Y1_N26; Fanout = 3; COMB Node = 'sw_pc_ar:inst\|bus_reg\[7\]~11'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.021 ns" { sw_bus sw_pc_ar:inst|bus_reg[7]~11 } "NODE_NAME" } } { "../pc/sw_pc_ar.vhd" "" { Text "D:/文档/TIM/pc/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.063 ns sw_pc_ar:inst\|ar\[7\] 3 REG LCFF_X13_Y1_N27 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.063 ns; Loc. = LCFF_X13_Y1_N27; Fanout = 1; REG Node = 'sw_pc_ar:inst\|ar\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sw_pc_ar:inst|bus_reg[7]~11 sw_pc_ar:inst|ar[7] } "NODE_NAME" } } { "../pc/sw_pc_ar.vhd" "" { Text "D:/文档/TIM/pc/sw_pc_ar.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.248 ns ( 17.67 % ) " "Info: Total cell delay = 1.248 ns ( 17.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.815 ns ( 82.33 % ) " "Info: Total interconnect delay = 5.815 ns ( 82.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.063 ns" { sw_bus sw_pc_ar:inst|bus_reg[7]~11 sw_pc_ar:inst|ar[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.063 ns" { sw_bus {} sw_bus~combout {} sw_pc_ar:inst|bus_reg[7]~11 {} sw_pc_ar:inst|ar[7] {} } { 0.000ns 0.000ns 5.815ns 0.000ns } { 0.000ns 0.934ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { clk_cdu clk_cdu~clkctrl sw_pc_ar:inst|ar[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} sw_pc_ar:inst|ar[7] {} } { 0.000ns 0.000ns 0.143ns 0.852ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.063 ns" { sw_bus sw_pc_ar:inst|bus_reg[7]~11 sw_pc_ar:inst|ar[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.063 ns" { sw_bus {} sw_bus~combout {} sw_pc_ar:inst|bus_reg[7]~11 {} sw_pc_ar:inst|ar[7] {} } { 0.000ns 0.000ns 5.815ns 0.000ns } { 0.000ns 0.934ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 17 23:14:41 2019 " "Info: Processing ended: Sun Mar 17 23:14:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
