<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="pipelineCPU.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name=".prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name=".stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name=".xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALU_wrapper.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALU_wrapper.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ALU_wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ALU_wrapper.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_wrapper.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU_wrapper.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALU_wrapper.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALU_wrapper.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_wrapper_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_wrapper_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU_wrapper_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DEC_phase.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DEC_phase.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="DEC_phase.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DEC_phase.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DEC_phase.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="DEC_phase.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DEC_phase.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DEC_phase.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DEC_phase_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DEC_phase_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DEC_phase_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="EX_phase.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="EX_phase.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="EX_phase.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="EX_phase.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="EX_phase.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="EX_phase.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="EX_phase.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="EX_phase.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="EX_phase_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="EX_phase_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="EX_phase_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="IF_phase.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="IF_phase.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="IF_phase.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="IF_phase.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IF_phase.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="IF_phase.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="IF_phase.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="IF_phase.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="IF_phase_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="IF_phase_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="IF_phase_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="MEM_Instruction.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MEM_Instruction.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MEM_Instruction.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MEM_Instruction.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MEM_Instruction.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="MEM_Instruction.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MEM_Instruction.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="MEM_Instruction.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="MEM_Instruction.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="MEM_Instruction.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MEM_Instruction.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="MEM_Instruction.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MEM_Instruction.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MEM_Instruction.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="MEM_Instruction.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="MEM_Instruction.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="MEM_Instruction.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="MEM_Instruction.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MEM_Instruction.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MEM_Instruction_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="MEM_Instruction_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MEM_Instruction_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MEM_Instruction_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MEM_Instruction_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="MEM_Instruction_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MEM_Instruction_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MEM_Instruction_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="MEM_Instruction_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="MEM_Instruction_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MEM_Instruction_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MEM_Instruction_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="MEM_Instruction_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="MEM_Instruction_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MEM_Instruction_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="alu_Logic.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="alu_Logic.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="alu_Logic.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="alu_Logic.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_Logic.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu_Logic.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="alu_Logic.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="alu_Logic.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="alu_Logic_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="alu_Logic_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu_Logic_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="alu_Shift.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="alu_Shift.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="alu_Shift.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="alu_Shift.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_Shift.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu_Shift.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="alu_Shift.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="alu_Shift.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="alu_Shift_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_Shift_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="alu_Shift_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu_Shift_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="globalConst.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="globalConst.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="globalConst.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="register_file.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="register_file.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="register_file.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="register_file.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="register_file.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="register_file.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="register_file.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="register_file.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="register_file_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="register_file_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="register_file_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="sixteen_bits_adder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="sixteen_bits_adder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="sixteen_bits_adder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="sixteen_bits_adder.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sixteen_bits_adder.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="sixteen_bits_adder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="sixteen_bits_adder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="sixteen_bits_adder.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sixteen_bits_adder_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sixteen_bits_adder_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sixteen_bits_adder_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_ALU_wrapper_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_ALU_wrapper_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_DEC_phase_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_EX_phase_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_EX_phase_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_EX_phase_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_EX_phase_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_IF_phase_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_IF_phase_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_MEM_Instruction_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_MEM_Instruction_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_MEM_Instruction_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_MEM_Instruction_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_carry_look_ahead_block_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_carry_look_ahead_block_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_carry_look_ahead_block_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_carry_look_ahead_block_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_register_file_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_register_file_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_register_file_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_register_file_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1462167008" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1462167008">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462167614" xil_pn:in_ck="344712591890058226" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1462167614">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="src/ALU_wrapper.vhd"/>
      <outfile xil_pn:name="src/DEC_phase.vhd"/>
      <outfile xil_pn:name="src/EX_phase.vhd"/>
      <outfile xil_pn:name="src/IF_phase.vhd"/>
      <outfile xil_pn:name="src/MEM_Instruction.vhd"/>
      <outfile xil_pn:name="src/alu_Logic.vhd"/>
      <outfile xil_pn:name="src/alu_Shift.vhd"/>
      <outfile xil_pn:name="src/carry_look_ahead_block.vhd"/>
      <outfile xil_pn:name="src/fixedpoint_divider_module.vhd"/>
      <outfile xil_pn:name="src/fixedpoint_multiplier_module.vhd"/>
      <outfile xil_pn:name="src/four_bits_CLA_adder.vhd"/>
      <outfile xil_pn:name="src/globalConst.vhd"/>
      <outfile xil_pn:name="src/register_file.vhd"/>
      <outfile xil_pn:name="src/sixteen_bits_add_sub.vhd"/>
      <outfile xil_pn:name="src/sixteen_bits_adder.vhd"/>
      <outfile xil_pn:name="src/std_logic_textio.vhd"/>
      <outfile xil_pn:name="src/unsigned_fixedpoint_divider_module.vhd"/>
      <outfile xil_pn:name="tb/tb_ALU_wrapper.vhd"/>
      <outfile xil_pn:name="tb/tb_DEC_phase.vhd"/>
      <outfile xil_pn:name="tb/tb_EX_phase.vhd"/>
      <outfile xil_pn:name="tb/tb_IF_phase.vhd"/>
      <outfile xil_pn:name="tb/tb_MEM_Instruction.vhd"/>
      <outfile xil_pn:name="tb/tb_register_file.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1462167009" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7730689951342979339" xil_pn:start_ts="1462167009">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462167009" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1974388201019089047" xil_pn:start_ts="1462167009">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462167009" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3602477495204757353" xil_pn:start_ts="1462167009">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462167614" xil_pn:in_ck="344712591890058226" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1462167614">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="src/ALU_wrapper.vhd"/>
      <outfile xil_pn:name="src/DEC_phase.vhd"/>
      <outfile xil_pn:name="src/EX_phase.vhd"/>
      <outfile xil_pn:name="src/IF_phase.vhd"/>
      <outfile xil_pn:name="src/MEM_Instruction.vhd"/>
      <outfile xil_pn:name="src/alu_Logic.vhd"/>
      <outfile xil_pn:name="src/alu_Shift.vhd"/>
      <outfile xil_pn:name="src/carry_look_ahead_block.vhd"/>
      <outfile xil_pn:name="src/fixedpoint_divider_module.vhd"/>
      <outfile xil_pn:name="src/fixedpoint_multiplier_module.vhd"/>
      <outfile xil_pn:name="src/four_bits_CLA_adder.vhd"/>
      <outfile xil_pn:name="src/globalConst.vhd"/>
      <outfile xil_pn:name="src/register_file.vhd"/>
      <outfile xil_pn:name="src/sixteen_bits_add_sub.vhd"/>
      <outfile xil_pn:name="src/sixteen_bits_adder.vhd"/>
      <outfile xil_pn:name="src/std_logic_textio.vhd"/>
      <outfile xil_pn:name="src/unsigned_fixedpoint_divider_module.vhd"/>
      <outfile xil_pn:name="tb/tb_ALU_wrapper.vhd"/>
      <outfile xil_pn:name="tb/tb_DEC_phase.vhd"/>
      <outfile xil_pn:name="tb/tb_EX_phase.vhd"/>
      <outfile xil_pn:name="tb/tb_IF_phase.vhd"/>
      <outfile xil_pn:name="tb/tb_MEM_Instruction.vhd"/>
      <outfile xil_pn:name="tb/tb_register_file.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1462167617" xil_pn:in_ck="344712591890058226" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6974026619754998394" xil_pn:start_ts="1462167614">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_MEM_Instruction_beh.prj"/>
      <outfile xil_pn:name="tb_MEM_Instruction_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1462167618" xil_pn:in_ck="3319850855803980009" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-9114894195293733709" xil_pn:start_ts="1462167617">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_MEM_Instruction_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1462166956" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1462166956">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462166956" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-9096275414050954463" xil_pn:start_ts="1462166956">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462166956" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3602477495204757353" xil_pn:start_ts="1462166956">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462166956" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1462166956">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462166956" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1057062201957901693" xil_pn:start_ts="1462166956">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462166956" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1462166956">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462166956" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3803251264669643725" xil_pn:start_ts="1462166956">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462166976" xil_pn:in_ck="-6779122526250968952" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="8185414491412010864" xil_pn:start_ts="1462166956">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MEM_Instruction.lso"/>
      <outfile xil_pn:name="MEM_Instruction.ngc"/>
      <outfile xil_pn:name="MEM_Instruction.ngr"/>
      <outfile xil_pn:name="MEM_Instruction.prj"/>
      <outfile xil_pn:name="MEM_Instruction.stx"/>
      <outfile xil_pn:name="MEM_Instruction.syr"/>
      <outfile xil_pn:name="MEM_Instruction.xst"/>
      <outfile xil_pn:name="MEM_Instruction_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1462159600" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-4713027158268793512" xil_pn:start_ts="1462159599">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462159610" xil_pn:in_ck="8739091209489205346" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3316199762115185596" xil_pn:start_ts="1462159600">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1462159656" xil_pn:in_ck="1679401717644067111" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1462159610">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1462159714" xil_pn:in_ck="-1853013942653547584" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1462159656">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1462159794" xil_pn:in_ck="1679401717644066979" xil_pn:name="TRAN_fpgaFloorplanPostPAR" xil_pn:start_ts="1462159714">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1462159714" xil_pn:in_ck="1679401717644066979" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1462159691">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
