{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604075026009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604075026016 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 30 12:23:45 2020 " "Processing started: Fri Oct 30 12:23:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604075026016 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604075026016 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mejia_addi_Oct28 -c mejia_addi_Oct28 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mejia_addi_Oct28 -c mejia_addi_Oct28" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604075026016 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604075026296 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604075026296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_register32_oct28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_register32_oct28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_register32_Oct28-arch " "Found design unit 1: mejia_register32_Oct28-arch" {  } { { "mejia_register32_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_addi/mejia_register32_Oct28.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604075034813 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_register32_Oct28 " "Found entity 1: mejia_register32_Oct28" {  } { { "mejia_register32_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_addi/mejia_register32_Oct28.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604075034813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604075034813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_register16_oct28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_register16_oct28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_register16_Oct28-arch " "Found design unit 1: mejia_register16_Oct28-arch" {  } { { "mejia_register16_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_addi/mejia_register16_Oct28.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604075034814 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_register16_Oct28 " "Found entity 1: mejia_register16_Oct28" {  } { { "mejia_register16_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_addi/mejia_register16_Oct28.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604075034814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604075034814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_extend_oct28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_extend_oct28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_extend_Oct28-arch " "Found design unit 1: mejia_extend_Oct28-arch" {  } { { "mejia_extend_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_addi/mejia_extend_Oct28.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604075034815 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_extend_Oct28 " "Found entity 1: mejia_extend_Oct28" {  } { { "mejia_extend_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_addi/mejia_extend_Oct28.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604075034815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604075034815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_add_op_oct28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_add_op_oct28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_add_op_Oct28-arch " "Found design unit 1: mejia_add_op_Oct28-arch" {  } { { "mejia_add_op_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_addi/mejia_add_op_Oct28.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604075034816 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_add_op_Oct28 " "Found entity 1: mejia_add_op_Oct28" {  } { { "mejia_add_op_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_addi/mejia_add_op_Oct28.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604075034816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604075034816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_addi_oct28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_addi_oct28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_addi_Oct28-arch " "Found design unit 1: mejia_addi_Oct28-arch" {  } { { "mejia_addi_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_addi/mejia_addi_Oct28.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604075034817 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_addi_Oct28 " "Found entity 1: mejia_addi_Oct28" {  } { { "mejia_addi_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_addi/mejia_addi_Oct28.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604075034817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604075034817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_addi_oct28_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_addi_oct28_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_addi_Oct28_tb-arch_tb " "Found design unit 1: mejia_addi_Oct28_tb-arch_tb" {  } { { "mejia_addi_Oct28_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_addi/mejia_addi_Oct28_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604075034818 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_addi_Oct28_tb " "Found entity 1: mejia_addi_Oct28_tb" {  } { { "mejia_addi_Oct28_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_addi/mejia_addi_Oct28_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604075034818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604075034818 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mejia_addi_Oct28 " "Elaborating entity \"mejia_addi_Oct28\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604075034862 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cin mejia_addi_Oct28.vhd(47) " "VHDL Signal Declaration warning at mejia_addi_Oct28.vhd(47): used explicit default value for signal \"cin\" because signal was never assigned a value" {  } { { "mejia_addi_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_addi/mejia_addi_Oct28.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1604075034966 "|mejia_addi_Oct28"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout mejia_addi_Oct28.vhd(48) " "Verilog HDL or VHDL warning at mejia_addi_Oct28.vhd(48): object \"cout\" assigned a value but never read" {  } { { "mejia_addi_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_addi/mejia_addi_Oct28.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604075034967 "|mejia_addi_Oct28"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "32 16 mejia_addi_Oct28.vhd(64) " "VHDL expression error at mejia_addi_Oct28.vhd(64): expression has 32 elements, but must have 16 elements" {  } { { "mejia_addi_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assign_addi/mejia_addi_Oct28.vhd" 64 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1604075034968 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604075034968 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604075035093 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 30 12:23:55 2020 " "Processing ended: Fri Oct 30 12:23:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604075035093 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604075035093 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604075035093 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604075035093 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604075035701 ""}
