.SECTION "Hardware Definitions WLA-DX"
;*
;* Gameboy Hardware .DEFinitions
;*
;* Based on Jones' hardware.inc
;* And based on Carsten Sorensen's ideas.
;*
;* Rev 1.1 - 15-Jul-97 : Added .DEFine check
;* Rev 1.2 - 18-Jul-97 : Added revision check macro
;* Rev 1.3 - 19-Jul-97 : Modified for RGBASM V1.05
;* Rev 1.4 - 27-Jul-97 : Modified for new subroutine prefixes
;* Rev 1.5 - 15-Aug-97 : Added _HRAM, PAD, CART .DEFines
;*                     :  and Nintendo Logo
;* Rev 1.6 - 30-Nov-97 : Added rDIV, rTIMA, rTMA, & rTAC
;* Rev 1.7 - 31-Jan-98 : Added _SCRN0, _SCRN1
;* Rev 1.8 - 15-Feb-98 : Added rSB, rSC
;* Rev 1.9 - 16-Feb-98 : Converted I/O registers to $FFXX format
;* Rev 2.0 -           : Added GBC registers
;* Rev 2.1 -           : Added MBC5 & cart RAM enable/disable .DEFines
;* Rev 2.2 -           : Fixed NR42,NR43, & NR44ates
;* Rev 2.3 -           : Fixed incorrect _HRAMate
;* Rev 2.4 - 27-Apr-13 : Added some cart .DEFines (AntonioND)
;* Rev 2.5 - 03-May-15 : Fixed format (AntonioND)
;* Rev 2.6 - 09-Apr-16 : Added GBC OAM and cart .DEFines (AntonioND)
;* Rev 2.7 - 19-Jan-19 : Added rPCMXX (ISSOtm)
;* Rev 2.8 - 03-Feb-19 : Added audio registers flags (Ãlvaro Cuesta)
;* Rev 2.9 - 28-Feb-20 : Added utility rP1 constants
;* Rev 3.0 - 27-Aug-20 : Register ordering, byte-based sizes, OAM additions, general cleanup (Blitter Object)
;* Rev 4.0 - 03-May-21 : Updated to use RGBDS 0.5.0 syntax, changed IEF_LCDC to IEF_STAT (Eievui)
;*           14-Mar-24 : Updated by Bofner for use with WLA-DX assembler

; If all of these are already .DEFined, don't do it again.
.IFNDEF HARDWARE_INC
.DEF HARDWARE_INC 1

.IFNDEF BANK_SETUP
.DEF BANK_SETUP 1
;==============================================================
; WLA-DX banking setup (May need to change to suit your needs)
;==============================================================
.MEMORYMAP
	SLOTSIZE $4000
	SLOT 0 $0000
	SLOT 1 $4000
	DEFAULTSLOT 0
.ENDME
.ROMBANKMAP
	BANKSTOTAL 2
	BANKSIZE $4000
	BANKS 2
.ENDRO
.ENDIF

.IFNDEF GB_HEADER
.DEF GB_HEADER 1
;==============================================================
; Game Boy Header (Change depending on your project)
;==============================================================
/*
.GBHEADER
    NAME "TANKBOMBPANIC"  ; identical to a freestanding .NAME.
    LICENSEECODEOLD $34   ; identical to a freestanding .LICENSEECODEOLD.
    LICENSEECODENEW "HI"  ; identical to a freestanding .LICENSEECODENEW.
    CARTRIDGETYPE $00     ; identical to a freestanding .CARTRIDGETYPE.
    RAMSIZE $09           ; identical to a freestanding .RAMSIZE.
    ROMSIZE               ; identical to a freestanding .ROMSIZE.
    COUNTRYCODE $01       ; identical to a freestanding .COUNTRYCODE/DESTINATIONCODE.
    DESTINATIONCODE $01   ; identical to a freestanding .DESTINATIONCODE/COUNTRYCODE.
    NINTENDOLOGO          ; identical to a freestanding .NINTENDOLOGO.
    VERSION $01           ; identical to a freestanding .VERSION.
    ROMDMG                ; identical to a freestanding .ROMDMG.
                          ; Alternatively, ROMGBC or ROMGBCONLY can be used
.ENDGB
*/
.GBHEADER
	NAME "GB HEADER"
	CARTRIDGETYPE $00
	RAMSIZE $00
.ENDGB
.NINTENDOLOGO
.ENDIF

;==============================================================
; Definitions
;==============================================================
.DEF _VRAM        $8000 ; $8000->$9FFF
.DEF _VRAM8000    _VRAM
.DEF _VRAM8800    _VRAM+$800
.DEF _VRAM9000    _VRAM+$1000
.DEF _SCRN0       $9800 ; $9800->$9BFF
.DEF _SCRN1       $9C00 ; $9C00->$9FFF
.DEF _SRAM        $A000 ; $A000->$BFFF
.DEF _RAM         $C000 ; $C000->$CFFF / $C000->$DFFF
.DEF _RAMBANK     $D000 ; $D000->$DFFF
.DEF _OAMRAM      $FE00 ; $FE00->$FE9F
.DEF _IO          $FF00 ; $FF00->$FF7F,$FFFF
.DEF _AUD3WAVERAM $FF30 ; $FF30->$FF3F
.DEF _HRAM        $FF80 ; $FF80->$FFFE

; *** MBC5ates ***

.DEF rRAMG        $0000 ; $0000->$1fff
.DEF rROMB0       $2000 ; $2000->$2fff
.DEF rROMB1       $3000 ; $3000->$3fff - If more than 256 ROM banks are present.
.DEF rRAMB        $4000 ; $4000->$5fff - Bit 3 enables rumble (if present)


;***************************************************************************
;*
;* Custom registers
;*
;***************************************************************************

; --
; -- P1 ($FF00)
; -- Register for reading joy pad info. (R/W)
; --
.DEF rP1 $FF00

.DEF P1F_5 %00100000 ; P15 out port, set to 0 to get buttons
.DEF P1F_4 %00010000 ; P14 out port, set to 0 to get dpad
.DEF P1F_3 %00001000 ; P13 in port
.DEF P1F_2 %00000100 ; P12 in port
.DEF P1F_1 %00000010 ; P11 in port
.DEF P1F_0 %00000001 ; P10 in port

.DEF P1F_GET_DPAD P1F_5
.DEF P1F_GET_BTN  P1F_4
.DEF P1F_GET_NONE P1F_4 | P1F_5


; --
; -- SB ($FF01)
; -- Serial Transfer Data (R/W)
; --
.DEF rSB $FF01


; --
; -- SC ($FF02)
; -- Serial I/O Control (R/W)
; --
.DEF rSC $FF02


; --
; -- DIV ($FF04)
; -- Divider register (R/W)
; --
.DEF rDIV $FF04


; --
; -- TIMA ($FF05)
; -- Timer counter (R/W)
; --
.DEF rTIMA $FF05


; --
; -- TMA ($FF06)
; -- Timer modulo (R/W)
; --
.DEF rTMA $FF06


; --
; -- TAC ($FF07)
; -- Timer control (R/W)
; --
.DEF rTAC $FF07

.DEF TACF_START  %00000100
.DEF TACF_STOP   %00000000
.DEF TACF_4KHZ   %00000000
.DEF TACF_16KHZ  %00000011
.DEF TACF_65KHZ  %00000010
.DEF TACF_262KHZ %00000001


; --
; -- IF ($FF0F)
; -- Interrupt Flag (R/W)
; --
.DEF rIF $FF0F


; --
; -- AUD1SWEEP/NR10 ($FF10)
; -- Sweep register (R/W)
; --
; -- Bit 6-4 - Sweep Time
; -- Bit 3   - Sweep Increase/Decrease
; --           0: Addition    (fency increases???)
; --           1: Subtraction (fency increases???)
; -- Bit 2-0 - Number of sweep shift (# 0-7)
; -- Sweep Time: (n*7.8ms)
; --
.DEF rNR10 $FF10
.DEF rAUD1SWEEP rNR10

.DEF AUD1SWEEP_UP   %00000000
.DEF AUD1SWEEP_DOWN %00001000


; --
; -- AUD1LEN/NR11 ($FF11)
; -- Sound length/Wave pattern duty (R/W)
; --
; -- Bit 7-6 - Wave Pattern Duty (00:12.5% 01:25% 10:50% 11:75%)
; -- Bit 5-0 - Sound length data (# 0-63)
; --
.DEF rNR11 $FF11
.DEF rAUD1LEN rNR11


; --
; -- AUD1ENV/NR12 ($FF12)
; -- Envelope (R/W)
; --
; -- Bit 7-4 - Initial value of envelope
; -- Bit 3   - Envelope UP/DOWN
; --           0: Decrease
; --           1: Range of increase
; -- Bit 2-0 - Number of envelope sweep (# 0-7)
; --
.DEF rNR12 $FF12
.DEF rAUD1ENV rNR12


; --
; -- AUD1LOW/NR13 ($FF13)
; -- Fency low byte (W)
; --
.DEF rNR13 $FF13
.DEF rAUD1LOW rNR13


; --
; -- AUD1HIGH/NR14 ($FF14)
; -- Fency high byte (W)
; --
; -- Bit 7   - Initial (when set, sound restarts)
; -- Bit 6   - Counter/consecutive selection
; -- Bit 2-0 - Fency's higher 3 bits
; --
.DEF rNR14 $FF14
.DEF rAUD1HIGH rNR14


; --
; -- AUD2LEN/NR21 ($FF16)
; -- Sound Length; Wave Pattern Duty (R/W)
; --
; -- see AUD1LEN for info
; --
.DEF rNR21 $FF16
.DEF rAUD2LEN rNR21


; --
; -- AUD2ENV/NR22 ($FF17)
; -- Envelope (R/W)
; --
; -- see AUD1ENV for info
; --
.DEF rNR22 $FF17
.DEF rAUD2ENV rNR22


; --
; -- AUD2LOW/NR23 ($FF18)
; -- Fency low byte (W)
; --
.DEF rNR23 $FF18
.DEF rAUD2LOW rNR23


; --
; -- AUD2HIGH/NR24 ($FF19)
; -- Fency high byte (W)
; --
; -- see AUD1HIGH for info
; --
.DEF rNR24 $FF19
.DEF rAUD2HIGH rNR24


; --
; -- AUD3ENA/NR30 ($FF1A)
; -- Sound on/off (R/W)
; --
; -- Bit 7   - Sound ON/OFF (1=ON,0=OFF)
; --
.DEF rNR30 $FF1A
.DEF rAUD3ENA rNR30


; --
; -- AUD3LEN/NR31 ($FF1B)
; -- Sound length (R/W)
; --
; -- Bit 7-0 - Sound length
; --
.DEF rNR31 $FF1B
.DEF rAUD3LEN rNR31


; --
; -- AUD3LEVEL/NR32 ($FF1C)
; -- Select output level
; --
; -- Bit 6-5 - Select output level
; --           00: 0/1 (mute)
; --           01: 1/1
; --           10: 1/2
; --           11: 1/4
; --
.DEF rNR32 $FF1C
.DEF rAUD3LEVEL rNR32


; --
; -- AUD3LOW/NR33 ($FF1D)
; -- Fency low byte (W)
; --
; -- see AUD1LOW for info
; --
.DEF rNR33 $FF1D
.DEF rAUD3LOW rNR33


; --
; -- AUD3HIGH/NR34 ($FF1E)
; -- Fency high byte (W)
; --
; -- see AUD1HIGH for info
; --
.DEF rNR34 $FF1E
.DEF rAUD3HIGH rNR34


; --
; -- AUD4LEN/NR41 ($FF20)
; -- Sound length (R/W)
; --
; -- Bit 5-0 - Sound length data (# 0-63)
; --
.DEF rNR41 $FF20
.DEF rAUD4LEN rNR41


; --
; -- AUD4ENV/NR42 ($FF21)
; -- Envelope (R/W)
; --
; -- see AUD1ENV for info
; --
.DEF rNR42 $FF21
.DEF rAUD4ENV rNR42


; --
; -- AUD4POLY/NR43 ($FF22)
; -- Polynomial counter (R/W)
; --
; -- Bit 7-4 - Selection of the shift clock fency of the (scf)
; --           polynomial counter (0000-1101)
; --           freq=drf*1/2^scf (not sure)
; -- Bit 3 -   Selection of the polynomial counter's step
; --           0: 15 steps
; --           1: 7 steps
; -- Bit 2-0 - Selection of the dividing ratio of fencies (drf)
; --           000: f/4   001: f/8   010: f/16  011: f/24
; --           100: f/32  101: f/40  110: f/48  111: f/56  (f=4.194304 Mhz)
; --
.DEF rNR43 $FF22
.DEF rAUD4POLY rNR43


; --
; -- AUD4GO/NR44 ($FF23)
; --
; -- Bit 7 -   Inital
; -- Bit 6 -   Counter/consecutive selection
; --
.DEF rNR44 $FF23
.DEF rAUD4GO rNR44


; --
; -- AUDVOL/NR50 ($FF24)
; -- Channel control / ON-OFF / Volume (R/W)
; --
; -- Bit 7   - Vin->SO2 ON/OFF (Vin??)
; -- Bit 6-4 - SO2 output level (volume) (# 0-7)
; -- Bit 3   - Vin->SO1 ON/OFF (Vin??)
; -- Bit 2-0 - SO1 output level (volume) (# 0-7)
; --
.DEF rNR50 $FF24
.DEF rAUDVOL rNR50

.DEF AUDVOL_VIN_LEFT  %10000000 ; SO2
.DEF AUDVOL_VIN_RIGHT %00001000 ; SO1


; --
; -- AUDTERM/NR51 ($FF25)
; -- Selection of Sound output terminal (R/W)
; --
; -- Bit 7   - Output sound 4 to SO2 terminal
; -- Bit 6   - Output sound 3 to SO2 terminal
; -- Bit 5   - Output sound 2 to SO2 terminal
; -- Bit 4   - Output sound 1 to SO2 terminal
; -- Bit 3   - Output sound 4 to SO1 terminal
; -- Bit 2   - Output sound 3 to SO1 terminal
; -- Bit 1   - Output sound 2 to SO1 terminal
; -- Bit 0   - Output sound 0 to SO1 terminal
; --
.DEF rNR51 $FF25
.DEF rAUDTERM rNR51

; SO2
.DEF AUDTERM_4_LEFT  %10000000
.DEF AUDTERM_3_LEFT  %01000000
.DEF AUDTERM_2_LEFT  %00100000
.DEF AUDTERM_1_LEFT  %00010000
; SO1
.DEF AUDTERM_4_RIGHT %00001000
.DEF AUDTERM_3_RIGHT %00000100
.DEF AUDTERM_2_RIGHT %00000010
.DEF AUDTERM_1_RIGHT %00000001


; --
; -- AUDENA/NR52 ($FF26)
; -- Sound on/off (R/W)
; --
; -- Bit 7   - All sound on/off (sets all audio regs to 0!)
; -- Bit 3   - Sound 4 ON flag (read only)
; -- Bit 2   - Sound 3 ON flag (read only)
; -- Bit 1   - Sound 2 ON flag (read only)
; -- Bit 0   - Sound 1 ON flag (read only)
; --
.DEF rNR52 $FF26
.DEF rAUDENA rNR52

.DEF AUDENA_ON    %10000000
.DEF AUDENA_OFF   %00000000  ; sets all audio regs to 0!


; --
; -- LCDC ($FF40)
; -- LCD Control (R/W)
; --
.DEF rLCDC $FF40

.DEF LCDCF_OFF     %00000000 ; LCD Control Operation
.DEF LCDCF_ON      %10000000 ; LCD Control Operation
.DEF LCDCF_WIN9800 %00000000 ; Window Tile Map Display Select
.DEF LCDCF_WIN9C00 %01000000 ; Window Tile Map Display Select
.DEF LCDCF_WINOFF  %00000000 ; Window Display
.DEF LCDCF_WINON   %00100000 ; Window Display
.DEF LCDCF_BG8800  %00000000 ; BG & Window Tile Data Select
.DEF LCDCF_BG8000  %00010000 ; BG & Window Tile Data Select
.DEF LCDCF_BG9800  %00000000 ; BG Tile Map Display Select
.DEF LCDCF_BG9C00  %00001000 ; BG Tile Map Display Select
.DEF LCDCF_OBJ8    %00000000 ; OBJ Construction
.DEF LCDCF_OBJ16   %00000100 ; OBJ Construction
.DEF LCDCF_OBJOFF  %00000000 ; OBJ Display
.DEF LCDCF_OBJON   %00000010 ; OBJ Display
.DEF LCDCF_BGOFF   %00000000 ; BG Display
.DEF LCDCF_BGON    %00000001 ; BG Display
; "Window Character Data Select" follows BG


; --
; -- STAT ($FF41)
; -- LCDC Status   (R/W)
; --
.DEF rSTAT $FF41

.DEF STATF_LYC      %01000000 ; LYC=LY Coincidence (Selectable)
.DEF STATF_MODE10   %00100000 ; Mode 10
.DEF STATF_MODE01   %00010000 ; Mode 01 (V-Blank)
.DEF STATF_MODE00   %00001000 ; Mode 00 (H-Blank)
.DEF STATF_LYCF     %00000100 ; Coincidence Flag
.DEF STATF_HBL      %00000000 ; H-Blank
.DEF STATF_VBL      %00000001 ; V-Blank
.DEF STATF_OAM      %00000010 ; OAM-RAM is used by system
.DEF STATF_LCD      %00000011 ; Both OAM and VRAM used by system
.DEF STATF_BUSY     %00000010 ; When set, VRAM access is unsafe


; --
; -- SCY ($FF42)
; -- Scroll Y (R/W)
; --
.DEF rSCY $FF42

;LCD Display Width in tiles
.DEF LCD_WIDTH      $14
;LCD distance to start of next line
.DEF LCD_NEXT_LINE  $0C


; --
; -- SCX ($FF43)
; -- Scroll X (R/W)
; --
.DEF rSCX $FF43


; --
; -- LY ($FF44)
; -- LCDC Y-Coordinate (R)
; --
; -- Values range from 0->153. 144->153 is the VBlank period.
; --
.DEF rLY $FF44


; --
; -- LYC ($FF45)
; -- LY Compare (R/W)
; --
; -- When LY==LYC, STATF_LYCF will be set in STAT
; --
.DEF rLYC $FF45


; --
; -- DMA ($FF46)
; -- DMA Transfer and Start Address (W)
; --
.DEF rDMA $FF46


; --
; -- BGP ($FF47)
; -- BG Palette Data (W)
; --
; -- Bit 7-6 - Intensity for %11
; -- Bit 5-4 - Intensity for %10
; -- Bit 3-2 - Intensity for %01
; -- Bit 1-0 - Intensity for %00    BG Color
; --
.DEF rBGP $FF47


; --
; -- OBP0 ($FF48)
; -- Object Palette 0 Data (W)
; --
; -- See BGP for info
; --
.DEF rOBP0 $FF48


; --
; -- OBP1 ($FF49)
; -- Object Palette 1 Data (W)
; --
; -- See BGP for info
; --
.DEF rOBP1 $FF49


; --
; -- WY ($FF4A)
; -- Window Y Position (R/W)
; --
; -- 0 <= WY <= 143
; -- When WY = 0, the window is displayed from the top edge of the LCD screen.
; --
.DEF rWY $FF4A


; --
; -- WX ($FF4B)
; -- Window X Position (R/W)
; --
; -- 7 <= WX <= 166
; -- When WX = 7, the window is displayed from the left edge of the LCD screen.
; -- Values of 0-6 and 166 are unreliable due to hardware bugs.
; --
.DEF rWX $FF4B


; --
; -- SPEED ($FF4D)
; -- Select CPU Speed (R/W)
; --
.DEF rKEY1 $FF4D
.DEF rSPD  rKEY1

.DEF KEY1F_DBLSPEED %10000000 ; 0=Normal Speed, 1=Double Speed (R)
.DEF KEY1F_PREPARE  %00000001 ; 0=No, 1=Prepare (R/W)


; --
; -- VBK ($FF4F)
; -- Select Video RAM Bank (R/W)
; --
; -- Bit 0 - Bank Specification (0: Specify Bank 0; 1: Specify Bank 1)
; --
.DEF rVBK $FF4F


; --
; -- HDMA1 ($FF51)
; -- High byte for Horizontal Blanking/General Purpose DMA source address (W)
; -- CGB Mode Only
; --
.DEF rHDMA1 $FF51


; --
; -- HDMA2 ($FF52)
; -- Low byte for Horizontal Blanking/General Purpose DMA source address (W)
; -- CGB Mode Only
; --
.DEF rHDMA2 $FF52


; --
; -- HDMA3 ($FF53)
; -- High byte for Horizontal Blanking/General Purpose DMA destination address (W)
; -- CGB Mode Only
; --
.DEF rHDMA3 $FF53


; --
; -- HDMA4 ($FF54)
; -- Low byte for Horizontal Blanking/General Purpose DMA destination address (W)
; -- CGB Mode Only
; --
.DEF rHDMA4 $FF54


; --
; -- HDMA5 ($FF55)
; -- Transfer length (in tiles minus 1)/mode/start for Horizontal Blanking, General Purpose DMA (R/W)
; -- CGB Mode Only
; --
.DEF rHDMA5 $FF55

.DEF HDMA5F_MODE_GP  %00000000 ; General Purpose DMA (W)
.DEF HDMA5F_MODE_HBL %10000000 ; HBlank DMA (W)

; -- Once DMA has started, use HDMA5F_BUSY to check when the transfer is complete
.DEF HDMA5F_BUSY %10000000 ; 0=Busy (DMA still in progress), 1=Transfer complete (R)


; --
; -- RP ($FF56)
; -- Infrared Communications Port (R/W)
; -- CGB Mode Only
; --
.DEF rRP $FF56

.DEF RPF_ENREAD   %11000000
.DEF RPF_DATAIN   %00000010 ; 0=Receiving IR Signal, 1=Normal
.DEF RPF_WRITE_HI %00000001
.DEF RPF_WRITE_LO %00000000


; --
; -- BCPS ($FF68)
; -- Background Color Palette Specification (R/W)
; --
.DEF rBCPS $FF68

.DEF BCPSF_AUTOINC %10000000 ; Auto Increment (0=Disabled, 1=Increment after Writing)


; --
; -- BCPD ($FF69)
; -- Background Color Palette Data (R/W)
; --
.DEF rBCPD $FF69


; --
; -- OCPS ($FF6A)
; -- Object Color Palette Specification (R/W)
; --
.DEF rOCPS $FF6A

.DEF OCPSF_AUTOINC %10000000 ; Auto Increment (0=Disabled, 1=Increment after Writing)


; --
; -- OCPD ($FF6B)
; -- Object Color Palette Data (R/W)
; --
.DEF rOCPD $FF6B


; --
; -- SMBK/SVBK ($FF70)
; -- Select Main RAM Bank (R/W)
; --
; -- Bit 2-0 - Bank Specification (0,1: Specify Bank 1; 2-7: Specify Banks 2-7)
; --
.DEF rSVBK $FF70
.DEF rSMBK rSVBK


; --
; -- PCM12 ($FF76)
; -- Sound channel 1&2 PCM amplitude (R)
; --
; -- Bit 7-4 - Copy of sound channel 2's PCM amplitude
; -- Bit 3-0 - Copy of sound channel 1's PCM amplitude
; --
.DEF rPCM12 $FF76


; --
; -- PCM34 ($FF77)
; -- Sound channel 3&4 PCM amplitude (R)
; --
; -- Bit 7-4 - Copy of sound channel 4's PCM amplitude
; -- Bit 3-0 - Copy of sound channel 3's PCM amplitude
; --
.DEF rPCM34 $FF77


; --
; -- IE ($FFFF)
; -- Interrupt Enable (R/W)
; --
.DEF rIE $FFFF

.DEF IEF_HILO   %00010000 ; Transition from High to Low of Pin number P10-P13
.DEF IEF_SERIAL %00001000 ; Serial I/O transfer end
.DEF IEF_TIMER  %00000100 ; Timer Overflow
.DEF IEF_STAT   %00000010 ; STAT
.DEF IEF_VBLANK %00000001 ; V-Blank


;***************************************************************************
;*
;* Flags common to multiple sound channels
;*
;***************************************************************************

; --
; -- Square wave duty cycle
; --
; -- Can be used with AUD1LEN and AUD2LEN
; -- See AUD1LEN for more info
; --
.DEF AUDLEN_DUTY_12_5    %00000000 ; 12.5%
.DEF AUDLEN_DUTY_25      %01000000 ; 25%
.DEF AUDLEN_DUTY_50      %10000000 ; 50%
.DEF AUDLEN_DUTY_75      %11000000 ; 75%


; --
; -- Audio envelope flags
; --
; -- Can be used with AUD1ENV, AUD2ENV, AUD4ENV
; -- See AUD1ENV for more info
; --
.DEF AUDENV_UP           %00001000
.DEF AUDENV_DOWN         %00000000


; --
; -- Audio trigger flags
; --
; -- Can be used with AUD1HIGH, AUD2HIGH, AUD3HIGH
; -- See AUD1HIGH for more info
; --

.DEF AUDHIGH_RESTART     %10000000
.DEF AUDHIGH_LENGTH_ON   %01000000
.DEF AUDHIGH_LENGTH_OFF  %00000000


;***************************************************************************
;*
;* CPU values on bootup (a=type, b=qualifier)
;*
;***************************************************************************

.DEF BOOTUP_A_DMG    $01 ; Dot Matrix Game
.DEF BOOTUP_A_CGB    $11 ; Color GameBoy
.DEF BOOTUP_A_MGB    $FF ; Mini GameBoy (Pocket GameBoy)

; if a=BOOTUP_A_CGB, bit 0 in b can be checked to determine if real CGB or
; other system running in GBC mode
.DEF BOOTUP_B_CGB    %00000000
.DEF BOOTUP_B_AGB    %00000001   ; GBA, GBA SP, Game Boy Player, or New GBA SP


;***************************************************************************
;*
;* Cart related
;*
;***************************************************************************

; $0143 Color GameBoy compatibility code
.DEF CART_COMPATIBLE_DMG     $00
.DEF CART_COMPATIBLE_DMG_GBC $80
.DEF CART_COMPATIBLE_GBC     $C0

; $0146 GameBoy/Super GameBoy indicator
.DEF CART_INDICATOR_GB       $00
.DEF CART_INDICATOR_SGB      $03

; $0147 Cartridge type
.DEF CART_ROM                     $00
.DEF CART_ROM_MBC1                $01
.DEF CART_ROM_MBC1_RAM            $02
.DEF CART_ROM_MBC1_RAM_BAT        $03
.DEF CART_ROM_MBC2                $05
.DEF CART_ROM_MBC2_BAT            $06
.DEF CART_ROM_RAM                 $08
.DEF CART_ROM_RAM_BAT             $09
.DEF CART_ROM_MMM01               $0B
.DEF CART_ROM_MMM01_RAM           $0C
.DEF CART_ROM_MMM01_RAM_BAT       $0D
.DEF CART_ROM_MBC3_BAT_RTC        $0F
.DEF CART_ROM_MBC3_RAM_BAT_RTC    $10
.DEF CART_ROM_MBC3                $11
.DEF CART_ROM_MBC3_RAM            $12
.DEF CART_ROM_MBC3_RAM_BAT        $13
.DEF CART_ROM_MBC5                $19
.DEF CART_ROM_MBC5_BAT            $1A
.DEF CART_ROM_MBC5_RAM_BAT        $1B
.DEF CART_ROM_MBC5_RUMBLE         $1C
.DEF CART_ROM_MBC5_RAM_RUMBLE     $1D
.DEF CART_ROM_MBC5_RAM_BAT_RUMBLE $1E
.DEF CART_ROM_MBC7_RAM_BAT_GYRO   $22
.DEF CART_ROM_POCKET_CAMERA       $FC
.DEF CART_ROM_BANDAI_TAMA5        $FD
.DEF CART_ROM_HUDSON_HUC3         $FE
.DEF CART_ROM_HUDSON_HUC1         $FF

; $0148 ROM size
; these are kilobytes
.DEF CART_ROM_32KB   $00 ; 2 banks
.DEF CART_ROM_64KB   $01 ; 4 banks
.DEF CART_ROM_128KB  $02 ; 8 banks
.DEF CART_ROM_256KB  $03 ; 16 banks
.DEF CART_ROM_512KB  $04 ; 32 banks
.DEF CART_ROM_1024KB $05 ; 64 banks
.DEF CART_ROM_2048KB $06 ; 128 banks
.DEF CART_ROM_4096KB $07 ; 256 banks
.DEF CART_ROM_8192KB $08 ; 512 banks
.DEF CART_ROM_1152KB $52 ; 72 banks
.DEF CART_ROM_1280KB $53 ; 80 banks
.DEF CART_ROM_1536KB $54 ; 96 banks

; $0149 SRAM size
; these are kilobytes
.DEF CART_SRAM_NONE  0
.DEF CART_SRAM_2KB   1 ; 1 incomplete bank
.DEF CART_SRAM_8KB   2 ; 1 bank
.DEF CART_SRAM_32KB  3 ; 4 banks
.DEF CART_SRAM_128KB 4 ; 16 banks

.DEF CART_SRAM_ENABLE  $0A
.DEF CART_SRAM_DISABLE $00

; $014A Destination code
.DEF CART_DEST_JAPANESE     $00
.DEF CART_DEST_NON_JAPANESE $01


;***************************************************************************
;*
;* Keypad related
;*
;***************************************************************************

.DEF PADF_DOWN   $80
.DEF PADF_UP     $40
.DEF PADF_LEFT   $20
.DEF PADF_RIGHT  $10
.DEF PADF_START  $08
.DEF PADF_SELECT $04
.DEF PADF_B      $02
.DEF PADF_A      $01

.DEF PADB_DOWN   $7
.DEF PADB_UP     $6
.DEF PADB_LEFT   $5
.DEF PADB_RIGHT  $4
.DEF PADB_START  $3
.DEF PADB_SELECT $2
.DEF PADB_B      $1
.DEF PADB_A      $0


;***************************************************************************
;*
;* Screen related
;*
;***************************************************************************

.DEF SCRN_X    160 ; Width of screen in pixels
.DEF SCRN_Y    144 ; Height of screen in pixels
.DEF SCRN_X_B  20  ; Width of screen in bytes
.DEF SCRN_Y_B  18  ; Height of screen in bytes

.DEF SCRN_VX   256 ; Virtual width of screen in pixels
.DEF SCRN_VY   256 ; Virtual height of screen in pixels
.DEF SCRN_VX_B 32  ; Virtual width of screen in bytes
.DEF SCRN_VY_B 32  ; Virtual height of screen in bytes


;***************************************************************************
;*
;* OAM related
;*
;***************************************************************************

; OAM attributes
; each entry in OAM RAM is 4 bytes (sizeof_OAM_ATTRS)
.STRUCT "OAMEntryStructure"
    yPos                db  ; y pos
    xPos                db  ; x pos
    tileID              db  ; tile id
    flags               db  ; flags (see below)
.ENDST

.DEF OAM_COUNT           40  ; number of OAM entries in OAM RAM

; flags
.DEF OAMF_PRI        %10000000 ; Priority
.DEF OAMF_YFLIP      %01000000 ; Y flip
.DEF OAMF_XFLIP      %00100000 ; X flip
.DEF OAMF_PAL0       %00000000 ; Palette number; 0,1 (DMG)
.DEF OAMF_PAL1       %00010000 ; Palette number; 0,1 (DMG)
.DEF OAMF_BANK0      %00000000 ; Bank number; 0,1 (GBC)
.DEF OAMF_BANK1      %00001000 ; Bank number; 0,1 (GBC)

.DEF OAMF_PALMASK    %00000111 ; Palette (GBC)

.DEF OAMB_PRI        7 ; Priority
.DEF OAMB_YFLIP      6 ; Y flip
.DEF OAMB_XFLIP      5 ; X flip
.DEF OAMB_PAL1       4 ; Palette number; 0,1 (DMG)
.DEF OAMB_BANK1      3 ; Bank number; 0,1 (GBC)

.DEF IEF_LCDC   %00000010 ; LCDC (see STAT)

.ENDIF ;HARDWARE_INC 


.ENDS

