library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity seg is
	port (clk: in std_logic;
			selectSeg: out std_logic_vector(5 downto 0),
			displayNumber: out std_logic_vector( 7 down to 0))
end seg;


architecture rtl of seg is 

begin 
		process(clk)
		begin 
		
		if(clk'event and clk = '0') then 
			
			selectSeg <= "000001";
			displayNumber <= "00001111";
		end if 
		
		end process 
		
end rtl;