============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     shaka
   Run Date =   Sun Mar  5 01:10:14 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(37)
HDL-1007 : undeclared symbol 'fifo_out', assumed default net type 'wire' in ../../../Src/top.v(47)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(48)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../Src/top.v(49)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(57)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../Src/top.v(63)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(64)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(77)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(79)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(94)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'data_in', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(115)
HDL-1007 : undeclared symbol 'data_out', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(116)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(120)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(121)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 6 view nodes, 34 trigger nets, 34 data nets.
KIT-1004 : Chipwatcher code = 0110110000001001
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.56362/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=6,BUS_DIN_NUM=34,BUS_CTRL_NUM=92,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001,32'sb0100001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010,32'sb01010110}) in C:/Anlogic/TD5.6.56362/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=114) in C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=114) in C:/Anlogic/TD5.6.56362/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.56362/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=6,BUS_DIN_NUM=34,BUS_CTRL_NUM=92,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001,32'sb0100001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010,32'sb01010110}) in C:/Anlogic/TD5.6.56362/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=34,BUS_CTRL_NUM=92,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001,32'sb0100001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010,32'sb01010110}) in C:/Anlogic/TD5.6.56362/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=6,BUS_DIN_NUM=34,BUS_CTRL_NUM=92,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001,32'sb0100001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010,32'sb01010110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=114)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=114)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=6,BUS_DIN_NUM=34,BUS_CTRL_NUM=92,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001,32'sb0100001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010,32'sb01010110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=34,BUS_CTRL_NUM=92,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001,32'sb0100001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010,32'sb01010110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 2072/28 useful/useless nets, 1161/4 useful/useless insts
SYN-1016 : Merged 33 instances.
SYN-1032 : 1776/4 useful/useless nets, 1563/4 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1760/16 useful/useless nets, 1551/12 useful/useless insts
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 1, 397 better
SYN-1014 : Optimize round 2
SYN-1032 : 1447/60 useful/useless nets, 1238/64 useful/useless insts
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.119027s wall, 1.015625s user + 0.062500s system = 1.078125s CPU (96.3%)

RUN-1004 : used memory is 141 MB, reserved memory is 108 MB, peak memory is 142 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1459/119 useful/useless nets, 1265/38 useful/useless insts
SYN-1016 : Merged 10 instances.
SYN-2571 : Optimize after map_dsp, round 1, 167 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 66 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 1912/21 useful/useless nets, 1718/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 6998, tnet num: 1912, tinst num: 1717, tnode num: 8928, tedge num: 10492.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1912 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 215 (3.53), #lev = 6 (1.90)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 214 (3.52), #lev = 6 (2.00)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 511 instances into 214 LUTs, name keeping = 77%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 360 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 116 adder to BLE ...
SYN-4008 : Packed 116 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.005829s wall, 0.968750s user + 0.031250s system = 1.000000s CPU (99.4%)

RUN-1004 : used memory is 146 MB, reserved memory is 112 MB, peak memory is 159 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.305223s wall, 2.062500s user + 0.109375s system = 2.171875s CPU (94.2%)

RUN-1004 : used memory is 146 MB, reserved memory is 112 MB, peak memory is 159 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-4036 : The kept net key1_dup_3 is useless
SYN-5055 WARNING: The kept net type/uart_data[7] will be merged to another kept net rx/data_rx[7]
SYN-5055 WARNING: The kept net type/uart_data[6] will be merged to another kept net rx/data_rx[6]
SYN-5055 WARNING: The kept net type/uart_data[5] will be merged to another kept net rx/data_rx[5]
SYN-5055 WARNING: The kept net type/uart_data[4] will be merged to another kept net rx/data_rx[4]
SYN-5055 WARNING: The kept net type/uart_data[3] will be merged to another kept net rx/data_rx[3]
SYN-5055 WARNING: The kept net type/uart_data[2] will be merged to another kept net rx/data_rx[2]
SYN-5055 WARNING: The kept net type/uart_data[1] will be merged to another kept net rx/data_rx[1]
SYN-5055 WARNING: The kept net type/uart_data[0] will be merged to another kept net rx/data_rx[0]
SYN-5055 WARNING: The kept net type/valid will be merged to another kept net rx/data_valid
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (247 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc_clk_dup_3" drives clk pins.
SYN-4025 : Tag rtl::Net adc_clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc_clk_dup_3 to drive 13 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1142 instances
RUN-0007 : 429 luts, 532 seqs, 86 mslices, 55 lslices, 19 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1355 nets
RUN-6004 WARNING: There are 9 nets with only 1 pin.
RUN-1001 : 749 nets have 2 pins
RUN-1001 : 474 nets have [3 - 5] pins
RUN-1001 : 78 nets have [6 - 10] pins
RUN-1001 : 19 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      9      
RUN-1001 :   No   |  No   |  Yes  |     239     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     284     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   7   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 14
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1140 instances, 429 luts, 532 seqs, 141 slices, 24 macros(141 instances: 86 mslices 55 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5745, tnet num: 1353, tinst num: 1140, tnode num: 7783, tedge num: 9518.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1353 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.293236s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (79.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 325083
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1140.
PHY-3001 : End clustering;  0.000049s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 193715, overlap = 36
PHY-3002 : Step(2): len = 128542, overlap = 36
PHY-3002 : Step(3): len = 90465.9, overlap = 31.5
PHY-3002 : Step(4): len = 64452.3, overlap = 31.5
PHY-3002 : Step(5): len = 50920.4, overlap = 31.5
PHY-3002 : Step(6): len = 43472.5, overlap = 36
PHY-3002 : Step(7): len = 38469.1, overlap = 36
PHY-3002 : Step(8): len = 35099.7, overlap = 36
PHY-3002 : Step(9): len = 33180.4, overlap = 33.75
PHY-3002 : Step(10): len = 33058.1, overlap = 30.0938
PHY-3002 : Step(11): len = 30204.8, overlap = 36.1562
PHY-3002 : Step(12): len = 26731.5, overlap = 36
PHY-3002 : Step(13): len = 26343.1, overlap = 36
PHY-3002 : Step(14): len = 26120.7, overlap = 36.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.40369e-06
PHY-3002 : Step(15): len = 25769.1, overlap = 31.7188
PHY-3002 : Step(16): len = 25734.6, overlap = 31.7188
PHY-3002 : Step(17): len = 25504, overlap = 31.7188
PHY-3002 : Step(18): len = 25142.5, overlap = 31.7812
PHY-3002 : Step(19): len = 25206.3, overlap = 27.0312
PHY-3002 : Step(20): len = 24466, overlap = 23.625
PHY-3002 : Step(21): len = 23719.3, overlap = 30.9688
PHY-3002 : Step(22): len = 23018.4, overlap = 26.4688
PHY-3002 : Step(23): len = 23058.9, overlap = 25.0312
PHY-3002 : Step(24): len = 23188.1, overlap = 30.7812
PHY-3002 : Step(25): len = 23280.7, overlap = 31.1562
PHY-3002 : Step(26): len = 23363.2, overlap = 31.6562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.80737e-06
PHY-3002 : Step(27): len = 23039.9, overlap = 31.6562
PHY-3002 : Step(28): len = 23039.9, overlap = 31.6562
PHY-3002 : Step(29): len = 22993.4, overlap = 31.6562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.61475e-06
PHY-3002 : Step(30): len = 23260.1, overlap = 33.9062
PHY-3002 : Step(31): len = 23260.1, overlap = 33.9062
PHY-3002 : Step(32): len = 23197.4, overlap = 33.9062
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010185s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1353 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.032065s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(33): len = 25386.8, overlap = 7.09375
PHY-3002 : Step(34): len = 25386.8, overlap = 7.09375
PHY-3002 : Step(35): len = 24552.8, overlap = 4.21875
PHY-3002 : Step(36): len = 24552.8, overlap = 4.21875
PHY-3002 : Step(37): len = 24509.3, overlap = 4.6875
PHY-3002 : Step(38): len = 24509.3, overlap = 4.6875
PHY-3002 : Step(39): len = 24366.7, overlap = 2.5625
PHY-3002 : Step(40): len = 24366.7, overlap = 2.5625
PHY-3002 : Step(41): len = 24219, overlap = 4.4375
PHY-3002 : Step(42): len = 24219, overlap = 4.4375
PHY-3002 : Step(43): len = 24306.7, overlap = 3.28125
PHY-3002 : Step(44): len = 24306.7, overlap = 3.28125
PHY-3002 : Step(45): len = 24080.9, overlap = 3.09375
PHY-3002 : Step(46): len = 24080.9, overlap = 3.09375
PHY-3002 : Step(47): len = 24299.2, overlap = 1.8125
PHY-3002 : Step(48): len = 24299.2, overlap = 1.8125
PHY-3002 : Step(49): len = 24004.6, overlap = 3.15625
PHY-3002 : Step(50): len = 24004.6, overlap = 3.15625
PHY-3002 : Step(51): len = 24103, overlap = 2.0625
PHY-3002 : Step(52): len = 24103, overlap = 2.0625
PHY-3002 : Step(53): len = 24049.9, overlap = 3.46875
PHY-3002 : Step(54): len = 24049.9, overlap = 3.46875
PHY-3002 : Step(55): len = 24016.3, overlap = 2.1875
PHY-3002 : Step(56): len = 24016.3, overlap = 2.1875
PHY-3002 : Step(57): len = 23969.8, overlap = 3.71875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00214442
PHY-3002 : Step(58): len = 23950.9, overlap = 2.5
PHY-3002 : Step(59): len = 23950.9, overlap = 2.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1353 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.037433s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (83.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.39826e-05
PHY-3002 : Step(60): len = 25231.8, overlap = 38.5938
PHY-3002 : Step(61): len = 25485.5, overlap = 38.125
PHY-3002 : Step(62): len = 26209.6, overlap = 38.8438
PHY-3002 : Step(63): len = 26361.2, overlap = 38
PHY-3002 : Step(64): len = 25710.6, overlap = 35.7812
PHY-3002 : Step(65): len = 25660.6, overlap = 33.8125
PHY-3002 : Step(66): len = 25915.2, overlap = 34.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.79651e-05
PHY-3002 : Step(67): len = 25461.6, overlap = 34.9375
PHY-3002 : Step(68): len = 25035.5, overlap = 33.4688
PHY-3002 : Step(69): len = 25035.5, overlap = 33.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.59303e-05
PHY-3002 : Step(70): len = 25502.4, overlap = 33.6562
PHY-3002 : Step(71): len = 25502.4, overlap = 33.6562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000191861
PHY-3002 : Step(72): len = 25987.9, overlap = 30.0312
PHY-3002 : Step(73): len = 25987.9, overlap = 30.0312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000383721
PHY-3002 : Step(74): len = 26046.8, overlap = 28.5
PHY-3002 : Step(75): len = 26344.1, overlap = 28.0938
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5745, tnet num: 1353, tinst num: 1140, tnode num: 7783, tedge num: 9518.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 72.34 peak overflow 3.88
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1355.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 31168, over cnt = 147(0%), over = 556, worst = 21
PHY-1001 : End global iterations;  0.102078s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (61.2%)

PHY-1001 : Congestion index: top1 = 32.84, top5 = 17.30, top10 = 10.51, top15 = 7.28.
PHY-1001 : End incremental global routing;  0.218881s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (42.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1353 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.040789s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.285456s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (43.8%)

OPT-1001 : Current memory(MB): used = 198, reserve = 164, peak = 198.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 861/1355.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 31168, over cnt = 147(0%), over = 556, worst = 21
PHY-1002 : len = 35152, over cnt = 112(0%), over = 239, worst = 13
PHY-1002 : len = 37016, over cnt = 27(0%), over = 37, worst = 3
PHY-1002 : len = 37736, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 37832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.142914s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (10.9%)

PHY-1001 : Congestion index: top1 = 30.67, top5 = 18.30, top10 = 11.93, top15 = 8.46.
OPT-1001 : End congestion update;  0.201398s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (15.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1353 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.031490s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.2%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.233177s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (26.8%)

OPT-1001 : Current memory(MB): used = 199, reserve = 166, peak = 199.
OPT-1001 : End physical optimization;  0.726321s wall, 0.281250s user + 0.062500s system = 0.343750s CPU (47.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 429 LUT to BLE ...
SYN-4008 : Packed 429 LUT and 186 SEQ to BLE.
SYN-4003 : Packing 346 remaining SEQ's ...
SYN-4005 : Packed 185 SEQ with LUT/SLICE
SYN-4006 : 82 single LUT's are left
SYN-4006 : 161 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 590/901 primitive instances ...
PHY-3001 : End packing;  0.046467s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (100.9%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 502 instances
RUN-1001 : 231 mslices, 231 lslices, 19 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1170 nets
RUN-6004 WARNING: There are 9 nets with only 1 pin.
RUN-1001 : 549 nets have 2 pins
RUN-1001 : 484 nets have [3 - 5] pins
RUN-1001 : 84 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 500 instances, 462 slices, 24 macros(141 instances: 86 mslices 55 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 26823.8, Over = 40.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4857, tnet num: 1168, tinst num: 500, tnode num: 6322, tedge num: 8338.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1168 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.237784s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (78.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.05574e-05
PHY-3002 : Step(76): len = 25887.3, overlap = 43
PHY-3002 : Step(77): len = 25958.8, overlap = 43.75
PHY-3002 : Step(78): len = 25593.2, overlap = 41.75
PHY-3002 : Step(79): len = 25597.8, overlap = 41
PHY-3002 : Step(80): len = 25408.3, overlap = 39.25
PHY-3002 : Step(81): len = 25263.7, overlap = 41.75
PHY-3002 : Step(82): len = 25358.1, overlap = 41
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.11149e-05
PHY-3002 : Step(83): len = 25550.6, overlap = 39.75
PHY-3002 : Step(84): len = 25550.6, overlap = 39.75
PHY-3002 : Step(85): len = 25428.8, overlap = 38.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.22297e-05
PHY-3002 : Step(86): len = 26420.2, overlap = 35.5
PHY-3002 : Step(87): len = 26580.7, overlap = 34.5
PHY-3002 : Step(88): len = 26836.9, overlap = 31.75
PHY-3002 : Step(89): len = 26943.2, overlap = 30.25
PHY-3002 : Step(90): len = 27027.9, overlap = 29.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.191034s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (32.7%)

PHY-3001 : Trial Legalized: Len = 37684.3
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1168 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.032412s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00210291
PHY-3002 : Step(91): len = 35207.9, overlap = 3
PHY-3002 : Step(92): len = 33205, overlap = 6.75
PHY-3002 : Step(93): len = 31654.7, overlap = 9.75
PHY-3002 : Step(94): len = 30554.2, overlap = 14
PHY-3002 : Step(95): len = 30423.3, overlap = 15.5
PHY-3002 : Step(96): len = 29952.4, overlap = 15.75
PHY-3002 : Step(97): len = 29724.9, overlap = 16.25
PHY-3002 : Step(98): len = 29649.1, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00420581
PHY-3002 : Step(99): len = 29674.2, overlap = 15.75
PHY-3002 : Step(100): len = 29559.7, overlap = 16
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00841162
PHY-3002 : Step(101): len = 29537.2, overlap = 15.5
PHY-3002 : Step(102): len = 29489.6, overlap = 15.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007621s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 34400.3, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005928s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 5 instances has been re-located, deltaX = 2, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 34546.3, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4857, tnet num: 1168, tinst num: 500, tnode num: 6322, tedge num: 8338.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 58/1170.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 43064, over cnt = 136(0%), over = 200, worst = 5
PHY-1002 : len = 44024, over cnt = 64(0%), over = 73, worst = 4
PHY-1002 : len = 44776, over cnt = 13(0%), over = 17, worst = 3
PHY-1002 : len = 44904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.200750s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (7.8%)

PHY-1001 : Congestion index: top1 = 26.49, top5 = 19.21, top10 = 13.74, top15 = 9.93.
PHY-1001 : End incremental global routing;  0.268672s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (29.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1168 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037312s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (83.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.329176s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (42.7%)

OPT-1001 : Current memory(MB): used = 204, reserve = 170, peak = 204.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 986/1170.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 44904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007933s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 26.49, top5 = 19.21, top10 = 13.74, top15 = 9.93.
OPT-1001 : End congestion update;  0.070103s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (66.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1168 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.028732s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.8%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.098971s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (78.9%)

OPT-1001 : Current memory(MB): used = 205, reserve = 171, peak = 205.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1168 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.024892s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (62.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 986/1170.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 44904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009296s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (168.1%)

PHY-1001 : Congestion index: top1 = 26.49, top5 = 19.21, top10 = 13.74, top15 = 9.93.
PHY-1001 : End incremental global routing;  0.069197s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (112.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1168 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.032962s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (142.2%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 986/1170.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 44904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008536s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 26.49, top5 = 19.21, top10 = 13.74, top15 = 9.93.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1168 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.025162s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (124.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 26.068966
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.875475s wall, 0.578125s user + 0.031250s system = 0.609375s CPU (69.6%)

RUN-1003 : finish command "place" in  6.733389s wall, 2.046875s user + 0.796875s system = 2.843750s CPU (42.2%)

RUN-1004 : used memory is 190 MB, reserved memory is 156 MB, peak memory is 205 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 502 instances
RUN-1001 : 231 mslices, 231 lslices, 19 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1170 nets
RUN-6004 WARNING: There are 9 nets with only 1 pin.
RUN-1001 : 549 nets have 2 pins
RUN-1001 : 484 nets have [3 - 5] pins
RUN-1001 : 84 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4857, tnet num: 1168, tinst num: 500, tnode num: 6322, tedge num: 8338.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 231 mslices, 231 lslices, 19 pads, 16 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1168 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 42312, over cnt = 149(0%), over = 225, worst = 5
PHY-1002 : len = 43640, over cnt = 62(0%), over = 76, worst = 4
PHY-1002 : len = 44408, over cnt = 10(0%), over = 14, worst = 3
PHY-1002 : len = 44504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.206532s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (45.4%)

PHY-1001 : Congestion index: top1 = 26.53, top5 = 19.04, top10 = 13.61, top15 = 9.82.
PHY-1001 : End global routing;  0.280272s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (55.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 225, reserve = 192, peak = 241.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net adc_clk_syn_8 will be merged with clock adc_clk_dup_3
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 492, reserve = 464, peak = 492.
PHY-1001 : End build detailed router design. 4.365557s wall, 3.921875s user + 0.187500s system = 4.109375s CPU (94.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 24976, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.502202s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (83.2%)

PHY-1001 : Current memory(MB): used = 524, reserve = 496, peak = 524.
PHY-1001 : End phase 1; 1.514554s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (83.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Patch 490 net; 0.838099s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (82.0%)

PHY-1022 : len = 94192, over cnt = 99(0%), over = 100, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 525, reserve = 497, peak = 525.
PHY-1001 : End initial routed; 1.459822s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (80.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1023(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.278248s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (61.8%)

PHY-1001 : Current memory(MB): used = 527, reserve = 499, peak = 527.
PHY-1001 : End phase 2; 1.738188s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (77.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 94192, over cnt = 99(0%), over = 100, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.011987s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 94464, over cnt = 23(0%), over = 23, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.111320s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (84.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 94648, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.053351s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (29.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 94624, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.040386s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1023(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.271670s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (86.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 25 feed throughs used by 18 nets
PHY-1001 : End commit to database; 0.134452s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (93.0%)

PHY-1001 : Current memory(MB): used = 540, reserve = 512, peak = 540.
PHY-1001 : End phase 3; 0.764331s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (73.6%)

PHY-1003 : Routed, final wirelength = 94624
PHY-1001 : Current memory(MB): used = 540, reserve = 512, peak = 540.
PHY-1001 : End export database. 0.014087s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  8.743797s wall, 7.250000s user + 0.265625s system = 7.515625s CPU (86.0%)

RUN-1003 : finish command "route" in  9.354107s wall, 7.578125s user + 0.281250s system = 7.859375s CPU (84.0%)

RUN-1004 : used memory is 487 MB, reserved memory is 459 MB, peak memory is 540 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      725   out of  19600    3.70%
#reg                      560   out of  19600    2.86%
#le                       885
  #lut only               325   out of    885   36.72%
  #reg only               160   out of    885   18.08%
  #lut&reg                400   out of    885   45.20%
#dsp                        0   out of     29    0.00%
#bram                      16   out of     64   25.00%
  #bram9k                  16
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       19   out of     66   28.79%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                       Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di                 194
#2        config_inst_syn_9    GCLK               config             config_inst.jtck             136
#3        adc_clk_dup_3        GCLK               mslice             type/adc_clk_reg_syn_8.q0    11


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P87        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |885    |584     |141     |560     |16      |0       |
|  adc                               |adc_ctrl       |25     |19      |6       |15      |0       |0       |
|  fifo_list                         |fifo_ctrl      |52     |25      |16      |34      |0       |0       |
|    fifo_list                       |fifo           |49     |22      |16      |32      |0       |0       |
|  rx                                |uart_rx        |52     |46      |6       |37      |0       |0       |
|  tx                                |uart_tx        |57     |36      |8       |37      |0       |0       |
|  type                              |type_choice    |150    |142     |8       |78      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |549    |316     |97      |359     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |549    |316     |97      |359     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |232    |115     |0       |232     |0       |0       |
|        reg_inst                    |register       |229    |112     |0       |229     |0       |0       |
|        tap_inst                    |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger        |317    |201     |97      |127     |0       |0       |
|        bus_inst                    |bus_top        |114    |65      |40      |41      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |27     |16      |10      |7       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |28     |18      |10      |11      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |28     |10      |10      |9       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det        |28     |18      |10      |11      |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |116    |87      |29      |55      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       530   
    #2          2       298   
    #3          3       170   
    #4          4        16   
    #5        5-10       90   
    #6        11-50      27   
    #7       51-100      4    
    #8       101-500     2    
  Average     2.90            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 500
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1170, pip num: 10019
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 25
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 763 valid insts, and 28098 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110001100110110000001001
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.393419s wall, 9.015625s user + 0.000000s system = 9.015625s CPU (376.7%)

RUN-1004 : used memory is 497 MB, reserved memory is 469 MB, peak memory is 680 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230305_011014.log"
