Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Thu Nov  6 19:59:36 2025

In normal mode(fast, normal, performance).

Placement started.
Placement done.
Total placement takes 68.92 sec.

Routing started.

IO Port Info:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT                 | DIRECTION     | LOC      | BANK       | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | DDR_RES     | IN_MAG     | HYS     | DYN_TERM     | CONSTRAINT     | IO_REGISTER     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| button_rst_n         | input         | M15      | BANKL4     | 3.3       | LVCMOS18       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | UNUSED     | OFF     | NA           | YES            | NA              
| cmos1_data[0]        | input         | Y18      | BANKL5     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| cmos1_data[1]        | input         | AA19     | BANKL5     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| cmos1_data[2]        | input         | AB20     | BANKL5     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| cmos1_data[3]        | input         | V19      | BANKL5     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| cmos1_data[4]        | input         | L13      | BANKL4     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| cmos1_data[5]        | input         | AB22     | BANKL5     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| cmos1_data[6]        | input         | Y19      | BANKL5     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| cmos1_data[7]        | input         | AB21     | BANKL5     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| cmos1_href           | input         | N15      | BANKL5     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| cmos1_pclk           | input         | T18      | BANKL5     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| cmos1_reset          | output        | V18      | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| cmos1_scl            | inout         | R14      | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | NA              
| cmos1_sda            | inout         | P14      | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | NA              
| cmos1_vsync          | input         | W17      | BANKL5     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| cmos2_reset          | output        | AA21     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| cmos2_scl            | inout         | U20      | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | NA              
| cmos2_sda            | inout         | N17      | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | NA              
| ddr_mem_a[0]         | output        | T1       | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| ddr_mem_a[10]        | output        | U3       | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| ddr_mem_a[11]        | output        | AA1      | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| ddr_mem_a[12]        | output        | AB1      | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| ddr_mem_a[13]        | output        | AB3      | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| ddr_mem_a[14]        | output        | AB2      | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| ddr_mem_a[1]         | output        | U1       | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| ddr_mem_a[2]         | output        | U2       | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| ddr_mem_a[3]         | output        | V2       | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| ddr_mem_a[4]         | output        | R3       | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| ddr_mem_a[5]         | output        | R2       | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| ddr_mem_a[6]         | output        | W2       | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| ddr_mem_a[7]         | output        | Y2       | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| ddr_mem_a[8]         | output        | W1       | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| ddr_mem_a[9]         | output        | Y1       | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| ddr_mem_ba[0]        | output        | AA3      | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| ddr_mem_ba[1]        | output        | AA5      | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| ddr_mem_ba[2]        | output        | AB5      | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| ddr_mem_cas_n        | output        | U6       | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| ddr_mem_ck           | output        | Y4       | BANKR5     | 1.5       | SSTL15D_I      | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | 50          | NA         | NA      | OFF          | YES            | TREGIS          
| ddr_mem_ck_n         | output        | AA4      | BANKR5     | 1.5       | SSTL15D_I      | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | 50          | NA         | NA      | OFF          | YES            | TREGIS          
| ddr_mem_cke          | output        | W4       | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| ddr_mem_cs_n         | output        | V5       | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| ddr_mem_dm[0]        | output        | N5       | BANKR4     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| ddr_mem_dm[1]        | output        | L5       | BANKR4     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| ddr_mem_dq[0]        | inout         | P6       | BANKR4     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | INT           | 0.5              | NA                | ON                | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| ddr_mem_dq[10]       | inout         | M2       | BANKR4     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | INT           | 0.5              | NA                | ON                | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| ddr_mem_dq[11]       | inout         | M3       | BANKR4     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | INT           | 0.5              | NA                | ON                | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| ddr_mem_dq[12]       | inout         | K3       | BANKR4     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | INT           | 0.5              | NA                | ON                | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| ddr_mem_dq[13]       | inout         | L3       | BANKR4     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | INT           | 0.5              | NA                | ON                | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| ddr_mem_dq[14]       | inout         | J4       | BANKR4     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | INT           | 0.5              | NA                | ON                | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| ddr_mem_dq[15]       | inout         | K4       | BANKR4     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | INT           | 0.5              | NA                | ON                | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| ddr_mem_dq[1]        | inout         | M5       | BANKR4     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | INT           | 0.5              | NA                | ON                | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| ddr_mem_dq[2]        | inout         | M6       | BANKR4     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | INT           | 0.5              | NA                | ON                | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| ddr_mem_dq[3]        | inout         | N2       | BANKR4     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | INT           | 0.5              | NA                | ON                | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| ddr_mem_dq[4]        | inout         | P2       | BANKR4     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | INT           | 0.5              | NA                | ON                | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| ddr_mem_dq[5]        | inout         | P1       | BANKR4     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | INT           | 0.5              | NA                | ON                | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| ddr_mem_dq[6]        | inout         | R1       | BANKR4     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | INT           | 0.5              | NA                | ON                | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| ddr_mem_dq[7]        | inout         | N4       | BANKR4     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | INT           | 0.5              | NA                | ON                | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| ddr_mem_dq[8]        | inout         | J6       | BANKR4     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | INT           | 0.5              | NA                | ON                | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| ddr_mem_dq[9]        | inout         | K6       | BANKR4     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | INT           | 0.5              | NA                | ON                | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| ddr_mem_dqs[0]       | inout         | P5       | BANKR4     | 1.5       | SSTL15D_I      | 8.9       | UNUSED         | FAST     | Y                        | INT           | 0.5              | NA                | ON                | NA                    | NA             | 60          | NA         | ON      | ON           | YES            | TREGIS          
| ddr_mem_dqs[1]       | inout         | M1       | BANKR4     | 1.5       | SSTL15D_I      | 8.9       | UNUSED         | FAST     | Y                        | INT           | 0.5              | NA                | ON                | NA                    | NA             | 60          | NA         | ON      | ON           | YES            | TREGIS          
| ddr_mem_dqs_n[0]     | inout         | P4       | BANKR4     | 1.5       | SSTL15D_I      | 8.9       | UNUSED         | FAST     | Y                        | INT           | 0.5              | NA                | ON                | NA                    | NA             | 60          | NA         | ON      | ON           | YES            | TREGIS          
| ddr_mem_dqs_n[1]     | inout         | L1       | BANKR4     | 1.5       | SSTL15D_I      | 8.9       | UNUSED         | FAST     | Y                        | INT           | 0.5              | NA                | ON                | NA                    | NA             | 60          | NA         | ON      | ON           | YES            | TREGIS          
| ddr_mem_odt          | output        | R6       | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| ddr_mem_ras_n        | output        | W5       | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| ddr_mem_rst_n        | output        | T3       | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | NA              
| ddr_mem_we_n         | output        | W6       | BANKR5     | 1.5       | SSTL15_I       | 8.9       | UNUSED         | FAST     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| i2c_scl              | input         | P19      | BANKL5     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| i2c_sda              | inout         | R19      | BANKL5     | 3.3       | LVCMOS33       | 4         | PULLUP         | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| pclk_led             | output        | J16      | BANKL4     | 3.3       | LVCMOS33       | 4         | PULLUP         | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| perst_n              | input         | M16      | BANKL4     | 3.3       | LVCMOS18       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | UNUSED     | OFF     | NA           | YES            | NA              
| ref_led              | output        | M17      | BANKL4     | 3.3       | LVCMOS33       | 4         | PULLUP         | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| sys_clk              | input         | V4       | BANKR5     | 1.5       | LVCMOS15       | NA        | UNUSED         | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 120           | 0                  
| Use of BKCL                 | 4        | 5             | 80                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 2465     | 6575          | 38                 
|   FF                        | 8343     | 52600         | 16                 
|   LUT                       | 7030     | 26300         | 27                 
|   LUT-FF pairs              | 3883     | 26300         | 15                 
| Use of CLMS                 | 893      | 2375          | 38                 
|   FF                        | 2955     | 19000         | 16                 
|   LUT                       | 2556     | 9500          | 27                 
|   LUT-FF pairs              | 1338     | 9500          | 15                 
|   Distributed RAM           | 618      | 9500          | 7                  
| Use of DDRPHY_CPD           | 1        | 10            | 10                 
| Use of DDRPHY_IOCLK_DIV     | 2        | 5             | 40                 
| Use of DDR_PHY              | 5        | 20            | 25                 
| Use of DRM                  | 72.5     | 85            | 86                 
| Use of GCLK_INBUF_SYN       | 0        | 20            | 0                  
| Use of GPLL                 | 3        | 5             | 60                 
| Use of GSEB                 | 0        | 123           | 0                  
| Use of HARD0                | 1230     | 5850          | 22                 
| Use of HCKB                 | 31       | 72            | 44                 
|  HCKB dataused              | 0        | 72            | 0                  
| Use of HCKMUX_TEST          | 0        | 6             | 0                  
| Use of HSSTLP               | 0.5      | 1             | 50                 
| Use of IO                   | 73       | 250           | 30                 
|   IOBD                      | 35       | 120           | 30                 
|   IOBS                      | 38       | 130           | 30                 
| Use of IOCKB                | 0        | 20            | 0                  
| Use of IOCKMUX_TEST         | 0        | 5             | 0                  
| Use of IOLHR                | 73       | 250           | 30                 
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 1        | 10            | 10                 
| Use of MRCKMUX_TEST         | 0        | 5             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 5             | 0                  
| Use of PCIE                 | 1        | 1             | 100                
| Use of PCKMUX_TEST          | 0        | 10            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 5             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 5             | 0                  
| Use of PPLL                 | 2        | 5             | 40                 
| Use of PREGMUXC_TEST        | 0        | 3             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 5             | 0                  
| Use of RCKB                 | 3        | 20            | 15                 
|  RCKB dataused              | 0        | 20            | 0                  
| Use of RCKMUX_TEST          | 0        | 5             | 0                  
| Use of SCANCHAIN            | 1        | 1             | 100                
| Use of SCKMUX_TEST          | 0        | 10            | 0                  
| Use of SFB                  | 0        | 1375          | 0                  
| Use of SPAD                 | 2        | 4             | 50                 
| Use of TSERDES              | 10       | 40            | 25                 
| Use of USCM                 | 9        | 32            | 29                 
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Global Clock Info:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                                                                                | Site Of GClk Inst     | GClk Fanout Net                 | Clock Loads     | Non_Clock Loads     | Driver Inst                                                                                                                                               | Driver Pin        | Site Of Driver Inst     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_3/gopclkbufg                                                                     | USCM_167_318          | ntclkbufg_0                     | 2872            | 0                   | u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst     | P_TCLK2FABRIC     | HSSTLP_292_612          
| clkbufg_4/gopclkbufg                                                                     | USCM_167_279          | ntclkbufg_1                     | 411             | 0                   | u_CORES/u_GTP_SCANCHAIN_PG/scanchain                                                                                                                      | TCK1              | SCANCHAIN_76_6          
| clkbufg_5/gopclkbufg                                                                     | USCM_167_270          | ntclkbufg_2                     | 344             | 0                   | u_PLL/u_gpll/gpll_inst                                                                                                                                    | CLKOUT0           | GPLL_295_157            
| clkbufg_6/gopclkbufg                                                                     | USCM_167_324          | ntclkbufg_3                     | 118             | 0                   | u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL1_ENABLE.U_GTP_HSSTLP_LANE1/gophsst     | P_TCLK2FABRIC     | HSSTLP_292_612          
| clkbufg_7/gopclkbufg                                                                     | USCM_167_282          | ntclkbufg_4                     | 38              | 0                   | cmos1_pclk_ibuf/opit_1                                                                                                                                    | DI_TO_CLK         | IOLHR_16_54             
| clkbufg_8/gopclkbufg                                                                     | USCM_167_273          | ntclkbufg_5                     | 37              | 0                   | u_PLL/u_gpll/gpll_inst                                                                                                                                    | CLKOUT1           | GPLL_295_157            
| u_ddr3/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg                                            | USCM_167_327          | u_ddr3/u_ddrphy_top/rst_clk     | 123             | 0                   | u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst                                                                                                         | CLKOUT0           | GPLL_295_463            
| u_ddr3/u_ddrphy_top/u_sysclk_bufg/gopclkbufg                                             | USCM_167_276          | ddr_core_clk                    | 4323            | 1                   | u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst                                                                                                          | CLKOUT0           | GPLL_7_157              
| u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/u_clkbufg/gopclkbufg     | USCM_167_321          | ref_clk                         | 513             | 0                   | u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x2.GTP_HSST_2LANE_TOP/U_GTP_HSSTLP_WRAPPER/PLL0_ENABLE.U_GTP_HSSTLP_PLL0/gophsst          | P_REFCK2CORE      | HSSTLP_292_612          
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Regional Clock Info:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| RClk Inst                                                                | Site Of RClk Inst     | RClk Fanout Net                                         | Clock Loads     | Non_Clock Loads     | Driver Inst                                    | Driver Pin     | Site Of Driver Inst     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk     | RCKB_291_150          | u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]     | 1               | 0                   | u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst     | CLKOUT_P       | MRCKB_289_150           
| u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/goprclk     | RCKB_291_456          | u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [1]     | 1               | 0                   | u_ddr3/u_ddrphy_top/u_clkbufm/clkbufm_inst     | CLKOUT_P       | MRCKB_289_150           
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Pll Inst                                                                            | Site Of Pll Inst     | Pin           | Net Of Pin                                              | Clock Loads     | Non_Clock Loads     | Driver(Load) Inst                                                        | Driver(Load) Pin     | Site Of Driver(Load) Inst     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_PLL/u_gpll/gpll_inst                                                              | GPLL_295_157         | CLKIN1        | nt_sys_clk                                              |  -              |  -                  | sys_clk_ibuf/opit_1                                                      | DI_TO_CLK            | IOLHR_292_162                 
| u_PLL/u_gpll/gpll_inst                                                              | GPLL_295_157         | CLKIN2        | _GND986                                                 |  -              |  -                  | GND_986                                                                  | Z                    | CLMA_285_180                  
| u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst                                    | GPLL_7_157           | CLKIN1        | _N13                                                    |  -              |  -                  | HCKBROUTE_5                                                              | CLKOUT               | HCKB_165_165                  
| u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst                                    | GPLL_7_157           | CLKIN2        | _GND978                                                 |  -              |  -                  | GND_978                                                                  | Z                    | CLMA_21_180                   
| u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst     | PPLL_295_1           | CLKIN1        | u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]     |  -              |  -                  | u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk     | CLKOUT               | RCKB_291_150                  
| u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst     | PPLL_295_1           | CLKIN2        | _GND1056                                                |  -              |  -                  | GND_1056                                                                 | Z                    | CLMA_285_36                   
| u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/ppll_inst     | PPLL_295_307         | CLKIN1        | u_ddr3/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [1]     |  -              |  -                  | u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/goprclk     | CLKOUT               | RCKB_291_456                  
| u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/ppll_inst     | PPLL_295_307         | CLKIN2        | _GND550                                                 |  -              |  -                  | GND_550                                                                  | Z                    | CLMS_279_307                  
| u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst                                   | GPLL_295_463         | CLKIN1        | nt_sys_clk                                              |  -              |  -                  | sys_clk_ibuf/opit_1                                                      | DI_TO_CLK            | IOLHR_292_162                 
| u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst                                   | GPLL_295_463         | CLKIN2        | _GND990                                                 |  -              |  -                  | GND_990                                                                  | Z                    | CLMA_285_486                  
| u_PLL/u_gpll/gpll_inst                                                              | GPLL_295_157         | CLKOUT0       | clk_100m                                                | 344             | 0                   |  ...                                                                     |  ...                 |  ...                          
| u_PLL/u_gpll/gpll_inst                                                              | GPLL_295_157         | CLKOUT1       | clk_50M                                                 | 37              | 0                   |  ...                                                                     |  ...                 |  ...                          
| u_ddr3/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst                                    | GPLL_7_157           | CLKOUT0       | u_ddr3/u_ddrphy_top/gpll_clkout0                        | 4323            | 1                   |  ...                                                                     |  ...                 |  ...                          
| u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst     | PPLL_295_1           | CLKOUTPHY     | u_ddr3/u_ddrphy_top/phy_ioclk_fb                        | 31              | 4                   |  ...                                                                     |  ...                 |  ...                          
| u_ddr3/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/ppll_inst     | PPLL_295_307         | CLKOUTPHY     | u_ddr3/u_ddrphy_top/ddrphy_slice_top/phy_clk_p [1]      | 24              | 2                   |  ...                                                                     |  ...                 |  ...                          
| u_ddr3/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst                                   | GPLL_295_463         | CLKOUT0       | u_ddr3/u_ddrphy_top/rst_gpll_clkout0                    | 123             | 0                   |  ...                                                                     |  ...                 |  ...                          
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                               | LUT      | FF        | Distributed RAM     | APM     | DRM      | ADC     | ANALOG     | CCS     | DDRPHY_CPD     | DDRPHY_IOCLK_DIV     | DDR_PHY     | GPLL     | HCKB     | HSSTLP     | IO     | IOCKB     | KEYRAM     | MRCKB     | PCIE     | PPLL     | RCKB     | SCANCHAIN     | TSERDES     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| pcie_dma_test                                                  | 8628     | 11298     | 618                 | 0       | 72.5     | 0       | 0          | 1       | 1              | 2                    | 5           | 3        | 0        | 0.5        | 73     | 0         | 0          | 1         | 1        | 2        | 2        | 1             | 10          | 9        
| + cmos1_8_16bit                                                | 7        | 81        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + coms1_reg_config                                             | 43       | 35        | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + u1                                                         | 19       | 9         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + coms2_reg_config                                             | 32       | 23        | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + u1                                                         | 20       | 9         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + i2cSlave_u                                                   | 83       | 123       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + u_registerInterface                                        | 16       | 24        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + u_serialInterface                                          | 57       | 58        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + power_on_delay_inst                                          | 40       | 37        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_PLL                                                        | 0        | 0         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 1        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_SXT1_FIFO_to_DDR                                           | 90       | 110       | 0                   | 0       | 4        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + U_ipm2l_fifo_SXT1_FIFO                                     | 90       | 110       | 0                   | 0       | 4        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + U_ipm2l_fifo_ctrl                                        | 90       | 110       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + U_ipm2l_sdpram                                           | 0        | 0         | 0                   | 0       | 4        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_SXT1_FIFO_to_PCIe                                          | 91       | 110       | 0                   | 0       | 4        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + U_ipm2l_fifo_SXT1_FIFO                                     | 91       | 110       | 0                   | 0       | 4        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + U_ipm2l_fifo_ctrl                                        | 91       | 110       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + U_ipm2l_sdpram                                           | 0        | 0         | 0                   | 0       | 4        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_ddr3                                                       | 3071     | 3380      | 40                  | 0       | 0        | 0       | 0          | 0       | 1              | 2                    | 5           | 2        | 0        | 0          | 48     | 0         | 0          | 1         | 0        | 2        | 2        | 0             | 10          | 2        
|   + u_ddrc_rstn_sync                                           | 1        | 2         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + u_ddrphy_top                                               | 2042     | 1941      | 0                   | 0       | 0        | 0       | 0          | 0       | 1              | 2                    | 5           | 2        | 0        | 0          | 48     | 0         | 0          | 1         | 0        | 2        | 2        | 0             | 10          | 2        
|     + ddrphy_calib_top                                         | 380      | 363       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + ddrphy_calib_mux                                       | 33       | 23        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + ddrphy_eyecal                                          | 36       | 33        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + ddrphy_init                                            | 114      | 100       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + ddrphy_main_ctrl                                       | 11       | 12        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + ddrphy_rdcal                                           | 78       | 66        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + ddrphy_wrcal                                           | 74       | 89        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + ddrphy_wrlvl                                           | 33       | 39        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + ddrphy_cpd_ctrl                                          | 41       | 52        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + ddrphy_dfi                                               | 157      | 63        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + ddrphy_dll_update_ctrl                                   | 25       | 33        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + ddrphy_gpll                                              | 0        | 0         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 1        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + ddrphy_info                                              | 54       | 60        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + ddrphy_reset_ctrl                                        | 70       | 79        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + ddrphy_pll_lock_debounce                               | 36       | 23        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + u_ddrphy_rstn_sync                                     | 0        | 2         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + u_dll_rst_sync                                         | 0        | 2         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + ddrphy_slice_top                                         | 1285     | 1235      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 2                    | 5           | 0        | 0        | 0          | 48     | 0         | 0          | 0         | 0        | 2        | 2        | 0             | 10          | 0        
|       + ddrphy_control_path_adj                                | 50       | 20        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + ddrphy_slice_rddata_align                              | 1        | 2         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + i_dqs_bank[0].ddrphy_ppll                              | 0        | 0         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 1        | 0        | 0             | 0           | 0        
|       + i_dqs_bank[1].ddrphy_ppll                              | 0        | 0         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 1        | 0        | 0             | 0           | 0        
|       + i_dqs_group[0].ddrphy_data_slice                       | 609      | 619       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 1           | 0        | 0        | 0          | 11     | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 2           | 0        
|         + ddrphy_data_slice_dqs_gate_cal                       | 75       | 63        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + ddrphy_dqs_gate_coarse_cal                         | 32       | 34        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + ddrphy_gatecal                                     | 43       | 29        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_data_slice_wrcal                              | 70       | 82        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_data_slice_wrlvl                              | 48       | 52        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_dqs_rddata_align                              | 100      | 175       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_dqsi_rdel_cal                                 | 173      | 124       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_wdata_path_adj                                | 143      | 123       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + i_dqs_group[1].ddrphy_data_slice                       | 624      | 593       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 1           | 0        | 0        | 0          | 11     | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 2           | 0        
|         + ddrphy_data_slice_dqs_gate_cal                       | 100      | 55        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + ddrphy_dqs_gate_coarse_cal                         | 54       | 25        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + ddrphy_gatecal                                     | 46       | 30        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_data_slice_wrcal                              | 69       | 81        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_data_slice_wrlvl                              | 49       | 52        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_dqs_rddata_align                              | 98       | 172       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_dqsi_rdel_cal                                 | 168      | 121       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_wdata_path_adj                                | 140      | 112       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + ddrphy_training_ctrl                                     | 3        | 8         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + rst_clk_gpll                                             | 0        | 0         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 1        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_ddrphy_cpd_rstn_sync                                   | 0        | 2         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_ddrphy_rst_seq_rstn_sync                               | 0        | 2         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_dll_freeze_sync                                        | 0        | 2         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_dll_update_n_sync                                      | 0        | 2         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_ips2l_ddrphy_cpd_lock                                  | 3        | 8         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_ips2l_ddrphy_rst_clk_phase_adj                         | 24       | 32        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + u_ips_ddrc_top                                             | 1028     | 1437      | 40                  | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + mcdq_calib_delay                                         | 0        | 44        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + mcdq_cfg_apb                                             | 0        | 1         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + mcdq_dcd_top                                             | 135      | 145       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + mcdq_dcd_bm                                            | 98       | 75        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + mcdq_dcd_rowaddr                                     | 12       | 8         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + mcdq_dcd_sm                                            | 37       | 70        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + mcdq_dcp_top                                             | 548      | 576       | 38                  | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + mcdq_dcp_back_ctrl                                     | 360      | 382       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + PRE_PASS_LOOP[0].timing_pre_pass                     | 15       | 12        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + PRE_PASS_LOOP[1].timing_pre_pass                     | 15       | 12        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + PRE_PASS_LOOP[2].timing_pre_pass                     | 15       | 12        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + PRE_PASS_LOOP[3].timing_pre_pass                     | 15       | 12        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + PRE_PASS_LOOP[4].timing_pre_pass                     | 15       | 12        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + PRE_PASS_LOOP[5].timing_pre_pass                     | 15       | 12        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + PRE_PASS_LOOP[6].timing_pre_pass                     | 15       | 12        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + PRE_PASS_LOOP[7].timing_pre_pass                     | 14       | 11        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRC_LOOP[0].trc_timing                               | 3        | 4         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRC_LOOP[1].trc_timing                               | 3        | 4         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRC_LOOP[2].trc_timing                               | 3        | 4         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRC_LOOP[3].trc_timing                               | 3        | 4         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRC_LOOP[4].trc_timing                               | 3        | 4         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRC_LOOP[5].trc_timing                               | 3        | 4         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRC_LOOP[6].trc_timing                               | 3        | 4         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRC_LOOP[7].trc_timing                               | 3        | 4         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRDA2ACT_LOOP[0].trda2act_timing                     | 5        | 5         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRDA2ACT_LOOP[1].trda2act_timing                     | 5        | 5         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRDA2ACT_LOOP[2].trda2act_timing                     | 5        | 5         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRDA2ACT_LOOP[3].trda2act_timing                     | 5        | 5         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRDA2ACT_LOOP[4].trda2act_timing                     | 5        | 5         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRDA2ACT_LOOP[5].trda2act_timing                     | 5        | 5         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRDA2ACT_LOOP[6].trda2act_timing                     | 5        | 5         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRDA2ACT_LOOP[7].trda2act_timing                     | 5        | 5         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TWRA2ACT_LOOP[0].twra2act_timing                     | 6        | 6         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TWRA2ACT_LOOP[1].twra2act_timing                     | 5        | 6         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TWRA2ACT_LOOP[2].twra2act_timing                     | 5        | 6         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TWRA2ACT_LOOP[3].twra2act_timing                     | 5        | 6         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TWRA2ACT_LOOP[4].twra2act_timing                     | 6        | 6         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TWRA2ACT_LOOP[5].twra2act_timing                     | 5        | 6         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TWRA2ACT_LOOP[6].twra2act_timing                     | 6        | 6         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TWRA2ACT_LOOP[7].twra2act_timing                     | 6        | 6         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + mcdq_timing_rd_pass                                  | 7        | 6         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + tfaw_timing                                          | 18       | 18        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + TFAW_LOOP[0].mcdq_tfaw                             | 5        | 5         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + TFAW_LOOP[1].mcdq_tfaw                             | 5        | 5         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + TFAW_LOOP[2].mcdq_tfaw                             | 5        | 5         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + timing_act_pass                                      | 19       | 8         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + timing_prea_pass                                     | 11       | 12        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + timing_ref_pass                                      | 15       | 7         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + timing_wr_pass                                       | 5        | 6         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + mcdq_dcp_buf                                           | 158      | 144       | 38                  | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + A_ips2l_distributed_fifo                             | 32       | 15        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + u_ips2l_distributed_fifo_distributed_fifo_v1_0     | 32       | 15        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + u_ips2l_distributed_fifo_ctr                     | 31       | 15        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + B_ips2l_distributed_fifo                             | 32       | 15        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + u_ips2l_distributed_fifo_distributed_fifo_v1_0     | 32       | 15        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + u_ips2l_distributed_fifo_ctr                     | 31       | 15        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + mcdq_dcp_out                                           | 30       | 50        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + mcdq_dfi                                                 | 45       | 85        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + mcdq_rdatapath                                           | 27       | 18        | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + mcdq_prefetch_fifo                                     | 27       | 18        | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ips2l_distributed_fifo                               | 25       | 16        | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + u_ips2l_distributed_fifo_distributed_fifo_v1_0     | 25       | 16        | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + ips2l_distributed_sdpram_distributed_fifo_v1_0   | 1        | 0         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + u_ips2l_distributed_fifo_ctr                     | 24       | 16        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + mcdq_ui_axi                                              | 125      | 313       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + mcdq_reg_fifo2                                         | 33       | 59        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + u_user_cmd_fifo                                        | 35       | 98        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + mcdq_wdatapath                                           | 148      | 255       | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + ips_distributed_fifo                                   | 15       | 14        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + u_ips2l_distributed_fifo_distributed_fifo_v1_0       | 15       | 14        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + u_ips2l_distributed_fifo_ctr                       | 15       | 14        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + mc3q_wdp_dcp                                           | 2        | 7         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + mcdq_wdp_align                                         | 130      | 232       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_ips2l_pcie_dma                                             | 2603     | 2686      | 574                 | 0       | 32       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + u_ips2l_pcie_dma_controller                                | 54       | 191       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + u_ips2l_pcie_dma_rx_top                                    | 356      | 1015      | 8                   | 0       | 32       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + ips2l_pcie_dma_bar0                                      | 4        | 2         | 0                   | 0       | 16       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_sdpram_ips2l_pcie_dma_ram                      | 4        | 2         | 0                   | 0       | 16       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + ips2l_pcie_dma_bar2                                      | 4        | 2         | 0                   | 0       | 16       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_sdpram_ips2l_pcie_dma_ram                      | 4        | 2         | 0                   | 0       | 16       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_cpld_wr_ctrl                                           | 225      | 483       | 8                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + ips2l_pcie_dma_cpld_wr_ctrl                            | 206      | 452       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + u_ipm_distributed_sdpram_v1_2                          | 8        | 8         | 8                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_ips2l_pcie_dma_tlp_rcv                                 | 123      | 528       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + u_ips2l_pcie_dma_tx_top                                    | 2193     | 1480      | 566                 | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_ips2l_pcie_dma_cpld_tx_ctrl                            | 230      | 274       | 54                  | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + u_cpld_req_fifo                                        | 72       | 75        | 54                  | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + genblk1.pgs_pciex4_fifo                              | 17       | 20        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + pgs_pciex4_fifo_ctrl                               | 17       | 20        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_ips2l_pcie_dma_mrd_tx_ctrl                             | 321      | 256       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_ips2l_pcie_dma_mwr_tx_ctrl                             | 236      | 219       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_ips2l_pcie_dma_tx_cpld_rd_ctrl                         | 685      | 350       | 256                 | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + u_ips2l_pcie_dma_cpld_rd_ctrl                          | 685      | 350       | 256                 | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + u_mwr_data_rd_fifo                                   | 342      | 152       | 256                 | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + genblk1.pgs_pciex4_fifo                            | 276      | 23        | 256                 | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + ipm_distributed_sdpram_distributed_fifo          | 257      | 0         | 256                 | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + pgs_pciex4_fifo_ctrl                             | 19       | 23        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_ips2l_pcie_dma_tx_mwr_rd_ctrl                          | 721      | 381       | 256                 | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + u_ips2l_pcie_dma_mwr_rd_ctrl                           | 694      | 348       | 256                 | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + u_mwr_data_rd_fifo                                   | 344      | 152       | 256                 | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + genblk1.pgs_pciex4_fifo                            | 279      | 23        | 256                 | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + ipm_distributed_sdpram_distributed_fifo          | 257      | 0         | 256                 | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + pgs_pciex4_fifo_ctrl                             | 22       | 23        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_ips2l_pcie_expd_apb_mux                                    | 10       | 22        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + u_pcie_expd_apb_cross                                      | 5        | 22        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_ips2l_pcie_wrap                                            | 590      | 714       | 0                   | 0       | 8.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0.5        | 0      | 0         | 0          | 0         | 1        | 0        | 0        | 0             | 0           | 1        
|   + U_IPS2L_PCIE_TOP                                           | 590      | 714       | 0                   | 0       | 8.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0.5        | 0      | 0         | 0          | 0         | 1        | 0        | 0        | 0             | 0           | 1        
|     + U_IPS2L_HSSTLP_PCIE_SOFT_PHY                             | 483      | 450       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0.5        | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 1        
|       + button_rstn_sync                                       | 0        | 2         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + genblk5.rdata_proc_1                                   | 25       | 39        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + hsst_ch_ready_sync[0].hsst_pciex4_sync_hsst_ch_ready   | 1        | 2         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + hsst_ch_ready_sync[1].hsst_pciex4_sync_hsst_ch_ready   | 0        | 2         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + hsst_pciex4_rst                                        | 325      | 250       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ext_rstn_debounce                                    | 22       | 24        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + hsst_rx_rst_mcrsw                                    | 192      | 148       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + genblk1[0].hsst_rst4mcrsw_rx_init                  | 42       | 37        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + cdr_align_multi_sw_sync                          | 0        | 2         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + loss_signal_multi_sw_sync                        | 1        | 2         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + rx_rst_initfsm_multi_sw_lane                     | 41       | 31        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + word_align_multi_sw_sync                         | 0        | 2         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + genblk1[1].hsst_rst4mcrsw_rx_init                  | 41       | 37        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + cdr_align_multi_sw_sync                          | 0        | 2         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + loss_signal_multi_sw_sync                        | 1        | 2         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + rx_rst_initfsm_multi_sw_lane                     | 40       | 31        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + word_align_multi_sw_sync                         | 0        | 2         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + genblk1[2].hsst_rst4mcrsw_rx_init                  | 10       | 14        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + loss_signal_multi_sw_sync                        | 0        | 2         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + rx_rst_initfsm_multi_sw_lane                     | 10       | 12        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + genblk1[3].hsst_rst4mcrsw_rx_init                  | 10       | 11        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + rx_rst_initfsm_multi_sw_lane                     | 10       | 11        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + rx_rst_fsm_multi_sw_lane                           | 82       | 49        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + hsst_tx_rst_mcrsw                                    | 111      | 76        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + pll_lock_multi_sw_deb                              | 22       | 15        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + pll_lock_multi_sw_sync                             | 0        | 2         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + pll_lock_multi_sw_wtchdg                           | 21       | 21        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + tx_rst_fsm_multi_sw_lane                           | 68       | 38        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + rate_multi_sw_sync                                   | 0        | 2         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + hsst_pciex4_sync_rate_done                             | 0        | 2         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + phy_rstn_sync                                          | 0        | 2         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + rdata_proc_0                                           | 25       | 39        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + x2.GTP_HSST_2LANE_TOP                                  | 4        | 0         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0.5        | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + U_GTP_HSSTLP_WRAPPER                                 | 4        | 0         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0.5        | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + U_APB_BRIDGE                                       | 4        | 0         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + U_IPS2L_PCIE_HARD_CTRL                                   | 50       | 149       | 0                   | 0       | 8.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 1        | 0        | 0        | 0             | 0           | 0        
|       + U_APB2DBI                                              | 6        | 50        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_IPS2L_PCIE_CFG_SPACE_INIT                            | 16       | 16        | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + mem_button_rstn_sync                                   | 0        | 2         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + pcie2_iip_exrcvdata_rams                               | 0        | 0         | 0                   | 0       | 2        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + U_ipm2l_sdpram_rcv_data_ram                          | 0        | 0         | 0                   | 0       | 2        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + pcie2_iip_exrcvhdr_rams                                | 0        | 0         | 0                   | 0       | 2        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + U_ipm2l_sdpram_rcv_header_ram                        | 0        | 0         | 0                   | 0       | 2        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + pcie2_iip_exretry_rams                                 | 0        | 0         | 0                   | 0       | 4        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + U_ipml_spram_retry_data_ram                          | 0        | 0         | 0                   | 0       | 4        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + tx_rst_done_sync                                       | 0        | 2         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + u_pcie_seio                                            | 3        | 8         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_core_rstn_sync                                         | 0        | 2         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_pcie_apb_mux                                           | 56       | 113       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + u_pcie_apb_cross                                       | 56       | 113       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_refclk_buttonrstn_debounce                                 | 21       | 24        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_refclk_perstn_debounce                                     | 21       | 24        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_uart2apb_top                                               | 79       | 194       | 4                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + u_apb_ctr                                                  | 26       | 130       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_apb_mif                                                | 10       | 64        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_cmd_parser                                             | 16       | 66        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + u_uart_top                                                 | 53       | 64        | 4                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_pgr_clk_gen                                            | 20       | 17        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_pgr_uart_rx                                            | 12       | 24        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_rx_fifo                                                | 21       | 23        | 4                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + FIFO_PG30.u_prefetch_fifo                              | 21       | 23        | 4                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + pgm_distributed_fifo_v1_0                            | 16       | 14        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + u_pgm_distributed_fifo_ctr_v1_0                    | 16       | 14        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_CORES                                                      | 1610     | 3285      | 0                   | 0       | 23       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 1             | 0           | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                               
+-----------------------------------------------------------------------------------------------------------------------+
| Input      | F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/device_map/pcie_dma_test_map.adf          
|            | F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/device_map/dram_pcie.pcf                  
| Output     | F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/place_route/pcie_dma_test_pnr.adf         
|            | F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/place_route/clock_utilization.txt         
|            | F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/place_route/pcie_dma_test_plc.adf         
|            | F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/place_route/pcie_dma_test.prr             
|            | F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/place_route/pcie_dma_test_prr.prt         
|            | F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/place_route/pcie_dma_test_pnr.netlist     
|            | F:/rknn2/pcie_test/PCIe_IIc_SXT_DDR_3_LC_TP_4_2/pcie_dma_test/place_route/prr.db                        
+-----------------------------------------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 2,098 MB
Total CPU time to pnr completion : 0h:3m:31s
Process Total CPU time to pnr completion : 0h:5m:29s
Total real time to pnr completion : 0h:3m:45s
