// Seed: 3895448179
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    output wor id_2,
    output supply1 id_3,
    input tri1 id_4,
    output supply1 id_5,
    input tri0 id_6,
    output wor id_7
);
  wire [1 : 1] id_9;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_13 = 32'd60,
    parameter id_14 = 32'd85
) (
    output wor id_0,
    output supply1 id_1,
    output tri1 id_2,
    input supply1 id_3,
    input supply1 id_4,
    output supply1 id_5,
    output wand id_6,
    output tri0 id_7,
    input wire id_8,
    input uwire id_9,
    input supply1 id_10,
    input supply0 id_11,
    input wand id_12,
    output wor _id_13,
    output wand _id_14
    , id_17,
    output wand id_15
);
  logic [id_14 : id_13] id_18;
  ;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_2,
      id_5,
      id_9,
      id_1,
      id_11,
      id_5
  );
endmodule
