{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1714708488018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1714708488018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 10:54:47 2024 " "Processing started: Fri May 03 10:54:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1714708488018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1714708488018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1714708488018 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1714708490160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/yourstatemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file src/yourstatemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 yourstatemachine " "Found entity 1: yourstatemachine" {  } { { "src/yourstatemachine.v" "" { Text "D:/Study/DSPonFPGA/main/src/yourstatemachine.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714708490239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714708490239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/yourcircuit1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/yourcircuit1.v" { { "Info" "ISGN_ENTITY_NAME" "1 yourcircuit1 " "Found entity 1: yourcircuit1" {  } { { "src/yourcircuit1.v" "" { Text "D:/Study/DSPonFPGA/main/src/yourcircuit1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714708490254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714708490254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/part1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714708490257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714708490257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/keytr.v 1 1 " "Found 1 design units, including 1 entities, in source file src/keytr.v" { { "Info" "ISGN_ENTITY_NAME" "1 keytr " "Found entity 1: keytr" {  } { { "src/keytr.v" "" { Text "D:/Study/DSPonFPGA/main/src/keytr.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714708490257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714708490257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file src/i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "src/i2c.v" "" { Text "D:/Study/DSPonFPGA/main/src/i2c.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714708490264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714708490264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fir_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_filter " "Found entity 1: fir_filter" {  } { { "src/fir_filter.v" "" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714708490268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714708490268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file src/clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "src/clock_generator.v" "" { Text "D:/Study/DSPonFPGA/main/src/clock_generator.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714708490270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714708490270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clock_500.v 1 1 " "Found 1 design units, including 1 entities, in source file src/clock_500.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_500 " "Found entity 1: CLOCK_500" {  } { { "src/CLOCK_500.v" "" { Text "D:/Study/DSPonFPGA/main/src/CLOCK_500.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714708490272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714708490272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/audio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file src/audio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714708490275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714708490275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/audio_and_video_config.v 1 1 " "Found 1 design units, including 1 entities, in source file src/audio_and_video_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_and_video_config " "Found entity 1: audio_and_video_config" {  } { { "src/audio_and_video_config.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_and_video_config.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714708490277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714708490277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714708490279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714708490279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file src/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Slow_Clock_Generator " "Found entity 1: Altera_UP_Slow_Clock_Generator" {  } { { "src/Altera_UP_Slow_Clock_Generator.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Slow_Clock_Generator.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714708490280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714708490280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_up_i2c_lcm_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file src/altera_up_i2c_lcm_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_LCM_Auto_Initialize " "Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize" {  } { { "src/Altera_UP_I2C_LCM_Auto_Initialize.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_I2C_LCM_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714708490286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714708490286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_up_i2c_dc_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file src/altera_up_i2c_dc_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_DC_Auto_Initialize " "Found entity 1: Altera_UP_I2C_DC_Auto_Initialize" {  } { { "src/Altera_UP_I2C_DC_Auto_Initialize.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_I2C_DC_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714708490290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714708490290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_up_i2c_av_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file src/altera_up_i2c_av_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_AV_Auto_Initialize " "Found entity 1: Altera_UP_I2C_AV_Auto_Initialize" {  } { { "src/Altera_UP_I2C_AV_Auto_Initialize.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_I2C_AV_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714708490290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714708490290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_up_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file src/altera_up_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C " "Found entity 1: Altera_UP_I2C" {  } { { "src/Altera_UP_I2C.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_I2C.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714708490297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714708490297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file src/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "src/Altera_UP_Clock_Edge.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Clock_Edge.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714708490299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714708490299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file src/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "src/Altera_UP_Audio_Out_Serializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_Out_Serializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714708490303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714708490303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file src/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714708490303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714708490303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "src/Altera_UP_Audio_Bit_Counter.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_Bit_Counter.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714708490303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714708490303 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part1 " "Elaborating entity \"part1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1714708491383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yourcircuit1 yourcircuit1:circuit1 " "Elaborating entity \"yourcircuit1\" for hierarchy \"yourcircuit1:circuit1\"" {  } { { "src/part1.v" "circuit1" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_filter yourcircuit1:circuit1\|fir_filter:FIR " "Elaborating entity \"fir_filter\" for hierarchy \"yourcircuit1:circuit1\|fir_filter:FIR\"" {  } { { "src/yourcircuit1.v" "FIR" { Text "D:/Study/DSPonFPGA/main/src/yourcircuit1.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491397 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fir_filter.v(62) " "Verilog HDL assignment warning at fir_filter.v(62): truncated value with size 32 to match size of target (4)" {  } { { "src/fir_filter.v" "" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1714708491397 "|part1|yourcircuit1:circuit1|fir_filter:FIR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yourstatemachine yourcircuit1:circuit1\|yourstatemachine:FSM " "Elaborating entity \"yourstatemachine\" for hierarchy \"yourcircuit1:circuit1\|yourstatemachine:FSM\"" {  } { { "src/yourcircuit1.v" "FSM" { Text "D:/Study/DSPonFPGA/main/src/yourcircuit1.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:my_clock_gen " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:my_clock_gen\"" {  } { { "src/part1.v" "my_clock_gen" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Elaborating entity \"altpll\" for hierarchy \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\"" {  } { { "src/clock_generator.v" "DE_Clock_Generator_Audio" { Text "D:/Study/DSPonFPGA/main/src/clock_generator.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Elaborated megafunction instantiation \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\"" {  } { { "src/clock_generator.v" "" { Text "D:/Study/DSPonFPGA/main/src/clock_generator.v" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Instantiated megafunction \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 31 " "Parameter \"clk0_divide_by\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491458 ""}  } { { "src/clock_generator.v" "" { Text "D:/Study/DSPonFPGA/main/src/clock_generator.v" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1714708491458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_and_video_config audio_and_video_config:cfg " "Elaborating entity \"audio_and_video_config\" for hierarchy \"audio_and_video_config:cfg\"" {  } { { "src/part1.v" "cfg" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Slow_Clock_Generator audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz " "Elaborating entity \"Altera_UP_Slow_Clock_Generator\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\"" {  } { { "src/audio_and_video_config.v" "Clock_Generator_400KHz" { Text "D:/Study/DSPonFPGA/main/src/audio_and_video_config.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_I2C_AV_Auto_Initialize audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize " "Elaborating entity \"Altera_UP_I2C_AV_Auto_Initialize\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\"" {  } { { "src/audio_and_video_config.v" "Auto_Initialize" { Text "D:/Study/DSPonFPGA/main/src/audio_and_video_config.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_I2C audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller " "Elaborating entity \"Altera_UP_I2C\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\"" {  } { { "src/audio_and_video_config.v" "I2C_Controller" { Text "D:/Study/DSPonFPGA/main/src/audio_and_video_config.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec audio_codec:codec " "Elaborating entity \"audio_codec\" for hierarchy \"audio_codec:codec\"" {  } { { "src/part1.v" "codec" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge audio_codec:codec\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"audio_codec:codec\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "src/audio_codec.v" "Bit_Clock_Edges" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "src/audio_codec.v" "Audio_In_Deserializer" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "src/Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "src/Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "src/Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708491557 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491557 ""}  } { { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1714708491557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_6041.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_6041.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_6041 " "Found entity 1: scfifo_6041" {  } { { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714708491635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714708491635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_6041 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated " "Elaborating entity \"scfifo_6041\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_pn31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_pn31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_pn31 " "Found entity 1: a_dpfifo_pn31" {  } { { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714708491649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714708491649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_pn31 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo " "Elaborating entity \"a_dpfifo_pn31\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\"" {  } { { "db/scfifo_6041.tdf" "dpfifo" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tc81 " "Found entity 1: altsyncram_tc81" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714708491744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714708491744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tc81 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram " "Elaborating entity \"altsyncram_tc81\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\"" {  } { { "db/a_dpfifo_pn31.tdf" "FIFOram" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2o8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2o8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2o8 " "Found entity 1: cmpr_2o8" {  } { { "db/cmpr_2o8.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/cmpr_2o8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714708491830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714708491830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|cmpr_2o8:almost_full_comparer " "Elaborating entity \"cmpr_2o8\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|cmpr_2o8:almost_full_comparer\"" {  } { { "db/a_dpfifo_pn31.tdf" "almost_full_comparer" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|cmpr_2o8:three_comparison " "Elaborating entity \"cmpr_2o8\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|cmpr_2o8:three_comparison\"" {  } { { "db/a_dpfifo_pn31.tdf" "three_comparison" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d5b " "Found entity 1: cntr_d5b" {  } { { "db/cntr_d5b.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/cntr_d5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714708491921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714708491921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d5b audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|cntr_d5b:rd_ptr_msb " "Elaborating entity \"cntr_d5b\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|cntr_d5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_pn31.tdf" "rd_ptr_msb" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q57 " "Found entity 1: cntr_q57" {  } { { "db/cntr_q57.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/cntr_q57.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714708491999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714708491999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q57 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|cntr_q57:usedw_counter " "Elaborating entity \"cntr_q57\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|cntr_q57:usedw_counter\"" {  } { { "db/a_dpfifo_pn31.tdf" "usedw_counter" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708491999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e5b " "Found entity 1: cntr_e5b" {  } { { "db/cntr_e5b.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/cntr_e5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714708492091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714708492091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_e5b audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|cntr_e5b:wr_ptr " "Elaborating entity \"cntr_e5b\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|cntr_e5b:wr_ptr\"" {  } { { "db/a_dpfifo_pn31.tdf" "wr_ptr" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708492091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "src/audio_codec.v" "Audio_Out_Serializer" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708492171 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_Audio 1 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_Audio\" is connected to a signal of width 1. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "src/clock_generator.v" "DE_Clock_Generator_Audio" { Text "D:/Study/DSPonFPGA/main/src/clock_generator.v" 134 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1714708492645 "|part1|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[0\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 37 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708492829 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[1\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 67 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708492829 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[2\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 97 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708492829 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[3\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 127 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708492829 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[4\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 157 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708492829 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[5\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 187 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708492829 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[6\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 217 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708492829 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[7\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 247 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708492829 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[8\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 277 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708492829 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[9\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 307 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708492829 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[10\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 337 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708492829 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[11\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 367 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708492829 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[12\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 397 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708492829 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[13\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 427 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708492829 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[14\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 457 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708492829 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[15\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 487 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708492829 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[16\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 517 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708492829 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[17\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 547 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708492829 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[18\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 577 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708492829 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[19\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 607 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708492829 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[20\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 637 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708492829 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[21\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 667 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708492829 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[22\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 697 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708492829 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[23\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 727 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708492829 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1714708492829 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1714708492829 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "yourcircuit1:circuit1\|fir_filter:FIR\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"yourcircuit1:circuit1\|fir_filter:FIR\|Mult14\"" {  } { { "src/fir_filter.v" "Mult14" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708498295 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "yourcircuit1:circuit1\|fir_filter:FIR\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"yourcircuit1:circuit1\|fir_filter:FIR\|Mult8\"" {  } { { "src/fir_filter.v" "Mult8" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 141 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708498295 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "yourcircuit1:circuit1\|fir_filter:FIR\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"yourcircuit1:circuit1\|fir_filter:FIR\|Mult9\"" {  } { { "src/fir_filter.v" "Mult9" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 142 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708498295 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "yourcircuit1:circuit1\|fir_filter:FIR\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"yourcircuit1:circuit1\|fir_filter:FIR\|Mult6\"" {  } { { "src/fir_filter.v" "Mult6" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 139 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708498295 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "yourcircuit1:circuit1\|fir_filter:FIR\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"yourcircuit1:circuit1\|fir_filter:FIR\|Mult7\"" {  } { { "src/fir_filter.v" "Mult7" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 140 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708498295 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "yourcircuit1:circuit1\|fir_filter:FIR\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"yourcircuit1:circuit1\|fir_filter:FIR\|Mult4\"" {  } { { "src/fir_filter.v" "Mult4" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 137 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708498295 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "yourcircuit1:circuit1\|fir_filter:FIR\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"yourcircuit1:circuit1\|fir_filter:FIR\|Mult5\"" {  } { { "src/fir_filter.v" "Mult5" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 138 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708498295 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "yourcircuit1:circuit1\|fir_filter:FIR\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"yourcircuit1:circuit1\|fir_filter:FIR\|Mult1\"" {  } { { "src/fir_filter.v" "Mult1" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 134 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708498295 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "yourcircuit1:circuit1\|fir_filter:FIR\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"yourcircuit1:circuit1\|fir_filter:FIR\|Mult10\"" {  } { { "src/fir_filter.v" "Mult10" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708498295 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "yourcircuit1:circuit1\|fir_filter:FIR\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"yourcircuit1:circuit1\|fir_filter:FIR\|Mult11\"" {  } { { "src/fir_filter.v" "Mult11" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708498295 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "yourcircuit1:circuit1\|fir_filter:FIR\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"yourcircuit1:circuit1\|fir_filter:FIR\|Mult12\"" {  } { { "src/fir_filter.v" "Mult12" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 145 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708498295 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "yourcircuit1:circuit1\|fir_filter:FIR\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"yourcircuit1:circuit1\|fir_filter:FIR\|Mult13\"" {  } { { "src/fir_filter.v" "Mult13" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708498295 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "yourcircuit1:circuit1\|fir_filter:FIR\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"yourcircuit1:circuit1\|fir_filter:FIR\|Mult2\"" {  } { { "src/fir_filter.v" "Mult2" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 135 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708498295 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "yourcircuit1:circuit1\|fir_filter:FIR\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"yourcircuit1:circuit1\|fir_filter:FIR\|Mult3\"" {  } { { "src/fir_filter.v" "Mult3" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708498295 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1714708498295 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult14\"" {  } { { "src/fir_filter.v" "" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 147 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708498358 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult14 " "Instantiated megafunction \"yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 1 " "Parameter \"LPM_WIDTHA\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498358 ""}  } { { "src/fir_filter.v" "" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 147 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1714708498358 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult14\|multcore:mult_core yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult14\|multcore:mult_core\", which is child of megafunction instantiation \"yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult14\"" {  } { { "lpm_mult.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "src/fir_filter.v" "" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 147 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498396 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult14\|multcore:mult_core\|lpm_add_sub:adder yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult14\|multcore:mult_core\|lpm_add_sub:adder\", which is child of megafunction instantiation \"yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult14\"" {  } { { "multcore.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/multcore.tdf" 439 6 0 } } { "src/fir_filter.v" "" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 147 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g1h " "Found entity 1: add_sub_g1h" {  } { { "db/add_sub_g1h.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/add_sub_g1h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714708498517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714708498517 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult14\|altshift:external_latency_ffs yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult14\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult14\"" {  } { { "lpm_mult.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "src/fir_filter.v" "" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 147 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498536 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult8\"" {  } { { "src/fir_filter.v" "" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 141 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708498536 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult8 " "Instantiated megafunction \"yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498536 ""}  } { { "src/fir_filter.v" "" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 141 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1714708498536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_h3t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_h3t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_h3t " "Found entity 1: mult_h3t" {  } { { "db/mult_h3t.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/mult_h3t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714708498627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714708498627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult9\"" {  } { { "src/fir_filter.v" "" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 142 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708498647 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult9 " "Instantiated megafunction \"yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498647 ""}  } { { "src/fir_filter.v" "" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 142 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1714708498647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult4\"" {  } { { "src/fir_filter.v" "" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 137 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708498673 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult4 " "Instantiated megafunction \"yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498673 ""}  } { { "src/fir_filter.v" "" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 137 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1714708498673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_m3t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_m3t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_m3t " "Found entity 1: mult_m3t" {  } { { "db/mult_m3t.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/mult_m3t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714708498754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714708498754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult5\"" {  } { { "src/fir_filter.v" "" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 138 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708498768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult5 " "Instantiated megafunction \"yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498768 ""}  } { { "src/fir_filter.v" "" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 138 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1714708498768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o3t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_o3t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o3t " "Found entity 1: mult_o3t" {  } { { "db/mult_o3t.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/mult_o3t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714708498849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714708498849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult12 " "Elaborated megafunction instantiation \"yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult12\"" {  } { { "src/fir_filter.v" "" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 145 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708498895 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult12 " "Instantiated megafunction \"yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 2 " "Parameter \"LPM_WIDTHA\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714708498895 ""}  } { { "src/fir_filter.v" "" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 145 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1714708498895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_i3t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_i3t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_i3t " "Found entity 1: mult_i3t" {  } { { "db/mult_i3t.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/mult_i3t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714708498974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714708498974 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "292 " "Ignored 292 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "292 " "Ignored 292 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1714708500516 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1714708500516 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1714708507698 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1714708508334 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714708508334 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1896 " "Implemented 1896 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1714708508719 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1714708508719 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1714708508719 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1782 " "Implemented 1782 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1714708508719 ""} { "Info" "ICUT_CUT_TM_RAMS" "72 " "Implemented 72 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1714708508719 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1714708508719 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "30 " "Implemented 30 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1714708508719 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1714708508719 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1714708508776 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 10:55:08 2024 " "Processing ended: Fri May 03 10:55:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1714708508776 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1714708508776 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1714708508776 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1714708508776 ""}
