

================================================================
== Synthesis Summary Report of 'top'
================================================================
+ General Information: 
    * Date:           Sun Jan 24 08:16:25 2021
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
    * Project:        top
    * Solution:       solution (Vitis Kernel Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu200-fsgd2104-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+------------+------------+---------+
    |              Modules              | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |            |            |         |
    |              & Loops              | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF     |     LUT    |   URAM  |
    +-----------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+------------+------------+---------+
    |+ top                              |     -|  0.00|        -|       -|         -|        -|     -|        no|     -|   -|  4319 (~0%)|  5782 (~0%)|  6 (~0%)|
    | o VITIS_LOOP_95_1                 |     -|  2.43|        -|       -|         -|        -|     -|        no|     -|   -|           -|           -|        -|
    |  + top_Pipeline_Loop_children     |     -|  0.56|        5|  16.665|         -|        5|     -|        no|     -|   -|    57 (~0%)|   150 (~0%)|        -|
    |   o Loop_children                 |     -|  2.43|        3|   9.999|         1|        1|     3|       yes|     -|   -|           -|           -|        -|
    |  + top_Pipeline_VITIS_LOOP_154_1  |     -|  0.56|        -|       -|         -|        -|     -|        no|     -|   -|    95 (~0%)|   184 (~0%)|        -|
    |   o VITIS_LOOP_154_1              |    II|  2.43|        -|       -|         3|        2|     -|       yes|     -|   -|           -|           -|        -|
    |  + subT1_pipl                     |     -|  0.00|        -|       -|         -|        -|     -|        no|     -|   -|  3206 (~0%)|  3639 (~0%)|  6 (~0%)|
    |   o VITIS_LOOP_304_1              |     -|  2.43|        -|       -|        39|        -|     -|        no|     -|   -|           -|           -|        -|
    |    + subT1_lev_stage_4            |     -|  0.34|        1|   3.333|         -|        1|     -|        no|     -|   -|   163 (~0%)|   201 (~0%)|        -|
    |    + subT1_lev_stage_3            |     -|  0.34|        1|   3.333|         -|        1|     -|        no|     -|   -|   163 (~0%)|   201 (~0%)|        -|
    |    + subT1_lev_stage_2            |     -|  0.08|        8|  26.664|         -|        8|     -|        no|     -|   -|   324 (~0%)|   393 (~0%)|  2 (~0%)|
    |    + subT1_lev_stage_1            |     -|  0.08|        8|  26.664|         -|        8|     -|        no|     -|   -|   328 (~0%)|   397 (~0%)|  2 (~0%)|
    |    + subT1_lev_stage              |     -|  0.08|        8|  26.664|         -|        8|     -|        no|     -|   -|   330 (~0%)|   399 (~0%)|  2 (~0%)|
    |  + top_Pipeline_VITIS_LOOP_199_1  |     -|  0.29|        -|       -|         -|        -|     -|        no|     -|   -|   396 (~0%)|   339 (~0%)|        -|
    |   o VITIS_LOOP_199_1              |    II|  2.43|        -|       -|         4|        3|     -|       yes|     -|   -|           -|           -|        -|
    +-----------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+------------+------------+---------+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem0 | 256 -> 256 | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------+
| Interface     | Register   | Offset | Width | Access | Description                      | Bit Fields                                                             |
+---------------+------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------+
| s_axi_control | CTRL       | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART |
| s_axi_control | GIER       | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                               |
| s_axi_control | IP_IER     | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN 5=CHAN2_INT_EN                           |
| s_axi_control | IP_ISR     | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST 5=CHAN2_INT_ST                           |
| s_axi_control | adj_list_1 | 0x10   | 32    | W      | Data signal of adj_list          |                                                                        |
| s_axi_control | adj_list_2 | 0x14   | 32    | W      | Data signal of adj_list          |                                                                        |
| s_axi_control | flushs     | 0x1c   | 32    | W      | Data signal of flushs            |                                                                        |
+---------------+------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------+

* AXIS
+-----------+---------------+-------+-------+-------+--------+--------+
| Interface | Register Mode | TDATA | TKEEP | TLAST | TREADY | TVALID |
+-----------+---------------+-------+-------+-------+--------+--------+
| X         | both          | 24    | 3     | 1     | 1      | 1      |
| ids       | both          | 32    | 4     | 1     | 1      | 1      |
| out_r     | both          | 128   |       |       | 1      | 1      |
+-----------+---------------+-------+-------+-------+--------+--------+

* REGISTER
+-------------+----------+
| Interface   | Bitwidth |
+-------------+----------+
| event_done  | 1        |
| event_start | 1        |
+-------------+----------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------------------------------+
| Argument | Direction | Datatype                           |
+----------+-----------+------------------------------------+
| X        | in        | stream<qdma_axis<20, 0, 0, 0>, 0>& |
| ids      | in        | stream<qdma_axis<32, 0, 0, 0>, 0>& |
| out      | out       | SelTupleOut*                       |
| adj_list | unused    | node*                              |
| flushs   | in        | int                                |
+----------+-----------+------------------------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+--------------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                              |
+----------+---------------+-----------+----------+--------------------------------------+
| X        | X             | interface |          |                                      |
| ids      | ids           | interface |          |                                      |
| out      | out_r         | interface |          |                                      |
| adj_list | m_axi_gmem0   | interface |          |                                      |
| adj_list | s_axi_control | register  | offset   | name=adj_list_1 offset=0x10 range=32 |
| adj_list | s_axi_control | register  | offset   | name=adj_list_2 offset=0x14 range=32 |
| flushs   | s_axi_control | register  |          | name=flushs offset=0x1c range=32     |
+----------+---------------+-----------+----------+--------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+----------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                             | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+----------------------------------+-----+--------+-------------+-----+--------+---------+
| + top                            | 0   |        |             |     |        |         |
|   add_ln712_fu_408_p2            | -   |        | add_ln712   | add | fabric | 0       |
|  + top_Pipeline_Loop_children    | 0   |        |             |     |        |         |
|    add_ln112_fu_107_p2           | -   |        | add_ln112   | add | fabric | 0       |
|  + top_Pipeline_VITIS_LOOP_154_1 | 0   |        |             |     |        |         |
|    cnt_8_fu_102_p2               | -   |        | cnt_8       | add | fabric | 0       |
|  + subT1_pipl                    | 0   |        |             |     |        |         |
|   + subT1_lev_stage_4            | 0   |        |             |     |        |         |
|     sub_ln413_fu_189_p2          | -   |        | sub_ln413   | add | tadder | 0       |
|     newind_1_fu_195_p2           | -   |        | newind_1    | add | tadder | 0       |
|     newind_fu_209_p2             | -   |        | newind      | sub | fabric | 0       |
|   + subT1_lev_stage_3            | 0   |        |             |     |        |         |
|     sub_ln413_fu_189_p2          | -   |        | sub_ln413   | add | tadder | 0       |
|     newind_4_fu_195_p2           | -   |        | newind_4    | add | tadder | 0       |
|     newind_fu_209_p2             | -   |        | newind      | sub | fabric | 0       |
|   + subT1_lev_stage_2            | 0   |        |             |     |        |         |
|     sub_ln712_fu_257_p2          | -   |        | sub_ln712   | sub | fabric | 0       |
|     add_ln712_1_fu_277_p2        | -   |        | add_ln712_1 | add | fabric | 0       |
|     add_ln712_fu_287_p2          | -   |        | add_ln712   | add | fabric | 0       |
|     sub_ln413_fu_299_p2          | -   |        | sub_ln413   | add | tadder | 0       |
|     newind_7_fu_311_p2           | -   |        | newind_7    | add | tadder | 0       |
|     sub_ln435_fu_325_p2          | -   |        | sub_ln435   | add | tadder | 0       |
|     newind_fu_333_p2             | -   |        | newind      | add | tadder | 0       |
|   + subT1_lev_stage_1            | 0   |        |             |     |        |         |
|     sub_ln712_fu_257_p2          | -   |        | sub_ln712   | sub | fabric | 0       |
|     add_ln712_2_fu_277_p2        | -   |        | add_ln712_2 | add | fabric | 0       |
|     add_ln712_fu_287_p2          | -   |        | add_ln712   | add | fabric | 0       |
|     sub_ln413_fu_299_p2          | -   |        | sub_ln413   | add | tadder | 0       |
|     newind_10_fu_311_p2          | -   |        | newind_10   | add | tadder | 0       |
|     sub_ln435_fu_325_p2          | -   |        | sub_ln435   | add | tadder | 0       |
|     newind_fu_333_p2             | -   |        | newind      | add | tadder | 0       |
|   + subT1_lev_stage              | 0   |        |             |     |        |         |
|     sub_ln712_fu_257_p2          | -   |        | sub_ln712   | sub | fabric | 0       |
|     add_ln712_3_fu_277_p2        | -   |        | add_ln712_3 | add | fabric | 0       |
|     add_ln712_fu_287_p2          | -   |        | add_ln712   | add | fabric | 0       |
|     sub_ln413_fu_299_p2          | -   |        | sub_ln413   | add | tadder | 0       |
|     newind_13_fu_311_p2          | -   |        | newind_13   | add | tadder | 0       |
|     sub_ln435_fu_325_p2          | -   |        | sub_ln435   | add | tadder | 0       |
|     newind_fu_333_p2             | -   |        | newind      | add | tadder | 0       |
|  + top_Pipeline_VITIS_LOOP_199_1 | 0   |        |             |     |        |         |
|    cnt_2_fu_140_p2               | -   |        | cnt_2       | add | fabric | 0       |
|    cnt_4_fu_146_p2               | -   |        | cnt_4       | add | fabric | 0       |
|    cnt_6_fu_153_p2               | -   |        | cnt_6       | add | fabric | 0       |
+----------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------------------------------------------------------------------------------------+------+------+--------+--------------------------------------------------------------------------------------------+---------+------+---------+
| Name                                                                                            | BRAM | URAM | Pragma | Variable                                                                                   | Storage | Impl | Latency |
+-------------------------------------------------------------------------------------------------+------+------+--------+--------------------------------------------------------------------------------------------+---------+------+---------+
| + top                                                                                           | 0    | 6    |        |                                                                                            |         |      |         |
|   xbarpipe_fifo_U                                                                               | -    | -    | yes    | xbarpipe                                                                                   | fifo    | srl  | 0       |
|   xbarIDRpipe_fifo_U                                                                            | -    | -    | yes    | xbarIDRpipe                                                                                | fifo    | srl  | 0       |
|   IDRpipe1_fifo_U                                                                               | -    | -    | yes    | IDRpipe1                                                                                   | fifo    | srl  | 0       |
|   IDRpipe2_fifo_U                                                                               | -    | -    | yes    | IDRpipe2                                                                                   | fifo    | srl  | 0       |
|   IDRpipe3_fifo_U                                                                               | -    | -    | yes    | IDRpipe3                                                                                   | fifo    | srl  | 0       |
|   Wsigpipe1_fifo_U                                                                              | -    | -    | yes    | Wsigpipe1                                                                                  | fifo    | srl  | 0       |
|   Wsigpipe2_fifo_U                                                                              | -    | -    | yes    | Wsigpipe2                                                                                  | fifo    | srl  | 0       |
|   Wsigpipe3_fifo_U                                                                              | -    | -    | yes    | Wsigpipe3                                                                                  | fifo    | srl  | 0       |
|   OutTuppipe1_fifo_U                                                                            | -    | -    | yes    | OutTuppipe1                                                                                | fifo    | srl  | 0       |
|   OutTuppipe2_fifo_U                                                                            | -    | -    | yes    | OutTuppipe2                                                                                | fifo    | srl  | 0       |
|   OutTuppipe3_fifo_U                                                                            | -    | -    | yes    | OutTuppipe3                                                                                | fifo    | srl  | 0       |
|  + subT1_pipl                                                                                   | 0    | 6    |        |                                                                                            |         |      |         |
|    lev_retpipe_fifo_U                                                                           | -    | -    | yes    | lev_retpipe                                                                                | fifo    | srl  | 0       |
|    lev_retpipe_6_fifo_U                                                                         | -    | -    | yes    | lev_retpipe_6                                                                              | fifo    | srl  | 0       |
|    lev_retpipe_7_fifo_U                                                                         | -    | -    | yes    | lev_retpipe_7                                                                              | fifo    | srl  | 0       |
|    lev_retpipe_8_fifo_U                                                                         | -    | -    | yes    | lev_retpipe_8                                                                              | fifo    | srl  | 0       |
|    lev_retpipe_9_fifo_U                                                                         | -    | -    | yes    | lev_retpipe_9                                                                              | fifo    | srl  | 0       |
|    lev_retpipe_10_fifo_U                                                                        | -    | -    | yes    | lev_retpipe_10                                                                             | fifo    | srl  | 0       |
|    childindexpipe_fifo_U                                                                        | -    | -    | yes    | childindexpipe                                                                             | fifo    | srl  | 0       |
|    childindexpipe_6_fifo_U                                                                      | -    | -    | yes    | childindexpipe_6                                                                           | fifo    | srl  | 0       |
|    childindexpipe_7_fifo_U                                                                      | -    | -    | yes    | childindexpipe_7                                                                           | fifo    | srl  | 0       |
|    childindexpipe_8_fifo_U                                                                      | -    | -    | yes    | childindexpipe_8                                                                           | fifo    | srl  | 0       |
|    childindexpipe_9_fifo_U                                                                      | -    | -    | yes    | childindexpipe_9                                                                           | fifo    | srl  | 0       |
|    childindexpipe_10_fifo_U                                                                     | -    | -    | yes    | childindexpipe_10                                                                          | fifo    | srl  | 0       |
|    IDRpipes_fifo_U                                                                              | -    | -    | yes    | IDRpipes                                                                                   | fifo    | srl  | 0       |
|    IDRpipes_6_fifo_U                                                                            | -    | -    | yes    | IDRpipes_6                                                                                 | fifo    | srl  | 0       |
|    IDRpipes_7_fifo_U                                                                            | -    | -    | yes    | IDRpipes_7                                                                                 | fifo    | srl  | 0       |
|    IDRpipes_8_fifo_U                                                                            | -    | -    | yes    | IDRpipes_8                                                                                 | fifo    | srl  | 0       |
|    IDRpipes_9_fifo_U                                                                            | -    | -    | yes    | IDRpipes_9                                                                                 | fifo    | srl  | 0       |
|    IDRpipes_10_fifo_U                                                                           | -    | -    | yes    | IDRpipes_10                                                                                | fifo    | srl  | 0       |
|    subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_U   | -    | -    |        | subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs   | ram_1p  | auto | 1       |
|    subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5_U | -    | -    |        | subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5 | ram_1p  | auto | 1       |
|    subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1_U | -    | -    |        | subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1 | ram_1p  | auto | 1       |
|    subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6_U | -    | -    |        | subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6 | ram_1p  | auto | 1       |
|    subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2_U | -    | -    |        | subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2 | ram_1p  | auto | 1       |
|    subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7_U | -    | -    |        | subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7 | ram_1p  | auto | 1       |
|    subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3_U | -    | -    |        | subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3 | ram_1p  | auto | 1       |
|    subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8_U | -    | -    |        | subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8 | ram_1p  | auto | 1       |
|    subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4_U | -    | -    |        | subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4 | ram_1p  | auto | 1       |
|    subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9_U | -    | -    |        | subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9 | ram_1p  | auto | 1       |
|   + subT1_lev_stage_2                                                                           | 0    | 2    |        |                                                                                            |         |      |         |
|     lev3_numc_V_U                                                                               | -    | 1    | pragma | lev3_numc_V                                                                                | ram_1p  | uram | 1       |
|     lev3_ucta_V_U                                                                               | -    | 1    | pragma | lev3_ucta_V                                                                                | ram_1p  | uram | 1       |
|   + subT1_lev_stage_1                                                                           | 0    | 2    |        |                                                                                            |         |      |         |
|     lev4_numc_V_U                                                                               | -    | 1    | pragma | lev4_numc_V                                                                                | ram_1p  | uram | 1       |
|     lev4_ucta_V_U                                                                               | -    | 1    | pragma | lev4_ucta_V                                                                                | ram_1p  | uram | 1       |
|   + subT1_lev_stage                                                                             | 0    | 2    |        |                                                                                            |         |      |         |
|     lev5_numc_V_U                                                                               | -    | 1    | pragma | lev5_numc_V                                                                                | ram_1p  | uram | 1       |
|     lev5_ucta_V_U                                                                               | -    | 1    | pragma | lev5_ucta_V                                                                                | ram_1p  | uram | 1       |
+-------------------------------------------------------------------------------------------------+------+------+--------+--------------------------------------------------------------------------------------------+---------+------+---------+


================================================================
== User Pragma Report
================================================================
* Pragmas with Warnings
+----------+---------+------------------------------------------------------------------------------------+---------------------------------------------------+
| Type     | Options | Location                                                                           | Messages                                          |
+----------+---------+------------------------------------------------------------------------------------+---------------------------------------------------+
| dataflow |         | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:97 in top         | Only for-loops and functions support the dataflow |
|          |         |                                                                                    | Only for-loops and functions support the dataflow |
| dataflow |         | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:308 in subt1_pipl | Only for-loops and functions support the dataflow |
|          |         |                                                                                    | Only for-loops and functions support the dataflow |
+----------+---------+------------------------------------------------------------------------------------+---------------------------------------------------+

* Valid Pragma Syntax
+-----------------+-----------------------------------------------+----------------------------------------------------------------------------------------------------+
| Type            | Options                                       | Location                                                                                           |
+-----------------+-----------------------------------------------+----------------------------------------------------------------------------------------------------+
| interface       | axis port=X                                   | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:30 in top, X                      |
| interface       | axis port=ids                                 | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:31 in top, ids                    |
| interface       | axis port=out                                 | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:33 in top, out                    |
| interface       | m_axi port=adj_list bundle=gmem0 offset=slave | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:35 in top, adj_list               |
| interface       | s_axilite port=adj_list bundle=control        | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:37 in top, adj_list               |
| interface       | s_axilite port=flushs bundle=control          | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:38 in top, flushs                 |
| interface       | s_axilite port=return bundle=control          | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:39 in top, return                 |
| stream          | variable=xbarpipe depth=1                     | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:44 in top, xbarpipe               |
| bind_storage    | variable=xbarpipe type=fifo impl=SRL          | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:45 in top, xbarpipe               |
| stream          | variable=xbarIDRpipe depth=1                  | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:48 in top, xbarIDRpipe            |
| bind_storage    | variable=xbarIDRpipe type=fifo impl=SRL       | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:49 in top, xbarIDRpipe            |
| stream          | variable=IDRpipe1 depth=32                    | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:54 in top, IDRpipe1               |
| bind_storage    | variable=IDRpipe1 type=fifo impl=SRL          | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:55 in top, IDRpipe1               |
| stream          | variable=IDRpipe2 depth=32                    | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:57 in top, IDRpipe2               |
| bind_storage    | variable=IDRpipe2 type=fifo impl=SRL          | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:58 in top, IDRpipe2               |
| stream          | variable=IDRpipe3 depth=32                    | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:60 in top, IDRpipe3               |
| bind_storage    | variable=IDRpipe3 type=fifo impl=SRL          | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:61 in top, IDRpipe3               |
| stream          | variable=Wsigpipe1 depth=1                    | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:64 in top, Wsigpipe1              |
| bind_storage    | variable=Wsigpipe1 type=fifo impl=SRL         | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:65 in top, Wsigpipe1              |
| stream          | variable=Wsigpipe2 depth=1                    | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:67 in top, Wsigpipe2              |
| bind_storage    | variable=Wsigpipe2 type=fifo impl=SRL         | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:68 in top, Wsigpipe2              |
| stream          | variable=Wsigpipe3 depth=1                    | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:70 in top, Wsigpipe3              |
| bind_storage    | variable=Wsigpipe3 type=fifo impl=SRL         | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:71 in top, Wsigpipe3              |
| stream          | variable=OutTuppipe1 depth=32                 | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:74 in top, OutTuppipe1            |
| bind_storage    | variable=OutTuppipe1 type=fifo impl=SRL       | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:75 in top, OutTuppipe1            |
| stream          | variable=OutTuppipe2 depth=32                 | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:77 in top, OutTuppipe2            |
| bind_storage    | variable=OutTuppipe2 type=fifo impl=SRL       | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:78 in top, OutTuppipe2            |
| stream          | variable=OutTuppipe3 depth=32                 | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:80 in top, OutTuppipe3            |
| bind_storage    | variable=OutTuppipe3 type=fifo impl=SRL       | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:81 in top, OutTuppipe3            |
| pipeline        | II=1                                          | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:108 in top                        |
| stream          | variable=lev_retpipe depth=1                  | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:254 in subt1_pipl, lev_retpipe    |
| bind_storage    | variable=lev_retpipe type=fifo impl=SRL       | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:255 in subt1_pipl, lev_retpipe    |
| stream          | variable=childindexpipe depth=1               | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:258 in subt1_pipl, childindexpipe |
| bind_storage    | variable=childindexpipe type=fifo impl=SRL    | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:259 in subt1_pipl, childindexpipe |
| stream          | variable=IDRpipes depth=1                     | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:271 in subt1_pipl, IDRpipes       |
| bind_storage    | variable=IDRpipes type=fifo impl=SRL          | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:272 in subt1_pipl, IDRpipes       |
| bind_storage    | variable=lev1 type=RAM_1P impl=bram           | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:286 in subt1_pipl, lev1           |
| bind_storage    | variable=lev2 type=RAM_1P impl=bram           | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:287 in subt1_pipl, lev2           |
| bind_storage    | variable=lev3 type=RAM_1P impl=uram           | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:288 in subt1_pipl, lev3           |
| bind_storage    | variable=lev4 type=RAM_1P impl=uram           | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:289 in subt1_pipl, lev4           |
| bind_storage    | variable=lev5 type=RAM_1P impl=uram           | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:290 in subt1_pipl, lev5           |
| array_partition | variable=memoizlevs dim=1 complete            | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:293 in subt1_pipl, memoizlevs     |
| pipeline        | II=1                                          | /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:418 in subt1_lev_stage            |
+-----------------+-----------------------------------------------+----------------------------------------------------------------------------------------------------+


