INFO-FLOW: Workspace /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1 opened at Tue Nov 24 11:48:59 CET 2020
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 1.28 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.16 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.54 sec.
Execute     create_clock -period 12.5 -name default 
Execute       config_clock -quiet -name default -period 12.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12.5ns.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.97 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.29 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.6 sec.
INFO-FLOW: Done: GCC PP time: 5.9 seconds per iteration
Execute         source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.17 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.21 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 1.34 sec.
Execute         source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:154:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
Execute         send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 2.09 sec.
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.02 sec.
Command         tidy_31 done; 3.15 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.52 sec.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 2.69 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/opt/Xilinx/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.34 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1680.574 ; gain = 1230.723 ; free physical = 19068 ; free virtual = 29763
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1680.574 ; gain = 1230.723 ; free physical = 19068 ; free virtual = 29763
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.14 sec.
Execute           llvm-ld /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.92 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 1.24 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1680.574 ; gain = 1230.723 ; free physical = 18962 ; free virtual = 29671
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::normalize<ap_fixed<8, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_batchnorm.h:70) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense.h:131) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense.h:200) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense.h:131) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense.h:200) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense.h:131) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense.h:200) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense.h:131) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense.h:200) automatically.
Command           transform done; 0.61 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1680.574 ; gain = 1230.723 ; free physical = 18923 ; free virtual = 29636
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config14>' (firmware/nnet_utils/nnet_activation.h:51:9).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense.h:114:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config11>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense.h:114:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config8>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense.h:114:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config5>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense.h:114:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::normalize<ap_fixed<8, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_batchnorm.h:58:55).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:55) in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config14>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense.h:160) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense.h:165) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense.h:176) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense.h:184) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense.h:188) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense.h:195) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config11>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense.h:160) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense.h:165) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense.h:176) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense.h:184) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense.h:188) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense.h:195) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense.h:160) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense.h:165) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense.h:176) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense.h:184) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense.h:188) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense.h:195) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense.h:160) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense.h:165) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense.h:176) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense.h:184) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense.h:188) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense.h:195) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_batchnorm.h:80) in function 'nnet::normalize<ap_fixed<8, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 12.
INFO: [XFORM 203-131] Reshaping array 'input.V' (firmware/myproject.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer14_out.V' (firmware/myproject.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V' (firmware/myproject.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer3_out.V' (firmware/myproject.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V' (firmware/myproject.cpp:72) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V' (firmware/myproject.cpp:76) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer8_out.V' (firmware/myproject.cpp:80) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer9_out.V' (firmware/myproject.cpp:84) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer11_out.V' (firmware/myproject.cpp:88) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer12_out.V' (firmware/myproject.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense.h:114) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense.h:114) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense.h:114) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense.h:114) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense.h:115) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::normalize<ap_fixed<8, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_batchnorm.h:70) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense.h:131) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense.h:200) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense.h:131) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense.h:200) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense.h:131) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense.h:200) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense.h:131) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense.h:200) automatically.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>'(firmware/nnet_utils/nnet_dense.h:120:1) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>.0' at call site (firmware/myproject.cpp:94) by setting 'weights.V' to 'w12.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>.0'(firmware/nnet_utils/nnet_dense.h:120:1) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>.0.0' at call site (firmware/myproject.cpp:94) by setting 'biases[0].V' to 'b12.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>.0.0'(firmware/nnet_utils/nnet_dense.h:120:1) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>.0.0.0' at call site (firmware/myproject.cpp:94) by setting 'biases[1].V' to 'b12.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:1) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>.0.0.0.0' at call site (firmware/myproject.cpp:94) by setting 'biases[2].V' to 'b12.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:1) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>.0.0.0.0.0' at call site (firmware/myproject.cpp:94) by setting 'biases[3].V' to 'b12.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0' at call site (firmware/myproject.cpp:86) by setting 'weights.V' to 'w9.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0' at call site (firmware/myproject.cpp:86) by setting 'biases[0].V' to 'b9.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0' at call site (firmware/myproject.cpp:86) by setting 'biases[1].V' to 'b9.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0' at call site (firmware/myproject.cpp:86) by setting 'biases[2].V' to 'b9.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0' at call site (firmware/myproject.cpp:86) by setting 'biases[3].V' to 'b9.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0' at call site (firmware/myproject.cpp:86) by setting 'biases[4].V' to 'b9.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:86) by setting 'biases[5].V' to 'b9.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:86) by setting 'biases[6].V' to 'b9.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:86) by setting 'biases[7].V' to 'b9.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:86) by setting 'biases[8].V' to 'b9.V.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:86) by setting 'biases[9].V' to 'b9.V.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:86) by setting 'biases[10].V' to 'b9.V.10'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:86) by setting 'biases[11].V' to 'b9.V.11'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:86) by setting 'biases[12].V' to 'b9.V.12'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:86) by setting 'biases[13].V' to 'b9.V.13'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:86) by setting 'biases[14].V' to 'b9.V.14'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:86) by setting 'biases[15].V' to 'b9.V.15'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0' at call site (firmware/myproject.cpp:78) by setting 'weights.V' to 'w6.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[0].V' to 'b6.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[1].V' to 'b6.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[2].V' to 'b6.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[3].V' to 'b6.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[4].V' to 'b6.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[5].V' to 'b6.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[6].V' to 'b6.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[7].V' to 'b6.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[8].V' to 'b6.V.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[9].V' to 'b6.V.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[10].V' to 'b6.V.10'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[11].V' to 'b6.V.11'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[12].V' to 'b6.V.12'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[13].V' to 'b6.V.13'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[14].V' to 'b6.V.14'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[15].V' to 'b6.V.15'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[16].V' to 'b6.V.16'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[17].V' to 'b6.V.17'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[18].V' to 'b6.V.18'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[19].V' to 'b6.V.19'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[20].V' to 'b6.V.20'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[21].V' to 'b6.V.21'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[22].V' to 'b6.V.22'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[23].V' to 'b6.V.23'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[24].V' to 'b6.V.24'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[25].V' to 'b6.V.25'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[26].V' to 'b6.V.26'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[27].V' to 'b6.V.27'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[28].V' to 'b6.V.28'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[29].V' to 'b6.V.29'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[30].V' to 'b6.V.30'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[31].V' to 'b6.V.31'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0' at call site (firmware/myproject.cpp:70) by setting 'weights.V' to 'w3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0' at call site (firmware/myproject.cpp:70) by setting 'biases[0].V' to 'b3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0' at call site (firmware/myproject.cpp:70) by setting 'biases[1].V' to 'b3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0' at call site (firmware/myproject.cpp:70) by setting 'biases[2].V' to 'b3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0' at call site (firmware/myproject.cpp:70) by setting 'biases[3].V' to 'b3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0' at call site (firmware/myproject.cpp:70) by setting 'biases[4].V' to 'b3.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:70) by setting 'biases[5].V' to 'b3.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:70) by setting 'biases[6].V' to 'b3.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:70) by setting 'biases[7].V' to 'b3.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:70) by setting 'biases[8].V' to 'b3.V.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:70) by setting 'biases[9].V' to 'b3.V.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:70) by setting 'biases[10].V' to 'b3.V.10'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:70) by setting 'biases[11].V' to 'b3.V.11'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:70) by setting 'biases[12].V' to 'b3.V.12'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:70) by setting 'biases[13].V' to 'b3.V.13'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:70) by setting 'biases[14].V' to 'b3.V.14'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:70) by setting 'biases[15].V' to 'b3.V.15'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<8, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'(firmware/nnet_utils/nnet_batchnorm.h:60:1) to 'nnet::normalize<ap_fixed<8, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0' by setting 'scale[0].V' to 's2.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<8, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0'(firmware/nnet_utils/nnet_batchnorm.h:60:1) to 'nnet::normalize<ap_fixed<8, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0' by setting 'scale[1].V' to 's2.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<8, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:1) to 'nnet::normalize<ap_fixed<8, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0' by setting 'scale[2].V' to 's2.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<8, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:1) to 'nnet::normalize<ap_fixed<8, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0' by setting 'bias[0].V' to 'b2.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<8, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:1) to 'nnet::normalize<ap_fixed<8, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0' by setting 'bias[1].V' to 'b2.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<8, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:1) to 'nnet::normalize<ap_fixed<8, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0' by setting 'bias[2].V' to 'b2.V.2'.
Command           transform done; 27.35 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:69:18) to (firmware/nnet_utils/nnet_activation.h:84:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config8>'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:69:18) to (firmware/nnet_utils/nnet_activation.h:84:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config5>'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:69:18) to (firmware/nnet_utils/nnet_activation.h:84:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config11>'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:49:20) to (firmware/nnet_utils/nnet_activation.h:61:1) in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config14>'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense.h:120:9)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense.h:120:9)...509 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>.0.0.0.0.0' (firmware/nnet_utils/nnet_dense.h:120:1)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense.h:120:9)...191 expression(s) balanced.
Command           transform done; 5 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:00:58 . Memory (MB): peak = 1680.574 ; gain = 1230.723 ; free physical = 18630 ; free virtual = 29349
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config8>' to 'relu' (firmware/nnet_utils/nnet_activation.h:71:26)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config5>' to 'relu.1' (firmware/nnet_utils/nnet_activation.h:71:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config11>' to 'relu.2' (firmware/nnet_utils/nnet_activation.h:71:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::product<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'product' (firmware/nnet_utils/nnet_dense.h:90:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::product<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'product.1' (firmware/nnet_utils/nnet_dense.h:90:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::normalize<ap_fixed<8, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0' to 'normalize.0.0.0.0.0.' (firmware/nnet_utils/nnet_batchnorm.h:60:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config14>' to 'linear' (firmware/nnet_utils/nnet_activation.h:51:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency.0.0.0.' (firmware/nnet_utils/nnet_dense.h:120:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency.0.0.0..1' (firmware/nnet_utils/nnet_dense.h:120:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>.0.0.0.0.0' to 'dense_latency.0.0.0..2' (firmware/nnet_utils/nnet_dense.h:120:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency.0.0.0..3' (firmware/nnet_utils/nnet_dense.h:120:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'product_1' is missing or was optimized away (firmware/nnet_utils/nnet_dense.h:132:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'product_1' is missing or was optimized away (firmware/nnet_utils/nnet_dense.h:132:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'product_1' is missing or was optimized away (firmware/nnet_utils/nnet_dense.h:132:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'product_1' is missing or was optimized away (firmware/nnet_utils/nnet_dense.h:132:1)
Command           transform done; 9.35 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:08 ; elapsed = 00:01:08 . Memory (MB): peak = 1680.574 ; gain = 1230.723 ; free physical = 18591 ; free virtual = 29311
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 45.79 sec.
Command       elaborate done; 65.75 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'normalize.0.0.0.0.0.' to 'normalize_0_0_0_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'product.1' to 'product_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency.0.0.0..3' to 'dense_latency_0_0_0_3'.
WARNING: [SYN 201-103] Legalizing function name 'relu.1' to 'relu_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency.0.0.0..1' to 'dense_latency_0_0_0_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency.0.0.0.' to 'dense_latency_0_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu.2' to 'relu_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency.0.0.0..2' to 'dense_latency_0_0_0_2'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model linear 
Execute         preproc_iomode -model dense_latency.0.0.0..2 
Execute         preproc_iomode -model relu.2 
Execute         preproc_iomode -model dense_latency.0.0.0. 
Execute         preproc_iomode -model relu 
Execute         preproc_iomode -model dense_latency.0.0.0..1 
Execute         preproc_iomode -model product 
Execute         preproc_iomode -model relu.1 
Execute         preproc_iomode -model dense_latency.0.0.0..3 
Execute         preproc_iomode -model product.1 
Execute         preproc_iomode -model normalize.0.0.0.0.0. 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: normalize.0.0.0.0.0. product.1 dense_latency.0.0.0..3 relu.1 product dense_latency.0.0.0..1 relu dense_latency.0.0.0. relu.2 dense_latency.0.0.0..2 linear myproject
INFO-FLOW: Configuring Module : normalize.0.0.0.0.0. ...
Execute         set_default_model normalize.0.0.0.0.0. 
Execute         apply_spec_resource_limit normalize.0.0.0.0.0. 
INFO-FLOW: Configuring Module : product.1 ...
Execute         set_default_model product.1 
Execute         apply_spec_resource_limit product.1 
INFO-FLOW: Configuring Module : dense_latency.0.0.0..3 ...
Execute         set_default_model dense_latency.0.0.0..3 
Execute         apply_spec_resource_limit dense_latency.0.0.0..3 
INFO-FLOW: Configuring Module : relu.1 ...
Execute         set_default_model relu.1 
Execute         apply_spec_resource_limit relu.1 
INFO-FLOW: Configuring Module : product ...
Execute         set_default_model product 
Execute         apply_spec_resource_limit product 
INFO-FLOW: Configuring Module : dense_latency.0.0.0..1 ...
Execute         set_default_model dense_latency.0.0.0..1 
Execute         apply_spec_resource_limit dense_latency.0.0.0..1 
INFO-FLOW: Configuring Module : relu ...
Execute         set_default_model relu 
Execute         apply_spec_resource_limit relu 
INFO-FLOW: Configuring Module : dense_latency.0.0.0. ...
Execute         set_default_model dense_latency.0.0.0. 
Execute         apply_spec_resource_limit dense_latency.0.0.0. 
INFO-FLOW: Configuring Module : relu.2 ...
Execute         set_default_model relu.2 
Execute         apply_spec_resource_limit relu.2 
INFO-FLOW: Configuring Module : dense_latency.0.0.0..2 ...
Execute         set_default_model dense_latency.0.0.0..2 
Execute         apply_spec_resource_limit dense_latency.0.0.0..2 
INFO-FLOW: Configuring Module : linear ...
Execute         set_default_model linear 
Execute         apply_spec_resource_limit linear 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: normalize.0.0.0.0.0. product.1 dense_latency.0.0.0..3 relu.1 product dense_latency.0.0.0..1 relu dense_latency.0.0.0. relu.2 dense_latency.0.0.0..2 linear myproject
INFO-FLOW: Preprocessing Module: normalize.0.0.0.0.0. ...
Execute         set_default_model normalize.0.0.0.0.0. 
Execute         cdfg_preprocess -model normalize.0.0.0.0.0. 
Execute         rtl_gen_preprocess normalize.0.0.0.0.0. 
INFO-FLOW: Preprocessing Module: product.1 ...
Execute         set_default_model product.1 
Execute         cdfg_preprocess -model product.1 
Execute         rtl_gen_preprocess product.1 
INFO-FLOW: Preprocessing Module: dense_latency.0.0.0..3 ...
Execute         set_default_model dense_latency.0.0.0..3 
Execute         cdfg_preprocess -model dense_latency.0.0.0..3 
Execute         rtl_gen_preprocess dense_latency.0.0.0..3 
INFO-FLOW: Preprocessing Module: relu.1 ...
Execute         set_default_model relu.1 
Execute         cdfg_preprocess -model relu.1 
Execute         rtl_gen_preprocess relu.1 
INFO-FLOW: Preprocessing Module: product ...
Execute         set_default_model product 
Execute         cdfg_preprocess -model product 
Execute         rtl_gen_preprocess product 
INFO-FLOW: Preprocessing Module: dense_latency.0.0.0..1 ...
Execute         set_default_model dense_latency.0.0.0..1 
Execute         cdfg_preprocess -model dense_latency.0.0.0..1 
Execute         rtl_gen_preprocess dense_latency.0.0.0..1 
INFO-FLOW: Preprocessing Module: relu ...
Execute         set_default_model relu 
Execute         cdfg_preprocess -model relu 
Execute         rtl_gen_preprocess relu 
INFO-FLOW: Preprocessing Module: dense_latency.0.0.0. ...
Execute         set_default_model dense_latency.0.0.0. 
Execute         cdfg_preprocess -model dense_latency.0.0.0. 
Execute         rtl_gen_preprocess dense_latency.0.0.0. 
INFO-FLOW: Preprocessing Module: relu.2 ...
Execute         set_default_model relu.2 
Execute         cdfg_preprocess -model relu.2 
Execute         rtl_gen_preprocess relu.2 
INFO-FLOW: Preprocessing Module: dense_latency.0.0.0..2 ...
Execute         set_default_model dense_latency.0.0.0..2 
Execute         cdfg_preprocess -model dense_latency.0.0.0..2 
Execute         rtl_gen_preprocess dense_latency.0.0.0..2 
INFO-FLOW: Preprocessing Module: linear ...
Execute         set_default_model linear 
Execute         cdfg_preprocess -model linear 
Execute         rtl_gen_preprocess linear 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: normalize.0.0.0.0.0. product.1 dense_latency.0.0.0..3 relu.1 product dense_latency.0.0.0..1 relu dense_latency.0.0.0. relu.2 dense_latency.0.0.0..2 linear myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normalize_0_0_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model normalize.0.0.0.0.0. 
Execute         schedule -model normalize.0.0.0.0.0. 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'normalize.0.0.0.0.0.'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 67.67 seconds; current allocated memory: 430.328 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/normalize_0_0_0_0_0_s.verbose.sched.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/normalize_0_0_0_0_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling normalize.0.0.0.0.0..
Execute         set_default_model normalize.0.0.0.0.0. 
Execute         bind -model normalize.0.0.0.0.0. 
BIND OPTION: model=normalize.0.0.0.0.0.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 430.732 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/normalize_0_0_0_0_0_s.verbose.bind.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/normalize_0_0_0_0_0_s.bind.adb -f 
INFO-FLOW: Finish binding normalize.0.0.0.0.0..
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model product.1 
Execute         schedule -model product.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'product.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 430.878 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product_1.verbose.sched.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product_1.sched.adb -f 
INFO-FLOW: Finish scheduling product.1.
Execute         set_default_model product.1 
Execute         bind -model product.1 
BIND OPTION: model=product.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 430.929 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product_1.verbose.bind.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product_1.bind.adb -f 
INFO-FLOW: Finish binding product.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_0_0_0_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency.0.0.0..3 
Execute         schedule -model dense_latency.0.0.0..3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency.0.0.0..3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 432.002 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_3.verbose.sched.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_3.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency.0.0.0..3.
Execute         set_default_model dense_latency.0.0.0..3 
Execute         bind -model dense_latency.0.0.0..3 
BIND OPTION: model=dense_latency.0.0.0..3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 433.282 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_3.verbose.bind.rpt 
Command         syn_report done; 0.28 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_3.bind.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish binding dense_latency.0.0.0..3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu.1 
Execute         schedule -model relu.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 434.510 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_1.verbose.sched.rpt 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_1.sched.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling relu.1.
Execute         set_default_model relu.1 
Execute         bind -model relu.1 
BIND OPTION: model=relu.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 436.181 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_1.verbose.bind.rpt 
Command         syn_report done; 0.34 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_1.bind.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish binding relu.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model product 
Execute         schedule -model product 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'product'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 436.465 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product.verbose.sched.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product.sched.adb -f 
INFO-FLOW: Finish scheduling product.
Execute         set_default_model product 
Execute         bind -model product 
BIND OPTION: model=product
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 436.511 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product.verbose.bind.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product.bind.adb -f 
INFO-FLOW: Finish binding product.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_0_0_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency.0.0.0..1 
Execute         schedule -model dense_latency.0.0.0..1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency.0.0.0..1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.85 sec.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 441.033 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.verbose.sched.rpt 
Command         syn_report done; 0.62 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.sched.adb -f 
Command         db_write done; 0.5 sec.
INFO-FLOW: Finish scheduling dense_latency.0.0.0..1.
Execute         set_default_model dense_latency.0.0.0..1 
Execute         bind -model dense_latency.0.0.0..1 
BIND OPTION: model=dense_latency.0.0.0..1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.89 sec.
INFO: [HLS 200-111]  Elapsed time: 2.01 seconds; current allocated memory: 446.093 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.verbose.bind.rpt 
Command         syn_report done; 1.62 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.bind.adb -f 
Command         db_write done; 0.52 sec.
INFO-FLOW: Finish binding dense_latency.0.0.0..1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu 
Execute         schedule -model relu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 2.39 seconds; current allocated memory: 449.468 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu.verbose.sched.rpt 
Command         syn_report done; 0.31 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu.sched.adb -f 
Command         db_write done; 0.24 sec.
INFO-FLOW: Finish scheduling relu.
Execute         set_default_model relu 
Execute         bind -model relu 
BIND OPTION: model=relu
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 452.875 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu.verbose.bind.rpt 
Command         syn_report done; 0.68 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu.bind.adb -f 
Command         db_write done; 0.25 sec.
INFO-FLOW: Finish binding relu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency.0.0.0. 
Execute         schedule -model dense_latency.0.0.0. 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency.0.0.0.'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.86 sec.
INFO: [HLS 200-111]  Elapsed time: 1.8 seconds; current allocated memory: 458.096 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.verbose.sched.rpt 
Command         syn_report done; 0.64 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.sched.adb -f 
Command         db_write done; 0.53 sec.
INFO-FLOW: Finish scheduling dense_latency.0.0.0..
Execute         set_default_model dense_latency.0.0.0. 
Execute         bind -model dense_latency.0.0.0. 
BIND OPTION: model=dense_latency.0.0.0.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.98 sec.
INFO: [HLS 200-111]  Elapsed time: 2.15 seconds; current allocated memory: 463.480 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.verbose.bind.rpt 
Command         syn_report done; 1.72 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.bind.adb -f 
Command         db_write done; 0.54 sec.
INFO-FLOW: Finish binding dense_latency.0.0.0..
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu.2 
Execute         schedule -model relu.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 2.39 seconds; current allocated memory: 465.946 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_2.verbose.sched.rpt 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_2.sched.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling relu.2.
Execute         set_default_model relu.2 
Execute         bind -model relu.2 
BIND OPTION: model=relu.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 467.615 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_2.verbose.bind.rpt 
Command         syn_report done; 0.33 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_2.bind.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish binding relu.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_0_0_0_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency.0.0.0..2 
Execute         schedule -model dense_latency.0.0.0..2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency.0.0.0..2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 468.499 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_2.verbose.sched.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_2.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency.0.0.0..2.
Execute         set_default_model dense_latency.0.0.0..2 
Execute         bind -model dense_latency.0.0.0..2 
BIND OPTION: model=dense_latency.0.0.0..2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 469.273 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_2.verbose.bind.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_2.bind.adb -f 
INFO-FLOW: Finish binding dense_latency.0.0.0..2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model linear 
Execute         schedule -model linear 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'linear'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 469.892 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/linear.verbose.sched.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/linear.sched.adb -f 
INFO-FLOW: Finish scheduling linear.
Execute         set_default_model linear 
Execute         bind -model linear 
BIND OPTION: model=linear
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 470.469 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/linear.verbose.bind.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/linear.bind.adb -f 
INFO-FLOW: Finish binding linear.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'myproject'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 471.003 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 6.91 sec.
INFO: [HLS 200-111]  Elapsed time: 7.01 seconds; current allocated memory: 479.080 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 3.19 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess normalize.0.0.0.0.0. 
Execute         rtl_gen_preprocess product.1 
Execute         rtl_gen_preprocess dense_latency.0.0.0..3 
Execute         rtl_gen_preprocess relu.1 
Execute         rtl_gen_preprocess product 
Execute         rtl_gen_preprocess dense_latency.0.0.0..1 
Execute         rtl_gen_preprocess relu 
Execute         rtl_gen_preprocess dense_latency.0.0.0. 
Execute         rtl_gen_preprocess relu.2 
Execute         rtl_gen_preprocess dense_latency.0.0.0..2 
Execute         rtl_gen_preprocess linear 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: normalize.0.0.0.0.0. product.1 dense_latency.0.0.0..3 relu.1 product dense_latency.0.0.0..1 relu dense_latency.0.0.0. relu.2 dense_latency.0.0.0..2 linear myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normalize_0_0_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model normalize.0.0.0.0.0. -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/normalize_0_0_0_0_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_0_0_0_0_0_s'.
INFO: [HLS 200-111]  Elapsed time: 3.27 seconds; current allocated memory: 483.375 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl normalize.0.0.0.0.0. -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/systemc/normalize_0_0_0_0_0_s -synmodules normalize.0.0.0.0.0. product.1 dense_latency.0.0.0..3 relu.1 product dense_latency.0.0.0..1 relu dense_latency.0.0.0. relu.2 dense_latency.0.0.0..2 linear myproject 
Execute         gen_rtl normalize.0.0.0.0.0. -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/vhdl/normalize_0_0_0_0_0_s 
Execute         gen_rtl normalize.0.0.0.0.0. -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/verilog/normalize_0_0_0_0_0_s 
Execute         syn_report -csynth -model normalize.0.0.0.0.0. -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/normalize_0_0_0_0_0_s_csynth.rpt 
Execute         syn_report -rtlxml -model normalize.0.0.0.0.0. -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/normalize_0_0_0_0_0_s_csynth.xml 
Execute         syn_report -verbosereport -model normalize.0.0.0.0.0. -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/normalize_0_0_0_0_0_s.verbose.rpt 
Execute         db_write -model normalize.0.0.0.0.0. -f -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/normalize_0_0_0_0_0_s.adb 
Execute         gen_tb_info normalize.0.0.0.0.0. -p /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/normalize_0_0_0_0_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'product_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model product.1 -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'myproject_mul_mul_16s_7s_22_1_1' to 'myproject_mul_mulbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mulbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'product_1'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 485.054 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl product.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/systemc/product_1 -synmodules normalize.0.0.0.0.0. product.1 dense_latency.0.0.0..3 relu.1 product dense_latency.0.0.0..1 relu dense_latency.0.0.0. relu.2 dense_latency.0.0.0..2 linear myproject 
Execute         gen_rtl product.1 -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/vhdl/product_1 
Execute         gen_rtl product.1 -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/verilog/product_1 
Execute         syn_report -csynth -model product.1 -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/product_1_csynth.rpt 
Execute         syn_report -rtlxml -model product.1 -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/product_1_csynth.xml 
Execute         syn_report -verbosereport -model product.1 -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product_1.verbose.rpt 
Execute         db_write -model product.1 -f -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product_1.adb 
Execute         gen_tb_info product.1 -p /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_0_0_0_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency.0.0.0..3 -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_0_0_0_3'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 488.523 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency.0.0.0..3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/systemc/dense_latency_0_0_0_3 -synmodules normalize.0.0.0.0.0. product.1 dense_latency.0.0.0..3 relu.1 product dense_latency.0.0.0..1 relu dense_latency.0.0.0. relu.2 dense_latency.0.0.0..2 linear myproject 
Execute         gen_rtl dense_latency.0.0.0..3 -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_3 
Execute         gen_rtl dense_latency.0.0.0..3 -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/verilog/dense_latency_0_0_0_3 
Execute         syn_report -csynth -model dense_latency.0.0.0..3 -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/dense_latency_0_0_0_3_csynth.rpt 
Execute         syn_report -rtlxml -model dense_latency.0.0.0..3 -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/dense_latency_0_0_0_3_csynth.xml 
Execute         syn_report -verbosereport -model dense_latency.0.0.0..3 -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_3.verbose.rpt 
Command         syn_report done; 0.32 sec.
Execute         db_write -model dense_latency.0.0.0..3 -f -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_3.adb 
Command         db_write done; 0.28 sec.
Execute         gen_tb_info dense_latency.0.0.0..3 -p /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu.1 -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_1'.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 497.847 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/systemc/relu_1 -synmodules normalize.0.0.0.0.0. product.1 dense_latency.0.0.0..3 relu.1 product dense_latency.0.0.0..1 relu dense_latency.0.0.0. relu.2 dense_latency.0.0.0..2 linear myproject 
Execute         gen_rtl relu.1 -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/vhdl/relu_1 
Execute         gen_rtl relu.1 -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/verilog/relu_1 
Execute         syn_report -csynth -model relu.1 -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/relu_1_csynth.rpt 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model relu.1 -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/relu_1_csynth.xml 
Execute         syn_report -verbosereport -model relu.1 -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_1.verbose.rpt 
Command         syn_report done; 0.39 sec.
Execute         db_write -model relu.1 -f -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_1.adb 
Command         db_write done; 0.37 sec.
Execute         gen_tb_info relu.1 -p /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model product -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'product'.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 503.793 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl product -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/systemc/product -synmodules normalize.0.0.0.0.0. product.1 dense_latency.0.0.0..3 relu.1 product dense_latency.0.0.0..1 relu dense_latency.0.0.0. relu.2 dense_latency.0.0.0..2 linear myproject 
Execute         gen_rtl product -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/vhdl/product 
Execute         gen_rtl product -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/verilog/product 
Execute         syn_report -csynth -model product -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/product_csynth.rpt 
Execute         syn_report -rtlxml -model product -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/product_csynth.xml 
Execute         syn_report -verbosereport -model product -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product.verbose.rpt 
Execute         db_write -model product -f -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product.adb 
Command         db_write done; 0.17 sec.
Execute         gen_tb_info product -p /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_0_0_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency.0.0.0..1 -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_0_0_0_1'.
Command         create_rtl_model done; 0.9 sec.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 516.043 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency.0.0.0..1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/systemc/dense_latency_0_0_0_1 -synmodules normalize.0.0.0.0.0. product.1 dense_latency.0.0.0..3 relu.1 product dense_latency.0.0.0..1 relu dense_latency.0.0.0. relu.2 dense_latency.0.0.0..2 linear myproject 
Execute         gen_rtl dense_latency.0.0.0..1 -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_1 
Execute         gen_rtl dense_latency.0.0.0..1 -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/verilog/dense_latency_0_0_0_1 
Execute         syn_report -csynth -model dense_latency.0.0.0..1 -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/dense_latency_0_0_0_1_csynth.rpt 
Command         syn_report done; 0.41 sec.
Execute         syn_report -rtlxml -model dense_latency.0.0.0..1 -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/dense_latency_0_0_0_1_csynth.xml 
Command         syn_report done; 0.19 sec.
Execute         syn_report -verbosereport -model dense_latency.0.0.0..1 -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.verbose.rpt 
Command         syn_report done; 1.81 sec.
Execute         db_write -model dense_latency.0.0.0..1 -f -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.adb 
Command         db_write done; 1.43 sec.
Execute         gen_tb_info dense_latency.0.0.0..1 -p /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 4.26 seconds; current allocated memory: 548.711 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/systemc/relu -synmodules normalize.0.0.0.0.0. product.1 dense_latency.0.0.0..3 relu.1 product dense_latency.0.0.0..1 relu dense_latency.0.0.0. relu.2 dense_latency.0.0.0..2 linear myproject 
Execute         gen_rtl relu -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/vhdl/relu 
Execute         gen_rtl relu -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/verilog/relu 
Execute         syn_report -csynth -model relu -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/relu_csynth.rpt 
Command         syn_report done; 0.24 sec.
Execute         syn_report -rtlxml -model relu -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/relu_csynth.xml 
Command         syn_report done; 0.11 sec.
Execute         syn_report -verbosereport -model relu -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu.verbose.rpt 
Command         syn_report done; 0.79 sec.
Execute         db_write -model relu -f -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu.adb 
Command         db_write done; 1.11 sec.
Execute         gen_tb_info relu -p /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency.0.0.0. -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_0_0_0_s'.
Command         create_rtl_model done; 1.02 sec.
INFO: [HLS 200-111]  Elapsed time: 3.42 seconds; current allocated memory: 571.210 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency.0.0.0. -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/systemc/dense_latency_0_0_0_s -synmodules normalize.0.0.0.0.0. product.1 dense_latency.0.0.0..3 relu.1 product dense_latency.0.0.0..1 relu dense_latency.0.0.0. relu.2 dense_latency.0.0.0..2 linear myproject 
Execute         gen_rtl dense_latency.0.0.0. -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_s 
Execute         gen_rtl dense_latency.0.0.0. -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/verilog/dense_latency_0_0_0_s 
Execute         syn_report -csynth -model dense_latency.0.0.0. -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/dense_latency_0_0_0_s_csynth.rpt 
Command         syn_report done; 0.39 sec.
Execute         syn_report -rtlxml -model dense_latency.0.0.0. -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/dense_latency_0_0_0_s_csynth.xml 
Command         syn_report done; 0.19 sec.
Execute         syn_report -verbosereport -model dense_latency.0.0.0. -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.verbose.rpt 
Command         syn_report done; 1.92 sec.
Execute         db_write -model dense_latency.0.0.0. -f -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.adb 
Command         db_write done; 2.03 sec.
Execute         gen_tb_info dense_latency.0.0.0. -p /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu.2 -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_2'.
INFO: [HLS 200-111]  Elapsed time: 4.91 seconds; current allocated memory: 600.944 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/systemc/relu_2 -synmodules normalize.0.0.0.0.0. product.1 dense_latency.0.0.0..3 relu.1 product dense_latency.0.0.0..1 relu dense_latency.0.0.0. relu.2 dense_latency.0.0.0..2 linear myproject 
Execute         gen_rtl relu.2 -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/vhdl/relu_2 
Execute         gen_rtl relu.2 -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/verilog/relu_2 
Execute         syn_report -csynth -model relu.2 -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/relu_2_csynth.rpt 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model relu.2 -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/relu_2_csynth.xml 
Execute         syn_report -verbosereport -model relu.2 -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_2.verbose.rpt 
Command         syn_report done; 0.4 sec.
Execute         db_write -model relu.2 -f -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_2.adb 
Command         db_write done; 1.37 sec.
Execute         gen_tb_info relu.2 -p /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_0_0_0_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency.0.0.0..2 -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_0_0_0_2'.
INFO: [HLS 200-111]  Elapsed time: 2.06 seconds; current allocated memory: 608.324 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency.0.0.0..2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/systemc/dense_latency_0_0_0_2 -synmodules normalize.0.0.0.0.0. product.1 dense_latency.0.0.0..3 relu.1 product dense_latency.0.0.0..1 relu dense_latency.0.0.0. relu.2 dense_latency.0.0.0..2 linear myproject 
Execute         gen_rtl dense_latency.0.0.0..2 -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_2 
Execute         gen_rtl dense_latency.0.0.0..2 -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/verilog/dense_latency_0_0_0_2 
Execute         syn_report -csynth -model dense_latency.0.0.0..2 -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/dense_latency_0_0_0_2_csynth.rpt 
Execute         syn_report -rtlxml -model dense_latency.0.0.0..2 -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/dense_latency_0_0_0_2_csynth.xml 
Execute         syn_report -verbosereport -model dense_latency.0.0.0..2 -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_2.verbose.rpt 
Command         syn_report done; 0.24 sec.
Execute         db_write -model dense_latency.0.0.0..2 -f -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_2.adb 
Command         db_write done; 1.33 sec.
Execute         gen_tb_info dense_latency.0.0.0..2 -p /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model linear -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/linear.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear'.
INFO: [HLS 200-111]  Elapsed time: 1.72 seconds; current allocated memory: 612.907 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl linear -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/systemc/linear -synmodules normalize.0.0.0.0.0. product.1 dense_latency.0.0.0..3 relu.1 product dense_latency.0.0.0..1 relu dense_latency.0.0.0. relu.2 dense_latency.0.0.0..2 linear myproject 
Execute         gen_rtl linear -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/vhdl/linear 
Execute         gen_rtl linear -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/verilog/linear 
Execute         syn_report -csynth -model linear -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/linear_csynth.rpt 
Execute         syn_report -rtlxml -model linear -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/linear_csynth.xml 
Execute         syn_report -verbosereport -model linear -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/linear.verbose.rpt 
Command         syn_report done; 0.18 sec.
Execute         db_write -model linear -f -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/linear.adb 
Command         db_write done; 1.33 sec.
Execute         gen_tb_info linear -p /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/linear 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer14_out_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer14_out_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer14_out_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer14_out_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 1.78 seconds; current allocated memory: 621.251 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/systemc/myproject -synmodules normalize.0.0.0.0.0. product.1 dense_latency.0.0.0..3 relu.1 product dense_latency.0.0.0..1 relu dense_latency.0.0.0. relu.2 dense_latency.0.0.0..2 linear myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute         syn_report -rtlxml -model myproject -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute         syn_report -verbosereport -model myproject -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 3.16 sec.
Execute         db_write -model myproject -f -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 1.35 sec.
Execute         gen_tb_info myproject -p /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command         syn_report done; 1.45 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: normalize.0.0.0.0.0. product.1 dense_latency.0.0.0..3 relu.1 product dense_latency.0.0.0..1 relu dense_latency.0.0.0. relu.2 dense_latency.0.0.0..2 linear myproject
INFO-FLOW: Handling components in module [normalize_0_0_0_0_0_s] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/normalize_0_0_0_0_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [product_1] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product_1.compgen.tcl 
INFO-FLOW: Found component myproject_mul_mulbkb.
INFO-FLOW: Append model myproject_mul_mulbkb
INFO-FLOW: Handling components in module [dense_latency_0_0_0_3] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_3.compgen.tcl 
INFO-FLOW: Handling components in module [relu_1] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_1.compgen.tcl 
INFO-FLOW: Handling components in module [product] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_0_0_0_1] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
INFO-FLOW: Handling components in module [relu] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_0_0_0_s] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_2] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_2.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_0_0_0_2] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_2.compgen.tcl 
INFO-FLOW: Handling components in module [linear] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/linear.compgen.tcl 
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Append model normalize_0_0_0_0_0_s
INFO-FLOW: Append model product_1
INFO-FLOW: Append model dense_latency_0_0_0_3
INFO-FLOW: Append model relu_1
INFO-FLOW: Append model product
INFO-FLOW: Append model dense_latency_0_0_0_1
INFO-FLOW: Append model relu
INFO-FLOW: Append model dense_latency_0_0_0_s
INFO-FLOW: Append model relu_2
INFO-FLOW: Append model dense_latency_0_0_0_2
INFO-FLOW: Append model linear
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_mul_mulbkb normalize_0_0_0_0_0_s product_1 dense_latency_0_0_0_3 relu_1 product dense_latency_0_0_0_1 relu dense_latency_0_0_0_s relu_2 dense_latency_0_0_0_2 linear myproject
INFO-FLOW: To file: write model myproject_mul_mulbkb
INFO-FLOW: To file: write model normalize_0_0_0_0_0_s
INFO-FLOW: To file: write model product_1
INFO-FLOW: To file: write model dense_latency_0_0_0_3
INFO-FLOW: To file: write model relu_1
INFO-FLOW: To file: write model product
INFO-FLOW: To file: write model dense_latency_0_0_0_1
INFO-FLOW: To file: write model relu
INFO-FLOW: To file: write model dense_latency_0_0_0_s
INFO-FLOW: To file: write model relu_2
INFO-FLOW: To file: write model dense_latency_0_0_0_2
INFO-FLOW: To file: write model linear
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 94.10 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=12.500 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/normalize_0_0_0_0_0_s.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product_1.compgen.tcl 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_3.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_2.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_2.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/linear.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/normalize_0_0_0_0_0_s.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_3.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_2.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_2.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/linear.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/normalize_0_0_0_0_0_s.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_3.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_2.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_2.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/linear.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Command         ap_source done; 0.16 sec.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/normalize_0_0_0_0_0_s.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_3.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_2.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_2.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/linear.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=16
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=7
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=13 #gSsdmPorts=16
Execute         source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/normalize_0_0_0_0_0_s.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product_1.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_3.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_1.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_2.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_2.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/linear.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:57 ; elapsed = 00:02:04 . Memory (MB): peak = 1680.574 ; gain = 1230.723 ; free physical = 18375 ; free virtual = 29184
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command       autosyn done; 56.4 sec.
Command     csynth_design done; 122.16 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1 opened at Tue Nov 24 16:17:15 CET 2020
Execute       config_clock -quiet -name default -period 12.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12.5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command         ap_part_info done; 1.26 sec.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.11 sec.
Command           ap_source done; 0.11 sec.
Execute           ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.16 sec.
Execute         add_library xilinx/kintexu/kintexu_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         get_default_platform 
Command       set_part done; 1.52 sec.
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command     open_solution done; 1.69 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.16 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 0.26 sec.
Execute     create_clock -period 12.5 -name default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.94 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.31 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.61 sec.
INFO-FLOW: Done: GCC PP time: 5.9 seconds per iteration
Execute         source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.19 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.18 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 1.35 sec.
Execute         source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:154:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
Execute         send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 2.11 sec.
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.02 sec.
Command         tidy_31 done; 3.17 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.55 sec.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot -I /opt/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 2.68 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/opt/Xilinx/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.31 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1597.602 ; gain = 1163.754 ; free physical = 18804 ; free virtual = 29657
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1597.602 ; gain = 1163.754 ; free physical = 18804 ; free virtual = 29657
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.14 sec.
Execute           llvm-ld /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.9 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 1.25 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1597.602 ; gain = 1163.754 ; free physical = 18717 ; free virtual = 29570
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::normalize<ap_uint<5>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_batchnorm.h:70) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense.h:131) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense.h:200) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense.h:131) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense.h:200) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense.h:131) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense.h:200) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense.h:131) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense.h:200) automatically.
Command           transform done; 0.62 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.15 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1597.602 ; gain = 1163.754 ; free physical = 18683 ; free virtual = 29535
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config14>' (firmware/nnet_utils/nnet_activation.h:51:9).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense.h:114:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config11>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense.h:114:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config8>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense.h:114:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config5>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense.h:114:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::normalize<ap_uint<5>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_batchnorm.h:58:55).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:55) in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config14>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense.h:160) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense.h:165) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense.h:176) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense.h:184) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense.h:188) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense.h:195) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config11>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense.h:160) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense.h:165) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense.h:176) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense.h:184) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense.h:188) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense.h:195) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense.h:160) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense.h:165) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense.h:176) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense.h:184) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense.h:188) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense.h:195) in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense.h:160) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense.h:165) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense.h:176) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense.h:184) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense.h:188) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense.h:195) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_batchnorm.h:80) in function 'nnet::normalize<ap_uint<5>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 12.
INFO: [XFORM 203-131] Reshaping array 'input.V' (firmware/myproject.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer14_out.V' (firmware/myproject.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V' (firmware/myproject.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer3_out.V' (firmware/myproject.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V' (firmware/myproject.cpp:72) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V' (firmware/myproject.cpp:76) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer8_out.V' (firmware/myproject.cpp:80) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer9_out.V' (firmware/myproject.cpp:84) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer11_out.V' (firmware/myproject.cpp:88) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer12_out.V' (firmware/myproject.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense.h:114) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense.h:114) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense.h:114) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense.h:114) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense.h:115) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::normalize<ap_uint<5>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_batchnorm.h:70) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense.h:131) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense.h:200) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense.h:131) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense.h:200) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense.h:131) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense.h:200) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense.h:131) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense.h:200) automatically.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>'(firmware/nnet_utils/nnet_dense.h:120:1) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>.0' at call site (firmware/myproject.cpp:94) by setting 'weights.V' to 'w12.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>.0'(firmware/nnet_utils/nnet_dense.h:120:1) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>.0.0' at call site (firmware/myproject.cpp:94) by setting 'biases[0].V' to 'b12.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>.0.0'(firmware/nnet_utils/nnet_dense.h:120:1) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>.0.0.0' at call site (firmware/myproject.cpp:94) by setting 'biases[1].V' to 'b12.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:1) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>.0.0.0.0' at call site (firmware/myproject.cpp:94) by setting 'biases[2].V' to 'b12.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:1) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>.0.0.0.0.0' at call site (firmware/myproject.cpp:94) by setting 'biases[3].V' to 'b12.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0' at call site (firmware/myproject.cpp:86) by setting 'weights.V' to 'w9.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0' at call site (firmware/myproject.cpp:86) by setting 'biases[0].V' to 'b9.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0' at call site (firmware/myproject.cpp:86) by setting 'biases[1].V' to 'b9.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0' at call site (firmware/myproject.cpp:86) by setting 'biases[2].V' to 'b9.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0' at call site (firmware/myproject.cpp:86) by setting 'biases[3].V' to 'b9.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0' at call site (firmware/myproject.cpp:86) by setting 'biases[4].V' to 'b9.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:86) by setting 'biases[5].V' to 'b9.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:86) by setting 'biases[6].V' to 'b9.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:86) by setting 'biases[7].V' to 'b9.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:86) by setting 'biases[8].V' to 'b9.V.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:86) by setting 'biases[9].V' to 'b9.V.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:86) by setting 'biases[10].V' to 'b9.V.10'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:86) by setting 'biases[11].V' to 'b9.V.11'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:86) by setting 'biases[12].V' to 'b9.V.12'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:86) by setting 'biases[13].V' to 'b9.V.13'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:86) by setting 'biases[14].V' to 'b9.V.14'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:86) by setting 'biases[15].V' to 'b9.V.15'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0' at call site (firmware/myproject.cpp:78) by setting 'weights.V' to 'w6.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[0].V' to 'b6.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[1].V' to 'b6.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[2].V' to 'b6.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[3].V' to 'b6.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[4].V' to 'b6.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[5].V' to 'b6.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[6].V' to 'b6.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[7].V' to 'b6.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[8].V' to 'b6.V.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[9].V' to 'b6.V.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[10].V' to 'b6.V.10'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[11].V' to 'b6.V.11'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[12].V' to 'b6.V.12'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[13].V' to 'b6.V.13'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[14].V' to 'b6.V.14'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[15].V' to 'b6.V.15'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[16].V' to 'b6.V.16'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[17].V' to 'b6.V.17'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[18].V' to 'b6.V.18'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[19].V' to 'b6.V.19'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[20].V' to 'b6.V.20'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[21].V' to 'b6.V.21'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[22].V' to 'b6.V.22'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[23].V' to 'b6.V.23'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[24].V' to 'b6.V.24'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[25].V' to 'b6.V.25'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[26].V' to 'b6.V.26'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[27].V' to 'b6.V.27'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[28].V' to 'b6.V.28'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[29].V' to 'b6.V.29'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[30].V' to 'b6.V.30'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:78) by setting 'biases[31].V' to 'b6.V.31'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0' at call site (firmware/myproject.cpp:70) by setting 'weights.V' to 'w3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0' at call site (firmware/myproject.cpp:70) by setting 'biases[0].V' to 'b3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0' at call site (firmware/myproject.cpp:70) by setting 'biases[1].V' to 'b3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0' at call site (firmware/myproject.cpp:70) by setting 'biases[2].V' to 'b3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0' at call site (firmware/myproject.cpp:70) by setting 'biases[3].V' to 'b3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0' at call site (firmware/myproject.cpp:70) by setting 'biases[4].V' to 'b3.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:70) by setting 'biases[5].V' to 'b3.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:70) by setting 'biases[6].V' to 'b3.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:70) by setting 'biases[7].V' to 'b3.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:70) by setting 'biases[8].V' to 'b3.V.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:70) by setting 'biases[9].V' to 'b3.V.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:70) by setting 'biases[10].V' to 'b3.V.10'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:70) by setting 'biases[11].V' to 'b3.V.11'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:70) by setting 'biases[12].V' to 'b3.V.12'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:70) by setting 'biases[13].V' to 'b3.V.13'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:70) by setting 'biases[14].V' to 'b3.V.14'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense.h:120:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/myproject.cpp:70) by setting 'biases[15].V' to 'b3.V.15'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_uint<5>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'(firmware/nnet_utils/nnet_batchnorm.h:60:1) to 'nnet::normalize<ap_uint<5>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0' by setting 'scale[0].V' to 's2.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_uint<5>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0'(firmware/nnet_utils/nnet_batchnorm.h:60:1) to 'nnet::normalize<ap_uint<5>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0' by setting 'scale[1].V' to 's2.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_uint<5>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:1) to 'nnet::normalize<ap_uint<5>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0' by setting 'scale[2].V' to 's2.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_uint<5>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:1) to 'nnet::normalize<ap_uint<5>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0' by setting 'bias[0].V' to 'b2.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_uint<5>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:1) to 'nnet::normalize<ap_uint<5>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0' by setting 'bias[1].V' to 'b2.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_uint<5>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:1) to 'nnet::normalize<ap_uint<5>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0' by setting 'bias[2].V' to 'b2.V.2'.
Command           transform done; 27.39 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:69:18) to (firmware/nnet_utils/nnet_activation.h:84:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config8>'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:69:18) to (firmware/nnet_utils/nnet_activation.h:84:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config5>'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:69:18) to (firmware/nnet_utils/nnet_activation.h:84:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config11>'... converting 33 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:49:20) to (firmware/nnet_utils/nnet_activation.h:61:1) in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config14>'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense.h:120:9)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense.h:120:9)...509 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>.0.0.0.0.0' (firmware/nnet_utils/nnet_dense.h:120:1)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense.h:120:9)...191 expression(s) balanced.
Command           transform done; 4.98 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:00:59 . Memory (MB): peak = 1597.602 ; gain = 1163.754 ; free physical = 18394 ; free virtual = 29247
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config8>' to 'relu' (firmware/nnet_utils/nnet_activation.h:71:26)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config5>' to 'relu.1' (firmware/nnet_utils/nnet_activation.h:71:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config11>' to 'relu.2' (firmware/nnet_utils/nnet_activation.h:71:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::product<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'product' (firmware/nnet_utils/nnet_dense.h:90:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::product<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'product.1' (firmware/nnet_utils/nnet_dense.h:90:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::normalize<ap_uint<5>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0' to 'normalize.0.0.0.0.0.' (firmware/nnet_utils/nnet_batchnorm.h:60:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 2, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config14>' to 'linear' (firmware/nnet_utils/nnet_activation.h:51:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency.0.0.0.' (firmware/nnet_utils/nnet_dense.h:120:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency.0.0.0..1' (firmware/nnet_utils/nnet_dense.h:120:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<7, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>.0.0.0.0.0' to 'dense_latency.0.0.0..2' (firmware/nnet_utils/nnet_dense.h:120:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency.0.0.0..3' (firmware/nnet_utils/nnet_dense.h:120:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'product_1' is missing or was optimized away (firmware/nnet_utils/nnet_dense.h:132:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'product_1' is missing or was optimized away (firmware/nnet_utils/nnet_dense.h:132:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'product_1' is missing or was optimized away (firmware/nnet_utils/nnet_dense.h:132:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'product_1' is missing or was optimized away (firmware/nnet_utils/nnet_dense.h:132:1)
Command           transform done; 9.45 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:08 ; elapsed = 00:01:08 . Memory (MB): peak = 1597.602 ; gain = 1163.754 ; free physical = 18363 ; free virtual = 29216
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 45.89 sec.
Command       elaborate done; 65.86 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'normalize.0.0.0.0.0.' to 'normalize_0_0_0_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'product.1' to 'product_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency.0.0.0..3' to 'dense_latency_0_0_0_3'.
WARNING: [SYN 201-103] Legalizing function name 'relu.1' to 'relu_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency.0.0.0..1' to 'dense_latency_0_0_0_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency.0.0.0.' to 'dense_latency_0_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu.2' to 'relu_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency.0.0.0..2' to 'dense_latency_0_0_0_2'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model linear 
Execute         preproc_iomode -model dense_latency.0.0.0..2 
Execute         preproc_iomode -model relu.2 
Execute         preproc_iomode -model dense_latency.0.0.0. 
Execute         preproc_iomode -model relu 
Execute         preproc_iomode -model dense_latency.0.0.0..1 
Execute         preproc_iomode -model product 
Execute         preproc_iomode -model relu.1 
Execute         preproc_iomode -model dense_latency.0.0.0..3 
Execute         preproc_iomode -model product.1 
Execute         preproc_iomode -model normalize.0.0.0.0.0. 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: normalize.0.0.0.0.0. product.1 dense_latency.0.0.0..3 relu.1 product dense_latency.0.0.0..1 relu dense_latency.0.0.0. relu.2 dense_latency.0.0.0..2 linear myproject
INFO-FLOW: Configuring Module : normalize.0.0.0.0.0. ...
Execute         set_default_model normalize.0.0.0.0.0. 
Execute         apply_spec_resource_limit normalize.0.0.0.0.0. 
INFO-FLOW: Configuring Module : product.1 ...
Execute         set_default_model product.1 
Execute         apply_spec_resource_limit product.1 
INFO-FLOW: Configuring Module : dense_latency.0.0.0..3 ...
Execute         set_default_model dense_latency.0.0.0..3 
Execute         apply_spec_resource_limit dense_latency.0.0.0..3 
INFO-FLOW: Configuring Module : relu.1 ...
Execute         set_default_model relu.1 
Execute         apply_spec_resource_limit relu.1 
INFO-FLOW: Configuring Module : product ...
Execute         set_default_model product 
Execute         apply_spec_resource_limit product 
INFO-FLOW: Configuring Module : dense_latency.0.0.0..1 ...
Execute         set_default_model dense_latency.0.0.0..1 
Execute         apply_spec_resource_limit dense_latency.0.0.0..1 
INFO-FLOW: Configuring Module : relu ...
Execute         set_default_model relu 
Execute         apply_spec_resource_limit relu 
INFO-FLOW: Configuring Module : dense_latency.0.0.0. ...
Execute         set_default_model dense_latency.0.0.0. 
Execute         apply_spec_resource_limit dense_latency.0.0.0. 
INFO-FLOW: Configuring Module : relu.2 ...
Execute         set_default_model relu.2 
Execute         apply_spec_resource_limit relu.2 
INFO-FLOW: Configuring Module : dense_latency.0.0.0..2 ...
Execute         set_default_model dense_latency.0.0.0..2 
Execute         apply_spec_resource_limit dense_latency.0.0.0..2 
INFO-FLOW: Configuring Module : linear ...
Execute         set_default_model linear 
Execute         apply_spec_resource_limit linear 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: normalize.0.0.0.0.0. product.1 dense_latency.0.0.0..3 relu.1 product dense_latency.0.0.0..1 relu dense_latency.0.0.0. relu.2 dense_latency.0.0.0..2 linear myproject
INFO-FLOW: Preprocessing Module: normalize.0.0.0.0.0. ...
Execute         set_default_model normalize.0.0.0.0.0. 
Execute         cdfg_preprocess -model normalize.0.0.0.0.0. 
Execute         rtl_gen_preprocess normalize.0.0.0.0.0. 
INFO-FLOW: Preprocessing Module: product.1 ...
Execute         set_default_model product.1 
Execute         cdfg_preprocess -model product.1 
Execute         rtl_gen_preprocess product.1 
INFO-FLOW: Preprocessing Module: dense_latency.0.0.0..3 ...
Execute         set_default_model dense_latency.0.0.0..3 
Execute         cdfg_preprocess -model dense_latency.0.0.0..3 
Execute         rtl_gen_preprocess dense_latency.0.0.0..3 
INFO-FLOW: Preprocessing Module: relu.1 ...
Execute         set_default_model relu.1 
Execute         cdfg_preprocess -model relu.1 
Execute         rtl_gen_preprocess relu.1 
INFO-FLOW: Preprocessing Module: product ...
Execute         set_default_model product 
Execute         cdfg_preprocess -model product 
Execute         rtl_gen_preprocess product 
INFO-FLOW: Preprocessing Module: dense_latency.0.0.0..1 ...
Execute         set_default_model dense_latency.0.0.0..1 
Execute         cdfg_preprocess -model dense_latency.0.0.0..1 
Execute         rtl_gen_preprocess dense_latency.0.0.0..1 
INFO-FLOW: Preprocessing Module: relu ...
Execute         set_default_model relu 
Execute         cdfg_preprocess -model relu 
Execute         rtl_gen_preprocess relu 
INFO-FLOW: Preprocessing Module: dense_latency.0.0.0. ...
Execute         set_default_model dense_latency.0.0.0. 
Execute         cdfg_preprocess -model dense_latency.0.0.0. 
Execute         rtl_gen_preprocess dense_latency.0.0.0. 
INFO-FLOW: Preprocessing Module: relu.2 ...
Execute         set_default_model relu.2 
Execute         cdfg_preprocess -model relu.2 
Execute         rtl_gen_preprocess relu.2 
INFO-FLOW: Preprocessing Module: dense_latency.0.0.0..2 ...
Execute         set_default_model dense_latency.0.0.0..2 
Execute         cdfg_preprocess -model dense_latency.0.0.0..2 
Execute         rtl_gen_preprocess dense_latency.0.0.0..2 
INFO-FLOW: Preprocessing Module: linear ...
Execute         set_default_model linear 
Execute         cdfg_preprocess -model linear 
Execute         rtl_gen_preprocess linear 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: normalize.0.0.0.0.0. product.1 dense_latency.0.0.0..3 relu.1 product dense_latency.0.0.0..1 relu dense_latency.0.0.0. relu.2 dense_latency.0.0.0..2 linear myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normalize_0_0_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model normalize.0.0.0.0.0. 
Execute         schedule -model normalize.0.0.0.0.0. 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'normalize.0.0.0.0.0.'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 68.17 seconds; current allocated memory: 446.076 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/normalize_0_0_0_0_0_s.verbose.sched.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/normalize_0_0_0_0_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling normalize.0.0.0.0.0..
Execute         set_default_model normalize.0.0.0.0.0. 
Execute         bind -model normalize.0.0.0.0.0. 
BIND OPTION: model=normalize.0.0.0.0.0.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 446.490 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/normalize_0_0_0_0_0_s.verbose.bind.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/normalize_0_0_0_0_0_s.bind.adb -f 
INFO-FLOW: Finish binding normalize.0.0.0.0.0..
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model product.1 
Execute         schedule -model product.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'product.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 446.634 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product_1.verbose.sched.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product_1.sched.adb -f 
INFO-FLOW: Finish scheduling product.1.
Execute         set_default_model product.1 
Execute         bind -model product.1 
BIND OPTION: model=product.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 446.692 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product_1.verbose.bind.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product_1.bind.adb -f 
INFO-FLOW: Finish binding product.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_0_0_0_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency.0.0.0..3 
Execute         schedule -model dense_latency.0.0.0..3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency.0.0.0..3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 447.761 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_3.verbose.sched.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_3.sched.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling dense_latency.0.0.0..3.
Execute         set_default_model dense_latency.0.0.0..3 
Execute         bind -model dense_latency.0.0.0..3 
BIND OPTION: model=dense_latency.0.0.0..3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 449.041 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_3.verbose.bind.rpt 
Command         syn_report done; 0.27 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_3.bind.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish binding dense_latency.0.0.0..3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu.1 
Execute         schedule -model relu.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 450.267 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_1.verbose.sched.rpt 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_1.sched.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling relu.1.
Execute         set_default_model relu.1 
Execute         bind -model relu.1 
BIND OPTION: model=relu.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 451.940 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_1.verbose.bind.rpt 
Command         syn_report done; 0.34 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_1.bind.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish binding relu.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model product 
Execute         schedule -model product 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'product'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 452.223 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product.verbose.sched.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product.sched.adb -f 
INFO-FLOW: Finish scheduling product.
Execute         set_default_model product 
Execute         bind -model product 
BIND OPTION: model=product
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 452.268 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product.verbose.bind.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product.bind.adb -f 
INFO-FLOW: Finish binding product.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_0_0_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency.0.0.0..1 
Execute         schedule -model dense_latency.0.0.0..1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency.0.0.0..1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.84 sec.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 456.805 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.verbose.sched.rpt 
Command         syn_report done; 0.63 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.sched.adb -f 
Command         db_write done; 0.51 sec.
INFO-FLOW: Finish scheduling dense_latency.0.0.0..1.
Execute         set_default_model dense_latency.0.0.0..1 
Execute         bind -model dense_latency.0.0.0..1 
BIND OPTION: model=dense_latency.0.0.0..1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.88 sec.
INFO: [HLS 200-111]  Elapsed time: 2.02 seconds; current allocated memory: 461.873 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.verbose.bind.rpt 
Command         syn_report done; 1.62 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.bind.adb -f 
Command         db_write done; 0.53 sec.
INFO-FLOW: Finish binding dense_latency.0.0.0..1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu 
Execute         schedule -model relu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 2.4 seconds; current allocated memory: 465.283 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu.verbose.sched.rpt 
Command         syn_report done; 0.32 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu.sched.adb -f 
Command         db_write done; 0.25 sec.
INFO-FLOW: Finish scheduling relu.
Execute         set_default_model relu 
Execute         bind -model relu 
BIND OPTION: model=relu
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 468.655 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu.verbose.bind.rpt 
Command         syn_report done; 0.71 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu.bind.adb -f 
Command         db_write done; 0.25 sec.
INFO-FLOW: Finish binding relu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency.0.0.0. 
Execute         schedule -model dense_latency.0.0.0. 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency.0.0.0.'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.9 sec.
INFO: [HLS 200-111]  Elapsed time: 1.87 seconds; current allocated memory: 473.873 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.verbose.sched.rpt 
Command         syn_report done; 0.65 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.sched.adb -f 
Command         db_write done; 0.54 sec.
INFO-FLOW: Finish scheduling dense_latency.0.0.0..
Execute         set_default_model dense_latency.0.0.0. 
Execute         bind -model dense_latency.0.0.0. 
BIND OPTION: model=dense_latency.0.0.0.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.96 sec.
INFO: [HLS 200-111]  Elapsed time: 2.15 seconds; current allocated memory: 479.245 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.verbose.bind.rpt 
Command         syn_report done; 1.73 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.bind.adb -f 
Command         db_write done; 0.55 sec.
INFO-FLOW: Finish binding dense_latency.0.0.0..
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu.2 
Execute         schedule -model relu.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 2.41 seconds; current allocated memory: 481.725 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_2.verbose.sched.rpt 
Command         syn_report done; 0.16 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_2.sched.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling relu.2.
Execute         set_default_model relu.2 
Execute         bind -model relu.2 
BIND OPTION: model=relu.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 483.394 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_2.verbose.bind.rpt 
Command         syn_report done; 0.33 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_2.bind.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish binding relu.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_0_0_0_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency.0.0.0..2 
Execute         schedule -model dense_latency.0.0.0..2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency.0.0.0..2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 484.278 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_2.verbose.sched.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_2.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency.0.0.0..2.
Execute         set_default_model dense_latency.0.0.0..2 
Execute         bind -model dense_latency.0.0.0..2 
BIND OPTION: model=dense_latency.0.0.0..2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 485.037 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_2.verbose.bind.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_2.bind.adb -f 
INFO-FLOW: Finish binding dense_latency.0.0.0..2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model linear 
Execute         schedule -model linear 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'linear'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 485.688 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/linear.verbose.sched.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/linear.sched.adb -f 
INFO-FLOW: Finish scheduling linear.
Execute         set_default_model linear 
Execute         bind -model linear 
BIND OPTION: model=linear
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 486.249 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/linear.verbose.bind.rpt 
Command         syn_report done; 0.16 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/linear.bind.adb -f 
INFO-FLOW: Finish binding linear.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'myproject'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 486.781 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 6.85 sec.
INFO: [HLS 200-111]  Elapsed time: 6.96 seconds; current allocated memory: 494.860 MB.
Execute         syn_report -verbosereport -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 3.16 sec.
Execute         db_write -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess normalize.0.0.0.0.0. 
Execute         rtl_gen_preprocess product.1 
Execute         rtl_gen_preprocess dense_latency.0.0.0..3 
Execute         rtl_gen_preprocess relu.1 
Execute         rtl_gen_preprocess product 
Execute         rtl_gen_preprocess dense_latency.0.0.0..1 
Execute         rtl_gen_preprocess relu 
Execute         rtl_gen_preprocess dense_latency.0.0.0. 
Execute         rtl_gen_preprocess relu.2 
Execute         rtl_gen_preprocess dense_latency.0.0.0..2 
Execute         rtl_gen_preprocess linear 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: normalize.0.0.0.0.0. product.1 dense_latency.0.0.0..3 relu.1 product dense_latency.0.0.0..1 relu dense_latency.0.0.0. relu.2 dense_latency.0.0.0..2 linear myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normalize_0_0_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model normalize.0.0.0.0.0. -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/normalize_0_0_0_0_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_0_0_0_0_0_s'.
INFO: [HLS 200-111]  Elapsed time: 3.25 seconds; current allocated memory: 499.201 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl normalize.0.0.0.0.0. -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/systemc/normalize_0_0_0_0_0_s -synmodules normalize.0.0.0.0.0. product.1 dense_latency.0.0.0..3 relu.1 product dense_latency.0.0.0..1 relu dense_latency.0.0.0. relu.2 dense_latency.0.0.0..2 linear myproject 
Execute         gen_rtl normalize.0.0.0.0.0. -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/vhdl/normalize_0_0_0_0_0_s 
Execute         gen_rtl normalize.0.0.0.0.0. -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/verilog/normalize_0_0_0_0_0_s 
Execute         syn_report -csynth -model normalize.0.0.0.0.0. -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/normalize_0_0_0_0_0_s_csynth.rpt 
Execute         syn_report -rtlxml -model normalize.0.0.0.0.0. -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/normalize_0_0_0_0_0_s_csynth.xml 
Execute         syn_report -verbosereport -model normalize.0.0.0.0.0. -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/normalize_0_0_0_0_0_s.verbose.rpt 
Execute         db_write -model normalize.0.0.0.0.0. -f -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/normalize_0_0_0_0_0_s.adb 
Execute         gen_tb_info normalize.0.0.0.0.0. -p /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/normalize_0_0_0_0_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'product_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model product.1 -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'myproject_mul_mul_16s_7s_22_1_1' to 'myproject_mul_mulbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mulbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'product_1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 500.953 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl product.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/systemc/product_1 -synmodules normalize.0.0.0.0.0. product.1 dense_latency.0.0.0..3 relu.1 product dense_latency.0.0.0..1 relu dense_latency.0.0.0. relu.2 dense_latency.0.0.0..2 linear myproject 
Execute         gen_rtl product.1 -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/vhdl/product_1 
Execute         gen_rtl product.1 -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/verilog/product_1 
Execute         syn_report -csynth -model product.1 -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/product_1_csynth.rpt 
Execute         syn_report -rtlxml -model product.1 -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/product_1_csynth.xml 
Execute         syn_report -verbosereport -model product.1 -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product_1.verbose.rpt 
Execute         db_write -model product.1 -f -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product_1.adb 
Execute         gen_tb_info product.1 -p /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_0_0_0_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency.0.0.0..3 -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_0_0_0_3'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 504.437 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency.0.0.0..3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/systemc/dense_latency_0_0_0_3 -synmodules normalize.0.0.0.0.0. product.1 dense_latency.0.0.0..3 relu.1 product dense_latency.0.0.0..1 relu dense_latency.0.0.0. relu.2 dense_latency.0.0.0..2 linear myproject 
Execute         gen_rtl dense_latency.0.0.0..3 -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_3 
Execute         gen_rtl dense_latency.0.0.0..3 -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/verilog/dense_latency_0_0_0_3 
Execute         syn_report -csynth -model dense_latency.0.0.0..3 -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/dense_latency_0_0_0_3_csynth.rpt 
Execute         syn_report -rtlxml -model dense_latency.0.0.0..3 -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/dense_latency_0_0_0_3_csynth.xml 
Execute         syn_report -verbosereport -model dense_latency.0.0.0..3 -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_3.verbose.rpt 
Command         syn_report done; 0.33 sec.
Execute         db_write -model dense_latency.0.0.0..3 -f -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_3.adb 
Command         db_write done; 0.29 sec.
Execute         gen_tb_info dense_latency.0.0.0..3 -p /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu.1 -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_1'.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 513.764 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/systemc/relu_1 -synmodules normalize.0.0.0.0.0. product.1 dense_latency.0.0.0..3 relu.1 product dense_latency.0.0.0..1 relu dense_latency.0.0.0. relu.2 dense_latency.0.0.0..2 linear myproject 
Execute         gen_rtl relu.1 -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/vhdl/relu_1 
Execute         gen_rtl relu.1 -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/verilog/relu_1 
Execute         syn_report -csynth -model relu.1 -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/relu_1_csynth.rpt 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model relu.1 -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/relu_1_csynth.xml 
Execute         syn_report -verbosereport -model relu.1 -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_1.verbose.rpt 
Command         syn_report done; 0.39 sec.
Execute         db_write -model relu.1 -f -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_1.adb 
Command         db_write done; 0.36 sec.
Execute         gen_tb_info relu.1 -p /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model product -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'product'.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 519.709 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl product -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/systemc/product -synmodules normalize.0.0.0.0.0. product.1 dense_latency.0.0.0..3 relu.1 product dense_latency.0.0.0..1 relu dense_latency.0.0.0. relu.2 dense_latency.0.0.0..2 linear myproject 
Execute         gen_rtl product -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/vhdl/product 
Execute         gen_rtl product -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/verilog/product 
Execute         syn_report -csynth -model product -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/product_csynth.rpt 
Execute         syn_report -rtlxml -model product -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/product_csynth.xml 
Execute         syn_report -verbosereport -model product -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product.verbose.rpt 
Execute         db_write -model product -f -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product.adb 
Command         db_write done; 0.17 sec.
Execute         gen_tb_info product -p /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_0_0_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency.0.0.0..1 -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_0_0_0_1'.
Command         create_rtl_model done; 0.89 sec.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 531.958 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency.0.0.0..1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/systemc/dense_latency_0_0_0_1 -synmodules normalize.0.0.0.0.0. product.1 dense_latency.0.0.0..3 relu.1 product dense_latency.0.0.0..1 relu dense_latency.0.0.0. relu.2 dense_latency.0.0.0..2 linear myproject 
Execute         gen_rtl dense_latency.0.0.0..1 -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_1 
Execute         gen_rtl dense_latency.0.0.0..1 -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/verilog/dense_latency_0_0_0_1 
Execute         syn_report -csynth -model dense_latency.0.0.0..1 -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/dense_latency_0_0_0_1_csynth.rpt 
Command         syn_report done; 0.4 sec.
Execute         syn_report -rtlxml -model dense_latency.0.0.0..1 -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/dense_latency_0_0_0_1_csynth.xml 
Command         syn_report done; 0.18 sec.
Execute         syn_report -verbosereport -model dense_latency.0.0.0..1 -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.verbose.rpt 
Command         syn_report done; 1.83 sec.
Execute         db_write -model dense_latency.0.0.0..1 -f -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.adb 
Command         db_write done; 1.43 sec.
Execute         gen_tb_info dense_latency.0.0.0..1 -p /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 4.26 seconds; current allocated memory: 564.642 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/systemc/relu -synmodules normalize.0.0.0.0.0. product.1 dense_latency.0.0.0..3 relu.1 product dense_latency.0.0.0..1 relu dense_latency.0.0.0. relu.2 dense_latency.0.0.0..2 linear myproject 
Execute         gen_rtl relu -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/vhdl/relu 
Execute         gen_rtl relu -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/verilog/relu 
Execute         syn_report -csynth -model relu -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/relu_csynth.rpt 
Command         syn_report done; 0.23 sec.
Execute         syn_report -rtlxml -model relu -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/relu_csynth.xml 
Command         syn_report done; 0.11 sec.
Execute         syn_report -verbosereport -model relu -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu.verbose.rpt 
Command         syn_report done; 0.8 sec.
Execute         db_write -model relu -f -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu.adb 
Command         db_write done; 1.09 sec.
Execute         gen_tb_info relu -p /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency.0.0.0. -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_0_0_0_s'.
Command         create_rtl_model done; 1.01 sec.
INFO: [HLS 200-111]  Elapsed time: 3.39 seconds; current allocated memory: 587.141 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency.0.0.0. -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/systemc/dense_latency_0_0_0_s -synmodules normalize.0.0.0.0.0. product.1 dense_latency.0.0.0..3 relu.1 product dense_latency.0.0.0..1 relu dense_latency.0.0.0. relu.2 dense_latency.0.0.0..2 linear myproject 
Execute         gen_rtl dense_latency.0.0.0. -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_s 
Execute         gen_rtl dense_latency.0.0.0. -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/verilog/dense_latency_0_0_0_s 
Execute         syn_report -csynth -model dense_latency.0.0.0. -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/dense_latency_0_0_0_s_csynth.rpt 
Command         syn_report done; 0.39 sec.
Execute         syn_report -rtlxml -model dense_latency.0.0.0. -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/dense_latency_0_0_0_s_csynth.xml 
Command         syn_report done; 0.18 sec.
Execute         syn_report -verbosereport -model dense_latency.0.0.0. -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.verbose.rpt 
Command         syn_report done; 1.94 sec.
Execute         db_write -model dense_latency.0.0.0. -f -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.adb 
Command         db_write done; 1.99 sec.
Execute         gen_tb_info dense_latency.0.0.0. -p /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu.2 -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_2'.
INFO: [HLS 200-111]  Elapsed time: 4.88 seconds; current allocated memory: 616.872 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/systemc/relu_2 -synmodules normalize.0.0.0.0.0. product.1 dense_latency.0.0.0..3 relu.1 product dense_latency.0.0.0..1 relu dense_latency.0.0.0. relu.2 dense_latency.0.0.0..2 linear myproject 
Execute         gen_rtl relu.2 -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/vhdl/relu_2 
Execute         gen_rtl relu.2 -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/verilog/relu_2 
Execute         syn_report -csynth -model relu.2 -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/relu_2_csynth.rpt 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model relu.2 -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/relu_2_csynth.xml 
Execute         syn_report -verbosereport -model relu.2 -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_2.verbose.rpt 
Command         syn_report done; 0.39 sec.
Execute         db_write -model relu.2 -f -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_2.adb 
Command         db_write done; 1.37 sec.
Execute         gen_tb_info relu.2 -p /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_0_0_0_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency.0.0.0..2 -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_0_0_0_2'.
INFO: [HLS 200-111]  Elapsed time: 2.04 seconds; current allocated memory: 624.254 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency.0.0.0..2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/systemc/dense_latency_0_0_0_2 -synmodules normalize.0.0.0.0.0. product.1 dense_latency.0.0.0..3 relu.1 product dense_latency.0.0.0..1 relu dense_latency.0.0.0. relu.2 dense_latency.0.0.0..2 linear myproject 
Execute         gen_rtl dense_latency.0.0.0..2 -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_2 
Execute         gen_rtl dense_latency.0.0.0..2 -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/verilog/dense_latency_0_0_0_2 
Execute         syn_report -csynth -model dense_latency.0.0.0..2 -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/dense_latency_0_0_0_2_csynth.rpt 
Execute         syn_report -rtlxml -model dense_latency.0.0.0..2 -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/dense_latency_0_0_0_2_csynth.xml 
Execute         syn_report -verbosereport -model dense_latency.0.0.0..2 -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_2.verbose.rpt 
Command         syn_report done; 0.25 sec.
Execute         db_write -model dense_latency.0.0.0..2 -f -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_2.adb 
Command         db_write done; 1.33 sec.
Execute         gen_tb_info dense_latency.0.0.0..2 -p /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model linear -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/linear.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear'.
INFO: [HLS 200-111]  Elapsed time: 1.72 seconds; current allocated memory: 628.866 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl linear -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/systemc/linear -synmodules normalize.0.0.0.0.0. product.1 dense_latency.0.0.0..3 relu.1 product dense_latency.0.0.0..1 relu dense_latency.0.0.0. relu.2 dense_latency.0.0.0..2 linear myproject 
Execute         gen_rtl linear -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/vhdl/linear 
Execute         gen_rtl linear -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/verilog/linear 
Execute         syn_report -csynth -model linear -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/linear_csynth.rpt 
Execute         syn_report -rtlxml -model linear -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/linear_csynth.xml 
Execute         syn_report -verbosereport -model linear -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/linear.verbose.rpt 
Command         syn_report done; 0.18 sec.
Execute         db_write -model linear -f -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/linear.adb 
Command         db_write done; 1.36 sec.
Execute         gen_tb_info linear -p /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/linear 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer14_out_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer14_out_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer14_out_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer14_out_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 1.8 seconds; current allocated memory: 637.154 MB.
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/systemc/myproject -synmodules normalize.0.0.0.0.0. product.1 dense_latency.0.0.0..3 relu.1 product dense_latency.0.0.0..1 relu dense_latency.0.0.0. relu.2 dense_latency.0.0.0..2 linear myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute         syn_report -rtlxml -model myproject -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute         syn_report -verbosereport -model myproject -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 3.17 sec.
Execute         db_write -model myproject -f -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 1.32 sec.
Execute         gen_tb_info myproject -p /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command         syn_report done; 1.46 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: normalize.0.0.0.0.0. product.1 dense_latency.0.0.0..3 relu.1 product dense_latency.0.0.0..1 relu dense_latency.0.0.0. relu.2 dense_latency.0.0.0..2 linear myproject
INFO-FLOW: Handling components in module [normalize_0_0_0_0_0_s] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/normalize_0_0_0_0_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [product_1] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product_1.compgen.tcl 
INFO-FLOW: Found component myproject_mul_mulbkb.
INFO-FLOW: Append model myproject_mul_mulbkb
INFO-FLOW: Handling components in module [dense_latency_0_0_0_3] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_3.compgen.tcl 
INFO-FLOW: Handling components in module [relu_1] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_1.compgen.tcl 
INFO-FLOW: Handling components in module [product] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_0_0_0_1] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
INFO-FLOW: Handling components in module [relu] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_0_0_0_s] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_2] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_2.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_0_0_0_2] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_2.compgen.tcl 
INFO-FLOW: Handling components in module [linear] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/linear.compgen.tcl 
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Append model normalize_0_0_0_0_0_s
INFO-FLOW: Append model product_1
INFO-FLOW: Append model dense_latency_0_0_0_3
INFO-FLOW: Append model relu_1
INFO-FLOW: Append model product
INFO-FLOW: Append model dense_latency_0_0_0_1
INFO-FLOW: Append model relu
INFO-FLOW: Append model dense_latency_0_0_0_s
INFO-FLOW: Append model relu_2
INFO-FLOW: Append model dense_latency_0_0_0_2
INFO-FLOW: Append model linear
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_mul_mulbkb normalize_0_0_0_0_0_s product_1 dense_latency_0_0_0_3 relu_1 product dense_latency_0_0_0_1 relu dense_latency_0_0_0_s relu_2 dense_latency_0_0_0_2 linear myproject
INFO-FLOW: To file: write model myproject_mul_mulbkb
INFO-FLOW: To file: write model normalize_0_0_0_0_0_s
INFO-FLOW: To file: write model product_1
INFO-FLOW: To file: write model dense_latency_0_0_0_3
INFO-FLOW: To file: write model relu_1
INFO-FLOW: To file: write model product
INFO-FLOW: To file: write model dense_latency_0_0_0_1
INFO-FLOW: To file: write model relu
INFO-FLOW: To file: write model dense_latency_0_0_0_s
INFO-FLOW: To file: write model relu_2
INFO-FLOW: To file: write model dense_latency_0_0_0_2
INFO-FLOW: To file: write model linear
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 94.10 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=12.500 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/normalize_0_0_0_0_0_s.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product_1.compgen.tcl 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_3.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_2.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_2.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/linear.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=1
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/normalize_0_0_0_0_0_s.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_3.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_2.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_2.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/linear.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/normalize_0_0_0_0_0_s.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_3.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_2.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_2.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/linear.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Command         ap_source done; 0.16 sec.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/normalize_0_0_0_0_0_s.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_3.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_2.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_2.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/linear.compgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=16
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=7
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=13 #gSsdmPorts=16
Execute         source /opt/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/normalize_0_0_0_0_0_s.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product_1.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_3.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_1.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/product.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_1.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_s.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/relu_2.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_2.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/linear.tbgen.tcl 
Execute         source /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/matteo/mlxtrg/ModelloAndrea/model_deltaBx_tdc_32channels/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:57 ; elapsed = 00:02:05 . Memory (MB): peak = 1597.602 ; gain = 1163.754 ; free physical = 18221 ; free virtual = 29083
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command       autosyn done; 56.56 sec.
Command     csynth_design done; 122.43 sec.
Execute     cleanup_all 
