_input_inc
{
  STRUCT inc_spec_PLL_input
  {
      int tx_pll;
      int ty_pll;
      string port_name_pll;
      string port_name_con;
      string device_name_con;
      int tx_con;
      int ty_con;
  };

  STRUCT inc_spec_PLL_input inc_PLL_input_spec[] = 
  {
   //tx_pll  ty   port_name_pll     port_name_con        device_name_con      tx_con  ty_con
      {1,    2,    "LOCKIN_CAS",    "TIEHI",    "PLL_TILE",    1,    2},
      {1,    2,    "CLK_IN0[0]",    "TIEHI",    "PLL_TILE",    1,    2},
      {1,    2,    "CLK_IN0[1]",    "IOLA_CLK",    "SRB_TILE",    1,    2},
      {1,    2,    "CLK_IN0[2]",    "IOLB_CLK",    "SRB_TILE",    1,    2},
      {1,    2,    "CLK_IN0[3]",    "DIN[8]",    "IOB5_4K_TILE",    1,    0},
      {1,    2,    "CLK_IN0[4]",    "CLK_PIO2PLL_LD_BUF[0]",    "IOCK_7K_TILE",    1,    13},
      {1,    2,    "CLK_IN0[5]",    "CLK_PIO2PLL_LD_BUF[1]",    "IOCK_7K_TILE",    1,    13},
      {1,    2,    "CLK_IN0[6]",    "CLK_PIO2PLL_RD_BUF[0]",    "IOCK_7K_TILE",    1,    13},
      {1,    2,    "CLK_IN0[7]",    "CLK_PIO2PLL_RD_BUF[1]",    "IOCK_7K_TILE",    1,    13},
      {1,    2,    "CLK_IN1[0]",    "TIEHI",    "PLL_TILE",    1,    2},
      {1,    2,    "CLK_IN1[1]",    "S_CLK",    "SRB_TILE",    1,    3},
      {1,    2,    "CLK_IN1[2]",    "A_CLK",    "SRB_TILE",    1,    3},
      {1,    2,    "CLK_IN1[3]",    "DIN[8]",    "IOB5_4K_TILE",    1,    0},
      {1,    2,    "CLK_IN1[4]",    "CLK_PIO2PLL_LD_BUF[0]",    "IOCK_7K_TILE",    1,    13},
      {1,    2,    "CLK_IN1[5]",    "CLK_PIO2PLL_LD_BUF[1]",    "IOCK_7K_TILE",    1,    13},
      {1,    2,    "CLK_IN1[6]",    "CLK_PIO2PLL_RD_BUF[0]",    "IOCK_7K_TILE",    1,    13},
      {1,    2,    "CLK_IN1[7]",    "CLK_PIO2PLL_RD_BUF[1]",    "IOCK_7K_TILE",    1,    13},

      {1,    2,    "CLK_FB[0]",    "DIN[4]",    "IOB5_4K_TILE",    1,    0},
      {1,    2,    "CLK_FB[1]",    "IOLB_CLK",    "SRB_TILE",    1,    3},
      {1,    2,    "CLK_FB[2]",    "IOLA_CLK",    "SRB_TILE",    1,    3},
      {1,    2,    "CLK_FB[3]",    "CLK_IOMUX2PLLD[0]",    "IOCK_7K_TILE",    1,    13},
      {1,    2,    "CLK_FB[4]",    "CLK_IOMUX2PLLD[1]",    "IOCK_7K_TILE",    1,    13},
      {1,    2,    "CLK_FB[5]",    "CLK_IOMUX2PLL_RD_OUT[0]",    "IOCK_7K_TILE",    1,    13},
      {1,    2,    "CLK_FB[6]",    "CLK_IOMUX2PLL_RD_OUT[1]",    "IOCK_7K_TILE",    1,    13},
      {1,    2,    "CLK_FB[7]",    "CLK_GLOBAL_BUFD",    "IOCK_7K_TILE",    1,    13},

      {1,    38,    "LOCKIN_CAS",    "LOCKIN_CAS_OUT",    "PLL_TILE",    1,    2},
      {1,    38,    "CLK_IN0[0]",    "TIEHI",    "PLL_TILE",    1,    38},
      {1,    38,    "CLK_IN0[1]",    "IOLA_CLK",    "SRB_TILE",    1,    38},
      {1,    38,    "CLK_IN0[2]",    "IOLB_CLK",    "SRB_TILE",    1,    38},
      {1,    38,    "CLK_IN0[3]",    "DIN[4]",    "IOB1_4K_TILE",    1,    0},
      {1,    38,    "CLK_IN0[4]",    "CLK_PIO2PLL_LU_BUF[0]",    "IOCK_7K_TILE",    1,    13},
      {1,    38,    "CLK_IN0[5]",    "CLK_PIO2PLL_LU_BUF[1]",    "IOCK_7K_TILE",    1,    13},
      {1,    38,    "CLK_IN0[6]",    "CLK_PIO2PLL_RU_BUF[0]",    "IOCK_7K_TILE",    1,    13},
      {1,    38,    "CLK_IN0[7]",    "CLK_PIO2PLL_RU_BUF[1]",    "IOCK_7K_TILE",    1,    13},
      {1,    38,    "CLK_IN1[0]",    "TIEHI",    "PLL_TILE",    1,    38},
      {1,    38,    "CLK_IN1[1]",    "S_CLK",    "SRB_TILE",    1,    39},
      {1,    38,    "CLK_IN1[2]",    "A_CLK",    "SRB_TILE",    1,    39},
      {1,    38,    "CLK_IN1[3]",    "DIN[4]",    "IOB1_4K_TILE",    1,    0},
      {1,    38,    "CLK_IN1[4]",    "CLK_PIO2PLL_LU_BUF[0]",    "IOCK_7K_TILE",    1,    13},
      {1,    38,    "CLK_IN1[5]",    "CLK_PIO2PLL_LU_BUF[1]",    "IOCK_7K_TILE",    1,    13},
      {1,    38,    "CLK_IN1[6]",    "CLK_PIO2PLL_RU_BUF[0]",    "IOCK_7K_TILE",    1,    13},
      {1,    38,    "CLK_IN1[7]",    "CLK_PIO2PLL_RU_BUF[1]",    "IOCK_7K_TILE",    1,    13},

      {1,    38,    "CLK_FB[0]",    "DIN[0]",    "IOB1_4K_TILE",    1,    0},
      {1,    38,    "CLK_FB[1]",    "IOLB_CLK",    "SRB_TILE",    1,    39},
      {1,    38,    "CLK_FB[2]",    "IOLA_CLK",    "SRB_TILE",    1,    39},
      {1,    38,    "CLK_FB[3]",    "CLK_IOMUX2PLLU[0]",    "IOCK_7K_TILE",    1,    13},
      {1,    38,    "CLK_FB[4]",    "CLK_IOMUX2PLLU[1]",    "IOCK_7K_TILE",    1,    13},
      {1,    38,    "CLK_FB[5]",    "CLK_IOMUX2PLL_RU_OUT[0]",    "IOCK_7K_TILE",    1,    13},
      {1,    38,    "CLK_FB[6]",    "CLK_IOMUX2PLL_RU_OUT[1]",    "IOCK_7K_TILE",    1,    13},
      {1,    38,    "CLK_FB[7]",    "CLK_GLOBAL_BUFU",    "IOCK_7K_TILE",    1,    13}

  };
}
