/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Apr  1 11:23:13 2015
 *                 Full Compile MD5 Checksum  267f8e92d9b43928c0a06f1ab29c511c
 *                     (minus title and desc)
 *                 MD5 Checksum               0548f7f0a8e20364fd383a7aa29c0b86
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15956
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
 ***************************************************************************/

#ifndef BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_H__
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_H__

/***************************************************************************
 *XPT_RAVE_CPU_INTR_AGGREGATOR - RAVE CPU Interrupt Aggregator
 ***************************************************************************/
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS 0x00a4f000 /* [RO] Interrupt Status Register */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W1_STATUS 0x00a4f004 /* [RO] Interrupt Status Register */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS 0x00a4f008 /* [RO] Interrupt Mask Status Register */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W1_MASK_STATUS 0x00a4f00c /* [RO] Interrupt Mask Status Register */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET 0x00a4f010 /* [WO] Interrupt Mask Set Register */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W1_MASK_SET 0x00a4f014 /* [WO] Interrupt Mask Set Register */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR 0x00a4f018 /* [WO] Interrupt Mask Clear Register */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W1_MASK_CLEAR 0x00a4f01c /* [WO] Interrupt Mask Clear Register */

/***************************************************************************
 *INTR_W0_STATUS - Interrupt Status Register
 ***************************************************************************/
/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: reserved0 [31:17] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_reserved0_MASK 0xfffe0000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_reserved0_SHIFT 17

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: RAVE_FW_GENERIC_1_INTR [16:16] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_FW_GENERIC_1_INTR_MASK 0x00010000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_FW_GENERIC_1_INTR_SHIFT 16
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_FW_GENERIC_1_INTR_DEFAULT 0x00000000

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: RAVE_TSIO_DMA_END_INTR [15:15] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_TSIO_DMA_END_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_TSIO_DMA_END_INTR_SHIFT 15
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_TSIO_DMA_END_INTR_DEFAULT 0x00000000

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: RAVE_ITB_MIN_DEPTH_THRESH_INTR [14:14] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_ITB_MIN_DEPTH_THRESH_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_ITB_MIN_DEPTH_THRESH_INTR_SHIFT 14
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_ITB_MIN_DEPTH_THRESH_INTR_DEFAULT 0x00000000

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: RAVE_CDB_MIN_DEPTH_THRESH_INTR [13:13] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_CDB_MIN_DEPTH_THRESH_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_CDB_MIN_DEPTH_THRESH_INTR_SHIFT 13
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_CDB_MIN_DEPTH_THRESH_INTR_DEFAULT 0x00000000

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: RAVE_ITB_UPPER_THRESH_INTR [12:12] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_ITB_UPPER_THRESH_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_ITB_UPPER_THRESH_INTR_SHIFT 12
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_ITB_UPPER_THRESH_INTR_DEFAULT 0x00000000

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: RAVE_ITB_LOWER_THRESH_INTR [11:11] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_ITB_LOWER_THRESH_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_ITB_LOWER_THRESH_INTR_SHIFT 11
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_ITB_LOWER_THRESH_INTR_DEFAULT 0x00000000

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: RAVE_CDB_UPPER_THRESH_INTR [10:10] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_CDB_UPPER_THRESH_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_CDB_UPPER_THRESH_INTR_SHIFT 10
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_CDB_UPPER_THRESH_INTR_DEFAULT 0x00000000

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: RAVE_CDB_LOWER_THRESH_INTR [09:09] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_CDB_LOWER_THRESH_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_CDB_LOWER_THRESH_INTR_SHIFT 9
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_CDB_LOWER_THRESH_INTR_DEFAULT 0x00000000

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: RAVE_LAST_CMD_INTR [08:08] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_LAST_CMD_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_LAST_CMD_INTR_SHIFT 8
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_LAST_CMD_INTR_DEFAULT 0x00000000

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: RAVE_SPLICE_INTR [07:07] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_SPLICE_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_SPLICE_INTR_SHIFT 7
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_SPLICE_INTR_DEFAULT 0x00000000

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: RAVE_ITB_OVERFLOW_INTR [06:06] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_ITB_OVERFLOW_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_ITB_OVERFLOW_INTR_SHIFT 6
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_ITB_OVERFLOW_INTR_DEFAULT 0x00000000

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: RAVE_CDB_OVERFLOW_INTR [05:05] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_CDB_OVERFLOW_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_CDB_OVERFLOW_INTR_SHIFT 5
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_CDB_OVERFLOW_INTR_DEFAULT 0x00000000

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: RAVE_CC_ERROR_INTR [04:04] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_CC_ERROR_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_CC_ERROR_INTR_SHIFT 4
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_CC_ERROR_INTR_DEFAULT 0x00000000

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: RAVE_TEI_ERROR_INTR [03:03] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_TEI_ERROR_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_TEI_ERROR_INTR_SHIFT 3
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_TEI_ERROR_INTR_DEFAULT 0x00000000

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: RAVE_PUSI_ERROR_INTR [02:02] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_PUSI_ERROR_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_PUSI_ERROR_INTR_SHIFT 2
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_PUSI_ERROR_INTR_DEFAULT 0x00000000

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: RAVE_EMU_ERROR_INTR [01:01] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_EMU_ERROR_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_EMU_ERROR_INTR_SHIFT 1
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_EMU_ERROR_INTR_DEFAULT 0x00000000

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_STATUS :: RAVE_MISC_INTR [00:00] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_MISC_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_MISC_INTR_SHIFT 0
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS_RAVE_MISC_INTR_DEFAULT 0x00000000

/***************************************************************************
 *INTR_W1_STATUS - Interrupt Status Register
 ***************************************************************************/
/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W1_STATUS :: reserved0 [31:00] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W1_STATUS_reserved0_MASK 0xffffffff
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W1_STATUS_reserved0_SHIFT 0

/***************************************************************************
 *INTR_W0_MASK_STATUS - Interrupt Mask Status Register
 ***************************************************************************/
/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: reserved0 [31:17] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_reserved0_MASK 0xfffe0000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_reserved0_SHIFT 17

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: RAVE_FW_GENERIC_1_INTR [16:16] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_FW_GENERIC_1_INTR_MASK 0x00010000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_FW_GENERIC_1_INTR_SHIFT 16
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_FW_GENERIC_1_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: RAVE_TSIO_DMA_END_INTR [15:15] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_TSIO_DMA_END_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_TSIO_DMA_END_INTR_SHIFT 15
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_TSIO_DMA_END_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: RAVE_ITB_MIN_DEPTH_THRESH_INTR [14:14] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_ITB_MIN_DEPTH_THRESH_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_ITB_MIN_DEPTH_THRESH_INTR_SHIFT 14
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_ITB_MIN_DEPTH_THRESH_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: RAVE_CDB_MIN_DEPTH_THRESH_INTR [13:13] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_CDB_MIN_DEPTH_THRESH_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_CDB_MIN_DEPTH_THRESH_INTR_SHIFT 13
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_CDB_MIN_DEPTH_THRESH_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: RAVE_ITB_UPPER_THRESH_INTR [12:12] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_ITB_UPPER_THRESH_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_ITB_UPPER_THRESH_INTR_SHIFT 12
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_ITB_UPPER_THRESH_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: RAVE_ITB_LOWER_THRESH_INTR [11:11] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_ITB_LOWER_THRESH_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_ITB_LOWER_THRESH_INTR_SHIFT 11
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_ITB_LOWER_THRESH_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: RAVE_CDB_UPPER_THRESH_INTR [10:10] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_CDB_UPPER_THRESH_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_CDB_UPPER_THRESH_INTR_SHIFT 10
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_CDB_UPPER_THRESH_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: RAVE_CDB_LOWER_THRESH_INTR [09:09] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_CDB_LOWER_THRESH_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_CDB_LOWER_THRESH_INTR_SHIFT 9
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_CDB_LOWER_THRESH_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: RAVE_LAST_CMD_INTR [08:08] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_LAST_CMD_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_LAST_CMD_INTR_SHIFT 8
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_LAST_CMD_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: RAVE_SPLICE_INTR [07:07] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_SPLICE_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_SPLICE_INTR_SHIFT 7
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_SPLICE_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: RAVE_ITB_OVERFLOW_INTR [06:06] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_ITB_OVERFLOW_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_ITB_OVERFLOW_INTR_SHIFT 6
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_ITB_OVERFLOW_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: RAVE_CDB_OVERFLOW_INTR [05:05] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_CDB_OVERFLOW_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_CDB_OVERFLOW_INTR_SHIFT 5
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_CDB_OVERFLOW_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: RAVE_CC_ERROR_INTR [04:04] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_CC_ERROR_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_CC_ERROR_INTR_SHIFT 4
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_CC_ERROR_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: RAVE_TEI_ERROR_INTR [03:03] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_TEI_ERROR_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_TEI_ERROR_INTR_SHIFT 3
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_TEI_ERROR_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: RAVE_PUSI_ERROR_INTR [02:02] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_PUSI_ERROR_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_PUSI_ERROR_INTR_SHIFT 2
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_PUSI_ERROR_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: RAVE_EMU_ERROR_INTR [01:01] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_EMU_ERROR_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_EMU_ERROR_INTR_SHIFT 1
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_EMU_ERROR_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_STATUS :: RAVE_MISC_INTR [00:00] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_MISC_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_MISC_INTR_SHIFT 0
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS_RAVE_MISC_INTR_DEFAULT 0x00000001

/***************************************************************************
 *INTR_W1_MASK_STATUS - Interrupt Mask Status Register
 ***************************************************************************/
/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W1_MASK_STATUS :: reserved0 [31:00] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W1_MASK_STATUS_reserved0_MASK 0xffffffff
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W1_MASK_STATUS_reserved0_SHIFT 0

/***************************************************************************
 *INTR_W0_MASK_SET - Interrupt Mask Set Register
 ***************************************************************************/
/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: reserved0 [31:17] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_reserved0_MASK 0xfffe0000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_reserved0_SHIFT 17

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: RAVE_FW_GENERIC_1_INTR [16:16] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_FW_GENERIC_1_INTR_MASK 0x00010000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_FW_GENERIC_1_INTR_SHIFT 16
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_FW_GENERIC_1_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: RAVE_TSIO_DMA_END_INTR [15:15] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_TSIO_DMA_END_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_TSIO_DMA_END_INTR_SHIFT 15
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_TSIO_DMA_END_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: RAVE_ITB_MIN_DEPTH_THRESH_INTR [14:14] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_ITB_MIN_DEPTH_THRESH_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_ITB_MIN_DEPTH_THRESH_INTR_SHIFT 14
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_ITB_MIN_DEPTH_THRESH_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: RAVE_CDB_MIN_DEPTH_THRESH_INTR [13:13] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_CDB_MIN_DEPTH_THRESH_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_CDB_MIN_DEPTH_THRESH_INTR_SHIFT 13
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_CDB_MIN_DEPTH_THRESH_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: RAVE_ITB_UPPER_THRESH_INTR [12:12] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_ITB_UPPER_THRESH_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_ITB_UPPER_THRESH_INTR_SHIFT 12
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_ITB_UPPER_THRESH_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: RAVE_ITB_LOWER_THRESH_INTR [11:11] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_ITB_LOWER_THRESH_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_ITB_LOWER_THRESH_INTR_SHIFT 11
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_ITB_LOWER_THRESH_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: RAVE_CDB_UPPER_THRESH_INTR [10:10] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_CDB_UPPER_THRESH_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_CDB_UPPER_THRESH_INTR_SHIFT 10
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_CDB_UPPER_THRESH_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: RAVE_CDB_LOWER_THRESH_INTR [09:09] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_CDB_LOWER_THRESH_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_CDB_LOWER_THRESH_INTR_SHIFT 9
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_CDB_LOWER_THRESH_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: RAVE_LAST_CMD_INTR [08:08] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_LAST_CMD_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_LAST_CMD_INTR_SHIFT 8
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_LAST_CMD_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: RAVE_SPLICE_INTR [07:07] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_SPLICE_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_SPLICE_INTR_SHIFT 7
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_SPLICE_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: RAVE_ITB_OVERFLOW_INTR [06:06] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_ITB_OVERFLOW_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_ITB_OVERFLOW_INTR_SHIFT 6
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_ITB_OVERFLOW_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: RAVE_CDB_OVERFLOW_INTR [05:05] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_CDB_OVERFLOW_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_CDB_OVERFLOW_INTR_SHIFT 5
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_CDB_OVERFLOW_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: RAVE_CC_ERROR_INTR [04:04] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_CC_ERROR_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_CC_ERROR_INTR_SHIFT 4
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_CC_ERROR_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: RAVE_TEI_ERROR_INTR [03:03] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_TEI_ERROR_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_TEI_ERROR_INTR_SHIFT 3
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_TEI_ERROR_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: RAVE_PUSI_ERROR_INTR [02:02] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_PUSI_ERROR_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_PUSI_ERROR_INTR_SHIFT 2
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_PUSI_ERROR_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: RAVE_EMU_ERROR_INTR [01:01] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_EMU_ERROR_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_EMU_ERROR_INTR_SHIFT 1
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_EMU_ERROR_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_SET :: RAVE_MISC_INTR [00:00] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_MISC_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_MISC_INTR_SHIFT 0
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_SET_RAVE_MISC_INTR_DEFAULT 0x00000001

/***************************************************************************
 *INTR_W1_MASK_SET - Interrupt Mask Set Register
 ***************************************************************************/
/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W1_MASK_SET :: reserved0 [31:00] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W1_MASK_SET_reserved0_MASK 0xffffffff
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W1_MASK_SET_reserved0_SHIFT 0

/***************************************************************************
 *INTR_W0_MASK_CLEAR - Interrupt Mask Clear Register
 ***************************************************************************/
/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: reserved0 [31:17] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_reserved0_MASK 0xfffe0000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_reserved0_SHIFT 17

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: RAVE_FW_GENERIC_1_INTR [16:16] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_FW_GENERIC_1_INTR_MASK 0x00010000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_FW_GENERIC_1_INTR_SHIFT 16
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_FW_GENERIC_1_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: RAVE_TSIO_DMA_END_INTR [15:15] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_TSIO_DMA_END_INTR_MASK 0x00008000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_TSIO_DMA_END_INTR_SHIFT 15
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_TSIO_DMA_END_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: RAVE_ITB_MIN_DEPTH_THRESH_INTR [14:14] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_ITB_MIN_DEPTH_THRESH_INTR_MASK 0x00004000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_ITB_MIN_DEPTH_THRESH_INTR_SHIFT 14
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_ITB_MIN_DEPTH_THRESH_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: RAVE_CDB_MIN_DEPTH_THRESH_INTR [13:13] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_CDB_MIN_DEPTH_THRESH_INTR_MASK 0x00002000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_CDB_MIN_DEPTH_THRESH_INTR_SHIFT 13
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_CDB_MIN_DEPTH_THRESH_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: RAVE_ITB_UPPER_THRESH_INTR [12:12] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_ITB_UPPER_THRESH_INTR_MASK 0x00001000
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_ITB_UPPER_THRESH_INTR_SHIFT 12
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_ITB_UPPER_THRESH_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: RAVE_ITB_LOWER_THRESH_INTR [11:11] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_ITB_LOWER_THRESH_INTR_MASK 0x00000800
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_ITB_LOWER_THRESH_INTR_SHIFT 11
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_ITB_LOWER_THRESH_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: RAVE_CDB_UPPER_THRESH_INTR [10:10] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_CDB_UPPER_THRESH_INTR_MASK 0x00000400
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_CDB_UPPER_THRESH_INTR_SHIFT 10
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_CDB_UPPER_THRESH_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: RAVE_CDB_LOWER_THRESH_INTR [09:09] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_CDB_LOWER_THRESH_INTR_MASK 0x00000200
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_CDB_LOWER_THRESH_INTR_SHIFT 9
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_CDB_LOWER_THRESH_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: RAVE_LAST_CMD_INTR [08:08] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_LAST_CMD_INTR_MASK 0x00000100
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_LAST_CMD_INTR_SHIFT 8
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_LAST_CMD_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: RAVE_SPLICE_INTR [07:07] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_SPLICE_INTR_MASK 0x00000080
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_SPLICE_INTR_SHIFT 7
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_SPLICE_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: RAVE_ITB_OVERFLOW_INTR [06:06] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_ITB_OVERFLOW_INTR_MASK 0x00000040
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_ITB_OVERFLOW_INTR_SHIFT 6
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_ITB_OVERFLOW_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: RAVE_CDB_OVERFLOW_INTR [05:05] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_CDB_OVERFLOW_INTR_MASK 0x00000020
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_CDB_OVERFLOW_INTR_SHIFT 5
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_CDB_OVERFLOW_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: RAVE_CC_ERROR_INTR [04:04] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_CC_ERROR_INTR_MASK 0x00000010
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_CC_ERROR_INTR_SHIFT 4
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_CC_ERROR_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: RAVE_TEI_ERROR_INTR [03:03] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_TEI_ERROR_INTR_MASK 0x00000008
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_TEI_ERROR_INTR_SHIFT 3
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_TEI_ERROR_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: RAVE_PUSI_ERROR_INTR [02:02] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_PUSI_ERROR_INTR_MASK 0x00000004
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_PUSI_ERROR_INTR_SHIFT 2
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_PUSI_ERROR_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: RAVE_EMU_ERROR_INTR [01:01] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_EMU_ERROR_INTR_MASK 0x00000002
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_EMU_ERROR_INTR_SHIFT 1
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_EMU_ERROR_INTR_DEFAULT 0x00000001

/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W0_MASK_CLEAR :: RAVE_MISC_INTR [00:00] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_MISC_INTR_MASK 0x00000001
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_MISC_INTR_SHIFT 0
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_CLEAR_RAVE_MISC_INTR_DEFAULT 0x00000001

/***************************************************************************
 *INTR_W1_MASK_CLEAR - Interrupt Mask Clear Register
 ***************************************************************************/
/* XPT_RAVE_CPU_INTR_AGGREGATOR :: INTR_W1_MASK_CLEAR :: reserved0 [31:00] */
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W1_MASK_CLEAR_reserved0_MASK 0xffffffff
#define BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W1_MASK_CLEAR_reserved0_SHIFT 0

#endif /* #ifndef BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_H__ */

/* End of File */
