void\r\ngm204_grctx_generate_tpcid(struct gf100_gr *gr)\r\n{\r\nstruct nvkm_device *device = gr->base.engine.subdev.device;\r\nint gpc, tpc, id;\r\nfor (tpc = 0, id = 0; tpc < 4; tpc++) {\r\nfor (gpc = 0; gpc < gr->gpc_nr; gpc++) {\r\nif (tpc < gr->tpc_nr[gpc]) {\r\nnvkm_wr32(device, TPC_UNIT(gpc, tpc, 0x698), id);\r\nnvkm_wr32(device, GPC_UNIT(gpc, 0x0c10 + tpc * 4), id);\r\nnvkm_wr32(device, TPC_UNIT(gpc, tpc, 0x088), id);\r\nid++;\r\n}\r\n}\r\n}\r\n}\r\nstatic void\r\ngm204_grctx_generate_rop_active_fbps(struct gf100_gr *gr)\r\n{\r\nstruct nvkm_device *device = gr->base.engine.subdev.device;\r\nconst u32 fbp_count = nvkm_rd32(device, 0x12006c);\r\nnvkm_mask(device, 0x408850, 0x0000000f, fbp_count);\r\nnvkm_mask(device, 0x408958, 0x0000000f, fbp_count);\r\n}\r\nvoid\r\ngm204_grctx_generate_405b60(struct gf100_gr *gr)\r\n{\r\nstruct nvkm_device *device = gr->base.engine.subdev.device;\r\nconst u32 dist_nr = DIV_ROUND_UP(gr->tpc_total, 4);\r\nu32 dist[TPC_MAX / 4] = {};\r\nu32 gpcs[GPC_MAX] = {};\r\nu8 tpcnr[GPC_MAX];\r\nint tpc, gpc, i;\r\nmemcpy(tpcnr, gr->tpc_nr, sizeof(gr->tpc_nr));\r\nfor (gpc = -1, i = 0; i < gr->tpc_total; i++) {\r\ndo {\r\ngpc = (gpc + 1) % gr->gpc_nr;\r\n} while(!tpcnr[gpc]);\r\ntpc = gr->tpc_nr[gpc] - tpcnr[gpc]--;\r\ndist[i / 4] |= ((gpc << 4) | tpc) << ((i % 4) * 8);\r\ngpcs[gpc] |= i << (tpc * 8);\r\n}\r\nfor (i = 0; i < dist_nr; i++)\r\nnvkm_wr32(device, 0x405b60 + (i * 4), dist[i]);\r\nfor (i = 0; i < gr->gpc_nr; i++)\r\nnvkm_wr32(device, 0x405ba0 + (i * 4), gpcs[i]);\r\n}\r\nvoid\r\ngm204_grctx_generate_main(struct gf100_gr *gr, struct gf100_grctx *info)\r\n{\r\nstruct nvkm_device *device = gr->base.engine.subdev.device;\r\nconst struct gf100_grctx_func *grctx = gr->func->grctx;\r\nu32 tmp;\r\nint i;\r\ngf100_gr_mmio(gr, grctx->hub);\r\ngf100_gr_mmio(gr, grctx->gpc);\r\ngf100_gr_mmio(gr, grctx->zcull);\r\ngf100_gr_mmio(gr, grctx->tpc);\r\ngf100_gr_mmio(gr, grctx->ppc);\r\nnvkm_wr32(device, 0x404154, 0x00000000);\r\ngrctx->bundle(info);\r\ngrctx->pagepool(info);\r\ngrctx->attrib(info);\r\ngrctx->unkn(gr);\r\ngm204_grctx_generate_tpcid(gr);\r\ngf100_grctx_generate_r406028(gr);\r\ngk104_grctx_generate_r418bb8(gr);\r\nfor (i = 0; i < 8; i++)\r\nnvkm_wr32(device, 0x4064d0 + (i * 0x04), 0x00000000);\r\nnvkm_wr32(device, 0x406500, 0x00000000);\r\nnvkm_wr32(device, 0x405b00, (gr->tpc_total << 8) | gr->gpc_nr);\r\ngm204_grctx_generate_rop_active_fbps(gr);\r\nfor (tmp = 0, i = 0; i < gr->gpc_nr; i++)\r\ntmp |= ((1 << gr->tpc_nr[i]) - 1) << (i * 4);\r\nnvkm_wr32(device, 0x4041c4, tmp);\r\ngm204_grctx_generate_405b60(gr);\r\ngf100_gr_icmd(gr, grctx->icmd);\r\nnvkm_wr32(device, 0x404154, 0x00000800);\r\ngf100_gr_mthd(gr, grctx->mthd);\r\nnvkm_mask(device, 0x418e94, 0xffffffff, 0xc4230000);\r\nnvkm_mask(device, 0x418e4c, 0xffffffff, 0x70000000);\r\n}
