{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751116310240 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751116310241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 28 20:11:50 2025 " "Processing started: Sat Jun 28 20:11:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751116310241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751116310241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trans_block -c trans_block " "Command: quartus_map --read_settings_files=on --write_settings_files=off trans_block -c trans_block" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751116310241 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751116310345 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751116310345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/TRANS/trans_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/TRANS/trans_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trans_block " "Found entity 1: trans_block" {  } { { "../../02_rtl/TRANS/trans_block.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/TRANS/trans_block.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751116315601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751116315601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/TRANS/trans.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/TRANS/trans.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trans " "Found entity 1: trans" {  } { { "../../02_rtl/TRANS/trans.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/TRANS/trans.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751116315601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751116315601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/COMMON/baud_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/COMMON/baud_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baud_generator " "Found entity 1: baud_generator" {  } { { "../../02_rtl/COMMON/baud_generator.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/COMMON/baud_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751116315602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751116315602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/COMMON/fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/COMMON/fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../../02_rtl/COMMON/fifo.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/COMMON/fifo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751116315602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751116315602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/COMMON/simple_dual_port_ram_single_clock.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/COMMON/simple_dual_port_ram_single_clock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_dual_port_ram_single_clock " "Found entity 1: simple_dual_port_ram_single_clock" {  } { { "../../02_rtl/COMMON/simple_dual_port_ram_single_clock.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/COMMON/simple_dual_port_ram_single_clock.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751116315603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751116315603 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "trans trans.sv(17) " "Verilog HDL Parameter Declaration warning at trans.sv(17): Parameter Declaration in module \"trans\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/TRANS/trans.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/TRANS/trans.sv" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1751116315603 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "trans trans.sv(35) " "Verilog HDL Parameter Declaration warning at trans.sv(35): Parameter Declaration in module \"trans\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/TRANS/trans.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/TRANS/trans.sv" 35 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1751116315603 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "trans trans.sv(41) " "Verilog HDL Parameter Declaration warning at trans.sv(41): Parameter Declaration in module \"trans\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/TRANS/trans.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/TRANS/trans.sv" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1751116315603 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "trans trans.sv(57) " "Verilog HDL Parameter Declaration warning at trans.sv(57): Parameter Declaration in module \"trans\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/TRANS/trans.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/TRANS/trans.sv" 57 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1751116315603 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "trans trans.sv(64) " "Verilog HDL Parameter Declaration warning at trans.sv(64): Parameter Declaration in module \"trans\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/TRANS/trans.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/TRANS/trans.sv" 64 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1751116315603 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "trans trans.sv(65) " "Verilog HDL Parameter Declaration warning at trans.sv(65): Parameter Declaration in module \"trans\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/TRANS/trans.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/TRANS/trans.sv" 65 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1751116315603 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "trans_block " "Elaborating entity \"trans_block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751116315631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trans trans:trans_unit " "Elaborating entity \"trans\" for hierarchy \"trans:trans_unit\"" {  } { { "../../02_rtl/TRANS/trans_block.sv" "trans_unit" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/TRANS/trans_block.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751116315636 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "trans.sv(25) " "Verilog HDL Case Statement information at trans.sv(25): all case item expressions in this case statement are onehot" {  } { { "../../02_rtl/TRANS/trans.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/TRANS/trans.sv" 25 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1751116315637 "|trans_block|trans:trans_unit"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "trans.sv(78) " "Verilog HDL Case Statement information at trans.sv(78): all case item expressions in this case statement are onehot" {  } { { "../../02_rtl/TRANS/trans.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/TRANS/trans.sv" 78 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1751116315637 "|trans_block|trans:trans_unit"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "trans.sv(87) " "Verilog HDL Case Statement information at trans.sv(87): all case item expressions in this case statement are onehot" {  } { { "../../02_rtl/TRANS/trans.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/TRANS/trans.sv" 87 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1751116315637 "|trans_block|trans:trans_unit"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "trans.sv(134) " "Verilog HDL Case Statement information at trans.sv(134): all case item expressions in this case statement are onehot" {  } { { "../../02_rtl/TRANS/trans.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/TRANS/trans.sv" 134 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1751116315637 "|trans_block|trans:trans_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:fifo_trans " "Elaborating entity \"fifo\" for hierarchy \"fifo:fifo_trans\"" {  } { { "../../02_rtl/TRANS/trans_block.sv" "fifo_trans" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/TRANS/trans_block.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751116315637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_dual_port_ram_single_clock fifo:fifo_trans\|simple_dual_port_ram_single_clock:dual_port_ram " "Elaborating entity \"simple_dual_port_ram_single_clock\" for hierarchy \"fifo:fifo_trans\|simple_dual_port_ram_single_clock:dual_port_ram\"" {  } { { "../../02_rtl/COMMON/fifo.sv" "dual_port_ram" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/COMMON/fifo.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751116315642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_generator baud_generator:baud_generator_trans " "Elaborating entity \"baud_generator\" for hierarchy \"baud_generator:baud_generator_trans\"" {  } { { "../../02_rtl/TRANS/trans_block.sv" "baud_generator_trans" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/TRANS/trans_block.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751116315653 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fifo:fifo_trans\|simple_dual_port_ram_single_clock:dual_port_ram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fifo:fifo_trans\|simple_dual_port_ram_single_clock:dual_port_ram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751116315864 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751116315864 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751116315864 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751116315864 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751116315864 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751116315864 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751116315864 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751116315864 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751116315864 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751116315864 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751116315864 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751116315864 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751116315864 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751116315864 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751116315864 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1751116315864 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1751116315864 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:fifo_trans\|simple_dual_port_ram_single_clock:dual_port_ram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"fifo:fifo_trans\|simple_dual_port_ram_single_clock:dual_port_ram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751116315913 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:fifo_trans\|simple_dual_port_ram_single_clock:dual_port_ram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"fifo:fifo_trans\|simple_dual_port_ram_single_clock:dual_port_ram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751116315914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751116315914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751116315914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751116315914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751116315914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751116315914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751116315914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751116315914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751116315914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751116315914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751116315914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751116315914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751116315914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751116315914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751116315914 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751116315914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9og1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9og1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9og1 " "Found entity 1: altsyncram_9og1" {  } { { "db/altsyncram_9og1.tdf" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/04_imple/UART_TRANS/db/altsyncram_9og1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751116315940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751116315940 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo_trans\|simple_dual_port_ram_single_clock:dual_port_ram\|altsyncram:ram_rtl_0\|altsyncram_9og1:auto_generated\|ram_block1a0 " "Synthesized away node \"fifo:fifo_trans\|simple_dual_port_ram_single_clock:dual_port_ram\|altsyncram:ram_rtl_0\|altsyncram_9og1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_9og1.tdf" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/04_imple/UART_TRANS/db/altsyncram_9og1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/noname_lnin/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../02_rtl/COMMON/fifo.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/COMMON/fifo.sv" 55 0 0 } } { "../../02_rtl/TRANS/trans_block.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/TRANS/trans_block.sv" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751116316118 "|trans_block|fifo:fifo_trans|simple_dual_port_ram_single_clock:dual_port_ram|altsyncram:ram_rtl_0|altsyncram_9og1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo_trans\|simple_dual_port_ram_single_clock:dual_port_ram\|altsyncram:ram_rtl_0\|altsyncram_9og1:auto_generated\|ram_block1a1 " "Synthesized away node \"fifo:fifo_trans\|simple_dual_port_ram_single_clock:dual_port_ram\|altsyncram:ram_rtl_0\|altsyncram_9og1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_9og1.tdf" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/04_imple/UART_TRANS/db/altsyncram_9og1.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "/home/noname_lnin/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../02_rtl/COMMON/fifo.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/COMMON/fifo.sv" 55 0 0 } } { "../../02_rtl/TRANS/trans_block.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/TRANS/trans_block.sv" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751116316118 "|trans_block|fifo:fifo_trans|simple_dual_port_ram_single_clock:dual_port_ram|altsyncram:ram_rtl_0|altsyncram_9og1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo_trans\|simple_dual_port_ram_single_clock:dual_port_ram\|altsyncram:ram_rtl_0\|altsyncram_9og1:auto_generated\|ram_block1a2 " "Synthesized away node \"fifo:fifo_trans\|simple_dual_port_ram_single_clock:dual_port_ram\|altsyncram:ram_rtl_0\|altsyncram_9og1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_9og1.tdf" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/04_imple/UART_TRANS/db/altsyncram_9og1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "/home/noname_lnin/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../02_rtl/COMMON/fifo.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/COMMON/fifo.sv" 55 0 0 } } { "../../02_rtl/TRANS/trans_block.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/TRANS/trans_block.sv" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751116316118 "|trans_block|fifo:fifo_trans|simple_dual_port_ram_single_clock:dual_port_ram|altsyncram:ram_rtl_0|altsyncram_9og1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo_trans\|simple_dual_port_ram_single_clock:dual_port_ram\|altsyncram:ram_rtl_0\|altsyncram_9og1:auto_generated\|ram_block1a3 " "Synthesized away node \"fifo:fifo_trans\|simple_dual_port_ram_single_clock:dual_port_ram\|altsyncram:ram_rtl_0\|altsyncram_9og1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_9og1.tdf" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/04_imple/UART_TRANS/db/altsyncram_9og1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "/home/noname_lnin/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../02_rtl/COMMON/fifo.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/COMMON/fifo.sv" 55 0 0 } } { "../../02_rtl/TRANS/trans_block.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/TRANS/trans_block.sv" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751116316118 "|trans_block|fifo:fifo_trans|simple_dual_port_ram_single_clock:dual_port_ram|altsyncram:ram_rtl_0|altsyncram_9og1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo_trans\|simple_dual_port_ram_single_clock:dual_port_ram\|altsyncram:ram_rtl_0\|altsyncram_9og1:auto_generated\|ram_block1a4 " "Synthesized away node \"fifo:fifo_trans\|simple_dual_port_ram_single_clock:dual_port_ram\|altsyncram:ram_rtl_0\|altsyncram_9og1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_9og1.tdf" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/04_imple/UART_TRANS/db/altsyncram_9og1.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "/home/noname_lnin/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../02_rtl/COMMON/fifo.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/COMMON/fifo.sv" 55 0 0 } } { "../../02_rtl/TRANS/trans_block.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/TRANS/trans_block.sv" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751116316118 "|trans_block|fifo:fifo_trans|simple_dual_port_ram_single_clock:dual_port_ram|altsyncram:ram_rtl_0|altsyncram_9og1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo_trans\|simple_dual_port_ram_single_clock:dual_port_ram\|altsyncram:ram_rtl_0\|altsyncram_9og1:auto_generated\|ram_block1a5 " "Synthesized away node \"fifo:fifo_trans\|simple_dual_port_ram_single_clock:dual_port_ram\|altsyncram:ram_rtl_0\|altsyncram_9og1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_9og1.tdf" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/04_imple/UART_TRANS/db/altsyncram_9og1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "/home/noname_lnin/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../02_rtl/COMMON/fifo.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/COMMON/fifo.sv" 55 0 0 } } { "../../02_rtl/TRANS/trans_block.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/TRANS/trans_block.sv" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751116316118 "|trans_block|fifo:fifo_trans|simple_dual_port_ram_single_clock:dual_port_ram|altsyncram:ram_rtl_0|altsyncram_9og1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo_trans\|simple_dual_port_ram_single_clock:dual_port_ram\|altsyncram:ram_rtl_0\|altsyncram_9og1:auto_generated\|ram_block1a6 " "Synthesized away node \"fifo:fifo_trans\|simple_dual_port_ram_single_clock:dual_port_ram\|altsyncram:ram_rtl_0\|altsyncram_9og1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_9og1.tdf" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/04_imple/UART_TRANS/db/altsyncram_9og1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "/home/noname_lnin/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../02_rtl/COMMON/fifo.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/COMMON/fifo.sv" 55 0 0 } } { "../../02_rtl/TRANS/trans_block.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/TRANS/trans_block.sv" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751116316118 "|trans_block|fifo:fifo_trans|simple_dual_port_ram_single_clock:dual_port_ram|altsyncram:ram_rtl_0|altsyncram_9og1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo_trans\|simple_dual_port_ram_single_clock:dual_port_ram\|altsyncram:ram_rtl_0\|altsyncram_9og1:auto_generated\|ram_block1a7 " "Synthesized away node \"fifo:fifo_trans\|simple_dual_port_ram_single_clock:dual_port_ram\|altsyncram:ram_rtl_0\|altsyncram_9og1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_9og1.tdf" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/04_imple/UART_TRANS/db/altsyncram_9og1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "/home/noname_lnin/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../02_rtl/COMMON/fifo.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/COMMON/fifo.sv" 55 0 0 } } { "../../02_rtl/TRANS/trans_block.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/TRANS/trans_block.sv" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751116316118 "|trans_block|fifo:fifo_trans|simple_dual_port_ram_single_clock:dual_port_ram|altsyncram:ram_rtl_0|altsyncram_9og1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo:fifo_trans\|simple_dual_port_ram_single_clock:dual_port_ram\|altsyncram:ram_rtl_0\|altsyncram_9og1:auto_generated\|ram_block1a8 " "Synthesized away node \"fifo:fifo_trans\|simple_dual_port_ram_single_clock:dual_port_ram\|altsyncram:ram_rtl_0\|altsyncram_9og1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_9og1.tdf" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/04_imple/UART_TRANS/db/altsyncram_9og1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "/home/noname_lnin/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../02_rtl/COMMON/fifo.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/COMMON/fifo.sv" 55 0 0 } } { "../../02_rtl/TRANS/trans_block.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/TRANS/trans_block.sv" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751116316118 "|trans_block|fifo:fifo_trans|simple_dual_port_ram_single_clock:dual_port_ram|altsyncram:ram_rtl_0|altsyncram_9og1:auto_generated|ram_block1a8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1751116316118 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1751116316118 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../02_rtl/TRANS/trans.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/TRANS/trans.sv" 13 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1751116316150 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1751116316150 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1751116316239 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1751116316558 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1751116316621 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751116316621 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data\[0\] " "No output dependent on input pin \"i_data\[0\]\"" {  } { { "../../02_rtl/TRANS/trans_block.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/TRANS/trans_block.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751116316646 "|trans_block|i_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data\[1\] " "No output dependent on input pin \"i_data\[1\]\"" {  } { { "../../02_rtl/TRANS/trans_block.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/TRANS/trans_block.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751116316646 "|trans_block|i_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data\[2\] " "No output dependent on input pin \"i_data\[2\]\"" {  } { { "../../02_rtl/TRANS/trans_block.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/TRANS/trans_block.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751116316646 "|trans_block|i_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data\[3\] " "No output dependent on input pin \"i_data\[3\]\"" {  } { { "../../02_rtl/TRANS/trans_block.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/TRANS/trans_block.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751116316646 "|trans_block|i_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data\[4\] " "No output dependent on input pin \"i_data\[4\]\"" {  } { { "../../02_rtl/TRANS/trans_block.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/TRANS/trans_block.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751116316646 "|trans_block|i_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data\[5\] " "No output dependent on input pin \"i_data\[5\]\"" {  } { { "../../02_rtl/TRANS/trans_block.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/TRANS/trans_block.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751116316646 "|trans_block|i_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data\[6\] " "No output dependent on input pin \"i_data\[6\]\"" {  } { { "../../02_rtl/TRANS/trans_block.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/TRANS/trans_block.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751116316646 "|trans_block|i_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data\[7\] " "No output dependent on input pin \"i_data\[7\]\"" {  } { { "../../02_rtl/TRANS/trans_block.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/TRANS/trans_block.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751116316646 "|trans_block|i_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_data\[8\] " "No output dependent on input pin \"i_data\[8\]\"" {  } { { "../../02_rtl/TRANS/trans_block.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/UART_IP/02_rtl/TRANS/trans_block.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751116316646 "|trans_block|i_data[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1751116316646 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "160 " "Implemented 160 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "43 " "Implemented 43 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1751116316647 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1751116316647 ""} { "Info" "ICUT_CUT_TM_LCELLS" "115 " "Implemented 115 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1751116316647 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1751116316647 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "401 " "Peak virtual memory: 401 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751116316652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 28 20:11:56 2025 " "Processing ended: Sat Jun 28 20:11:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751116316652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751116316652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751116316652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751116316652 ""}
