#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023ac9e7adc0 .scope module, "FullAdderTest" "FullAdderTest" 2 25;
 .timescale 0 0;
v0000023aca004f50_0 .var "a", 0 0;
v0000023aca0059f0_0 .var "b", 0 0;
v0000023aca005450_0 .var "ci", 0 0;
v0000023aca0056d0_0 .net "co", 0 0, L_0000023ac9e78570;  1 drivers
v0000023aca0054f0_0 .var "err_cnt", 3 0;
v0000023aca005590_0 .var "pass_cnt", 3 0;
v0000023aca004ff0_0 .net "s", 0 0, L_0000023ac9e77d20;  1 drivers
S_0000023ac9f8f710 .scope module, "fa" "FullAdder" 2 40, 3 5 0, S_0000023ac9e7adc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "co";
L_0000023ac9e78650 .functor AND 1, v0000023aca004f50_0, v0000023aca0059f0_0, C4<1>, C4<1>;
L_0000023ac9e77b60 .functor AND 1, v0000023aca0059f0_0, v0000023aca005450_0, C4<1>, C4<1>;
L_0000023ac9e77d90 .functor AND 1, v0000023aca004f50_0, v0000023aca005450_0, C4<1>, C4<1>;
L_0000023ac9e78500 .functor OR 1, L_0000023ac9e78650, L_0000023ac9e77b60, C4<0>, C4<0>;
L_0000023ac9e77f50 .functor OR 1, L_0000023ac9e78500, L_0000023ac9e77d90, C4<0>, C4<0>;
L_0000023ac9e77af0 .functor XOR 1, v0000023aca004f50_0, v0000023aca0059f0_0, C4<0>, C4<0>;
L_0000023ac9e78880 .functor XOR 1, L_0000023ac9e77af0, v0000023aca005450_0, C4<0>, C4<0>;
L_0000023ac9e77d20 .functor BUFZ 1, L_0000023ac9e78880, C4<0>, C4<0>, C4<0>;
L_0000023ac9e78570 .functor BUFZ 1, L_0000023ac9e77f50, C4<0>, C4<0>, C4<0>;
v0000023ac9f8c260_0 .net *"_ivl_10", 0 0, L_0000023ac9e77af0;  1 drivers
v0000023ac9f87740_0 .net *"_ivl_7", 0 0, L_0000023ac9e78500;  1 drivers
v0000023aca005b30_0 .net "a", 0 0, v0000023aca004f50_0;  1 drivers
v0000023aca005a90_0 .net "and1", 0 0, L_0000023ac9e78650;  1 drivers
v0000023aca004eb0_0 .net "and2", 0 0, L_0000023ac9e77b60;  1 drivers
v0000023aca005810_0 .net "and3", 0 0, L_0000023ac9e77d90;  1 drivers
v0000023aca005310_0 .net "b", 0 0, v0000023aca0059f0_0;  1 drivers
v0000023aca0058b0_0 .net "ci", 0 0, v0000023aca005450_0;  1 drivers
v0000023aca005950_0 .net "co", 0 0, L_0000023ac9e78570;  alias, 1 drivers
v0000023aca005770_0 .net "or1", 0 0, L_0000023ac9e77f50;  1 drivers
v0000023aca0053b0_0 .net "s", 0 0, L_0000023ac9e77d20;  alias, 1 drivers
v0000023aca004e10_0 .net "xor1", 0 0, L_0000023ac9e78880;  1 drivers
    .scope S_0000023ac9e7adc0;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023aca0054f0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023aca005590_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0000023ac9e7adc0;
T_1 ;
    %vpi_call 2 35 "$dumpfile", "FullAdderTest.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000023ac9e7adc0;
T_2 ;
    %vpi_call 2 50 "$display", "\012Beginning Tests" {0 0 0};
    %vpi_call 2 51 "$display", "========================" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023aca004f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023aca0059f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023aca005450_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0000023aca004ff0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0000023aca0056d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_2.0, 6;
    %vpi_call 2 59 "$display", "\012Test Case Failure!:\012", "\011A(%h), B(%h), CI(%h) => ", v0000023aca004f50_0, v0000023aca0059f0_0, v0000023aca005450_0, "S(%h), CO(%h)\012", v0000023aca004ff0_0, v0000023aca0056d0_0, "\011         Expected => S(%h), CO(%h)", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %load/vec4 v0000023aca0054f0_0;
    %addi 1, 0, 4;
    %store/vec4 v0000023aca0054f0_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000023aca005590_0;
    %addi 1, 0, 4;
    %store/vec4 v0000023aca005590_0, 0, 4;
T_2.1 ;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023aca004f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023aca0059f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023aca005450_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0000023aca004ff0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0000023aca0056d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_2.2, 6;
    %vpi_call 2 60 "$display", "\012Test Case Failure!:\012", "\011A(%h), B(%h), CI(%h) => ", v0000023aca004f50_0, v0000023aca0059f0_0, v0000023aca005450_0, "S(%h), CO(%h)\012", v0000023aca004ff0_0, v0000023aca0056d0_0, "\011         Expected => S(%h), CO(%h)", 32'sb00000000000000000000000000000001, 32'sb00000000000000000000000000000000 {0 0 0};
    %load/vec4 v0000023aca0054f0_0;
    %addi 1, 0, 4;
    %store/vec4 v0000023aca0054f0_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000023aca005590_0;
    %addi 1, 0, 4;
    %store/vec4 v0000023aca005590_0, 0, 4;
T_2.3 ;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023aca004f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023aca0059f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023aca005450_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0000023aca004ff0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0000023aca0056d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_2.4, 6;
    %vpi_call 2 61 "$display", "\012Test Case Failure!:\012", "\011A(%h), B(%h), CI(%h) => ", v0000023aca004f50_0, v0000023aca0059f0_0, v0000023aca005450_0, "S(%h), CO(%h)\012", v0000023aca004ff0_0, v0000023aca0056d0_0, "\011         Expected => S(%h), CO(%h)", 32'sb00000000000000000000000000000001, 32'sb00000000000000000000000000000000 {0 0 0};
    %load/vec4 v0000023aca0054f0_0;
    %addi 1, 0, 4;
    %store/vec4 v0000023aca0054f0_0, 0, 4;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0000023aca005590_0;
    %addi 1, 0, 4;
    %store/vec4 v0000023aca005590_0, 0, 4;
T_2.5 ;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023aca004f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023aca0059f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023aca005450_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0000023aca004ff0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0000023aca0056d0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_2.6, 6;
    %vpi_call 2 62 "$display", "\012Test Case Failure!:\012", "\011A(%h), B(%h), CI(%h) => ", v0000023aca004f50_0, v0000023aca0059f0_0, v0000023aca005450_0, "S(%h), CO(%h)\012", v0000023aca004ff0_0, v0000023aca0056d0_0, "\011         Expected => S(%h), CO(%h)", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000001 {0 0 0};
    %load/vec4 v0000023aca0054f0_0;
    %addi 1, 0, 4;
    %store/vec4 v0000023aca0054f0_0, 0, 4;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0000023aca005590_0;
    %addi 1, 0, 4;
    %store/vec4 v0000023aca005590_0, 0, 4;
T_2.7 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023aca004f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023aca0059f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023aca005450_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0000023aca004ff0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0000023aca0056d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_2.8, 6;
    %vpi_call 2 63 "$display", "\012Test Case Failure!:\012", "\011A(%h), B(%h), CI(%h) => ", v0000023aca004f50_0, v0000023aca0059f0_0, v0000023aca005450_0, "S(%h), CO(%h)\012", v0000023aca004ff0_0, v0000023aca0056d0_0, "\011         Expected => S(%h), CO(%h)", 32'sb00000000000000000000000000000001, 32'sb00000000000000000000000000000000 {0 0 0};
    %load/vec4 v0000023aca0054f0_0;
    %addi 1, 0, 4;
    %store/vec4 v0000023aca0054f0_0, 0, 4;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0000023aca005590_0;
    %addi 1, 0, 4;
    %store/vec4 v0000023aca005590_0, 0, 4;
T_2.9 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023aca004f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023aca0059f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023aca005450_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0000023aca004ff0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0000023aca0056d0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_2.10, 6;
    %vpi_call 2 64 "$display", "\012Test Case Failure!:\012", "\011A(%h), B(%h), CI(%h) => ", v0000023aca004f50_0, v0000023aca0059f0_0, v0000023aca005450_0, "S(%h), CO(%h)\012", v0000023aca004ff0_0, v0000023aca0056d0_0, "\011         Expected => S(%h), CO(%h)", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000001 {0 0 0};
    %load/vec4 v0000023aca0054f0_0;
    %addi 1, 0, 4;
    %store/vec4 v0000023aca0054f0_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0000023aca005590_0;
    %addi 1, 0, 4;
    %store/vec4 v0000023aca005590_0, 0, 4;
T_2.11 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023aca004f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023aca0059f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023aca005450_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0000023aca004ff0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0000023aca0056d0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_2.12, 6;
    %vpi_call 2 65 "$display", "\012Test Case Failure!:\012", "\011A(%h), B(%h), CI(%h) => ", v0000023aca004f50_0, v0000023aca0059f0_0, v0000023aca005450_0, "S(%h), CO(%h)\012", v0000023aca004ff0_0, v0000023aca0056d0_0, "\011         Expected => S(%h), CO(%h)", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000001 {0 0 0};
    %load/vec4 v0000023aca0054f0_0;
    %addi 1, 0, 4;
    %store/vec4 v0000023aca0054f0_0, 0, 4;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000023aca005590_0;
    %addi 1, 0, 4;
    %store/vec4 v0000023aca005590_0, 0, 4;
T_2.13 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023aca004f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023aca0059f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023aca005450_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0000023aca004ff0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0000023aca0056d0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_2.14, 6;
    %vpi_call 2 66 "$display", "\012Test Case Failure!:\012", "\011A(%h), B(%h), CI(%h) => ", v0000023aca004f50_0, v0000023aca0059f0_0, v0000023aca005450_0, "S(%h), CO(%h)\012", v0000023aca004ff0_0, v0000023aca0056d0_0, "\011         Expected => S(%h), CO(%h)", 32'sb00000000000000000000000000000001, 32'sb00000000000000000000000000000001 {0 0 0};
    %load/vec4 v0000023aca0054f0_0;
    %addi 1, 0, 4;
    %store/vec4 v0000023aca0054f0_0, 0, 4;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000023aca005590_0;
    %addi 1, 0, 4;
    %store/vec4 v0000023aca005590_0, 0, 4;
T_2.15 ;
    %delay 5, 0;
    %vpi_call 2 62 "$display", "\012Tests Completed. %d Passed, %d Failed.\012", v0000023aca005590_0, v0000023aca0054f0_0 {0 0 0};
    %vpi_call 2 63 "$display", "========================" {0 0 0};
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "FullAdder.t.v";
    "./FullAdder.v";
