Running in Lattice mode

sourcing D:\Program Files (x86)\lscc\diamond\3.5_x64\synpbase\lib\message_override.tcl


Starting:    D:\Program Files (x86)\lscc\diamond\3.5_x64\synpbase\bin64\mbin\synbatch.exe
Install:     D:\Program Files (x86)\lscc\diamond\3.5_x64\synpbase
Hostname:    ASUS-ROG
Date:        Fri Oct 30 07:53:23 2015
Version:     J-2015.03L

Arguments:   -product synplify_pro -batch mux00_mux00_synplify.tcl
ProductType: synplify_pro





log file: "D:\ArquitecturaDeComputadoras\PrimerParcial\Practicas\mux00\mux00\mux00_mux00.srr"

Running: hdl_info_gen in foreground



Generating HDL info...


hdl_info_gen Completed
Return Code: 0
Run Time:0h:00m:01s

log file: "D:\ArquitecturaDeComputadoras\PrimerParcial\Practicas\mux00\mux00\mux00_mux00.srr"

Running: mux00 in foreground



Running proj_1|mux00


Running: compile (Compile) on proj_1|mux00


Running: compile_flow (Compile Process) on proj_1|mux00


Running: compiler (Compile Input) on proj_1|mux00

Copied D:\ArquitecturaDeComputadoras\PrimerParcial\Practicas\mux00\mux00\synwork\mux00_mux00_comp.srs to D:\ArquitecturaDeComputadoras\PrimerParcial\Practicas\mux00\mux00\mux00_mux00.srs


compiler Completed
Return Code: 0
Run Time:0h:00m:03s


Running: multi_srs_gen (Multi-srs Generator) on proj_1|mux00

Copied D:\ArquitecturaDeComputadoras\PrimerParcial\Practicas\mux00\mux00\synwork\mux00_mux00_comp.srs to D:\ArquitecturaDeComputadoras\PrimerParcial\Practicas\mux00\mux00\synwork\mux00_mux00_s.srs


multi_srs_gen Completed
Return Code: 0
Run Time:0h:00m:01s

Copied D:\ArquitecturaDeComputadoras\PrimerParcial\Practicas\mux00\mux00\synwork\mux00_mux00_mult.srs to D:\ArquitecturaDeComputadoras\PrimerParcial\Practicas\mux00\mux00\mux00_mux00.srs

Copied D:\ArquitecturaDeComputadoras\PrimerParcial\Practicas\mux00\mux00\mux00_mux00.srr to D:\ArquitecturaDeComputadoras\PrimerParcial\Practicas\mux00\mux00\mux00_mux00.srf

Complete: Compile Process on proj_1|mux00


Running: premap (Pre-mapping) on proj_1|mux00


premap Completed
Return Code: 0
Run Time:0h:00m:02s

Complete: Compile on proj_1|mux00


Running: map (Map) on proj_1|mux00


Running: fpga_mapper (Map & Optimize) on proj_1|mux00

Copied D:\ArquitecturaDeComputadoras\PrimerParcial\Practicas\mux00\mux00\synwork\mux00_mux00_m.srm to D:\ArquitecturaDeComputadoras\PrimerParcial\Practicas\mux00\mux00\mux00_mux00.srm


fpga_mapper Completed
Return Code: 0
Run Time:0h:00m:03s

Complete: Map on proj_1|mux00

Copied D:\ArquitecturaDeComputadoras\PrimerParcial\Practicas\mux00\mux00\mux00_mux00.srr to D:\ArquitecturaDeComputadoras\PrimerParcial\Practicas\mux00\mux00\mux00_mux00.srf

Complete: Logic Synthesis on proj_1|mux00

TCL script complete: "mux00_mux00_synplify.tcl"

exit status=0

exit status=0

Save changes for project:
D:\ArquitecturaDeComputadoras\PrimerParcial\Practicas\mux00\mux00\proj_1.prj

batch mode default:no

