# Sequential_Multiplier
This is a simple Verilog code that mimics the working of  a sequential multiplier algorithm and is used to to multiply numbers from testbench values,update to the latest version of iverilog to run this code
