# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: e:/COD/lab2/lab2.srcs/sources_1/bd/lab2_tb/ip/lab2_tb_dlmb_bram_if_cntlr_0/lab2_tb_dlmb_bram_if_cntlr_0.xci
# IP: The module: 'lab2_tb_dlmb_bram_if_cntlr_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: e:/COD/lab2/lab2.srcs/sources_1/bd/lab2_tb/ip/lab2_tb_dlmb_bram_if_cntlr_0/lab2_tb_dlmb_bram_if_cntlr_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'lab2_tb_dlmb_bram_if_cntlr_0'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells U0]

# IP: e:/COD/lab2/lab2.srcs/sources_1/bd/lab2_tb/ip/lab2_tb_dlmb_bram_if_cntlr_0/lab2_tb_dlmb_bram_if_cntlr_0.xci
# IP: The module: 'lab2_tb_dlmb_bram_if_cntlr_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: e:/COD/lab2/lab2.srcs/sources_1/bd/lab2_tb/ip/lab2_tb_dlmb_bram_if_cntlr_0/lab2_tb_dlmb_bram_if_cntlr_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'lab2_tb_dlmb_bram_if_cntlr_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells U0]
