#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000239495543e0 .scope module, "commutator_test" "commutator_test" 2 4;
 .timescale -9 -9;
v00000239495e1e60_0 .var "clk", 2 0;
v00000239495e2040_0 .var "control", 2 0;
v00000239495e29a0_0 .var "inputs", 7 0;
v00000239495e10a0_0 .net "outputs", 2 0, L_00000239495e69c0;  1 drivers
S_000002394955c740 .scope module, "dd0" "commutator" 2 14, 3 4 0, S_00000239495543e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "inputs";
    .port_info 1 /INPUT 3 "control";
    .port_info 2 /INPUT 3 "clk";
    .port_info 3 /OUTPUT 3 "outputs";
v00000239495e15a0_0 .net "clk", 2 0, v00000239495e1e60_0;  1 drivers
v00000239495e1b40_0 .net "control", 2 0, v00000239495e2040_0;  1 drivers
v00000239495e1320_0 .net "inputs", 7 0, v00000239495e29a0_0;  1 drivers
v00000239495e1960_0 .net "mem_out", 8 0, L_00000239495e2720;  1 drivers
v00000239495e1d20_0 .net "outputs", 2 0, L_00000239495e69c0;  alias, 1 drivers
S_000002394955c8d0 .scope module, "dd0" "mem3_reg" 3 10, 4 3 0, S_000002394955c740;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "control";
    .port_info 1 /INPUT 3 "clk";
    .port_info 2 /OUTPUT 9 "out";
v00000239495de940_0 .net "clk", 2 0, v00000239495e1e60_0;  alias, 1 drivers
v00000239495de260_0 .net "control", 2 0, v00000239495e2040_0;  alias, 1 drivers
v00000239495dfa20_0 .net "out", 8 0, L_00000239495e2720;  alias, 1 drivers
L_00000239495e2680 .part v00000239495e1e60_0, 0, 1;
L_00000239495e1be0 .part v00000239495e1e60_0, 1, 1;
L_00000239495e2cc0 .part v00000239495e1e60_0, 2, 1;
L_00000239495e2720 .concat8 [ 3 3 3 0], L_00000239495e1780, L_00000239495e13c0, L_00000239495e1280;
S_000002394955ca60 .scope module, "dd0" "mem_reg" 4 7, 5 3 0, S_000002394955c8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "control";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 3 "out";
v00000239495804f0_0 .net "clk", 0 0, L_00000239495e2680;  1 drivers
v00000239495806d0_0 .net "control", 2 0, v00000239495e2040_0;  alias, 1 drivers
v0000023949580f90_0 .net "out", 2 0, L_00000239495e1780;  1 drivers
L_00000239495e1640 .part v00000239495e2040_0, 0, 1;
L_00000239495e2900 .part v00000239495e2040_0, 1, 1;
L_00000239495e1460 .part v00000239495e2040_0, 2, 1;
L_00000239495e1780 .concat8 [ 1 1 1 0], v000002394957fd70_0, v0000023949581990_0, v0000023949580e50_0;
S_0000023949558330 .scope module, "dd0" "d_trigger" 5 7, 6 2 0, S_000002394955ca60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qbar";
L_0000023949573870 .functor NOT 1, v000002394957fd70_0, C4<0>, C4<0>, C4<0>;
v0000023949581710_0 .net "clk", 0 0, L_00000239495e2680;  alias, 1 drivers
v000002394957fe10_0 .net "d", 0 0, L_00000239495e1640;  1 drivers
v000002394957fd70_0 .var "q", 0 0;
v0000023949581a30_0 .net "qbar", 0 0, L_0000023949573870;  1 drivers
E_0000023949587730 .event anyedge, v0000023949581710_0, v000002394957fe10_0;
S_00000239495584c0 .scope module, "dd1" "d_trigger" 5 8, 6 2 0, S_000002394955ca60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qbar";
L_0000023949573090 .functor NOT 1, v0000023949581990_0, C4<0>, C4<0>, C4<0>;
v000002394957feb0_0 .net "clk", 0 0, L_00000239495e2680;  alias, 1 drivers
v0000023949580a90_0 .net "d", 0 0, L_00000239495e2900;  1 drivers
v0000023949581990_0 .var "q", 0 0;
v0000023949581170_0 .net "qbar", 0 0, L_0000023949573090;  1 drivers
E_0000023949587e70 .event anyedge, v0000023949581710_0, v0000023949580a90_0;
S_0000023949558650 .scope module, "dd2" "d_trigger" 5 9, 6 2 0, S_000002394955ca60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qbar";
L_0000023949573b80 .functor NOT 1, v0000023949580e50_0, C4<0>, C4<0>, C4<0>;
v0000023949580db0_0 .net "clk", 0 0, L_00000239495e2680;  alias, 1 drivers
v0000023949580b30_0 .net "d", 0 0, L_00000239495e1460;  1 drivers
v0000023949580e50_0 .var "q", 0 0;
v0000023949580ef0_0 .net "qbar", 0 0, L_0000023949573b80;  1 drivers
E_0000023949587770 .event anyedge, v0000023949581710_0, v0000023949580b30_0;
S_000002394950d520 .scope module, "dd1" "mem_reg" 4 8, 5 3 0, S_000002394955c8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "control";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 3 "out";
v0000023949581030_0 .net "clk", 0 0, L_00000239495e1be0;  1 drivers
v0000023949581530_0 .net "control", 2 0, v00000239495e2040_0;  alias, 1 drivers
v00000239495817b0_0 .net "out", 2 0, L_00000239495e13c0;  1 drivers
L_00000239495e25e0 .part v00000239495e2040_0, 0, 1;
L_00000239495e1fa0 .part v00000239495e2040_0, 1, 1;
L_00000239495e2e00 .part v00000239495e2040_0, 2, 1;
L_00000239495e13c0 .concat8 [ 1 1 1 0], v0000023949581350_0, v0000023949580270_0, v00000239495813f0_0;
S_000002394950d6b0 .scope module, "dd0" "d_trigger" 5 7, 6 2 0, S_000002394950d520;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qbar";
L_0000023949573bf0 .functor NOT 1, v0000023949581350_0, C4<0>, C4<0>, C4<0>;
v0000023949580950_0 .net "clk", 0 0, L_00000239495e1be0;  alias, 1 drivers
v0000023949580bd0_0 .net "d", 0 0, L_00000239495e25e0;  1 drivers
v0000023949581350_0 .var "q", 0 0;
v000002394957fff0_0 .net "qbar", 0 0, L_0000023949573bf0;  1 drivers
E_0000023949587330 .event anyedge, v0000023949580950_0, v0000023949580bd0_0;
S_000002394950d840 .scope module, "dd1" "d_trigger" 5 8, 6 2 0, S_000002394950d520;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qbar";
L_00000239495731e0 .functor NOT 1, v0000023949580270_0, C4<0>, C4<0>, C4<0>;
v0000023949580810_0 .net "clk", 0 0, L_00000239495e1be0;  alias, 1 drivers
v0000023949580090_0 .net "d", 0 0, L_00000239495e1fa0;  1 drivers
v0000023949580270_0 .var "q", 0 0;
v0000023949580130_0 .net "qbar", 0 0, L_00000239495731e0;  1 drivers
E_00000239495878f0 .event anyedge, v0000023949580950_0, v0000023949580090_0;
S_0000023949561ac0 .scope module, "dd2" "d_trigger" 5 9, 6 2 0, S_000002394950d520;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qbar";
L_00000239495732c0 .functor NOT 1, v00000239495813f0_0, C4<0>, C4<0>, C4<0>;
v00000239495809f0_0 .net "clk", 0 0, L_00000239495e1be0;  alias, 1 drivers
v00000239495808b0_0 .net "d", 0 0, L_00000239495e2e00;  1 drivers
v00000239495813f0_0 .var "q", 0 0;
v0000023949580c70_0 .net "qbar", 0 0, L_00000239495732c0;  1 drivers
E_0000023949587f30 .event anyedge, v0000023949580950_0, v00000239495808b0_0;
S_0000023949561c50 .scope module, "dd2" "mem_reg" 4 9, 5 3 0, S_000002394955c8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "control";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 3 "out";
v00000239495de6c0_0 .net "clk", 0 0, L_00000239495e2cc0;  1 drivers
v00000239495df8e0_0 .net "control", 2 0, v00000239495e2040_0;  alias, 1 drivers
v00000239495dfe80_0 .net "out", 2 0, L_00000239495e1280;  1 drivers
L_00000239495e1dc0 .part v00000239495e2040_0, 0, 1;
L_00000239495e1140 .part v00000239495e2040_0, 1, 1;
L_00000239495e24a0 .part v00000239495e2040_0, 2, 1;
L_00000239495e1280 .concat8 [ 1 1 1 0], v00000239495818f0_0, v00000239495df020_0, v00000239495dfb60_0;
S_0000023949561de0 .scope module, "dd0" "d_trigger" 5 7, 6 2 0, S_0000023949561c50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qbar";
L_00000239495733a0 .functor NOT 1, v00000239495818f0_0, C4<0>, C4<0>, C4<0>;
v0000023949581670_0 .net "clk", 0 0, L_00000239495e2cc0;  alias, 1 drivers
v0000023949581850_0 .net "d", 0 0, L_00000239495e1dc0;  1 drivers
v00000239495818f0_0 .var "q", 0 0;
v0000023949571cc0_0 .net "qbar", 0 0, L_00000239495733a0;  1 drivers
E_00000239495872b0 .event anyedge, v0000023949581670_0, v0000023949581850_0;
S_000002394955e290 .scope module, "dd1" "d_trigger" 5 8, 6 2 0, S_0000023949561c50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qbar";
L_00000239495736b0 .functor NOT 1, v00000239495df020_0, C4<0>, C4<0>, C4<0>;
v0000023949570320_0 .net "clk", 0 0, L_00000239495e2cc0;  alias, 1 drivers
v00000239495df0c0_0 .net "d", 0 0, L_00000239495e1140;  1 drivers
v00000239495df020_0 .var "q", 0 0;
v00000239495df980_0 .net "qbar", 0 0, L_00000239495736b0;  1 drivers
E_0000023949587fb0 .event anyedge, v0000023949581670_0, v00000239495df0c0_0;
S_000002394955e420 .scope module, "dd2" "d_trigger" 5 9, 6 2 0, S_0000023949561c50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qbar";
L_0000023949573790 .functor NOT 1, v00000239495dfb60_0, C4<0>, C4<0>, C4<0>;
v00000239495de120_0 .net "clk", 0 0, L_00000239495e2cc0;  alias, 1 drivers
v00000239495deda0_0 .net "d", 0 0, L_00000239495e24a0;  1 drivers
v00000239495dfb60_0 .var "q", 0 0;
v00000239495de1c0_0 .net "qbar", 0 0, L_0000023949573790;  1 drivers
E_00000239495873f0 .event anyedge, v0000023949581670_0, v00000239495deda0_0;
S_000002394955e5b0 .scope module, "dd1" "mx_reg" 3 11, 7 3 0, S_000002394955c740;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "d";
    .port_info 1 /INPUT 9 "control";
    .port_info 2 /OUTPUT 3 "out";
v00000239495e1820_0 .net "control", 8 0, L_00000239495e2720;  alias, 1 drivers
v00000239495e1f00_0 .net "d", 7 0, v00000239495e29a0_0;  alias, 1 drivers
v00000239495e20e0_0 .net "out", 2 0, L_00000239495e69c0;  alias, 1 drivers
L_00000239495e18c0 .part L_00000239495e2720, 0, 3;
L_00000239495e75a0 .part L_00000239495e2720, 3, 3;
L_00000239495e6600 .part L_00000239495e2720, 6, 3;
L_00000239495e69c0 .concat8 [ 1 1 1 0], v00000239495df840_0, v00000239495df200_0, v00000239495e2220_0;
S_00000239495069e0 .scope module, "dd0" "multiplexer_8_to_1" 7 7, 8 2 0, S_000002394955e5b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "d";
    .port_info 1 /INPUT 3 "control";
    .port_info 2 /OUTPUT 1 "out";
v00000239495df480_0 .net *"_ivl_11", 0 0, L_00000239495e2180;  1 drivers
v00000239495dfc00_0 .net *"_ivl_14", 0 0, L_00000239495e22c0;  1 drivers
v00000239495de760_0 .net *"_ivl_17", 0 0, L_00000239495e2860;  1 drivers
v00000239495dfca0_0 .net *"_ivl_2", 0 0, L_00000239495e11e0;  1 drivers
v00000239495df660_0 .net *"_ivl_20", 0 0, L_00000239495e2360;  1 drivers
v00000239495de080_0 .net *"_ivl_23", 0 0, L_00000239495e1500;  1 drivers
v00000239495de3a0_0 .net *"_ivl_26", 0 0, L_00000239495e2ea0;  1 drivers
v00000239495de440_0 .net *"_ivl_29", 0 0, L_00000239495e16e0;  1 drivers
v00000239495df5c0_0 .net *"_ivl_5", 0 0, L_00000239495e2540;  1 drivers
v00000239495de4e0_0 .net *"_ivl_8", 0 0, L_00000239495e27c0;  1 drivers
v00000239495de580_0 .net "control", 2 0, L_00000239495e18c0;  1 drivers
v00000239495dfde0_0 .net "d", 7 0, v00000239495e29a0_0;  alias, 1 drivers
v00000239495df840_0 .var "out", 0 0;
E_0000023949587930/0 .event anyedge, L_00000239495e16e0, L_00000239495e2ea0, L_00000239495e1500, L_00000239495e2360;
E_0000023949587930/1 .event anyedge, L_00000239495e2860, L_00000239495e22c0, L_00000239495e2180, L_00000239495e27c0;
E_0000023949587930/2 .event anyedge, L_00000239495e2540, L_00000239495e11e0;
E_0000023949587930 .event/or E_0000023949587930/0, E_0000023949587930/1, E_0000023949587930/2;
L_00000239495e11e0 .part v00000239495e29a0_0, 0, 1;
L_00000239495e2540 .part v00000239495e29a0_0, 1, 1;
L_00000239495e27c0 .part v00000239495e29a0_0, 2, 1;
L_00000239495e2180 .part v00000239495e29a0_0, 3, 1;
L_00000239495e22c0 .part v00000239495e29a0_0, 4, 1;
L_00000239495e2860 .part v00000239495e29a0_0, 5, 1;
L_00000239495e2360 .part v00000239495e29a0_0, 6, 1;
L_00000239495e1500 .part v00000239495e29a0_0, 7, 1;
L_00000239495e2ea0 .part L_00000239495e18c0, 0, 1;
L_00000239495e16e0 .part L_00000239495e18c0, 1, 1;
S_00000239495e0090 .scope module, "dd1" "multiplexer_8_to_1" 7 8, 8 2 0, S_000002394955e5b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "d";
    .port_info 1 /INPUT 3 "control";
    .port_info 2 /OUTPUT 1 "out";
v00000239495deee0_0 .net *"_ivl_11", 0 0, L_00000239495e1a00;  1 drivers
v00000239495de620_0 .net *"_ivl_14", 0 0, L_00000239495e1aa0;  1 drivers
v00000239495ded00_0 .net *"_ivl_17", 0 0, L_00000239495e2b80;  1 drivers
v00000239495dff20_0 .net *"_ivl_2", 0 0, L_00000239495e2a40;  1 drivers
v00000239495dfac0_0 .net *"_ivl_20", 0 0, L_00000239495e2400;  1 drivers
v00000239495de300_0 .net *"_ivl_23", 0 0, L_00000239495e2c20;  1 drivers
v00000239495df160_0 .net *"_ivl_26", 0 0, L_00000239495e2d60;  1 drivers
v00000239495dfd40_0 .net *"_ivl_29", 0 0, L_00000239495e6920;  1 drivers
v00000239495de800_0 .net *"_ivl_5", 0 0, L_00000239495e2ae0;  1 drivers
v00000239495de8a0_0 .net *"_ivl_8", 0 0, L_00000239495e2f40;  1 drivers
v00000239495de9e0_0 .net "control", 2 0, L_00000239495e75a0;  1 drivers
v00000239495dea80_0 .net "d", 7 0, v00000239495e29a0_0;  alias, 1 drivers
v00000239495df200_0 .var "out", 0 0;
E_00000239495879f0/0 .event anyedge, L_00000239495e6920, L_00000239495e2d60, L_00000239495e2c20, L_00000239495e2400;
E_00000239495879f0/1 .event anyedge, L_00000239495e2b80, L_00000239495e1aa0, L_00000239495e1a00, L_00000239495e2f40;
E_00000239495879f0/2 .event anyedge, L_00000239495e2ae0, L_00000239495e2a40;
E_00000239495879f0 .event/or E_00000239495879f0/0, E_00000239495879f0/1, E_00000239495879f0/2;
L_00000239495e2a40 .part v00000239495e29a0_0, 0, 1;
L_00000239495e2ae0 .part v00000239495e29a0_0, 1, 1;
L_00000239495e2f40 .part v00000239495e29a0_0, 2, 1;
L_00000239495e1a00 .part v00000239495e29a0_0, 3, 1;
L_00000239495e1aa0 .part v00000239495e29a0_0, 4, 1;
L_00000239495e2b80 .part v00000239495e29a0_0, 5, 1;
L_00000239495e2400 .part v00000239495e29a0_0, 6, 1;
L_00000239495e2c20 .part v00000239495e29a0_0, 7, 1;
L_00000239495e2d60 .part L_00000239495e75a0, 0, 1;
L_00000239495e6920 .part L_00000239495e75a0, 1, 1;
S_00000239495e0220 .scope module, "dd2" "multiplexer_8_to_1" 7 9, 8 2 0, S_000002394955e5b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "d";
    .port_info 1 /INPUT 3 "control";
    .port_info 2 /OUTPUT 1 "out";
v00000239495deb20_0 .net *"_ivl_11", 0 0, L_00000239495e7b40;  1 drivers
v00000239495debc0_0 .net *"_ivl_14", 0 0, L_00000239495e6d80;  1 drivers
v00000239495dec60_0 .net *"_ivl_17", 0 0, L_00000239495e7e60;  1 drivers
v00000239495dee40_0 .net *"_ivl_2", 0 0, L_00000239495e66a0;  1 drivers
v00000239495def80_0 .net *"_ivl_20", 0 0, L_00000239495e7280;  1 drivers
v00000239495df2a0_0 .net *"_ivl_23", 0 0, L_00000239495e7320;  1 drivers
v00000239495df340_0 .net *"_ivl_26", 0 0, L_00000239495e7aa0;  1 drivers
v00000239495df520_0 .net *"_ivl_29", 0 0, L_00000239495e6380;  1 drivers
v00000239495df3e0_0 .net *"_ivl_5", 0 0, L_00000239495e7640;  1 drivers
v00000239495df700_0 .net *"_ivl_8", 0 0, L_00000239495e7780;  1 drivers
v00000239495df7a0_0 .net "control", 2 0, L_00000239495e6600;  1 drivers
v00000239495e1c80_0 .net "d", 7 0, v00000239495e29a0_0;  alias, 1 drivers
v00000239495e2220_0 .var "out", 0 0;
E_00000239495872f0/0 .event anyedge, L_00000239495e6380, L_00000239495e7aa0, L_00000239495e7320, L_00000239495e7280;
E_00000239495872f0/1 .event anyedge, L_00000239495e7e60, L_00000239495e6d80, L_00000239495e7b40, L_00000239495e7780;
E_00000239495872f0/2 .event anyedge, L_00000239495e7640, L_00000239495e66a0;
E_00000239495872f0 .event/or E_00000239495872f0/0, E_00000239495872f0/1, E_00000239495872f0/2;
L_00000239495e66a0 .part v00000239495e29a0_0, 0, 1;
L_00000239495e7640 .part v00000239495e29a0_0, 1, 1;
L_00000239495e7780 .part v00000239495e29a0_0, 2, 1;
L_00000239495e7b40 .part v00000239495e29a0_0, 3, 1;
L_00000239495e6d80 .part v00000239495e29a0_0, 4, 1;
L_00000239495e7e60 .part v00000239495e29a0_0, 5, 1;
L_00000239495e7280 .part v00000239495e29a0_0, 6, 1;
L_00000239495e7320 .part v00000239495e29a0_0, 7, 1;
L_00000239495e7aa0 .part L_00000239495e6600, 0, 1;
L_00000239495e6380 .part L_00000239495e6600, 1, 1;
    .scope S_0000023949558330;
T_0 ;
    %wait E_0000023949587730;
    %load/vec4 v0000023949581710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %delay 1, 0;
    %load/vec4 v000002394957fe10_0;
    %store/vec4 v000002394957fd70_0, 0, 1;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000239495584c0;
T_1 ;
    %wait E_0000023949587e70;
    %load/vec4 v000002394957feb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %delay 1, 0;
    %load/vec4 v0000023949580a90_0;
    %store/vec4 v0000023949581990_0, 0, 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000023949558650;
T_2 ;
    %wait E_0000023949587770;
    %load/vec4 v0000023949580db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %delay 1, 0;
    %load/vec4 v0000023949580b30_0;
    %store/vec4 v0000023949580e50_0, 0, 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002394950d6b0;
T_3 ;
    %wait E_0000023949587330;
    %load/vec4 v0000023949580950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %delay 1, 0;
    %load/vec4 v0000023949580bd0_0;
    %store/vec4 v0000023949581350_0, 0, 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002394950d840;
T_4 ;
    %wait E_00000239495878f0;
    %load/vec4 v0000023949580810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %delay 1, 0;
    %load/vec4 v0000023949580090_0;
    %store/vec4 v0000023949580270_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000023949561ac0;
T_5 ;
    %wait E_0000023949587f30;
    %load/vec4 v00000239495809f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %delay 1, 0;
    %load/vec4 v00000239495808b0_0;
    %store/vec4 v00000239495813f0_0, 0, 1;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000023949561de0;
T_6 ;
    %wait E_00000239495872b0;
    %load/vec4 v0000023949581670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %delay 1, 0;
    %load/vec4 v0000023949581850_0;
    %store/vec4 v00000239495818f0_0, 0, 1;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002394955e290;
T_7 ;
    %wait E_0000023949587fb0;
    %load/vec4 v0000023949570320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %delay 1, 0;
    %load/vec4 v00000239495df0c0_0;
    %store/vec4 v00000239495df020_0, 0, 1;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002394955e420;
T_8 ;
    %wait E_00000239495873f0;
    %load/vec4 v00000239495de120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %delay 1, 0;
    %load/vec4 v00000239495deda0_0;
    %store/vec4 v00000239495dfb60_0, 0, 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000239495069e0;
T_9 ;
    %wait E_0000023949587930;
    %load/vec4 v00000239495de580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000239495df840_0, 0;
    %jmp T_9.9;
T_9.0 ;
    %load/vec4 v00000239495dfde0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v00000239495df840_0, 0;
    %jmp T_9.9;
T_9.1 ;
    %load/vec4 v00000239495dfde0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v00000239495df840_0, 0;
    %jmp T_9.9;
T_9.2 ;
    %load/vec4 v00000239495dfde0_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v00000239495df840_0, 0;
    %jmp T_9.9;
T_9.3 ;
    %load/vec4 v00000239495dfde0_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v00000239495df840_0, 0;
    %jmp T_9.9;
T_9.4 ;
    %load/vec4 v00000239495dfde0_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v00000239495df840_0, 0;
    %jmp T_9.9;
T_9.5 ;
    %load/vec4 v00000239495dfde0_0;
    %parti/s 1, 5, 4;
    %assign/vec4 v00000239495df840_0, 0;
    %jmp T_9.9;
T_9.6 ;
    %load/vec4 v00000239495dfde0_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v00000239495df840_0, 0;
    %jmp T_9.9;
T_9.7 ;
    %load/vec4 v00000239495dfde0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v00000239495df840_0, 0;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000239495e0090;
T_10 ;
    %wait E_00000239495879f0;
    %load/vec4 v00000239495de9e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000239495df200_0, 0;
    %jmp T_10.9;
T_10.0 ;
    %load/vec4 v00000239495dea80_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v00000239495df200_0, 0;
    %jmp T_10.9;
T_10.1 ;
    %load/vec4 v00000239495dea80_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v00000239495df200_0, 0;
    %jmp T_10.9;
T_10.2 ;
    %load/vec4 v00000239495dea80_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v00000239495df200_0, 0;
    %jmp T_10.9;
T_10.3 ;
    %load/vec4 v00000239495dea80_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v00000239495df200_0, 0;
    %jmp T_10.9;
T_10.4 ;
    %load/vec4 v00000239495dea80_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v00000239495df200_0, 0;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v00000239495dea80_0;
    %parti/s 1, 5, 4;
    %assign/vec4 v00000239495df200_0, 0;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v00000239495dea80_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v00000239495df200_0, 0;
    %jmp T_10.9;
T_10.7 ;
    %load/vec4 v00000239495dea80_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v00000239495df200_0, 0;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000239495e0220;
T_11 ;
    %wait E_00000239495872f0;
    %load/vec4 v00000239495df7a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000239495e2220_0, 0;
    %jmp T_11.9;
T_11.0 ;
    %load/vec4 v00000239495e1c80_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v00000239495e2220_0, 0;
    %jmp T_11.9;
T_11.1 ;
    %load/vec4 v00000239495e1c80_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v00000239495e2220_0, 0;
    %jmp T_11.9;
T_11.2 ;
    %load/vec4 v00000239495e1c80_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v00000239495e2220_0, 0;
    %jmp T_11.9;
T_11.3 ;
    %load/vec4 v00000239495e1c80_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v00000239495e2220_0, 0;
    %jmp T_11.9;
T_11.4 ;
    %load/vec4 v00000239495e1c80_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v00000239495e2220_0, 0;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v00000239495e1c80_0;
    %parti/s 1, 5, 4;
    %assign/vec4 v00000239495e2220_0, 0;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v00000239495e1c80_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v00000239495e2220_0, 0;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v00000239495e1c80_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v00000239495e2220_0, 0;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000239495543e0;
T_12 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000239495e1e60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000239495e2040_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000239495e29a0_0, 0;
    %end;
    .thread T_12;
    .scope S_00000239495543e0;
T_13 ;
    %delay 50, 0;
    %load/vec4 v00000239495e1e60_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000239495e1e60_0, 4, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_00000239495543e0;
T_14 ;
    %delay 35, 0;
    %load/vec4 v00000239495e1e60_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000239495e1e60_0, 4, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_00000239495543e0;
T_15 ;
    %delay 43, 0;
    %load/vec4 v00000239495e1e60_0;
    %parti/s 1, 2, 3;
    %inv;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000239495e1e60_0, 4, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_00000239495543e0;
T_16 ;
    %delay 30, 0;
    %load/vec4 v00000239495e2040_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000239495e2040_0, 4, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_00000239495543e0;
T_17 ;
    %delay 27, 0;
    %load/vec4 v00000239495e2040_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000239495e2040_0, 4, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_00000239495543e0;
T_18 ;
    %delay 25, 0;
    %load/vec4 v00000239495e2040_0;
    %parti/s 1, 2, 3;
    %inv;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000239495e2040_0, 4, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_00000239495543e0;
T_19 ;
    %delay 12, 0;
    %load/vec4 v00000239495e29a0_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000239495e29a0_0, 4, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_00000239495543e0;
T_20 ;
    %delay 11, 0;
    %load/vec4 v00000239495e29a0_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000239495e29a0_0, 4, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_00000239495543e0;
T_21 ;
    %delay 10, 0;
    %load/vec4 v00000239495e29a0_0;
    %parti/s 1, 2, 3;
    %inv;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000239495e29a0_0, 4, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_00000239495543e0;
T_22 ;
    %delay 9, 0;
    %load/vec4 v00000239495e29a0_0;
    %parti/s 1, 3, 3;
    %inv;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000239495e29a0_0, 4, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_00000239495543e0;
T_23 ;
    %delay 8, 0;
    %load/vec4 v00000239495e29a0_0;
    %parti/s 1, 4, 4;
    %inv;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000239495e29a0_0, 4, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_00000239495543e0;
T_24 ;
    %delay 7, 0;
    %load/vec4 v00000239495e29a0_0;
    %parti/s 1, 5, 4;
    %inv;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000239495e29a0_0, 4, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_00000239495543e0;
T_25 ;
    %delay 4, 0;
    %load/vec4 v00000239495e29a0_0;
    %parti/s 1, 6, 4;
    %inv;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000239495e29a0_0, 4, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_00000239495543e0;
T_26 ;
    %delay 2, 0;
    %load/vec4 v00000239495e29a0_0;
    %parti/s 1, 7, 4;
    %inv;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000239495e29a0_0, 4, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_00000239495543e0;
T_27 ;
    %vpi_call 2 33 "$dumpfile", "commutator_test.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars" {0 0 0};
    %vpi_call 2 35 "$display", "test complete" {0 0 0};
    %delay 400, 0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "commutator_test.v";
    "./commutator.v";
    "./mem3_reg.v";
    "./mem_reg.v";
    "./basic_modules/d_trigger/d_trigger.v";
    "./mx_reg.v";
    "./basic_modules/multiplexer_8_to_1/multiplexer_8_to_1.v";
