[INFO ODB-0222] Reading LEF file: Nangate45/Nangate45.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0225]     Created 134 library cells
[INFO ODB-0226] Finished LEF file:  Nangate45/Nangate45.lef
[INFO ODB-0127] Reading DEF file: repair_setup1.def
[INFO ODB-0128] Design: reg1
[INFO ODB-0130]     Created 1 pins.
[INFO ODB-0131]     Created 17 components and 92 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 34 connections.
[INFO ODB-0133]     Created 7 nets and 30 connections.
[INFO ODB-0134] Finished DEF file: repair_setup1.def
Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

   Delay     Time   Description
-----------------------------------------------------------
   0.000    0.000   clock clk (rise edge)
   0.000    0.000   clock network delay (ideal)
   0.000    0.000 ^ r1/CK (DFF_X1)
   0.194    0.194 ^ r1/Q (DFF_X1)
   0.001    0.195 ^ u1/A (BUF_X1)
   0.047    0.242 ^ u1/Z (BUF_X1)
   0.001    0.243 ^ u2/A (BUF_X1)
   0.036    0.279 ^ u2/Z (BUF_X1)
   0.001    0.281 ^ u3/A (BUF_X1)
   0.036    0.316 ^ u3/Z (BUF_X1)
   0.001    0.318 ^ u4/A (BUF_X1)
   0.036    0.353 ^ u4/Z (BUF_X1)
   0.001    0.354 ^ u5/A (BUF_X1)
   0.094    0.449 ^ u5/Z (BUF_X1)
   0.045    0.493 ^ r2/D (DFF_X1)
            0.493   data arrival time

   0.300    0.300   clock clk (rise edge)
   0.000    0.300   clock network delay (ideal)
   0.000    0.300   clock reconvergence pessimism
            0.300 ^ r2/CK (DFF_X1)
  -0.046    0.254   library setup time
            0.254   data required time
-----------------------------------------------------------
            0.254   data required time
           -0.493   data arrival time
-----------------------------------------------------------
           -0.239   slack (VIOLATED)


[INFO RSZ-0040] Inserted 4 buffers.
[INFO RSZ-0041] Resized 17 instances.
[WARNING RSZ-0062] Unable to repair all setup violations.
Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

   Delay     Time   Description
-----------------------------------------------------------
   0.000    0.000   clock clk (rise edge)
   0.000    0.000   clock network delay (ideal)
   0.000    0.000 ^ r1/CK (DFF_X1)
   0.089    0.089 v r1/Q (DFF_X1)
   0.002    0.091 v u1/A (BUF_X4)
   0.028    0.119 v u1/Z (BUF_X4)
   0.003    0.122 v u2/A (BUF_X8)
   0.023    0.145 v u2/Z (BUF_X8)
   0.003    0.148 v u3/A (BUF_X8)
   0.022    0.170 v u3/Z (BUF_X8)
   0.003    0.173 v u4/A (BUF_X8)
   0.023    0.196 v u4/Z (BUF_X8)
   0.004    0.200 v u5/A (BUF_X16)
   0.024    0.224 v u5/Z (BUF_X16)
   0.034    0.258 v r2/D (DFF_X1)
            0.258   data arrival time

   0.300    0.300   clock clk (rise edge)
   0.000    0.300   clock network delay (ideal)
   0.000    0.300   clock reconvergence pessimism
            0.300 ^ r2/CK (DFF_X1)
  -0.054    0.246   library setup time
            0.246   data required time
-----------------------------------------------------------
            0.246   data required time
           -0.258   data arrival time
-----------------------------------------------------------
           -0.012   slack (VIOLATED)


