#include <algorithm>
#include <vector>

#include "ooo_cpu.h"
#include "instruction.h"
#include "vmem.h"

#define DEADLOCK_CYCLE 1000000

extern uint8_t warmup_complete[NUM_CPUS];
extern uint8_t knob_cloudsuite;
extern uint8_t MAX_INSTR_DESTINATIONS;

extern VirtualMemory vmem;

void O3_CPU::operate()
{
    operated = true;
    instrs_to_read_this_cycle = std::min((std::size_t)FETCH_WIDTH, IFETCH_BUFFER.size() - IFETCH_BUFFER.occupancy());

    retire_rob(); // retire
    complete_inflight_instruction(); // finalize execution
    execute_instruction(); // execute instructions
    schedule_instruction(); // schedule instructions
    handle_memory_return(); // finalize memory transactions
    operate_lsq(); // execute memory transactions

    PTW->_operate();

    // also handle per-cycle prefetcher operation
    l1i_prefetcher_cycle_operate();

    schedule_memory_instruction(); // schedule memory transactions
    dispatch_instruction(); // dispatch
    decode_instruction(); // decode
    promote_to_decode();
    fetch_instruction(); // fetch
    translate_fetch();
    check_dib();

    // check for deadlock
    if (ROB.front().ip && (ROB.front().event_cycle + DEADLOCK_CYCLE) <= current_cycle)
        print_deadlock(cpu);
}

void O3_CPU::initialize_core()
{

}

void O3_CPU::init_instruction(ooo_model_instr arch_instr)
{
    // actual processors do not work like this but for easier implementation,
    // we read instruction traces and virtually add them in the ROB
    // note that these traces are not yet translated and fetched
    instrs_to_read_this_cycle--;

    // first, read PIN trace

    arch_instr.instr_id = instr_unique_id;

    bool reads_sp = false;
    bool writes_sp = false;
    bool reads_flags = false;
    bool reads_ip = false;
    bool writes_ip = false;
    bool reads_other = false;

    for (uint32_t i=0; i<MAX_INSTR_DESTINATIONS; i++)
    {
        switch(arch_instr.destination_registers[i])
        {
            case 0:
                break;
            case REG_STACK_POINTER:
                writes_sp = true;
                break;
            case REG_INSTRUCTION_POINTER:
                writes_ip = true;
                break;
            default:
                break;
        }

        /*
           if((arch_instr.is_branch) && (arch_instr.destination_registers[i] > 24) && (arch_instr.destination_registers[i] < 28))
           {
           arch_instr.destination_registers[i] = 0;
           }
           */

        if (arch_instr.destination_registers[i])
            arch_instr.num_reg_ops++;
        if (arch_instr.destination_memory[i])
        {
            arch_instr.num_mem_ops++;

            // update STA, this structure is required to execute store instructions properly without deadlock
            if (arch_instr.num_mem_ops > 0)
            {
#ifdef SANITY_CHECK
                assert(STA.size() < ROB.size()*NUM_INSTR_DESTINATIONS_SPARC);
#endif
                STA.push(instr_unique_id);
            }
        }
    }

    for (int i=0; i<NUM_INSTR_SOURCES; i++)
    {
        switch(arch_instr.source_registers[i])
        {
            case 0:
                break;
            case REG_STACK_POINTER:
                reads_sp = true;
                break;
            case REG_FLAGS:
                reads_flags = true;
                break;
            case REG_INSTRUCTION_POINTER:
                reads_ip = true;
                break;
            default:
                reads_other = true;
                break;
        }

        /*
           if((!arch_instr.is_branch) && (arch_instr.source_registers[i] > 25) && (arch_instr.source_registers[i] < 28))
           {
           arch_instr.source_registers[i] = 0;
           }
           */

        if (arch_instr.source_registers[i])
            arch_instr.num_reg_ops++;
        if (arch_instr.source_memory[i])
            arch_instr.num_mem_ops++;
    }

    if (arch_instr.num_mem_ops > 0)
        arch_instr.is_memory = 1;

    // determine what kind of branch this is, if any
    if(!reads_sp && !reads_flags && writes_ip && !reads_other)
    {
        // direct jump
        arch_instr.is_branch = 1;
        arch_instr.branch_taken = 1;
        arch_instr.branch_type = BRANCH_DIRECT_JUMP;
    }
    else if(!reads_sp && !reads_flags && writes_ip && reads_other)
    {
        // indirect branch
        arch_instr.is_branch = 1;
        arch_instr.branch_taken = 1;
        arch_instr.branch_type = BRANCH_INDIRECT;
    }
    else if(!reads_sp && reads_ip && !writes_sp && writes_ip && reads_flags && !reads_other)
    {
        // conditional branch
        arch_instr.is_branch = 1;
        arch_instr.branch_taken = arch_instr.branch_taken; // don't change this
        arch_instr.branch_type = BRANCH_CONDITIONAL;
    }
    else if(reads_sp && reads_ip && writes_sp && writes_ip && !reads_flags && !reads_other)
    {
        // direct call
        arch_instr.is_branch = 1;
        arch_instr.branch_taken = 1;
        arch_instr.branch_type = BRANCH_DIRECT_CALL;
    }
    else if(reads_sp && reads_ip && writes_sp && writes_ip && !reads_flags && reads_other)
    {
        // indirect call
        arch_instr.is_branch = 1;
        arch_instr.branch_taken = 1;
        arch_instr.branch_type = BRANCH_INDIRECT_CALL;
    }
    else if(reads_sp && !reads_ip && writes_sp && writes_ip)
    {
        // return
        arch_instr.is_branch = 1;
        arch_instr.branch_taken = 1;
        arch_instr.branch_type = BRANCH_RETURN;
    }
    else if(writes_ip)
    {
        // some other branch type that doesn't fit the above categories
        arch_instr.is_branch = 1;
        arch_instr.branch_taken = arch_instr.branch_taken; // don't change this
        arch_instr.branch_type = BRANCH_OTHER;
    }

    total_branch_types[arch_instr.branch_type]++;

    if((arch_instr.is_branch != 1) || (arch_instr.branch_taken != 1))
      {
	// clear the branch target for this instruction
	arch_instr.branch_target = 0;
      }

    // Stack Pointer Folding
    // The exact, true value of the stack pointer for any given instruction can
    // usually be determined immediately after the instruction is decoded without
    // waiting for the stack pointer's dependency chain to be resolved.
    // We're doing it here because we already have writes_sp and reads_other handy,
    // and in ChampSim it doesn't matter where before execution you do it.
    if(writes_sp)
      {
       // Avoid creating register dependencies on the stack pointer for calls, returns, pushes,
       // and pops, but not for variable-sized changes in the stack pointer position.
       // reads_other indicates that the stack pointer is being changed by a variable amount,
       // which can't be determined before execution.
       if((arch_instr.is_branch != 0) || (arch_instr.num_mem_ops > 0) || (!reads_other))
         {
           for (uint32_t i=0; i<MAX_INSTR_DESTINATIONS; i++)
             {
               if(arch_instr.destination_registers[i] == REG_STACK_POINTER)
                 {
                   arch_instr.destination_registers[i] = 0;
                   arch_instr.num_reg_ops--;
                 }
             }
         }
      }

    // add this instruction to the IFETCH_BUFFER

    // handle branch prediction
    if (arch_instr.is_branch) {

        DP( if (warmup_complete[cpu]) {
                cout << "[BRANCH] instr_id: " << instr_unique_id << " ip: " << hex << arch_instr.ip << dec << " taken: " << +arch_instr.branch_taken << endl; });

        num_branch++;

	std::pair<uint64_t, uint8_t> btb_result = btb_prediction(arch_instr.ip, arch_instr.branch_type);
	uint64_t predicted_branch_target = btb_result.first;
	uint8_t always_taken = btb_result.second;
	uint8_t branch_prediction = predict_branch(arch_instr.ip, predicted_branch_target, always_taken, arch_instr.branch_type);
	if((branch_prediction == 0) && (always_taken == 0))
	  {
	    predicted_branch_target = 0;
	  }

        // call code prefetcher every time the branch predictor is used
        l1i_prefetcher_branch_operate(arch_instr.ip, arch_instr.branch_type, predicted_branch_target);

        if(predicted_branch_target != arch_instr.branch_target)
        {
            branch_mispredictions++;
            total_rob_occupancy_at_branch_mispredict += ROB.occupancy();
	    branch_type_misses[arch_instr.branch_type]++;
            if(warmup_complete[cpu])
            {
                fetch_stall = 1;
                instrs_to_read_this_cycle = 0;
                arch_instr.branch_mispredicted = 1;
            }
        }
        else
        {
            // if correctly predicted taken, then we can't fetch anymore instructions this cycle
            if(arch_instr.branch_taken == 1)
            {
                instrs_to_read_this_cycle = 0;
            }
        }

	update_btb(arch_instr.ip, arch_instr.branch_target, arch_instr.branch_taken, arch_instr.branch_type);
        last_branch_result(arch_instr.ip, arch_instr.branch_target, arch_instr.branch_taken, arch_instr.branch_type);
    }

    arch_instr.event_cycle = current_cycle;

    // fast warmup eliminates register dependencies between instructions
    // branch predictor, cache contents, and prefetchers are still warmed up
    if(!warmup_complete[cpu])
      {
	for (int i=0; i<NUM_INSTR_SOURCES; i++)
	  {
	    arch_instr.source_registers[i] = 0;
	  }
	for (uint32_t i=0; i<MAX_INSTR_DESTINATIONS; i++)
	  {
	    arch_instr.destination_registers[i] = 0;
	  }
	arch_instr.num_reg_ops = 0;
      }

    // Add to IFETCH_BUFFER
    IFETCH_BUFFER.push_back(arch_instr);

    instr_unique_id++;
}

void O3_CPU::check_dib()
{
    // scan through IFETCH_BUFFER to find instructions that hit in the decoded instruction buffer
    auto end = std::min(IFETCH_BUFFER.end(), std::next(IFETCH_BUFFER.begin(), FETCH_WIDTH));
    for (auto it = IFETCH_BUFFER.begin(); it != end; ++it)
        do_check_dib(*it);
}

void O3_CPU::do_check_dib(ooo_model_instr &instr)
{
    // Check DIB to see if we recently fetched this line
    auto dib_set_begin = std::next(DIB.begin(), ((instr.ip >> lg2(dib_window)) % dib_set) * dib_way);
    auto dib_set_end   = std::next(dib_set_begin, dib_way);
    auto way = std::find_if(dib_set_begin, dib_set_end, eq_addr<dib_t::value_type>(instr.ip, lg2(dib_window)));

    if (way != dib_set_end)
    {
        // The cache line is in the L0, so we can mark this as complete
        instr.translated = COMPLETED;
        instr.fetched = COMPLETED;

        // Also mark it as decoded
        instr.decoded = COMPLETED;

        // It can be acted on immediately
        instr.event_cycle = current_cycle;

        // Update LRU
        std::for_each(dib_set_begin, dib_set_end, lru_updater<dib_entry_t>(way));
    }
}

void O3_CPU::translate_fetch()
{
    if (IFETCH_BUFFER.empty())
        return;

    // scan through IFETCH_BUFFER to find instructions that need to be translated
    auto itlb_req_begin = std::find_if(IFETCH_BUFFER.begin(), IFETCH_BUFFER.end(), [](const ooo_model_instr &x){ return !x.translated; });
    uint64_t find_addr = itlb_req_begin->ip;
    auto itlb_req_end   = std::find_if(itlb_req_begin, IFETCH_BUFFER.end(), [find_addr](const ooo_model_instr &x){ return (find_addr >> LOG2_PAGE_SIZE) != (x.ip >> LOG2_PAGE_SIZE);});
    if (itlb_req_end != IFETCH_BUFFER.end() || itlb_req_begin == IFETCH_BUFFER.begin())
    {
        do_translate_fetch(itlb_req_begin, itlb_req_end);
    }
}

void O3_CPU::do_translate_fetch(champsim::circular_buffer<ooo_model_instr>::iterator begin, champsim::circular_buffer<ooo_model_instr>::iterator end)
{
    // begin process of fetching this instruction by sending it to the ITLB
    // add it to the ITLB's read queue
    PACKET trace_packet;
    trace_packet.fill_level = FILL_L1;
    trace_packet.cpu = cpu;
    trace_packet.address = begin->ip >> LOG2_PAGE_SIZE;
    trace_packet.full_addr = begin->ip;
    trace_packet.full_v_addr = begin->ip;
    trace_packet.instr_id = begin->instr_id;
    trace_packet.ip = begin->ip;
    trace_packet.type = LOAD;
    trace_packet.asid[0] = 0;
    trace_packet.asid[1] = 0;
    trace_packet.to_return = {&ITLB_bus};
    for (; begin != end; ++begin)
        trace_packet.instr_depend_on_me.push_back(begin);

    int rq_index = ITLB_bus.lower_level->add_rq(&trace_packet);

    if(rq_index != -2)
    {
        // successfully sent to the ITLB, so mark all instructions in the IFETCH_BUFFER that match this ip as translated INFLIGHT
        for (auto dep_it : trace_packet.instr_depend_on_me)
        {
            dep_it->translated = INFLIGHT;
        }
    }
}

void O3_CPU::fetch_instruction()
{
  // if we had a branch mispredict, turn fetching back on after the branch mispredict penalty
  if((fetch_stall == 1) && (current_cycle >= fetch_resume_cycle) && (fetch_resume_cycle != 0))
    {
      fetch_stall = 0;
      fetch_resume_cycle = 0;
    }

  if (IFETCH_BUFFER.empty())
      return;

      // fetch cache lines that were part of a translated page but not the cache line that initiated the translation
    auto l1i_req_begin = std::find_if(IFETCH_BUFFER.begin(), IFETCH_BUFFER.end(),
            [](const ooo_model_instr &x){ return x.translated == COMPLETED && !x.fetched; });
    uint64_t find_addr = l1i_req_begin->instruction_pa;
    auto l1i_req_end   = std::find_if(l1i_req_begin, IFETCH_BUFFER.end(),
            [find_addr](const ooo_model_instr &x){ return (find_addr >> LOG2_BLOCK_SIZE) != (x.instruction_pa >> LOG2_BLOCK_SIZE);});
    if (l1i_req_end != IFETCH_BUFFER.end() || l1i_req_begin == IFETCH_BUFFER.begin())
    {

        do_fetch_instruction(l1i_req_begin, l1i_req_end);
    }
}

void O3_CPU::do_fetch_instruction(champsim::circular_buffer<ooo_model_instr>::iterator begin, champsim::circular_buffer<ooo_model_instr>::iterator end)
{
    // add it to the L1-I's read queue
    PACKET fetch_packet;
    fetch_packet.fill_level = FILL_L1;
    fetch_packet.cpu = cpu;
    fetch_packet.address = begin->instruction_pa >> LOG2_BLOCK_SIZE;
    fetch_packet.data = begin->instruction_pa;
    fetch_packet.full_addr = begin->instruction_pa;
    fetch_packet.v_address = begin->ip >> LOG2_PAGE_SIZE;
    fetch_packet.full_v_addr = begin->ip;
    fetch_packet.instr_id = begin->instr_id;
    fetch_packet.ip = begin->ip;
    fetch_packet.type = LOAD; 
    fetch_packet.asid[0] = 0;
    fetch_packet.asid[1] = 0;
    fetch_packet.to_return = {&L1I_bus};
    for (; begin != end; ++begin)
        fetch_packet.instr_depend_on_me.push_back(begin);

    int rq_index = L1I_bus.lower_level->add_rq(&fetch_packet);

    if(rq_index != -2)
    {
        // mark all instructions from this cache line as having been fetched
        for (auto dep_it : fetch_packet.instr_depend_on_me)
        {
            dep_it->fetched = INFLIGHT;
        }
    }
}

void O3_CPU::promote_to_decode()
{
    unsigned available_fetch_bandwidth = FETCH_WIDTH;
    while (available_fetch_bandwidth > 0 && !IFETCH_BUFFER.empty() && !DECODE_BUFFER.full() &&
            IFETCH_BUFFER.front().translated == COMPLETED && IFETCH_BUFFER.front().fetched == COMPLETED)
    {
        if (!warmup_complete[cpu] || IFETCH_BUFFER.front().decoded)
            DECODE_BUFFER.push_back_ready(IFETCH_BUFFER.front());
        else
            DECODE_BUFFER.push_back(IFETCH_BUFFER.front());

        IFETCH_BUFFER.pop_front();

	available_fetch_bandwidth--;
    }
}

void O3_CPU::decode_instruction()
{
    std::size_t available_decode_bandwidth = DECODE_WIDTH;

    // Send decoded instructions to dispatch
    while (available_decode_bandwidth > 0 && DECODE_BUFFER.has_ready() && !DISPATCH_BUFFER.full())
    {
        ooo_model_instr &db_entry = DECODE_BUFFER.front();
        do_dib_update(db_entry);

	// Resume fetch 
	if (db_entry.branch_mispredicted)
	  {
	    // These branches detect the misprediction at decode
	    if ((db_entry.branch_type == BRANCH_DIRECT_JUMP) || (db_entry.branch_type == BRANCH_DIRECT_CALL))
	      {
		// clear the branch_mispredicted bit so we don't attempt to resume fetch again at execute
		db_entry.branch_mispredicted = 0;
		// pay misprediction penalty
		fetch_resume_cycle = current_cycle + BRANCH_MISPREDICT_PENALTY;
	      }
	  }
	
        // Add to dispatch
        if (warmup_complete[cpu])
            DISPATCH_BUFFER.push_back(db_entry);
        else
            DISPATCH_BUFFER.push_back_ready(db_entry);
        DECODE_BUFFER.pop_front();

	available_decode_bandwidth--;
    }

    DECODE_BUFFER.operate();
}

void O3_CPU::do_dib_update(const ooo_model_instr &instr)
{
    // Search DIB to see if we need to add this instruction
    auto dib_set_begin = std::next(DIB.begin(), ((instr.ip >> lg2(dib_window)) % dib_set) * dib_way);
    auto dib_set_end   = std::next(dib_set_begin, dib_way);
    auto way = std::find_if(dib_set_begin, dib_set_end, eq_addr<dib_t::value_type>(instr.ip, lg2(dib_window)));

    // If we did not find the entry in the DIB, find a victim
    if (way == dib_set_end)
    {
        way = std::max_element(dib_set_begin, dib_set_end, lru_comparator<dib_entry_t>());
        assert(way != dib_set_end);

        // update way
        way->valid = true;
        way->address = instr.ip;
    }

    std::for_each(dib_set_begin, dib_set_end, lru_updater<dib_entry_t>(way));
}

void O3_CPU::dispatch_instruction()
{
    if (DISPATCH_BUFFER.empty())
        return;

    std::size_t available_dispatch_bandwidth = DISPATCH_WIDTH;

    // dispatch DISPATCH_WIDTH instructions into the ROB
    while (available_dispatch_bandwidth > 0 && DISPATCH_BUFFER.has_ready() && !ROB.full())
    {
        // Add to ROB
        ROB.push_back(DISPATCH_BUFFER.front());
        DISPATCH_BUFFER.pop_front();
	available_dispatch_bandwidth--;
    }

    DISPATCH_BUFFER.operate();
}

int O3_CPU::prefetch_code_line(uint64_t pf_v_addr)
{
    return static_cast<CACHE*>(L1I_bus.lower_level)->prefetch_line(0, pf_v_addr, pf_v_addr, FILL_L1, 0);
}

void O3_CPU::schedule_instruction()
{
    std::size_t search_bw = SCHEDULER_SIZE;
    for (auto rob_it = std::begin(ROB); rob_it != std::end(ROB) && search_bw > 0; ++rob_it)
    {
        if (rob_it->scheduled == 0)
        {
            do_scheduling(rob_it);

            if (rob_it->scheduled == COMPLETED && rob_it->num_reg_dependent == 0) {

                // remember this rob_index in the Ready-To-Execute array 1
                assert(ready_to_execute.size() < ROB.size());
                ready_to_execute.push(rob_it);

                DP ( if (warmup_complete[cpu]) {
                        std::cout << "[ready_to_execute] " << __func__ << " instr_id: " << rob_it->instr_id << " is added to ready_to_execute" << std::endl; });
            }
        }

        if (rob_it->executed == 0)
            --search_bw;
    }
}

struct instr_reg_will_produce
{
    const uint8_t match_reg;
    explicit instr_reg_will_produce(uint8_t reg) : match_reg(reg) {}
    bool operator() (const ooo_model_instr &test) const
    {
        auto dreg_begin = std::begin(test.destination_registers);
        auto dreg_end   = std::end(test.destination_registers);
        return test.executed != COMPLETED && std::find(dreg_begin, dreg_end, match_reg) != dreg_end;
    }
};

void O3_CPU::do_scheduling(champsim::circular_buffer<ooo_model_instr>::iterator rob_it)
{
    // Mark register dependencies
    for (auto src_reg : rob_it->source_registers) {
        if (src_reg) {
            champsim::circular_buffer<ooo_model_instr>::reverse_iterator prior{rob_it};
            prior = std::find_if(prior, ROB.rend(), instr_reg_will_produce(src_reg));
            if (prior != ROB.rend() && (prior->registers_instrs_depend_on_me.empty() || prior->registers_instrs_depend_on_me.back() != rob_it))
            {
                prior->registers_instrs_depend_on_me.push_back(rob_it);
                rob_it->num_reg_dependent++;
            }
        }
    }

    if (rob_it->is_memory)
        rob_it->scheduled = INFLIGHT;
    else {
        rob_it->scheduled = COMPLETED;

        // ADD LATENCY
        rob_it->event_cycle = current_cycle + (warmup_complete[cpu] ? SCHEDULING_LATENCY : 0);
    }
}

void O3_CPU::execute_instruction()
{
    // out-of-order execution for non-memory instructions
    // memory instructions are handled by memory_instruction()
    uint32_t exec_issued = 0;
    while (exec_issued < EXEC_WIDTH && !ready_to_execute.empty())
    {
        do_execution(ready_to_execute.front());
        ready_to_execute.pop();
        exec_issued++;
    }
}

void O3_CPU::do_execution(champsim::circular_buffer<ooo_model_instr>::iterator rob_it)
{
    rob_it->executed = INFLIGHT;

    // ADD LATENCY
    rob_it->event_cycle = current_cycle + (warmup_complete[cpu] ? EXEC_LATENCY : 0);

    inflight_reg_executions++;

    DP (if (warmup_complete[cpu]) {
            std::cout << "[ROB] " << __func__ << " non-memory instr_id: " << rob_it->instr_id << " event_cycle: " << rob_it->event_cycle << std::endl;});
}

void O3_CPU::schedule_memory_instruction()
{
    // execution is out-of-order but we have an in-order scheduling algorithm to detect all RAW dependencies
    unsigned search_bw = SCHEDULER_SIZE;
    for (auto rob_it = std::begin(ROB); rob_it != std::end(ROB) && search_bw > 0; ++rob_it)
    {
        if (rob_it->is_memory && rob_it->num_reg_dependent == 0 && (rob_it->scheduled == INFLIGHT))
            do_memory_scheduling(rob_it);

        if (rob_it->executed == 0)
            --search_bw;
    }
}

void O3_CPU::do_memory_scheduling(champsim::circular_buffer<ooo_model_instr>::iterator rob_it)
{
    uint32_t num_mem_ops = 0, num_added = 0;

    // load
    for (uint32_t i=0; i<NUM_INSTR_SOURCES; i++) {
        if (rob_it->source_memory[i]) {
            num_mem_ops++;
            if (rob_it->source_added[i])
                num_added++;
            else if (!std::all_of(std::begin(LQ), std::end(LQ), is_valid<LSQ_ENTRY>())) {
                add_load_queue(rob_it, i);
                num_added++;
            }
            else {
                DP(if(warmup_complete[cpu]) {
                cout << "[LQ] " << __func__ << " instr_id: " << rob_it->instr_id;
                cout << " cannot be added in the load queue occupancy: " << std::count_if(std::begin(LQ), std::end(LQ), is_valid<LSQ_ENTRY>()) << " cycle: " << current_cycle << endl; });
            }
        }
    }

    // store
    for (uint32_t i=0; i<MAX_INSTR_DESTINATIONS; i++) {
        if (rob_it->destination_memory[i]) {
            num_mem_ops++;
            if (rob_it->destination_added[i])
                num_added++;
            else if (!std::all_of(std::begin(SQ), std::end(SQ), is_valid<LSQ_ENTRY>())) {
                if (STA.front() == rob_it->instr_id) {
                    add_store_queue(rob_it, i);
                    num_added++;
                }
            }
            else {
                DP(if(warmup_complete[cpu]) {
                cout << "[SQ] " << __func__ << " instr_id: " << rob_it->instr_id;
                cout << " cannot be added in the store queue occupancy: " << std::count_if(std::begin(SQ), std::end(SQ), is_valid<LSQ_ENTRY>()) << " cycle: " << current_cycle << endl; });
            }
        }
    }

    assert(num_added <= num_mem_ops);

    if (num_mem_ops == num_added) {
        rob_it->scheduled = COMPLETED;
        if (rob_it->executed == 0) // it could be already set to COMPLETED due to store-to-load forwarding
            rob_it->executed  = INFLIGHT;

        DP (if (warmup_complete[cpu]) {
        cout << "[ROB] " << __func__ << " instr_id: " << rob_it->instr_id;
        cout << " scheduled all num_mem_ops: " << rob_it->num_mem_ops << endl; });
    }
}

void O3_CPU::do_sq_forward_to_lq(LSQ_ENTRY &sq_entry, LSQ_ENTRY &lq_entry)
{
        lq_entry.physical_address = splice_bits(sq_entry.physical_address, lq_entry.virtual_address, LOG2_BLOCK_SIZE);
        lq_entry.translated = COMPLETED;
        lq_entry.fetched = COMPLETED;

        lq_entry.rob_index->num_mem_ops--;
        lq_entry.rob_index->event_cycle = current_cycle;
        assert(lq_entry.rob_index->num_mem_ops >= 0);
        if (lq_entry.rob_index->num_mem_ops == 0)
            inflight_mem_executions++;

        DP(if(warmup_complete[cpu]) {
                cout << "[LQ] " << __func__ << " instr_id: " << lq_entry.instr_id << hex;
                cout << " full_addr: " << lq_entry.physical_address << dec << " is forwarded by store instr_id: ";
                cout << sq_entry.instr_id << " remain_num_ops: " << lq_entry.rob_index->num_mem_ops << " cycle: " << current_cycle << endl; });

        LSQ_ENTRY empty_entry;
        lq_entry = empty_entry;
}

struct instr_mem_will_produce
{
    const uint64_t match_mem;
    explicit instr_mem_will_produce(uint64_t mem) : match_mem(mem) {}
    bool operator() (const ooo_model_instr &test) const
    {
        auto dmem_begin = std::begin(test.destination_memory);
        auto dmem_end   = std::end(test.destination_memory);
        return std::find(dmem_begin, dmem_end, match_mem) != dmem_end;
    }
};

struct sq_will_forward
{
    const uint64_t match_id, match_addr;
    sq_will_forward(uint64_t id, uint64_t addr) : match_id(id), match_addr(addr) {}
    bool operator() (const LSQ_ENTRY &sq_test) const
    {
        return sq_test.fetched == COMPLETED && sq_test.instr_id == match_id && sq_test.virtual_address == match_addr;
    }
};

void O3_CPU::add_load_queue(champsim::circular_buffer<ooo_model_instr>::iterator rob_it, uint32_t data_index)
{
    // search for an empty slot
    auto lq_it = std::find_if_not(std::begin(LQ), std::end(LQ), is_valid<LSQ_ENTRY>());
    assert(lq_it != std::end(LQ));

    // add it to the load queue
    rob_it->lq_index[data_index] = lq_it;
    rob_it->source_added[data_index] = 1;
    lq_it->instr_id = rob_it->instr_id;
    lq_it->virtual_address = rob_it->source_memory[data_index];
    lq_it->ip = rob_it->ip;
    lq_it->rob_index = rob_it;
    lq_it->asid[0] = rob_it->asid[0];
    lq_it->asid[1] = rob_it->asid[1];
    lq_it->event_cycle = current_cycle + SCHEDULING_LATENCY;

    // Mark RAW in the ROB since the producer might not be added in the store queue yet
    champsim::circular_buffer<ooo_model_instr>::reverse_iterator prior_it{rob_it};
    prior_it = std::find_if(prior_it, ROB.rend(), instr_mem_will_produce(lq_it->virtual_address));
    if (prior_it != ROB.rend())
    {
        // this load cannot be executed until the prior store gets executed
        prior_it->memory_instrs_depend_on_me.push_back(rob_it);
        lq_it->producer_id = prior_it->instr_id;
        lq_it->translated = INFLIGHT;

        // Is this already in the SQ?
        auto sq_it = std::find_if(std::begin(SQ), std::end(SQ), sq_will_forward(prior_it->instr_id, lq_it->virtual_address));
        if (sq_it != std::end(SQ))
            do_sq_forward_to_lq(*sq_it, *lq_it);
    }
    else
    {
        // If this entry is not waiting on RAW
        RTL0.push(lq_it);
    }
}

void O3_CPU::add_store_queue(champsim::circular_buffer<ooo_model_instr>::iterator rob_it, uint32_t data_index)
{
    auto sq_it = std::find_if_not(std::begin(SQ), std::end(SQ), is_valid<LSQ_ENTRY>());
    assert(sq_it->virtual_address == 0);

    // add it to the store queue
    rob_it->sq_index[data_index] = sq_it;
    sq_it->instr_id = rob_it->instr_id;
    sq_it->virtual_address = rob_it->destination_memory[data_index];
    sq_it->ip = rob_it->ip;
    sq_it->rob_index = rob_it;
    sq_it->asid[0] = rob_it->asid[0];
    sq_it->asid[1] = rob_it->asid[1];
    sq_it->event_cycle = current_cycle + SCHEDULING_LATENCY;

    // succesfully added to the store queue
    STA.pop();
    rob_it->destination_added[data_index] = 1;

    RTS0.push(sq_it);

    DP(if(warmup_complete[cpu]) {
            std::cout << "[SQ] " << __func__ << " instr_id: " << sq_it->instr_id;
            std::cout << " is added in the SQ translated: " << +sq_it->translated << " fetched: " << +sq_it->fetched;
            std::cout << " cycle: " << current_cycle << std::endl; });
}

void O3_CPU::operate_lsq()
{
    // handle store

    uint32_t store_issued = 0;

    while (store_issued < SQ_WIDTH && !RTS0.empty())
    {
        // add it to DTLB
        int rq_index = do_translate_store(RTS0.front());

        if (rq_index == -2)
            break;

        RTS0.pop();
        store_issued++;
    }

    while (store_issued < SQ_WIDTH && !RTS1.empty())
    {
        execute_store(RTS1.front());

        RTS1.pop();
        store_issued++;
    }

    unsigned load_issued = 0;

    while (load_issued < LQ_WIDTH && !RTL0.empty())
    {
        // add it to DTLB
        int rq_index = do_translate_load(RTL0.front());

        if (rq_index == -2)
            break;

        RTL0.pop();
        load_issued++;
    }

    while (load_issued < LQ_WIDTH && !RTL1.empty())
    {
        int rq_index = execute_load(RTL1.front());

        if (rq_index == -2)
            break;

        RTL1.pop();
        load_issued++;
    }
}

int O3_CPU::do_translate_store(std::vector<LSQ_ENTRY>::iterator sq_it)
{
    PACKET data_packet;

    data_packet.fill_level = FILL_L1;
    data_packet.cpu = cpu;
    if (knob_cloudsuite)
        data_packet.address = splice_bits(sq_it->virtual_address, sq_it->asid[1], LOG2_PAGE_SIZE);
    else
        data_packet.address = sq_it->virtual_address >> LOG2_PAGE_SIZE;
    data_packet.full_addr = sq_it->virtual_address;
    data_packet.full_v_addr = sq_it->virtual_address;
    data_packet.instr_id = sq_it->instr_id;
    data_packet.ip = sq_it->ip;
    data_packet.type = RFO;
    data_packet.asid[0] = sq_it->asid[0];
    data_packet.asid[1] = sq_it->asid[1];
    data_packet.to_return = {&DTLB_bus};
    data_packet.sq_index_depend_on_me = {sq_it};

    DP (if (warmup_complete[cpu]) {
            std::cout << "[RTS0] " << __func__ << " instr_id: " << sq_it->instr_id << " rob_index: " << sq_it->rob_index << " is popped from to RTS0" << std::endl; })

    int rq_index = DTLB_bus.lower_level->add_rq(&data_packet);

    if (rq_index != -2)
        sq_it->translated = INFLIGHT;

    return rq_index;
}

void O3_CPU::execute_store(std::vector<LSQ_ENTRY>::iterator sq_it)
{
    sq_it->fetched = COMPLETED;
    sq_it->event_cycle = current_cycle;

    sq_it->rob_index->num_mem_ops--;
    sq_it->rob_index->event_cycle = current_cycle;
    assert(sq_it->rob_index->num_mem_ops >= 0);
    if (sq_it->rob_index->num_mem_ops == 0)
        inflight_mem_executions++;

    DP (if (warmup_complete[cpu]) {
            std::cout << "[SQ1] " << __func__ << " instr_id: " << sq_it->instr_id << std::hex;
            std::cout << " full_address: " << sq_it->physical_address << std::dec << " remain_mem_ops: " << sq_it->rob_index->num_mem_ops;
            std::cout << " event_cycle: " << sq_it->event_cycle << std::endl; });

    // resolve RAW dependency after DTLB access
    // check if this store has dependent loads
    for (auto dependent : sq_it->rob_index->memory_instrs_depend_on_me) {
        // check if dependent loads are already added in the load queue
        for (uint32_t j=0; j<NUM_INSTR_SOURCES; j++) { // which one is dependent?
            if (dependent->source_memory[j] && dependent->source_added[j]) {
                if (dependent->source_memory[j] == sq_it->virtual_address) { // this is required since a single instruction can issue multiple loads

                    // now we can resolve RAW dependency
                    assert(dependent->lq_index[j]->producer_id == sq_it->instr_id);
                    // update corresponding LQ entry
                    do_sq_forward_to_lq(*sq_it, *(dependent->lq_index[j]));
                }
            }
        }
    }
}

int O3_CPU::do_translate_load(std::vector<LSQ_ENTRY>::iterator lq_it)
{
    PACKET data_packet;
    data_packet.fill_level = FILL_L1;
    data_packet.cpu = cpu;
    if (knob_cloudsuite)
        data_packet.address = splice_bits(lq_it->virtual_address, lq_it->asid[1], LOG2_PAGE_SIZE);
    else
        data_packet.address = lq_it->virtual_address >> LOG2_PAGE_SIZE;
    data_packet.full_addr = lq_it->virtual_address;
    data_packet.full_v_addr = lq_it->virtual_address;
    data_packet.instr_id = lq_it->instr_id;
    data_packet.ip = lq_it->ip;
    data_packet.type = LOAD;
    data_packet.asid[0] = lq_it->asid[0];
    data_packet.asid[1] = lq_it->asid[1];
    data_packet.to_return = {&DTLB_bus};
    data_packet.lq_index_depend_on_me = {lq_it};

    DP (if (warmup_complete[cpu]) {
            std::cout << "[RTL0] " << __func__ << " instr_id: " << lq_it->instr_id << " rob_index: " << lq_it->rob_index << " is popped to RTL0" << std::endl; })

    int rq_index = DTLB_bus.lower_level->add_rq(&data_packet);

    if (rq_index != -2)
        lq_it->translated = INFLIGHT;

    return rq_index;
}

int O3_CPU::execute_load(std::vector<LSQ_ENTRY>::iterator lq_it)
{
    // add it to L1D
    PACKET data_packet;
    data_packet.fill_level = FILL_L1;
    data_packet.cpu = cpu;
    data_packet.address = lq_it->physical_address >> LOG2_BLOCK_SIZE;
    data_packet.full_addr = lq_it->physical_address;
    data_packet.v_address = lq_it->virtual_address >> LOG2_BLOCK_SIZE;
    data_packet.full_v_addr = lq_it->virtual_address;
    data_packet.instr_id = lq_it->instr_id;
    data_packet.ip = lq_it->ip;
    data_packet.type = LOAD;
    data_packet.asid[0] = lq_it->asid[0];
    data_packet.asid[1] = lq_it->asid[1];
    data_packet.to_return = {&L1D_bus};
    data_packet.lq_index_depend_on_me = {lq_it};

    int rq_index = L1D_bus.lower_level->add_rq(&data_packet);

    if (rq_index != -2)
        lq_it->fetched = INFLIGHT;

    return rq_index;
}

void O3_CPU::do_complete_execution(champsim::circular_buffer<ooo_model_instr>::iterator rob_it)
{
    rob_it->executed = COMPLETED;
    if (rob_it->is_memory == 0)
        inflight_reg_executions--;
    else
        inflight_mem_executions--;

    completed_executions++;

    for (auto dependent : rob_it->registers_instrs_depend_on_me)
    {
        dependent->num_reg_dependent--;
        assert(dependent->num_reg_dependent >= 0);

        if (dependent->num_reg_dependent == 0) {
            if (dependent->is_memory)
                dependent->scheduled = INFLIGHT;
            else {
                dependent->scheduled = COMPLETED;
            }
        }
    }

    if (rob_it->branch_mispredicted)
        fetch_resume_cycle = current_cycle + BRANCH_MISPREDICT_PENALTY;
}

void O3_CPU::complete_inflight_instruction()
{
    // update ROB entries with completed executions
    if ((inflight_reg_executions > 0) || (inflight_mem_executions > 0)) {
        std::size_t complete_bw = EXEC_WIDTH;
        auto rob_it = std::begin(ROB);
        while (rob_it != std::end(ROB) && complete_bw > 0)
        {
            if ((rob_it->executed == INFLIGHT) && (rob_it->event_cycle <= current_cycle) && rob_it->num_mem_ops == 0)
            {
                do_complete_execution(rob_it);
                --complete_bw;

                for (auto dependent : rob_it->registers_instrs_depend_on_me)
                {
                    if (dependent->scheduled == COMPLETED && dependent->num_reg_dependent == 0)
                    {
                        assert(ready_to_execute.size() < ROB.size());
                        ready_to_execute.push(dependent);

                        DP ( if (warmup_complete[cpu]) {
                                std::cout << "[ready_to_execute] " << __func__ << " instr_id: " << dependent->instr_id << " is added to ready_to_execute" << std::endl; })
                    }
                }

            }

            ++rob_it;
        }
    }
}

void O3_CPU::handle_memory_return()
{
  // Instruction Memory

  std::size_t available_fetch_bandwidth = FETCH_WIDTH;
  std::size_t to_read = static_cast<CACHE*>(ITLB_bus.lower_level)->MAX_READ;

  while (available_fetch_bandwidth > 0 && to_read > 0 && !ITLB_bus.PROCESSED.empty())
    {
        PACKET &itlb_entry = ITLB_bus.PROCESSED.front();

      // mark the appropriate instructions in the IFETCH_BUFFER as translated and ready to fetch
      while (available_fetch_bandwidth > 0 && !itlb_entry.instr_depend_on_me.empty())
      {
          auto it = itlb_entry.instr_depend_on_me.front();
          if ((it->ip >> LOG2_PAGE_SIZE) == (itlb_entry.address) && it->translated != 0)
          {
              if ((it->ip >> LOG2_PAGE_SIZE) == (itlb_entry.address) && it->translated != 0)
              {
                  it->translated = COMPLETED;
                  // recalculate a physical address for this cache line based on the translated physical page address
                  it->instruction_pa = splice_bits(itlb_entry.data << LOG2_PAGE_SIZE, it->ip, LOG2_PAGE_SIZE);
              }

              available_fetch_bandwidth--;
          }

          itlb_entry.instr_depend_on_me.pop_front();
      }


      // remove this entry if we have serviced all of its instructions
      if (itlb_entry.instr_depend_on_me.empty())
      {
          ITLB_bus.PROCESSED.pop_front();
      }
      --to_read;
  }

  available_fetch_bandwidth = FETCH_WIDTH;
  to_read = static_cast<CACHE*>(L1I_bus.lower_level)->MAX_READ;

  while (available_fetch_bandwidth > 0 && to_read > 0 && !L1I_bus.PROCESSED.empty())
  {
      PACKET &l1i_entry = L1I_bus.PROCESSED.front();

      // this is the L1I cache, so instructions are now fully fetched, so mark them as such
      while (available_fetch_bandwidth > 0 && !l1i_entry.instr_depend_on_me.empty())
      {
          auto it = l1i_entry.instr_depend_on_me.front();
          if ((it->instruction_pa >> LOG2_BLOCK_SIZE) == (l1i_entry.address) && it->fetched != 0 && it->translated == COMPLETED)
          {
              it->fetched = COMPLETED;
              available_fetch_bandwidth--;
          }

          l1i_entry.instr_depend_on_me.pop_front();
      }

      // remove this entry if we have serviced all of its instructions
      if (l1i_entry.instr_depend_on_me.empty())
          L1I_bus.PROCESSED.pop_front();
      --to_read;
  }

  // Data Memory
  to_read = static_cast<CACHE*>(DTLB_bus.lower_level)->MAX_READ;

  while (to_read > 0 && !DTLB_bus.PROCESSED.empty())
	{ // DTLB
	  PACKET &dtlb_entry = DTLB_bus.PROCESSED.front();

	  for (auto sq_merged : dtlb_entry.sq_index_depend_on_me)
	    {
	      sq_merged->physical_address = splice_bits(dtlb_entry.data << LOG2_PAGE_SIZE, sq_merged->virtual_address, LOG2_PAGE_SIZE); // translated address
	      sq_merged->translated = COMPLETED;
	      sq_merged->event_cycle = current_cycle;

          RTS1.push(sq_merged);
	    }

	  for (auto lq_merged : dtlb_entry.lq_index_depend_on_me)
	    {
	      lq_merged->physical_address = splice_bits(dtlb_entry.data << LOG2_PAGE_SIZE, lq_merged->virtual_address, LOG2_PAGE_SIZE); // translated address
	      lq_merged->translated = COMPLETED;
	      lq_merged->event_cycle = current_cycle;

          RTL1.push(lq_merged);
	    }

	  // remove this entry
	  DTLB_bus.PROCESSED.pop_front();
      --to_read;
    }

  to_read = static_cast<CACHE*>(L1D_bus.lower_level)->MAX_READ;
  while (to_read > 0 && !L1D_bus.PROCESSED.empty())
	{ // L1D
	  PACKET &l1d_entry = L1D_bus.PROCESSED.front();

	  for (auto merged : l1d_entry.lq_index_depend_on_me)
	    {
            merged->fetched = COMPLETED;
            merged->event_cycle = current_cycle;
            merged->rob_index->num_mem_ops--;
            merged->rob_index->event_cycle = current_cycle;

            if (merged->rob_index->num_mem_ops == 0)
                inflight_mem_executions++;

          LSQ_ENTRY empty_entry;
          *merged = empty_entry;
	    }

	  // remove this entry
	  L1D_bus.PROCESSED.pop_front();
      --to_read;;
    }
}

void O3_CPU::retire_rob()
{
    unsigned retire_bandwidth = RETIRE_WIDTH;

    while (retire_bandwidth > 0 && !ROB.empty() && (ROB.front().executed == COMPLETED))
    {
        for (uint32_t i=0; i<MAX_INSTR_DESTINATIONS; i++) {
            if (ROB.front().destination_memory[i]) {

                PACKET data_packet;
                auto sq_it = ROB.front().sq_index[i];

                // sq_index and rob_index are no longer available after retirement
                // but we pass this information to avoid segmentation fault
                data_packet.fill_level = FILL_L1;
                data_packet.cpu = cpu;
                data_packet.address = sq_it->physical_address >> LOG2_BLOCK_SIZE;
                data_packet.full_addr = sq_it->physical_address;
                data_packet.v_address = sq_it->virtual_address >> LOG2_BLOCK_SIZE;
                data_packet.full_v_addr = sq_it->virtual_address;
                data_packet.instr_id = sq_it->instr_id;
                data_packet.ip = sq_it->ip;
                data_packet.type = RFO;
                data_packet.asid[0] = sq_it->asid[0];
                data_packet.asid[1] = sq_it->asid[1];

                auto result = L1D_bus.lower_level->add_wq(&data_packet);
                if (result != -2)
                {
                    ROB.front().destination_memory[i] = 0;
                    LSQ_ENTRY empty;
                    *sq_it = empty;
                }
                else
                {
                    return;
                }
            }
        }

        // release ROB entry
        DP ( if (warmup_complete[cpu]) {
                cout << "[ROB] " << __func__ << " instr_id: " << ROB.front().instr_id << " is retired" << endl; });

        ROB.pop_front();
        completed_executions--;
        num_retired++;
        retire_bandwidth--;
    }
}

void CacheBus::return_data(PACKET *packet)
{
    if (packet->type != PREFETCH)
    {
        PROCESSED.push_back(*packet);
    }
}

