
swont_ide.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005794  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000320  0800591c  0800591c  0001591c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005c3c  08005c3c  00021e30  2**0
                  CONTENTS
  4 .ARM          00000008  08005c3c  08005c3c  00015c3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005c44  08005c44  00021e30  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005c44  08005c44  00015c44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005c48  08005c48  00015c48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00001e30  20000000  08005c4c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00013250  20001e30  08007a7c  00021e30  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20015080  08007a7c  00025080  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00021e30  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e272  00000000  00000000  00021e60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002711  00000000  00000000  000300d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d30  00000000  00000000  000327e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000be8  00000000  00000000  00033518  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000232b3  00000000  00000000  00034100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011226  00000000  00000000  000573b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000caba7  00000000  00000000  000685d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00133180  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000038d4  00000000  00000000  001331d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20001e30 	.word	0x20001e30
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08005904 	.word	0x08005904

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20001e34 	.word	0x20001e34
 80001c4:	08005904 	.word	0x08005904

080001c8 <strcmp>:
 80001c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d0:	2a01      	cmp	r2, #1
 80001d2:	bf28      	it	cs
 80001d4:	429a      	cmpcs	r2, r3
 80001d6:	d0f7      	beq.n	80001c8 <strcmp>
 80001d8:	1ad0      	subs	r0, r2, r3
 80001da:	4770      	bx	lr

080001dc <__aeabi_drsub>:
 80001dc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001e0:	e002      	b.n	80001e8 <__adddf3>
 80001e2:	bf00      	nop

080001e4 <__aeabi_dsub>:
 80001e4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e8 <__adddf3>:
 80001e8:	b530      	push	{r4, r5, lr}
 80001ea:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ee:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001f2:	ea94 0f05 	teq	r4, r5
 80001f6:	bf08      	it	eq
 80001f8:	ea90 0f02 	teqeq	r0, r2
 80001fc:	bf1f      	itttt	ne
 80001fe:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000202:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000206:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800020a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020e:	f000 80e2 	beq.w	80003d6 <__adddf3+0x1ee>
 8000212:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000216:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800021a:	bfb8      	it	lt
 800021c:	426d      	neglt	r5, r5
 800021e:	dd0c      	ble.n	800023a <__adddf3+0x52>
 8000220:	442c      	add	r4, r5
 8000222:	ea80 0202 	eor.w	r2, r0, r2
 8000226:	ea81 0303 	eor.w	r3, r1, r3
 800022a:	ea82 0000 	eor.w	r0, r2, r0
 800022e:	ea83 0101 	eor.w	r1, r3, r1
 8000232:	ea80 0202 	eor.w	r2, r0, r2
 8000236:	ea81 0303 	eor.w	r3, r1, r3
 800023a:	2d36      	cmp	r5, #54	; 0x36
 800023c:	bf88      	it	hi
 800023e:	bd30      	pophi	{r4, r5, pc}
 8000240:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000244:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000248:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800024c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x70>
 8000252:	4240      	negs	r0, r0
 8000254:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000258:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800025c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000260:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x84>
 8000266:	4252      	negs	r2, r2
 8000268:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800026c:	ea94 0f05 	teq	r4, r5
 8000270:	f000 80a7 	beq.w	80003c2 <__adddf3+0x1da>
 8000274:	f1a4 0401 	sub.w	r4, r4, #1
 8000278:	f1d5 0e20 	rsbs	lr, r5, #32
 800027c:	db0d      	blt.n	800029a <__adddf3+0xb2>
 800027e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000282:	fa22 f205 	lsr.w	r2, r2, r5
 8000286:	1880      	adds	r0, r0, r2
 8000288:	f141 0100 	adc.w	r1, r1, #0
 800028c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000290:	1880      	adds	r0, r0, r2
 8000292:	fa43 f305 	asr.w	r3, r3, r5
 8000296:	4159      	adcs	r1, r3
 8000298:	e00e      	b.n	80002b8 <__adddf3+0xd0>
 800029a:	f1a5 0520 	sub.w	r5, r5, #32
 800029e:	f10e 0e20 	add.w	lr, lr, #32
 80002a2:	2a01      	cmp	r2, #1
 80002a4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a8:	bf28      	it	cs
 80002aa:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ae:	fa43 f305 	asr.w	r3, r3, r5
 80002b2:	18c0      	adds	r0, r0, r3
 80002b4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002bc:	d507      	bpl.n	80002ce <__adddf3+0xe6>
 80002be:	f04f 0e00 	mov.w	lr, #0
 80002c2:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ca:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ce:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002d2:	d31b      	bcc.n	800030c <__adddf3+0x124>
 80002d4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d8:	d30c      	bcc.n	80002f4 <__adddf3+0x10c>
 80002da:	0849      	lsrs	r1, r1, #1
 80002dc:	ea5f 0030 	movs.w	r0, r0, rrx
 80002e0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e4:	f104 0401 	add.w	r4, r4, #1
 80002e8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002ec:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002f0:	f080 809a 	bcs.w	8000428 <__adddf3+0x240>
 80002f4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f8:	bf08      	it	eq
 80002fa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fe:	f150 0000 	adcs.w	r0, r0, #0
 8000302:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000306:	ea41 0105 	orr.w	r1, r1, r5
 800030a:	bd30      	pop	{r4, r5, pc}
 800030c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000310:	4140      	adcs	r0, r0
 8000312:	eb41 0101 	adc.w	r1, r1, r1
 8000316:	3c01      	subs	r4, #1
 8000318:	bf28      	it	cs
 800031a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031e:	d2e9      	bcs.n	80002f4 <__adddf3+0x10c>
 8000320:	f091 0f00 	teq	r1, #0
 8000324:	bf04      	itt	eq
 8000326:	4601      	moveq	r1, r0
 8000328:	2000      	moveq	r0, #0
 800032a:	fab1 f381 	clz	r3, r1
 800032e:	bf08      	it	eq
 8000330:	3320      	addeq	r3, #32
 8000332:	f1a3 030b 	sub.w	r3, r3, #11
 8000336:	f1b3 0220 	subs.w	r2, r3, #32
 800033a:	da0c      	bge.n	8000356 <__adddf3+0x16e>
 800033c:	320c      	adds	r2, #12
 800033e:	dd08      	ble.n	8000352 <__adddf3+0x16a>
 8000340:	f102 0c14 	add.w	ip, r2, #20
 8000344:	f1c2 020c 	rsb	r2, r2, #12
 8000348:	fa01 f00c 	lsl.w	r0, r1, ip
 800034c:	fa21 f102 	lsr.w	r1, r1, r2
 8000350:	e00c      	b.n	800036c <__adddf3+0x184>
 8000352:	f102 0214 	add.w	r2, r2, #20
 8000356:	bfd8      	it	le
 8000358:	f1c2 0c20 	rsble	ip, r2, #32
 800035c:	fa01 f102 	lsl.w	r1, r1, r2
 8000360:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000364:	bfdc      	itt	le
 8000366:	ea41 010c 	orrle.w	r1, r1, ip
 800036a:	4090      	lslle	r0, r2
 800036c:	1ae4      	subs	r4, r4, r3
 800036e:	bfa2      	ittt	ge
 8000370:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000374:	4329      	orrge	r1, r5
 8000376:	bd30      	popge	{r4, r5, pc}
 8000378:	ea6f 0404 	mvn.w	r4, r4
 800037c:	3c1f      	subs	r4, #31
 800037e:	da1c      	bge.n	80003ba <__adddf3+0x1d2>
 8000380:	340c      	adds	r4, #12
 8000382:	dc0e      	bgt.n	80003a2 <__adddf3+0x1ba>
 8000384:	f104 0414 	add.w	r4, r4, #20
 8000388:	f1c4 0220 	rsb	r2, r4, #32
 800038c:	fa20 f004 	lsr.w	r0, r0, r4
 8000390:	fa01 f302 	lsl.w	r3, r1, r2
 8000394:	ea40 0003 	orr.w	r0, r0, r3
 8000398:	fa21 f304 	lsr.w	r3, r1, r4
 800039c:	ea45 0103 	orr.w	r1, r5, r3
 80003a0:	bd30      	pop	{r4, r5, pc}
 80003a2:	f1c4 040c 	rsb	r4, r4, #12
 80003a6:	f1c4 0220 	rsb	r2, r4, #32
 80003aa:	fa20 f002 	lsr.w	r0, r0, r2
 80003ae:	fa01 f304 	lsl.w	r3, r1, r4
 80003b2:	ea40 0003 	orr.w	r0, r0, r3
 80003b6:	4629      	mov	r1, r5
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	fa21 f004 	lsr.w	r0, r1, r4
 80003be:	4629      	mov	r1, r5
 80003c0:	bd30      	pop	{r4, r5, pc}
 80003c2:	f094 0f00 	teq	r4, #0
 80003c6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003ca:	bf06      	itte	eq
 80003cc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003d0:	3401      	addeq	r4, #1
 80003d2:	3d01      	subne	r5, #1
 80003d4:	e74e      	b.n	8000274 <__adddf3+0x8c>
 80003d6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003da:	bf18      	it	ne
 80003dc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e0:	d029      	beq.n	8000436 <__adddf3+0x24e>
 80003e2:	ea94 0f05 	teq	r4, r5
 80003e6:	bf08      	it	eq
 80003e8:	ea90 0f02 	teqeq	r0, r2
 80003ec:	d005      	beq.n	80003fa <__adddf3+0x212>
 80003ee:	ea54 0c00 	orrs.w	ip, r4, r0
 80003f2:	bf04      	itt	eq
 80003f4:	4619      	moveq	r1, r3
 80003f6:	4610      	moveq	r0, r2
 80003f8:	bd30      	pop	{r4, r5, pc}
 80003fa:	ea91 0f03 	teq	r1, r3
 80003fe:	bf1e      	ittt	ne
 8000400:	2100      	movne	r1, #0
 8000402:	2000      	movne	r0, #0
 8000404:	bd30      	popne	{r4, r5, pc}
 8000406:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800040a:	d105      	bne.n	8000418 <__adddf3+0x230>
 800040c:	0040      	lsls	r0, r0, #1
 800040e:	4149      	adcs	r1, r1
 8000410:	bf28      	it	cs
 8000412:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000416:	bd30      	pop	{r4, r5, pc}
 8000418:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800041c:	bf3c      	itt	cc
 800041e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000422:	bd30      	popcc	{r4, r5, pc}
 8000424:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000428:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800042c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000430:	f04f 0000 	mov.w	r0, #0
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043a:	bf1a      	itte	ne
 800043c:	4619      	movne	r1, r3
 800043e:	4610      	movne	r0, r2
 8000440:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000444:	bf1c      	itt	ne
 8000446:	460b      	movne	r3, r1
 8000448:	4602      	movne	r2, r0
 800044a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044e:	bf06      	itte	eq
 8000450:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000454:	ea91 0f03 	teqeq	r1, r3
 8000458:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	bf00      	nop

08000460 <__aeabi_ui2d>:
 8000460:	f090 0f00 	teq	r0, #0
 8000464:	bf04      	itt	eq
 8000466:	2100      	moveq	r1, #0
 8000468:	4770      	bxeq	lr
 800046a:	b530      	push	{r4, r5, lr}
 800046c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000470:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000474:	f04f 0500 	mov.w	r5, #0
 8000478:	f04f 0100 	mov.w	r1, #0
 800047c:	e750      	b.n	8000320 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_i2d>:
 8000480:	f090 0f00 	teq	r0, #0
 8000484:	bf04      	itt	eq
 8000486:	2100      	moveq	r1, #0
 8000488:	4770      	bxeq	lr
 800048a:	b530      	push	{r4, r5, lr}
 800048c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000490:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000494:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000498:	bf48      	it	mi
 800049a:	4240      	negmi	r0, r0
 800049c:	f04f 0100 	mov.w	r1, #0
 80004a0:	e73e      	b.n	8000320 <__adddf3+0x138>
 80004a2:	bf00      	nop

080004a4 <__aeabi_f2d>:
 80004a4:	0042      	lsls	r2, r0, #1
 80004a6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004aa:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ae:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004b2:	bf1f      	itttt	ne
 80004b4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004bc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004c0:	4770      	bxne	lr
 80004c2:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c6:	bf08      	it	eq
 80004c8:	4770      	bxeq	lr
 80004ca:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ce:	bf04      	itt	eq
 80004d0:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e4:	e71c      	b.n	8000320 <__adddf3+0x138>
 80004e6:	bf00      	nop

080004e8 <__aeabi_ul2d>:
 80004e8:	ea50 0201 	orrs.w	r2, r0, r1
 80004ec:	bf08      	it	eq
 80004ee:	4770      	bxeq	lr
 80004f0:	b530      	push	{r4, r5, lr}
 80004f2:	f04f 0500 	mov.w	r5, #0
 80004f6:	e00a      	b.n	800050e <__aeabi_l2d+0x16>

080004f8 <__aeabi_l2d>:
 80004f8:	ea50 0201 	orrs.w	r2, r0, r1
 80004fc:	bf08      	it	eq
 80004fe:	4770      	bxeq	lr
 8000500:	b530      	push	{r4, r5, lr}
 8000502:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000506:	d502      	bpl.n	800050e <__aeabi_l2d+0x16>
 8000508:	4240      	negs	r0, r0
 800050a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000512:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000516:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800051a:	f43f aed8 	beq.w	80002ce <__adddf3+0xe6>
 800051e:	f04f 0203 	mov.w	r2, #3
 8000522:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000526:	bf18      	it	ne
 8000528:	3203      	addne	r2, #3
 800052a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052e:	bf18      	it	ne
 8000530:	3203      	addne	r2, #3
 8000532:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000536:	f1c2 0320 	rsb	r3, r2, #32
 800053a:	fa00 fc03 	lsl.w	ip, r0, r3
 800053e:	fa20 f002 	lsr.w	r0, r0, r2
 8000542:	fa01 fe03 	lsl.w	lr, r1, r3
 8000546:	ea40 000e 	orr.w	r0, r0, lr
 800054a:	fa21 f102 	lsr.w	r1, r1, r2
 800054e:	4414      	add	r4, r2
 8000550:	e6bd      	b.n	80002ce <__adddf3+0xe6>
 8000552:	bf00      	nop

08000554 <__aeabi_d2f>:
 8000554:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000558:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800055c:	bf24      	itt	cs
 800055e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000562:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000566:	d90d      	bls.n	8000584 <__aeabi_d2f+0x30>
 8000568:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800056c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000570:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000574:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000578:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800057c:	bf08      	it	eq
 800057e:	f020 0001 	biceq.w	r0, r0, #1
 8000582:	4770      	bx	lr
 8000584:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000588:	d121      	bne.n	80005ce <__aeabi_d2f+0x7a>
 800058a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800058e:	bfbc      	itt	lt
 8000590:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000594:	4770      	bxlt	lr
 8000596:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800059a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800059e:	f1c2 0218 	rsb	r2, r2, #24
 80005a2:	f1c2 0c20 	rsb	ip, r2, #32
 80005a6:	fa10 f30c 	lsls.w	r3, r0, ip
 80005aa:	fa20 f002 	lsr.w	r0, r0, r2
 80005ae:	bf18      	it	ne
 80005b0:	f040 0001 	orrne.w	r0, r0, #1
 80005b4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80005b8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80005bc:	fa03 fc0c 	lsl.w	ip, r3, ip
 80005c0:	ea40 000c 	orr.w	r0, r0, ip
 80005c4:	fa23 f302 	lsr.w	r3, r3, r2
 80005c8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80005cc:	e7cc      	b.n	8000568 <__aeabi_d2f+0x14>
 80005ce:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80005d2:	d107      	bne.n	80005e4 <__aeabi_d2f+0x90>
 80005d4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80005d8:	bf1e      	ittt	ne
 80005da:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80005de:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80005e2:	4770      	bxne	lr
 80005e4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80005e8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80005ec:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop

080005f4 <__aeabi_uldivmod>:
 80005f4:	b953      	cbnz	r3, 800060c <__aeabi_uldivmod+0x18>
 80005f6:	b94a      	cbnz	r2, 800060c <__aeabi_uldivmod+0x18>
 80005f8:	2900      	cmp	r1, #0
 80005fa:	bf08      	it	eq
 80005fc:	2800      	cmpeq	r0, #0
 80005fe:	bf1c      	itt	ne
 8000600:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000604:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000608:	f000 b974 	b.w	80008f4 <__aeabi_idiv0>
 800060c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000610:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000614:	f000 f806 	bl	8000624 <__udivmoddi4>
 8000618:	f8dd e004 	ldr.w	lr, [sp, #4]
 800061c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000620:	b004      	add	sp, #16
 8000622:	4770      	bx	lr

08000624 <__udivmoddi4>:
 8000624:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000628:	9d08      	ldr	r5, [sp, #32]
 800062a:	4604      	mov	r4, r0
 800062c:	468e      	mov	lr, r1
 800062e:	2b00      	cmp	r3, #0
 8000630:	d14d      	bne.n	80006ce <__udivmoddi4+0xaa>
 8000632:	428a      	cmp	r2, r1
 8000634:	4694      	mov	ip, r2
 8000636:	d969      	bls.n	800070c <__udivmoddi4+0xe8>
 8000638:	fab2 f282 	clz	r2, r2
 800063c:	b152      	cbz	r2, 8000654 <__udivmoddi4+0x30>
 800063e:	fa01 f302 	lsl.w	r3, r1, r2
 8000642:	f1c2 0120 	rsb	r1, r2, #32
 8000646:	fa20 f101 	lsr.w	r1, r0, r1
 800064a:	fa0c fc02 	lsl.w	ip, ip, r2
 800064e:	ea41 0e03 	orr.w	lr, r1, r3
 8000652:	4094      	lsls	r4, r2
 8000654:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000658:	0c21      	lsrs	r1, r4, #16
 800065a:	fbbe f6f8 	udiv	r6, lr, r8
 800065e:	fa1f f78c 	uxth.w	r7, ip
 8000662:	fb08 e316 	mls	r3, r8, r6, lr
 8000666:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800066a:	fb06 f107 	mul.w	r1, r6, r7
 800066e:	4299      	cmp	r1, r3
 8000670:	d90a      	bls.n	8000688 <__udivmoddi4+0x64>
 8000672:	eb1c 0303 	adds.w	r3, ip, r3
 8000676:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 800067a:	f080 811f 	bcs.w	80008bc <__udivmoddi4+0x298>
 800067e:	4299      	cmp	r1, r3
 8000680:	f240 811c 	bls.w	80008bc <__udivmoddi4+0x298>
 8000684:	3e02      	subs	r6, #2
 8000686:	4463      	add	r3, ip
 8000688:	1a5b      	subs	r3, r3, r1
 800068a:	b2a4      	uxth	r4, r4
 800068c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000690:	fb08 3310 	mls	r3, r8, r0, r3
 8000694:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000698:	fb00 f707 	mul.w	r7, r0, r7
 800069c:	42a7      	cmp	r7, r4
 800069e:	d90a      	bls.n	80006b6 <__udivmoddi4+0x92>
 80006a0:	eb1c 0404 	adds.w	r4, ip, r4
 80006a4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80006a8:	f080 810a 	bcs.w	80008c0 <__udivmoddi4+0x29c>
 80006ac:	42a7      	cmp	r7, r4
 80006ae:	f240 8107 	bls.w	80008c0 <__udivmoddi4+0x29c>
 80006b2:	4464      	add	r4, ip
 80006b4:	3802      	subs	r0, #2
 80006b6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80006ba:	1be4      	subs	r4, r4, r7
 80006bc:	2600      	movs	r6, #0
 80006be:	b11d      	cbz	r5, 80006c8 <__udivmoddi4+0xa4>
 80006c0:	40d4      	lsrs	r4, r2
 80006c2:	2300      	movs	r3, #0
 80006c4:	e9c5 4300 	strd	r4, r3, [r5]
 80006c8:	4631      	mov	r1, r6
 80006ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006ce:	428b      	cmp	r3, r1
 80006d0:	d909      	bls.n	80006e6 <__udivmoddi4+0xc2>
 80006d2:	2d00      	cmp	r5, #0
 80006d4:	f000 80ef 	beq.w	80008b6 <__udivmoddi4+0x292>
 80006d8:	2600      	movs	r6, #0
 80006da:	e9c5 0100 	strd	r0, r1, [r5]
 80006de:	4630      	mov	r0, r6
 80006e0:	4631      	mov	r1, r6
 80006e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006e6:	fab3 f683 	clz	r6, r3
 80006ea:	2e00      	cmp	r6, #0
 80006ec:	d14a      	bne.n	8000784 <__udivmoddi4+0x160>
 80006ee:	428b      	cmp	r3, r1
 80006f0:	d302      	bcc.n	80006f8 <__udivmoddi4+0xd4>
 80006f2:	4282      	cmp	r2, r0
 80006f4:	f200 80f9 	bhi.w	80008ea <__udivmoddi4+0x2c6>
 80006f8:	1a84      	subs	r4, r0, r2
 80006fa:	eb61 0303 	sbc.w	r3, r1, r3
 80006fe:	2001      	movs	r0, #1
 8000700:	469e      	mov	lr, r3
 8000702:	2d00      	cmp	r5, #0
 8000704:	d0e0      	beq.n	80006c8 <__udivmoddi4+0xa4>
 8000706:	e9c5 4e00 	strd	r4, lr, [r5]
 800070a:	e7dd      	b.n	80006c8 <__udivmoddi4+0xa4>
 800070c:	b902      	cbnz	r2, 8000710 <__udivmoddi4+0xec>
 800070e:	deff      	udf	#255	; 0xff
 8000710:	fab2 f282 	clz	r2, r2
 8000714:	2a00      	cmp	r2, #0
 8000716:	f040 8092 	bne.w	800083e <__udivmoddi4+0x21a>
 800071a:	eba1 010c 	sub.w	r1, r1, ip
 800071e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000722:	fa1f fe8c 	uxth.w	lr, ip
 8000726:	2601      	movs	r6, #1
 8000728:	0c20      	lsrs	r0, r4, #16
 800072a:	fbb1 f3f7 	udiv	r3, r1, r7
 800072e:	fb07 1113 	mls	r1, r7, r3, r1
 8000732:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000736:	fb0e f003 	mul.w	r0, lr, r3
 800073a:	4288      	cmp	r0, r1
 800073c:	d908      	bls.n	8000750 <__udivmoddi4+0x12c>
 800073e:	eb1c 0101 	adds.w	r1, ip, r1
 8000742:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000746:	d202      	bcs.n	800074e <__udivmoddi4+0x12a>
 8000748:	4288      	cmp	r0, r1
 800074a:	f200 80cb 	bhi.w	80008e4 <__udivmoddi4+0x2c0>
 800074e:	4643      	mov	r3, r8
 8000750:	1a09      	subs	r1, r1, r0
 8000752:	b2a4      	uxth	r4, r4
 8000754:	fbb1 f0f7 	udiv	r0, r1, r7
 8000758:	fb07 1110 	mls	r1, r7, r0, r1
 800075c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000760:	fb0e fe00 	mul.w	lr, lr, r0
 8000764:	45a6      	cmp	lr, r4
 8000766:	d908      	bls.n	800077a <__udivmoddi4+0x156>
 8000768:	eb1c 0404 	adds.w	r4, ip, r4
 800076c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000770:	d202      	bcs.n	8000778 <__udivmoddi4+0x154>
 8000772:	45a6      	cmp	lr, r4
 8000774:	f200 80bb 	bhi.w	80008ee <__udivmoddi4+0x2ca>
 8000778:	4608      	mov	r0, r1
 800077a:	eba4 040e 	sub.w	r4, r4, lr
 800077e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000782:	e79c      	b.n	80006be <__udivmoddi4+0x9a>
 8000784:	f1c6 0720 	rsb	r7, r6, #32
 8000788:	40b3      	lsls	r3, r6
 800078a:	fa22 fc07 	lsr.w	ip, r2, r7
 800078e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000792:	fa20 f407 	lsr.w	r4, r0, r7
 8000796:	fa01 f306 	lsl.w	r3, r1, r6
 800079a:	431c      	orrs	r4, r3
 800079c:	40f9      	lsrs	r1, r7
 800079e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80007a2:	fa00 f306 	lsl.w	r3, r0, r6
 80007a6:	fbb1 f8f9 	udiv	r8, r1, r9
 80007aa:	0c20      	lsrs	r0, r4, #16
 80007ac:	fa1f fe8c 	uxth.w	lr, ip
 80007b0:	fb09 1118 	mls	r1, r9, r8, r1
 80007b4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80007b8:	fb08 f00e 	mul.w	r0, r8, lr
 80007bc:	4288      	cmp	r0, r1
 80007be:	fa02 f206 	lsl.w	r2, r2, r6
 80007c2:	d90b      	bls.n	80007dc <__udivmoddi4+0x1b8>
 80007c4:	eb1c 0101 	adds.w	r1, ip, r1
 80007c8:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80007cc:	f080 8088 	bcs.w	80008e0 <__udivmoddi4+0x2bc>
 80007d0:	4288      	cmp	r0, r1
 80007d2:	f240 8085 	bls.w	80008e0 <__udivmoddi4+0x2bc>
 80007d6:	f1a8 0802 	sub.w	r8, r8, #2
 80007da:	4461      	add	r1, ip
 80007dc:	1a09      	subs	r1, r1, r0
 80007de:	b2a4      	uxth	r4, r4
 80007e0:	fbb1 f0f9 	udiv	r0, r1, r9
 80007e4:	fb09 1110 	mls	r1, r9, r0, r1
 80007e8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80007ec:	fb00 fe0e 	mul.w	lr, r0, lr
 80007f0:	458e      	cmp	lr, r1
 80007f2:	d908      	bls.n	8000806 <__udivmoddi4+0x1e2>
 80007f4:	eb1c 0101 	adds.w	r1, ip, r1
 80007f8:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80007fc:	d26c      	bcs.n	80008d8 <__udivmoddi4+0x2b4>
 80007fe:	458e      	cmp	lr, r1
 8000800:	d96a      	bls.n	80008d8 <__udivmoddi4+0x2b4>
 8000802:	3802      	subs	r0, #2
 8000804:	4461      	add	r1, ip
 8000806:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800080a:	fba0 9402 	umull	r9, r4, r0, r2
 800080e:	eba1 010e 	sub.w	r1, r1, lr
 8000812:	42a1      	cmp	r1, r4
 8000814:	46c8      	mov	r8, r9
 8000816:	46a6      	mov	lr, r4
 8000818:	d356      	bcc.n	80008c8 <__udivmoddi4+0x2a4>
 800081a:	d053      	beq.n	80008c4 <__udivmoddi4+0x2a0>
 800081c:	b15d      	cbz	r5, 8000836 <__udivmoddi4+0x212>
 800081e:	ebb3 0208 	subs.w	r2, r3, r8
 8000822:	eb61 010e 	sbc.w	r1, r1, lr
 8000826:	fa01 f707 	lsl.w	r7, r1, r7
 800082a:	fa22 f306 	lsr.w	r3, r2, r6
 800082e:	40f1      	lsrs	r1, r6
 8000830:	431f      	orrs	r7, r3
 8000832:	e9c5 7100 	strd	r7, r1, [r5]
 8000836:	2600      	movs	r6, #0
 8000838:	4631      	mov	r1, r6
 800083a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800083e:	f1c2 0320 	rsb	r3, r2, #32
 8000842:	40d8      	lsrs	r0, r3
 8000844:	fa0c fc02 	lsl.w	ip, ip, r2
 8000848:	fa21 f303 	lsr.w	r3, r1, r3
 800084c:	4091      	lsls	r1, r2
 800084e:	4301      	orrs	r1, r0
 8000850:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000854:	fa1f fe8c 	uxth.w	lr, ip
 8000858:	fbb3 f0f7 	udiv	r0, r3, r7
 800085c:	fb07 3610 	mls	r6, r7, r0, r3
 8000860:	0c0b      	lsrs	r3, r1, #16
 8000862:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000866:	fb00 f60e 	mul.w	r6, r0, lr
 800086a:	429e      	cmp	r6, r3
 800086c:	fa04 f402 	lsl.w	r4, r4, r2
 8000870:	d908      	bls.n	8000884 <__udivmoddi4+0x260>
 8000872:	eb1c 0303 	adds.w	r3, ip, r3
 8000876:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800087a:	d22f      	bcs.n	80008dc <__udivmoddi4+0x2b8>
 800087c:	429e      	cmp	r6, r3
 800087e:	d92d      	bls.n	80008dc <__udivmoddi4+0x2b8>
 8000880:	3802      	subs	r0, #2
 8000882:	4463      	add	r3, ip
 8000884:	1b9b      	subs	r3, r3, r6
 8000886:	b289      	uxth	r1, r1
 8000888:	fbb3 f6f7 	udiv	r6, r3, r7
 800088c:	fb07 3316 	mls	r3, r7, r6, r3
 8000890:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000894:	fb06 f30e 	mul.w	r3, r6, lr
 8000898:	428b      	cmp	r3, r1
 800089a:	d908      	bls.n	80008ae <__udivmoddi4+0x28a>
 800089c:	eb1c 0101 	adds.w	r1, ip, r1
 80008a0:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 80008a4:	d216      	bcs.n	80008d4 <__udivmoddi4+0x2b0>
 80008a6:	428b      	cmp	r3, r1
 80008a8:	d914      	bls.n	80008d4 <__udivmoddi4+0x2b0>
 80008aa:	3e02      	subs	r6, #2
 80008ac:	4461      	add	r1, ip
 80008ae:	1ac9      	subs	r1, r1, r3
 80008b0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80008b4:	e738      	b.n	8000728 <__udivmoddi4+0x104>
 80008b6:	462e      	mov	r6, r5
 80008b8:	4628      	mov	r0, r5
 80008ba:	e705      	b.n	80006c8 <__udivmoddi4+0xa4>
 80008bc:	4606      	mov	r6, r0
 80008be:	e6e3      	b.n	8000688 <__udivmoddi4+0x64>
 80008c0:	4618      	mov	r0, r3
 80008c2:	e6f8      	b.n	80006b6 <__udivmoddi4+0x92>
 80008c4:	454b      	cmp	r3, r9
 80008c6:	d2a9      	bcs.n	800081c <__udivmoddi4+0x1f8>
 80008c8:	ebb9 0802 	subs.w	r8, r9, r2
 80008cc:	eb64 0e0c 	sbc.w	lr, r4, ip
 80008d0:	3801      	subs	r0, #1
 80008d2:	e7a3      	b.n	800081c <__udivmoddi4+0x1f8>
 80008d4:	4646      	mov	r6, r8
 80008d6:	e7ea      	b.n	80008ae <__udivmoddi4+0x28a>
 80008d8:	4620      	mov	r0, r4
 80008da:	e794      	b.n	8000806 <__udivmoddi4+0x1e2>
 80008dc:	4640      	mov	r0, r8
 80008de:	e7d1      	b.n	8000884 <__udivmoddi4+0x260>
 80008e0:	46d0      	mov	r8, sl
 80008e2:	e77b      	b.n	80007dc <__udivmoddi4+0x1b8>
 80008e4:	3b02      	subs	r3, #2
 80008e6:	4461      	add	r1, ip
 80008e8:	e732      	b.n	8000750 <__udivmoddi4+0x12c>
 80008ea:	4630      	mov	r0, r6
 80008ec:	e709      	b.n	8000702 <__udivmoddi4+0xde>
 80008ee:	4464      	add	r4, ip
 80008f0:	3802      	subs	r0, #2
 80008f2:	e742      	b.n	800077a <__udivmoddi4+0x156>

080008f4 <__aeabi_idiv0>:
 80008f4:	4770      	bx	lr
 80008f6:	bf00      	nop

080008f8 <RecieveCommandLijn>:
 * the buffer
 *
 * @param commandArray
 * @param inputStruct
 */
Error RecieveCommandLijn(CmdStruct *CmdBuf, input_vars inputStruct) {
 80008f8:	b084      	sub	sp, #16
 80008fa:	b590      	push	{r4, r7, lr}
 80008fc:	f2ad 5d44 	subw	sp, sp, #1348	; 0x544
 8000900:	f44f 67a6 	mov.w	r7, #1328	; 0x530
 8000904:	446f      	add	r7, sp
 8000906:	6078      	str	r0, [r7, #4]
 8000908:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800090c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	uint8_t neededArg = 0;
 8000910:	2300      	movs	r3, #0
 8000912:	73bb      	strb	r3, [r7, #14]
	for (uint8_t i = 0; i < 7; i++) {
 8000914:	2300      	movs	r3, #0
 8000916:	73fb      	strb	r3, [r7, #15]
 8000918:	e047      	b.n	80009aa <RecieveCommandLijn+0xb2>
		neededArg = i + 1;
 800091a:	7bfb      	ldrb	r3, [r7, #15]
 800091c:	3301      	adds	r3, #1
 800091e:	73bb      	strb	r3, [r7, #14]
		if (i == 4) {
 8000920:	7bfb      	ldrb	r3, [r7, #15]
 8000922:	2b04      	cmp	r3, #4
 8000924:	d11f      	bne.n	8000966 <RecieveCommandLijn+0x6e>
			ParseOnKomma(inputStruct, neededArg, 0, 1, *CmdBuf);
 8000926:	7bbc      	ldrb	r4, [r7, #14]
 8000928:	687a      	ldr	r2, [r7, #4]
 800092a:	f50d 6382 	add.w	r3, sp, #1040	; 0x410
 800092e:	4611      	mov	r1, r2
 8000930:	f44f 728e 	mov.w	r2, #284	; 0x11c
 8000934:	4618      	mov	r0, r3
 8000936:	f004 ff43 	bl	80057c0 <memcpy>
 800093a:	2301      	movs	r3, #1
 800093c:	f8cd 340c 	str.w	r3, [sp, #1036]	; 0x40c
 8000940:	2300      	movs	r3, #0
 8000942:	f8cd 3408 	str.w	r3, [sp, #1032]	; 0x408
 8000946:	f8cd 4404 	str.w	r4, [sp, #1028]	; 0x404
 800094a:	4668      	mov	r0, sp
 800094c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000950:	f240 4204 	movw	r2, #1028	; 0x404
 8000954:	4619      	mov	r1, r3
 8000956:	f004 ff33 	bl	80057c0 <memcpy>
 800095a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800095e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000960:	f000 f99b 	bl	8000c9a <ParseOnKomma>
 8000964:	e01e      	b.n	80009a4 <RecieveCommandLijn+0xac>
		} else {
			ParseOnKomma(inputStruct, neededArg, 1, 0, *CmdBuf);
 8000966:	7bbc      	ldrb	r4, [r7, #14]
 8000968:	687a      	ldr	r2, [r7, #4]
 800096a:	f50d 6382 	add.w	r3, sp, #1040	; 0x410
 800096e:	4611      	mov	r1, r2
 8000970:	f44f 728e 	mov.w	r2, #284	; 0x11c
 8000974:	4618      	mov	r0, r3
 8000976:	f004 ff23 	bl	80057c0 <memcpy>
 800097a:	2300      	movs	r3, #0
 800097c:	f8cd 340c 	str.w	r3, [sp, #1036]	; 0x40c
 8000980:	2301      	movs	r3, #1
 8000982:	f8cd 3408 	str.w	r3, [sp, #1032]	; 0x408
 8000986:	f8cd 4404 	str.w	r4, [sp, #1028]	; 0x404
 800098a:	4668      	mov	r0, sp
 800098c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000990:	f240 4204 	movw	r2, #1028	; 0x404
 8000994:	4619      	mov	r1, r3
 8000996:	f004 ff13 	bl	80057c0 <memcpy>
 800099a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800099e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80009a0:	f000 f97b 	bl	8000c9a <ParseOnKomma>
	for (uint8_t i = 0; i < 7; i++) {
 80009a4:	7bfb      	ldrb	r3, [r7, #15]
 80009a6:	3301      	adds	r3, #1
 80009a8:	73fb      	strb	r3, [r7, #15]
 80009aa:	7bfb      	ldrb	r3, [r7, #15]
 80009ac:	2b06      	cmp	r3, #6
 80009ae:	d9b4      	bls.n	800091a <RecieveCommandLijn+0x22>
		}
	}
//	AddToBuffer(&CmdBuf);
}
 80009b0:	bf00      	nop
 80009b2:	4618      	mov	r0, r3
 80009b4:	3714      	adds	r7, #20
 80009b6:	46bd      	mov	sp, r7
 80009b8:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80009bc:	b004      	add	sp, #16
 80009be:	4770      	bx	lr

080009c0 <RecieveCommandClear>:
 * @brief
 *
 * @param commandArray
 * @param inputStruct
 */
Error RecieveCommandClear(CmdStruct *CmdBuf, input_vars inputStruct) {
 80009c0:	b084      	sub	sp, #16
 80009c2:	b580      	push	{r7, lr}
 80009c4:	f5ad 6da7 	sub.w	sp, sp, #1336	; 0x538
 80009c8:	f44f 67a6 	mov.w	r7, #1328	; 0x530
 80009cc:	446f      	add	r7, sp
 80009ce:	6078      	str	r0, [r7, #4]
 80009d0:	f107 0014 	add.w	r0, r7, #20
 80009d4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	ParseOnKomma(inputStruct, 1, 0, 1, *CmdBuf);
 80009d8:	687a      	ldr	r2, [r7, #4]
 80009da:	f50d 6382 	add.w	r3, sp, #1040	; 0x410
 80009de:	4611      	mov	r1, r2
 80009e0:	f44f 728e 	mov.w	r2, #284	; 0x11c
 80009e4:	4618      	mov	r0, r3
 80009e6:	f004 feeb 	bl	80057c0 <memcpy>
 80009ea:	2301      	movs	r3, #1
 80009ec:	f8cd 340c 	str.w	r3, [sp, #1036]	; 0x40c
 80009f0:	2300      	movs	r3, #0
 80009f2:	f8cd 3408 	str.w	r3, [sp, #1032]	; 0x408
 80009f6:	2301      	movs	r3, #1
 80009f8:	f8cd 3404 	str.w	r3, [sp, #1028]	; 0x404
 80009fc:	4668      	mov	r0, sp
 80009fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a02:	f240 4204 	movw	r2, #1028	; 0x404
 8000a06:	4619      	mov	r1, r3
 8000a08:	f004 feda 	bl	80057c0 <memcpy>
 8000a0c:	f107 0314 	add.w	r3, r7, #20
 8000a10:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000a12:	f000 f942 	bl	8000c9a <ParseOnKomma>
}
 8000a16:	bf00      	nop
 8000a18:	4618      	mov	r0, r3
 8000a1a:	3708      	adds	r7, #8
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000a22:	b004      	add	sp, #16
 8000a24:	4770      	bx	lr

08000a26 <RecieveCommandRechthoek>:
 * @brief
 *
 * @param commandArray
 * @param inputStruct
 */
Error RecieveCommandRechthoek(CmdStruct *CmdBuf, input_vars inputStruct) {
 8000a26:	b084      	sub	sp, #16
 8000a28:	b590      	push	{r4, r7, lr}
 8000a2a:	f2ad 5d44 	subw	sp, sp, #1348	; 0x544
 8000a2e:	f44f 67a6 	mov.w	r7, #1328	; 0x530
 8000a32:	446f      	add	r7, sp
 8000a34:	6078      	str	r0, [r7, #4]
 8000a36:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8000a3a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	uint8_t neededArg = 0;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	73bb      	strb	r3, [r7, #14]
	for (uint8_t i = 0; i < 7; i++) {
 8000a42:	2300      	movs	r3, #0
 8000a44:	73fb      	strb	r3, [r7, #15]
 8000a46:	e047      	b.n	8000ad8 <RecieveCommandRechthoek+0xb2>
		neededArg = i + 1;
 8000a48:	7bfb      	ldrb	r3, [r7, #15]
 8000a4a:	3301      	adds	r3, #1
 8000a4c:	73bb      	strb	r3, [r7, #14]
		if (i == 4) {
 8000a4e:	7bfb      	ldrb	r3, [r7, #15]
 8000a50:	2b04      	cmp	r3, #4
 8000a52:	d11f      	bne.n	8000a94 <RecieveCommandRechthoek+0x6e>
			ParseOnKomma(inputStruct, neededArg, 0, 1, *CmdBuf);
 8000a54:	7bbc      	ldrb	r4, [r7, #14]
 8000a56:	687a      	ldr	r2, [r7, #4]
 8000a58:	f50d 6382 	add.w	r3, sp, #1040	; 0x410
 8000a5c:	4611      	mov	r1, r2
 8000a5e:	f44f 728e 	mov.w	r2, #284	; 0x11c
 8000a62:	4618      	mov	r0, r3
 8000a64:	f004 feac 	bl	80057c0 <memcpy>
 8000a68:	2301      	movs	r3, #1
 8000a6a:	f8cd 340c 	str.w	r3, [sp, #1036]	; 0x40c
 8000a6e:	2300      	movs	r3, #0
 8000a70:	f8cd 3408 	str.w	r3, [sp, #1032]	; 0x408
 8000a74:	f8cd 4404 	str.w	r4, [sp, #1028]	; 0x404
 8000a78:	4668      	mov	r0, sp
 8000a7a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000a7e:	f240 4204 	movw	r2, #1028	; 0x404
 8000a82:	4619      	mov	r1, r3
 8000a84:	f004 fe9c 	bl	80057c0 <memcpy>
 8000a88:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a8c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000a8e:	f000 f904 	bl	8000c9a <ParseOnKomma>
 8000a92:	e01e      	b.n	8000ad2 <RecieveCommandRechthoek+0xac>
		} else {
			ParseOnKomma(inputStruct, neededArg, 1, 0, *CmdBuf);
 8000a94:	7bbc      	ldrb	r4, [r7, #14]
 8000a96:	687a      	ldr	r2, [r7, #4]
 8000a98:	f50d 6382 	add.w	r3, sp, #1040	; 0x410
 8000a9c:	4611      	mov	r1, r2
 8000a9e:	f44f 728e 	mov.w	r2, #284	; 0x11c
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f004 fe8c 	bl	80057c0 <memcpy>
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	f8cd 340c 	str.w	r3, [sp, #1036]	; 0x40c
 8000aae:	2301      	movs	r3, #1
 8000ab0:	f8cd 3408 	str.w	r3, [sp, #1032]	; 0x408
 8000ab4:	f8cd 4404 	str.w	r4, [sp, #1028]	; 0x404
 8000ab8:	4668      	mov	r0, sp
 8000aba:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000abe:	f240 4204 	movw	r2, #1028	; 0x404
 8000ac2:	4619      	mov	r1, r3
 8000ac4:	f004 fe7c 	bl	80057c0 <memcpy>
 8000ac8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000acc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000ace:	f000 f8e4 	bl	8000c9a <ParseOnKomma>
	for (uint8_t i = 0; i < 7; i++) {
 8000ad2:	7bfb      	ldrb	r3, [r7, #15]
 8000ad4:	3301      	adds	r3, #1
 8000ad6:	73fb      	strb	r3, [r7, #15]
 8000ad8:	7bfb      	ldrb	r3, [r7, #15]
 8000ada:	2b06      	cmp	r3, #6
 8000adc:	d9b4      	bls.n	8000a48 <RecieveCommandRechthoek+0x22>
		}
	}
}
 8000ade:	bf00      	nop
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	3714      	adds	r7, #20
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8000aea:	b004      	add	sp, #16
 8000aec:	4770      	bx	lr

08000aee <RecieveCommandTekst>:

Error RecieveCommandTekst(CmdStruct *CmdBuf, input_vars inputStruct) {}
 8000aee:	b084      	sub	sp, #16
 8000af0:	b480      	push	{r7}
 8000af2:	b083      	sub	sp, #12
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
 8000af8:	f107 0014 	add.w	r0, r7, #20
 8000afc:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8000b00:	bf00      	nop
 8000b02:	4618      	mov	r0, r3
 8000b04:	370c      	adds	r7, #12
 8000b06:	46bd      	mov	sp, r7
 8000b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0c:	b004      	add	sp, #16
 8000b0e:	4770      	bx	lr

08000b10 <RecieveCommandBitmap>:

Error RecieveCommandBitmap(CmdStruct *CmdBuf, input_vars inputStruct) {
 8000b10:	b084      	sub	sp, #16
 8000b12:	b580      	push	{r7, lr}
 8000b14:	f5ad 6d85 	sub.w	sp, sp, #1064	; 0x428
 8000b18:	f44f 6783 	mov.w	r7, #1048	; 0x418
 8000b1c:	446f      	add	r7, sp
 8000b1e:	6078      	str	r0, [r7, #4]
 8000b20:	f107 001c 	add.w	r0, r7, #28
 8000b24:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	uint8_t neededArg = 0;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	73bb      	strb	r3, [r7, #14]
	for (uint8_t i = 0; i < 3; i++) {
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	73fb      	strb	r3, [r7, #15]
 8000b30:	e01e      	b.n	8000b70 <RecieveCommandBitmap+0x60>
		neededArg = i + 1;
 8000b32:	7bfb      	ldrb	r3, [r7, #15]
 8000b34:	3301      	adds	r3, #1
 8000b36:	73bb      	strb	r3, [r7, #14]
		ParseOnKomma(inputStruct, neededArg, 1, 0, CmdBuf);
 8000b38:	7bbb      	ldrb	r3, [r7, #14]
 8000b3a:	687a      	ldr	r2, [r7, #4]
 8000b3c:	f8cd 2410 	str.w	r2, [sp, #1040]	; 0x410
 8000b40:	2200      	movs	r2, #0
 8000b42:	f8cd 240c 	str.w	r2, [sp, #1036]	; 0x40c
 8000b46:	2201      	movs	r2, #1
 8000b48:	f8cd 2408 	str.w	r2, [sp, #1032]	; 0x408
 8000b4c:	f8cd 3404 	str.w	r3, [sp, #1028]	; 0x404
 8000b50:	4668      	mov	r0, sp
 8000b52:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000b56:	f240 4204 	movw	r2, #1028	; 0x404
 8000b5a:	4619      	mov	r1, r3
 8000b5c:	f004 fe30 	bl	80057c0 <memcpy>
 8000b60:	f107 031c 	add.w	r3, r7, #28
 8000b64:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000b66:	f000 f898 	bl	8000c9a <ParseOnKomma>
	for (uint8_t i = 0; i < 3; i++) {
 8000b6a:	7bfb      	ldrb	r3, [r7, #15]
 8000b6c:	3301      	adds	r3, #1
 8000b6e:	73fb      	strb	r3, [r7, #15]
 8000b70:	7bfb      	ldrb	r3, [r7, #15]
 8000b72:	2b02      	cmp	r3, #2
 8000b74:	d9dd      	bls.n	8000b32 <RecieveCommandBitmap+0x22>
	}
}
 8000b76:	bf00      	nop
 8000b78:	4618      	mov	r0, r3
 8000b7a:	3710      	adds	r7, #16
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000b82:	b004      	add	sp, #16
 8000b84:	4770      	bx	lr

08000b86 <RecieveCommandWacht>:
 * @brief
 *
 * @param commandArray
 * @param inputStruct
 */
Error RecieveCommandWacht(CmdStruct *CmdBuf, input_vars inputStruct) {
 8000b86:	b084      	sub	sp, #16
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	f5ad 6d84 	sub.w	sp, sp, #1056	; 0x420
 8000b8e:	f44f 6783 	mov.w	r7, #1048	; 0x418
 8000b92:	446f      	add	r7, sp
 8000b94:	6078      	str	r0, [r7, #4]
 8000b96:	f107 0014 	add.w	r0, r7, #20
 8000b9a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	ParseOnKomma(inputStruct, 1, 1, 0, CmdBuf);
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	f8cd 3410 	str.w	r3, [sp, #1040]	; 0x410
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	f8cd 340c 	str.w	r3, [sp, #1036]	; 0x40c
 8000baa:	2301      	movs	r3, #1
 8000bac:	f8cd 3408 	str.w	r3, [sp, #1032]	; 0x408
 8000bb0:	2301      	movs	r3, #1
 8000bb2:	f8cd 3404 	str.w	r3, [sp, #1028]	; 0x404
 8000bb6:	4668      	mov	r0, sp
 8000bb8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bbc:	f240 4204 	movw	r2, #1028	; 0x404
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	f004 fdfd 	bl	80057c0 <memcpy>
 8000bc6:	f107 0314 	add.w	r3, r7, #20
 8000bca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000bcc:	f000 f865 	bl	8000c9a <ParseOnKomma>
}
 8000bd0:	bf00      	nop
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	3708      	adds	r7, #8
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000bdc:	b004      	add	sp, #16
 8000bde:	4770      	bx	lr

08000be0 <RecieveCommandHerhaal>:
 * @brief
 *
 * @param commandArray
 * @param inputStruct
 */
Error RecieveCommandHerhaal(CmdStruct *CmdBuf, input_vars inputStruct) {
 8000be0:	b084      	sub	sp, #16
 8000be2:	b580      	push	{r7, lr}
 8000be4:	f5ad 6d85 	sub.w	sp, sp, #1064	; 0x428
 8000be8:	f44f 6783 	mov.w	r7, #1048	; 0x418
 8000bec:	446f      	add	r7, sp
 8000bee:	6078      	str	r0, [r7, #4]
 8000bf0:	f107 001c 	add.w	r0, r7, #28
 8000bf4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	uint8_t neededArg = 0;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	73bb      	strb	r3, [r7, #14]
	for (uint8_t i = 0; i < 2; i++) {
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	73fb      	strb	r3, [r7, #15]
 8000c00:	e01e      	b.n	8000c40 <RecieveCommandHerhaal+0x60>
		neededArg = i + 1;
 8000c02:	7bfb      	ldrb	r3, [r7, #15]
 8000c04:	3301      	adds	r3, #1
 8000c06:	73bb      	strb	r3, [r7, #14]
		ParseOnKomma(inputStruct, neededArg, 1, 0, CmdBuf);
 8000c08:	7bbb      	ldrb	r3, [r7, #14]
 8000c0a:	687a      	ldr	r2, [r7, #4]
 8000c0c:	f8cd 2410 	str.w	r2, [sp, #1040]	; 0x410
 8000c10:	2200      	movs	r2, #0
 8000c12:	f8cd 240c 	str.w	r2, [sp, #1036]	; 0x40c
 8000c16:	2201      	movs	r2, #1
 8000c18:	f8cd 2408 	str.w	r2, [sp, #1032]	; 0x408
 8000c1c:	f8cd 3404 	str.w	r3, [sp, #1028]	; 0x404
 8000c20:	4668      	mov	r0, sp
 8000c22:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000c26:	f240 4204 	movw	r2, #1028	; 0x404
 8000c2a:	4619      	mov	r1, r3
 8000c2c:	f004 fdc8 	bl	80057c0 <memcpy>
 8000c30:	f107 031c 	add.w	r3, r7, #28
 8000c34:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000c36:	f000 f830 	bl	8000c9a <ParseOnKomma>
	for (uint8_t i = 0; i < 2; i++) {
 8000c3a:	7bfb      	ldrb	r3, [r7, #15]
 8000c3c:	3301      	adds	r3, #1
 8000c3e:	73fb      	strb	r3, [r7, #15]
 8000c40:	7bfb      	ldrb	r3, [r7, #15]
 8000c42:	2b01      	cmp	r3, #1
 8000c44:	d9dd      	bls.n	8000c02 <RecieveCommandHerhaal+0x22>
	}
}
 8000c46:	bf00      	nop
 8000c48:	4618      	mov	r0, r3
 8000c4a:	3710      	adds	r7, #16
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000c52:	b004      	add	sp, #16
 8000c54:	4770      	bx	lr

08000c56 <RecieveCommandFiguur>:

Error RecieveCommandFiguur(CmdStruct *CmdBuf, input_vars inputStruct) {}
 8000c56:	b084      	sub	sp, #16
 8000c58:	b480      	push	{r7}
 8000c5a:	b083      	sub	sp, #12
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
 8000c60:	f107 0014 	add.w	r0, r7, #20
 8000c64:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8000c68:	bf00      	nop
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	370c      	adds	r7, #12
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <RecieveCommandCirkel>:

Error RecieveCommandCirkel(CmdStruct *CmdBuf, input_vars inputStruct) {}
 8000c78:	b084      	sub	sp, #16
 8000c7a:	b480      	push	{r7}
 8000c7c:	b083      	sub	sp, #12
 8000c7e:	af00      	add	r7, sp, #0
 8000c80:	6078      	str	r0, [r7, #4]
 8000c82:	f107 0014 	add.w	r0, r7, #20
 8000c86:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8000c8a:	bf00      	nop
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	370c      	adds	r7, #12
 8000c90:	46bd      	mov	sp, r7
 8000c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c96:	b004      	add	sp, #16
 8000c98:	4770      	bx	lr

08000c9a <ParseOnKomma>:
 * @param convertColor
 * @param commandArray
 */
Error ParseOnKomma(input_vars inputStruct, uint8_t neededArgument,
				   uint8_t convertToNumber, int convertColor,
				   CmdStruct *CmdBuf) {
 8000c9a:	b084      	sub	sp, #16
 8000c9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ca0:	f5ad 6d84 	sub.w	sp, sp, #1056	; 0x420
 8000ca4:	f44f 6782 	mov.w	r7, #1040	; 0x410
 8000ca8:	446f      	add	r7, sp
 8000caa:	f107 0630 	add.w	r6, r7, #48	; 0x30
 8000cae:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 8000cb2:	466b      	mov	r3, sp
 8000cb4:	469a      	mov	sl, r3
	uint8_t commaCounter = 0;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	73bb      	strb	r3, [r7, #14]
	uint8_t placeInBuf = 0;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	73fb      	strb	r3, [r7, #15]
	char incommingMessage[inputStruct.msglen];
 8000cbe:	f8d7 6434 	ldr.w	r6, [r7, #1076]	; 0x434
 8000cc2:	1e73      	subs	r3, r6, #1
 8000cc4:	607b      	str	r3, [r7, #4]
 8000cc6:	4632      	mov	r2, r6
 8000cc8:	2300      	movs	r3, #0
 8000cca:	4690      	mov	r8, r2
 8000ccc:	4699      	mov	r9, r3
 8000cce:	f04f 0200 	mov.w	r2, #0
 8000cd2:	f04f 0300 	mov.w	r3, #0
 8000cd6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000cda:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000cde:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000ce2:	4632      	mov	r2, r6
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	4614      	mov	r4, r2
 8000ce8:	461d      	mov	r5, r3
 8000cea:	f04f 0200 	mov.w	r2, #0
 8000cee:	f04f 0300 	mov.w	r3, #0
 8000cf2:	00eb      	lsls	r3, r5, #3
 8000cf4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000cf8:	00e2      	lsls	r2, r4, #3
 8000cfa:	4633      	mov	r3, r6
 8000cfc:	3307      	adds	r3, #7
 8000cfe:	08db      	lsrs	r3, r3, #3
 8000d00:	00db      	lsls	r3, r3, #3
 8000d02:	ebad 0d03 	sub.w	sp, sp, r3
 8000d06:	f50d 6382 	add.w	r3, sp, #1040	; 0x410
 8000d0a:	3300      	adds	r3, #0
 8000d0c:	603b      	str	r3, [r7, #0]
	for (int j = 0; j <= inputStruct.msglen; j++) {
 8000d0e:	2300      	movs	r3, #0
 8000d10:	60bb      	str	r3, [r7, #8]
 8000d12:	e09b      	b.n	8000e4c <ParseOnKomma+0x1b2>
		if (inputStruct.line_rx_buffer[j] == ',') {
 8000d14:	f107 0231 	add.w	r2, r7, #49	; 0x31
 8000d18:	68bb      	ldr	r3, [r7, #8]
 8000d1a:	4413      	add	r3, r2
 8000d1c:	781b      	ldrb	r3, [r3, #0]
 8000d1e:	2b2c      	cmp	r3, #44	; 0x2c
 8000d20:	d145      	bne.n	8000dae <ParseOnKomma+0x114>
			incommingMessage[j] = 0;
 8000d22:	683a      	ldr	r2, [r7, #0]
 8000d24:	68bb      	ldr	r3, [r7, #8]
 8000d26:	4413      	add	r3, r2
 8000d28:	2200      	movs	r2, #0
 8000d2a:	701a      	strb	r2, [r3, #0]
			placeInBuf = 0;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	73fb      	strb	r3, [r7, #15]
#ifdef FRONT_LAYER_DEBUG
			OutputDebug(debugMessageParse, sizeof(debugMessageParse), &huart2);
#endif
			if (commaCounter == neededArgument) {
 8000d30:	7bba      	ldrb	r2, [r7, #14]
 8000d32:	f897 3444 	ldrb.w	r3, [r7, #1092]	; 0x444
 8000d36:	429a      	cmp	r2, r3
 8000d38:	d130      	bne.n	8000d9c <ParseOnKomma+0x102>
				if (!commaCounter)
 8000d3a:	7bbb      	ldrb	r3, [r7, #14]
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d10f      	bne.n	8000d60 <ParseOnKomma+0xc6>
					CheckWhatCommand(incommingMessage, CmdBuf, inputStruct);
 8000d40:	4668      	mov	r0, sp
 8000d42:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000d46:	f240 420c 	movw	r2, #1036	; 0x40c
 8000d4a:	4619      	mov	r1, r3
 8000d4c:	f004 fd38 	bl	80057c0 <memcpy>
 8000d50:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000d54:	cb0c      	ldmia	r3, {r2, r3}
 8000d56:	f8d7 1450 	ldr.w	r1, [r7, #1104]	; 0x450
 8000d5a:	6838      	ldr	r0, [r7, #0]
 8000d5c:	f000 f88a 	bl	8000e74 <CheckWhatCommand>
				if (convertColor)
 8000d60:	f8d7 344c 	ldr.w	r3, [r7, #1100]	; 0x44c
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d007      	beq.n	8000d78 <ParseOnKomma+0xde>
					CheckWhatColor(incommingMessage, CmdBuf, neededArgument);
 8000d68:	f897 3444 	ldrb.w	r3, [r7, #1092]	; 0x444
 8000d6c:	461a      	mov	r2, r3
 8000d6e:	f8d7 1450 	ldr.w	r1, [r7, #1104]	; 0x450
 8000d72:	6838      	ldr	r0, [r7, #0]
 8000d74:	f000 f8ba 	bl	8000eec <CheckWhatColor>
				if (convertToNumber)
 8000d78:	f897 3448 	ldrb.w	r3, [r7, #1096]	; 0x448
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d06c      	beq.n	8000e5a <ParseOnKomma+0x1c0>
					CmdBuf->argBuf[neededArgument] = atoi(incommingMessage);
 8000d80:	6838      	ldr	r0, [r7, #0]
 8000d82:	f004 fcef 	bl	8005764 <atoi>
 8000d86:	4602      	mov	r2, r0
 8000d88:	f897 3444 	ldrb.w	r3, [r7, #1092]	; 0x444
 8000d8c:	b291      	uxth	r1, r2
 8000d8e:	f8d7 2450 	ldr.w	r2, [r7, #1104]	; 0x450
 8000d92:	005b      	lsls	r3, r3, #1
 8000d94:	4413      	add	r3, r2
 8000d96:	460a      	mov	r2, r1
 8000d98:	809a      	strh	r2, [r3, #4]
				break;
 8000d9a:	e05e      	b.n	8000e5a <ParseOnKomma+0x1c0>
			}
			commaCounter++;
 8000d9c:	7bbb      	ldrb	r3, [r7, #14]
 8000d9e:	3301      	adds	r3, #1
 8000da0:	73bb      	strb	r3, [r7, #14]
			// set the array to 0 again to fill with the argument
			memset(incommingMessage, 0, sizeof(incommingMessage));
 8000da2:	4633      	mov	r3, r6
 8000da4:	461a      	mov	r2, r3
 8000da6:	2100      	movs	r1, #0
 8000da8:	6838      	ldr	r0, [r7, #0]
 8000daa:	f004 fd17 	bl	80057dc <memset>
		}
		if (j == inputStruct.msglen) {
 8000dae:	f8d7 3434 	ldr.w	r3, [r7, #1076]	; 0x434
 8000db2:	68ba      	ldr	r2, [r7, #8]
 8000db4:	429a      	cmp	r2, r3
 8000db6:	d12d      	bne.n	8000e14 <ParseOnKomma+0x17a>
			incommingMessage[placeInBuf] = inputStruct.line_rx_buffer[j];
 8000db8:	7bfb      	ldrb	r3, [r7, #15]
 8000dba:	f107 0131 	add.w	r1, r7, #49	; 0x31
 8000dbe:	68ba      	ldr	r2, [r7, #8]
 8000dc0:	440a      	add	r2, r1
 8000dc2:	7811      	ldrb	r1, [r2, #0]
 8000dc4:	683a      	ldr	r2, [r7, #0]
 8000dc6:	54d1      	strb	r1, [r2, r3]
			placeInBuf++;
 8000dc8:	7bfb      	ldrb	r3, [r7, #15]
 8000dca:	3301      	adds	r3, #1
 8000dcc:	73fb      	strb	r3, [r7, #15]
			if (commaCounter == neededArgument) {
 8000dce:	7bba      	ldrb	r2, [r7, #14]
 8000dd0:	f897 3444 	ldrb.w	r3, [r7, #1092]	; 0x444
 8000dd4:	429a      	cmp	r2, r3
 8000dd6:	d142      	bne.n	8000e5e <ParseOnKomma+0x1c4>
				if (convertColor)
 8000dd8:	f8d7 344c 	ldr.w	r3, [r7, #1100]	; 0x44c
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d007      	beq.n	8000df0 <ParseOnKomma+0x156>
					CheckWhatColor(incommingMessage, CmdBuf, neededArgument);
 8000de0:	f897 3444 	ldrb.w	r3, [r7, #1092]	; 0x444
 8000de4:	461a      	mov	r2, r3
 8000de6:	f8d7 1450 	ldr.w	r1, [r7, #1104]	; 0x450
 8000dea:	6838      	ldr	r0, [r7, #0]
 8000dec:	f000 f87e 	bl	8000eec <CheckWhatColor>
				if (convertToNumber)
 8000df0:	f897 3448 	ldrb.w	r3, [r7, #1096]	; 0x448
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d032      	beq.n	8000e5e <ParseOnKomma+0x1c4>
					CmdBuf->argBuf[neededArgument] = atoi(incommingMessage);
 8000df8:	6838      	ldr	r0, [r7, #0]
 8000dfa:	f004 fcb3 	bl	8005764 <atoi>
 8000dfe:	4602      	mov	r2, r0
 8000e00:	f897 3444 	ldrb.w	r3, [r7, #1092]	; 0x444
 8000e04:	b291      	uxth	r1, r2
 8000e06:	f8d7 2450 	ldr.w	r2, [r7, #1104]	; 0x450
 8000e0a:	005b      	lsls	r3, r3, #1
 8000e0c:	4413      	add	r3, r2
 8000e0e:	460a      	mov	r2, r1
 8000e10:	809a      	strh	r2, [r3, #4]
			}
			break;
 8000e12:	e024      	b.n	8000e5e <ParseOnKomma+0x1c4>
		}
		if (inputStruct.line_rx_buffer[j] != 0 &&
 8000e14:	f107 0231 	add.w	r2, r7, #49	; 0x31
 8000e18:	68bb      	ldr	r3, [r7, #8]
 8000e1a:	4413      	add	r3, r2
 8000e1c:	781b      	ldrb	r3, [r3, #0]
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d011      	beq.n	8000e46 <ParseOnKomma+0x1ac>
			inputStruct.line_rx_buffer[j] != ',') {
 8000e22:	f107 0231 	add.w	r2, r7, #49	; 0x31
 8000e26:	68bb      	ldr	r3, [r7, #8]
 8000e28:	4413      	add	r3, r2
 8000e2a:	781b      	ldrb	r3, [r3, #0]
		if (inputStruct.line_rx_buffer[j] != 0 &&
 8000e2c:	2b2c      	cmp	r3, #44	; 0x2c
 8000e2e:	d00a      	beq.n	8000e46 <ParseOnKomma+0x1ac>
			incommingMessage[placeInBuf] = inputStruct.line_rx_buffer[j];
 8000e30:	7bfb      	ldrb	r3, [r7, #15]
 8000e32:	f107 0131 	add.w	r1, r7, #49	; 0x31
 8000e36:	68ba      	ldr	r2, [r7, #8]
 8000e38:	440a      	add	r2, r1
 8000e3a:	7811      	ldrb	r1, [r2, #0]
 8000e3c:	683a      	ldr	r2, [r7, #0]
 8000e3e:	54d1      	strb	r1, [r2, r3]
			placeInBuf++;
 8000e40:	7bfb      	ldrb	r3, [r7, #15]
 8000e42:	3301      	adds	r3, #1
 8000e44:	73fb      	strb	r3, [r7, #15]
	for (int j = 0; j <= inputStruct.msglen; j++) {
 8000e46:	68bb      	ldr	r3, [r7, #8]
 8000e48:	3301      	adds	r3, #1
 8000e4a:	60bb      	str	r3, [r7, #8]
 8000e4c:	f8d7 3434 	ldr.w	r3, [r7, #1076]	; 0x434
 8000e50:	68ba      	ldr	r2, [r7, #8]
 8000e52:	429a      	cmp	r2, r3
 8000e54:	f77f af5e 	ble.w	8000d14 <ParseOnKomma+0x7a>
 8000e58:	e002      	b.n	8000e60 <ParseOnKomma+0x1c6>
				break;
 8000e5a:	bf00      	nop
 8000e5c:	e000      	b.n	8000e60 <ParseOnKomma+0x1c6>
			break;
 8000e5e:	bf00      	nop
 8000e60:	46d5      	mov	sp, sl
		}
	}
}
 8000e62:	bf00      	nop
 8000e64:	4618      	mov	r0, r3
 8000e66:	3710      	adds	r7, #16
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e6e:	b004      	add	sp, #16
 8000e70:	4770      	bx	lr
	...

08000e74 <CheckWhatCommand>:
 * @param incommingCommand
 * @param commandArray
 * @param inputStruct
 */
Error CheckWhatCommand(char incommingCommand[], CmdStruct *CmdBuf,
					   input_vars inputStruct) {
 8000e74:	b082      	sub	sp, #8
 8000e76:	b580      	push	{r7, lr}
 8000e78:	f5ad 6d83 	sub.w	sp, sp, #1048	; 0x418
 8000e7c:	f44f 6781 	mov.w	r7, #1032	; 0x408
 8000e80:	446f      	add	r7, sp
 8000e82:	6078      	str	r0, [r7, #4]
 8000e84:	6039      	str	r1, [r7, #0]
 8000e86:	f107 0118 	add.w	r1, r7, #24
 8000e8a:	e881 000c 	stmia.w	r1, {r2, r3}
	for (uint8_t i = 0; i < AMOUNT_OF_COMMANDS; i++) {
 8000e8e:	2300      	movs	r3, #0
 8000e90:	73fb      	strb	r3, [r7, #15]
 8000e92:	e01e      	b.n	8000ed2 <CheckWhatCommand+0x5e>
		if (strcmp(incommingCommand, possibleCommands[i]) == 0) {
 8000e94:	7bfb      	ldrb	r3, [r7, #15]
 8000e96:	4a14      	ldr	r2, [pc, #80]	; (8000ee8 <CheckWhatCommand+0x74>)
 8000e98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e9c:	4619      	mov	r1, r3
 8000e9e:	6878      	ldr	r0, [r7, #4]
 8000ea0:	f7ff f992 	bl	80001c8 <strcmp>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d110      	bne.n	8000ecc <CheckWhatCommand+0x58>
			CmdBuf->commandNummer = i;
 8000eaa:	7bfa      	ldrb	r2, [r7, #15]
 8000eac:	683b      	ldr	r3, [r7, #0]
 8000eae:	601a      	str	r2, [r3, #0]
#ifdef FRONT_LAYER_DEBUG
			OutputDebug(debugMessageCommand, sizeof(debugMessageCommand),
						&huart2);
#endif
			DoOnCommand(CmdBuf, inputStruct);
 8000eb0:	4668      	mov	r0, sp
 8000eb2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000eb6:	f44f 6281 	mov.w	r2, #1032	; 0x408
 8000eba:	4619      	mov	r1, r3
 8000ebc:	f004 fc80 	bl	80057c0 <memcpy>
 8000ec0:	f107 0318 	add.w	r3, r7, #24
 8000ec4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000ec6:	6838      	ldr	r0, [r7, #0]
 8000ec8:	f000 f840 	bl	8000f4c <DoOnCommand>
	for (uint8_t i = 0; i < AMOUNT_OF_COMMANDS; i++) {
 8000ecc:	7bfb      	ldrb	r3, [r7, #15]
 8000ece:	3301      	adds	r3, #1
 8000ed0:	73fb      	strb	r3, [r7, #15]
 8000ed2:	7bfb      	ldrb	r3, [r7, #15]
 8000ed4:	2b08      	cmp	r3, #8
 8000ed6:	d9dd      	bls.n	8000e94 <CheckWhatCommand+0x20>
		}
	}
}
 8000ed8:	bf00      	nop
 8000eda:	4618      	mov	r0, r3
 8000edc:	3710      	adds	r7, #16
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000ee4:	b002      	add	sp, #8
 8000ee6:	4770      	bx	lr
 8000ee8:	20000000 	.word	0x20000000

08000eec <CheckWhatColor>:
 * @param incommingColor
 * @param commandArray
 * @param argPlace
 */
Error CheckWhatColor(char incommingColor[], CmdStruct *CmdBuf,
					 uint8_t argPlace) {
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b086      	sub	sp, #24
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	60f8      	str	r0, [r7, #12]
 8000ef4:	60b9      	str	r1, [r7, #8]
 8000ef6:	4613      	mov	r3, r2
 8000ef8:	71fb      	strb	r3, [r7, #7]
	for (uint8_t i = 0; i < AMOUNT_OF_COLORS; i++) {
 8000efa:	2300      	movs	r3, #0
 8000efc:	75fb      	strb	r3, [r7, #23]
 8000efe:	e018      	b.n	8000f32 <CheckWhatColor+0x46>
		if (strcmp(incommingColor, possibleColors[i]) == 0) {
 8000f00:	7dfb      	ldrb	r3, [r7, #23]
 8000f02:	4a10      	ldr	r2, [pc, #64]	; (8000f44 <CheckWhatColor+0x58>)
 8000f04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f08:	4619      	mov	r1, r3
 8000f0a:	68f8      	ldr	r0, [r7, #12]
 8000f0c:	f7ff f95c 	bl	80001c8 <strcmp>
 8000f10:	4603      	mov	r3, r0
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d10a      	bne.n	8000f2c <CheckWhatColor+0x40>
			CmdBuf->argBuf[argPlace] = colorCodes[i];
 8000f16:	7dfb      	ldrb	r3, [r7, #23]
 8000f18:	4a0b      	ldr	r2, [pc, #44]	; (8000f48 <CheckWhatColor+0x5c>)
 8000f1a:	5cd2      	ldrb	r2, [r2, r3]
 8000f1c:	79fb      	ldrb	r3, [r7, #7]
 8000f1e:	b291      	uxth	r1, r2
 8000f20:	68ba      	ldr	r2, [r7, #8]
 8000f22:	005b      	lsls	r3, r3, #1
 8000f24:	4413      	add	r3, r2
 8000f26:	460a      	mov	r2, r1
 8000f28:	809a      	strh	r2, [r3, #4]
#ifdef FRONT_LAYER_DEBUG
			OutputDebug(debugMessageColor, sizeof(debugMessageColor), &huart2);
#endif
			break;
 8000f2a:	e005      	b.n	8000f38 <CheckWhatColor+0x4c>
	for (uint8_t i = 0; i < AMOUNT_OF_COLORS; i++) {
 8000f2c:	7dfb      	ldrb	r3, [r7, #23]
 8000f2e:	3301      	adds	r3, #1
 8000f30:	75fb      	strb	r3, [r7, #23]
 8000f32:	7dfb      	ldrb	r3, [r7, #23]
 8000f34:	2b0f      	cmp	r3, #15
 8000f36:	d9e3      	bls.n	8000f00 <CheckWhatColor+0x14>
		}
	}
}
 8000f38:	bf00      	nop
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	3718      	adds	r7, #24
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	20000024 	.word	0x20000024
 8000f48:	20000064 	.word	0x20000064

08000f4c <DoOnCommand>:
 * of the args
 *
 * @param commandArray
 * @param inputStruct
 */
Error DoOnCommand(CmdStruct *CmdBuf, input_vars inputStruct) {
 8000f4c:	b084      	sub	sp, #16
 8000f4e:	b590      	push	{r4, r7, lr}
 8000f50:	f2ad 4d14 	subw	sp, sp, #1044	; 0x414
 8000f54:	f44f 6781 	mov.w	r7, #1032	; 0x408
 8000f58:	446f      	add	r7, sp
 8000f5a:	6078      	str	r0, [r7, #4]
 8000f5c:	f107 001c 	add.w	r0, r7, #28
 8000f60:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	switch (CmdBuf->commandNummer) {
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	2b08      	cmp	r3, #8
 8000f6a:	f200 80a5 	bhi.w	80010b8 <DoOnCommand+0x16c>
 8000f6e:	a201      	add	r2, pc, #4	; (adr r2, 8000f74 <DoOnCommand+0x28>)
 8000f70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f74:	08000f99 	.word	0x08000f99
 8000f78:	08000fb9 	.word	0x08000fb9
 8000f7c:	08000fd9 	.word	0x08000fd9
 8000f80:	08000ff9 	.word	0x08000ff9
 8000f84:	08001019 	.word	0x08001019
 8000f88:	08001039 	.word	0x08001039
 8000f8c:	08001059 	.word	0x08001059
 8000f90:	08001079 	.word	0x08001079
 8000f94:	08001099 	.word	0x08001099
		case 0:
			// lijn
			RecieveCommandLijn(&CmdBuf, inputStruct);
 8000f98:	1d3c      	adds	r4, r7, #4
 8000f9a:	4668      	mov	r0, sp
 8000f9c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000fa0:	f44f 6281 	mov.w	r2, #1032	; 0x408
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	f004 fc0b 	bl	80057c0 <memcpy>
 8000faa:	f107 031c 	add.w	r3, r7, #28
 8000fae:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000fb0:	4620      	mov	r0, r4
 8000fb2:	f7ff fca1 	bl	80008f8 <RecieveCommandLijn>
			break;
 8000fb6:	e07f      	b.n	80010b8 <DoOnCommand+0x16c>
		case 1:
			// clearscherm
			RecieveCommandClear(&CmdBuf, inputStruct);
 8000fb8:	1d3c      	adds	r4, r7, #4
 8000fba:	4668      	mov	r0, sp
 8000fbc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000fc0:	f44f 6281 	mov.w	r2, #1032	; 0x408
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	f004 fbfb 	bl	80057c0 <memcpy>
 8000fca:	f107 031c 	add.w	r3, r7, #28
 8000fce:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000fd0:	4620      	mov	r0, r4
 8000fd2:	f7ff fcf5 	bl	80009c0 <RecieveCommandClear>
			break;
 8000fd6:	e06f      	b.n	80010b8 <DoOnCommand+0x16c>
		case 2:
			// rechthoek
			RecieveCommandRechthoek(&CmdBuf, inputStruct);
 8000fd8:	1d3c      	adds	r4, r7, #4
 8000fda:	4668      	mov	r0, sp
 8000fdc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000fe0:	f44f 6281 	mov.w	r2, #1032	; 0x408
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	f004 fbeb 	bl	80057c0 <memcpy>
 8000fea:	f107 031c 	add.w	r3, r7, #28
 8000fee:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000ff0:	4620      	mov	r0, r4
 8000ff2:	f7ff fd18 	bl	8000a26 <RecieveCommandRechthoek>
			break;
 8000ff6:	e05f      	b.n	80010b8 <DoOnCommand+0x16c>
		case 3:
			// wacht
			RecieveCommandWacht(&CmdBuf, inputStruct);
 8000ff8:	1d3c      	adds	r4, r7, #4
 8000ffa:	4668      	mov	r0, sp
 8000ffc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001000:	f44f 6281 	mov.w	r2, #1032	; 0x408
 8001004:	4619      	mov	r1, r3
 8001006:	f004 fbdb 	bl	80057c0 <memcpy>
 800100a:	f107 031c 	add.w	r3, r7, #28
 800100e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001010:	4620      	mov	r0, r4
 8001012:	f7ff fdb8 	bl	8000b86 <RecieveCommandWacht>
			break;
 8001016:	e04f      	b.n	80010b8 <DoOnCommand+0x16c>
		case 4:
			// tekst
			RecieveCommandTekst(&CmdBuf, inputStruct);
 8001018:	1d3c      	adds	r4, r7, #4
 800101a:	4668      	mov	r0, sp
 800101c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001020:	f44f 6281 	mov.w	r2, #1032	; 0x408
 8001024:	4619      	mov	r1, r3
 8001026:	f004 fbcb 	bl	80057c0 <memcpy>
 800102a:	f107 031c 	add.w	r3, r7, #28
 800102e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001030:	4620      	mov	r0, r4
 8001032:	f7ff fd5c 	bl	8000aee <RecieveCommandTekst>
			break;
 8001036:	e03f      	b.n	80010b8 <DoOnCommand+0x16c>
		case 5:
			// bitmap
			RecieveCommandBitmap(&CmdBuf, inputStruct);
 8001038:	1d3c      	adds	r4, r7, #4
 800103a:	4668      	mov	r0, sp
 800103c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001040:	f44f 6281 	mov.w	r2, #1032	; 0x408
 8001044:	4619      	mov	r1, r3
 8001046:	f004 fbbb 	bl	80057c0 <memcpy>
 800104a:	f107 031c 	add.w	r3, r7, #28
 800104e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001050:	4620      	mov	r0, r4
 8001052:	f7ff fd5d 	bl	8000b10 <RecieveCommandBitmap>
			break;
 8001056:	e02f      	b.n	80010b8 <DoOnCommand+0x16c>
		case 6:
			// cirkel
			RecieveCommandCirkel(&CmdBuf, inputStruct);
 8001058:	1d3c      	adds	r4, r7, #4
 800105a:	4668      	mov	r0, sp
 800105c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001060:	f44f 6281 	mov.w	r2, #1032	; 0x408
 8001064:	4619      	mov	r1, r3
 8001066:	f004 fbab 	bl	80057c0 <memcpy>
 800106a:	f107 031c 	add.w	r3, r7, #28
 800106e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001070:	4620      	mov	r0, r4
 8001072:	f7ff fe01 	bl	8000c78 <RecieveCommandCirkel>
			break;
 8001076:	e01f      	b.n	80010b8 <DoOnCommand+0x16c>
		case 7:
			// figuur
			RecieveCommandFiguur(&CmdBuf, inputStruct);
 8001078:	1d3c      	adds	r4, r7, #4
 800107a:	4668      	mov	r0, sp
 800107c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001080:	f44f 6281 	mov.w	r2, #1032	; 0x408
 8001084:	4619      	mov	r1, r3
 8001086:	f004 fb9b 	bl	80057c0 <memcpy>
 800108a:	f107 031c 	add.w	r3, r7, #28
 800108e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001090:	4620      	mov	r0, r4
 8001092:	f7ff fde0 	bl	8000c56 <RecieveCommandFiguur>
			break;
 8001096:	e00f      	b.n	80010b8 <DoOnCommand+0x16c>
		case 8:
			// herhaal
			RecieveCommandHerhaal(&CmdBuf, inputStruct);
 8001098:	1d3c      	adds	r4, r7, #4
 800109a:	4668      	mov	r0, sp
 800109c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80010a0:	f44f 6281 	mov.w	r2, #1032	; 0x408
 80010a4:	4619      	mov	r1, r3
 80010a6:	f004 fb8b 	bl	80057c0 <memcpy>
 80010aa:	f107 031c 	add.w	r3, r7, #28
 80010ae:	cb0e      	ldmia	r3, {r1, r2, r3}
 80010b0:	4620      	mov	r0, r4
 80010b2:	f7ff fd95 	bl	8000be0 <RecieveCommandHerhaal>
			break;
 80010b6:	bf00      	nop
	}
}
 80010b8:	bf00      	nop
 80010ba:	4618      	mov	r0, r3
 80010bc:	370c      	adds	r7, #12
 80010be:	46bd      	mov	sp, r7
 80010c0:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80010c4:	b004      	add	sp, #16
 80010c6:	4770      	bx	lr

080010c8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b082      	sub	sp, #8
 80010cc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80010ce:	2300      	movs	r3, #0
 80010d0:	607b      	str	r3, [r7, #4]
 80010d2:	4b0c      	ldr	r3, [pc, #48]	; (8001104 <MX_DMA_Init+0x3c>)
 80010d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010d6:	4a0b      	ldr	r2, [pc, #44]	; (8001104 <MX_DMA_Init+0x3c>)
 80010d8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80010dc:	6313      	str	r3, [r2, #48]	; 0x30
 80010de:	4b09      	ldr	r3, [pc, #36]	; (8001104 <MX_DMA_Init+0x3c>)
 80010e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80010e6:	607b      	str	r3, [r7, #4]
 80010e8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 0, 0);
 80010ea:	2200      	movs	r2, #0
 80010ec:	2100      	movs	r1, #0
 80010ee:	2044      	movs	r0, #68	; 0x44
 80010f0:	f001 f9db 	bl	80024aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 80010f4:	2044      	movs	r0, #68	; 0x44
 80010f6:	f001 f9f4 	bl	80024e2 <HAL_NVIC_EnableIRQ>

}
 80010fa:	bf00      	nop
 80010fc:	3708      	adds	r7, #8
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	40023800 	.word	0x40023800

08001108 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b08a      	sub	sp, #40	; 0x28
 800110c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800110e:	f107 0314 	add.w	r3, r7, #20
 8001112:	2200      	movs	r2, #0
 8001114:	601a      	str	r2, [r3, #0]
 8001116:	605a      	str	r2, [r3, #4]
 8001118:	609a      	str	r2, [r3, #8]
 800111a:	60da      	str	r2, [r3, #12]
 800111c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800111e:	2300      	movs	r3, #0
 8001120:	613b      	str	r3, [r7, #16]
 8001122:	4b32      	ldr	r3, [pc, #200]	; (80011ec <MX_GPIO_Init+0xe4>)
 8001124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001126:	4a31      	ldr	r2, [pc, #196]	; (80011ec <MX_GPIO_Init+0xe4>)
 8001128:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800112c:	6313      	str	r3, [r2, #48]	; 0x30
 800112e:	4b2f      	ldr	r3, [pc, #188]	; (80011ec <MX_GPIO_Init+0xe4>)
 8001130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001132:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001136:	613b      	str	r3, [r7, #16]
 8001138:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800113a:	2300      	movs	r3, #0
 800113c:	60fb      	str	r3, [r7, #12]
 800113e:	4b2b      	ldr	r3, [pc, #172]	; (80011ec <MX_GPIO_Init+0xe4>)
 8001140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001142:	4a2a      	ldr	r2, [pc, #168]	; (80011ec <MX_GPIO_Init+0xe4>)
 8001144:	f043 0301 	orr.w	r3, r3, #1
 8001148:	6313      	str	r3, [r2, #48]	; 0x30
 800114a:	4b28      	ldr	r3, [pc, #160]	; (80011ec <MX_GPIO_Init+0xe4>)
 800114c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800114e:	f003 0301 	and.w	r3, r3, #1
 8001152:	60fb      	str	r3, [r7, #12]
 8001154:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001156:	2300      	movs	r3, #0
 8001158:	60bb      	str	r3, [r7, #8]
 800115a:	4b24      	ldr	r3, [pc, #144]	; (80011ec <MX_GPIO_Init+0xe4>)
 800115c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800115e:	4a23      	ldr	r2, [pc, #140]	; (80011ec <MX_GPIO_Init+0xe4>)
 8001160:	f043 0310 	orr.w	r3, r3, #16
 8001164:	6313      	str	r3, [r2, #48]	; 0x30
 8001166:	4b21      	ldr	r3, [pc, #132]	; (80011ec <MX_GPIO_Init+0xe4>)
 8001168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116a:	f003 0310 	and.w	r3, r3, #16
 800116e:	60bb      	str	r3, [r7, #8]
 8001170:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001172:	2300      	movs	r3, #0
 8001174:	607b      	str	r3, [r7, #4]
 8001176:	4b1d      	ldr	r3, [pc, #116]	; (80011ec <MX_GPIO_Init+0xe4>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800117a:	4a1c      	ldr	r2, [pc, #112]	; (80011ec <MX_GPIO_Init+0xe4>)
 800117c:	f043 0302 	orr.w	r3, r3, #2
 8001180:	6313      	str	r3, [r2, #48]	; 0x30
 8001182:	4b1a      	ldr	r3, [pc, #104]	; (80011ec <MX_GPIO_Init+0xe4>)
 8001184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001186:	f003 0302 	and.w	r3, r3, #2
 800118a:	607b      	str	r3, [r7, #4]
 800118c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, VGA_BLUE0_Pin|VGA_BLUE1_Pin|VGA_GREEN0_Pin|VGA_GREEN1_Pin
 800118e:	2200      	movs	r2, #0
 8001190:	f44f 417f 	mov.w	r1, #65280	; 0xff00
 8001194:	4816      	ldr	r0, [pc, #88]	; (80011f0 <MX_GPIO_Init+0xe8>)
 8001196:	f001 feed 	bl	8002f74 <HAL_GPIO_WritePin>
                          |VGA_GREEN2_Pin|VGA_RED0_Pin|VGA_RED1_Pin|VGA_RED2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VGA_VSYNC_GPIO_Port, VGA_VSYNC_Pin, GPIO_PIN_RESET);
 800119a:	2200      	movs	r2, #0
 800119c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011a0:	4814      	ldr	r0, [pc, #80]	; (80011f4 <MX_GPIO_Init+0xec>)
 80011a2:	f001 fee7 	bl	8002f74 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = VGA_BLUE0_Pin|VGA_BLUE1_Pin|VGA_GREEN0_Pin|VGA_GREEN1_Pin
 80011a6:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 80011aa:	617b      	str	r3, [r7, #20]
                          |VGA_GREEN2_Pin|VGA_RED0_Pin|VGA_RED1_Pin|VGA_RED2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ac:	2301      	movs	r3, #1
 80011ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b0:	2300      	movs	r3, #0
 80011b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011b4:	2303      	movs	r3, #3
 80011b6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80011b8:	f107 0314 	add.w	r3, r7, #20
 80011bc:	4619      	mov	r1, r3
 80011be:	480c      	ldr	r0, [pc, #48]	; (80011f0 <MX_GPIO_Init+0xe8>)
 80011c0:	f001 fd3c 	bl	8002c3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VGA_VSYNC_Pin;
 80011c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ca:	2301      	movs	r3, #1
 80011cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ce:	2300      	movs	r3, #0
 80011d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011d2:	2303      	movs	r3, #3
 80011d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VGA_VSYNC_GPIO_Port, &GPIO_InitStruct);
 80011d6:	f107 0314 	add.w	r3, r7, #20
 80011da:	4619      	mov	r1, r3
 80011dc:	4805      	ldr	r0, [pc, #20]	; (80011f4 <MX_GPIO_Init+0xec>)
 80011de:	f001 fd2d 	bl	8002c3c <HAL_GPIO_Init>

}
 80011e2:	bf00      	nop
 80011e4:	3728      	adds	r7, #40	; 0x28
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	40023800 	.word	0x40023800
 80011f0:	40021000 	.word	0x40021000
 80011f4:	40020400 	.word	0x40020400

080011f8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80011f8:	b5b0      	push	{r4, r5, r7, lr}
 80011fa:	f5ad 6da7 	sub.w	sp, sp, #1336	; 0x538
 80011fe:	f44f 6783 	mov.w	r7, #1048	; 0x418
 8001202:	446f      	add	r7, sp

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick.
   */
  HAL_Init();
 8001204:	f001 f804 	bl	8002210 <HAL_Init>
  CmdStruct arg_struct;

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001208:	f000 f8e8 	bl	80013dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800120c:	f7ff ff7c 	bl	8001108 <MX_GPIO_Init>
  MX_DMA_Init();
 8001210:	f7ff ff5a 	bl	80010c8 <MX_DMA_Init>
  MX_TIM1_Init();
 8001214:	f000 fa8a 	bl	800172c <MX_TIM1_Init>
  MX_TIM2_Init();
 8001218:	f000 fad8 	bl	80017cc <MX_TIM2_Init>
  MX_USART2_UART_Init();
 800121c:	f000 fbee 	bl	80019fc <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  UB_VGA_Screen_Init();  // Init VGA-Screen
 8001220:	f000 ff58 	bl	80020d4 <UB_VGA_Screen_Init>

  UB_VGA_FillScreen(VGA_COL_BLACK);
 8001224:	2000      	movs	r0, #0
 8001226:	f000 ffa7 	bl	8002178 <UB_VGA_FillScreen>
  UB_VGA_FillScreen(VGA_COL_WHITE);
 800122a:	20ff      	movs	r0, #255	; 0xff
 800122c:	f000 ffa4 	bl	8002178 <UB_VGA_FillScreen>
  int i;

  for (i = 0; i < LINE_BUFLEN; i++) input.line_rx_buffer[i] = 0;
 8001230:	2300      	movs	r3, #0
 8001232:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8001236:	e00b      	b.n	8001250 <main+0x58>
 8001238:	4a66      	ldr	r2, [pc, #408]	; (80013d4 <main+0x1dc>)
 800123a:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800123e:	4413      	add	r3, r2
 8001240:	3301      	adds	r3, #1
 8001242:	2200      	movs	r2, #0
 8001244:	701a      	strb	r2, [r3, #0]
 8001246:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800124a:	3301      	adds	r3, #1
 800124c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8001250:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8001254:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001258:	dbee      	blt.n	8001238 <main+0x40>

  //  // Reset some stuff
  input.byte_buffer_rx[0] = 0;
 800125a:	4b5e      	ldr	r3, [pc, #376]	; (80013d4 <main+0x1dc>)
 800125c:	2200      	movs	r2, #0
 800125e:	701a      	strb	r2, [r3, #0]
  input.char_counter = 0;
 8001260:	4b5c      	ldr	r3, [pc, #368]	; (80013d4 <main+0x1dc>)
 8001262:	2200      	movs	r2, #0
 8001264:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
  input.command_execute_flag = FALSE;
 8001268:	4b5a      	ldr	r3, [pc, #360]	; (80013d4 <main+0x1dc>)
 800126a:	2200      	movs	r2, #0
 800126c:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410

  // HAl wants a memory location to store the charachter it receives from the
  // UART We will pass it an array, but we will not use it. We declare our own
  // variable in the interupt handler See stm32f4xx_it.c
  HAL_UART_Receive_IT(&huart2, input.byte_buffer_rx, BYTE_BUFLEN);
 8001270:	2201      	movs	r2, #1
 8001272:	4958      	ldr	r1, [pc, #352]	; (80013d4 <main+0x1dc>)
 8001274:	4858      	ldr	r0, [pc, #352]	; (80013d8 <main+0x1e0>)
 8001276:	f003 fb12 	bl	800489e <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
    if (input.command_execute_flag == TRUE) {
 800127a:	4b56      	ldr	r3, [pc, #344]	; (80013d4 <main+0x1dc>)
 800127c:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 8001280:	2bff      	cmp	r3, #255	; 0xff
 8001282:	d1fa      	bne.n	800127a <main+0x82>
      // Do some stuff
      ParseOnKomma(input, 0, 0, 0, &arg_struct);
 8001284:	4c53      	ldr	r4, [pc, #332]	; (80013d4 <main+0x1dc>)
 8001286:	463b      	mov	r3, r7
 8001288:	f8cd 3410 	str.w	r3, [sp, #1040]	; 0x410
 800128c:	2300      	movs	r3, #0
 800128e:	f8cd 340c 	str.w	r3, [sp, #1036]	; 0x40c
 8001292:	2300      	movs	r3, #0
 8001294:	f8cd 3408 	str.w	r3, [sp, #1032]	; 0x408
 8001298:	2300      	movs	r3, #0
 800129a:	f8cd 3404 	str.w	r3, [sp, #1028]	; 0x404
 800129e:	4668      	mov	r0, sp
 80012a0:	f104 0310 	add.w	r3, r4, #16
 80012a4:	f240 4204 	movw	r2, #1028	; 0x404
 80012a8:	4619      	mov	r1, r3
 80012aa:	f004 fa89 	bl	80057c0 <memcpy>
 80012ae:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80012b2:	f7ff fcf2 	bl	8000c9a <ParseOnKomma>
      switch(arg_struct.commandNummer)
 80012b6:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80012ba:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	2b05      	cmp	r3, #5
 80012c2:	f200 8081 	bhi.w	80013c8 <main+0x1d0>
 80012c6:	a201      	add	r2, pc, #4	; (adr r2, 80012cc <main+0xd4>)
 80012c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012cc:	080012e5 	.word	0x080012e5
 80012d0:	08001339 	.word	0x08001339
 80012d4:	0800134b 	.word	0x0800134b
 80012d8:	080013c9 	.word	0x080013c9
 80012dc:	080013c9 	.word	0x080013c9
 80012e0:	0800139f 	.word	0x0800139f
      {
      case 0:
    	  DrawLine(arg_struct.argBuf[1], arg_struct.argBuf[2], arg_struct.argBuf[3], arg_struct.argBuf[4], arg_struct.argBuf[5], arg_struct.argBuf[6]);
 80012e4:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80012e8:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80012ec:	88db      	ldrh	r3, [r3, #6]
 80012ee:	4618      	mov	r0, r3
 80012f0:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80012f4:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80012f8:	891b      	ldrh	r3, [r3, #8]
 80012fa:	4619      	mov	r1, r3
 80012fc:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8001300:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8001304:	895b      	ldrh	r3, [r3, #10]
 8001306:	461c      	mov	r4, r3
 8001308:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800130c:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8001310:	899b      	ldrh	r3, [r3, #12]
 8001312:	461d      	mov	r5, r3
 8001314:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8001318:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800131c:	89db      	ldrh	r3, [r3, #14]
 800131e:	461a      	mov	r2, r3
 8001320:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8001324:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8001328:	8a1b      	ldrh	r3, [r3, #16]
 800132a:	9301      	str	r3, [sp, #4]
 800132c:	9200      	str	r2, [sp, #0]
 800132e:	462b      	mov	r3, r5
 8001330:	4622      	mov	r2, r4
 8001332:	f000 fc9f 	bl	8001c74 <DrawLine>
    	  break;
 8001336:	e047      	b.n	80013c8 <main+0x1d0>
      case 1:
    	  ClearScreen(arg_struct.argBuf[1]);
 8001338:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800133c:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8001340:	88db      	ldrh	r3, [r3, #6]
 8001342:	4618      	mov	r0, r3
 8001344:	f000 fd40 	bl	8001dc8 <ClearScreen>
    	  break;
 8001348:	e03e      	b.n	80013c8 <main+0x1d0>
      case 2:
    	  DrawRectangle(arg_struct.argBuf[1], arg_struct.argBuf[2], arg_struct.argBuf[3], arg_struct.argBuf[4], arg_struct.argBuf[5], arg_struct.argBuf[6]);
 800134a:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800134e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8001352:	88db      	ldrh	r3, [r3, #6]
 8001354:	4618      	mov	r0, r3
 8001356:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800135a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800135e:	891b      	ldrh	r3, [r3, #8]
 8001360:	4619      	mov	r1, r3
 8001362:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8001366:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800136a:	895b      	ldrh	r3, [r3, #10]
 800136c:	461c      	mov	r4, r3
 800136e:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8001372:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8001376:	899b      	ldrh	r3, [r3, #12]
 8001378:	461d      	mov	r5, r3
 800137a:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800137e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8001382:	89db      	ldrh	r3, [r3, #14]
 8001384:	461a      	mov	r2, r3
 8001386:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800138a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800138e:	8a1b      	ldrh	r3, [r3, #16]
 8001390:	9301      	str	r3, [sp, #4]
 8001392:	9200      	str	r2, [sp, #0]
 8001394:	462b      	mov	r3, r5
 8001396:	4622      	mov	r2, r4
 8001398:	f000 fbd3 	bl	8001b42 <DrawRectangle>
    	  break;
 800139c:	e014      	b.n	80013c8 <main+0x1d0>
      case 5:
    	  DrawBitmap(arg_struct.argBuf[1], arg_struct.argBuf[2], arg_struct.argBuf[3]);
 800139e:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80013a2:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80013a6:	88db      	ldrh	r3, [r3, #6]
 80013a8:	4618      	mov	r0, r3
 80013aa:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80013ae:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80013b2:	891b      	ldrh	r3, [r3, #8]
 80013b4:	4619      	mov	r1, r3
 80013b6:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80013ba:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80013be:	895b      	ldrh	r3, [r3, #10]
 80013c0:	461a      	mov	r2, r3
 80013c2:	f000 fd0f 	bl	8001de4 <DrawBitmap>
    	  break;
 80013c6:	bf00      	nop
      }
      // When finished reset the flag
      input.command_execute_flag = FALSE;
 80013c8:	4b02      	ldr	r3, [pc, #8]	; (80013d4 <main+0x1dc>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    if (input.command_execute_flag == TRUE) {
 80013d0:	e753      	b.n	800127a <main+0x82>
 80013d2:	bf00      	nop
 80013d4:	20001e4c 	.word	0x20001e4c
 80013d8:	20002340 	.word	0x20002340

080013dc <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80013dc:	b580      	push	{r7, lr}
 80013de:	b094      	sub	sp, #80	; 0x50
 80013e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013e2:	f107 0320 	add.w	r3, r7, #32
 80013e6:	2230      	movs	r2, #48	; 0x30
 80013e8:	2100      	movs	r1, #0
 80013ea:	4618      	mov	r0, r3
 80013ec:	f004 f9f6 	bl	80057dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013f0:	f107 030c 	add.w	r3, r7, #12
 80013f4:	2200      	movs	r2, #0
 80013f6:	601a      	str	r2, [r3, #0]
 80013f8:	605a      	str	r2, [r3, #4]
 80013fa:	609a      	str	r2, [r3, #8]
 80013fc:	60da      	str	r2, [r3, #12]
 80013fe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001400:	2300      	movs	r3, #0
 8001402:	60bb      	str	r3, [r7, #8]
 8001404:	4b28      	ldr	r3, [pc, #160]	; (80014a8 <SystemClock_Config+0xcc>)
 8001406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001408:	4a27      	ldr	r2, [pc, #156]	; (80014a8 <SystemClock_Config+0xcc>)
 800140a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800140e:	6413      	str	r3, [r2, #64]	; 0x40
 8001410:	4b25      	ldr	r3, [pc, #148]	; (80014a8 <SystemClock_Config+0xcc>)
 8001412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001414:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001418:	60bb      	str	r3, [r7, #8]
 800141a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800141c:	2300      	movs	r3, #0
 800141e:	607b      	str	r3, [r7, #4]
 8001420:	4b22      	ldr	r3, [pc, #136]	; (80014ac <SystemClock_Config+0xd0>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4a21      	ldr	r2, [pc, #132]	; (80014ac <SystemClock_Config+0xd0>)
 8001426:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800142a:	6013      	str	r3, [r2, #0]
 800142c:	4b1f      	ldr	r3, [pc, #124]	; (80014ac <SystemClock_Config+0xd0>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001434:	607b      	str	r3, [r7, #4]
 8001436:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001438:	2301      	movs	r3, #1
 800143a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800143c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001440:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001442:	2302      	movs	r3, #2
 8001444:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001446:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800144a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800144c:	2304      	movs	r3, #4
 800144e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001450:	23a8      	movs	r3, #168	; 0xa8
 8001452:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001454:	2302      	movs	r3, #2
 8001456:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001458:	2304      	movs	r3, #4
 800145a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800145c:	f107 0320 	add.w	r3, r7, #32
 8001460:	4618      	mov	r0, r3
 8001462:	f001 fda1 	bl	8002fa8 <HAL_RCC_OscConfig>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d001      	beq.n	8001470 <SystemClock_Config+0x94>
    Error_Handler();
 800146c:	f000 f820 	bl	80014b0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 8001470:	230f      	movs	r3, #15
 8001472:	60fb      	str	r3, [r7, #12]
                                RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001474:	2302      	movs	r3, #2
 8001476:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001478:	2300      	movs	r3, #0
 800147a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800147c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001480:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001482:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001486:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8001488:	f107 030c 	add.w	r3, r7, #12
 800148c:	2105      	movs	r1, #5
 800148e:	4618      	mov	r0, r3
 8001490:	f001 fff8 	bl	8003484 <HAL_RCC_ClockConfig>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d001      	beq.n	800149e <SystemClock_Config+0xc2>
    Error_Handler();
 800149a:	f000 f809 	bl	80014b0 <Error_Handler>
  }
}
 800149e:	bf00      	nop
 80014a0:	3750      	adds	r7, #80	; 0x50
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	40023800 	.word	0x40023800
 80014ac:	40007000 	.word	0x40007000

080014b0 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80014b0:	b480      	push	{r7}
 80014b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80014b4:	bf00      	nop
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr
	...

080014c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b083      	sub	sp, #12
 80014c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014c6:	2300      	movs	r3, #0
 80014c8:	607b      	str	r3, [r7, #4]
 80014ca:	4b10      	ldr	r3, [pc, #64]	; (800150c <HAL_MspInit+0x4c>)
 80014cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014ce:	4a0f      	ldr	r2, [pc, #60]	; (800150c <HAL_MspInit+0x4c>)
 80014d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014d4:	6453      	str	r3, [r2, #68]	; 0x44
 80014d6:	4b0d      	ldr	r3, [pc, #52]	; (800150c <HAL_MspInit+0x4c>)
 80014d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014de:	607b      	str	r3, [r7, #4]
 80014e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014e2:	2300      	movs	r3, #0
 80014e4:	603b      	str	r3, [r7, #0]
 80014e6:	4b09      	ldr	r3, [pc, #36]	; (800150c <HAL_MspInit+0x4c>)
 80014e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ea:	4a08      	ldr	r2, [pc, #32]	; (800150c <HAL_MspInit+0x4c>)
 80014ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014f0:	6413      	str	r3, [r2, #64]	; 0x40
 80014f2:	4b06      	ldr	r3, [pc, #24]	; (800150c <HAL_MspInit+0x4c>)
 80014f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014fa:	603b      	str	r3, [r7, #0]
 80014fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014fe:	bf00      	nop
 8001500:	370c      	adds	r7, #12
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	40023800 	.word	0x40023800

08001510 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001514:	bf00      	nop
 8001516:	46bd      	mov	sp, r7
 8001518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151c:	4770      	bx	lr

0800151e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800151e:	b480      	push	{r7}
 8001520:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001522:	e7fe      	b.n	8001522 <HardFault_Handler+0x4>

08001524 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001528:	e7fe      	b.n	8001528 <MemManage_Handler+0x4>

0800152a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800152a:	b480      	push	{r7}
 800152c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800152e:	e7fe      	b.n	800152e <BusFault_Handler+0x4>

08001530 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001534:	e7fe      	b.n	8001534 <UsageFault_Handler+0x4>

08001536 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001536:	b480      	push	{r7}
 8001538:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800153a:	bf00      	nop
 800153c:	46bd      	mov	sp, r7
 800153e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001542:	4770      	bx	lr

08001544 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001544:	b480      	push	{r7}
 8001546:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001548:	bf00      	nop
 800154a:	46bd      	mov	sp, r7
 800154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001550:	4770      	bx	lr

08001552 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001552:	b480      	push	{r7}
 8001554:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001556:	bf00      	nop
 8001558:	46bd      	mov	sp, r7
 800155a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155e:	4770      	bx	lr

08001560 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001564:	f000 fea6 	bl	80022b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001568:	bf00      	nop
 800156a:	bd80      	pop	{r7, pc}

0800156c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001570:	4828      	ldr	r0, [pc, #160]	; (8001614 <TIM2_IRQHandler+0xa8>)
 8001572:	f002 fae3 	bl	8003b3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  __HAL_TIM_CLEAR_IT(&htim2, TIM_IT_CC3); // uncomment HAL_TIM_IRQHandler(&htim2); ^^
 8001576:	4b27      	ldr	r3, [pc, #156]	; (8001614 <TIM2_IRQHandler+0xa8>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f06f 0208 	mvn.w	r2, #8
 800157e:	611a      	str	r2, [r3, #16]

  VGA.hsync_cnt++;
 8001580:	4b25      	ldr	r3, [pc, #148]	; (8001618 <TIM2_IRQHandler+0xac>)
 8001582:	881b      	ldrh	r3, [r3, #0]
 8001584:	3301      	adds	r3, #1
 8001586:	b29a      	uxth	r2, r3
 8001588:	4b23      	ldr	r3, [pc, #140]	; (8001618 <TIM2_IRQHandler+0xac>)
 800158a:	801a      	strh	r2, [r3, #0]
  if (VGA.hsync_cnt >= VGA_VSYNC_PERIODE)
 800158c:	4b22      	ldr	r3, [pc, #136]	; (8001618 <TIM2_IRQHandler+0xac>)
 800158e:	881b      	ldrh	r3, [r3, #0]
 8001590:	f5b3 7f03 	cmp.w	r3, #524	; 0x20c
 8001594:	d905      	bls.n	80015a2 <TIM2_IRQHandler+0x36>
  {
    // -----------
    VGA.hsync_cnt = 0;
 8001596:	4b20      	ldr	r3, [pc, #128]	; (8001618 <TIM2_IRQHandler+0xac>)
 8001598:	2200      	movs	r2, #0
 800159a:	801a      	strh	r2, [r3, #0]
    // Adresspointer first dot
    VGA.start_adr = (uint32_t)(&VGA_RAM1[0]);
 800159c:	4a1f      	ldr	r2, [pc, #124]	; (800161c <TIM2_IRQHandler+0xb0>)
 800159e:	4b1e      	ldr	r3, [pc, #120]	; (8001618 <TIM2_IRQHandler+0xac>)
 80015a0:	605a      	str	r2, [r3, #4]
  }

  // HSync-Pixel
  GPIOB->BSRR = (VGA.hsync_cnt < VGA_VSYNC_IMP) ? VGA_VSYNC_Pin << 16u: VGA_VSYNC_Pin;
 80015a2:	4b1d      	ldr	r3, [pc, #116]	; (8001618 <TIM2_IRQHandler+0xac>)
 80015a4:	881b      	ldrh	r3, [r3, #0]
 80015a6:	2b01      	cmp	r3, #1
 80015a8:	d802      	bhi.n	80015b0 <TIM2_IRQHandler+0x44>
 80015aa:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80015ae:	e001      	b.n	80015b4 <TIM2_IRQHandler+0x48>
 80015b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015b4:	4a1a      	ldr	r2, [pc, #104]	; (8001620 <TIM2_IRQHandler+0xb4>)
 80015b6:	6193      	str	r3, [r2, #24]

  // Test for DMA start
  if((VGA.hsync_cnt >= VGA_VSYNC_BILD_START) && (VGA.hsync_cnt <= VGA_VSYNC_BILD_STOP))
 80015b8:	4b17      	ldr	r3, [pc, #92]	; (8001618 <TIM2_IRQHandler+0xac>)
 80015ba:	881b      	ldrh	r3, [r3, #0]
 80015bc:	2b23      	cmp	r3, #35	; 0x23
 80015be:	d927      	bls.n	8001610 <TIM2_IRQHandler+0xa4>
 80015c0:	4b15      	ldr	r3, [pc, #84]	; (8001618 <TIM2_IRQHandler+0xac>)
 80015c2:	881b      	ldrh	r3, [r3, #0]
 80015c4:	f240 2202 	movw	r2, #514	; 0x202
 80015c8:	4293      	cmp	r3, r2
 80015ca:	d821      	bhi.n	8001610 <TIM2_IRQHandler+0xa4>
  {
    // after FP start => DMA Transfer

    // DMA2 init
	  DMA2_Stream5->CR = VGA.dma2_cr_reg;
 80015cc:	4a15      	ldr	r2, [pc, #84]	; (8001624 <TIM2_IRQHandler+0xb8>)
 80015ce:	4b12      	ldr	r3, [pc, #72]	; (8001618 <TIM2_IRQHandler+0xac>)
 80015d0:	689b      	ldr	r3, [r3, #8]
 80015d2:	6013      	str	r3, [r2, #0]
    // set adress
    DMA2_Stream5->M0AR = VGA.start_adr;
 80015d4:	4a13      	ldr	r2, [pc, #76]	; (8001624 <TIM2_IRQHandler+0xb8>)
 80015d6:	4b10      	ldr	r3, [pc, #64]	; (8001618 <TIM2_IRQHandler+0xac>)
 80015d8:	685b      	ldr	r3, [r3, #4]
 80015da:	60d3      	str	r3, [r2, #12]
    // Timer1 start
    TIM1->CR1 |= TIM_CR1_CEN; // __HAL_TIM_ENABLE(&htim1); // too slow?
 80015dc:	4b12      	ldr	r3, [pc, #72]	; (8001628 <TIM2_IRQHandler+0xbc>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4a11      	ldr	r2, [pc, #68]	; (8001628 <TIM2_IRQHandler+0xbc>)
 80015e2:	f043 0301 	orr.w	r3, r3, #1
 80015e6:	6013      	str	r3, [r2, #0]
    // DMA2 enable
    __HAL_DMA_ENABLE(&hdma_tim1_up);
 80015e8:	4b10      	ldr	r3, [pc, #64]	; (800162c <TIM2_IRQHandler+0xc0>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	681a      	ldr	r2, [r3, #0]
 80015ee:	4b0f      	ldr	r3, [pc, #60]	; (800162c <TIM2_IRQHandler+0xc0>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f042 0201 	orr.w	r2, r2, #1
 80015f6:	601a      	str	r2, [r3, #0]
    // Test Adrespointer for high
    if(VGA.hsync_cnt & 0x01)
 80015f8:	4b07      	ldr	r3, [pc, #28]	; (8001618 <TIM2_IRQHandler+0xac>)
 80015fa:	881b      	ldrh	r3, [r3, #0]
 80015fc:	f003 0301 	and.w	r3, r3, #1
 8001600:	2b00      	cmp	r3, #0
 8001602:	d005      	beq.n	8001610 <TIM2_IRQHandler+0xa4>
      VGA.start_adr += (VGA_DISPLAY_X + 1); // inc after Hsync
 8001604:	4b04      	ldr	r3, [pc, #16]	; (8001618 <TIM2_IRQHandler+0xac>)
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	f203 1341 	addw	r3, r3, #321	; 0x141
 800160c:	4a02      	ldr	r2, [pc, #8]	; (8001618 <TIM2_IRQHandler+0xac>)
 800160e:	6053      	str	r3, [r2, #4]
  }
  /* USER CODE END TIM2_IRQn 1 */
}
 8001610:	bf00      	nop
 8001612:	bd80      	pop	{r7, pc}
 8001614:	200022a0 	.word	0x200022a0
 8001618:	20015070 	.word	0x20015070
 800161c:	20002380 	.word	0x20002380
 8001620:	40020400 	.word	0x40020400
 8001624:	40026488 	.word	0x40026488
 8001628:	40010000 	.word	0x40010000
 800162c:	200022e0 	.word	0x200022e0

08001630 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

	// Store the byte we received on the UART
	char uart_char = USART2->DR;
 8001636:	4b1a      	ldr	r3, [pc, #104]	; (80016a0 <USART2_IRQHandler+0x70>)
 8001638:	685b      	ldr	r3, [r3, #4]
 800163a:	71fb      	strb	r3, [r7, #7]

	//Ignore the '\n' character
	if(uart_char != LINE_FEED)
 800163c:	79fb      	ldrb	r3, [r7, #7]
 800163e:	2b0a      	cmp	r3, #10
 8001640:	d026      	beq.n	8001690 <USART2_IRQHandler+0x60>
	{
		//Check for CR or a dot
		// There was a small bug in the terminal program.
		// By terminating your message with a dot you can ignore the CR (Enter) character
		if((uart_char == CARRIAGE_RETURN) || (uart_char == '.'))
 8001642:	79fb      	ldrb	r3, [r7, #7]
 8001644:	2b0d      	cmp	r3, #13
 8001646:	d002      	beq.n	800164e <USART2_IRQHandler+0x1e>
 8001648:	79fb      	ldrb	r3, [r7, #7]
 800164a:	2b2e      	cmp	r3, #46	; 0x2e
 800164c:	d10e      	bne.n	800166c <USART2_IRQHandler+0x3c>
		{
			input.command_execute_flag = TRUE;
 800164e:	4b15      	ldr	r3, [pc, #84]	; (80016a4 <USART2_IRQHandler+0x74>)
 8001650:	22ff      	movs	r2, #255	; 0xff
 8001652:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
			// Store the message length for processing
			input.msglen = input.char_counter;
 8001656:	4b13      	ldr	r3, [pc, #76]	; (80016a4 <USART2_IRQHandler+0x74>)
 8001658:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 800165c:	4a11      	ldr	r2, [pc, #68]	; (80016a4 <USART2_IRQHandler+0x74>)
 800165e:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
			// Reset the counter for the next line
			input.char_counter = 0;
 8001662:	4b10      	ldr	r3, [pc, #64]	; (80016a4 <USART2_IRQHandler+0x74>)
 8001664:	2200      	movs	r2, #0
 8001666:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
 800166a:	e011      	b.n	8001690 <USART2_IRQHandler+0x60>
			//Gently exit interrupt
		}
		else
		{
			input.command_execute_flag = FALSE;
 800166c:	4b0d      	ldr	r3, [pc, #52]	; (80016a4 <USART2_IRQHandler+0x74>)
 800166e:	2200      	movs	r2, #0
 8001670:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
			input.line_rx_buffer[input.char_counter] = uart_char;
 8001674:	4b0b      	ldr	r3, [pc, #44]	; (80016a4 <USART2_IRQHandler+0x74>)
 8001676:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 800167a:	4a0a      	ldr	r2, [pc, #40]	; (80016a4 <USART2_IRQHandler+0x74>)
 800167c:	4413      	add	r3, r2
 800167e:	79fa      	ldrb	r2, [r7, #7]
 8001680:	705a      	strb	r2, [r3, #1]
			input.char_counter++;
 8001682:	4b08      	ldr	r3, [pc, #32]	; (80016a4 <USART2_IRQHandler+0x74>)
 8001684:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8001688:	3301      	adds	r3, #1
 800168a:	4a06      	ldr	r2, [pc, #24]	; (80016a4 <USART2_IRQHandler+0x74>)
 800168c:	f8c2 340c 	str.w	r3, [r2, #1036]	; 0x40c
		}
	}

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001690:	4805      	ldr	r0, [pc, #20]	; (80016a8 <USART2_IRQHandler+0x78>)
 8001692:	f003 f959 	bl	8004948 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001696:	bf00      	nop
 8001698:	3708      	adds	r7, #8
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	40004400 	.word	0x40004400
 80016a4:	20001e4c 	.word	0x20001e4c
 80016a8:	20002340 	.word	0x20002340

080016ac <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

    // Timer1 stop
    __HAL_TIM_DISABLE(&htim1);
 80016b0:	4b10      	ldr	r3, [pc, #64]	; (80016f4 <DMA2_Stream5_IRQHandler+0x48>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	6a1a      	ldr	r2, [r3, #32]
 80016b6:	f241 1311 	movw	r3, #4369	; 0x1111
 80016ba:	4013      	ands	r3, r2
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d10f      	bne.n	80016e0 <DMA2_Stream5_IRQHandler+0x34>
 80016c0:	4b0c      	ldr	r3, [pc, #48]	; (80016f4 <DMA2_Stream5_IRQHandler+0x48>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	6a1a      	ldr	r2, [r3, #32]
 80016c6:	f240 4344 	movw	r3, #1092	; 0x444
 80016ca:	4013      	ands	r3, r2
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d107      	bne.n	80016e0 <DMA2_Stream5_IRQHandler+0x34>
 80016d0:	4b08      	ldr	r3, [pc, #32]	; (80016f4 <DMA2_Stream5_IRQHandler+0x48>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	681a      	ldr	r2, [r3, #0]
 80016d6:	4b07      	ldr	r3, [pc, #28]	; (80016f4 <DMA2_Stream5_IRQHandler+0x48>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f022 0201 	bic.w	r2, r2, #1
 80016de:	601a      	str	r2, [r3, #0]
    // DMA2 disable
    // __HAL_DMA_DISABLE(&hdma_tim1_up); // not needed?
    // switch on black
    GPIOE->BSRR = VGA_GPIO_HINIBBLE << 16u;
 80016e0:	4b05      	ldr	r3, [pc, #20]	; (80016f8 <DMA2_Stream5_IRQHandler+0x4c>)
 80016e2:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 80016e6:	619a      	str	r2, [r3, #24]

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_up);
 80016e8:	4804      	ldr	r0, [pc, #16]	; (80016fc <DMA2_Stream5_IRQHandler+0x50>)
 80016ea:	f001 f83d 	bl	8002768 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 80016ee:	bf00      	nop
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	20002260 	.word	0x20002260
 80016f8:	40021000 	.word	0x40021000
 80016fc:	200022e0 	.word	0x200022e0

08001700 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001704:	4b08      	ldr	r3, [pc, #32]	; (8001728 <SystemInit+0x28>)
 8001706:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800170a:	4a07      	ldr	r2, [pc, #28]	; (8001728 <SystemInit+0x28>)
 800170c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001710:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001714:	4b04      	ldr	r3, [pc, #16]	; (8001728 <SystemInit+0x28>)
 8001716:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800171a:	609a      	str	r2, [r3, #8]
#endif
}
 800171c:	bf00      	nop
 800171e:	46bd      	mov	sp, r7
 8001720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001724:	4770      	bx	lr
 8001726:	bf00      	nop
 8001728:	e000ed00 	.word	0xe000ed00

0800172c <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
DMA_HandleTypeDef hdma_tim1_up;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b086      	sub	sp, #24
 8001730:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001732:	f107 0308 	add.w	r3, r7, #8
 8001736:	2200      	movs	r2, #0
 8001738:	601a      	str	r2, [r3, #0]
 800173a:	605a      	str	r2, [r3, #4]
 800173c:	609a      	str	r2, [r3, #8]
 800173e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001740:	463b      	mov	r3, r7
 8001742:	2200      	movs	r2, #0
 8001744:	601a      	str	r2, [r3, #0]
 8001746:	605a      	str	r2, [r3, #4]

  htim1.Instance = TIM1;
 8001748:	4b1e      	ldr	r3, [pc, #120]	; (80017c4 <MX_TIM1_Init+0x98>)
 800174a:	4a1f      	ldr	r2, [pc, #124]	; (80017c8 <MX_TIM1_Init+0x9c>)
 800174c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = VGA_TIM1_PRESCALE;
 800174e:	4b1d      	ldr	r3, [pc, #116]	; (80017c4 <MX_TIM1_Init+0x98>)
 8001750:	2200      	movs	r2, #0
 8001752:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001754:	4b1b      	ldr	r3, [pc, #108]	; (80017c4 <MX_TIM1_Init+0x98>)
 8001756:	2200      	movs	r2, #0
 8001758:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = VGA_TIM1_PERIODE;
 800175a:	4b1a      	ldr	r3, [pc, #104]	; (80017c4 <MX_TIM1_Init+0x98>)
 800175c:	220b      	movs	r2, #11
 800175e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001760:	4b18      	ldr	r3, [pc, #96]	; (80017c4 <MX_TIM1_Init+0x98>)
 8001762:	2200      	movs	r2, #0
 8001764:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001766:	4b17      	ldr	r3, [pc, #92]	; (80017c4 <MX_TIM1_Init+0x98>)
 8001768:	2200      	movs	r2, #0
 800176a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800176c:	4b15      	ldr	r3, [pc, #84]	; (80017c4 <MX_TIM1_Init+0x98>)
 800176e:	2200      	movs	r2, #0
 8001770:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001772:	4814      	ldr	r0, [pc, #80]	; (80017c4 <MX_TIM1_Init+0x98>)
 8001774:	f002 f8a6 	bl	80038c4 <HAL_TIM_Base_Init>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d001      	beq.n	8001782 <MX_TIM1_Init+0x56>
  {
    Error_Handler();
 800177e:	f7ff fe97 	bl	80014b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001782:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001786:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001788:	f107 0308 	add.w	r3, r7, #8
 800178c:	4619      	mov	r1, r3
 800178e:	480d      	ldr	r0, [pc, #52]	; (80017c4 <MX_TIM1_Init+0x98>)
 8001790:	f002 fba2 	bl	8003ed8 <HAL_TIM_ConfigClockSource>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d001      	beq.n	800179e <MX_TIM1_Init+0x72>
  {
    Error_Handler();
 800179a:	f7ff fe89 	bl	80014b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800179e:	2300      	movs	r3, #0
 80017a0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017a2:	2300      	movs	r3, #0
 80017a4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80017a6:	463b      	mov	r3, r7
 80017a8:	4619      	mov	r1, r3
 80017aa:	4806      	ldr	r0, [pc, #24]	; (80017c4 <MX_TIM1_Init+0x98>)
 80017ac:	f002 ff9a 	bl	80046e4 <HAL_TIMEx_MasterConfigSynchronization>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d001      	beq.n	80017ba <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 80017b6:	f7ff fe7b 	bl	80014b0 <Error_Handler>
  }

}
 80017ba:	bf00      	nop
 80017bc:	3718      	adds	r7, #24
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	20002260 	.word	0x20002260
 80017c8:	40010000 	.word	0x40010000

080017cc <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b08a      	sub	sp, #40	; 0x28
 80017d0:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017d2:	f107 0320 	add.w	r3, r7, #32
 80017d6:	2200      	movs	r2, #0
 80017d8:	601a      	str	r2, [r3, #0]
 80017da:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017dc:	1d3b      	adds	r3, r7, #4
 80017de:	2200      	movs	r2, #0
 80017e0:	601a      	str	r2, [r3, #0]
 80017e2:	605a      	str	r2, [r3, #4]
 80017e4:	609a      	str	r2, [r3, #8]
 80017e6:	60da      	str	r2, [r3, #12]
 80017e8:	611a      	str	r2, [r3, #16]
 80017ea:	615a      	str	r2, [r3, #20]
 80017ec:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 80017ee:	4b2a      	ldr	r3, [pc, #168]	; (8001898 <MX_TIM2_Init+0xcc>)
 80017f0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80017f4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = VGA_TIM2_HSYNC_PRESCALE;
 80017f6:	4b28      	ldr	r3, [pc, #160]	; (8001898 <MX_TIM2_Init+0xcc>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017fc:	4b26      	ldr	r3, [pc, #152]	; (8001898 <MX_TIM2_Init+0xcc>)
 80017fe:	2200      	movs	r2, #0
 8001800:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = VGA_TIM2_HSYNC_PERIODE;
 8001802:	4b25      	ldr	r3, [pc, #148]	; (8001898 <MX_TIM2_Init+0xcc>)
 8001804:	f640 226b 	movw	r2, #2667	; 0xa6b
 8001808:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800180a:	4b23      	ldr	r3, [pc, #140]	; (8001898 <MX_TIM2_Init+0xcc>)
 800180c:	2200      	movs	r2, #0
 800180e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001810:	4b21      	ldr	r3, [pc, #132]	; (8001898 <MX_TIM2_Init+0xcc>)
 8001812:	2200      	movs	r2, #0
 8001814:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001816:	4820      	ldr	r0, [pc, #128]	; (8001898 <MX_TIM2_Init+0xcc>)
 8001818:	f002 f8a3 	bl	8003962 <HAL_TIM_PWM_Init>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d001      	beq.n	8001826 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001822:	f7ff fe45 	bl	80014b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001826:	2300      	movs	r3, #0
 8001828:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800182a:	2300      	movs	r3, #0
 800182c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800182e:	f107 0320 	add.w	r3, r7, #32
 8001832:	4619      	mov	r1, r3
 8001834:	4818      	ldr	r0, [pc, #96]	; (8001898 <MX_TIM2_Init+0xcc>)
 8001836:	f002 ff55 	bl	80046e4 <HAL_TIMEx_MasterConfigSynchronization>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d001      	beq.n	8001844 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001840:	f7ff fe36 	bl	80014b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001844:	2360      	movs	r3, #96	; 0x60
 8001846:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = VGA_TIM2_HTRIGGER_START - VGA_TIM2_DMA_DELAY;
 8001848:	f240 13bb 	movw	r3, #443	; 0x1bb
 800184c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800184e:	2302      	movs	r3, #2
 8001850:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001852:	2300      	movs	r3, #0
 8001854:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001856:	1d3b      	adds	r3, r7, #4
 8001858:	2208      	movs	r2, #8
 800185a:	4619      	mov	r1, r3
 800185c:	480e      	ldr	r0, [pc, #56]	; (8001898 <MX_TIM2_Init+0xcc>)
 800185e:	f002 fa75 	bl	8003d4c <HAL_TIM_PWM_ConfigChannel>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d001      	beq.n	800186c <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8001868:	f7ff fe22 	bl	80014b0 <Error_Handler>
  }
  sConfigOC.Pulse = VGA_TIM2_HSYNC_IMP;
 800186c:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001870:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001872:	1d3b      	adds	r3, r7, #4
 8001874:	220c      	movs	r2, #12
 8001876:	4619      	mov	r1, r3
 8001878:	4807      	ldr	r0, [pc, #28]	; (8001898 <MX_TIM2_Init+0xcc>)
 800187a:	f002 fa67 	bl	8003d4c <HAL_TIM_PWM_ConfigChannel>
 800187e:	4603      	mov	r3, r0
 8001880:	2b00      	cmp	r3, #0
 8001882:	d001      	beq.n	8001888 <MX_TIM2_Init+0xbc>
  {
    Error_Handler();
 8001884:	f7ff fe14 	bl	80014b0 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 8001888:	4803      	ldr	r0, [pc, #12]	; (8001898 <MX_TIM2_Init+0xcc>)
 800188a:	f000 f87f 	bl	800198c <HAL_TIM_MspPostInit>

}
 800188e:	bf00      	nop
 8001890:	3728      	adds	r7, #40	; 0x28
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	200022a0 	.word	0x200022a0

0800189c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b084      	sub	sp, #16
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	4a21      	ldr	r2, [pc, #132]	; (8001930 <HAL_TIM_Base_MspInit+0x94>)
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d13c      	bne.n	8001928 <HAL_TIM_Base_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80018ae:	2300      	movs	r3, #0
 80018b0:	60fb      	str	r3, [r7, #12]
 80018b2:	4b20      	ldr	r3, [pc, #128]	; (8001934 <HAL_TIM_Base_MspInit+0x98>)
 80018b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018b6:	4a1f      	ldr	r2, [pc, #124]	; (8001934 <HAL_TIM_Base_MspInit+0x98>)
 80018b8:	f043 0301 	orr.w	r3, r3, #1
 80018bc:	6453      	str	r3, [r2, #68]	; 0x44
 80018be:	4b1d      	ldr	r3, [pc, #116]	; (8001934 <HAL_TIM_Base_MspInit+0x98>)
 80018c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018c2:	f003 0301 	and.w	r3, r3, #1
 80018c6:	60fb      	str	r3, [r7, #12]
 80018c8:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_UP Init */
    hdma_tim1_up.Instance = DMA2_Stream5;
 80018ca:	4b1b      	ldr	r3, [pc, #108]	; (8001938 <HAL_TIM_Base_MspInit+0x9c>)
 80018cc:	4a1b      	ldr	r2, [pc, #108]	; (800193c <HAL_TIM_Base_MspInit+0xa0>)
 80018ce:	601a      	str	r2, [r3, #0]
    hdma_tim1_up.Init.Channel = DMA_CHANNEL_6;
 80018d0:	4b19      	ldr	r3, [pc, #100]	; (8001938 <HAL_TIM_Base_MspInit+0x9c>)
 80018d2:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 80018d6:	605a      	str	r2, [r3, #4]
    hdma_tim1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80018d8:	4b17      	ldr	r3, [pc, #92]	; (8001938 <HAL_TIM_Base_MspInit+0x9c>)
 80018da:	2240      	movs	r2, #64	; 0x40
 80018dc:	609a      	str	r2, [r3, #8]
    hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 80018de:	4b16      	ldr	r3, [pc, #88]	; (8001938 <HAL_TIM_Base_MspInit+0x9c>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	60da      	str	r2, [r3, #12]
    hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 80018e4:	4b14      	ldr	r3, [pc, #80]	; (8001938 <HAL_TIM_Base_MspInit+0x9c>)
 80018e6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80018ea:	611a      	str	r2, [r3, #16]
    hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80018ec:	4b12      	ldr	r3, [pc, #72]	; (8001938 <HAL_TIM_Base_MspInit+0x9c>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	615a      	str	r2, [r3, #20]
    hdma_tim1_up.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80018f2:	4b11      	ldr	r3, [pc, #68]	; (8001938 <HAL_TIM_Base_MspInit+0x9c>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	619a      	str	r2, [r3, #24]
    hdma_tim1_up.Init.Mode = DMA_NORMAL;
 80018f8:	4b0f      	ldr	r3, [pc, #60]	; (8001938 <HAL_TIM_Base_MspInit+0x9c>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	61da      	str	r2, [r3, #28]
    hdma_tim1_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80018fe:	4b0e      	ldr	r3, [pc, #56]	; (8001938 <HAL_TIM_Base_MspInit+0x9c>)
 8001900:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001904:	621a      	str	r2, [r3, #32]
    hdma_tim1_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001906:	4b0c      	ldr	r3, [pc, #48]	; (8001938 <HAL_TIM_Base_MspInit+0x9c>)
 8001908:	2200      	movs	r2, #0
 800190a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim1_up) != HAL_OK)
 800190c:	480a      	ldr	r0, [pc, #40]	; (8001938 <HAL_TIM_Base_MspInit+0x9c>)
 800190e:	f000 fe03 	bl	8002518 <HAL_DMA_Init>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d001      	beq.n	800191c <HAL_TIM_Base_MspInit+0x80>
    {
      Error_Handler();
 8001918:	f7ff fdca 	bl	80014b0 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_up);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	4a06      	ldr	r2, [pc, #24]	; (8001938 <HAL_TIM_Base_MspInit+0x9c>)
 8001920:	621a      	str	r2, [r3, #32]
 8001922:	4a05      	ldr	r2, [pc, #20]	; (8001938 <HAL_TIM_Base_MspInit+0x9c>)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001928:	bf00      	nop
 800192a:	3710      	adds	r7, #16
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	40010000 	.word	0x40010000
 8001934:	40023800 	.word	0x40023800
 8001938:	200022e0 	.word	0x200022e0
 800193c:	40026488 	.word	0x40026488

08001940 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b084      	sub	sp, #16
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001950:	d115      	bne.n	800197e <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001952:	2300      	movs	r3, #0
 8001954:	60fb      	str	r3, [r7, #12]
 8001956:	4b0c      	ldr	r3, [pc, #48]	; (8001988 <HAL_TIM_PWM_MspInit+0x48>)
 8001958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800195a:	4a0b      	ldr	r2, [pc, #44]	; (8001988 <HAL_TIM_PWM_MspInit+0x48>)
 800195c:	f043 0301 	orr.w	r3, r3, #1
 8001960:	6413      	str	r3, [r2, #64]	; 0x40
 8001962:	4b09      	ldr	r3, [pc, #36]	; (8001988 <HAL_TIM_PWM_MspInit+0x48>)
 8001964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001966:	f003 0301 	and.w	r3, r3, #1
 800196a:	60fb      	str	r3, [r7, #12]
 800196c:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800196e:	2200      	movs	r2, #0
 8001970:	2100      	movs	r1, #0
 8001972:	201c      	movs	r0, #28
 8001974:	f000 fd99 	bl	80024aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001978:	201c      	movs	r0, #28
 800197a:	f000 fdb2 	bl	80024e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800197e:	bf00      	nop
 8001980:	3710      	adds	r7, #16
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	40023800 	.word	0x40023800

0800198c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b088      	sub	sp, #32
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001994:	f107 030c 	add.w	r3, r7, #12
 8001998:	2200      	movs	r2, #0
 800199a:	601a      	str	r2, [r3, #0]
 800199c:	605a      	str	r2, [r3, #4]
 800199e:	609a      	str	r2, [r3, #8]
 80019a0:	60da      	str	r2, [r3, #12]
 80019a2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80019ac:	d11e      	bne.n	80019ec <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019ae:	2300      	movs	r3, #0
 80019b0:	60bb      	str	r3, [r7, #8]
 80019b2:	4b10      	ldr	r3, [pc, #64]	; (80019f4 <HAL_TIM_MspPostInit+0x68>)
 80019b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b6:	4a0f      	ldr	r2, [pc, #60]	; (80019f4 <HAL_TIM_MspPostInit+0x68>)
 80019b8:	f043 0302 	orr.w	r3, r3, #2
 80019bc:	6313      	str	r3, [r2, #48]	; 0x30
 80019be:	4b0d      	ldr	r3, [pc, #52]	; (80019f4 <HAL_TIM_MspPostInit+0x68>)
 80019c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c2:	f003 0302 	and.w	r3, r3, #2
 80019c6:	60bb      	str	r3, [r7, #8]
 80019c8:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = VGA_HSYNC_Pin;
 80019ca:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80019ce:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019d0:	2302      	movs	r3, #2
 80019d2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d4:	2300      	movs	r3, #0
 80019d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019d8:	2303      	movs	r3, #3
 80019da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80019dc:	2301      	movs	r3, #1
 80019de:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VGA_HSYNC_GPIO_Port, &GPIO_InitStruct);
 80019e0:	f107 030c 	add.w	r3, r7, #12
 80019e4:	4619      	mov	r1, r3
 80019e6:	4804      	ldr	r0, [pc, #16]	; (80019f8 <HAL_TIM_MspPostInit+0x6c>)
 80019e8:	f001 f928 	bl	8002c3c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80019ec:	bf00      	nop
 80019ee:	3720      	adds	r7, #32
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	40023800 	.word	0x40023800
 80019f8:	40020400 	.word	0x40020400

080019fc <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8001a00:	4b11      	ldr	r3, [pc, #68]	; (8001a48 <MX_USART2_UART_Init+0x4c>)
 8001a02:	4a12      	ldr	r2, [pc, #72]	; (8001a4c <MX_USART2_UART_Init+0x50>)
 8001a04:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001a06:	4b10      	ldr	r3, [pc, #64]	; (8001a48 <MX_USART2_UART_Init+0x4c>)
 8001a08:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a0c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a0e:	4b0e      	ldr	r3, [pc, #56]	; (8001a48 <MX_USART2_UART_Init+0x4c>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a14:	4b0c      	ldr	r3, [pc, #48]	; (8001a48 <MX_USART2_UART_Init+0x4c>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a1a:	4b0b      	ldr	r3, [pc, #44]	; (8001a48 <MX_USART2_UART_Init+0x4c>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a20:	4b09      	ldr	r3, [pc, #36]	; (8001a48 <MX_USART2_UART_Init+0x4c>)
 8001a22:	220c      	movs	r2, #12
 8001a24:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a26:	4b08      	ldr	r3, [pc, #32]	; (8001a48 <MX_USART2_UART_Init+0x4c>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a2c:	4b06      	ldr	r3, [pc, #24]	; (8001a48 <MX_USART2_UART_Init+0x4c>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a32:	4805      	ldr	r0, [pc, #20]	; (8001a48 <MX_USART2_UART_Init+0x4c>)
 8001a34:	f002 fee6 	bl	8004804 <HAL_UART_Init>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d001      	beq.n	8001a42 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001a3e:	f7ff fd37 	bl	80014b0 <Error_Handler>
  }

}
 8001a42:	bf00      	nop
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	20002340 	.word	0x20002340
 8001a4c:	40004400 	.word	0x40004400

08001a50 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b08a      	sub	sp, #40	; 0x28
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a58:	f107 0314 	add.w	r3, r7, #20
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	601a      	str	r2, [r3, #0]
 8001a60:	605a      	str	r2, [r3, #4]
 8001a62:	609a      	str	r2, [r3, #8]
 8001a64:	60da      	str	r2, [r3, #12]
 8001a66:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a1d      	ldr	r2, [pc, #116]	; (8001ae4 <HAL_UART_MspInit+0x94>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d133      	bne.n	8001ada <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a72:	2300      	movs	r3, #0
 8001a74:	613b      	str	r3, [r7, #16]
 8001a76:	4b1c      	ldr	r3, [pc, #112]	; (8001ae8 <HAL_UART_MspInit+0x98>)
 8001a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a7a:	4a1b      	ldr	r2, [pc, #108]	; (8001ae8 <HAL_UART_MspInit+0x98>)
 8001a7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a80:	6413      	str	r3, [r2, #64]	; 0x40
 8001a82:	4b19      	ldr	r3, [pc, #100]	; (8001ae8 <HAL_UART_MspInit+0x98>)
 8001a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a8a:	613b      	str	r3, [r7, #16]
 8001a8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a8e:	2300      	movs	r3, #0
 8001a90:	60fb      	str	r3, [r7, #12]
 8001a92:	4b15      	ldr	r3, [pc, #84]	; (8001ae8 <HAL_UART_MspInit+0x98>)
 8001a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a96:	4a14      	ldr	r2, [pc, #80]	; (8001ae8 <HAL_UART_MspInit+0x98>)
 8001a98:	f043 0301 	orr.w	r3, r3, #1
 8001a9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a9e:	4b12      	ldr	r3, [pc, #72]	; (8001ae8 <HAL_UART_MspInit+0x98>)
 8001aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aa2:	f003 0301 	and.w	r3, r3, #1
 8001aa6:	60fb      	str	r3, [r7, #12]
 8001aa8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001aaa:	230c      	movs	r3, #12
 8001aac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aae:	2302      	movs	r3, #2
 8001ab0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ab6:	2303      	movs	r3, #3
 8001ab8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001aba:	2307      	movs	r3, #7
 8001abc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001abe:	f107 0314 	add.w	r3, r7, #20
 8001ac2:	4619      	mov	r1, r3
 8001ac4:	4809      	ldr	r0, [pc, #36]	; (8001aec <HAL_UART_MspInit+0x9c>)
 8001ac6:	f001 f8b9 	bl	8002c3c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001aca:	2200      	movs	r2, #0
 8001acc:	2100      	movs	r1, #0
 8001ace:	2026      	movs	r0, #38	; 0x26
 8001ad0:	f000 fceb 	bl	80024aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001ad4:	2026      	movs	r0, #38	; 0x26
 8001ad6:	f000 fd04 	bl	80024e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001ada:	bf00      	nop
 8001adc:	3728      	adds	r7, #40	; 0x28
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	40004400 	.word	0x40004400
 8001ae8:	40023800 	.word	0x40023800
 8001aec:	40020000 	.word	0x40020000

08001af0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001af0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b28 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001af4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001af6:	e003      	b.n	8001b00 <LoopCopyDataInit>

08001af8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001af8:	4b0c      	ldr	r3, [pc, #48]	; (8001b2c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001afa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001afc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001afe:	3104      	adds	r1, #4

08001b00 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001b00:	480b      	ldr	r0, [pc, #44]	; (8001b30 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001b02:	4b0c      	ldr	r3, [pc, #48]	; (8001b34 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001b04:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001b06:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001b08:	d3f6      	bcc.n	8001af8 <CopyDataInit>
  ldr  r2, =_sbss
 8001b0a:	4a0b      	ldr	r2, [pc, #44]	; (8001b38 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001b0c:	e002      	b.n	8001b14 <LoopFillZerobss>

08001b0e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001b0e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001b10:	f842 3b04 	str.w	r3, [r2], #4

08001b14 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001b14:	4b09      	ldr	r3, [pc, #36]	; (8001b3c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001b16:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001b18:	d3f9      	bcc.n	8001b0e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001b1a:	f7ff fdf1 	bl	8001700 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b1e:	f003 fe2b 	bl	8005778 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b22:	f7ff fb69 	bl	80011f8 <main>
  bx  lr    
 8001b26:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001b28:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001b2c:	08005c4c 	.word	0x08005c4c
  ldr  r0, =_sdata
 8001b30:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001b34:	20001e30 	.word	0x20001e30
  ldr  r2, =_sbss
 8001b38:	20001e30 	.word	0x20001e30
  ldr  r3, = _ebss
 8001b3c:	20015080 	.word	0x20015080

08001b40 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b40:	e7fe      	b.n	8001b40 <ADC_IRQHandler>

08001b42 <DrawRectangle>:
 * @param color
 * @param filled
 * @return
 */
int DrawRectangle(uint8_t xp, uint8_t yp, uint8_t Width, uint8_t Heigth,
		uint8_t color, uint8_t filled) {
 8001b42:	b590      	push	{r4, r7, lr}
 8001b44:	b085      	sub	sp, #20
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	4604      	mov	r4, r0
 8001b4a:	4608      	mov	r0, r1
 8001b4c:	4611      	mov	r1, r2
 8001b4e:	461a      	mov	r2, r3
 8001b50:	4623      	mov	r3, r4
 8001b52:	71fb      	strb	r3, [r7, #7]
 8001b54:	4603      	mov	r3, r0
 8001b56:	71bb      	strb	r3, [r7, #6]
 8001b58:	460b      	mov	r3, r1
 8001b5a:	717b      	strb	r3, [r7, #5]
 8001b5c:	4613      	mov	r3, r2
 8001b5e:	713b      	strb	r3, [r7, #4]
	if (filled == 0) {
 8001b60:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d120      	bne.n	8001baa <DrawRectangle+0x68>
		for (uint8_t y = yp; y < yp + Heigth; y++) {
 8001b68:	79bb      	ldrb	r3, [r7, #6]
 8001b6a:	73fb      	strb	r3, [r7, #15]
 8001b6c:	e017      	b.n	8001b9e <DrawRectangle+0x5c>
			for (uint8_t x = xp; x < xp + Width; x++) {
 8001b6e:	79fb      	ldrb	r3, [r7, #7]
 8001b70:	73bb      	strb	r3, [r7, #14]
 8001b72:	e00b      	b.n	8001b8c <DrawRectangle+0x4a>
				UB_VGA_SetPixel(x, y, color);
 8001b74:	7bbb      	ldrb	r3, [r7, #14]
 8001b76:	b29b      	uxth	r3, r3
 8001b78:	7bfa      	ldrb	r2, [r7, #15]
 8001b7a:	b291      	uxth	r1, r2
 8001b7c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001b80:	4618      	mov	r0, r3
 8001b82:	f000 fb1d 	bl	80021c0 <UB_VGA_SetPixel>
			for (uint8_t x = xp; x < xp + Width; x++) {
 8001b86:	7bbb      	ldrb	r3, [r7, #14]
 8001b88:	3301      	adds	r3, #1
 8001b8a:	73bb      	strb	r3, [r7, #14]
 8001b8c:	7bba      	ldrb	r2, [r7, #14]
 8001b8e:	79f9      	ldrb	r1, [r7, #7]
 8001b90:	797b      	ldrb	r3, [r7, #5]
 8001b92:	440b      	add	r3, r1
 8001b94:	429a      	cmp	r2, r3
 8001b96:	dbed      	blt.n	8001b74 <DrawRectangle+0x32>
		for (uint8_t y = yp; y < yp + Heigth; y++) {
 8001b98:	7bfb      	ldrb	r3, [r7, #15]
 8001b9a:	3301      	adds	r3, #1
 8001b9c:	73fb      	strb	r3, [r7, #15]
 8001b9e:	7bfa      	ldrb	r2, [r7, #15]
 8001ba0:	79b9      	ldrb	r1, [r7, #6]
 8001ba2:	793b      	ldrb	r3, [r7, #4]
 8001ba4:	440b      	add	r3, r1
 8001ba6:	429a      	cmp	r2, r3
 8001ba8:	dbe1      	blt.n	8001b6e <DrawRectangle+0x2c>
			}
		}
	}
	//rectangle not filled, only lines
	if (filled == 1) {
 8001baa:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001bae:	2b01      	cmp	r3, #1
 8001bb0:	d15b      	bne.n	8001c6a <DrawRectangle+0x128>
		//top line
		for (uint8_t x = xp; x < xp + Width; x++) {
 8001bb2:	79fb      	ldrb	r3, [r7, #7]
 8001bb4:	737b      	strb	r3, [r7, #13]
 8001bb6:	e00b      	b.n	8001bd0 <DrawRectangle+0x8e>
			UB_VGA_SetPixel(x, yp, color);
 8001bb8:	7b7b      	ldrb	r3, [r7, #13]
 8001bba:	b29b      	uxth	r3, r3
 8001bbc:	79ba      	ldrb	r2, [r7, #6]
 8001bbe:	b291      	uxth	r1, r2
 8001bc0:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f000 fafb 	bl	80021c0 <UB_VGA_SetPixel>
		for (uint8_t x = xp; x < xp + Width; x++) {
 8001bca:	7b7b      	ldrb	r3, [r7, #13]
 8001bcc:	3301      	adds	r3, #1
 8001bce:	737b      	strb	r3, [r7, #13]
 8001bd0:	7b7a      	ldrb	r2, [r7, #13]
 8001bd2:	79f9      	ldrb	r1, [r7, #7]
 8001bd4:	797b      	ldrb	r3, [r7, #5]
 8001bd6:	440b      	add	r3, r1
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	dbed      	blt.n	8001bb8 <DrawRectangle+0x76>
		}
		//bottom line
		for (uint8_t x = xp; x < xp + Width; x++) {
 8001bdc:	79fb      	ldrb	r3, [r7, #7]
 8001bde:	733b      	strb	r3, [r7, #12]
 8001be0:	e00f      	b.n	8001c02 <DrawRectangle+0xc0>
			UB_VGA_SetPixel(x, yp + Heigth, color);
 8001be2:	7b3b      	ldrb	r3, [r7, #12]
 8001be4:	b298      	uxth	r0, r3
 8001be6:	79bb      	ldrb	r3, [r7, #6]
 8001be8:	b29a      	uxth	r2, r3
 8001bea:	793b      	ldrb	r3, [r7, #4]
 8001bec:	b29b      	uxth	r3, r3
 8001bee:	4413      	add	r3, r2
 8001bf0:	b29b      	uxth	r3, r3
 8001bf2:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	f000 fae2 	bl	80021c0 <UB_VGA_SetPixel>
		for (uint8_t x = xp; x < xp + Width; x++) {
 8001bfc:	7b3b      	ldrb	r3, [r7, #12]
 8001bfe:	3301      	adds	r3, #1
 8001c00:	733b      	strb	r3, [r7, #12]
 8001c02:	7b3a      	ldrb	r2, [r7, #12]
 8001c04:	79f9      	ldrb	r1, [r7, #7]
 8001c06:	797b      	ldrb	r3, [r7, #5]
 8001c08:	440b      	add	r3, r1
 8001c0a:	429a      	cmp	r2, r3
 8001c0c:	dbe9      	blt.n	8001be2 <DrawRectangle+0xa0>
		}

		//Left vertical line
		for (uint8_t y = yp; y < yp + Heigth; y++) {
 8001c0e:	79bb      	ldrb	r3, [r7, #6]
 8001c10:	72fb      	strb	r3, [r7, #11]
 8001c12:	e00b      	b.n	8001c2c <DrawRectangle+0xea>
			UB_VGA_SetPixel(xp, y, color);
 8001c14:	79fb      	ldrb	r3, [r7, #7]
 8001c16:	b29b      	uxth	r3, r3
 8001c18:	7afa      	ldrb	r2, [r7, #11]
 8001c1a:	b291      	uxth	r1, r2
 8001c1c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001c20:	4618      	mov	r0, r3
 8001c22:	f000 facd 	bl	80021c0 <UB_VGA_SetPixel>
		for (uint8_t y = yp; y < yp + Heigth; y++) {
 8001c26:	7afb      	ldrb	r3, [r7, #11]
 8001c28:	3301      	adds	r3, #1
 8001c2a:	72fb      	strb	r3, [r7, #11]
 8001c2c:	7afa      	ldrb	r2, [r7, #11]
 8001c2e:	79b9      	ldrb	r1, [r7, #6]
 8001c30:	793b      	ldrb	r3, [r7, #4]
 8001c32:	440b      	add	r3, r1
 8001c34:	429a      	cmp	r2, r3
 8001c36:	dbed      	blt.n	8001c14 <DrawRectangle+0xd2>

		}
		//Right vertical line
		for (uint8_t y = yp; y < yp + Heigth; y++) {
 8001c38:	79bb      	ldrb	r3, [r7, #6]
 8001c3a:	72bb      	strb	r3, [r7, #10]
 8001c3c:	e00f      	b.n	8001c5e <DrawRectangle+0x11c>
			UB_VGA_SetPixel(xp + Width, y, color);
 8001c3e:	79fb      	ldrb	r3, [r7, #7]
 8001c40:	b29a      	uxth	r2, r3
 8001c42:	797b      	ldrb	r3, [r7, #5]
 8001c44:	b29b      	uxth	r3, r3
 8001c46:	4413      	add	r3, r2
 8001c48:	b29b      	uxth	r3, r3
 8001c4a:	7aba      	ldrb	r2, [r7, #10]
 8001c4c:	b291      	uxth	r1, r2
 8001c4e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001c52:	4618      	mov	r0, r3
 8001c54:	f000 fab4 	bl	80021c0 <UB_VGA_SetPixel>
		for (uint8_t y = yp; y < yp + Heigth; y++) {
 8001c58:	7abb      	ldrb	r3, [r7, #10]
 8001c5a:	3301      	adds	r3, #1
 8001c5c:	72bb      	strb	r3, [r7, #10]
 8001c5e:	7aba      	ldrb	r2, [r7, #10]
 8001c60:	79b9      	ldrb	r1, [r7, #6]
 8001c62:	793b      	ldrb	r3, [r7, #4]
 8001c64:	440b      	add	r3, r1
 8001c66:	429a      	cmp	r2, r3
 8001c68:	dbe9      	blt.n	8001c3e <DrawRectangle+0xfc>
		}
	}
}
 8001c6a:	bf00      	nop
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	3714      	adds	r7, #20
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd90      	pop	{r4, r7, pc}

08001c74 <DrawLine>:
 * @param color
 * @param thickness
 * @return
 */
int DrawLine(uint8_t xp1, uint8_t yp1, uint8_t xp2, uint8_t yp2, uint8_t color,
		uint8_t thickness) {
 8001c74:	b590      	push	{r4, r7, lr}
 8001c76:	b08d      	sub	sp, #52	; 0x34
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	4604      	mov	r4, r0
 8001c7c:	4608      	mov	r0, r1
 8001c7e:	4611      	mov	r1, r2
 8001c80:	461a      	mov	r2, r3
 8001c82:	4623      	mov	r3, r4
 8001c84:	71fb      	strb	r3, [r7, #7]
 8001c86:	4603      	mov	r3, r0
 8001c88:	71bb      	strb	r3, [r7, #6]
 8001c8a:	460b      	mov	r3, r1
 8001c8c:	717b      	strb	r3, [r7, #5]
 8001c8e:	4613      	mov	r3, r2
 8001c90:	713b      	strb	r3, [r7, #4]
	int dx = xp2 - xp1;
 8001c92:	797a      	ldrb	r2, [r7, #5]
 8001c94:	79fb      	ldrb	r3, [r7, #7]
 8001c96:	1ad3      	subs	r3, r2, r3
 8001c98:	61fb      	str	r3, [r7, #28]
	int dy = yp2 - yp1;
 8001c9a:	793a      	ldrb	r2, [r7, #4]
 8001c9c:	79bb      	ldrb	r3, [r7, #6]
 8001c9e:	1ad3      	subs	r3, r2, r3
 8001ca0:	61bb      	str	r3, [r7, #24]

	// calculate steps required for generating pixels
	int steps = abs(dx) > abs(dy) ? abs(dx) : abs(dy);
 8001ca2:	69bb      	ldr	r3, [r7, #24]
 8001ca4:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001ca8:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001cac:	69fb      	ldr	r3, [r7, #28]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	bfb8      	it	lt
 8001cb2:	425b      	neglt	r3, r3
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	bfb8      	it	lt
 8001cb8:	4613      	movlt	r3, r2
 8001cba:	617b      	str	r3, [r7, #20]

	// calculate increment in x & y for each steps
	float Xinc = dx / (float) steps;
 8001cbc:	69fb      	ldr	r3, [r7, #28]
 8001cbe:	ee07 3a90 	vmov	s15, r3
 8001cc2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001cc6:	697b      	ldr	r3, [r7, #20]
 8001cc8:	ee07 3a90 	vmov	s15, r3
 8001ccc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cd0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cd4:	edc7 7a04 	vstr	s15, [r7, #16]
	float Yinc = dy / (float) steps;
 8001cd8:	69bb      	ldr	r3, [r7, #24]
 8001cda:	ee07 3a90 	vmov	s15, r3
 8001cde:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	ee07 3a90 	vmov	s15, r3
 8001ce8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cf0:	edc7 7a03 	vstr	s15, [r7, #12]

	// Put pixel for each step
	for (int j = 0 - abs(thickness / 2); j <= abs(thickness / 2); j++) {
 8001cf4:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8001cf8:	085b      	lsrs	r3, r3, #1
 8001cfa:	b2db      	uxtb	r3, r3
 8001cfc:	425b      	negs	r3, r3
 8001cfe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001d00:	e053      	b.n	8001daa <DrawLine+0x136>
		float X = xp1 + 0.5;
 8001d02:	79fb      	ldrb	r3, [r7, #7]
 8001d04:	4618      	mov	r0, r3
 8001d06:	f7fe fbbb 	bl	8000480 <__aeabi_i2d>
 8001d0a:	f04f 0200 	mov.w	r2, #0
 8001d0e:	4b2d      	ldr	r3, [pc, #180]	; (8001dc4 <DrawLine+0x150>)
 8001d10:	f7fe fa6a 	bl	80001e8 <__adddf3>
 8001d14:	4602      	mov	r2, r0
 8001d16:	460b      	mov	r3, r1
 8001d18:	4610      	mov	r0, r2
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	f7fe fc1a 	bl	8000554 <__aeabi_d2f>
 8001d20:	4603      	mov	r3, r0
 8001d22:	62bb      	str	r3, [r7, #40]	; 0x28
		float Y = yp1 + j + 0.5;
 8001d24:	79ba      	ldrb	r2, [r7, #6]
 8001d26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d28:	4413      	add	r3, r2
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f7fe fba8 	bl	8000480 <__aeabi_i2d>
 8001d30:	f04f 0200 	mov.w	r2, #0
 8001d34:	4b23      	ldr	r3, [pc, #140]	; (8001dc4 <DrawLine+0x150>)
 8001d36:	f7fe fa57 	bl	80001e8 <__adddf3>
 8001d3a:	4602      	mov	r2, r0
 8001d3c:	460b      	mov	r3, r1
 8001d3e:	4610      	mov	r0, r2
 8001d40:	4619      	mov	r1, r3
 8001d42:	f7fe fc07 	bl	8000554 <__aeabi_d2f>
 8001d46:	4603      	mov	r3, r0
 8001d48:	627b      	str	r3, [r7, #36]	; 0x24
		for (int i = 0; i <= steps; i++) {
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	623b      	str	r3, [r7, #32]
 8001d4e:	e025      	b.n	8001d9c <DrawLine+0x128>
			UB_VGA_SetPixel(X, Y, color);
 8001d50:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001d54:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d58:	ee17 3a90 	vmov	r3, s15
 8001d5c:	b29b      	uxth	r3, r3
 8001d5e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001d62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d66:	ee17 2a90 	vmov	r2, s15
 8001d6a:	b291      	uxth	r1, r2
 8001d6c:	f897 2040 	ldrb.w	r2, [r7, #64]	; 0x40
 8001d70:	4618      	mov	r0, r3
 8001d72:	f000 fa25 	bl	80021c0 <UB_VGA_SetPixel>
			X += Xinc; // increment in x at each step
 8001d76:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8001d7a:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d82:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
			Y += Yinc;
 8001d86:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001d8a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d8e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d92:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		for (int i = 0; i <= steps; i++) {
 8001d96:	6a3b      	ldr	r3, [r7, #32]
 8001d98:	3301      	adds	r3, #1
 8001d9a:	623b      	str	r3, [r7, #32]
 8001d9c:	6a3a      	ldr	r2, [r7, #32]
 8001d9e:	697b      	ldr	r3, [r7, #20]
 8001da0:	429a      	cmp	r2, r3
 8001da2:	ddd5      	ble.n	8001d50 <DrawLine+0xdc>
	for (int j = 0 - abs(thickness / 2); j <= abs(thickness / 2); j++) {
 8001da4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001da6:	3301      	adds	r3, #1
 8001da8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001daa:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8001dae:	085b      	lsrs	r3, r3, #1
 8001db0:	b2db      	uxtb	r3, r3
 8001db2:	461a      	mov	r2, r3
 8001db4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001db6:	4293      	cmp	r3, r2
 8001db8:	dda3      	ble.n	8001d02 <DrawLine+0x8e>
		}
	}
}
 8001dba:	bf00      	nop
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	3734      	adds	r7, #52	; 0x34
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd90      	pop	{r4, r7, pc}
 8001dc4:	3fe00000 	.word	0x3fe00000

08001dc8 <ClearScreen>:
 * @brief Clears the screen in the specified color
 *
 * @param color
 * @return
 */
int ClearScreen(uint8_t color) {
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	4603      	mov	r3, r0
 8001dd0:	71fb      	strb	r3, [r7, #7]
	UB_VGA_FillScreen(color);
 8001dd2:	79fb      	ldrb	r3, [r7, #7]
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f000 f9cf 	bl	8002178 <UB_VGA_FillScreen>
}
 8001dda:	bf00      	nop
 8001ddc:	4618      	mov	r0, r3
 8001dde:	3708      	adds	r7, #8
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}

08001de4 <DrawBitmap>:
 * @param xp
 * @param yp
 * @param selection
 * @return
 */
int DrawBitmap(uint8_t selector, uint8_t xp, uint8_t yp) {
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b086      	sub	sp, #24
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	4603      	mov	r3, r0
 8001dec:	71fb      	strb	r3, [r7, #7]
 8001dee:	460b      	mov	r3, r1
 8001df0:	71bb      	strb	r3, [r7, #6]
 8001df2:	4613      	mov	r3, r2
 8001df4:	717b      	strb	r3, [r7, #5]
	uint8_t color;

	if (selector == LEFT) //Left
 8001df6:	79fb      	ldrb	r3, [r7, #7]
 8001df8:	2b01      	cmp	r3, #1
 8001dfa:	d136      	bne.n	8001e6a <DrawBitmap+0x86>
	{
		for (uint8_t y = 0; y < BITMAPSIZE; y++) {
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	75fb      	strb	r3, [r7, #23]
 8001e00:	e030      	b.n	8001e64 <DrawBitmap+0x80>
			for (uint8_t x = 0; x < BITMAPSIZE; x++) {
 8001e02:	2300      	movs	r3, #0
 8001e04:	75bb      	strb	r3, [r7, #22]
 8001e06:	e027      	b.n	8001e58 <DrawBitmap+0x74>
				if (arrowLeft[y][x] != 0b10010000) {
 8001e08:	7dfa      	ldrb	r2, [r7, #23]
 8001e0a:	7dbb      	ldrb	r3, [r7, #22]
 8001e0c:	4993      	ldr	r1, [pc, #588]	; (800205c <DrawBitmap+0x278>)
 8001e0e:	2032      	movs	r0, #50	; 0x32
 8001e10:	fb00 f202 	mul.w	r2, r0, r2
 8001e14:	440a      	add	r2, r1
 8001e16:	4413      	add	r3, r2
 8001e18:	781b      	ldrb	r3, [r3, #0]
 8001e1a:	2b90      	cmp	r3, #144	; 0x90
 8001e1c:	d019      	beq.n	8001e52 <DrawBitmap+0x6e>
					color = arrowLeft[y][x];
 8001e1e:	7dfa      	ldrb	r2, [r7, #23]
 8001e20:	7dbb      	ldrb	r3, [r7, #22]
 8001e22:	498e      	ldr	r1, [pc, #568]	; (800205c <DrawBitmap+0x278>)
 8001e24:	2032      	movs	r0, #50	; 0x32
 8001e26:	fb00 f202 	mul.w	r2, r0, r2
 8001e2a:	440a      	add	r2, r1
 8001e2c:	4413      	add	r3, r2
 8001e2e:	781b      	ldrb	r3, [r3, #0]
 8001e30:	72fb      	strb	r3, [r7, #11]
					UB_VGA_SetPixel(xp + x, yp + y, color);
 8001e32:	79bb      	ldrb	r3, [r7, #6]
 8001e34:	b29a      	uxth	r2, r3
 8001e36:	7dbb      	ldrb	r3, [r7, #22]
 8001e38:	b29b      	uxth	r3, r3
 8001e3a:	4413      	add	r3, r2
 8001e3c:	b298      	uxth	r0, r3
 8001e3e:	797b      	ldrb	r3, [r7, #5]
 8001e40:	b29a      	uxth	r2, r3
 8001e42:	7dfb      	ldrb	r3, [r7, #23]
 8001e44:	b29b      	uxth	r3, r3
 8001e46:	4413      	add	r3, r2
 8001e48:	b29b      	uxth	r3, r3
 8001e4a:	7afa      	ldrb	r2, [r7, #11]
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	f000 f9b7 	bl	80021c0 <UB_VGA_SetPixel>
			for (uint8_t x = 0; x < BITMAPSIZE; x++) {
 8001e52:	7dbb      	ldrb	r3, [r7, #22]
 8001e54:	3301      	adds	r3, #1
 8001e56:	75bb      	strb	r3, [r7, #22]
 8001e58:	7dbb      	ldrb	r3, [r7, #22]
 8001e5a:	2b31      	cmp	r3, #49	; 0x31
 8001e5c:	d9d4      	bls.n	8001e08 <DrawBitmap+0x24>
		for (uint8_t y = 0; y < BITMAPSIZE; y++) {
 8001e5e:	7dfb      	ldrb	r3, [r7, #23]
 8001e60:	3301      	adds	r3, #1
 8001e62:	75fb      	strb	r3, [r7, #23]
 8001e64:	7dfb      	ldrb	r3, [r7, #23]
 8001e66:	2b31      	cmp	r3, #49	; 0x31
 8001e68:	d9cb      	bls.n	8001e02 <DrawBitmap+0x1e>
				}
			}
		}
	}

	if (selector == RIGHT) //Right
 8001e6a:	79fb      	ldrb	r3, [r7, #7]
 8001e6c:	2b02      	cmp	r3, #2
 8001e6e:	d13a      	bne.n	8001ee6 <DrawBitmap+0x102>
	{
		for (uint8_t y = 0; y < BITMAPSIZE; y++) {
 8001e70:	2300      	movs	r3, #0
 8001e72:	757b      	strb	r3, [r7, #21]
 8001e74:	e034      	b.n	8001ee0 <DrawBitmap+0xfc>
			for (uint8_t x = 0; x < BITMAPSIZE; x++) {
 8001e76:	2300      	movs	r3, #0
 8001e78:	753b      	strb	r3, [r7, #20]
 8001e7a:	e02b      	b.n	8001ed4 <DrawBitmap+0xf0>
				if (arrowLeft[y][x] != 0b10010000) {
 8001e7c:	7d7a      	ldrb	r2, [r7, #21]
 8001e7e:	7d3b      	ldrb	r3, [r7, #20]
 8001e80:	4976      	ldr	r1, [pc, #472]	; (800205c <DrawBitmap+0x278>)
 8001e82:	2032      	movs	r0, #50	; 0x32
 8001e84:	fb00 f202 	mul.w	r2, r0, r2
 8001e88:	440a      	add	r2, r1
 8001e8a:	4413      	add	r3, r2
 8001e8c:	781b      	ldrb	r3, [r3, #0]
 8001e8e:	2b90      	cmp	r3, #144	; 0x90
 8001e90:	d01d      	beq.n	8001ece <DrawBitmap+0xea>
					color = arrowLeft[y][x];
 8001e92:	7d7a      	ldrb	r2, [r7, #21]
 8001e94:	7d3b      	ldrb	r3, [r7, #20]
 8001e96:	4971      	ldr	r1, [pc, #452]	; (800205c <DrawBitmap+0x278>)
 8001e98:	2032      	movs	r0, #50	; 0x32
 8001e9a:	fb00 f202 	mul.w	r2, r0, r2
 8001e9e:	440a      	add	r2, r1
 8001ea0:	4413      	add	r3, r2
 8001ea2:	781b      	ldrb	r3, [r3, #0]
 8001ea4:	72fb      	strb	r3, [r7, #11]
					UB_VGA_SetPixel(xp + BITMAPSIZE - x, yp + BITMAPSIZE - y,
 8001ea6:	79bb      	ldrb	r3, [r7, #6]
 8001ea8:	b29a      	uxth	r2, r3
 8001eaa:	7d3b      	ldrb	r3, [r7, #20]
 8001eac:	b29b      	uxth	r3, r3
 8001eae:	1ad3      	subs	r3, r2, r3
 8001eb0:	b29b      	uxth	r3, r3
 8001eb2:	3332      	adds	r3, #50	; 0x32
 8001eb4:	b298      	uxth	r0, r3
 8001eb6:	797b      	ldrb	r3, [r7, #5]
 8001eb8:	b29a      	uxth	r2, r3
 8001eba:	7d7b      	ldrb	r3, [r7, #21]
 8001ebc:	b29b      	uxth	r3, r3
 8001ebe:	1ad3      	subs	r3, r2, r3
 8001ec0:	b29b      	uxth	r3, r3
 8001ec2:	3332      	adds	r3, #50	; 0x32
 8001ec4:	b29b      	uxth	r3, r3
 8001ec6:	7afa      	ldrb	r2, [r7, #11]
 8001ec8:	4619      	mov	r1, r3
 8001eca:	f000 f979 	bl	80021c0 <UB_VGA_SetPixel>
			for (uint8_t x = 0; x < BITMAPSIZE; x++) {
 8001ece:	7d3b      	ldrb	r3, [r7, #20]
 8001ed0:	3301      	adds	r3, #1
 8001ed2:	753b      	strb	r3, [r7, #20]
 8001ed4:	7d3b      	ldrb	r3, [r7, #20]
 8001ed6:	2b31      	cmp	r3, #49	; 0x31
 8001ed8:	d9d0      	bls.n	8001e7c <DrawBitmap+0x98>
		for (uint8_t y = 0; y < BITMAPSIZE; y++) {
 8001eda:	7d7b      	ldrb	r3, [r7, #21]
 8001edc:	3301      	adds	r3, #1
 8001ede:	757b      	strb	r3, [r7, #21]
 8001ee0:	7d7b      	ldrb	r3, [r7, #21]
 8001ee2:	2b31      	cmp	r3, #49	; 0x31
 8001ee4:	d9c7      	bls.n	8001e76 <DrawBitmap+0x92>
				}
			}
		}
	}

	if (selector == UP) //Up
 8001ee6:	79fb      	ldrb	r3, [r7, #7]
 8001ee8:	2b03      	cmp	r3, #3
 8001eea:	d136      	bne.n	8001f5a <DrawBitmap+0x176>
	{
		for (uint8_t y = 0; y < BITMAPSIZE; y++) {
 8001eec:	2300      	movs	r3, #0
 8001eee:	74fb      	strb	r3, [r7, #19]
 8001ef0:	e030      	b.n	8001f54 <DrawBitmap+0x170>
			for (uint8_t x = 0; x < BITMAPSIZE; x++) {
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	74bb      	strb	r3, [r7, #18]
 8001ef6:	e027      	b.n	8001f48 <DrawBitmap+0x164>
				if (arrowLeft[x][y] != 0b10010000) {
 8001ef8:	7cba      	ldrb	r2, [r7, #18]
 8001efa:	7cfb      	ldrb	r3, [r7, #19]
 8001efc:	4957      	ldr	r1, [pc, #348]	; (800205c <DrawBitmap+0x278>)
 8001efe:	2032      	movs	r0, #50	; 0x32
 8001f00:	fb00 f202 	mul.w	r2, r0, r2
 8001f04:	440a      	add	r2, r1
 8001f06:	4413      	add	r3, r2
 8001f08:	781b      	ldrb	r3, [r3, #0]
 8001f0a:	2b90      	cmp	r3, #144	; 0x90
 8001f0c:	d019      	beq.n	8001f42 <DrawBitmap+0x15e>
					color = arrowLeft[x][y];
 8001f0e:	7cba      	ldrb	r2, [r7, #18]
 8001f10:	7cfb      	ldrb	r3, [r7, #19]
 8001f12:	4952      	ldr	r1, [pc, #328]	; (800205c <DrawBitmap+0x278>)
 8001f14:	2032      	movs	r0, #50	; 0x32
 8001f16:	fb00 f202 	mul.w	r2, r0, r2
 8001f1a:	440a      	add	r2, r1
 8001f1c:	4413      	add	r3, r2
 8001f1e:	781b      	ldrb	r3, [r3, #0]
 8001f20:	72fb      	strb	r3, [r7, #11]
					UB_VGA_SetPixel(xp + x, yp + y, color);
 8001f22:	79bb      	ldrb	r3, [r7, #6]
 8001f24:	b29a      	uxth	r2, r3
 8001f26:	7cbb      	ldrb	r3, [r7, #18]
 8001f28:	b29b      	uxth	r3, r3
 8001f2a:	4413      	add	r3, r2
 8001f2c:	b298      	uxth	r0, r3
 8001f2e:	797b      	ldrb	r3, [r7, #5]
 8001f30:	b29a      	uxth	r2, r3
 8001f32:	7cfb      	ldrb	r3, [r7, #19]
 8001f34:	b29b      	uxth	r3, r3
 8001f36:	4413      	add	r3, r2
 8001f38:	b29b      	uxth	r3, r3
 8001f3a:	7afa      	ldrb	r2, [r7, #11]
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	f000 f93f 	bl	80021c0 <UB_VGA_SetPixel>
			for (uint8_t x = 0; x < BITMAPSIZE; x++) {
 8001f42:	7cbb      	ldrb	r3, [r7, #18]
 8001f44:	3301      	adds	r3, #1
 8001f46:	74bb      	strb	r3, [r7, #18]
 8001f48:	7cbb      	ldrb	r3, [r7, #18]
 8001f4a:	2b31      	cmp	r3, #49	; 0x31
 8001f4c:	d9d4      	bls.n	8001ef8 <DrawBitmap+0x114>
		for (uint8_t y = 0; y < BITMAPSIZE; y++) {
 8001f4e:	7cfb      	ldrb	r3, [r7, #19]
 8001f50:	3301      	adds	r3, #1
 8001f52:	74fb      	strb	r3, [r7, #19]
 8001f54:	7cfb      	ldrb	r3, [r7, #19]
 8001f56:	2b31      	cmp	r3, #49	; 0x31
 8001f58:	d9cb      	bls.n	8001ef2 <DrawBitmap+0x10e>
				}
			}
		}
	}

	if (selector == DOWN) //Down
 8001f5a:	79fb      	ldrb	r3, [r7, #7]
 8001f5c:	2b04      	cmp	r3, #4
 8001f5e:	d13a      	bne.n	8001fd6 <DrawBitmap+0x1f2>
	{
		for (uint8_t y = 0; y < BITMAPSIZE; y++) {
 8001f60:	2300      	movs	r3, #0
 8001f62:	747b      	strb	r3, [r7, #17]
 8001f64:	e034      	b.n	8001fd0 <DrawBitmap+0x1ec>
			for (uint8_t x = 0; x < BITMAPSIZE; x++) {
 8001f66:	2300      	movs	r3, #0
 8001f68:	743b      	strb	r3, [r7, #16]
 8001f6a:	e02b      	b.n	8001fc4 <DrawBitmap+0x1e0>
				if (arrowLeft[x][y] != 0b10010000) {
 8001f6c:	7c3a      	ldrb	r2, [r7, #16]
 8001f6e:	7c7b      	ldrb	r3, [r7, #17]
 8001f70:	493a      	ldr	r1, [pc, #232]	; (800205c <DrawBitmap+0x278>)
 8001f72:	2032      	movs	r0, #50	; 0x32
 8001f74:	fb00 f202 	mul.w	r2, r0, r2
 8001f78:	440a      	add	r2, r1
 8001f7a:	4413      	add	r3, r2
 8001f7c:	781b      	ldrb	r3, [r3, #0]
 8001f7e:	2b90      	cmp	r3, #144	; 0x90
 8001f80:	d01d      	beq.n	8001fbe <DrawBitmap+0x1da>
					color = arrowLeft[x][y];
 8001f82:	7c3a      	ldrb	r2, [r7, #16]
 8001f84:	7c7b      	ldrb	r3, [r7, #17]
 8001f86:	4935      	ldr	r1, [pc, #212]	; (800205c <DrawBitmap+0x278>)
 8001f88:	2032      	movs	r0, #50	; 0x32
 8001f8a:	fb00 f202 	mul.w	r2, r0, r2
 8001f8e:	440a      	add	r2, r1
 8001f90:	4413      	add	r3, r2
 8001f92:	781b      	ldrb	r3, [r3, #0]
 8001f94:	72fb      	strb	r3, [r7, #11]
					UB_VGA_SetPixel(xp + BITMAPSIZE - x, yp + BITMAPSIZE - y,
 8001f96:	79bb      	ldrb	r3, [r7, #6]
 8001f98:	b29a      	uxth	r2, r3
 8001f9a:	7c3b      	ldrb	r3, [r7, #16]
 8001f9c:	b29b      	uxth	r3, r3
 8001f9e:	1ad3      	subs	r3, r2, r3
 8001fa0:	b29b      	uxth	r3, r3
 8001fa2:	3332      	adds	r3, #50	; 0x32
 8001fa4:	b298      	uxth	r0, r3
 8001fa6:	797b      	ldrb	r3, [r7, #5]
 8001fa8:	b29a      	uxth	r2, r3
 8001faa:	7c7b      	ldrb	r3, [r7, #17]
 8001fac:	b29b      	uxth	r3, r3
 8001fae:	1ad3      	subs	r3, r2, r3
 8001fb0:	b29b      	uxth	r3, r3
 8001fb2:	3332      	adds	r3, #50	; 0x32
 8001fb4:	b29b      	uxth	r3, r3
 8001fb6:	7afa      	ldrb	r2, [r7, #11]
 8001fb8:	4619      	mov	r1, r3
 8001fba:	f000 f901 	bl	80021c0 <UB_VGA_SetPixel>
			for (uint8_t x = 0; x < BITMAPSIZE; x++) {
 8001fbe:	7c3b      	ldrb	r3, [r7, #16]
 8001fc0:	3301      	adds	r3, #1
 8001fc2:	743b      	strb	r3, [r7, #16]
 8001fc4:	7c3b      	ldrb	r3, [r7, #16]
 8001fc6:	2b31      	cmp	r3, #49	; 0x31
 8001fc8:	d9d0      	bls.n	8001f6c <DrawBitmap+0x188>
		for (uint8_t y = 0; y < BITMAPSIZE; y++) {
 8001fca:	7c7b      	ldrb	r3, [r7, #17]
 8001fcc:	3301      	adds	r3, #1
 8001fce:	747b      	strb	r3, [r7, #17]
 8001fd0:	7c7b      	ldrb	r3, [r7, #17]
 8001fd2:	2b31      	cmp	r3, #49	; 0x31
 8001fd4:	d9c7      	bls.n	8001f66 <DrawBitmap+0x182>
				}
			}
		}
	}

	if (selector == SMILEY) //smileyFace
 8001fd6:	79fb      	ldrb	r3, [r7, #7]
 8001fd8:	2b05      	cmp	r3, #5
 8001fda:	d136      	bne.n	800204a <DrawBitmap+0x266>
	{
		for (uint8_t y = 0; y < BITMAPSIZE; y++) {
 8001fdc:	2300      	movs	r3, #0
 8001fde:	73fb      	strb	r3, [r7, #15]
 8001fe0:	e030      	b.n	8002044 <DrawBitmap+0x260>
			for (uint8_t x = 0; x < BITMAPSIZE; x++) {
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	73bb      	strb	r3, [r7, #14]
 8001fe6:	e027      	b.n	8002038 <DrawBitmap+0x254>
				if (smiley[y][x] != 0b10010000) {
 8001fe8:	7bfa      	ldrb	r2, [r7, #15]
 8001fea:	7bbb      	ldrb	r3, [r7, #14]
 8001fec:	491c      	ldr	r1, [pc, #112]	; (8002060 <DrawBitmap+0x27c>)
 8001fee:	2032      	movs	r0, #50	; 0x32
 8001ff0:	fb00 f202 	mul.w	r2, r0, r2
 8001ff4:	440a      	add	r2, r1
 8001ff6:	4413      	add	r3, r2
 8001ff8:	781b      	ldrb	r3, [r3, #0]
 8001ffa:	2b90      	cmp	r3, #144	; 0x90
 8001ffc:	d019      	beq.n	8002032 <DrawBitmap+0x24e>
					color = smiley[y][x];
 8001ffe:	7bfa      	ldrb	r2, [r7, #15]
 8002000:	7bbb      	ldrb	r3, [r7, #14]
 8002002:	4917      	ldr	r1, [pc, #92]	; (8002060 <DrawBitmap+0x27c>)
 8002004:	2032      	movs	r0, #50	; 0x32
 8002006:	fb00 f202 	mul.w	r2, r0, r2
 800200a:	440a      	add	r2, r1
 800200c:	4413      	add	r3, r2
 800200e:	781b      	ldrb	r3, [r3, #0]
 8002010:	72fb      	strb	r3, [r7, #11]
					UB_VGA_SetPixel(xp + x, yp + y, color);
 8002012:	79bb      	ldrb	r3, [r7, #6]
 8002014:	b29a      	uxth	r2, r3
 8002016:	7bbb      	ldrb	r3, [r7, #14]
 8002018:	b29b      	uxth	r3, r3
 800201a:	4413      	add	r3, r2
 800201c:	b298      	uxth	r0, r3
 800201e:	797b      	ldrb	r3, [r7, #5]
 8002020:	b29a      	uxth	r2, r3
 8002022:	7bfb      	ldrb	r3, [r7, #15]
 8002024:	b29b      	uxth	r3, r3
 8002026:	4413      	add	r3, r2
 8002028:	b29b      	uxth	r3, r3
 800202a:	7afa      	ldrb	r2, [r7, #11]
 800202c:	4619      	mov	r1, r3
 800202e:	f000 f8c7 	bl	80021c0 <UB_VGA_SetPixel>
			for (uint8_t x = 0; x < BITMAPSIZE; x++) {
 8002032:	7bbb      	ldrb	r3, [r7, #14]
 8002034:	3301      	adds	r3, #1
 8002036:	73bb      	strb	r3, [r7, #14]
 8002038:	7bbb      	ldrb	r3, [r7, #14]
 800203a:	2b31      	cmp	r3, #49	; 0x31
 800203c:	d9d4      	bls.n	8001fe8 <DrawBitmap+0x204>
		for (uint8_t y = 0; y < BITMAPSIZE; y++) {
 800203e:	7bfb      	ldrb	r3, [r7, #15]
 8002040:	3301      	adds	r3, #1
 8002042:	73fb      	strb	r3, [r7, #15]
 8002044:	7bfb      	ldrb	r3, [r7, #15]
 8002046:	2b31      	cmp	r3, #49	; 0x31
 8002048:	d9cb      	bls.n	8001fe2 <DrawBitmap+0x1fe>

				}
			}
		}
	}
	if (selector == ANGRY) //Anrgy Face
 800204a:	79fb      	ldrb	r3, [r7, #7]
 800204c:	2b06      	cmp	r3, #6
 800204e:	d13a      	bne.n	80020c6 <DrawBitmap+0x2e2>
	{
		for (uint8_t y = 0; y < BITMAPSIZE; y++) {
 8002050:	2300      	movs	r3, #0
 8002052:	737b      	strb	r3, [r7, #13]
 8002054:	e034      	b.n	80020c0 <DrawBitmap+0x2dc>
			for (uint8_t x = 0; x < BITMAPSIZE; x++) {
 8002056:	2300      	movs	r3, #0
 8002058:	733b      	strb	r3, [r7, #12]
 800205a:	e02b      	b.n	80020b4 <DrawBitmap+0x2d0>
 800205c:	20000078 	.word	0x20000078
 8002060:	20000a3c 	.word	0x20000a3c
				if (angry[y][x] != 0b10010000) {
 8002064:	7b7a      	ldrb	r2, [r7, #13]
 8002066:	7b3b      	ldrb	r3, [r7, #12]
 8002068:	4919      	ldr	r1, [pc, #100]	; (80020d0 <DrawBitmap+0x2ec>)
 800206a:	2032      	movs	r0, #50	; 0x32
 800206c:	fb00 f202 	mul.w	r2, r0, r2
 8002070:	440a      	add	r2, r1
 8002072:	4413      	add	r3, r2
 8002074:	781b      	ldrb	r3, [r3, #0]
 8002076:	2b90      	cmp	r3, #144	; 0x90
 8002078:	d019      	beq.n	80020ae <DrawBitmap+0x2ca>
					color = angry[y][x];
 800207a:	7b7a      	ldrb	r2, [r7, #13]
 800207c:	7b3b      	ldrb	r3, [r7, #12]
 800207e:	4914      	ldr	r1, [pc, #80]	; (80020d0 <DrawBitmap+0x2ec>)
 8002080:	2032      	movs	r0, #50	; 0x32
 8002082:	fb00 f202 	mul.w	r2, r0, r2
 8002086:	440a      	add	r2, r1
 8002088:	4413      	add	r3, r2
 800208a:	781b      	ldrb	r3, [r3, #0]
 800208c:	72fb      	strb	r3, [r7, #11]
					UB_VGA_SetPixel(xp + x, yp + y, color);
 800208e:	79bb      	ldrb	r3, [r7, #6]
 8002090:	b29a      	uxth	r2, r3
 8002092:	7b3b      	ldrb	r3, [r7, #12]
 8002094:	b29b      	uxth	r3, r3
 8002096:	4413      	add	r3, r2
 8002098:	b298      	uxth	r0, r3
 800209a:	797b      	ldrb	r3, [r7, #5]
 800209c:	b29a      	uxth	r2, r3
 800209e:	7b7b      	ldrb	r3, [r7, #13]
 80020a0:	b29b      	uxth	r3, r3
 80020a2:	4413      	add	r3, r2
 80020a4:	b29b      	uxth	r3, r3
 80020a6:	7afa      	ldrb	r2, [r7, #11]
 80020a8:	4619      	mov	r1, r3
 80020aa:	f000 f889 	bl	80021c0 <UB_VGA_SetPixel>
			for (uint8_t x = 0; x < BITMAPSIZE; x++) {
 80020ae:	7b3b      	ldrb	r3, [r7, #12]
 80020b0:	3301      	adds	r3, #1
 80020b2:	733b      	strb	r3, [r7, #12]
 80020b4:	7b3b      	ldrb	r3, [r7, #12]
 80020b6:	2b31      	cmp	r3, #49	; 0x31
 80020b8:	d9d4      	bls.n	8002064 <DrawBitmap+0x280>
		for (uint8_t y = 0; y < BITMAPSIZE; y++) {
 80020ba:	7b7b      	ldrb	r3, [r7, #13]
 80020bc:	3301      	adds	r3, #1
 80020be:	737b      	strb	r3, [r7, #13]
 80020c0:	7b7b      	ldrb	r3, [r7, #13]
 80020c2:	2b31      	cmp	r3, #49	; 0x31
 80020c4:	d9c7      	bls.n	8002056 <DrawBitmap+0x272>

				}
			}
		}
	}
}
 80020c6:	bf00      	nop
 80020c8:	4618      	mov	r0, r3
 80020ca:	3718      	adds	r7, #24
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}
 80020d0:	20001400 	.word	0x20001400

080020d4 <UB_VGA_Screen_Init>:
VGA_t VGA;
//--------------------------------------------------------------
// Init VGA-Module
//--------------------------------------------------------------
void UB_VGA_Screen_Init(void)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	af00      	add	r7, sp, #0
  VGA.hsync_cnt = 0;
 80020d8:	4b1f      	ldr	r3, [pc, #124]	; (8002158 <UB_VGA_Screen_Init+0x84>)
 80020da:	2200      	movs	r2, #0
 80020dc:	801a      	strh	r2, [r3, #0]
  VGA.start_adr = 0;
 80020de:	4b1e      	ldr	r3, [pc, #120]	; (8002158 <UB_VGA_Screen_Init+0x84>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	605a      	str	r2, [r3, #4]
  VGA.dma2_cr_reg = 0;
 80020e4:	4b1c      	ldr	r3, [pc, #112]	; (8002158 <UB_VGA_Screen_Init+0x84>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	609a      	str	r2, [r3, #8]

  GPIOB->BSRR = VGA_VSYNC_Pin;
 80020ea:	4b1c      	ldr	r3, [pc, #112]	; (800215c <UB_VGA_Screen_Init+0x88>)
 80020ec:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80020f0:	619a      	str	r2, [r3, #24]

  // TIM2
  HAL_TIM_Base_Start(&htim2);
 80020f2:	481b      	ldr	r0, [pc, #108]	; (8002160 <UB_VGA_Screen_Init+0x8c>)
 80020f4:	f001 fc11 	bl	800391a <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80020f8:	210c      	movs	r1, #12
 80020fa:	4819      	ldr	r0, [pc, #100]	; (8002160 <UB_VGA_Screen_Init+0x8c>)
 80020fc:	f001 fc5c 	bl	80039b8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_3);
 8002100:	2108      	movs	r1, #8
 8002102:	4817      	ldr	r0, [pc, #92]	; (8002160 <UB_VGA_Screen_Init+0x8c>)
 8002104:	f001 fc96 	bl	8003a34 <HAL_TIM_PWM_Start_IT>

  // TIM1
  __HAL_TIM_ENABLE_DMA(&htim1, TIM_DMA_UPDATE);
 8002108:	4b16      	ldr	r3, [pc, #88]	; (8002164 <UB_VGA_Screen_Init+0x90>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	68da      	ldr	r2, [r3, #12]
 800210e:	4b15      	ldr	r3, [pc, #84]	; (8002164 <UB_VGA_Screen_Init+0x90>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002116:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(&htim1);
 8002118:	4b12      	ldr	r3, [pc, #72]	; (8002164 <UB_VGA_Screen_Init+0x90>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	681a      	ldr	r2, [r3, #0]
 800211e:	4b11      	ldr	r3, [pc, #68]	; (8002164 <UB_VGA_Screen_Init+0x90>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f042 0201 	orr.w	r2, r2, #1
 8002126:	601a      	str	r2, [r3, #0]
  HAL_DMA_Start_IT(&hdma_tim1_up, (uint32_t)&VGA_RAM1[0], VGA_GPIOE_ODR_ADDRESS, VGA_DISPLAY_X + 1);
 8002128:	490f      	ldr	r1, [pc, #60]	; (8002168 <UB_VGA_Screen_Init+0x94>)
 800212a:	f240 1341 	movw	r3, #321	; 0x141
 800212e:	4a0f      	ldr	r2, [pc, #60]	; (800216c <UB_VGA_Screen_Init+0x98>)
 8002130:	480f      	ldr	r0, [pc, #60]	; (8002170 <UB_VGA_Screen_Init+0x9c>)
 8002132:	f000 fa9f 	bl	8002674 <HAL_DMA_Start_IT>

  HAL_DMA_Init(&hdma_tim1_up);
 8002136:	480e      	ldr	r0, [pc, #56]	; (8002170 <UB_VGA_Screen_Init+0x9c>)
 8002138:	f000 f9ee 	bl	8002518 <HAL_DMA_Init>
  __HAL_DMA_ENABLE_IT(&hdma_tim1_up, DMA_IT_TC);
 800213c:	4b0c      	ldr	r3, [pc, #48]	; (8002170 <UB_VGA_Screen_Init+0x9c>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	681a      	ldr	r2, [r3, #0]
 8002142:	4b0b      	ldr	r3, [pc, #44]	; (8002170 <UB_VGA_Screen_Init+0x9c>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f042 0210 	orr.w	r2, r2, #16
 800214a:	601a      	str	r2, [r3, #0]

  //-----------------------
  // Register swap and safe
  //-----------------------
  // content of CR-Register read and save
  VGA.dma2_cr_reg = DMA2_Stream5->CR;
 800214c:	4b09      	ldr	r3, [pc, #36]	; (8002174 <UB_VGA_Screen_Init+0xa0>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a01      	ldr	r2, [pc, #4]	; (8002158 <UB_VGA_Screen_Init+0x84>)
 8002152:	6093      	str	r3, [r2, #8]
}
 8002154:	bf00      	nop
 8002156:	bd80      	pop	{r7, pc}
 8002158:	20015070 	.word	0x20015070
 800215c:	40020400 	.word	0x40020400
 8002160:	200022a0 	.word	0x200022a0
 8002164:	20002260 	.word	0x20002260
 8002168:	20002380 	.word	0x20002380
 800216c:	40021015 	.word	0x40021015
 8002170:	200022e0 	.word	0x200022e0
 8002174:	40026488 	.word	0x40026488

08002178 <UB_VGA_FillScreen>:

//--------------------------------------------------------------
// fill the DMA RAM buffer with one color
//--------------------------------------------------------------
void UB_VGA_FillScreen(uint8_t color)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b084      	sub	sp, #16
 800217c:	af00      	add	r7, sp, #0
 800217e:	4603      	mov	r3, r0
 8002180:	71fb      	strb	r3, [r7, #7]
  uint16_t xp,yp;

  for(yp = 0; yp < VGA_DISPLAY_Y; yp++) {
 8002182:	2300      	movs	r3, #0
 8002184:	81bb      	strh	r3, [r7, #12]
 8002186:	e012      	b.n	80021ae <UB_VGA_FillScreen+0x36>
    for(xp = 0; xp < VGA_DISPLAY_X; xp++) {
 8002188:	2300      	movs	r3, #0
 800218a:	81fb      	strh	r3, [r7, #14]
 800218c:	e008      	b.n	80021a0 <UB_VGA_FillScreen+0x28>
      UB_VGA_SetPixel(xp, yp, color);
 800218e:	79fa      	ldrb	r2, [r7, #7]
 8002190:	89b9      	ldrh	r1, [r7, #12]
 8002192:	89fb      	ldrh	r3, [r7, #14]
 8002194:	4618      	mov	r0, r3
 8002196:	f000 f813 	bl	80021c0 <UB_VGA_SetPixel>
    for(xp = 0; xp < VGA_DISPLAY_X; xp++) {
 800219a:	89fb      	ldrh	r3, [r7, #14]
 800219c:	3301      	adds	r3, #1
 800219e:	81fb      	strh	r3, [r7, #14]
 80021a0:	89fb      	ldrh	r3, [r7, #14]
 80021a2:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80021a6:	d3f2      	bcc.n	800218e <UB_VGA_FillScreen+0x16>
  for(yp = 0; yp < VGA_DISPLAY_Y; yp++) {
 80021a8:	89bb      	ldrh	r3, [r7, #12]
 80021aa:	3301      	adds	r3, #1
 80021ac:	81bb      	strh	r3, [r7, #12]
 80021ae:	89bb      	ldrh	r3, [r7, #12]
 80021b0:	2bef      	cmp	r3, #239	; 0xef
 80021b2:	d9e9      	bls.n	8002188 <UB_VGA_FillScreen+0x10>
    }
  }
}
 80021b4:	bf00      	nop
 80021b6:	bf00      	nop
 80021b8:	3710      	adds	r7, #16
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}
	...

080021c0 <UB_VGA_SetPixel>:
//--------------------------------------------------------------
// put one Pixel on the screen with one color
// Important : the last Pixel+1 from every line must be black (don't know why??)
//--------------------------------------------------------------
void UB_VGA_SetPixel(uint16_t xp, uint16_t yp, uint8_t color)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b083      	sub	sp, #12
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	4603      	mov	r3, r0
 80021c8:	80fb      	strh	r3, [r7, #6]
 80021ca:	460b      	mov	r3, r1
 80021cc:	80bb      	strh	r3, [r7, #4]
 80021ce:	4613      	mov	r3, r2
 80021d0:	70fb      	strb	r3, [r7, #3]
  if(xp >= VGA_DISPLAY_X)
 80021d2:	88fb      	ldrh	r3, [r7, #6]
 80021d4:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80021d8:	d301      	bcc.n	80021de <UB_VGA_SetPixel+0x1e>
    xp = 0;
 80021da:	2300      	movs	r3, #0
 80021dc:	80fb      	strh	r3, [r7, #6]
  if(yp >= VGA_DISPLAY_Y)
 80021de:	88bb      	ldrh	r3, [r7, #4]
 80021e0:	2bef      	cmp	r3, #239	; 0xef
 80021e2:	d901      	bls.n	80021e8 <UB_VGA_SetPixel+0x28>
    yp = 0;
 80021e4:	2300      	movs	r3, #0
 80021e6:	80bb      	strh	r3, [r7, #4]

  // Write pixel to ram
  VGA_RAM1[(yp * (VGA_DISPLAY_X + 1)) + xp] = color;
 80021e8:	88ba      	ldrh	r2, [r7, #4]
 80021ea:	4613      	mov	r3, r2
 80021ec:	009b      	lsls	r3, r3, #2
 80021ee:	4413      	add	r3, r2
 80021f0:	019b      	lsls	r3, r3, #6
 80021f2:	441a      	add	r2, r3
 80021f4:	88fb      	ldrh	r3, [r7, #6]
 80021f6:	4413      	add	r3, r2
 80021f8:	4904      	ldr	r1, [pc, #16]	; (800220c <UB_VGA_SetPixel+0x4c>)
 80021fa:	78fa      	ldrb	r2, [r7, #3]
 80021fc:	54ca      	strb	r2, [r1, r3]
}
 80021fe:	bf00      	nop
 8002200:	370c      	adds	r7, #12
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr
 800220a:	bf00      	nop
 800220c:	20002380 	.word	0x20002380

08002210 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002214:	4b0e      	ldr	r3, [pc, #56]	; (8002250 <HAL_Init+0x40>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a0d      	ldr	r2, [pc, #52]	; (8002250 <HAL_Init+0x40>)
 800221a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800221e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002220:	4b0b      	ldr	r3, [pc, #44]	; (8002250 <HAL_Init+0x40>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a0a      	ldr	r2, [pc, #40]	; (8002250 <HAL_Init+0x40>)
 8002226:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800222a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800222c:	4b08      	ldr	r3, [pc, #32]	; (8002250 <HAL_Init+0x40>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a07      	ldr	r2, [pc, #28]	; (8002250 <HAL_Init+0x40>)
 8002232:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002236:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002238:	2003      	movs	r0, #3
 800223a:	f000 f92b 	bl	8002494 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800223e:	2000      	movs	r0, #0
 8002240:	f000 f808 	bl	8002254 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002244:	f7ff f93c 	bl	80014c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002248:	2300      	movs	r3, #0
}
 800224a:	4618      	mov	r0, r3
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	40023c00 	.word	0x40023c00

08002254 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b082      	sub	sp, #8
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800225c:	4b12      	ldr	r3, [pc, #72]	; (80022a8 <HAL_InitTick+0x54>)
 800225e:	681a      	ldr	r2, [r3, #0]
 8002260:	4b12      	ldr	r3, [pc, #72]	; (80022ac <HAL_InitTick+0x58>)
 8002262:	781b      	ldrb	r3, [r3, #0]
 8002264:	4619      	mov	r1, r3
 8002266:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800226a:	fbb3 f3f1 	udiv	r3, r3, r1
 800226e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002272:	4618      	mov	r0, r3
 8002274:	f000 f943 	bl	80024fe <HAL_SYSTICK_Config>
 8002278:	4603      	mov	r3, r0
 800227a:	2b00      	cmp	r3, #0
 800227c:	d001      	beq.n	8002282 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800227e:	2301      	movs	r3, #1
 8002280:	e00e      	b.n	80022a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2b0f      	cmp	r3, #15
 8002286:	d80a      	bhi.n	800229e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002288:	2200      	movs	r2, #0
 800228a:	6879      	ldr	r1, [r7, #4]
 800228c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002290:	f000 f90b 	bl	80024aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002294:	4a06      	ldr	r2, [pc, #24]	; (80022b0 <HAL_InitTick+0x5c>)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800229a:	2300      	movs	r3, #0
 800229c:	e000      	b.n	80022a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800229e:	2301      	movs	r3, #1
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	3708      	adds	r7, #8
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}
 80022a8:	20000074 	.word	0x20000074
 80022ac:	20001dc8 	.word	0x20001dc8
 80022b0:	20001dc4 	.word	0x20001dc4

080022b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022b4:	b480      	push	{r7}
 80022b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022b8:	4b06      	ldr	r3, [pc, #24]	; (80022d4 <HAL_IncTick+0x20>)
 80022ba:	781b      	ldrb	r3, [r3, #0]
 80022bc:	461a      	mov	r2, r3
 80022be:	4b06      	ldr	r3, [pc, #24]	; (80022d8 <HAL_IncTick+0x24>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4413      	add	r3, r2
 80022c4:	4a04      	ldr	r2, [pc, #16]	; (80022d8 <HAL_IncTick+0x24>)
 80022c6:	6013      	str	r3, [r2, #0]
}
 80022c8:	bf00      	nop
 80022ca:	46bd      	mov	sp, r7
 80022cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d0:	4770      	bx	lr
 80022d2:	bf00      	nop
 80022d4:	20001dc8 	.word	0x20001dc8
 80022d8:	2001507c 	.word	0x2001507c

080022dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022dc:	b480      	push	{r7}
 80022de:	af00      	add	r7, sp, #0
  return uwTick;
 80022e0:	4b03      	ldr	r3, [pc, #12]	; (80022f0 <HAL_GetTick+0x14>)
 80022e2:	681b      	ldr	r3, [r3, #0]
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	46bd      	mov	sp, r7
 80022e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ec:	4770      	bx	lr
 80022ee:	bf00      	nop
 80022f0:	2001507c 	.word	0x2001507c

080022f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b085      	sub	sp, #20
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	f003 0307 	and.w	r3, r3, #7
 8002302:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002304:	4b0c      	ldr	r3, [pc, #48]	; (8002338 <__NVIC_SetPriorityGrouping+0x44>)
 8002306:	68db      	ldr	r3, [r3, #12]
 8002308:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800230a:	68ba      	ldr	r2, [r7, #8]
 800230c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002310:	4013      	ands	r3, r2
 8002312:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800231c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002320:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002324:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002326:	4a04      	ldr	r2, [pc, #16]	; (8002338 <__NVIC_SetPriorityGrouping+0x44>)
 8002328:	68bb      	ldr	r3, [r7, #8]
 800232a:	60d3      	str	r3, [r2, #12]
}
 800232c:	bf00      	nop
 800232e:	3714      	adds	r7, #20
 8002330:	46bd      	mov	sp, r7
 8002332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002336:	4770      	bx	lr
 8002338:	e000ed00 	.word	0xe000ed00

0800233c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800233c:	b480      	push	{r7}
 800233e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002340:	4b04      	ldr	r3, [pc, #16]	; (8002354 <__NVIC_GetPriorityGrouping+0x18>)
 8002342:	68db      	ldr	r3, [r3, #12]
 8002344:	0a1b      	lsrs	r3, r3, #8
 8002346:	f003 0307 	and.w	r3, r3, #7
}
 800234a:	4618      	mov	r0, r3
 800234c:	46bd      	mov	sp, r7
 800234e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002352:	4770      	bx	lr
 8002354:	e000ed00 	.word	0xe000ed00

08002358 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002358:	b480      	push	{r7}
 800235a:	b083      	sub	sp, #12
 800235c:	af00      	add	r7, sp, #0
 800235e:	4603      	mov	r3, r0
 8002360:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002362:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002366:	2b00      	cmp	r3, #0
 8002368:	db0b      	blt.n	8002382 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800236a:	79fb      	ldrb	r3, [r7, #7]
 800236c:	f003 021f 	and.w	r2, r3, #31
 8002370:	4907      	ldr	r1, [pc, #28]	; (8002390 <__NVIC_EnableIRQ+0x38>)
 8002372:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002376:	095b      	lsrs	r3, r3, #5
 8002378:	2001      	movs	r0, #1
 800237a:	fa00 f202 	lsl.w	r2, r0, r2
 800237e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002382:	bf00      	nop
 8002384:	370c      	adds	r7, #12
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr
 800238e:	bf00      	nop
 8002390:	e000e100 	.word	0xe000e100

08002394 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002394:	b480      	push	{r7}
 8002396:	b083      	sub	sp, #12
 8002398:	af00      	add	r7, sp, #0
 800239a:	4603      	mov	r3, r0
 800239c:	6039      	str	r1, [r7, #0]
 800239e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	db0a      	blt.n	80023be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	b2da      	uxtb	r2, r3
 80023ac:	490c      	ldr	r1, [pc, #48]	; (80023e0 <__NVIC_SetPriority+0x4c>)
 80023ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023b2:	0112      	lsls	r2, r2, #4
 80023b4:	b2d2      	uxtb	r2, r2
 80023b6:	440b      	add	r3, r1
 80023b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023bc:	e00a      	b.n	80023d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	b2da      	uxtb	r2, r3
 80023c2:	4908      	ldr	r1, [pc, #32]	; (80023e4 <__NVIC_SetPriority+0x50>)
 80023c4:	79fb      	ldrb	r3, [r7, #7]
 80023c6:	f003 030f 	and.w	r3, r3, #15
 80023ca:	3b04      	subs	r3, #4
 80023cc:	0112      	lsls	r2, r2, #4
 80023ce:	b2d2      	uxtb	r2, r2
 80023d0:	440b      	add	r3, r1
 80023d2:	761a      	strb	r2, [r3, #24]
}
 80023d4:	bf00      	nop
 80023d6:	370c      	adds	r7, #12
 80023d8:	46bd      	mov	sp, r7
 80023da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023de:	4770      	bx	lr
 80023e0:	e000e100 	.word	0xe000e100
 80023e4:	e000ed00 	.word	0xe000ed00

080023e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023e8:	b480      	push	{r7}
 80023ea:	b089      	sub	sp, #36	; 0x24
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	60f8      	str	r0, [r7, #12]
 80023f0:	60b9      	str	r1, [r7, #8]
 80023f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	f003 0307 	and.w	r3, r3, #7
 80023fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023fc:	69fb      	ldr	r3, [r7, #28]
 80023fe:	f1c3 0307 	rsb	r3, r3, #7
 8002402:	2b04      	cmp	r3, #4
 8002404:	bf28      	it	cs
 8002406:	2304      	movcs	r3, #4
 8002408:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800240a:	69fb      	ldr	r3, [r7, #28]
 800240c:	3304      	adds	r3, #4
 800240e:	2b06      	cmp	r3, #6
 8002410:	d902      	bls.n	8002418 <NVIC_EncodePriority+0x30>
 8002412:	69fb      	ldr	r3, [r7, #28]
 8002414:	3b03      	subs	r3, #3
 8002416:	e000      	b.n	800241a <NVIC_EncodePriority+0x32>
 8002418:	2300      	movs	r3, #0
 800241a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800241c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002420:	69bb      	ldr	r3, [r7, #24]
 8002422:	fa02 f303 	lsl.w	r3, r2, r3
 8002426:	43da      	mvns	r2, r3
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	401a      	ands	r2, r3
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002430:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002434:	697b      	ldr	r3, [r7, #20]
 8002436:	fa01 f303 	lsl.w	r3, r1, r3
 800243a:	43d9      	mvns	r1, r3
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002440:	4313      	orrs	r3, r2
         );
}
 8002442:	4618      	mov	r0, r3
 8002444:	3724      	adds	r7, #36	; 0x24
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr
	...

08002450 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b082      	sub	sp, #8
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	3b01      	subs	r3, #1
 800245c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002460:	d301      	bcc.n	8002466 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002462:	2301      	movs	r3, #1
 8002464:	e00f      	b.n	8002486 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002466:	4a0a      	ldr	r2, [pc, #40]	; (8002490 <SysTick_Config+0x40>)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	3b01      	subs	r3, #1
 800246c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800246e:	210f      	movs	r1, #15
 8002470:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002474:	f7ff ff8e 	bl	8002394 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002478:	4b05      	ldr	r3, [pc, #20]	; (8002490 <SysTick_Config+0x40>)
 800247a:	2200      	movs	r2, #0
 800247c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800247e:	4b04      	ldr	r3, [pc, #16]	; (8002490 <SysTick_Config+0x40>)
 8002480:	2207      	movs	r2, #7
 8002482:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002484:	2300      	movs	r3, #0
}
 8002486:	4618      	mov	r0, r3
 8002488:	3708      	adds	r7, #8
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}
 800248e:	bf00      	nop
 8002490:	e000e010 	.word	0xe000e010

08002494 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b082      	sub	sp, #8
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800249c:	6878      	ldr	r0, [r7, #4]
 800249e:	f7ff ff29 	bl	80022f4 <__NVIC_SetPriorityGrouping>
}
 80024a2:	bf00      	nop
 80024a4:	3708      	adds	r7, #8
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}

080024aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024aa:	b580      	push	{r7, lr}
 80024ac:	b086      	sub	sp, #24
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	4603      	mov	r3, r0
 80024b2:	60b9      	str	r1, [r7, #8]
 80024b4:	607a      	str	r2, [r7, #4]
 80024b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80024b8:	2300      	movs	r3, #0
 80024ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024bc:	f7ff ff3e 	bl	800233c <__NVIC_GetPriorityGrouping>
 80024c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024c2:	687a      	ldr	r2, [r7, #4]
 80024c4:	68b9      	ldr	r1, [r7, #8]
 80024c6:	6978      	ldr	r0, [r7, #20]
 80024c8:	f7ff ff8e 	bl	80023e8 <NVIC_EncodePriority>
 80024cc:	4602      	mov	r2, r0
 80024ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024d2:	4611      	mov	r1, r2
 80024d4:	4618      	mov	r0, r3
 80024d6:	f7ff ff5d 	bl	8002394 <__NVIC_SetPriority>
}
 80024da:	bf00      	nop
 80024dc:	3718      	adds	r7, #24
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}

080024e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024e2:	b580      	push	{r7, lr}
 80024e4:	b082      	sub	sp, #8
 80024e6:	af00      	add	r7, sp, #0
 80024e8:	4603      	mov	r3, r0
 80024ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024f0:	4618      	mov	r0, r3
 80024f2:	f7ff ff31 	bl	8002358 <__NVIC_EnableIRQ>
}
 80024f6:	bf00      	nop
 80024f8:	3708      	adds	r7, #8
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}

080024fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024fe:	b580      	push	{r7, lr}
 8002500:	b082      	sub	sp, #8
 8002502:	af00      	add	r7, sp, #0
 8002504:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002506:	6878      	ldr	r0, [r7, #4]
 8002508:	f7ff ffa2 	bl	8002450 <SysTick_Config>
 800250c:	4603      	mov	r3, r0
}
 800250e:	4618      	mov	r0, r3
 8002510:	3708      	adds	r7, #8
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
	...

08002518 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b086      	sub	sp, #24
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002520:	2300      	movs	r3, #0
 8002522:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002524:	f7ff feda 	bl	80022dc <HAL_GetTick>
 8002528:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d101      	bne.n	8002534 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002530:	2301      	movs	r3, #1
 8002532:	e099      	b.n	8002668 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2200      	movs	r2, #0
 8002538:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2202      	movs	r2, #2
 8002540:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	681a      	ldr	r2, [r3, #0]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f022 0201 	bic.w	r2, r2, #1
 8002552:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002554:	e00f      	b.n	8002576 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002556:	f7ff fec1 	bl	80022dc <HAL_GetTick>
 800255a:	4602      	mov	r2, r0
 800255c:	693b      	ldr	r3, [r7, #16]
 800255e:	1ad3      	subs	r3, r2, r3
 8002560:	2b05      	cmp	r3, #5
 8002562:	d908      	bls.n	8002576 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2220      	movs	r2, #32
 8002568:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2203      	movs	r2, #3
 800256e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002572:	2303      	movs	r3, #3
 8002574:	e078      	b.n	8002668 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f003 0301 	and.w	r3, r3, #1
 8002580:	2b00      	cmp	r3, #0
 8002582:	d1e8      	bne.n	8002556 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800258c:	697a      	ldr	r2, [r7, #20]
 800258e:	4b38      	ldr	r3, [pc, #224]	; (8002670 <HAL_DMA_Init+0x158>)
 8002590:	4013      	ands	r3, r2
 8002592:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	685a      	ldr	r2, [r3, #4]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	689b      	ldr	r3, [r3, #8]
 800259c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025a2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	691b      	ldr	r3, [r3, #16]
 80025a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	699b      	ldr	r3, [r3, #24]
 80025b4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025ba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6a1b      	ldr	r3, [r3, #32]
 80025c0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025c2:	697a      	ldr	r2, [r7, #20]
 80025c4:	4313      	orrs	r3, r2
 80025c6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025cc:	2b04      	cmp	r3, #4
 80025ce:	d107      	bne.n	80025e0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d8:	4313      	orrs	r3, r2
 80025da:	697a      	ldr	r2, [r7, #20]
 80025dc:	4313      	orrs	r3, r2
 80025de:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	697a      	ldr	r2, [r7, #20]
 80025e6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	695b      	ldr	r3, [r3, #20]
 80025ee:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	f023 0307 	bic.w	r3, r3, #7
 80025f6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025fc:	697a      	ldr	r2, [r7, #20]
 80025fe:	4313      	orrs	r3, r2
 8002600:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002606:	2b04      	cmp	r3, #4
 8002608:	d117      	bne.n	800263a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800260e:	697a      	ldr	r2, [r7, #20]
 8002610:	4313      	orrs	r3, r2
 8002612:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002618:	2b00      	cmp	r3, #0
 800261a:	d00e      	beq.n	800263a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800261c:	6878      	ldr	r0, [r7, #4]
 800261e:	f000 fa91 	bl	8002b44 <DMA_CheckFifoParam>
 8002622:	4603      	mov	r3, r0
 8002624:	2b00      	cmp	r3, #0
 8002626:	d008      	beq.n	800263a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2240      	movs	r2, #64	; 0x40
 800262c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2201      	movs	r2, #1
 8002632:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002636:	2301      	movs	r3, #1
 8002638:	e016      	b.n	8002668 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	697a      	ldr	r2, [r7, #20]
 8002640:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002642:	6878      	ldr	r0, [r7, #4]
 8002644:	f000 fa48 	bl	8002ad8 <DMA_CalcBaseAndBitshift>
 8002648:	4603      	mov	r3, r0
 800264a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002650:	223f      	movs	r2, #63	; 0x3f
 8002652:	409a      	lsls	r2, r3
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2200      	movs	r2, #0
 800265c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2201      	movs	r2, #1
 8002662:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002666:	2300      	movs	r3, #0
}
 8002668:	4618      	mov	r0, r3
 800266a:	3718      	adds	r7, #24
 800266c:	46bd      	mov	sp, r7
 800266e:	bd80      	pop	{r7, pc}
 8002670:	f010803f 	.word	0xf010803f

08002674 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b086      	sub	sp, #24
 8002678:	af00      	add	r7, sp, #0
 800267a:	60f8      	str	r0, [r7, #12]
 800267c:	60b9      	str	r1, [r7, #8]
 800267e:	607a      	str	r2, [r7, #4]
 8002680:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002682:	2300      	movs	r3, #0
 8002684:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800268a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002692:	2b01      	cmp	r3, #1
 8002694:	d101      	bne.n	800269a <HAL_DMA_Start_IT+0x26>
 8002696:	2302      	movs	r3, #2
 8002698:	e040      	b.n	800271c <HAL_DMA_Start_IT+0xa8>
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	2201      	movs	r2, #1
 800269e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80026a8:	b2db      	uxtb	r3, r3
 80026aa:	2b01      	cmp	r3, #1
 80026ac:	d12f      	bne.n	800270e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	2202      	movs	r2, #2
 80026b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	2200      	movs	r2, #0
 80026ba:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	687a      	ldr	r2, [r7, #4]
 80026c0:	68b9      	ldr	r1, [r7, #8]
 80026c2:	68f8      	ldr	r0, [r7, #12]
 80026c4:	f000 f9da 	bl	8002a7c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026cc:	223f      	movs	r2, #63	; 0x3f
 80026ce:	409a      	lsls	r2, r3
 80026d0:	693b      	ldr	r3, [r7, #16]
 80026d2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	681a      	ldr	r2, [r3, #0]
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f042 0216 	orr.w	r2, r2, #22
 80026e2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d007      	beq.n	80026fc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	681a      	ldr	r2, [r3, #0]
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f042 0208 	orr.w	r2, r2, #8
 80026fa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f042 0201 	orr.w	r2, r2, #1
 800270a:	601a      	str	r2, [r3, #0]
 800270c:	e005      	b.n	800271a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	2200      	movs	r2, #0
 8002712:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002716:	2302      	movs	r3, #2
 8002718:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800271a:	7dfb      	ldrb	r3, [r7, #23]
}
 800271c:	4618      	mov	r0, r3
 800271e:	3718      	adds	r7, #24
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}

08002724 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002724:	b480      	push	{r7}
 8002726:	b083      	sub	sp, #12
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002732:	b2db      	uxtb	r3, r3
 8002734:	2b02      	cmp	r3, #2
 8002736:	d004      	beq.n	8002742 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2280      	movs	r2, #128	; 0x80
 800273c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800273e:	2301      	movs	r3, #1
 8002740:	e00c      	b.n	800275c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2205      	movs	r2, #5
 8002746:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f022 0201 	bic.w	r2, r2, #1
 8002758:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800275a:	2300      	movs	r3, #0
}
 800275c:	4618      	mov	r0, r3
 800275e:	370c      	adds	r7, #12
 8002760:	46bd      	mov	sp, r7
 8002762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002766:	4770      	bx	lr

08002768 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b086      	sub	sp, #24
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002770:	2300      	movs	r3, #0
 8002772:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002774:	4b8e      	ldr	r3, [pc, #568]	; (80029b0 <HAL_DMA_IRQHandler+0x248>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a8e      	ldr	r2, [pc, #568]	; (80029b4 <HAL_DMA_IRQHandler+0x24c>)
 800277a:	fba2 2303 	umull	r2, r3, r2, r3
 800277e:	0a9b      	lsrs	r3, r3, #10
 8002780:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002786:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002788:	693b      	ldr	r3, [r7, #16]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002792:	2208      	movs	r2, #8
 8002794:	409a      	lsls	r2, r3
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	4013      	ands	r3, r2
 800279a:	2b00      	cmp	r3, #0
 800279c:	d01a      	beq.n	80027d4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f003 0304 	and.w	r3, r3, #4
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d013      	beq.n	80027d4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f022 0204 	bic.w	r2, r2, #4
 80027ba:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027c0:	2208      	movs	r2, #8
 80027c2:	409a      	lsls	r2, r3
 80027c4:	693b      	ldr	r3, [r7, #16]
 80027c6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027cc:	f043 0201 	orr.w	r2, r3, #1
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027d8:	2201      	movs	r2, #1
 80027da:	409a      	lsls	r2, r3
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	4013      	ands	r3, r2
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d012      	beq.n	800280a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	695b      	ldr	r3, [r3, #20]
 80027ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d00b      	beq.n	800280a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027f6:	2201      	movs	r2, #1
 80027f8:	409a      	lsls	r2, r3
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002802:	f043 0202 	orr.w	r2, r3, #2
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800280e:	2204      	movs	r2, #4
 8002810:	409a      	lsls	r2, r3
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	4013      	ands	r3, r2
 8002816:	2b00      	cmp	r3, #0
 8002818:	d012      	beq.n	8002840 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f003 0302 	and.w	r3, r3, #2
 8002824:	2b00      	cmp	r3, #0
 8002826:	d00b      	beq.n	8002840 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800282c:	2204      	movs	r2, #4
 800282e:	409a      	lsls	r2, r3
 8002830:	693b      	ldr	r3, [r7, #16]
 8002832:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002838:	f043 0204 	orr.w	r2, r3, #4
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002844:	2210      	movs	r2, #16
 8002846:	409a      	lsls	r2, r3
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	4013      	ands	r3, r2
 800284c:	2b00      	cmp	r3, #0
 800284e:	d043      	beq.n	80028d8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f003 0308 	and.w	r3, r3, #8
 800285a:	2b00      	cmp	r3, #0
 800285c:	d03c      	beq.n	80028d8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002862:	2210      	movs	r2, #16
 8002864:	409a      	lsls	r2, r3
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002874:	2b00      	cmp	r3, #0
 8002876:	d018      	beq.n	80028aa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002882:	2b00      	cmp	r3, #0
 8002884:	d108      	bne.n	8002898 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800288a:	2b00      	cmp	r3, #0
 800288c:	d024      	beq.n	80028d8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002892:	6878      	ldr	r0, [r7, #4]
 8002894:	4798      	blx	r3
 8002896:	e01f      	b.n	80028d8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800289c:	2b00      	cmp	r3, #0
 800289e:	d01b      	beq.n	80028d8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028a4:	6878      	ldr	r0, [r7, #4]
 80028a6:	4798      	blx	r3
 80028a8:	e016      	b.n	80028d8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d107      	bne.n	80028c8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f022 0208 	bic.w	r2, r2, #8
 80028c6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d003      	beq.n	80028d8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d4:	6878      	ldr	r0, [r7, #4]
 80028d6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028dc:	2220      	movs	r2, #32
 80028de:	409a      	lsls	r2, r3
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	4013      	ands	r3, r2
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	f000 808f 	beq.w	8002a08 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f003 0310 	and.w	r3, r3, #16
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	f000 8087 	beq.w	8002a08 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028fe:	2220      	movs	r2, #32
 8002900:	409a      	lsls	r2, r3
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800290c:	b2db      	uxtb	r3, r3
 800290e:	2b05      	cmp	r3, #5
 8002910:	d136      	bne.n	8002980 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	681a      	ldr	r2, [r3, #0]
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f022 0216 	bic.w	r2, r2, #22
 8002920:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	695a      	ldr	r2, [r3, #20]
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002930:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002936:	2b00      	cmp	r3, #0
 8002938:	d103      	bne.n	8002942 <HAL_DMA_IRQHandler+0x1da>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800293e:	2b00      	cmp	r3, #0
 8002940:	d007      	beq.n	8002952 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	681a      	ldr	r2, [r3, #0]
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f022 0208 	bic.w	r2, r2, #8
 8002950:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002956:	223f      	movs	r2, #63	; 0x3f
 8002958:	409a      	lsls	r2, r3
 800295a:	693b      	ldr	r3, [r7, #16]
 800295c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2200      	movs	r2, #0
 8002962:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2201      	movs	r2, #1
 800296a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002972:	2b00      	cmp	r3, #0
 8002974:	d07e      	beq.n	8002a74 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800297a:	6878      	ldr	r0, [r7, #4]
 800297c:	4798      	blx	r3
        }
        return;
 800297e:	e079      	b.n	8002a74 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800298a:	2b00      	cmp	r3, #0
 800298c:	d01d      	beq.n	80029ca <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002998:	2b00      	cmp	r3, #0
 800299a:	d10d      	bne.n	80029b8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d031      	beq.n	8002a08 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029a8:	6878      	ldr	r0, [r7, #4]
 80029aa:	4798      	blx	r3
 80029ac:	e02c      	b.n	8002a08 <HAL_DMA_IRQHandler+0x2a0>
 80029ae:	bf00      	nop
 80029b0:	20000074 	.word	0x20000074
 80029b4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d023      	beq.n	8002a08 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029c4:	6878      	ldr	r0, [r7, #4]
 80029c6:	4798      	blx	r3
 80029c8:	e01e      	b.n	8002a08 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d10f      	bne.n	80029f8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	681a      	ldr	r2, [r3, #0]
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f022 0210 	bic.w	r2, r2, #16
 80029e6:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2200      	movs	r2, #0
 80029ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2201      	movs	r2, #1
 80029f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d003      	beq.n	8002a08 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a04:	6878      	ldr	r0, [r7, #4]
 8002a06:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d032      	beq.n	8002a76 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a14:	f003 0301 	and.w	r3, r3, #1
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d022      	beq.n	8002a62 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2205      	movs	r2, #5
 8002a20:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	681a      	ldr	r2, [r3, #0]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f022 0201 	bic.w	r2, r2, #1
 8002a32:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002a34:	68bb      	ldr	r3, [r7, #8]
 8002a36:	3301      	adds	r3, #1
 8002a38:	60bb      	str	r3, [r7, #8]
 8002a3a:	697a      	ldr	r2, [r7, #20]
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	d307      	bcc.n	8002a50 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f003 0301 	and.w	r3, r3, #1
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d1f2      	bne.n	8002a34 <HAL_DMA_IRQHandler+0x2cc>
 8002a4e:	e000      	b.n	8002a52 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002a50:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2200      	movs	r2, #0
 8002a56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2201      	movs	r2, #1
 8002a5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d005      	beq.n	8002a76 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a6e:	6878      	ldr	r0, [r7, #4]
 8002a70:	4798      	blx	r3
 8002a72:	e000      	b.n	8002a76 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002a74:	bf00      	nop
    }
  }
}
 8002a76:	3718      	adds	r7, #24
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd80      	pop	{r7, pc}

08002a7c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b085      	sub	sp, #20
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	60f8      	str	r0, [r7, #12]
 8002a84:	60b9      	str	r1, [r7, #8]
 8002a86:	607a      	str	r2, [r7, #4]
 8002a88:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002a98:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	683a      	ldr	r2, [r7, #0]
 8002aa0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	2b40      	cmp	r3, #64	; 0x40
 8002aa8:	d108      	bne.n	8002abc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	687a      	ldr	r2, [r7, #4]
 8002ab0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	68ba      	ldr	r2, [r7, #8]
 8002ab8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002aba:	e007      	b.n	8002acc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	68ba      	ldr	r2, [r7, #8]
 8002ac2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	687a      	ldr	r2, [r7, #4]
 8002aca:	60da      	str	r2, [r3, #12]
}
 8002acc:	bf00      	nop
 8002ace:	3714      	adds	r7, #20
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad6:	4770      	bx	lr

08002ad8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b085      	sub	sp, #20
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	3b10      	subs	r3, #16
 8002ae8:	4a14      	ldr	r2, [pc, #80]	; (8002b3c <DMA_CalcBaseAndBitshift+0x64>)
 8002aea:	fba2 2303 	umull	r2, r3, r2, r3
 8002aee:	091b      	lsrs	r3, r3, #4
 8002af0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002af2:	4a13      	ldr	r2, [pc, #76]	; (8002b40 <DMA_CalcBaseAndBitshift+0x68>)
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	4413      	add	r3, r2
 8002af8:	781b      	ldrb	r3, [r3, #0]
 8002afa:	461a      	mov	r2, r3
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	2b03      	cmp	r3, #3
 8002b04:	d909      	bls.n	8002b1a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002b0e:	f023 0303 	bic.w	r3, r3, #3
 8002b12:	1d1a      	adds	r2, r3, #4
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	659a      	str	r2, [r3, #88]	; 0x58
 8002b18:	e007      	b.n	8002b2a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002b22:	f023 0303 	bic.w	r3, r3, #3
 8002b26:	687a      	ldr	r2, [r7, #4]
 8002b28:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	3714      	adds	r7, #20
 8002b32:	46bd      	mov	sp, r7
 8002b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b38:	4770      	bx	lr
 8002b3a:	bf00      	nop
 8002b3c:	aaaaaaab 	.word	0xaaaaaaab
 8002b40:	08005ad0 	.word	0x08005ad0

08002b44 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b085      	sub	sp, #20
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b54:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	699b      	ldr	r3, [r3, #24]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d11f      	bne.n	8002b9e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	2b03      	cmp	r3, #3
 8002b62:	d856      	bhi.n	8002c12 <DMA_CheckFifoParam+0xce>
 8002b64:	a201      	add	r2, pc, #4	; (adr r2, 8002b6c <DMA_CheckFifoParam+0x28>)
 8002b66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b6a:	bf00      	nop
 8002b6c:	08002b7d 	.word	0x08002b7d
 8002b70:	08002b8f 	.word	0x08002b8f
 8002b74:	08002b7d 	.word	0x08002b7d
 8002b78:	08002c13 	.word	0x08002c13
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b80:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d046      	beq.n	8002c16 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b8c:	e043      	b.n	8002c16 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b92:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002b96:	d140      	bne.n	8002c1a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b9c:	e03d      	b.n	8002c1a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	699b      	ldr	r3, [r3, #24]
 8002ba2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ba6:	d121      	bne.n	8002bec <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	2b03      	cmp	r3, #3
 8002bac:	d837      	bhi.n	8002c1e <DMA_CheckFifoParam+0xda>
 8002bae:	a201      	add	r2, pc, #4	; (adr r2, 8002bb4 <DMA_CheckFifoParam+0x70>)
 8002bb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bb4:	08002bc5 	.word	0x08002bc5
 8002bb8:	08002bcb 	.word	0x08002bcb
 8002bbc:	08002bc5 	.word	0x08002bc5
 8002bc0:	08002bdd 	.word	0x08002bdd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	73fb      	strb	r3, [r7, #15]
      break;
 8002bc8:	e030      	b.n	8002c2c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d025      	beq.n	8002c22 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002bda:	e022      	b.n	8002c22 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002be0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002be4:	d11f      	bne.n	8002c26 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002bea:	e01c      	b.n	8002c26 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	2b02      	cmp	r3, #2
 8002bf0:	d903      	bls.n	8002bfa <DMA_CheckFifoParam+0xb6>
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	2b03      	cmp	r3, #3
 8002bf6:	d003      	beq.n	8002c00 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002bf8:	e018      	b.n	8002c2c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	73fb      	strb	r3, [r7, #15]
      break;
 8002bfe:	e015      	b.n	8002c2c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c04:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d00e      	beq.n	8002c2a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	73fb      	strb	r3, [r7, #15]
      break;
 8002c10:	e00b      	b.n	8002c2a <DMA_CheckFifoParam+0xe6>
      break;
 8002c12:	bf00      	nop
 8002c14:	e00a      	b.n	8002c2c <DMA_CheckFifoParam+0xe8>
      break;
 8002c16:	bf00      	nop
 8002c18:	e008      	b.n	8002c2c <DMA_CheckFifoParam+0xe8>
      break;
 8002c1a:	bf00      	nop
 8002c1c:	e006      	b.n	8002c2c <DMA_CheckFifoParam+0xe8>
      break;
 8002c1e:	bf00      	nop
 8002c20:	e004      	b.n	8002c2c <DMA_CheckFifoParam+0xe8>
      break;
 8002c22:	bf00      	nop
 8002c24:	e002      	b.n	8002c2c <DMA_CheckFifoParam+0xe8>
      break;   
 8002c26:	bf00      	nop
 8002c28:	e000      	b.n	8002c2c <DMA_CheckFifoParam+0xe8>
      break;
 8002c2a:	bf00      	nop
    }
  } 
  
  return status; 
 8002c2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c2e:	4618      	mov	r0, r3
 8002c30:	3714      	adds	r7, #20
 8002c32:	46bd      	mov	sp, r7
 8002c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c38:	4770      	bx	lr
 8002c3a:	bf00      	nop

08002c3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b089      	sub	sp, #36	; 0x24
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
 8002c44:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002c46:	2300      	movs	r3, #0
 8002c48:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c52:	2300      	movs	r3, #0
 8002c54:	61fb      	str	r3, [r7, #28]
 8002c56:	e16b      	b.n	8002f30 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002c58:	2201      	movs	r2, #1
 8002c5a:	69fb      	ldr	r3, [r7, #28]
 8002c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c60:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	697a      	ldr	r2, [r7, #20]
 8002c68:	4013      	ands	r3, r2
 8002c6a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002c6c:	693a      	ldr	r2, [r7, #16]
 8002c6e:	697b      	ldr	r3, [r7, #20]
 8002c70:	429a      	cmp	r2, r3
 8002c72:	f040 815a 	bne.w	8002f2a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	2b01      	cmp	r3, #1
 8002c7c:	d00b      	beq.n	8002c96 <HAL_GPIO_Init+0x5a>
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	2b02      	cmp	r3, #2
 8002c84:	d007      	beq.n	8002c96 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002c8a:	2b11      	cmp	r3, #17
 8002c8c:	d003      	beq.n	8002c96 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	2b12      	cmp	r3, #18
 8002c94:	d130      	bne.n	8002cf8 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	689b      	ldr	r3, [r3, #8]
 8002c9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c9c:	69fb      	ldr	r3, [r7, #28]
 8002c9e:	005b      	lsls	r3, r3, #1
 8002ca0:	2203      	movs	r2, #3
 8002ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca6:	43db      	mvns	r3, r3
 8002ca8:	69ba      	ldr	r2, [r7, #24]
 8002caa:	4013      	ands	r3, r2
 8002cac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	68da      	ldr	r2, [r3, #12]
 8002cb2:	69fb      	ldr	r3, [r7, #28]
 8002cb4:	005b      	lsls	r3, r3, #1
 8002cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cba:	69ba      	ldr	r2, [r7, #24]
 8002cbc:	4313      	orrs	r3, r2
 8002cbe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	69ba      	ldr	r2, [r7, #24]
 8002cc4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	685b      	ldr	r3, [r3, #4]
 8002cca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ccc:	2201      	movs	r2, #1
 8002cce:	69fb      	ldr	r3, [r7, #28]
 8002cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd4:	43db      	mvns	r3, r3
 8002cd6:	69ba      	ldr	r2, [r7, #24]
 8002cd8:	4013      	ands	r3, r2
 8002cda:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	091b      	lsrs	r3, r3, #4
 8002ce2:	f003 0201 	and.w	r2, r3, #1
 8002ce6:	69fb      	ldr	r3, [r7, #28]
 8002ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cec:	69ba      	ldr	r2, [r7, #24]
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	69ba      	ldr	r2, [r7, #24]
 8002cf6:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	68db      	ldr	r3, [r3, #12]
 8002cfc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002cfe:	69fb      	ldr	r3, [r7, #28]
 8002d00:	005b      	lsls	r3, r3, #1
 8002d02:	2203      	movs	r2, #3
 8002d04:	fa02 f303 	lsl.w	r3, r2, r3
 8002d08:	43db      	mvns	r3, r3
 8002d0a:	69ba      	ldr	r2, [r7, #24]
 8002d0c:	4013      	ands	r3, r2
 8002d0e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	689a      	ldr	r2, [r3, #8]
 8002d14:	69fb      	ldr	r3, [r7, #28]
 8002d16:	005b      	lsls	r3, r3, #1
 8002d18:	fa02 f303 	lsl.w	r3, r2, r3
 8002d1c:	69ba      	ldr	r2, [r7, #24]
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	69ba      	ldr	r2, [r7, #24]
 8002d26:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	2b02      	cmp	r3, #2
 8002d2e:	d003      	beq.n	8002d38 <HAL_GPIO_Init+0xfc>
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	2b12      	cmp	r3, #18
 8002d36:	d123      	bne.n	8002d80 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002d38:	69fb      	ldr	r3, [r7, #28]
 8002d3a:	08da      	lsrs	r2, r3, #3
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	3208      	adds	r2, #8
 8002d40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d44:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002d46:	69fb      	ldr	r3, [r7, #28]
 8002d48:	f003 0307 	and.w	r3, r3, #7
 8002d4c:	009b      	lsls	r3, r3, #2
 8002d4e:	220f      	movs	r2, #15
 8002d50:	fa02 f303 	lsl.w	r3, r2, r3
 8002d54:	43db      	mvns	r3, r3
 8002d56:	69ba      	ldr	r2, [r7, #24]
 8002d58:	4013      	ands	r3, r2
 8002d5a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	691a      	ldr	r2, [r3, #16]
 8002d60:	69fb      	ldr	r3, [r7, #28]
 8002d62:	f003 0307 	and.w	r3, r3, #7
 8002d66:	009b      	lsls	r3, r3, #2
 8002d68:	fa02 f303 	lsl.w	r3, r2, r3
 8002d6c:	69ba      	ldr	r2, [r7, #24]
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002d72:	69fb      	ldr	r3, [r7, #28]
 8002d74:	08da      	lsrs	r2, r3, #3
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	3208      	adds	r2, #8
 8002d7a:	69b9      	ldr	r1, [r7, #24]
 8002d7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d86:	69fb      	ldr	r3, [r7, #28]
 8002d88:	005b      	lsls	r3, r3, #1
 8002d8a:	2203      	movs	r2, #3
 8002d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d90:	43db      	mvns	r3, r3
 8002d92:	69ba      	ldr	r2, [r7, #24]
 8002d94:	4013      	ands	r3, r2
 8002d96:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	f003 0203 	and.w	r2, r3, #3
 8002da0:	69fb      	ldr	r3, [r7, #28]
 8002da2:	005b      	lsls	r3, r3, #1
 8002da4:	fa02 f303 	lsl.w	r3, r2, r3
 8002da8:	69ba      	ldr	r2, [r7, #24]
 8002daa:	4313      	orrs	r3, r2
 8002dac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	69ba      	ldr	r2, [r7, #24]
 8002db2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	f000 80b4 	beq.w	8002f2a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	60fb      	str	r3, [r7, #12]
 8002dc6:	4b60      	ldr	r3, [pc, #384]	; (8002f48 <HAL_GPIO_Init+0x30c>)
 8002dc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dca:	4a5f      	ldr	r2, [pc, #380]	; (8002f48 <HAL_GPIO_Init+0x30c>)
 8002dcc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002dd0:	6453      	str	r3, [r2, #68]	; 0x44
 8002dd2:	4b5d      	ldr	r3, [pc, #372]	; (8002f48 <HAL_GPIO_Init+0x30c>)
 8002dd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dd6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002dda:	60fb      	str	r3, [r7, #12]
 8002ddc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002dde:	4a5b      	ldr	r2, [pc, #364]	; (8002f4c <HAL_GPIO_Init+0x310>)
 8002de0:	69fb      	ldr	r3, [r7, #28]
 8002de2:	089b      	lsrs	r3, r3, #2
 8002de4:	3302      	adds	r3, #2
 8002de6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002dec:	69fb      	ldr	r3, [r7, #28]
 8002dee:	f003 0303 	and.w	r3, r3, #3
 8002df2:	009b      	lsls	r3, r3, #2
 8002df4:	220f      	movs	r2, #15
 8002df6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dfa:	43db      	mvns	r3, r3
 8002dfc:	69ba      	ldr	r2, [r7, #24]
 8002dfe:	4013      	ands	r3, r2
 8002e00:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	4a52      	ldr	r2, [pc, #328]	; (8002f50 <HAL_GPIO_Init+0x314>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d02b      	beq.n	8002e62 <HAL_GPIO_Init+0x226>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	4a51      	ldr	r2, [pc, #324]	; (8002f54 <HAL_GPIO_Init+0x318>)
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d025      	beq.n	8002e5e <HAL_GPIO_Init+0x222>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	4a50      	ldr	r2, [pc, #320]	; (8002f58 <HAL_GPIO_Init+0x31c>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d01f      	beq.n	8002e5a <HAL_GPIO_Init+0x21e>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	4a4f      	ldr	r2, [pc, #316]	; (8002f5c <HAL_GPIO_Init+0x320>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d019      	beq.n	8002e56 <HAL_GPIO_Init+0x21a>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	4a4e      	ldr	r2, [pc, #312]	; (8002f60 <HAL_GPIO_Init+0x324>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d013      	beq.n	8002e52 <HAL_GPIO_Init+0x216>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	4a4d      	ldr	r2, [pc, #308]	; (8002f64 <HAL_GPIO_Init+0x328>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d00d      	beq.n	8002e4e <HAL_GPIO_Init+0x212>
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	4a4c      	ldr	r2, [pc, #304]	; (8002f68 <HAL_GPIO_Init+0x32c>)
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d007      	beq.n	8002e4a <HAL_GPIO_Init+0x20e>
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	4a4b      	ldr	r2, [pc, #300]	; (8002f6c <HAL_GPIO_Init+0x330>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d101      	bne.n	8002e46 <HAL_GPIO_Init+0x20a>
 8002e42:	2307      	movs	r3, #7
 8002e44:	e00e      	b.n	8002e64 <HAL_GPIO_Init+0x228>
 8002e46:	2308      	movs	r3, #8
 8002e48:	e00c      	b.n	8002e64 <HAL_GPIO_Init+0x228>
 8002e4a:	2306      	movs	r3, #6
 8002e4c:	e00a      	b.n	8002e64 <HAL_GPIO_Init+0x228>
 8002e4e:	2305      	movs	r3, #5
 8002e50:	e008      	b.n	8002e64 <HAL_GPIO_Init+0x228>
 8002e52:	2304      	movs	r3, #4
 8002e54:	e006      	b.n	8002e64 <HAL_GPIO_Init+0x228>
 8002e56:	2303      	movs	r3, #3
 8002e58:	e004      	b.n	8002e64 <HAL_GPIO_Init+0x228>
 8002e5a:	2302      	movs	r3, #2
 8002e5c:	e002      	b.n	8002e64 <HAL_GPIO_Init+0x228>
 8002e5e:	2301      	movs	r3, #1
 8002e60:	e000      	b.n	8002e64 <HAL_GPIO_Init+0x228>
 8002e62:	2300      	movs	r3, #0
 8002e64:	69fa      	ldr	r2, [r7, #28]
 8002e66:	f002 0203 	and.w	r2, r2, #3
 8002e6a:	0092      	lsls	r2, r2, #2
 8002e6c:	4093      	lsls	r3, r2
 8002e6e:	69ba      	ldr	r2, [r7, #24]
 8002e70:	4313      	orrs	r3, r2
 8002e72:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e74:	4935      	ldr	r1, [pc, #212]	; (8002f4c <HAL_GPIO_Init+0x310>)
 8002e76:	69fb      	ldr	r3, [r7, #28]
 8002e78:	089b      	lsrs	r3, r3, #2
 8002e7a:	3302      	adds	r3, #2
 8002e7c:	69ba      	ldr	r2, [r7, #24]
 8002e7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e82:	4b3b      	ldr	r3, [pc, #236]	; (8002f70 <HAL_GPIO_Init+0x334>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e88:	693b      	ldr	r3, [r7, #16]
 8002e8a:	43db      	mvns	r3, r3
 8002e8c:	69ba      	ldr	r2, [r7, #24]
 8002e8e:	4013      	ands	r3, r2
 8002e90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d003      	beq.n	8002ea6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002e9e:	69ba      	ldr	r2, [r7, #24]
 8002ea0:	693b      	ldr	r3, [r7, #16]
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ea6:	4a32      	ldr	r2, [pc, #200]	; (8002f70 <HAL_GPIO_Init+0x334>)
 8002ea8:	69bb      	ldr	r3, [r7, #24]
 8002eaa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002eac:	4b30      	ldr	r3, [pc, #192]	; (8002f70 <HAL_GPIO_Init+0x334>)
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	43db      	mvns	r3, r3
 8002eb6:	69ba      	ldr	r2, [r7, #24]
 8002eb8:	4013      	ands	r3, r2
 8002eba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d003      	beq.n	8002ed0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002ec8:	69ba      	ldr	r2, [r7, #24]
 8002eca:	693b      	ldr	r3, [r7, #16]
 8002ecc:	4313      	orrs	r3, r2
 8002ece:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002ed0:	4a27      	ldr	r2, [pc, #156]	; (8002f70 <HAL_GPIO_Init+0x334>)
 8002ed2:	69bb      	ldr	r3, [r7, #24]
 8002ed4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ed6:	4b26      	ldr	r3, [pc, #152]	; (8002f70 <HAL_GPIO_Init+0x334>)
 8002ed8:	689b      	ldr	r3, [r3, #8]
 8002eda:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002edc:	693b      	ldr	r3, [r7, #16]
 8002ede:	43db      	mvns	r3, r3
 8002ee0:	69ba      	ldr	r2, [r7, #24]
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d003      	beq.n	8002efa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002ef2:	69ba      	ldr	r2, [r7, #24]
 8002ef4:	693b      	ldr	r3, [r7, #16]
 8002ef6:	4313      	orrs	r3, r2
 8002ef8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002efa:	4a1d      	ldr	r2, [pc, #116]	; (8002f70 <HAL_GPIO_Init+0x334>)
 8002efc:	69bb      	ldr	r3, [r7, #24]
 8002efe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002f00:	4b1b      	ldr	r3, [pc, #108]	; (8002f70 <HAL_GPIO_Init+0x334>)
 8002f02:	68db      	ldr	r3, [r3, #12]
 8002f04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f06:	693b      	ldr	r3, [r7, #16]
 8002f08:	43db      	mvns	r3, r3
 8002f0a:	69ba      	ldr	r2, [r7, #24]
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d003      	beq.n	8002f24 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002f1c:	69ba      	ldr	r2, [r7, #24]
 8002f1e:	693b      	ldr	r3, [r7, #16]
 8002f20:	4313      	orrs	r3, r2
 8002f22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002f24:	4a12      	ldr	r2, [pc, #72]	; (8002f70 <HAL_GPIO_Init+0x334>)
 8002f26:	69bb      	ldr	r3, [r7, #24]
 8002f28:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f2a:	69fb      	ldr	r3, [r7, #28]
 8002f2c:	3301      	adds	r3, #1
 8002f2e:	61fb      	str	r3, [r7, #28]
 8002f30:	69fb      	ldr	r3, [r7, #28]
 8002f32:	2b0f      	cmp	r3, #15
 8002f34:	f67f ae90 	bls.w	8002c58 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002f38:	bf00      	nop
 8002f3a:	bf00      	nop
 8002f3c:	3724      	adds	r7, #36	; 0x24
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f44:	4770      	bx	lr
 8002f46:	bf00      	nop
 8002f48:	40023800 	.word	0x40023800
 8002f4c:	40013800 	.word	0x40013800
 8002f50:	40020000 	.word	0x40020000
 8002f54:	40020400 	.word	0x40020400
 8002f58:	40020800 	.word	0x40020800
 8002f5c:	40020c00 	.word	0x40020c00
 8002f60:	40021000 	.word	0x40021000
 8002f64:	40021400 	.word	0x40021400
 8002f68:	40021800 	.word	0x40021800
 8002f6c:	40021c00 	.word	0x40021c00
 8002f70:	40013c00 	.word	0x40013c00

08002f74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b083      	sub	sp, #12
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
 8002f7c:	460b      	mov	r3, r1
 8002f7e:	807b      	strh	r3, [r7, #2]
 8002f80:	4613      	mov	r3, r2
 8002f82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f84:	787b      	ldrb	r3, [r7, #1]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d003      	beq.n	8002f92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f8a:	887a      	ldrh	r2, [r7, #2]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002f90:	e003      	b.n	8002f9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002f92:	887b      	ldrh	r3, [r7, #2]
 8002f94:	041a      	lsls	r2, r3, #16
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	619a      	str	r2, [r3, #24]
}
 8002f9a:	bf00      	nop
 8002f9c:	370c      	adds	r7, #12
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa4:	4770      	bx	lr
	...

08002fa8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b086      	sub	sp, #24
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d101      	bne.n	8002fba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e25e      	b.n	8003478 <HAL_RCC_OscConfig+0x4d0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f003 0301 	and.w	r3, r3, #1
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d075      	beq.n	80030b2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002fc6:	4b88      	ldr	r3, [pc, #544]	; (80031e8 <HAL_RCC_OscConfig+0x240>)
 8002fc8:	689b      	ldr	r3, [r3, #8]
 8002fca:	f003 030c 	and.w	r3, r3, #12
 8002fce:	2b04      	cmp	r3, #4
 8002fd0:	d00c      	beq.n	8002fec <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002fd2:	4b85      	ldr	r3, [pc, #532]	; (80031e8 <HAL_RCC_OscConfig+0x240>)
 8002fd4:	689b      	ldr	r3, [r3, #8]
 8002fd6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002fda:	2b08      	cmp	r3, #8
 8002fdc:	d112      	bne.n	8003004 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002fde:	4b82      	ldr	r3, [pc, #520]	; (80031e8 <HAL_RCC_OscConfig+0x240>)
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002fe6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002fea:	d10b      	bne.n	8003004 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fec:	4b7e      	ldr	r3, [pc, #504]	; (80031e8 <HAL_RCC_OscConfig+0x240>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d05b      	beq.n	80030b0 <HAL_RCC_OscConfig+0x108>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d157      	bne.n	80030b0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003000:	2301      	movs	r3, #1
 8003002:	e239      	b.n	8003478 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800300c:	d106      	bne.n	800301c <HAL_RCC_OscConfig+0x74>
 800300e:	4b76      	ldr	r3, [pc, #472]	; (80031e8 <HAL_RCC_OscConfig+0x240>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4a75      	ldr	r2, [pc, #468]	; (80031e8 <HAL_RCC_OscConfig+0x240>)
 8003014:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003018:	6013      	str	r3, [r2, #0]
 800301a:	e01d      	b.n	8003058 <HAL_RCC_OscConfig+0xb0>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003024:	d10c      	bne.n	8003040 <HAL_RCC_OscConfig+0x98>
 8003026:	4b70      	ldr	r3, [pc, #448]	; (80031e8 <HAL_RCC_OscConfig+0x240>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a6f      	ldr	r2, [pc, #444]	; (80031e8 <HAL_RCC_OscConfig+0x240>)
 800302c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003030:	6013      	str	r3, [r2, #0]
 8003032:	4b6d      	ldr	r3, [pc, #436]	; (80031e8 <HAL_RCC_OscConfig+0x240>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a6c      	ldr	r2, [pc, #432]	; (80031e8 <HAL_RCC_OscConfig+0x240>)
 8003038:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800303c:	6013      	str	r3, [r2, #0]
 800303e:	e00b      	b.n	8003058 <HAL_RCC_OscConfig+0xb0>
 8003040:	4b69      	ldr	r3, [pc, #420]	; (80031e8 <HAL_RCC_OscConfig+0x240>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a68      	ldr	r2, [pc, #416]	; (80031e8 <HAL_RCC_OscConfig+0x240>)
 8003046:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800304a:	6013      	str	r3, [r2, #0]
 800304c:	4b66      	ldr	r3, [pc, #408]	; (80031e8 <HAL_RCC_OscConfig+0x240>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a65      	ldr	r2, [pc, #404]	; (80031e8 <HAL_RCC_OscConfig+0x240>)
 8003052:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003056:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d013      	beq.n	8003088 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003060:	f7ff f93c 	bl	80022dc <HAL_GetTick>
 8003064:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003066:	e008      	b.n	800307a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003068:	f7ff f938 	bl	80022dc <HAL_GetTick>
 800306c:	4602      	mov	r2, r0
 800306e:	693b      	ldr	r3, [r7, #16]
 8003070:	1ad3      	subs	r3, r2, r3
 8003072:	2b64      	cmp	r3, #100	; 0x64
 8003074:	d901      	bls.n	800307a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003076:	2303      	movs	r3, #3
 8003078:	e1fe      	b.n	8003478 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800307a:	4b5b      	ldr	r3, [pc, #364]	; (80031e8 <HAL_RCC_OscConfig+0x240>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003082:	2b00      	cmp	r3, #0
 8003084:	d0f0      	beq.n	8003068 <HAL_RCC_OscConfig+0xc0>
 8003086:	e014      	b.n	80030b2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003088:	f7ff f928 	bl	80022dc <HAL_GetTick>
 800308c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800308e:	e008      	b.n	80030a2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003090:	f7ff f924 	bl	80022dc <HAL_GetTick>
 8003094:	4602      	mov	r2, r0
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	1ad3      	subs	r3, r2, r3
 800309a:	2b64      	cmp	r3, #100	; 0x64
 800309c:	d901      	bls.n	80030a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800309e:	2303      	movs	r3, #3
 80030a0:	e1ea      	b.n	8003478 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030a2:	4b51      	ldr	r3, [pc, #324]	; (80031e8 <HAL_RCC_OscConfig+0x240>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d1f0      	bne.n	8003090 <HAL_RCC_OscConfig+0xe8>
 80030ae:	e000      	b.n	80030b2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 0302 	and.w	r3, r3, #2
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d063      	beq.n	8003186 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80030be:	4b4a      	ldr	r3, [pc, #296]	; (80031e8 <HAL_RCC_OscConfig+0x240>)
 80030c0:	689b      	ldr	r3, [r3, #8]
 80030c2:	f003 030c 	and.w	r3, r3, #12
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d00b      	beq.n	80030e2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030ca:	4b47      	ldr	r3, [pc, #284]	; (80031e8 <HAL_RCC_OscConfig+0x240>)
 80030cc:	689b      	ldr	r3, [r3, #8]
 80030ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80030d2:	2b08      	cmp	r3, #8
 80030d4:	d11c      	bne.n	8003110 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030d6:	4b44      	ldr	r3, [pc, #272]	; (80031e8 <HAL_RCC_OscConfig+0x240>)
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d116      	bne.n	8003110 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030e2:	4b41      	ldr	r3, [pc, #260]	; (80031e8 <HAL_RCC_OscConfig+0x240>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 0302 	and.w	r3, r3, #2
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d005      	beq.n	80030fa <HAL_RCC_OscConfig+0x152>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	68db      	ldr	r3, [r3, #12]
 80030f2:	2b01      	cmp	r3, #1
 80030f4:	d001      	beq.n	80030fa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	e1be      	b.n	8003478 <HAL_RCC_OscConfig+0x4d0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030fa:	4b3b      	ldr	r3, [pc, #236]	; (80031e8 <HAL_RCC_OscConfig+0x240>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	691b      	ldr	r3, [r3, #16]
 8003106:	00db      	lsls	r3, r3, #3
 8003108:	4937      	ldr	r1, [pc, #220]	; (80031e8 <HAL_RCC_OscConfig+0x240>)
 800310a:	4313      	orrs	r3, r2
 800310c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800310e:	e03a      	b.n	8003186 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	68db      	ldr	r3, [r3, #12]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d020      	beq.n	800315a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003118:	4b34      	ldr	r3, [pc, #208]	; (80031ec <HAL_RCC_OscConfig+0x244>)
 800311a:	2201      	movs	r2, #1
 800311c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800311e:	f7ff f8dd 	bl	80022dc <HAL_GetTick>
 8003122:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003124:	e008      	b.n	8003138 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003126:	f7ff f8d9 	bl	80022dc <HAL_GetTick>
 800312a:	4602      	mov	r2, r0
 800312c:	693b      	ldr	r3, [r7, #16]
 800312e:	1ad3      	subs	r3, r2, r3
 8003130:	2b02      	cmp	r3, #2
 8003132:	d901      	bls.n	8003138 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003134:	2303      	movs	r3, #3
 8003136:	e19f      	b.n	8003478 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003138:	4b2b      	ldr	r3, [pc, #172]	; (80031e8 <HAL_RCC_OscConfig+0x240>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f003 0302 	and.w	r3, r3, #2
 8003140:	2b00      	cmp	r3, #0
 8003142:	d0f0      	beq.n	8003126 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003144:	4b28      	ldr	r3, [pc, #160]	; (80031e8 <HAL_RCC_OscConfig+0x240>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	691b      	ldr	r3, [r3, #16]
 8003150:	00db      	lsls	r3, r3, #3
 8003152:	4925      	ldr	r1, [pc, #148]	; (80031e8 <HAL_RCC_OscConfig+0x240>)
 8003154:	4313      	orrs	r3, r2
 8003156:	600b      	str	r3, [r1, #0]
 8003158:	e015      	b.n	8003186 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800315a:	4b24      	ldr	r3, [pc, #144]	; (80031ec <HAL_RCC_OscConfig+0x244>)
 800315c:	2200      	movs	r2, #0
 800315e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003160:	f7ff f8bc 	bl	80022dc <HAL_GetTick>
 8003164:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003166:	e008      	b.n	800317a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003168:	f7ff f8b8 	bl	80022dc <HAL_GetTick>
 800316c:	4602      	mov	r2, r0
 800316e:	693b      	ldr	r3, [r7, #16]
 8003170:	1ad3      	subs	r3, r2, r3
 8003172:	2b02      	cmp	r3, #2
 8003174:	d901      	bls.n	800317a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003176:	2303      	movs	r3, #3
 8003178:	e17e      	b.n	8003478 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800317a:	4b1b      	ldr	r3, [pc, #108]	; (80031e8 <HAL_RCC_OscConfig+0x240>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f003 0302 	and.w	r3, r3, #2
 8003182:	2b00      	cmp	r3, #0
 8003184:	d1f0      	bne.n	8003168 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f003 0308 	and.w	r3, r3, #8
 800318e:	2b00      	cmp	r3, #0
 8003190:	d036      	beq.n	8003200 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	695b      	ldr	r3, [r3, #20]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d016      	beq.n	80031c8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800319a:	4b15      	ldr	r3, [pc, #84]	; (80031f0 <HAL_RCC_OscConfig+0x248>)
 800319c:	2201      	movs	r2, #1
 800319e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031a0:	f7ff f89c 	bl	80022dc <HAL_GetTick>
 80031a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031a6:	e008      	b.n	80031ba <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80031a8:	f7ff f898 	bl	80022dc <HAL_GetTick>
 80031ac:	4602      	mov	r2, r0
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	1ad3      	subs	r3, r2, r3
 80031b2:	2b02      	cmp	r3, #2
 80031b4:	d901      	bls.n	80031ba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80031b6:	2303      	movs	r3, #3
 80031b8:	e15e      	b.n	8003478 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031ba:	4b0b      	ldr	r3, [pc, #44]	; (80031e8 <HAL_RCC_OscConfig+0x240>)
 80031bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031be:	f003 0302 	and.w	r3, r3, #2
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d0f0      	beq.n	80031a8 <HAL_RCC_OscConfig+0x200>
 80031c6:	e01b      	b.n	8003200 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031c8:	4b09      	ldr	r3, [pc, #36]	; (80031f0 <HAL_RCC_OscConfig+0x248>)
 80031ca:	2200      	movs	r2, #0
 80031cc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031ce:	f7ff f885 	bl	80022dc <HAL_GetTick>
 80031d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031d4:	e00e      	b.n	80031f4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80031d6:	f7ff f881 	bl	80022dc <HAL_GetTick>
 80031da:	4602      	mov	r2, r0
 80031dc:	693b      	ldr	r3, [r7, #16]
 80031de:	1ad3      	subs	r3, r2, r3
 80031e0:	2b02      	cmp	r3, #2
 80031e2:	d907      	bls.n	80031f4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80031e4:	2303      	movs	r3, #3
 80031e6:	e147      	b.n	8003478 <HAL_RCC_OscConfig+0x4d0>
 80031e8:	40023800 	.word	0x40023800
 80031ec:	42470000 	.word	0x42470000
 80031f0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031f4:	4b88      	ldr	r3, [pc, #544]	; (8003418 <HAL_RCC_OscConfig+0x470>)
 80031f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031f8:	f003 0302 	and.w	r3, r3, #2
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d1ea      	bne.n	80031d6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f003 0304 	and.w	r3, r3, #4
 8003208:	2b00      	cmp	r3, #0
 800320a:	f000 8097 	beq.w	800333c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800320e:	2300      	movs	r3, #0
 8003210:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003212:	4b81      	ldr	r3, [pc, #516]	; (8003418 <HAL_RCC_OscConfig+0x470>)
 8003214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003216:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800321a:	2b00      	cmp	r3, #0
 800321c:	d10f      	bne.n	800323e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800321e:	2300      	movs	r3, #0
 8003220:	60bb      	str	r3, [r7, #8]
 8003222:	4b7d      	ldr	r3, [pc, #500]	; (8003418 <HAL_RCC_OscConfig+0x470>)
 8003224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003226:	4a7c      	ldr	r2, [pc, #496]	; (8003418 <HAL_RCC_OscConfig+0x470>)
 8003228:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800322c:	6413      	str	r3, [r2, #64]	; 0x40
 800322e:	4b7a      	ldr	r3, [pc, #488]	; (8003418 <HAL_RCC_OscConfig+0x470>)
 8003230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003232:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003236:	60bb      	str	r3, [r7, #8]
 8003238:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800323a:	2301      	movs	r3, #1
 800323c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800323e:	4b77      	ldr	r3, [pc, #476]	; (800341c <HAL_RCC_OscConfig+0x474>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003246:	2b00      	cmp	r3, #0
 8003248:	d118      	bne.n	800327c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800324a:	4b74      	ldr	r3, [pc, #464]	; (800341c <HAL_RCC_OscConfig+0x474>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a73      	ldr	r2, [pc, #460]	; (800341c <HAL_RCC_OscConfig+0x474>)
 8003250:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003254:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003256:	f7ff f841 	bl	80022dc <HAL_GetTick>
 800325a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800325c:	e008      	b.n	8003270 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800325e:	f7ff f83d 	bl	80022dc <HAL_GetTick>
 8003262:	4602      	mov	r2, r0
 8003264:	693b      	ldr	r3, [r7, #16]
 8003266:	1ad3      	subs	r3, r2, r3
 8003268:	2b02      	cmp	r3, #2
 800326a:	d901      	bls.n	8003270 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800326c:	2303      	movs	r3, #3
 800326e:	e103      	b.n	8003478 <HAL_RCC_OscConfig+0x4d0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003270:	4b6a      	ldr	r3, [pc, #424]	; (800341c <HAL_RCC_OscConfig+0x474>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003278:	2b00      	cmp	r3, #0
 800327a:	d0f0      	beq.n	800325e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	689b      	ldr	r3, [r3, #8]
 8003280:	2b01      	cmp	r3, #1
 8003282:	d106      	bne.n	8003292 <HAL_RCC_OscConfig+0x2ea>
 8003284:	4b64      	ldr	r3, [pc, #400]	; (8003418 <HAL_RCC_OscConfig+0x470>)
 8003286:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003288:	4a63      	ldr	r2, [pc, #396]	; (8003418 <HAL_RCC_OscConfig+0x470>)
 800328a:	f043 0301 	orr.w	r3, r3, #1
 800328e:	6713      	str	r3, [r2, #112]	; 0x70
 8003290:	e01c      	b.n	80032cc <HAL_RCC_OscConfig+0x324>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	689b      	ldr	r3, [r3, #8]
 8003296:	2b05      	cmp	r3, #5
 8003298:	d10c      	bne.n	80032b4 <HAL_RCC_OscConfig+0x30c>
 800329a:	4b5f      	ldr	r3, [pc, #380]	; (8003418 <HAL_RCC_OscConfig+0x470>)
 800329c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800329e:	4a5e      	ldr	r2, [pc, #376]	; (8003418 <HAL_RCC_OscConfig+0x470>)
 80032a0:	f043 0304 	orr.w	r3, r3, #4
 80032a4:	6713      	str	r3, [r2, #112]	; 0x70
 80032a6:	4b5c      	ldr	r3, [pc, #368]	; (8003418 <HAL_RCC_OscConfig+0x470>)
 80032a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032aa:	4a5b      	ldr	r2, [pc, #364]	; (8003418 <HAL_RCC_OscConfig+0x470>)
 80032ac:	f043 0301 	orr.w	r3, r3, #1
 80032b0:	6713      	str	r3, [r2, #112]	; 0x70
 80032b2:	e00b      	b.n	80032cc <HAL_RCC_OscConfig+0x324>
 80032b4:	4b58      	ldr	r3, [pc, #352]	; (8003418 <HAL_RCC_OscConfig+0x470>)
 80032b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032b8:	4a57      	ldr	r2, [pc, #348]	; (8003418 <HAL_RCC_OscConfig+0x470>)
 80032ba:	f023 0301 	bic.w	r3, r3, #1
 80032be:	6713      	str	r3, [r2, #112]	; 0x70
 80032c0:	4b55      	ldr	r3, [pc, #340]	; (8003418 <HAL_RCC_OscConfig+0x470>)
 80032c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032c4:	4a54      	ldr	r2, [pc, #336]	; (8003418 <HAL_RCC_OscConfig+0x470>)
 80032c6:	f023 0304 	bic.w	r3, r3, #4
 80032ca:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	689b      	ldr	r3, [r3, #8]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d015      	beq.n	8003300 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032d4:	f7ff f802 	bl	80022dc <HAL_GetTick>
 80032d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032da:	e00a      	b.n	80032f2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032dc:	f7fe fffe 	bl	80022dc <HAL_GetTick>
 80032e0:	4602      	mov	r2, r0
 80032e2:	693b      	ldr	r3, [r7, #16]
 80032e4:	1ad3      	subs	r3, r2, r3
 80032e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d901      	bls.n	80032f2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80032ee:	2303      	movs	r3, #3
 80032f0:	e0c2      	b.n	8003478 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032f2:	4b49      	ldr	r3, [pc, #292]	; (8003418 <HAL_RCC_OscConfig+0x470>)
 80032f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032f6:	f003 0302 	and.w	r3, r3, #2
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d0ee      	beq.n	80032dc <HAL_RCC_OscConfig+0x334>
 80032fe:	e014      	b.n	800332a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003300:	f7fe ffec 	bl	80022dc <HAL_GetTick>
 8003304:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003306:	e00a      	b.n	800331e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003308:	f7fe ffe8 	bl	80022dc <HAL_GetTick>
 800330c:	4602      	mov	r2, r0
 800330e:	693b      	ldr	r3, [r7, #16]
 8003310:	1ad3      	subs	r3, r2, r3
 8003312:	f241 3288 	movw	r2, #5000	; 0x1388
 8003316:	4293      	cmp	r3, r2
 8003318:	d901      	bls.n	800331e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800331a:	2303      	movs	r3, #3
 800331c:	e0ac      	b.n	8003478 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800331e:	4b3e      	ldr	r3, [pc, #248]	; (8003418 <HAL_RCC_OscConfig+0x470>)
 8003320:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003322:	f003 0302 	and.w	r3, r3, #2
 8003326:	2b00      	cmp	r3, #0
 8003328:	d1ee      	bne.n	8003308 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800332a:	7dfb      	ldrb	r3, [r7, #23]
 800332c:	2b01      	cmp	r3, #1
 800332e:	d105      	bne.n	800333c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003330:	4b39      	ldr	r3, [pc, #228]	; (8003418 <HAL_RCC_OscConfig+0x470>)
 8003332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003334:	4a38      	ldr	r2, [pc, #224]	; (8003418 <HAL_RCC_OscConfig+0x470>)
 8003336:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800333a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	699b      	ldr	r3, [r3, #24]
 8003340:	2b00      	cmp	r3, #0
 8003342:	f000 8098 	beq.w	8003476 <HAL_RCC_OscConfig+0x4ce>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003346:	4b34      	ldr	r3, [pc, #208]	; (8003418 <HAL_RCC_OscConfig+0x470>)
 8003348:	689b      	ldr	r3, [r3, #8]
 800334a:	f003 030c 	and.w	r3, r3, #12
 800334e:	2b08      	cmp	r3, #8
 8003350:	d05c      	beq.n	800340c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	699b      	ldr	r3, [r3, #24]
 8003356:	2b02      	cmp	r3, #2
 8003358:	d141      	bne.n	80033de <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800335a:	4b31      	ldr	r3, [pc, #196]	; (8003420 <HAL_RCC_OscConfig+0x478>)
 800335c:	2200      	movs	r2, #0
 800335e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003360:	f7fe ffbc 	bl	80022dc <HAL_GetTick>
 8003364:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003366:	e008      	b.n	800337a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003368:	f7fe ffb8 	bl	80022dc <HAL_GetTick>
 800336c:	4602      	mov	r2, r0
 800336e:	693b      	ldr	r3, [r7, #16]
 8003370:	1ad3      	subs	r3, r2, r3
 8003372:	2b02      	cmp	r3, #2
 8003374:	d901      	bls.n	800337a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003376:	2303      	movs	r3, #3
 8003378:	e07e      	b.n	8003478 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800337a:	4b27      	ldr	r3, [pc, #156]	; (8003418 <HAL_RCC_OscConfig+0x470>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003382:	2b00      	cmp	r3, #0
 8003384:	d1f0      	bne.n	8003368 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	69da      	ldr	r2, [r3, #28]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6a1b      	ldr	r3, [r3, #32]
 800338e:	431a      	orrs	r2, r3
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003394:	019b      	lsls	r3, r3, #6
 8003396:	431a      	orrs	r2, r3
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800339c:	085b      	lsrs	r3, r3, #1
 800339e:	3b01      	subs	r3, #1
 80033a0:	041b      	lsls	r3, r3, #16
 80033a2:	431a      	orrs	r2, r3
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033a8:	061b      	lsls	r3, r3, #24
 80033aa:	491b      	ldr	r1, [pc, #108]	; (8003418 <HAL_RCC_OscConfig+0x470>)
 80033ac:	4313      	orrs	r3, r2
 80033ae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80033b0:	4b1b      	ldr	r3, [pc, #108]	; (8003420 <HAL_RCC_OscConfig+0x478>)
 80033b2:	2201      	movs	r2, #1
 80033b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033b6:	f7fe ff91 	bl	80022dc <HAL_GetTick>
 80033ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033bc:	e008      	b.n	80033d0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033be:	f7fe ff8d 	bl	80022dc <HAL_GetTick>
 80033c2:	4602      	mov	r2, r0
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	1ad3      	subs	r3, r2, r3
 80033c8:	2b02      	cmp	r3, #2
 80033ca:	d901      	bls.n	80033d0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80033cc:	2303      	movs	r3, #3
 80033ce:	e053      	b.n	8003478 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033d0:	4b11      	ldr	r3, [pc, #68]	; (8003418 <HAL_RCC_OscConfig+0x470>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d0f0      	beq.n	80033be <HAL_RCC_OscConfig+0x416>
 80033dc:	e04b      	b.n	8003476 <HAL_RCC_OscConfig+0x4ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033de:	4b10      	ldr	r3, [pc, #64]	; (8003420 <HAL_RCC_OscConfig+0x478>)
 80033e0:	2200      	movs	r2, #0
 80033e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033e4:	f7fe ff7a 	bl	80022dc <HAL_GetTick>
 80033e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033ea:	e008      	b.n	80033fe <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033ec:	f7fe ff76 	bl	80022dc <HAL_GetTick>
 80033f0:	4602      	mov	r2, r0
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	1ad3      	subs	r3, r2, r3
 80033f6:	2b02      	cmp	r3, #2
 80033f8:	d901      	bls.n	80033fe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80033fa:	2303      	movs	r3, #3
 80033fc:	e03c      	b.n	8003478 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033fe:	4b06      	ldr	r3, [pc, #24]	; (8003418 <HAL_RCC_OscConfig+0x470>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003406:	2b00      	cmp	r3, #0
 8003408:	d1f0      	bne.n	80033ec <HAL_RCC_OscConfig+0x444>
 800340a:	e034      	b.n	8003476 <HAL_RCC_OscConfig+0x4ce>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	699b      	ldr	r3, [r3, #24]
 8003410:	2b01      	cmp	r3, #1
 8003412:	d107      	bne.n	8003424 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003414:	2301      	movs	r3, #1
 8003416:	e02f      	b.n	8003478 <HAL_RCC_OscConfig+0x4d0>
 8003418:	40023800 	.word	0x40023800
 800341c:	40007000 	.word	0x40007000
 8003420:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003424:	4b16      	ldr	r3, [pc, #88]	; (8003480 <HAL_RCC_OscConfig+0x4d8>)
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	69db      	ldr	r3, [r3, #28]
 8003434:	429a      	cmp	r2, r3
 8003436:	d11c      	bne.n	8003472 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003442:	429a      	cmp	r2, r3
 8003444:	d115      	bne.n	8003472 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003446:	68fa      	ldr	r2, [r7, #12]
 8003448:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800344c:	4013      	ands	r3, r2
 800344e:	687a      	ldr	r2, [r7, #4]
 8003450:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003452:	4293      	cmp	r3, r2
 8003454:	d10d      	bne.n	8003472 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003460:	429a      	cmp	r2, r3
 8003462:	d106      	bne.n	8003472 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800346e:	429a      	cmp	r2, r3
 8003470:	d001      	beq.n	8003476 <HAL_RCC_OscConfig+0x4ce>
        {
          return HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	e000      	b.n	8003478 <HAL_RCC_OscConfig+0x4d0>
        }
      }
    }
  }
  return HAL_OK;
 8003476:	2300      	movs	r3, #0
}
 8003478:	4618      	mov	r0, r3
 800347a:	3718      	adds	r7, #24
 800347c:	46bd      	mov	sp, r7
 800347e:	bd80      	pop	{r7, pc}
 8003480:	40023800 	.word	0x40023800

08003484 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b084      	sub	sp, #16
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
 800348c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d101      	bne.n	8003498 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003494:	2301      	movs	r3, #1
 8003496:	e0cc      	b.n	8003632 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003498:	4b68      	ldr	r3, [pc, #416]	; (800363c <HAL_RCC_ClockConfig+0x1b8>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f003 030f 	and.w	r3, r3, #15
 80034a0:	683a      	ldr	r2, [r7, #0]
 80034a2:	429a      	cmp	r2, r3
 80034a4:	d90c      	bls.n	80034c0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034a6:	4b65      	ldr	r3, [pc, #404]	; (800363c <HAL_RCC_ClockConfig+0x1b8>)
 80034a8:	683a      	ldr	r2, [r7, #0]
 80034aa:	b2d2      	uxtb	r2, r2
 80034ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034ae:	4b63      	ldr	r3, [pc, #396]	; (800363c <HAL_RCC_ClockConfig+0x1b8>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 030f 	and.w	r3, r3, #15
 80034b6:	683a      	ldr	r2, [r7, #0]
 80034b8:	429a      	cmp	r2, r3
 80034ba:	d001      	beq.n	80034c0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80034bc:	2301      	movs	r3, #1
 80034be:	e0b8      	b.n	8003632 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f003 0302 	and.w	r3, r3, #2
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d020      	beq.n	800350e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f003 0304 	and.w	r3, r3, #4
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d005      	beq.n	80034e4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80034d8:	4b59      	ldr	r3, [pc, #356]	; (8003640 <HAL_RCC_ClockConfig+0x1bc>)
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	4a58      	ldr	r2, [pc, #352]	; (8003640 <HAL_RCC_ClockConfig+0x1bc>)
 80034de:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80034e2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f003 0308 	and.w	r3, r3, #8
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d005      	beq.n	80034fc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80034f0:	4b53      	ldr	r3, [pc, #332]	; (8003640 <HAL_RCC_ClockConfig+0x1bc>)
 80034f2:	689b      	ldr	r3, [r3, #8]
 80034f4:	4a52      	ldr	r2, [pc, #328]	; (8003640 <HAL_RCC_ClockConfig+0x1bc>)
 80034f6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80034fa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034fc:	4b50      	ldr	r3, [pc, #320]	; (8003640 <HAL_RCC_ClockConfig+0x1bc>)
 80034fe:	689b      	ldr	r3, [r3, #8]
 8003500:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	494d      	ldr	r1, [pc, #308]	; (8003640 <HAL_RCC_ClockConfig+0x1bc>)
 800350a:	4313      	orrs	r3, r2
 800350c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f003 0301 	and.w	r3, r3, #1
 8003516:	2b00      	cmp	r3, #0
 8003518:	d044      	beq.n	80035a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	2b01      	cmp	r3, #1
 8003520:	d107      	bne.n	8003532 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003522:	4b47      	ldr	r3, [pc, #284]	; (8003640 <HAL_RCC_ClockConfig+0x1bc>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800352a:	2b00      	cmp	r3, #0
 800352c:	d119      	bne.n	8003562 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800352e:	2301      	movs	r3, #1
 8003530:	e07f      	b.n	8003632 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	2b02      	cmp	r3, #2
 8003538:	d003      	beq.n	8003542 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800353e:	2b03      	cmp	r3, #3
 8003540:	d107      	bne.n	8003552 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003542:	4b3f      	ldr	r3, [pc, #252]	; (8003640 <HAL_RCC_ClockConfig+0x1bc>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800354a:	2b00      	cmp	r3, #0
 800354c:	d109      	bne.n	8003562 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	e06f      	b.n	8003632 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003552:	4b3b      	ldr	r3, [pc, #236]	; (8003640 <HAL_RCC_ClockConfig+0x1bc>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f003 0302 	and.w	r3, r3, #2
 800355a:	2b00      	cmp	r3, #0
 800355c:	d101      	bne.n	8003562 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	e067      	b.n	8003632 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003562:	4b37      	ldr	r3, [pc, #220]	; (8003640 <HAL_RCC_ClockConfig+0x1bc>)
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	f023 0203 	bic.w	r2, r3, #3
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	4934      	ldr	r1, [pc, #208]	; (8003640 <HAL_RCC_ClockConfig+0x1bc>)
 8003570:	4313      	orrs	r3, r2
 8003572:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003574:	f7fe feb2 	bl	80022dc <HAL_GetTick>
 8003578:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800357a:	e00a      	b.n	8003592 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800357c:	f7fe feae 	bl	80022dc <HAL_GetTick>
 8003580:	4602      	mov	r2, r0
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	1ad3      	subs	r3, r2, r3
 8003586:	f241 3288 	movw	r2, #5000	; 0x1388
 800358a:	4293      	cmp	r3, r2
 800358c:	d901      	bls.n	8003592 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800358e:	2303      	movs	r3, #3
 8003590:	e04f      	b.n	8003632 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003592:	4b2b      	ldr	r3, [pc, #172]	; (8003640 <HAL_RCC_ClockConfig+0x1bc>)
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	f003 020c 	and.w	r2, r3, #12
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	009b      	lsls	r3, r3, #2
 80035a0:	429a      	cmp	r2, r3
 80035a2:	d1eb      	bne.n	800357c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80035a4:	4b25      	ldr	r3, [pc, #148]	; (800363c <HAL_RCC_ClockConfig+0x1b8>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f003 030f 	and.w	r3, r3, #15
 80035ac:	683a      	ldr	r2, [r7, #0]
 80035ae:	429a      	cmp	r2, r3
 80035b0:	d20c      	bcs.n	80035cc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035b2:	4b22      	ldr	r3, [pc, #136]	; (800363c <HAL_RCC_ClockConfig+0x1b8>)
 80035b4:	683a      	ldr	r2, [r7, #0]
 80035b6:	b2d2      	uxtb	r2, r2
 80035b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035ba:	4b20      	ldr	r3, [pc, #128]	; (800363c <HAL_RCC_ClockConfig+0x1b8>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f003 030f 	and.w	r3, r3, #15
 80035c2:	683a      	ldr	r2, [r7, #0]
 80035c4:	429a      	cmp	r2, r3
 80035c6:	d001      	beq.n	80035cc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80035c8:	2301      	movs	r3, #1
 80035ca:	e032      	b.n	8003632 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f003 0304 	and.w	r3, r3, #4
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d008      	beq.n	80035ea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035d8:	4b19      	ldr	r3, [pc, #100]	; (8003640 <HAL_RCC_ClockConfig+0x1bc>)
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	68db      	ldr	r3, [r3, #12]
 80035e4:	4916      	ldr	r1, [pc, #88]	; (8003640 <HAL_RCC_ClockConfig+0x1bc>)
 80035e6:	4313      	orrs	r3, r2
 80035e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 0308 	and.w	r3, r3, #8
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d009      	beq.n	800360a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80035f6:	4b12      	ldr	r3, [pc, #72]	; (8003640 <HAL_RCC_ClockConfig+0x1bc>)
 80035f8:	689b      	ldr	r3, [r3, #8]
 80035fa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	691b      	ldr	r3, [r3, #16]
 8003602:	00db      	lsls	r3, r3, #3
 8003604:	490e      	ldr	r1, [pc, #56]	; (8003640 <HAL_RCC_ClockConfig+0x1bc>)
 8003606:	4313      	orrs	r3, r2
 8003608:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800360a:	f000 f821 	bl	8003650 <HAL_RCC_GetSysClockFreq>
 800360e:	4602      	mov	r2, r0
 8003610:	4b0b      	ldr	r3, [pc, #44]	; (8003640 <HAL_RCC_ClockConfig+0x1bc>)
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	091b      	lsrs	r3, r3, #4
 8003616:	f003 030f 	and.w	r3, r3, #15
 800361a:	490a      	ldr	r1, [pc, #40]	; (8003644 <HAL_RCC_ClockConfig+0x1c0>)
 800361c:	5ccb      	ldrb	r3, [r1, r3]
 800361e:	fa22 f303 	lsr.w	r3, r2, r3
 8003622:	4a09      	ldr	r2, [pc, #36]	; (8003648 <HAL_RCC_ClockConfig+0x1c4>)
 8003624:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003626:	4b09      	ldr	r3, [pc, #36]	; (800364c <HAL_RCC_ClockConfig+0x1c8>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4618      	mov	r0, r3
 800362c:	f7fe fe12 	bl	8002254 <HAL_InitTick>

  return HAL_OK;
 8003630:	2300      	movs	r3, #0
}
 8003632:	4618      	mov	r0, r3
 8003634:	3710      	adds	r7, #16
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}
 800363a:	bf00      	nop
 800363c:	40023c00 	.word	0x40023c00
 8003640:	40023800 	.word	0x40023800
 8003644:	08005ab8 	.word	0x08005ab8
 8003648:	20000074 	.word	0x20000074
 800364c:	20001dc4 	.word	0x20001dc4

08003650 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003650:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003654:	b094      	sub	sp, #80	; 0x50
 8003656:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003658:	2300      	movs	r3, #0
 800365a:	647b      	str	r3, [r7, #68]	; 0x44
 800365c:	2300      	movs	r3, #0
 800365e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003660:	2300      	movs	r3, #0
 8003662:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003664:	2300      	movs	r3, #0
 8003666:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003668:	4b79      	ldr	r3, [pc, #484]	; (8003850 <HAL_RCC_GetSysClockFreq+0x200>)
 800366a:	689b      	ldr	r3, [r3, #8]
 800366c:	f003 030c 	and.w	r3, r3, #12
 8003670:	2b08      	cmp	r3, #8
 8003672:	d00d      	beq.n	8003690 <HAL_RCC_GetSysClockFreq+0x40>
 8003674:	2b08      	cmp	r3, #8
 8003676:	f200 80e1 	bhi.w	800383c <HAL_RCC_GetSysClockFreq+0x1ec>
 800367a:	2b00      	cmp	r3, #0
 800367c:	d002      	beq.n	8003684 <HAL_RCC_GetSysClockFreq+0x34>
 800367e:	2b04      	cmp	r3, #4
 8003680:	d003      	beq.n	800368a <HAL_RCC_GetSysClockFreq+0x3a>
 8003682:	e0db      	b.n	800383c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003684:	4b73      	ldr	r3, [pc, #460]	; (8003854 <HAL_RCC_GetSysClockFreq+0x204>)
 8003686:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003688:	e0db      	b.n	8003842 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800368a:	4b73      	ldr	r3, [pc, #460]	; (8003858 <HAL_RCC_GetSysClockFreq+0x208>)
 800368c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800368e:	e0d8      	b.n	8003842 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003690:	4b6f      	ldr	r3, [pc, #444]	; (8003850 <HAL_RCC_GetSysClockFreq+0x200>)
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003698:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800369a:	4b6d      	ldr	r3, [pc, #436]	; (8003850 <HAL_RCC_GetSysClockFreq+0x200>)
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d063      	beq.n	800376e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036a6:	4b6a      	ldr	r3, [pc, #424]	; (8003850 <HAL_RCC_GetSysClockFreq+0x200>)
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	099b      	lsrs	r3, r3, #6
 80036ac:	2200      	movs	r2, #0
 80036ae:	63bb      	str	r3, [r7, #56]	; 0x38
 80036b0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80036b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036b8:	633b      	str	r3, [r7, #48]	; 0x30
 80036ba:	2300      	movs	r3, #0
 80036bc:	637b      	str	r3, [r7, #52]	; 0x34
 80036be:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80036c2:	4622      	mov	r2, r4
 80036c4:	462b      	mov	r3, r5
 80036c6:	f04f 0000 	mov.w	r0, #0
 80036ca:	f04f 0100 	mov.w	r1, #0
 80036ce:	0159      	lsls	r1, r3, #5
 80036d0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80036d4:	0150      	lsls	r0, r2, #5
 80036d6:	4602      	mov	r2, r0
 80036d8:	460b      	mov	r3, r1
 80036da:	4621      	mov	r1, r4
 80036dc:	1a51      	subs	r1, r2, r1
 80036de:	6139      	str	r1, [r7, #16]
 80036e0:	4629      	mov	r1, r5
 80036e2:	eb63 0301 	sbc.w	r3, r3, r1
 80036e6:	617b      	str	r3, [r7, #20]
 80036e8:	f04f 0200 	mov.w	r2, #0
 80036ec:	f04f 0300 	mov.w	r3, #0
 80036f0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80036f4:	4659      	mov	r1, fp
 80036f6:	018b      	lsls	r3, r1, #6
 80036f8:	4651      	mov	r1, sl
 80036fa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80036fe:	4651      	mov	r1, sl
 8003700:	018a      	lsls	r2, r1, #6
 8003702:	4651      	mov	r1, sl
 8003704:	ebb2 0801 	subs.w	r8, r2, r1
 8003708:	4659      	mov	r1, fp
 800370a:	eb63 0901 	sbc.w	r9, r3, r1
 800370e:	f04f 0200 	mov.w	r2, #0
 8003712:	f04f 0300 	mov.w	r3, #0
 8003716:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800371a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800371e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003722:	4690      	mov	r8, r2
 8003724:	4699      	mov	r9, r3
 8003726:	4623      	mov	r3, r4
 8003728:	eb18 0303 	adds.w	r3, r8, r3
 800372c:	60bb      	str	r3, [r7, #8]
 800372e:	462b      	mov	r3, r5
 8003730:	eb49 0303 	adc.w	r3, r9, r3
 8003734:	60fb      	str	r3, [r7, #12]
 8003736:	f04f 0200 	mov.w	r2, #0
 800373a:	f04f 0300 	mov.w	r3, #0
 800373e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003742:	4629      	mov	r1, r5
 8003744:	024b      	lsls	r3, r1, #9
 8003746:	4621      	mov	r1, r4
 8003748:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800374c:	4621      	mov	r1, r4
 800374e:	024a      	lsls	r2, r1, #9
 8003750:	4610      	mov	r0, r2
 8003752:	4619      	mov	r1, r3
 8003754:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003756:	2200      	movs	r2, #0
 8003758:	62bb      	str	r3, [r7, #40]	; 0x28
 800375a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800375c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003760:	f7fc ff48 	bl	80005f4 <__aeabi_uldivmod>
 8003764:	4602      	mov	r2, r0
 8003766:	460b      	mov	r3, r1
 8003768:	4613      	mov	r3, r2
 800376a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800376c:	e058      	b.n	8003820 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800376e:	4b38      	ldr	r3, [pc, #224]	; (8003850 <HAL_RCC_GetSysClockFreq+0x200>)
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	099b      	lsrs	r3, r3, #6
 8003774:	2200      	movs	r2, #0
 8003776:	4618      	mov	r0, r3
 8003778:	4611      	mov	r1, r2
 800377a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800377e:	623b      	str	r3, [r7, #32]
 8003780:	2300      	movs	r3, #0
 8003782:	627b      	str	r3, [r7, #36]	; 0x24
 8003784:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003788:	4642      	mov	r2, r8
 800378a:	464b      	mov	r3, r9
 800378c:	f04f 0000 	mov.w	r0, #0
 8003790:	f04f 0100 	mov.w	r1, #0
 8003794:	0159      	lsls	r1, r3, #5
 8003796:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800379a:	0150      	lsls	r0, r2, #5
 800379c:	4602      	mov	r2, r0
 800379e:	460b      	mov	r3, r1
 80037a0:	4641      	mov	r1, r8
 80037a2:	ebb2 0a01 	subs.w	sl, r2, r1
 80037a6:	4649      	mov	r1, r9
 80037a8:	eb63 0b01 	sbc.w	fp, r3, r1
 80037ac:	f04f 0200 	mov.w	r2, #0
 80037b0:	f04f 0300 	mov.w	r3, #0
 80037b4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80037b8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80037bc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80037c0:	ebb2 040a 	subs.w	r4, r2, sl
 80037c4:	eb63 050b 	sbc.w	r5, r3, fp
 80037c8:	f04f 0200 	mov.w	r2, #0
 80037cc:	f04f 0300 	mov.w	r3, #0
 80037d0:	00eb      	lsls	r3, r5, #3
 80037d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80037d6:	00e2      	lsls	r2, r4, #3
 80037d8:	4614      	mov	r4, r2
 80037da:	461d      	mov	r5, r3
 80037dc:	4643      	mov	r3, r8
 80037de:	18e3      	adds	r3, r4, r3
 80037e0:	603b      	str	r3, [r7, #0]
 80037e2:	464b      	mov	r3, r9
 80037e4:	eb45 0303 	adc.w	r3, r5, r3
 80037e8:	607b      	str	r3, [r7, #4]
 80037ea:	f04f 0200 	mov.w	r2, #0
 80037ee:	f04f 0300 	mov.w	r3, #0
 80037f2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80037f6:	4629      	mov	r1, r5
 80037f8:	028b      	lsls	r3, r1, #10
 80037fa:	4621      	mov	r1, r4
 80037fc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003800:	4621      	mov	r1, r4
 8003802:	028a      	lsls	r2, r1, #10
 8003804:	4610      	mov	r0, r2
 8003806:	4619      	mov	r1, r3
 8003808:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800380a:	2200      	movs	r2, #0
 800380c:	61bb      	str	r3, [r7, #24]
 800380e:	61fa      	str	r2, [r7, #28]
 8003810:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003814:	f7fc feee 	bl	80005f4 <__aeabi_uldivmod>
 8003818:	4602      	mov	r2, r0
 800381a:	460b      	mov	r3, r1
 800381c:	4613      	mov	r3, r2
 800381e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003820:	4b0b      	ldr	r3, [pc, #44]	; (8003850 <HAL_RCC_GetSysClockFreq+0x200>)
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	0c1b      	lsrs	r3, r3, #16
 8003826:	f003 0303 	and.w	r3, r3, #3
 800382a:	3301      	adds	r3, #1
 800382c:	005b      	lsls	r3, r3, #1
 800382e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003830:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003832:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003834:	fbb2 f3f3 	udiv	r3, r2, r3
 8003838:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800383a:	e002      	b.n	8003842 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800383c:	4b05      	ldr	r3, [pc, #20]	; (8003854 <HAL_RCC_GetSysClockFreq+0x204>)
 800383e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003840:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003842:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003844:	4618      	mov	r0, r3
 8003846:	3750      	adds	r7, #80	; 0x50
 8003848:	46bd      	mov	sp, r7
 800384a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800384e:	bf00      	nop
 8003850:	40023800 	.word	0x40023800
 8003854:	00f42400 	.word	0x00f42400
 8003858:	007a1200 	.word	0x007a1200

0800385c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800385c:	b480      	push	{r7}
 800385e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003860:	4b03      	ldr	r3, [pc, #12]	; (8003870 <HAL_RCC_GetHCLKFreq+0x14>)
 8003862:	681b      	ldr	r3, [r3, #0]
}
 8003864:	4618      	mov	r0, r3
 8003866:	46bd      	mov	sp, r7
 8003868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386c:	4770      	bx	lr
 800386e:	bf00      	nop
 8003870:	20000074 	.word	0x20000074

08003874 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003878:	f7ff fff0 	bl	800385c <HAL_RCC_GetHCLKFreq>
 800387c:	4602      	mov	r2, r0
 800387e:	4b05      	ldr	r3, [pc, #20]	; (8003894 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003880:	689b      	ldr	r3, [r3, #8]
 8003882:	0a9b      	lsrs	r3, r3, #10
 8003884:	f003 0307 	and.w	r3, r3, #7
 8003888:	4903      	ldr	r1, [pc, #12]	; (8003898 <HAL_RCC_GetPCLK1Freq+0x24>)
 800388a:	5ccb      	ldrb	r3, [r1, r3]
 800388c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003890:	4618      	mov	r0, r3
 8003892:	bd80      	pop	{r7, pc}
 8003894:	40023800 	.word	0x40023800
 8003898:	08005ac8 	.word	0x08005ac8

0800389c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80038a0:	f7ff ffdc 	bl	800385c <HAL_RCC_GetHCLKFreq>
 80038a4:	4602      	mov	r2, r0
 80038a6:	4b05      	ldr	r3, [pc, #20]	; (80038bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80038a8:	689b      	ldr	r3, [r3, #8]
 80038aa:	0b5b      	lsrs	r3, r3, #13
 80038ac:	f003 0307 	and.w	r3, r3, #7
 80038b0:	4903      	ldr	r1, [pc, #12]	; (80038c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80038b2:	5ccb      	ldrb	r3, [r1, r3]
 80038b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038b8:	4618      	mov	r0, r3
 80038ba:	bd80      	pop	{r7, pc}
 80038bc:	40023800 	.word	0x40023800
 80038c0:	08005ac8 	.word	0x08005ac8

080038c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b082      	sub	sp, #8
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d101      	bne.n	80038d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80038d2:	2301      	movs	r3, #1
 80038d4:	e01d      	b.n	8003912 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d106      	bne.n	80038f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2200      	movs	r2, #0
 80038e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	f7fd ffd6 	bl	800189c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2202      	movs	r2, #2
 80038f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681a      	ldr	r2, [r3, #0]
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	3304      	adds	r3, #4
 8003900:	4619      	mov	r1, r3
 8003902:	4610      	mov	r0, r2
 8003904:	f000 fbde 	bl	80040c4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2201      	movs	r2, #1
 800390c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003910:	2300      	movs	r3, #0
}
 8003912:	4618      	mov	r0, r3
 8003914:	3708      	adds	r7, #8
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}

0800391a <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800391a:	b480      	push	{r7}
 800391c:	b085      	sub	sp, #20
 800391e:	af00      	add	r7, sp, #0
 8003920:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2202      	movs	r2, #2
 8003926:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	689b      	ldr	r3, [r3, #8]
 8003930:	f003 0307 	and.w	r3, r3, #7
 8003934:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	2b06      	cmp	r3, #6
 800393a:	d007      	beq.n	800394c <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	681a      	ldr	r2, [r3, #0]
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f042 0201 	orr.w	r2, r2, #1
 800394a:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2201      	movs	r2, #1
 8003950:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8003954:	2300      	movs	r3, #0
}
 8003956:	4618      	mov	r0, r3
 8003958:	3714      	adds	r7, #20
 800395a:	46bd      	mov	sp, r7
 800395c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003960:	4770      	bx	lr

08003962 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003962:	b580      	push	{r7, lr}
 8003964:	b082      	sub	sp, #8
 8003966:	af00      	add	r7, sp, #0
 8003968:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d101      	bne.n	8003974 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003970:	2301      	movs	r3, #1
 8003972:	e01d      	b.n	80039b0 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800397a:	b2db      	uxtb	r3, r3
 800397c:	2b00      	cmp	r3, #0
 800397e:	d106      	bne.n	800398e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2200      	movs	r2, #0
 8003984:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003988:	6878      	ldr	r0, [r7, #4]
 800398a:	f7fd ffd9 	bl	8001940 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2202      	movs	r2, #2
 8003992:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	3304      	adds	r3, #4
 800399e:	4619      	mov	r1, r3
 80039a0:	4610      	mov	r0, r2
 80039a2:	f000 fb8f 	bl	80040c4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2201      	movs	r2, #1
 80039aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80039ae:	2300      	movs	r3, #0
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	3708      	adds	r7, #8
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bd80      	pop	{r7, pc}

080039b8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b084      	sub	sp, #16
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
 80039c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	2201      	movs	r2, #1
 80039c8:	6839      	ldr	r1, [r7, #0]
 80039ca:	4618      	mov	r0, r3
 80039cc:	f000 fe64 	bl	8004698 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a15      	ldr	r2, [pc, #84]	; (8003a2c <HAL_TIM_PWM_Start+0x74>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d004      	beq.n	80039e4 <HAL_TIM_PWM_Start+0x2c>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a14      	ldr	r2, [pc, #80]	; (8003a30 <HAL_TIM_PWM_Start+0x78>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d101      	bne.n	80039e8 <HAL_TIM_PWM_Start+0x30>
 80039e4:	2301      	movs	r3, #1
 80039e6:	e000      	b.n	80039ea <HAL_TIM_PWM_Start+0x32>
 80039e8:	2300      	movs	r3, #0
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d007      	beq.n	80039fe <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80039fc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	689b      	ldr	r3, [r3, #8]
 8003a04:	f003 0307 	and.w	r3, r3, #7
 8003a08:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	2b06      	cmp	r3, #6
 8003a0e:	d007      	beq.n	8003a20 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	681a      	ldr	r2, [r3, #0]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f042 0201 	orr.w	r2, r2, #1
 8003a1e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a20:	2300      	movs	r3, #0
}
 8003a22:	4618      	mov	r0, r3
 8003a24:	3710      	adds	r7, #16
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}
 8003a2a:	bf00      	nop
 8003a2c:	40010000 	.word	0x40010000
 8003a30:	40010400 	.word	0x40010400

08003a34 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b084      	sub	sp, #16
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
 8003a3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	2b0c      	cmp	r3, #12
 8003a42:	d841      	bhi.n	8003ac8 <HAL_TIM_PWM_Start_IT+0x94>
 8003a44:	a201      	add	r2, pc, #4	; (adr r2, 8003a4c <HAL_TIM_PWM_Start_IT+0x18>)
 8003a46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a4a:	bf00      	nop
 8003a4c:	08003a81 	.word	0x08003a81
 8003a50:	08003ac9 	.word	0x08003ac9
 8003a54:	08003ac9 	.word	0x08003ac9
 8003a58:	08003ac9 	.word	0x08003ac9
 8003a5c:	08003a93 	.word	0x08003a93
 8003a60:	08003ac9 	.word	0x08003ac9
 8003a64:	08003ac9 	.word	0x08003ac9
 8003a68:	08003ac9 	.word	0x08003ac9
 8003a6c:	08003aa5 	.word	0x08003aa5
 8003a70:	08003ac9 	.word	0x08003ac9
 8003a74:	08003ac9 	.word	0x08003ac9
 8003a78:	08003ac9 	.word	0x08003ac9
 8003a7c:	08003ab7 	.word	0x08003ab7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	68da      	ldr	r2, [r3, #12]
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f042 0202 	orr.w	r2, r2, #2
 8003a8e:	60da      	str	r2, [r3, #12]
      break;
 8003a90:	e01b      	b.n	8003aca <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	68da      	ldr	r2, [r3, #12]
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f042 0204 	orr.w	r2, r2, #4
 8003aa0:	60da      	str	r2, [r3, #12]
      break;
 8003aa2:	e012      	b.n	8003aca <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	68da      	ldr	r2, [r3, #12]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f042 0208 	orr.w	r2, r2, #8
 8003ab2:	60da      	str	r2, [r3, #12]
      break;
 8003ab4:	e009      	b.n	8003aca <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	68da      	ldr	r2, [r3, #12]
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f042 0210 	orr.w	r2, r2, #16
 8003ac4:	60da      	str	r2, [r3, #12]
      break;
 8003ac6:	e000      	b.n	8003aca <HAL_TIM_PWM_Start_IT+0x96>
    }

    default:
      break;
 8003ac8:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	2201      	movs	r2, #1
 8003ad0:	6839      	ldr	r1, [r7, #0]
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f000 fde0 	bl	8004698 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a15      	ldr	r2, [pc, #84]	; (8003b34 <HAL_TIM_PWM_Start_IT+0x100>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d004      	beq.n	8003aec <HAL_TIM_PWM_Start_IT+0xb8>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4a14      	ldr	r2, [pc, #80]	; (8003b38 <HAL_TIM_PWM_Start_IT+0x104>)
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d101      	bne.n	8003af0 <HAL_TIM_PWM_Start_IT+0xbc>
 8003aec:	2301      	movs	r3, #1
 8003aee:	e000      	b.n	8003af2 <HAL_TIM_PWM_Start_IT+0xbe>
 8003af0:	2300      	movs	r3, #0
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d007      	beq.n	8003b06 <HAL_TIM_PWM_Start_IT+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003b04:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	689b      	ldr	r3, [r3, #8]
 8003b0c:	f003 0307 	and.w	r3, r3, #7
 8003b10:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	2b06      	cmp	r3, #6
 8003b16:	d007      	beq.n	8003b28 <HAL_TIM_PWM_Start_IT+0xf4>
  {
    __HAL_TIM_ENABLE(htim);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	681a      	ldr	r2, [r3, #0]
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f042 0201 	orr.w	r2, r2, #1
 8003b26:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003b28:	2300      	movs	r3, #0
}
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	3710      	adds	r7, #16
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bd80      	pop	{r7, pc}
 8003b32:	bf00      	nop
 8003b34:	40010000 	.word	0x40010000
 8003b38:	40010400 	.word	0x40010400

08003b3c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b082      	sub	sp, #8
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	691b      	ldr	r3, [r3, #16]
 8003b4a:	f003 0302 	and.w	r3, r3, #2
 8003b4e:	2b02      	cmp	r3, #2
 8003b50:	d122      	bne.n	8003b98 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	68db      	ldr	r3, [r3, #12]
 8003b58:	f003 0302 	and.w	r3, r3, #2
 8003b5c:	2b02      	cmp	r3, #2
 8003b5e:	d11b      	bne.n	8003b98 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f06f 0202 	mvn.w	r2, #2
 8003b68:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	699b      	ldr	r3, [r3, #24]
 8003b76:	f003 0303 	and.w	r3, r3, #3
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d003      	beq.n	8003b86 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003b7e:	6878      	ldr	r0, [r7, #4]
 8003b80:	f000 fa82 	bl	8004088 <HAL_TIM_IC_CaptureCallback>
 8003b84:	e005      	b.n	8003b92 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b86:	6878      	ldr	r0, [r7, #4]
 8003b88:	f000 fa74 	bl	8004074 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b8c:	6878      	ldr	r0, [r7, #4]
 8003b8e:	f000 fa85 	bl	800409c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2200      	movs	r2, #0
 8003b96:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	691b      	ldr	r3, [r3, #16]
 8003b9e:	f003 0304 	and.w	r3, r3, #4
 8003ba2:	2b04      	cmp	r3, #4
 8003ba4:	d122      	bne.n	8003bec <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	68db      	ldr	r3, [r3, #12]
 8003bac:	f003 0304 	and.w	r3, r3, #4
 8003bb0:	2b04      	cmp	r3, #4
 8003bb2:	d11b      	bne.n	8003bec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f06f 0204 	mvn.w	r2, #4
 8003bbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2202      	movs	r2, #2
 8003bc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	699b      	ldr	r3, [r3, #24]
 8003bca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d003      	beq.n	8003bda <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003bd2:	6878      	ldr	r0, [r7, #4]
 8003bd4:	f000 fa58 	bl	8004088 <HAL_TIM_IC_CaptureCallback>
 8003bd8:	e005      	b.n	8003be6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bda:	6878      	ldr	r0, [r7, #4]
 8003bdc:	f000 fa4a 	bl	8004074 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003be0:	6878      	ldr	r0, [r7, #4]
 8003be2:	f000 fa5b 	bl	800409c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2200      	movs	r2, #0
 8003bea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	691b      	ldr	r3, [r3, #16]
 8003bf2:	f003 0308 	and.w	r3, r3, #8
 8003bf6:	2b08      	cmp	r3, #8
 8003bf8:	d122      	bne.n	8003c40 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	68db      	ldr	r3, [r3, #12]
 8003c00:	f003 0308 	and.w	r3, r3, #8
 8003c04:	2b08      	cmp	r3, #8
 8003c06:	d11b      	bne.n	8003c40 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f06f 0208 	mvn.w	r2, #8
 8003c10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2204      	movs	r2, #4
 8003c16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	69db      	ldr	r3, [r3, #28]
 8003c1e:	f003 0303 	and.w	r3, r3, #3
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d003      	beq.n	8003c2e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c26:	6878      	ldr	r0, [r7, #4]
 8003c28:	f000 fa2e 	bl	8004088 <HAL_TIM_IC_CaptureCallback>
 8003c2c:	e005      	b.n	8003c3a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c2e:	6878      	ldr	r0, [r7, #4]
 8003c30:	f000 fa20 	bl	8004074 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c34:	6878      	ldr	r0, [r7, #4]
 8003c36:	f000 fa31 	bl	800409c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	691b      	ldr	r3, [r3, #16]
 8003c46:	f003 0310 	and.w	r3, r3, #16
 8003c4a:	2b10      	cmp	r3, #16
 8003c4c:	d122      	bne.n	8003c94 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	f003 0310 	and.w	r3, r3, #16
 8003c58:	2b10      	cmp	r3, #16
 8003c5a:	d11b      	bne.n	8003c94 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f06f 0210 	mvn.w	r2, #16
 8003c64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2208      	movs	r2, #8
 8003c6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	69db      	ldr	r3, [r3, #28]
 8003c72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d003      	beq.n	8003c82 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c7a:	6878      	ldr	r0, [r7, #4]
 8003c7c:	f000 fa04 	bl	8004088 <HAL_TIM_IC_CaptureCallback>
 8003c80:	e005      	b.n	8003c8e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c82:	6878      	ldr	r0, [r7, #4]
 8003c84:	f000 f9f6 	bl	8004074 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c88:	6878      	ldr	r0, [r7, #4]
 8003c8a:	f000 fa07 	bl	800409c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2200      	movs	r2, #0
 8003c92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	691b      	ldr	r3, [r3, #16]
 8003c9a:	f003 0301 	and.w	r3, r3, #1
 8003c9e:	2b01      	cmp	r3, #1
 8003ca0:	d10e      	bne.n	8003cc0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	68db      	ldr	r3, [r3, #12]
 8003ca8:	f003 0301 	and.w	r3, r3, #1
 8003cac:	2b01      	cmp	r3, #1
 8003cae:	d107      	bne.n	8003cc0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f06f 0201 	mvn.w	r2, #1
 8003cb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003cba:	6878      	ldr	r0, [r7, #4]
 8003cbc:	f000 f9d0 	bl	8004060 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	691b      	ldr	r3, [r3, #16]
 8003cc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cca:	2b80      	cmp	r3, #128	; 0x80
 8003ccc:	d10e      	bne.n	8003cec <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	68db      	ldr	r3, [r3, #12]
 8003cd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cd8:	2b80      	cmp	r3, #128	; 0x80
 8003cda:	d107      	bne.n	8003cec <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003ce4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003ce6:	6878      	ldr	r0, [r7, #4]
 8003ce8:	f000 fd82 	bl	80047f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	691b      	ldr	r3, [r3, #16]
 8003cf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cf6:	2b40      	cmp	r3, #64	; 0x40
 8003cf8:	d10e      	bne.n	8003d18 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	68db      	ldr	r3, [r3, #12]
 8003d00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d04:	2b40      	cmp	r3, #64	; 0x40
 8003d06:	d107      	bne.n	8003d18 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003d10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003d12:	6878      	ldr	r0, [r7, #4]
 8003d14:	f000 f9cc 	bl	80040b0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	691b      	ldr	r3, [r3, #16]
 8003d1e:	f003 0320 	and.w	r3, r3, #32
 8003d22:	2b20      	cmp	r3, #32
 8003d24:	d10e      	bne.n	8003d44 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	68db      	ldr	r3, [r3, #12]
 8003d2c:	f003 0320 	and.w	r3, r3, #32
 8003d30:	2b20      	cmp	r3, #32
 8003d32:	d107      	bne.n	8003d44 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f06f 0220 	mvn.w	r2, #32
 8003d3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	f000 fd4c 	bl	80047dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003d44:	bf00      	nop
 8003d46:	3708      	adds	r7, #8
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd80      	pop	{r7, pc}

08003d4c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b084      	sub	sp, #16
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	60f8      	str	r0, [r7, #12]
 8003d54:	60b9      	str	r1, [r7, #8]
 8003d56:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d5e:	2b01      	cmp	r3, #1
 8003d60:	d101      	bne.n	8003d66 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003d62:	2302      	movs	r3, #2
 8003d64:	e0b4      	b.n	8003ed0 <HAL_TIM_PWM_ConfigChannel+0x184>
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	2201      	movs	r2, #1
 8003d6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	2202      	movs	r2, #2
 8003d72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2b0c      	cmp	r3, #12
 8003d7a:	f200 809f 	bhi.w	8003ebc <HAL_TIM_PWM_ConfigChannel+0x170>
 8003d7e:	a201      	add	r2, pc, #4	; (adr r2, 8003d84 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003d80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d84:	08003db9 	.word	0x08003db9
 8003d88:	08003ebd 	.word	0x08003ebd
 8003d8c:	08003ebd 	.word	0x08003ebd
 8003d90:	08003ebd 	.word	0x08003ebd
 8003d94:	08003df9 	.word	0x08003df9
 8003d98:	08003ebd 	.word	0x08003ebd
 8003d9c:	08003ebd 	.word	0x08003ebd
 8003da0:	08003ebd 	.word	0x08003ebd
 8003da4:	08003e3b 	.word	0x08003e3b
 8003da8:	08003ebd 	.word	0x08003ebd
 8003dac:	08003ebd 	.word	0x08003ebd
 8003db0:	08003ebd 	.word	0x08003ebd
 8003db4:	08003e7b 	.word	0x08003e7b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	68b9      	ldr	r1, [r7, #8]
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	f000 fa20 	bl	8004204 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	699a      	ldr	r2, [r3, #24]
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f042 0208 	orr.w	r2, r2, #8
 8003dd2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	699a      	ldr	r2, [r3, #24]
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f022 0204 	bic.w	r2, r2, #4
 8003de2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	6999      	ldr	r1, [r3, #24]
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	691a      	ldr	r2, [r3, #16]
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	430a      	orrs	r2, r1
 8003df4:	619a      	str	r2, [r3, #24]
      break;
 8003df6:	e062      	b.n	8003ebe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	68b9      	ldr	r1, [r7, #8]
 8003dfe:	4618      	mov	r0, r3
 8003e00:	f000 fa70 	bl	80042e4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	699a      	ldr	r2, [r3, #24]
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e12:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	699a      	ldr	r2, [r3, #24]
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	6999      	ldr	r1, [r3, #24]
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	691b      	ldr	r3, [r3, #16]
 8003e2e:	021a      	lsls	r2, r3, #8
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	430a      	orrs	r2, r1
 8003e36:	619a      	str	r2, [r3, #24]
      break;
 8003e38:	e041      	b.n	8003ebe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	68b9      	ldr	r1, [r7, #8]
 8003e40:	4618      	mov	r0, r3
 8003e42:	f000 fac5 	bl	80043d0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	69da      	ldr	r2, [r3, #28]
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f042 0208 	orr.w	r2, r2, #8
 8003e54:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	69da      	ldr	r2, [r3, #28]
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f022 0204 	bic.w	r2, r2, #4
 8003e64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	69d9      	ldr	r1, [r3, #28]
 8003e6c:	68bb      	ldr	r3, [r7, #8]
 8003e6e:	691a      	ldr	r2, [r3, #16]
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	430a      	orrs	r2, r1
 8003e76:	61da      	str	r2, [r3, #28]
      break;
 8003e78:	e021      	b.n	8003ebe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	68b9      	ldr	r1, [r7, #8]
 8003e80:	4618      	mov	r0, r3
 8003e82:	f000 fb19 	bl	80044b8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	69da      	ldr	r2, [r3, #28]
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e94:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	69da      	ldr	r2, [r3, #28]
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ea4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	69d9      	ldr	r1, [r3, #28]
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	691b      	ldr	r3, [r3, #16]
 8003eb0:	021a      	lsls	r2, r3, #8
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	430a      	orrs	r2, r1
 8003eb8:	61da      	str	r2, [r3, #28]
      break;
 8003eba:	e000      	b.n	8003ebe <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8003ebc:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2201      	movs	r2, #1
 8003ec2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003ece:	2300      	movs	r3, #0
}
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	3710      	adds	r7, #16
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	bd80      	pop	{r7, pc}

08003ed8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b084      	sub	sp, #16
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
 8003ee0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ee8:	2b01      	cmp	r3, #1
 8003eea:	d101      	bne.n	8003ef0 <HAL_TIM_ConfigClockSource+0x18>
 8003eec:	2302      	movs	r3, #2
 8003eee:	e0b3      	b.n	8004058 <HAL_TIM_ConfigClockSource+0x180>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2202      	movs	r2, #2
 8003efc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003f0e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003f16:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	68fa      	ldr	r2, [r7, #12]
 8003f1e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f28:	d03e      	beq.n	8003fa8 <HAL_TIM_ConfigClockSource+0xd0>
 8003f2a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f2e:	f200 8087 	bhi.w	8004040 <HAL_TIM_ConfigClockSource+0x168>
 8003f32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f36:	f000 8085 	beq.w	8004044 <HAL_TIM_ConfigClockSource+0x16c>
 8003f3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f3e:	d87f      	bhi.n	8004040 <HAL_TIM_ConfigClockSource+0x168>
 8003f40:	2b70      	cmp	r3, #112	; 0x70
 8003f42:	d01a      	beq.n	8003f7a <HAL_TIM_ConfigClockSource+0xa2>
 8003f44:	2b70      	cmp	r3, #112	; 0x70
 8003f46:	d87b      	bhi.n	8004040 <HAL_TIM_ConfigClockSource+0x168>
 8003f48:	2b60      	cmp	r3, #96	; 0x60
 8003f4a:	d050      	beq.n	8003fee <HAL_TIM_ConfigClockSource+0x116>
 8003f4c:	2b60      	cmp	r3, #96	; 0x60
 8003f4e:	d877      	bhi.n	8004040 <HAL_TIM_ConfigClockSource+0x168>
 8003f50:	2b50      	cmp	r3, #80	; 0x50
 8003f52:	d03c      	beq.n	8003fce <HAL_TIM_ConfigClockSource+0xf6>
 8003f54:	2b50      	cmp	r3, #80	; 0x50
 8003f56:	d873      	bhi.n	8004040 <HAL_TIM_ConfigClockSource+0x168>
 8003f58:	2b40      	cmp	r3, #64	; 0x40
 8003f5a:	d058      	beq.n	800400e <HAL_TIM_ConfigClockSource+0x136>
 8003f5c:	2b40      	cmp	r3, #64	; 0x40
 8003f5e:	d86f      	bhi.n	8004040 <HAL_TIM_ConfigClockSource+0x168>
 8003f60:	2b30      	cmp	r3, #48	; 0x30
 8003f62:	d064      	beq.n	800402e <HAL_TIM_ConfigClockSource+0x156>
 8003f64:	2b30      	cmp	r3, #48	; 0x30
 8003f66:	d86b      	bhi.n	8004040 <HAL_TIM_ConfigClockSource+0x168>
 8003f68:	2b20      	cmp	r3, #32
 8003f6a:	d060      	beq.n	800402e <HAL_TIM_ConfigClockSource+0x156>
 8003f6c:	2b20      	cmp	r3, #32
 8003f6e:	d867      	bhi.n	8004040 <HAL_TIM_ConfigClockSource+0x168>
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d05c      	beq.n	800402e <HAL_TIM_ConfigClockSource+0x156>
 8003f74:	2b10      	cmp	r3, #16
 8003f76:	d05a      	beq.n	800402e <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003f78:	e062      	b.n	8004040 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6818      	ldr	r0, [r3, #0]
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	6899      	ldr	r1, [r3, #8]
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	685a      	ldr	r2, [r3, #4]
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	68db      	ldr	r3, [r3, #12]
 8003f8a:	f000 fb65 	bl	8004658 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	689b      	ldr	r3, [r3, #8]
 8003f94:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003f9c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	68fa      	ldr	r2, [r7, #12]
 8003fa4:	609a      	str	r2, [r3, #8]
      break;
 8003fa6:	e04e      	b.n	8004046 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6818      	ldr	r0, [r3, #0]
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	6899      	ldr	r1, [r3, #8]
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	685a      	ldr	r2, [r3, #4]
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	68db      	ldr	r3, [r3, #12]
 8003fb8:	f000 fb4e 	bl	8004658 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	689a      	ldr	r2, [r3, #8]
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003fca:	609a      	str	r2, [r3, #8]
      break;
 8003fcc:	e03b      	b.n	8004046 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6818      	ldr	r0, [r3, #0]
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	6859      	ldr	r1, [r3, #4]
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	68db      	ldr	r3, [r3, #12]
 8003fda:	461a      	mov	r2, r3
 8003fdc:	f000 fac2 	bl	8004564 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	2150      	movs	r1, #80	; 0x50
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f000 fb1b 	bl	8004622 <TIM_ITRx_SetConfig>
      break;
 8003fec:	e02b      	b.n	8004046 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6818      	ldr	r0, [r3, #0]
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	6859      	ldr	r1, [r3, #4]
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	68db      	ldr	r3, [r3, #12]
 8003ffa:	461a      	mov	r2, r3
 8003ffc:	f000 fae1 	bl	80045c2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	2160      	movs	r1, #96	; 0x60
 8004006:	4618      	mov	r0, r3
 8004008:	f000 fb0b 	bl	8004622 <TIM_ITRx_SetConfig>
      break;
 800400c:	e01b      	b.n	8004046 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6818      	ldr	r0, [r3, #0]
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	6859      	ldr	r1, [r3, #4]
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	68db      	ldr	r3, [r3, #12]
 800401a:	461a      	mov	r2, r3
 800401c:	f000 faa2 	bl	8004564 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	2140      	movs	r1, #64	; 0x40
 8004026:	4618      	mov	r0, r3
 8004028:	f000 fafb 	bl	8004622 <TIM_ITRx_SetConfig>
      break;
 800402c:	e00b      	b.n	8004046 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681a      	ldr	r2, [r3, #0]
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4619      	mov	r1, r3
 8004038:	4610      	mov	r0, r2
 800403a:	f000 faf2 	bl	8004622 <TIM_ITRx_SetConfig>
      break;
 800403e:	e002      	b.n	8004046 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004040:	bf00      	nop
 8004042:	e000      	b.n	8004046 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004044:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2201      	movs	r2, #1
 800404a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2200      	movs	r2, #0
 8004052:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004056:	2300      	movs	r3, #0
}
 8004058:	4618      	mov	r0, r3
 800405a:	3710      	adds	r7, #16
 800405c:	46bd      	mov	sp, r7
 800405e:	bd80      	pop	{r7, pc}

08004060 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004060:	b480      	push	{r7}
 8004062:	b083      	sub	sp, #12
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004068:	bf00      	nop
 800406a:	370c      	adds	r7, #12
 800406c:	46bd      	mov	sp, r7
 800406e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004072:	4770      	bx	lr

08004074 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004074:	b480      	push	{r7}
 8004076:	b083      	sub	sp, #12
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800407c:	bf00      	nop
 800407e:	370c      	adds	r7, #12
 8004080:	46bd      	mov	sp, r7
 8004082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004086:	4770      	bx	lr

08004088 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004088:	b480      	push	{r7}
 800408a:	b083      	sub	sp, #12
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004090:	bf00      	nop
 8004092:	370c      	adds	r7, #12
 8004094:	46bd      	mov	sp, r7
 8004096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409a:	4770      	bx	lr

0800409c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800409c:	b480      	push	{r7}
 800409e:	b083      	sub	sp, #12
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80040a4:	bf00      	nop
 80040a6:	370c      	adds	r7, #12
 80040a8:	46bd      	mov	sp, r7
 80040aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ae:	4770      	bx	lr

080040b0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80040b0:	b480      	push	{r7}
 80040b2:	b083      	sub	sp, #12
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80040b8:	bf00      	nop
 80040ba:	370c      	adds	r7, #12
 80040bc:	46bd      	mov	sp, r7
 80040be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c2:	4770      	bx	lr

080040c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80040c4:	b480      	push	{r7}
 80040c6:	b085      	sub	sp, #20
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
 80040cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	4a40      	ldr	r2, [pc, #256]	; (80041d8 <TIM_Base_SetConfig+0x114>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d013      	beq.n	8004104 <TIM_Base_SetConfig+0x40>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040e2:	d00f      	beq.n	8004104 <TIM_Base_SetConfig+0x40>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	4a3d      	ldr	r2, [pc, #244]	; (80041dc <TIM_Base_SetConfig+0x118>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d00b      	beq.n	8004104 <TIM_Base_SetConfig+0x40>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	4a3c      	ldr	r2, [pc, #240]	; (80041e0 <TIM_Base_SetConfig+0x11c>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d007      	beq.n	8004104 <TIM_Base_SetConfig+0x40>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	4a3b      	ldr	r2, [pc, #236]	; (80041e4 <TIM_Base_SetConfig+0x120>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d003      	beq.n	8004104 <TIM_Base_SetConfig+0x40>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	4a3a      	ldr	r2, [pc, #232]	; (80041e8 <TIM_Base_SetConfig+0x124>)
 8004100:	4293      	cmp	r3, r2
 8004102:	d108      	bne.n	8004116 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800410a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	68fa      	ldr	r2, [r7, #12]
 8004112:	4313      	orrs	r3, r2
 8004114:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	4a2f      	ldr	r2, [pc, #188]	; (80041d8 <TIM_Base_SetConfig+0x114>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d02b      	beq.n	8004176 <TIM_Base_SetConfig+0xb2>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004124:	d027      	beq.n	8004176 <TIM_Base_SetConfig+0xb2>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	4a2c      	ldr	r2, [pc, #176]	; (80041dc <TIM_Base_SetConfig+0x118>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d023      	beq.n	8004176 <TIM_Base_SetConfig+0xb2>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	4a2b      	ldr	r2, [pc, #172]	; (80041e0 <TIM_Base_SetConfig+0x11c>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d01f      	beq.n	8004176 <TIM_Base_SetConfig+0xb2>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	4a2a      	ldr	r2, [pc, #168]	; (80041e4 <TIM_Base_SetConfig+0x120>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d01b      	beq.n	8004176 <TIM_Base_SetConfig+0xb2>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	4a29      	ldr	r2, [pc, #164]	; (80041e8 <TIM_Base_SetConfig+0x124>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d017      	beq.n	8004176 <TIM_Base_SetConfig+0xb2>
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	4a28      	ldr	r2, [pc, #160]	; (80041ec <TIM_Base_SetConfig+0x128>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d013      	beq.n	8004176 <TIM_Base_SetConfig+0xb2>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	4a27      	ldr	r2, [pc, #156]	; (80041f0 <TIM_Base_SetConfig+0x12c>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d00f      	beq.n	8004176 <TIM_Base_SetConfig+0xb2>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	4a26      	ldr	r2, [pc, #152]	; (80041f4 <TIM_Base_SetConfig+0x130>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d00b      	beq.n	8004176 <TIM_Base_SetConfig+0xb2>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	4a25      	ldr	r2, [pc, #148]	; (80041f8 <TIM_Base_SetConfig+0x134>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d007      	beq.n	8004176 <TIM_Base_SetConfig+0xb2>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	4a24      	ldr	r2, [pc, #144]	; (80041fc <TIM_Base_SetConfig+0x138>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d003      	beq.n	8004176 <TIM_Base_SetConfig+0xb2>
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	4a23      	ldr	r2, [pc, #140]	; (8004200 <TIM_Base_SetConfig+0x13c>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d108      	bne.n	8004188 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800417c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	68db      	ldr	r3, [r3, #12]
 8004182:	68fa      	ldr	r2, [r7, #12]
 8004184:	4313      	orrs	r3, r2
 8004186:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	695b      	ldr	r3, [r3, #20]
 8004192:	4313      	orrs	r3, r2
 8004194:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	68fa      	ldr	r2, [r7, #12]
 800419a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	689a      	ldr	r2, [r3, #8]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	4a0a      	ldr	r2, [pc, #40]	; (80041d8 <TIM_Base_SetConfig+0x114>)
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d003      	beq.n	80041bc <TIM_Base_SetConfig+0xf8>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	4a0c      	ldr	r2, [pc, #48]	; (80041e8 <TIM_Base_SetConfig+0x124>)
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d103      	bne.n	80041c4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	691a      	ldr	r2, [r3, #16]
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2201      	movs	r2, #1
 80041c8:	615a      	str	r2, [r3, #20]
}
 80041ca:	bf00      	nop
 80041cc:	3714      	adds	r7, #20
 80041ce:	46bd      	mov	sp, r7
 80041d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d4:	4770      	bx	lr
 80041d6:	bf00      	nop
 80041d8:	40010000 	.word	0x40010000
 80041dc:	40000400 	.word	0x40000400
 80041e0:	40000800 	.word	0x40000800
 80041e4:	40000c00 	.word	0x40000c00
 80041e8:	40010400 	.word	0x40010400
 80041ec:	40014000 	.word	0x40014000
 80041f0:	40014400 	.word	0x40014400
 80041f4:	40014800 	.word	0x40014800
 80041f8:	40001800 	.word	0x40001800
 80041fc:	40001c00 	.word	0x40001c00
 8004200:	40002000 	.word	0x40002000

08004204 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004204:	b480      	push	{r7}
 8004206:	b087      	sub	sp, #28
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
 800420c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6a1b      	ldr	r3, [r3, #32]
 8004212:	f023 0201 	bic.w	r2, r3, #1
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6a1b      	ldr	r3, [r3, #32]
 800421e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	685b      	ldr	r3, [r3, #4]
 8004224:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	699b      	ldr	r3, [r3, #24]
 800422a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004232:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	f023 0303 	bic.w	r3, r3, #3
 800423a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	68fa      	ldr	r2, [r7, #12]
 8004242:	4313      	orrs	r3, r2
 8004244:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004246:	697b      	ldr	r3, [r7, #20]
 8004248:	f023 0302 	bic.w	r3, r3, #2
 800424c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	689b      	ldr	r3, [r3, #8]
 8004252:	697a      	ldr	r2, [r7, #20]
 8004254:	4313      	orrs	r3, r2
 8004256:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	4a20      	ldr	r2, [pc, #128]	; (80042dc <TIM_OC1_SetConfig+0xd8>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d003      	beq.n	8004268 <TIM_OC1_SetConfig+0x64>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	4a1f      	ldr	r2, [pc, #124]	; (80042e0 <TIM_OC1_SetConfig+0xdc>)
 8004264:	4293      	cmp	r3, r2
 8004266:	d10c      	bne.n	8004282 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	f023 0308 	bic.w	r3, r3, #8
 800426e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	68db      	ldr	r3, [r3, #12]
 8004274:	697a      	ldr	r2, [r7, #20]
 8004276:	4313      	orrs	r3, r2
 8004278:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800427a:	697b      	ldr	r3, [r7, #20]
 800427c:	f023 0304 	bic.w	r3, r3, #4
 8004280:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	4a15      	ldr	r2, [pc, #84]	; (80042dc <TIM_OC1_SetConfig+0xd8>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d003      	beq.n	8004292 <TIM_OC1_SetConfig+0x8e>
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	4a14      	ldr	r2, [pc, #80]	; (80042e0 <TIM_OC1_SetConfig+0xdc>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d111      	bne.n	80042b6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004298:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800429a:	693b      	ldr	r3, [r7, #16]
 800429c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80042a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	695b      	ldr	r3, [r3, #20]
 80042a6:	693a      	ldr	r2, [r7, #16]
 80042a8:	4313      	orrs	r3, r2
 80042aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	699b      	ldr	r3, [r3, #24]
 80042b0:	693a      	ldr	r2, [r7, #16]
 80042b2:	4313      	orrs	r3, r2
 80042b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	693a      	ldr	r2, [r7, #16]
 80042ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	68fa      	ldr	r2, [r7, #12]
 80042c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	685a      	ldr	r2, [r3, #4]
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	697a      	ldr	r2, [r7, #20]
 80042ce:	621a      	str	r2, [r3, #32]
}
 80042d0:	bf00      	nop
 80042d2:	371c      	adds	r7, #28
 80042d4:	46bd      	mov	sp, r7
 80042d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042da:	4770      	bx	lr
 80042dc:	40010000 	.word	0x40010000
 80042e0:	40010400 	.word	0x40010400

080042e4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80042e4:	b480      	push	{r7}
 80042e6:	b087      	sub	sp, #28
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
 80042ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6a1b      	ldr	r3, [r3, #32]
 80042f2:	f023 0210 	bic.w	r2, r3, #16
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6a1b      	ldr	r3, [r3, #32]
 80042fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	699b      	ldr	r3, [r3, #24]
 800430a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004312:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800431a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	021b      	lsls	r3, r3, #8
 8004322:	68fa      	ldr	r2, [r7, #12]
 8004324:	4313      	orrs	r3, r2
 8004326:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	f023 0320 	bic.w	r3, r3, #32
 800432e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	689b      	ldr	r3, [r3, #8]
 8004334:	011b      	lsls	r3, r3, #4
 8004336:	697a      	ldr	r2, [r7, #20]
 8004338:	4313      	orrs	r3, r2
 800433a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	4a22      	ldr	r2, [pc, #136]	; (80043c8 <TIM_OC2_SetConfig+0xe4>)
 8004340:	4293      	cmp	r3, r2
 8004342:	d003      	beq.n	800434c <TIM_OC2_SetConfig+0x68>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	4a21      	ldr	r2, [pc, #132]	; (80043cc <TIM_OC2_SetConfig+0xe8>)
 8004348:	4293      	cmp	r3, r2
 800434a:	d10d      	bne.n	8004368 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800434c:	697b      	ldr	r3, [r7, #20]
 800434e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004352:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	68db      	ldr	r3, [r3, #12]
 8004358:	011b      	lsls	r3, r3, #4
 800435a:	697a      	ldr	r2, [r7, #20]
 800435c:	4313      	orrs	r3, r2
 800435e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004360:	697b      	ldr	r3, [r7, #20]
 8004362:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004366:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	4a17      	ldr	r2, [pc, #92]	; (80043c8 <TIM_OC2_SetConfig+0xe4>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d003      	beq.n	8004378 <TIM_OC2_SetConfig+0x94>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	4a16      	ldr	r2, [pc, #88]	; (80043cc <TIM_OC2_SetConfig+0xe8>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d113      	bne.n	80043a0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004378:	693b      	ldr	r3, [r7, #16]
 800437a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800437e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004386:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	695b      	ldr	r3, [r3, #20]
 800438c:	009b      	lsls	r3, r3, #2
 800438e:	693a      	ldr	r2, [r7, #16]
 8004390:	4313      	orrs	r3, r2
 8004392:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	699b      	ldr	r3, [r3, #24]
 8004398:	009b      	lsls	r3, r3, #2
 800439a:	693a      	ldr	r2, [r7, #16]
 800439c:	4313      	orrs	r3, r2
 800439e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	693a      	ldr	r2, [r7, #16]
 80043a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	68fa      	ldr	r2, [r7, #12]
 80043aa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	685a      	ldr	r2, [r3, #4]
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	697a      	ldr	r2, [r7, #20]
 80043b8:	621a      	str	r2, [r3, #32]
}
 80043ba:	bf00      	nop
 80043bc:	371c      	adds	r7, #28
 80043be:	46bd      	mov	sp, r7
 80043c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c4:	4770      	bx	lr
 80043c6:	bf00      	nop
 80043c8:	40010000 	.word	0x40010000
 80043cc:	40010400 	.word	0x40010400

080043d0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b087      	sub	sp, #28
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
 80043d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6a1b      	ldr	r3, [r3, #32]
 80043de:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6a1b      	ldr	r3, [r3, #32]
 80043ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	69db      	ldr	r3, [r3, #28]
 80043f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	f023 0303 	bic.w	r3, r3, #3
 8004406:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	68fa      	ldr	r2, [r7, #12]
 800440e:	4313      	orrs	r3, r2
 8004410:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004418:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	689b      	ldr	r3, [r3, #8]
 800441e:	021b      	lsls	r3, r3, #8
 8004420:	697a      	ldr	r2, [r7, #20]
 8004422:	4313      	orrs	r3, r2
 8004424:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	4a21      	ldr	r2, [pc, #132]	; (80044b0 <TIM_OC3_SetConfig+0xe0>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d003      	beq.n	8004436 <TIM_OC3_SetConfig+0x66>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	4a20      	ldr	r2, [pc, #128]	; (80044b4 <TIM_OC3_SetConfig+0xe4>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d10d      	bne.n	8004452 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004436:	697b      	ldr	r3, [r7, #20]
 8004438:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800443c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	68db      	ldr	r3, [r3, #12]
 8004442:	021b      	lsls	r3, r3, #8
 8004444:	697a      	ldr	r2, [r7, #20]
 8004446:	4313      	orrs	r3, r2
 8004448:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004450:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	4a16      	ldr	r2, [pc, #88]	; (80044b0 <TIM_OC3_SetConfig+0xe0>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d003      	beq.n	8004462 <TIM_OC3_SetConfig+0x92>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	4a15      	ldr	r2, [pc, #84]	; (80044b4 <TIM_OC3_SetConfig+0xe4>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d113      	bne.n	800448a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004468:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004470:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	695b      	ldr	r3, [r3, #20]
 8004476:	011b      	lsls	r3, r3, #4
 8004478:	693a      	ldr	r2, [r7, #16]
 800447a:	4313      	orrs	r3, r2
 800447c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	699b      	ldr	r3, [r3, #24]
 8004482:	011b      	lsls	r3, r3, #4
 8004484:	693a      	ldr	r2, [r7, #16]
 8004486:	4313      	orrs	r3, r2
 8004488:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	693a      	ldr	r2, [r7, #16]
 800448e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	68fa      	ldr	r2, [r7, #12]
 8004494:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	685a      	ldr	r2, [r3, #4]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	697a      	ldr	r2, [r7, #20]
 80044a2:	621a      	str	r2, [r3, #32]
}
 80044a4:	bf00      	nop
 80044a6:	371c      	adds	r7, #28
 80044a8:	46bd      	mov	sp, r7
 80044aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ae:	4770      	bx	lr
 80044b0:	40010000 	.word	0x40010000
 80044b4:	40010400 	.word	0x40010400

080044b8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80044b8:	b480      	push	{r7}
 80044ba:	b087      	sub	sp, #28
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
 80044c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6a1b      	ldr	r3, [r3, #32]
 80044c6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6a1b      	ldr	r3, [r3, #32]
 80044d2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	69db      	ldr	r3, [r3, #28]
 80044de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80044e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	021b      	lsls	r3, r3, #8
 80044f6:	68fa      	ldr	r2, [r7, #12]
 80044f8:	4313      	orrs	r3, r2
 80044fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004502:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	689b      	ldr	r3, [r3, #8]
 8004508:	031b      	lsls	r3, r3, #12
 800450a:	693a      	ldr	r2, [r7, #16]
 800450c:	4313      	orrs	r3, r2
 800450e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	4a12      	ldr	r2, [pc, #72]	; (800455c <TIM_OC4_SetConfig+0xa4>)
 8004514:	4293      	cmp	r3, r2
 8004516:	d003      	beq.n	8004520 <TIM_OC4_SetConfig+0x68>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	4a11      	ldr	r2, [pc, #68]	; (8004560 <TIM_OC4_SetConfig+0xa8>)
 800451c:	4293      	cmp	r3, r2
 800451e:	d109      	bne.n	8004534 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004526:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	695b      	ldr	r3, [r3, #20]
 800452c:	019b      	lsls	r3, r3, #6
 800452e:	697a      	ldr	r2, [r7, #20]
 8004530:	4313      	orrs	r3, r2
 8004532:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	697a      	ldr	r2, [r7, #20]
 8004538:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	68fa      	ldr	r2, [r7, #12]
 800453e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	685a      	ldr	r2, [r3, #4]
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	693a      	ldr	r2, [r7, #16]
 800454c:	621a      	str	r2, [r3, #32]
}
 800454e:	bf00      	nop
 8004550:	371c      	adds	r7, #28
 8004552:	46bd      	mov	sp, r7
 8004554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004558:	4770      	bx	lr
 800455a:	bf00      	nop
 800455c:	40010000 	.word	0x40010000
 8004560:	40010400 	.word	0x40010400

08004564 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004564:	b480      	push	{r7}
 8004566:	b087      	sub	sp, #28
 8004568:	af00      	add	r7, sp, #0
 800456a:	60f8      	str	r0, [r7, #12]
 800456c:	60b9      	str	r1, [r7, #8]
 800456e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	6a1b      	ldr	r3, [r3, #32]
 8004574:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	6a1b      	ldr	r3, [r3, #32]
 800457a:	f023 0201 	bic.w	r2, r3, #1
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	699b      	ldr	r3, [r3, #24]
 8004586:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004588:	693b      	ldr	r3, [r7, #16]
 800458a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800458e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	011b      	lsls	r3, r3, #4
 8004594:	693a      	ldr	r2, [r7, #16]
 8004596:	4313      	orrs	r3, r2
 8004598:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800459a:	697b      	ldr	r3, [r7, #20]
 800459c:	f023 030a 	bic.w	r3, r3, #10
 80045a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80045a2:	697a      	ldr	r2, [r7, #20]
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	4313      	orrs	r3, r2
 80045a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	693a      	ldr	r2, [r7, #16]
 80045ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	697a      	ldr	r2, [r7, #20]
 80045b4:	621a      	str	r2, [r3, #32]
}
 80045b6:	bf00      	nop
 80045b8:	371c      	adds	r7, #28
 80045ba:	46bd      	mov	sp, r7
 80045bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c0:	4770      	bx	lr

080045c2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045c2:	b480      	push	{r7}
 80045c4:	b087      	sub	sp, #28
 80045c6:	af00      	add	r7, sp, #0
 80045c8:	60f8      	str	r0, [r7, #12]
 80045ca:	60b9      	str	r1, [r7, #8]
 80045cc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	6a1b      	ldr	r3, [r3, #32]
 80045d2:	f023 0210 	bic.w	r2, r3, #16
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	699b      	ldr	r3, [r3, #24]
 80045de:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	6a1b      	ldr	r3, [r3, #32]
 80045e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80045ec:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	031b      	lsls	r3, r3, #12
 80045f2:	697a      	ldr	r2, [r7, #20]
 80045f4:	4313      	orrs	r3, r2
 80045f6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80045f8:	693b      	ldr	r3, [r7, #16]
 80045fa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80045fe:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004600:	68bb      	ldr	r3, [r7, #8]
 8004602:	011b      	lsls	r3, r3, #4
 8004604:	693a      	ldr	r2, [r7, #16]
 8004606:	4313      	orrs	r3, r2
 8004608:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	697a      	ldr	r2, [r7, #20]
 800460e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	693a      	ldr	r2, [r7, #16]
 8004614:	621a      	str	r2, [r3, #32]
}
 8004616:	bf00      	nop
 8004618:	371c      	adds	r7, #28
 800461a:	46bd      	mov	sp, r7
 800461c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004620:	4770      	bx	lr

08004622 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004622:	b480      	push	{r7}
 8004624:	b085      	sub	sp, #20
 8004626:	af00      	add	r7, sp, #0
 8004628:	6078      	str	r0, [r7, #4]
 800462a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	689b      	ldr	r3, [r3, #8]
 8004630:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004638:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800463a:	683a      	ldr	r2, [r7, #0]
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	4313      	orrs	r3, r2
 8004640:	f043 0307 	orr.w	r3, r3, #7
 8004644:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	68fa      	ldr	r2, [r7, #12]
 800464a:	609a      	str	r2, [r3, #8]
}
 800464c:	bf00      	nop
 800464e:	3714      	adds	r7, #20
 8004650:	46bd      	mov	sp, r7
 8004652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004656:	4770      	bx	lr

08004658 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004658:	b480      	push	{r7}
 800465a:	b087      	sub	sp, #28
 800465c:	af00      	add	r7, sp, #0
 800465e:	60f8      	str	r0, [r7, #12]
 8004660:	60b9      	str	r1, [r7, #8]
 8004662:	607a      	str	r2, [r7, #4]
 8004664:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	689b      	ldr	r3, [r3, #8]
 800466a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004672:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	021a      	lsls	r2, r3, #8
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	431a      	orrs	r2, r3
 800467c:	68bb      	ldr	r3, [r7, #8]
 800467e:	4313      	orrs	r3, r2
 8004680:	697a      	ldr	r2, [r7, #20]
 8004682:	4313      	orrs	r3, r2
 8004684:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	697a      	ldr	r2, [r7, #20]
 800468a:	609a      	str	r2, [r3, #8]
}
 800468c:	bf00      	nop
 800468e:	371c      	adds	r7, #28
 8004690:	46bd      	mov	sp, r7
 8004692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004696:	4770      	bx	lr

08004698 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004698:	b480      	push	{r7}
 800469a:	b087      	sub	sp, #28
 800469c:	af00      	add	r7, sp, #0
 800469e:	60f8      	str	r0, [r7, #12]
 80046a0:	60b9      	str	r1, [r7, #8]
 80046a2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	f003 031f 	and.w	r3, r3, #31
 80046aa:	2201      	movs	r2, #1
 80046ac:	fa02 f303 	lsl.w	r3, r2, r3
 80046b0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	6a1a      	ldr	r2, [r3, #32]
 80046b6:	697b      	ldr	r3, [r7, #20]
 80046b8:	43db      	mvns	r3, r3
 80046ba:	401a      	ands	r2, r3
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	6a1a      	ldr	r2, [r3, #32]
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	f003 031f 	and.w	r3, r3, #31
 80046ca:	6879      	ldr	r1, [r7, #4]
 80046cc:	fa01 f303 	lsl.w	r3, r1, r3
 80046d0:	431a      	orrs	r2, r3
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	621a      	str	r2, [r3, #32]
}
 80046d6:	bf00      	nop
 80046d8:	371c      	adds	r7, #28
 80046da:	46bd      	mov	sp, r7
 80046dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e0:	4770      	bx	lr
	...

080046e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80046e4:	b480      	push	{r7}
 80046e6:	b085      	sub	sp, #20
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
 80046ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046f4:	2b01      	cmp	r3, #1
 80046f6:	d101      	bne.n	80046fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80046f8:	2302      	movs	r3, #2
 80046fa:	e05a      	b.n	80047b2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2201      	movs	r2, #1
 8004700:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2202      	movs	r2, #2
 8004708:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	689b      	ldr	r3, [r3, #8]
 800471a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004722:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	68fa      	ldr	r2, [r7, #12]
 800472a:	4313      	orrs	r3, r2
 800472c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	68fa      	ldr	r2, [r7, #12]
 8004734:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4a21      	ldr	r2, [pc, #132]	; (80047c0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d022      	beq.n	8004786 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004748:	d01d      	beq.n	8004786 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4a1d      	ldr	r2, [pc, #116]	; (80047c4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d018      	beq.n	8004786 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a1b      	ldr	r2, [pc, #108]	; (80047c8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d013      	beq.n	8004786 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4a1a      	ldr	r2, [pc, #104]	; (80047cc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d00e      	beq.n	8004786 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4a18      	ldr	r2, [pc, #96]	; (80047d0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d009      	beq.n	8004786 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4a17      	ldr	r2, [pc, #92]	; (80047d4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d004      	beq.n	8004786 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a15      	ldr	r2, [pc, #84]	; (80047d8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d10c      	bne.n	80047a0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800478c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	68ba      	ldr	r2, [r7, #8]
 8004794:	4313      	orrs	r3, r2
 8004796:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	68ba      	ldr	r2, [r7, #8]
 800479e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2201      	movs	r2, #1
 80047a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2200      	movs	r2, #0
 80047ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80047b0:	2300      	movs	r3, #0
}
 80047b2:	4618      	mov	r0, r3
 80047b4:	3714      	adds	r7, #20
 80047b6:	46bd      	mov	sp, r7
 80047b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047bc:	4770      	bx	lr
 80047be:	bf00      	nop
 80047c0:	40010000 	.word	0x40010000
 80047c4:	40000400 	.word	0x40000400
 80047c8:	40000800 	.word	0x40000800
 80047cc:	40000c00 	.word	0x40000c00
 80047d0:	40010400 	.word	0x40010400
 80047d4:	40014000 	.word	0x40014000
 80047d8:	40001800 	.word	0x40001800

080047dc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80047dc:	b480      	push	{r7}
 80047de:	b083      	sub	sp, #12
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80047e4:	bf00      	nop
 80047e6:	370c      	adds	r7, #12
 80047e8:	46bd      	mov	sp, r7
 80047ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ee:	4770      	bx	lr

080047f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80047f0:	b480      	push	{r7}
 80047f2:	b083      	sub	sp, #12
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80047f8:	bf00      	nop
 80047fa:	370c      	adds	r7, #12
 80047fc:	46bd      	mov	sp, r7
 80047fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004802:	4770      	bx	lr

08004804 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b082      	sub	sp, #8
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2b00      	cmp	r3, #0
 8004810:	d101      	bne.n	8004816 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004812:	2301      	movs	r3, #1
 8004814:	e03f      	b.n	8004896 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800481c:	b2db      	uxtb	r3, r3
 800481e:	2b00      	cmp	r3, #0
 8004820:	d106      	bne.n	8004830 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2200      	movs	r2, #0
 8004826:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800482a:	6878      	ldr	r0, [r7, #4]
 800482c:	f7fd f910 	bl	8001a50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2224      	movs	r2, #36	; 0x24
 8004834:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	68da      	ldr	r2, [r3, #12]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004846:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004848:	6878      	ldr	r0, [r7, #4]
 800484a:	f000 fabd 	bl	8004dc8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	691a      	ldr	r2, [r3, #16]
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800485c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	695a      	ldr	r2, [r3, #20]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800486c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	68da      	ldr	r2, [r3, #12]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800487c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2200      	movs	r2, #0
 8004882:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2220      	movs	r2, #32
 8004888:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2220      	movs	r2, #32
 8004890:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004894:	2300      	movs	r3, #0
}
 8004896:	4618      	mov	r0, r3
 8004898:	3708      	adds	r7, #8
 800489a:	46bd      	mov	sp, r7
 800489c:	bd80      	pop	{r7, pc}

0800489e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800489e:	b480      	push	{r7}
 80048a0:	b085      	sub	sp, #20
 80048a2:	af00      	add	r7, sp, #0
 80048a4:	60f8      	str	r0, [r7, #12]
 80048a6:	60b9      	str	r1, [r7, #8]
 80048a8:	4613      	mov	r3, r2
 80048aa:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80048b2:	b2db      	uxtb	r3, r3
 80048b4:	2b20      	cmp	r3, #32
 80048b6:	d140      	bne.n	800493a <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 80048b8:	68bb      	ldr	r3, [r7, #8]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d002      	beq.n	80048c4 <HAL_UART_Receive_IT+0x26>
 80048be:	88fb      	ldrh	r3, [r7, #6]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d101      	bne.n	80048c8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80048c4:	2301      	movs	r3, #1
 80048c6:	e039      	b.n	800493c <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80048ce:	2b01      	cmp	r3, #1
 80048d0:	d101      	bne.n	80048d6 <HAL_UART_Receive_IT+0x38>
 80048d2:	2302      	movs	r3, #2
 80048d4:	e032      	b.n	800493c <HAL_UART_Receive_IT+0x9e>
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	2201      	movs	r2, #1
 80048da:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	68ba      	ldr	r2, [r7, #8]
 80048e2:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	88fa      	ldrh	r2, [r7, #6]
 80048e8:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	88fa      	ldrh	r2, [r7, #6]
 80048ee:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	2200      	movs	r2, #0
 80048f4:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	2222      	movs	r2, #34	; 0x22
 80048fa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2200      	movs	r2, #0
 8004902:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	68da      	ldr	r2, [r3, #12]
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004914:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	695a      	ldr	r2, [r3, #20]
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f042 0201 	orr.w	r2, r2, #1
 8004924:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	68da      	ldr	r2, [r3, #12]
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f042 0220 	orr.w	r2, r2, #32
 8004934:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004936:	2300      	movs	r3, #0
 8004938:	e000      	b.n	800493c <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800493a:	2302      	movs	r3, #2
  }
}
 800493c:	4618      	mov	r0, r3
 800493e:	3714      	adds	r7, #20
 8004940:	46bd      	mov	sp, r7
 8004942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004946:	4770      	bx	lr

08004948 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b088      	sub	sp, #32
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	68db      	ldr	r3, [r3, #12]
 800495e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	695b      	ldr	r3, [r3, #20]
 8004966:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8004968:	2300      	movs	r3, #0
 800496a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800496c:	2300      	movs	r3, #0
 800496e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004970:	69fb      	ldr	r3, [r7, #28]
 8004972:	f003 030f 	and.w	r3, r3, #15
 8004976:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8004978:	693b      	ldr	r3, [r7, #16]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d10d      	bne.n	800499a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800497e:	69fb      	ldr	r3, [r7, #28]
 8004980:	f003 0320 	and.w	r3, r3, #32
 8004984:	2b00      	cmp	r3, #0
 8004986:	d008      	beq.n	800499a <HAL_UART_IRQHandler+0x52>
 8004988:	69bb      	ldr	r3, [r7, #24]
 800498a:	f003 0320 	and.w	r3, r3, #32
 800498e:	2b00      	cmp	r3, #0
 8004990:	d003      	beq.n	800499a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004992:	6878      	ldr	r0, [r7, #4]
 8004994:	f000 f996 	bl	8004cc4 <UART_Receive_IT>
      return;
 8004998:	e0d0      	b.n	8004b3c <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800499a:	693b      	ldr	r3, [r7, #16]
 800499c:	2b00      	cmp	r3, #0
 800499e:	f000 80b0 	beq.w	8004b02 <HAL_UART_IRQHandler+0x1ba>
 80049a2:	697b      	ldr	r3, [r7, #20]
 80049a4:	f003 0301 	and.w	r3, r3, #1
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d105      	bne.n	80049b8 <HAL_UART_IRQHandler+0x70>
 80049ac:	69bb      	ldr	r3, [r7, #24]
 80049ae:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	f000 80a5 	beq.w	8004b02 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80049b8:	69fb      	ldr	r3, [r7, #28]
 80049ba:	f003 0301 	and.w	r3, r3, #1
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d00a      	beq.n	80049d8 <HAL_UART_IRQHandler+0x90>
 80049c2:	69bb      	ldr	r3, [r7, #24]
 80049c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d005      	beq.n	80049d8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049d0:	f043 0201 	orr.w	r2, r3, #1
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80049d8:	69fb      	ldr	r3, [r7, #28]
 80049da:	f003 0304 	and.w	r3, r3, #4
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d00a      	beq.n	80049f8 <HAL_UART_IRQHandler+0xb0>
 80049e2:	697b      	ldr	r3, [r7, #20]
 80049e4:	f003 0301 	and.w	r3, r3, #1
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d005      	beq.n	80049f8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049f0:	f043 0202 	orr.w	r2, r3, #2
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80049f8:	69fb      	ldr	r3, [r7, #28]
 80049fa:	f003 0302 	and.w	r3, r3, #2
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d00a      	beq.n	8004a18 <HAL_UART_IRQHandler+0xd0>
 8004a02:	697b      	ldr	r3, [r7, #20]
 8004a04:	f003 0301 	and.w	r3, r3, #1
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d005      	beq.n	8004a18 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a10:	f043 0204 	orr.w	r2, r3, #4
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004a18:	69fb      	ldr	r3, [r7, #28]
 8004a1a:	f003 0308 	and.w	r3, r3, #8
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d00f      	beq.n	8004a42 <HAL_UART_IRQHandler+0xfa>
 8004a22:	69bb      	ldr	r3, [r7, #24]
 8004a24:	f003 0320 	and.w	r3, r3, #32
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d104      	bne.n	8004a36 <HAL_UART_IRQHandler+0xee>
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	f003 0301 	and.w	r3, r3, #1
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d005      	beq.n	8004a42 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a3a:	f043 0208 	orr.w	r2, r3, #8
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d077      	beq.n	8004b3a <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004a4a:	69fb      	ldr	r3, [r7, #28]
 8004a4c:	f003 0320 	and.w	r3, r3, #32
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d007      	beq.n	8004a64 <HAL_UART_IRQHandler+0x11c>
 8004a54:	69bb      	ldr	r3, [r7, #24]
 8004a56:	f003 0320 	and.w	r3, r3, #32
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d002      	beq.n	8004a64 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	f000 f930 	bl	8004cc4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	695b      	ldr	r3, [r3, #20]
 8004a6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a6e:	2b40      	cmp	r3, #64	; 0x40
 8004a70:	bf0c      	ite	eq
 8004a72:	2301      	moveq	r3, #1
 8004a74:	2300      	movne	r3, #0
 8004a76:	b2db      	uxtb	r3, r3
 8004a78:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a7e:	f003 0308 	and.w	r3, r3, #8
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d102      	bne.n	8004a8c <HAL_UART_IRQHandler+0x144>
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d031      	beq.n	8004af0 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004a8c:	6878      	ldr	r0, [r7, #4]
 8004a8e:	f000 f879 	bl	8004b84 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	695b      	ldr	r3, [r3, #20]
 8004a98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a9c:	2b40      	cmp	r3, #64	; 0x40
 8004a9e:	d123      	bne.n	8004ae8 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	695a      	ldr	r2, [r3, #20]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004aae:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d013      	beq.n	8004ae0 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004abc:	4a21      	ldr	r2, [pc, #132]	; (8004b44 <HAL_UART_IRQHandler+0x1fc>)
 8004abe:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	f7fd fe2d 	bl	8002724 <HAL_DMA_Abort_IT>
 8004aca:	4603      	mov	r3, r0
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d016      	beq.n	8004afe <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ad4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ad6:	687a      	ldr	r2, [r7, #4]
 8004ad8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004ada:	4610      	mov	r0, r2
 8004adc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ade:	e00e      	b.n	8004afe <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004ae0:	6878      	ldr	r0, [r7, #4]
 8004ae2:	f000 f845 	bl	8004b70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ae6:	e00a      	b.n	8004afe <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004ae8:	6878      	ldr	r0, [r7, #4]
 8004aea:	f000 f841 	bl	8004b70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004aee:	e006      	b.n	8004afe <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004af0:	6878      	ldr	r0, [r7, #4]
 8004af2:	f000 f83d 	bl	8004b70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2200      	movs	r2, #0
 8004afa:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8004afc:	e01d      	b.n	8004b3a <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004afe:	bf00      	nop
    return;
 8004b00:	e01b      	b.n	8004b3a <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004b02:	69fb      	ldr	r3, [r7, #28]
 8004b04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d008      	beq.n	8004b1e <HAL_UART_IRQHandler+0x1d6>
 8004b0c:	69bb      	ldr	r3, [r7, #24]
 8004b0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d003      	beq.n	8004b1e <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8004b16:	6878      	ldr	r0, [r7, #4]
 8004b18:	f000 f866 	bl	8004be8 <UART_Transmit_IT>
    return;
 8004b1c:	e00e      	b.n	8004b3c <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004b1e:	69fb      	ldr	r3, [r7, #28]
 8004b20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d009      	beq.n	8004b3c <HAL_UART_IRQHandler+0x1f4>
 8004b28:	69bb      	ldr	r3, [r7, #24]
 8004b2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d004      	beq.n	8004b3c <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 8004b32:	6878      	ldr	r0, [r7, #4]
 8004b34:	f000 f8ae 	bl	8004c94 <UART_EndTransmit_IT>
    return;
 8004b38:	e000      	b.n	8004b3c <HAL_UART_IRQHandler+0x1f4>
    return;
 8004b3a:	bf00      	nop
  }
}
 8004b3c:	3720      	adds	r7, #32
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}
 8004b42:	bf00      	nop
 8004b44:	08004bc1 	.word	0x08004bc1

08004b48 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004b48:	b480      	push	{r7}
 8004b4a:	b083      	sub	sp, #12
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004b50:	bf00      	nop
 8004b52:	370c      	adds	r7, #12
 8004b54:	46bd      	mov	sp, r7
 8004b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5a:	4770      	bx	lr

08004b5c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	b083      	sub	sp, #12
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004b64:	bf00      	nop
 8004b66:	370c      	adds	r7, #12
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6e:	4770      	bx	lr

08004b70 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004b70:	b480      	push	{r7}
 8004b72:	b083      	sub	sp, #12
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004b78:	bf00      	nop
 8004b7a:	370c      	adds	r7, #12
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b82:	4770      	bx	lr

08004b84 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004b84:	b480      	push	{r7}
 8004b86:	b083      	sub	sp, #12
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	68da      	ldr	r2, [r3, #12]
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004b9a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	695a      	ldr	r2, [r3, #20]
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f022 0201 	bic.w	r2, r2, #1
 8004baa:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2220      	movs	r2, #32
 8004bb0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004bb4:	bf00      	nop
 8004bb6:	370c      	adds	r7, #12
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbe:	4770      	bx	lr

08004bc0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b084      	sub	sp, #16
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bcc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004bda:	68f8      	ldr	r0, [r7, #12]
 8004bdc:	f7ff ffc8 	bl	8004b70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004be0:	bf00      	nop
 8004be2:	3710      	adds	r7, #16
 8004be4:	46bd      	mov	sp, r7
 8004be6:	bd80      	pop	{r7, pc}

08004be8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004be8:	b480      	push	{r7}
 8004bea:	b085      	sub	sp, #20
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004bf6:	b2db      	uxtb	r3, r3
 8004bf8:	2b21      	cmp	r3, #33	; 0x21
 8004bfa:	d144      	bne.n	8004c86 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	689b      	ldr	r3, [r3, #8]
 8004c00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c04:	d11a      	bne.n	8004c3c <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6a1b      	ldr	r3, [r3, #32]
 8004c0a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	881b      	ldrh	r3, [r3, #0]
 8004c10:	461a      	mov	r2, r3
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c1a:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	691b      	ldr	r3, [r3, #16]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d105      	bne.n	8004c30 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6a1b      	ldr	r3, [r3, #32]
 8004c28:	1c9a      	adds	r2, r3, #2
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	621a      	str	r2, [r3, #32]
 8004c2e:	e00e      	b.n	8004c4e <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6a1b      	ldr	r3, [r3, #32]
 8004c34:	1c5a      	adds	r2, r3, #1
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	621a      	str	r2, [r3, #32]
 8004c3a:	e008      	b.n	8004c4e <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6a1b      	ldr	r3, [r3, #32]
 8004c40:	1c59      	adds	r1, r3, #1
 8004c42:	687a      	ldr	r2, [r7, #4]
 8004c44:	6211      	str	r1, [r2, #32]
 8004c46:	781a      	ldrb	r2, [r3, #0]
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004c52:	b29b      	uxth	r3, r3
 8004c54:	3b01      	subs	r3, #1
 8004c56:	b29b      	uxth	r3, r3
 8004c58:	687a      	ldr	r2, [r7, #4]
 8004c5a:	4619      	mov	r1, r3
 8004c5c:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d10f      	bne.n	8004c82 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	68da      	ldr	r2, [r3, #12]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004c70:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	68da      	ldr	r2, [r3, #12]
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004c80:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004c82:	2300      	movs	r3, #0
 8004c84:	e000      	b.n	8004c88 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8004c86:	2302      	movs	r3, #2
  }
}
 8004c88:	4618      	mov	r0, r3
 8004c8a:	3714      	adds	r7, #20
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c92:	4770      	bx	lr

08004c94 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b082      	sub	sp, #8
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	68da      	ldr	r2, [r3, #12]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004caa:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2220      	movs	r2, #32
 8004cb0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004cb4:	6878      	ldr	r0, [r7, #4]
 8004cb6:	f7ff ff47 	bl	8004b48 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004cba:	2300      	movs	r3, #0
}
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	3708      	adds	r7, #8
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	bd80      	pop	{r7, pc}

08004cc4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b084      	sub	sp, #16
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004cd2:	b2db      	uxtb	r3, r3
 8004cd4:	2b22      	cmp	r3, #34	; 0x22
 8004cd6:	d171      	bne.n	8004dbc <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	689b      	ldr	r3, [r3, #8]
 8004cdc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ce0:	d123      	bne.n	8004d2a <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ce6:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	691b      	ldr	r3, [r3, #16]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d10e      	bne.n	8004d0e <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	b29b      	uxth	r3, r3
 8004cf8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cfc:	b29a      	uxth	r2, r3
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d06:	1c9a      	adds	r2, r3, #2
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	629a      	str	r2, [r3, #40]	; 0x28
 8004d0c:	e029      	b.n	8004d62 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	b29b      	uxth	r3, r3
 8004d16:	b2db      	uxtb	r3, r3
 8004d18:	b29a      	uxth	r2, r3
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d22:	1c5a      	adds	r2, r3, #1
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	629a      	str	r2, [r3, #40]	; 0x28
 8004d28:	e01b      	b.n	8004d62 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	691b      	ldr	r3, [r3, #16]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d10a      	bne.n	8004d48 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	6858      	ldr	r0, [r3, #4]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d3c:	1c59      	adds	r1, r3, #1
 8004d3e:	687a      	ldr	r2, [r7, #4]
 8004d40:	6291      	str	r1, [r2, #40]	; 0x28
 8004d42:	b2c2      	uxtb	r2, r0
 8004d44:	701a      	strb	r2, [r3, #0]
 8004d46:	e00c      	b.n	8004d62 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	685b      	ldr	r3, [r3, #4]
 8004d4e:	b2da      	uxtb	r2, r3
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d54:	1c58      	adds	r0, r3, #1
 8004d56:	6879      	ldr	r1, [r7, #4]
 8004d58:	6288      	str	r0, [r1, #40]	; 0x28
 8004d5a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004d5e:	b2d2      	uxtb	r2, r2
 8004d60:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004d66:	b29b      	uxth	r3, r3
 8004d68:	3b01      	subs	r3, #1
 8004d6a:	b29b      	uxth	r3, r3
 8004d6c:	687a      	ldr	r2, [r7, #4]
 8004d6e:	4619      	mov	r1, r3
 8004d70:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d120      	bne.n	8004db8 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	68da      	ldr	r2, [r3, #12]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f022 0220 	bic.w	r2, r2, #32
 8004d84:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	68da      	ldr	r2, [r3, #12]
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004d94:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	695a      	ldr	r2, [r3, #20]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f022 0201 	bic.w	r2, r2, #1
 8004da4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2220      	movs	r2, #32
 8004daa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8004dae:	6878      	ldr	r0, [r7, #4]
 8004db0:	f7ff fed4 	bl	8004b5c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8004db4:	2300      	movs	r3, #0
 8004db6:	e002      	b.n	8004dbe <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8004db8:	2300      	movs	r3, #0
 8004dba:	e000      	b.n	8004dbe <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8004dbc:	2302      	movs	r3, #2
  }
}
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	3710      	adds	r7, #16
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bd80      	pop	{r7, pc}
	...

08004dc8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004dc8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004dcc:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	f8c7 01fc 	str.w	r0, [r7, #508]	; 0x1fc
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004dd6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	691b      	ldr	r3, [r3, #16]
 8004dde:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004de2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004de6:	68d9      	ldr	r1, [r3, #12]
 8004de8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004dec:	681a      	ldr	r2, [r3, #0]
 8004dee:	ea40 0301 	orr.w	r3, r0, r1
 8004df2:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004df4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004df8:	689a      	ldr	r2, [r3, #8]
 8004dfa:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004dfe:	691b      	ldr	r3, [r3, #16]
 8004e00:	431a      	orrs	r2, r3
 8004e02:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004e06:	695b      	ldr	r3, [r3, #20]
 8004e08:	431a      	orrs	r2, r3
 8004e0a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004e0e:	69db      	ldr	r3, [r3, #28]
 8004e10:	4313      	orrs	r3, r2
 8004e12:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
  MODIFY_REG(huart->Instance->CR1,
 8004e16:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	68db      	ldr	r3, [r3, #12]
 8004e1e:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004e22:	f021 010c 	bic.w	r1, r1, #12
 8004e26:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004e2a:	681a      	ldr	r2, [r3, #0]
 8004e2c:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8004e30:	430b      	orrs	r3, r1
 8004e32:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004e34:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	695b      	ldr	r3, [r3, #20]
 8004e3c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004e40:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004e44:	6999      	ldr	r1, [r3, #24]
 8004e46:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004e4a:	681a      	ldr	r2, [r3, #0]
 8004e4c:	ea40 0301 	orr.w	r3, r0, r1
 8004e50:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e52:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004e56:	69db      	ldr	r3, [r3, #28]
 8004e58:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e5c:	f040 824a 	bne.w	80052f4 <UART_SetConfig+0x52c>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004e60:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004e64:	681a      	ldr	r2, [r3, #0]
 8004e66:	4b96      	ldr	r3, [pc, #600]	; (80050c0 <UART_SetConfig+0x2f8>)
 8004e68:	429a      	cmp	r2, r3
 8004e6a:	d006      	beq.n	8004e7a <UART_SetConfig+0xb2>
 8004e6c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004e70:	681a      	ldr	r2, [r3, #0]
 8004e72:	4b94      	ldr	r3, [pc, #592]	; (80050c4 <UART_SetConfig+0x2fc>)
 8004e74:	429a      	cmp	r2, r3
 8004e76:	f040 8129 	bne.w	80050cc <UART_SetConfig+0x304>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004e7a:	f7fe fd0f 	bl	800389c <HAL_RCC_GetPCLK2Freq>
 8004e7e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004e82:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004e86:	2200      	movs	r2, #0
 8004e88:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
 8004e8c:	f8c7 21f4 	str.w	r2, [r7, #500]	; 0x1f4
 8004e90:	e9d7 457c 	ldrd	r4, r5, [r7, #496]	; 0x1f0
 8004e94:	4622      	mov	r2, r4
 8004e96:	462b      	mov	r3, r5
 8004e98:	1891      	adds	r1, r2, r2
 8004e9a:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 8004e9e:	415b      	adcs	r3, r3
 8004ea0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8004ea4:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 8004ea8:	4621      	mov	r1, r4
 8004eaa:	1851      	adds	r1, r2, r1
 8004eac:	f8c7 10c8 	str.w	r1, [r7, #200]	; 0xc8
 8004eb0:	4629      	mov	r1, r5
 8004eb2:	414b      	adcs	r3, r1
 8004eb4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004eb8:	f04f 0200 	mov.w	r2, #0
 8004ebc:	f04f 0300 	mov.w	r3, #0
 8004ec0:	e9d7 8932 	ldrd	r8, r9, [r7, #200]	; 0xc8
 8004ec4:	4649      	mov	r1, r9
 8004ec6:	00cb      	lsls	r3, r1, #3
 8004ec8:	4641      	mov	r1, r8
 8004eca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ece:	4641      	mov	r1, r8
 8004ed0:	00ca      	lsls	r2, r1, #3
 8004ed2:	4610      	mov	r0, r2
 8004ed4:	4619      	mov	r1, r3
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	4622      	mov	r2, r4
 8004eda:	189b      	adds	r3, r3, r2
 8004edc:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8004ee0:	462b      	mov	r3, r5
 8004ee2:	460a      	mov	r2, r1
 8004ee4:	eb42 0303 	adc.w	r3, r2, r3
 8004ee8:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 8004eec:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004ef0:	685b      	ldr	r3, [r3, #4]
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8004ef8:	f8c7 21e4 	str.w	r2, [r7, #484]	; 0x1e4
 8004efc:	e9d7 1278 	ldrd	r1, r2, [r7, #480]	; 0x1e0
 8004f00:	460b      	mov	r3, r1
 8004f02:	18db      	adds	r3, r3, r3
 8004f04:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004f08:	4613      	mov	r3, r2
 8004f0a:	eb42 0303 	adc.w	r3, r2, r3
 8004f0e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004f12:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8004f16:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	; 0x1e8
 8004f1a:	f7fb fb6b 	bl	80005f4 <__aeabi_uldivmod>
 8004f1e:	4602      	mov	r2, r0
 8004f20:	460b      	mov	r3, r1
 8004f22:	4b69      	ldr	r3, [pc, #420]	; (80050c8 <UART_SetConfig+0x300>)
 8004f24:	fba3 2302 	umull	r2, r3, r3, r2
 8004f28:	095b      	lsrs	r3, r3, #5
 8004f2a:	011c      	lsls	r4, r3, #4
 8004f2c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004f30:	2200      	movs	r2, #0
 8004f32:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
 8004f36:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8004f3a:	e9d7 8976 	ldrd	r8, r9, [r7, #472]	; 0x1d8
 8004f3e:	4642      	mov	r2, r8
 8004f40:	464b      	mov	r3, r9
 8004f42:	1891      	adds	r1, r2, r2
 8004f44:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 8004f48:	415b      	adcs	r3, r3
 8004f4a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8004f4e:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 8004f52:	4641      	mov	r1, r8
 8004f54:	1851      	adds	r1, r2, r1
 8004f56:	f8c7 10b0 	str.w	r1, [r7, #176]	; 0xb0
 8004f5a:	4649      	mov	r1, r9
 8004f5c:	414b      	adcs	r3, r1
 8004f5e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004f62:	f04f 0200 	mov.w	r2, #0
 8004f66:	f04f 0300 	mov.w	r3, #0
 8004f6a:	e9d7 ab2c 	ldrd	sl, fp, [r7, #176]	; 0xb0
 8004f6e:	4659      	mov	r1, fp
 8004f70:	00cb      	lsls	r3, r1, #3
 8004f72:	4651      	mov	r1, sl
 8004f74:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004f78:	4651      	mov	r1, sl
 8004f7a:	00ca      	lsls	r2, r1, #3
 8004f7c:	4610      	mov	r0, r2
 8004f7e:	4619      	mov	r1, r3
 8004f80:	4603      	mov	r3, r0
 8004f82:	4642      	mov	r2, r8
 8004f84:	189b      	adds	r3, r3, r2
 8004f86:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 8004f8a:	464b      	mov	r3, r9
 8004f8c:	460a      	mov	r2, r1
 8004f8e:	eb42 0303 	adc.w	r3, r2, r3
 8004f92:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
 8004f96:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004f9a:	685b      	ldr	r3, [r3, #4]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8004fa2:	f8c7 21cc 	str.w	r2, [r7, #460]	; 0x1cc
 8004fa6:	e9d7 1272 	ldrd	r1, r2, [r7, #456]	; 0x1c8
 8004faa:	460b      	mov	r3, r1
 8004fac:	18db      	adds	r3, r3, r3
 8004fae:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004fb2:	4613      	mov	r3, r2
 8004fb4:	eb42 0303 	adc.w	r3, r2, r3
 8004fb8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004fbc:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8004fc0:	e9d7 0174 	ldrd	r0, r1, [r7, #464]	; 0x1d0
 8004fc4:	f7fb fb16 	bl	80005f4 <__aeabi_uldivmod>
 8004fc8:	4602      	mov	r2, r0
 8004fca:	460b      	mov	r3, r1
 8004fcc:	4611      	mov	r1, r2
 8004fce:	4b3e      	ldr	r3, [pc, #248]	; (80050c8 <UART_SetConfig+0x300>)
 8004fd0:	fba3 2301 	umull	r2, r3, r3, r1
 8004fd4:	095b      	lsrs	r3, r3, #5
 8004fd6:	2264      	movs	r2, #100	; 0x64
 8004fd8:	fb02 f303 	mul.w	r3, r2, r3
 8004fdc:	1acb      	subs	r3, r1, r3
 8004fde:	00db      	lsls	r3, r3, #3
 8004fe0:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004fe4:	4b38      	ldr	r3, [pc, #224]	; (80050c8 <UART_SetConfig+0x300>)
 8004fe6:	fba3 2302 	umull	r2, r3, r3, r2
 8004fea:	095b      	lsrs	r3, r3, #5
 8004fec:	005b      	lsls	r3, r3, #1
 8004fee:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004ff2:	441c      	add	r4, r3
 8004ff4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8004ffe:	f8c7 21c4 	str.w	r2, [r7, #452]	; 0x1c4
 8005002:	e9d7 8970 	ldrd	r8, r9, [r7, #448]	; 0x1c0
 8005006:	4642      	mov	r2, r8
 8005008:	464b      	mov	r3, r9
 800500a:	1891      	adds	r1, r2, r2
 800500c:	f8c7 10a0 	str.w	r1, [r7, #160]	; 0xa0
 8005010:	415b      	adcs	r3, r3
 8005012:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8005016:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 800501a:	4641      	mov	r1, r8
 800501c:	1851      	adds	r1, r2, r1
 800501e:	f8c7 1098 	str.w	r1, [r7, #152]	; 0x98
 8005022:	4649      	mov	r1, r9
 8005024:	414b      	adcs	r3, r1
 8005026:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800502a:	f04f 0200 	mov.w	r2, #0
 800502e:	f04f 0300 	mov.w	r3, #0
 8005032:	e9d7 ab26 	ldrd	sl, fp, [r7, #152]	; 0x98
 8005036:	4659      	mov	r1, fp
 8005038:	00cb      	lsls	r3, r1, #3
 800503a:	4651      	mov	r1, sl
 800503c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005040:	4651      	mov	r1, sl
 8005042:	00ca      	lsls	r2, r1, #3
 8005044:	4610      	mov	r0, r2
 8005046:	4619      	mov	r1, r3
 8005048:	4603      	mov	r3, r0
 800504a:	4642      	mov	r2, r8
 800504c:	189b      	adds	r3, r3, r2
 800504e:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
 8005052:	464b      	mov	r3, r9
 8005054:	460a      	mov	r2, r1
 8005056:	eb42 0303 	adc.w	r3, r2, r3
 800505a:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 800505e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8005062:	685b      	ldr	r3, [r3, #4]
 8005064:	2200      	movs	r2, #0
 8005066:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
 800506a:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
 800506e:	e9d7 126c 	ldrd	r1, r2, [r7, #432]	; 0x1b0
 8005072:	460b      	mov	r3, r1
 8005074:	18db      	adds	r3, r3, r3
 8005076:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800507a:	4613      	mov	r3, r2
 800507c:	eb42 0303 	adc.w	r3, r2, r3
 8005080:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005084:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8005088:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	; 0x1b8
 800508c:	f7fb fab2 	bl	80005f4 <__aeabi_uldivmod>
 8005090:	4602      	mov	r2, r0
 8005092:	460b      	mov	r3, r1
 8005094:	4b0c      	ldr	r3, [pc, #48]	; (80050c8 <UART_SetConfig+0x300>)
 8005096:	fba3 1302 	umull	r1, r3, r3, r2
 800509a:	095b      	lsrs	r3, r3, #5
 800509c:	2164      	movs	r1, #100	; 0x64
 800509e:	fb01 f303 	mul.w	r3, r1, r3
 80050a2:	1ad3      	subs	r3, r2, r3
 80050a4:	00db      	lsls	r3, r3, #3
 80050a6:	3332      	adds	r3, #50	; 0x32
 80050a8:	4a07      	ldr	r2, [pc, #28]	; (80050c8 <UART_SetConfig+0x300>)
 80050aa:	fba2 2303 	umull	r2, r3, r2, r3
 80050ae:	095b      	lsrs	r3, r3, #5
 80050b0:	f003 0207 	and.w	r2, r3, #7
 80050b4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	4422      	add	r2, r4
 80050bc:	609a      	str	r2, [r3, #8]
 80050be:	e349      	b.n	8005754 <UART_SetConfig+0x98c>
 80050c0:	40011000 	.word	0x40011000
 80050c4:	40011400 	.word	0x40011400
 80050c8:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80050cc:	f7fe fbd2 	bl	8003874 <HAL_RCC_GetPCLK1Freq>
 80050d0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80050d4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80050d8:	2200      	movs	r2, #0
 80050da:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 80050de:	f8c7 21ac 	str.w	r2, [r7, #428]	; 0x1ac
 80050e2:	e9d7 456a 	ldrd	r4, r5, [r7, #424]	; 0x1a8
 80050e6:	4622      	mov	r2, r4
 80050e8:	462b      	mov	r3, r5
 80050ea:	1891      	adds	r1, r2, r2
 80050ec:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 80050f0:	415b      	adcs	r3, r3
 80050f2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80050f6:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80050fa:	4621      	mov	r1, r4
 80050fc:	eb12 0a01 	adds.w	sl, r2, r1
 8005100:	4629      	mov	r1, r5
 8005102:	eb43 0b01 	adc.w	fp, r3, r1
 8005106:	f04f 0200 	mov.w	r2, #0
 800510a:	f04f 0300 	mov.w	r3, #0
 800510e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005112:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005116:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800511a:	4692      	mov	sl, r2
 800511c:	469b      	mov	fp, r3
 800511e:	4623      	mov	r3, r4
 8005120:	eb1a 0303 	adds.w	r3, sl, r3
 8005124:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8005128:	462b      	mov	r3, r5
 800512a:	eb4b 0303 	adc.w	r3, fp, r3
 800512e:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8005132:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8005136:	685b      	ldr	r3, [r3, #4]
 8005138:	2200      	movs	r2, #0
 800513a:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
 800513e:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8005142:	e9d7 1266 	ldrd	r1, r2, [r7, #408]	; 0x198
 8005146:	460b      	mov	r3, r1
 8005148:	18db      	adds	r3, r3, r3
 800514a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800514e:	4613      	mov	r3, r2
 8005150:	eb42 0303 	adc.w	r3, r2, r3
 8005154:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005158:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 800515c:	e9d7 0168 	ldrd	r0, r1, [r7, #416]	; 0x1a0
 8005160:	f7fb fa48 	bl	80005f4 <__aeabi_uldivmod>
 8005164:	4602      	mov	r2, r0
 8005166:	460b      	mov	r3, r1
 8005168:	4b61      	ldr	r3, [pc, #388]	; (80052f0 <UART_SetConfig+0x528>)
 800516a:	fba3 2302 	umull	r2, r3, r3, r2
 800516e:	095b      	lsrs	r3, r3, #5
 8005170:	011c      	lsls	r4, r3, #4
 8005172:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005176:	2200      	movs	r2, #0
 8005178:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
 800517c:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
 8005180:	e9d7 8964 	ldrd	r8, r9, [r7, #400]	; 0x190
 8005184:	4642      	mov	r2, r8
 8005186:	464b      	mov	r3, r9
 8005188:	1891      	adds	r1, r2, r2
 800518a:	67b9      	str	r1, [r7, #120]	; 0x78
 800518c:	415b      	adcs	r3, r3
 800518e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005190:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8005194:	4641      	mov	r1, r8
 8005196:	1851      	adds	r1, r2, r1
 8005198:	6739      	str	r1, [r7, #112]	; 0x70
 800519a:	4649      	mov	r1, r9
 800519c:	414b      	adcs	r3, r1
 800519e:	677b      	str	r3, [r7, #116]	; 0x74
 80051a0:	f04f 0200 	mov.w	r2, #0
 80051a4:	f04f 0300 	mov.w	r3, #0
 80051a8:	e9d7 ab1c 	ldrd	sl, fp, [r7, #112]	; 0x70
 80051ac:	4659      	mov	r1, fp
 80051ae:	00cb      	lsls	r3, r1, #3
 80051b0:	4651      	mov	r1, sl
 80051b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80051b6:	4651      	mov	r1, sl
 80051b8:	00ca      	lsls	r2, r1, #3
 80051ba:	4610      	mov	r0, r2
 80051bc:	4619      	mov	r1, r3
 80051be:	4603      	mov	r3, r0
 80051c0:	4642      	mov	r2, r8
 80051c2:	189b      	adds	r3, r3, r2
 80051c4:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 80051c8:	464b      	mov	r3, r9
 80051ca:	460a      	mov	r2, r1
 80051cc:	eb42 0303 	adc.w	r3, r2, r3
 80051d0:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
 80051d4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80051d8:	685b      	ldr	r3, [r3, #4]
 80051da:	2200      	movs	r2, #0
 80051dc:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80051e0:	f8c7 2184 	str.w	r2, [r7, #388]	; 0x184
 80051e4:	e9d7 1260 	ldrd	r1, r2, [r7, #384]	; 0x180
 80051e8:	460b      	mov	r3, r1
 80051ea:	18db      	adds	r3, r3, r3
 80051ec:	66bb      	str	r3, [r7, #104]	; 0x68
 80051ee:	4613      	mov	r3, r2
 80051f0:	eb42 0303 	adc.w	r3, r2, r3
 80051f4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80051f6:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80051fa:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 80051fe:	f7fb f9f9 	bl	80005f4 <__aeabi_uldivmod>
 8005202:	4602      	mov	r2, r0
 8005204:	460b      	mov	r3, r1
 8005206:	4611      	mov	r1, r2
 8005208:	4b39      	ldr	r3, [pc, #228]	; (80052f0 <UART_SetConfig+0x528>)
 800520a:	fba3 2301 	umull	r2, r3, r3, r1
 800520e:	095b      	lsrs	r3, r3, #5
 8005210:	2264      	movs	r2, #100	; 0x64
 8005212:	fb02 f303 	mul.w	r3, r2, r3
 8005216:	1acb      	subs	r3, r1, r3
 8005218:	00db      	lsls	r3, r3, #3
 800521a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800521e:	4b34      	ldr	r3, [pc, #208]	; (80052f0 <UART_SetConfig+0x528>)
 8005220:	fba3 2302 	umull	r2, r3, r3, r2
 8005224:	095b      	lsrs	r3, r3, #5
 8005226:	005b      	lsls	r3, r3, #1
 8005228:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800522c:	441c      	add	r4, r3
 800522e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005232:	2200      	movs	r2, #0
 8005234:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
 8005238:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 800523c:	e9d7 895e 	ldrd	r8, r9, [r7, #376]	; 0x178
 8005240:	4642      	mov	r2, r8
 8005242:	464b      	mov	r3, r9
 8005244:	1891      	adds	r1, r2, r2
 8005246:	6639      	str	r1, [r7, #96]	; 0x60
 8005248:	415b      	adcs	r3, r3
 800524a:	667b      	str	r3, [r7, #100]	; 0x64
 800524c:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8005250:	4641      	mov	r1, r8
 8005252:	1851      	adds	r1, r2, r1
 8005254:	65b9      	str	r1, [r7, #88]	; 0x58
 8005256:	4649      	mov	r1, r9
 8005258:	414b      	adcs	r3, r1
 800525a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800525c:	f04f 0200 	mov.w	r2, #0
 8005260:	f04f 0300 	mov.w	r3, #0
 8005264:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	; 0x58
 8005268:	4659      	mov	r1, fp
 800526a:	00cb      	lsls	r3, r1, #3
 800526c:	4651      	mov	r1, sl
 800526e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005272:	4651      	mov	r1, sl
 8005274:	00ca      	lsls	r2, r1, #3
 8005276:	4610      	mov	r0, r2
 8005278:	4619      	mov	r1, r3
 800527a:	4603      	mov	r3, r0
 800527c:	4642      	mov	r2, r8
 800527e:	189b      	adds	r3, r3, r2
 8005280:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
 8005284:	464b      	mov	r3, r9
 8005286:	460a      	mov	r2, r1
 8005288:	eb42 0303 	adc.w	r3, r2, r3
 800528c:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
 8005290:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8005294:	685b      	ldr	r3, [r3, #4]
 8005296:	2200      	movs	r2, #0
 8005298:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
 800529c:	f8c7 216c 	str.w	r2, [r7, #364]	; 0x16c
 80052a0:	e9d7 125a 	ldrd	r1, r2, [r7, #360]	; 0x168
 80052a4:	460b      	mov	r3, r1
 80052a6:	18db      	adds	r3, r3, r3
 80052a8:	653b      	str	r3, [r7, #80]	; 0x50
 80052aa:	4613      	mov	r3, r2
 80052ac:	eb42 0303 	adc.w	r3, r2, r3
 80052b0:	657b      	str	r3, [r7, #84]	; 0x54
 80052b2:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80052b6:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	; 0x170
 80052ba:	f7fb f99b 	bl	80005f4 <__aeabi_uldivmod>
 80052be:	4602      	mov	r2, r0
 80052c0:	460b      	mov	r3, r1
 80052c2:	4b0b      	ldr	r3, [pc, #44]	; (80052f0 <UART_SetConfig+0x528>)
 80052c4:	fba3 1302 	umull	r1, r3, r3, r2
 80052c8:	095b      	lsrs	r3, r3, #5
 80052ca:	2164      	movs	r1, #100	; 0x64
 80052cc:	fb01 f303 	mul.w	r3, r1, r3
 80052d0:	1ad3      	subs	r3, r2, r3
 80052d2:	00db      	lsls	r3, r3, #3
 80052d4:	3332      	adds	r3, #50	; 0x32
 80052d6:	4a06      	ldr	r2, [pc, #24]	; (80052f0 <UART_SetConfig+0x528>)
 80052d8:	fba2 2303 	umull	r2, r3, r2, r3
 80052dc:	095b      	lsrs	r3, r3, #5
 80052de:	f003 0207 	and.w	r2, r3, #7
 80052e2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	4422      	add	r2, r4
 80052ea:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80052ec:	e232      	b.n	8005754 <UART_SetConfig+0x98c>
 80052ee:	bf00      	nop
 80052f0:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80052f4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80052f8:	681a      	ldr	r2, [r3, #0]
 80052fa:	4b8d      	ldr	r3, [pc, #564]	; (8005530 <UART_SetConfig+0x768>)
 80052fc:	429a      	cmp	r2, r3
 80052fe:	d006      	beq.n	800530e <UART_SetConfig+0x546>
 8005300:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8005304:	681a      	ldr	r2, [r3, #0]
 8005306:	4b8b      	ldr	r3, [pc, #556]	; (8005534 <UART_SetConfig+0x76c>)
 8005308:	429a      	cmp	r2, r3
 800530a:	f040 8117 	bne.w	800553c <UART_SetConfig+0x774>
      pclk = HAL_RCC_GetPCLK2Freq();
 800530e:	f7fe fac5 	bl	800389c <HAL_RCC_GetPCLK2Freq>
 8005312:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005316:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800531a:	2200      	movs	r2, #0
 800531c:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
 8005320:	f8c7 2164 	str.w	r2, [r7, #356]	; 0x164
 8005324:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	; 0x160
 8005328:	4622      	mov	r2, r4
 800532a:	462b      	mov	r3, r5
 800532c:	1891      	adds	r1, r2, r2
 800532e:	64b9      	str	r1, [r7, #72]	; 0x48
 8005330:	415b      	adcs	r3, r3
 8005332:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005334:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005338:	4621      	mov	r1, r4
 800533a:	eb12 0801 	adds.w	r8, r2, r1
 800533e:	4629      	mov	r1, r5
 8005340:	eb43 0901 	adc.w	r9, r3, r1
 8005344:	f04f 0200 	mov.w	r2, #0
 8005348:	f04f 0300 	mov.w	r3, #0
 800534c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005350:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005354:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005358:	4690      	mov	r8, r2
 800535a:	4699      	mov	r9, r3
 800535c:	4623      	mov	r3, r4
 800535e:	eb18 0303 	adds.w	r3, r8, r3
 8005362:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8005366:	462b      	mov	r3, r5
 8005368:	eb49 0303 	adc.w	r3, r9, r3
 800536c:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 8005370:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8005374:	685b      	ldr	r3, [r3, #4]
 8005376:	2200      	movs	r2, #0
 8005378:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800537c:	f8c7 2154 	str.w	r2, [r7, #340]	; 0x154
 8005380:	f04f 0200 	mov.w	r2, #0
 8005384:	f04f 0300 	mov.w	r3, #0
 8005388:	e9d7 4554 	ldrd	r4, r5, [r7, #336]	; 0x150
 800538c:	4629      	mov	r1, r5
 800538e:	008b      	lsls	r3, r1, #2
 8005390:	4621      	mov	r1, r4
 8005392:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005396:	4621      	mov	r1, r4
 8005398:	008a      	lsls	r2, r1, #2
 800539a:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	; 0x158
 800539e:	f7fb f929 	bl	80005f4 <__aeabi_uldivmod>
 80053a2:	4602      	mov	r2, r0
 80053a4:	460b      	mov	r3, r1
 80053a6:	4b64      	ldr	r3, [pc, #400]	; (8005538 <UART_SetConfig+0x770>)
 80053a8:	fba3 2302 	umull	r2, r3, r3, r2
 80053ac:	095b      	lsrs	r3, r3, #5
 80053ae:	011c      	lsls	r4, r3, #4
 80053b0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80053b4:	2200      	movs	r2, #0
 80053b6:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 80053ba:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 80053be:	e9d7 8952 	ldrd	r8, r9, [r7, #328]	; 0x148
 80053c2:	4642      	mov	r2, r8
 80053c4:	464b      	mov	r3, r9
 80053c6:	1891      	adds	r1, r2, r2
 80053c8:	6439      	str	r1, [r7, #64]	; 0x40
 80053ca:	415b      	adcs	r3, r3
 80053cc:	647b      	str	r3, [r7, #68]	; 0x44
 80053ce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80053d2:	4641      	mov	r1, r8
 80053d4:	1851      	adds	r1, r2, r1
 80053d6:	63b9      	str	r1, [r7, #56]	; 0x38
 80053d8:	4649      	mov	r1, r9
 80053da:	414b      	adcs	r3, r1
 80053dc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80053de:	f04f 0200 	mov.w	r2, #0
 80053e2:	f04f 0300 	mov.w	r3, #0
 80053e6:	e9d7 ab0e 	ldrd	sl, fp, [r7, #56]	; 0x38
 80053ea:	4659      	mov	r1, fp
 80053ec:	00cb      	lsls	r3, r1, #3
 80053ee:	4651      	mov	r1, sl
 80053f0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80053f4:	4651      	mov	r1, sl
 80053f6:	00ca      	lsls	r2, r1, #3
 80053f8:	4610      	mov	r0, r2
 80053fa:	4619      	mov	r1, r3
 80053fc:	4603      	mov	r3, r0
 80053fe:	4642      	mov	r2, r8
 8005400:	189b      	adds	r3, r3, r2
 8005402:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 8005406:	464b      	mov	r3, r9
 8005408:	460a      	mov	r2, r1
 800540a:	eb42 0303 	adc.w	r3, r2, r3
 800540e:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 8005412:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	2200      	movs	r2, #0
 800541a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 800541e:	f8c7 213c 	str.w	r2, [r7, #316]	; 0x13c
 8005422:	f04f 0200 	mov.w	r2, #0
 8005426:	f04f 0300 	mov.w	r3, #0
 800542a:	e9d7 894e 	ldrd	r8, r9, [r7, #312]	; 0x138
 800542e:	4649      	mov	r1, r9
 8005430:	008b      	lsls	r3, r1, #2
 8005432:	4641      	mov	r1, r8
 8005434:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005438:	4641      	mov	r1, r8
 800543a:	008a      	lsls	r2, r1, #2
 800543c:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	; 0x140
 8005440:	f7fb f8d8 	bl	80005f4 <__aeabi_uldivmod>
 8005444:	4602      	mov	r2, r0
 8005446:	460b      	mov	r3, r1
 8005448:	4b3b      	ldr	r3, [pc, #236]	; (8005538 <UART_SetConfig+0x770>)
 800544a:	fba3 1302 	umull	r1, r3, r3, r2
 800544e:	095b      	lsrs	r3, r3, #5
 8005450:	2164      	movs	r1, #100	; 0x64
 8005452:	fb01 f303 	mul.w	r3, r1, r3
 8005456:	1ad3      	subs	r3, r2, r3
 8005458:	011b      	lsls	r3, r3, #4
 800545a:	3332      	adds	r3, #50	; 0x32
 800545c:	4a36      	ldr	r2, [pc, #216]	; (8005538 <UART_SetConfig+0x770>)
 800545e:	fba2 2303 	umull	r2, r3, r2, r3
 8005462:	095b      	lsrs	r3, r3, #5
 8005464:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005468:	441c      	add	r4, r3
 800546a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800546e:	2200      	movs	r2, #0
 8005470:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 8005474:	f8c7 2134 	str.w	r2, [r7, #308]	; 0x134
 8005478:	e9d7 894c 	ldrd	r8, r9, [r7, #304]	; 0x130
 800547c:	4642      	mov	r2, r8
 800547e:	464b      	mov	r3, r9
 8005480:	1891      	adds	r1, r2, r2
 8005482:	6339      	str	r1, [r7, #48]	; 0x30
 8005484:	415b      	adcs	r3, r3
 8005486:	637b      	str	r3, [r7, #52]	; 0x34
 8005488:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800548c:	4641      	mov	r1, r8
 800548e:	1851      	adds	r1, r2, r1
 8005490:	62b9      	str	r1, [r7, #40]	; 0x28
 8005492:	4649      	mov	r1, r9
 8005494:	414b      	adcs	r3, r1
 8005496:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005498:	f04f 0200 	mov.w	r2, #0
 800549c:	f04f 0300 	mov.w	r3, #0
 80054a0:	e9d7 ab0a 	ldrd	sl, fp, [r7, #40]	; 0x28
 80054a4:	4659      	mov	r1, fp
 80054a6:	00cb      	lsls	r3, r1, #3
 80054a8:	4651      	mov	r1, sl
 80054aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80054ae:	4651      	mov	r1, sl
 80054b0:	00ca      	lsls	r2, r1, #3
 80054b2:	4610      	mov	r0, r2
 80054b4:	4619      	mov	r1, r3
 80054b6:	4603      	mov	r3, r0
 80054b8:	4642      	mov	r2, r8
 80054ba:	189b      	adds	r3, r3, r2
 80054bc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80054c0:	464b      	mov	r3, r9
 80054c2:	460a      	mov	r2, r1
 80054c4:	eb42 0303 	adc.w	r3, r2, r3
 80054c8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 80054cc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80054d0:	685b      	ldr	r3, [r3, #4]
 80054d2:	2200      	movs	r2, #0
 80054d4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80054d8:	f8c7 2124 	str.w	r2, [r7, #292]	; 0x124
 80054dc:	f04f 0200 	mov.w	r2, #0
 80054e0:	f04f 0300 	mov.w	r3, #0
 80054e4:	e9d7 8948 	ldrd	r8, r9, [r7, #288]	; 0x120
 80054e8:	4649      	mov	r1, r9
 80054ea:	008b      	lsls	r3, r1, #2
 80054ec:	4641      	mov	r1, r8
 80054ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80054f2:	4641      	mov	r1, r8
 80054f4:	008a      	lsls	r2, r1, #2
 80054f6:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 80054fa:	f7fb f87b 	bl	80005f4 <__aeabi_uldivmod>
 80054fe:	4602      	mov	r2, r0
 8005500:	460b      	mov	r3, r1
 8005502:	4b0d      	ldr	r3, [pc, #52]	; (8005538 <UART_SetConfig+0x770>)
 8005504:	fba3 1302 	umull	r1, r3, r3, r2
 8005508:	095b      	lsrs	r3, r3, #5
 800550a:	2164      	movs	r1, #100	; 0x64
 800550c:	fb01 f303 	mul.w	r3, r1, r3
 8005510:	1ad3      	subs	r3, r2, r3
 8005512:	011b      	lsls	r3, r3, #4
 8005514:	3332      	adds	r3, #50	; 0x32
 8005516:	4a08      	ldr	r2, [pc, #32]	; (8005538 <UART_SetConfig+0x770>)
 8005518:	fba2 2303 	umull	r2, r3, r2, r3
 800551c:	095b      	lsrs	r3, r3, #5
 800551e:	f003 020f 	and.w	r2, r3, #15
 8005522:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	4422      	add	r2, r4
 800552a:	609a      	str	r2, [r3, #8]
 800552c:	e112      	b.n	8005754 <UART_SetConfig+0x98c>
 800552e:	bf00      	nop
 8005530:	40011000 	.word	0x40011000
 8005534:	40011400 	.word	0x40011400
 8005538:	51eb851f 	.word	0x51eb851f
      pclk = HAL_RCC_GetPCLK1Freq();
 800553c:	f7fe f99a 	bl	8003874 <HAL_RCC_GetPCLK1Freq>
 8005540:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005544:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005548:	2200      	movs	r2, #0
 800554a:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800554e:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8005552:	e9d7 8946 	ldrd	r8, r9, [r7, #280]	; 0x118
 8005556:	4642      	mov	r2, r8
 8005558:	464b      	mov	r3, r9
 800555a:	1891      	adds	r1, r2, r2
 800555c:	6239      	str	r1, [r7, #32]
 800555e:	415b      	adcs	r3, r3
 8005560:	627b      	str	r3, [r7, #36]	; 0x24
 8005562:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005566:	4641      	mov	r1, r8
 8005568:	1854      	adds	r4, r2, r1
 800556a:	4649      	mov	r1, r9
 800556c:	eb43 0501 	adc.w	r5, r3, r1
 8005570:	f04f 0200 	mov.w	r2, #0
 8005574:	f04f 0300 	mov.w	r3, #0
 8005578:	00eb      	lsls	r3, r5, #3
 800557a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800557e:	00e2      	lsls	r2, r4, #3
 8005580:	4614      	mov	r4, r2
 8005582:	461d      	mov	r5, r3
 8005584:	4643      	mov	r3, r8
 8005586:	18e3      	adds	r3, r4, r3
 8005588:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800558c:	464b      	mov	r3, r9
 800558e:	eb45 0303 	adc.w	r3, r5, r3
 8005592:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8005596:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800559a:	685b      	ldr	r3, [r3, #4]
 800559c:	2200      	movs	r2, #0
 800559e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80055a2:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 80055a6:	f04f 0200 	mov.w	r2, #0
 80055aa:	f04f 0300 	mov.w	r3, #0
 80055ae:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	; 0x108
 80055b2:	4629      	mov	r1, r5
 80055b4:	008b      	lsls	r3, r1, #2
 80055b6:	4621      	mov	r1, r4
 80055b8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80055bc:	4621      	mov	r1, r4
 80055be:	008a      	lsls	r2, r1, #2
 80055c0:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 80055c4:	f7fb f816 	bl	80005f4 <__aeabi_uldivmod>
 80055c8:	4602      	mov	r2, r0
 80055ca:	460b      	mov	r3, r1
 80055cc:	4b64      	ldr	r3, [pc, #400]	; (8005760 <UART_SetConfig+0x998>)
 80055ce:	fba3 2302 	umull	r2, r3, r3, r2
 80055d2:	095b      	lsrs	r3, r3, #5
 80055d4:	011c      	lsls	r4, r3, #4
 80055d6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80055da:	2200      	movs	r2, #0
 80055dc:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80055e0:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 80055e4:	e9d7 8940 	ldrd	r8, r9, [r7, #256]	; 0x100
 80055e8:	4642      	mov	r2, r8
 80055ea:	464b      	mov	r3, r9
 80055ec:	1891      	adds	r1, r2, r2
 80055ee:	61b9      	str	r1, [r7, #24]
 80055f0:	415b      	adcs	r3, r3
 80055f2:	61fb      	str	r3, [r7, #28]
 80055f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80055f8:	4641      	mov	r1, r8
 80055fa:	1851      	adds	r1, r2, r1
 80055fc:	6139      	str	r1, [r7, #16]
 80055fe:	4649      	mov	r1, r9
 8005600:	414b      	adcs	r3, r1
 8005602:	617b      	str	r3, [r7, #20]
 8005604:	f04f 0200 	mov.w	r2, #0
 8005608:	f04f 0300 	mov.w	r3, #0
 800560c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005610:	4659      	mov	r1, fp
 8005612:	00cb      	lsls	r3, r1, #3
 8005614:	4651      	mov	r1, sl
 8005616:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800561a:	4651      	mov	r1, sl
 800561c:	00ca      	lsls	r2, r1, #3
 800561e:	4610      	mov	r0, r2
 8005620:	4619      	mov	r1, r3
 8005622:	4603      	mov	r3, r0
 8005624:	4642      	mov	r2, r8
 8005626:	189b      	adds	r3, r3, r2
 8005628:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800562c:	464b      	mov	r3, r9
 800562e:	460a      	mov	r2, r1
 8005630:	eb42 0303 	adc.w	r3, r2, r3
 8005634:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8005638:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	2200      	movs	r2, #0
 8005640:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8005644:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8005648:	f04f 0200 	mov.w	r2, #0
 800564c:	f04f 0300 	mov.w	r3, #0
 8005650:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	; 0xf0
 8005654:	4649      	mov	r1, r9
 8005656:	008b      	lsls	r3, r1, #2
 8005658:	4641      	mov	r1, r8
 800565a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800565e:	4641      	mov	r1, r8
 8005660:	008a      	lsls	r2, r1, #2
 8005662:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 8005666:	f7fa ffc5 	bl	80005f4 <__aeabi_uldivmod>
 800566a:	4602      	mov	r2, r0
 800566c:	460b      	mov	r3, r1
 800566e:	4b3c      	ldr	r3, [pc, #240]	; (8005760 <UART_SetConfig+0x998>)
 8005670:	fba3 1302 	umull	r1, r3, r3, r2
 8005674:	095b      	lsrs	r3, r3, #5
 8005676:	2164      	movs	r1, #100	; 0x64
 8005678:	fb01 f303 	mul.w	r3, r1, r3
 800567c:	1ad3      	subs	r3, r2, r3
 800567e:	011b      	lsls	r3, r3, #4
 8005680:	3332      	adds	r3, #50	; 0x32
 8005682:	4a37      	ldr	r2, [pc, #220]	; (8005760 <UART_SetConfig+0x998>)
 8005684:	fba2 2303 	umull	r2, r3, r2, r3
 8005688:	095b      	lsrs	r3, r3, #5
 800568a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800568e:	441c      	add	r4, r3
 8005690:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005694:	2200      	movs	r2, #0
 8005696:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800569a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800569e:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 80056a2:	4642      	mov	r2, r8
 80056a4:	464b      	mov	r3, r9
 80056a6:	1891      	adds	r1, r2, r2
 80056a8:	60b9      	str	r1, [r7, #8]
 80056aa:	415b      	adcs	r3, r3
 80056ac:	60fb      	str	r3, [r7, #12]
 80056ae:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80056b2:	4641      	mov	r1, r8
 80056b4:	1851      	adds	r1, r2, r1
 80056b6:	6039      	str	r1, [r7, #0]
 80056b8:	4649      	mov	r1, r9
 80056ba:	414b      	adcs	r3, r1
 80056bc:	607b      	str	r3, [r7, #4]
 80056be:	f04f 0200 	mov.w	r2, #0
 80056c2:	f04f 0300 	mov.w	r3, #0
 80056c6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80056ca:	4659      	mov	r1, fp
 80056cc:	00cb      	lsls	r3, r1, #3
 80056ce:	4651      	mov	r1, sl
 80056d0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80056d4:	4651      	mov	r1, sl
 80056d6:	00ca      	lsls	r2, r1, #3
 80056d8:	4610      	mov	r0, r2
 80056da:	4619      	mov	r1, r3
 80056dc:	4603      	mov	r3, r0
 80056de:	4642      	mov	r2, r8
 80056e0:	189b      	adds	r3, r3, r2
 80056e2:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80056e6:	464b      	mov	r3, r9
 80056e8:	460a      	mov	r2, r1
 80056ea:	eb42 0303 	adc.w	r3, r2, r3
 80056ee:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80056f2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	2200      	movs	r2, #0
 80056fa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80056fe:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005702:	f04f 0200 	mov.w	r2, #0
 8005706:	f04f 0300 	mov.w	r3, #0
 800570a:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 800570e:	4649      	mov	r1, r9
 8005710:	008b      	lsls	r3, r1, #2
 8005712:	4641      	mov	r1, r8
 8005714:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005718:	4641      	mov	r1, r8
 800571a:	008a      	lsls	r2, r1, #2
 800571c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005720:	f7fa ff68 	bl	80005f4 <__aeabi_uldivmod>
 8005724:	4602      	mov	r2, r0
 8005726:	460b      	mov	r3, r1
 8005728:	4b0d      	ldr	r3, [pc, #52]	; (8005760 <UART_SetConfig+0x998>)
 800572a:	fba3 1302 	umull	r1, r3, r3, r2
 800572e:	095b      	lsrs	r3, r3, #5
 8005730:	2164      	movs	r1, #100	; 0x64
 8005732:	fb01 f303 	mul.w	r3, r1, r3
 8005736:	1ad3      	subs	r3, r2, r3
 8005738:	011b      	lsls	r3, r3, #4
 800573a:	3332      	adds	r3, #50	; 0x32
 800573c:	4a08      	ldr	r2, [pc, #32]	; (8005760 <UART_SetConfig+0x998>)
 800573e:	fba2 2303 	umull	r2, r3, r2, r3
 8005742:	095b      	lsrs	r3, r3, #5
 8005744:	f003 020f 	and.w	r2, r3, #15
 8005748:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	4422      	add	r2, r4
 8005750:	609a      	str	r2, [r3, #8]
}
 8005752:	e7ff      	b.n	8005754 <UART_SetConfig+0x98c>
 8005754:	bf00      	nop
 8005756:	f507 7702 	add.w	r7, r7, #520	; 0x208
 800575a:	46bd      	mov	sp, r7
 800575c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005760:	51eb851f 	.word	0x51eb851f

08005764 <atoi>:
 8005764:	220a      	movs	r2, #10
 8005766:	2100      	movs	r1, #0
 8005768:	f000 b8c2 	b.w	80058f0 <strtol>

0800576c <__errno>:
 800576c:	4b01      	ldr	r3, [pc, #4]	; (8005774 <__errno+0x8>)
 800576e:	6818      	ldr	r0, [r3, #0]
 8005770:	4770      	bx	lr
 8005772:	bf00      	nop
 8005774:	20001dcc 	.word	0x20001dcc

08005778 <__libc_init_array>:
 8005778:	b570      	push	{r4, r5, r6, lr}
 800577a:	4d0d      	ldr	r5, [pc, #52]	; (80057b0 <__libc_init_array+0x38>)
 800577c:	4c0d      	ldr	r4, [pc, #52]	; (80057b4 <__libc_init_array+0x3c>)
 800577e:	1b64      	subs	r4, r4, r5
 8005780:	10a4      	asrs	r4, r4, #2
 8005782:	2600      	movs	r6, #0
 8005784:	42a6      	cmp	r6, r4
 8005786:	d109      	bne.n	800579c <__libc_init_array+0x24>
 8005788:	4d0b      	ldr	r5, [pc, #44]	; (80057b8 <__libc_init_array+0x40>)
 800578a:	4c0c      	ldr	r4, [pc, #48]	; (80057bc <__libc_init_array+0x44>)
 800578c:	f000 f8ba 	bl	8005904 <_init>
 8005790:	1b64      	subs	r4, r4, r5
 8005792:	10a4      	asrs	r4, r4, #2
 8005794:	2600      	movs	r6, #0
 8005796:	42a6      	cmp	r6, r4
 8005798:	d105      	bne.n	80057a6 <__libc_init_array+0x2e>
 800579a:	bd70      	pop	{r4, r5, r6, pc}
 800579c:	f855 3b04 	ldr.w	r3, [r5], #4
 80057a0:	4798      	blx	r3
 80057a2:	3601      	adds	r6, #1
 80057a4:	e7ee      	b.n	8005784 <__libc_init_array+0xc>
 80057a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80057aa:	4798      	blx	r3
 80057ac:	3601      	adds	r6, #1
 80057ae:	e7f2      	b.n	8005796 <__libc_init_array+0x1e>
 80057b0:	08005c44 	.word	0x08005c44
 80057b4:	08005c44 	.word	0x08005c44
 80057b8:	08005c44 	.word	0x08005c44
 80057bc:	08005c48 	.word	0x08005c48

080057c0 <memcpy>:
 80057c0:	440a      	add	r2, r1
 80057c2:	4291      	cmp	r1, r2
 80057c4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80057c8:	d100      	bne.n	80057cc <memcpy+0xc>
 80057ca:	4770      	bx	lr
 80057cc:	b510      	push	{r4, lr}
 80057ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80057d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80057d6:	4291      	cmp	r1, r2
 80057d8:	d1f9      	bne.n	80057ce <memcpy+0xe>
 80057da:	bd10      	pop	{r4, pc}

080057dc <memset>:
 80057dc:	4402      	add	r2, r0
 80057de:	4603      	mov	r3, r0
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d100      	bne.n	80057e6 <memset+0xa>
 80057e4:	4770      	bx	lr
 80057e6:	f803 1b01 	strb.w	r1, [r3], #1
 80057ea:	e7f9      	b.n	80057e0 <memset+0x4>

080057ec <_strtol_l.constprop.0>:
 80057ec:	2b01      	cmp	r3, #1
 80057ee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80057f2:	d001      	beq.n	80057f8 <_strtol_l.constprop.0+0xc>
 80057f4:	2b24      	cmp	r3, #36	; 0x24
 80057f6:	d906      	bls.n	8005806 <_strtol_l.constprop.0+0x1a>
 80057f8:	f7ff ffb8 	bl	800576c <__errno>
 80057fc:	2316      	movs	r3, #22
 80057fe:	6003      	str	r3, [r0, #0]
 8005800:	2000      	movs	r0, #0
 8005802:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005806:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80058ec <_strtol_l.constprop.0+0x100>
 800580a:	460d      	mov	r5, r1
 800580c:	462e      	mov	r6, r5
 800580e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005812:	f814 700c 	ldrb.w	r7, [r4, ip]
 8005816:	f017 0708 	ands.w	r7, r7, #8
 800581a:	d1f7      	bne.n	800580c <_strtol_l.constprop.0+0x20>
 800581c:	2c2d      	cmp	r4, #45	; 0x2d
 800581e:	d132      	bne.n	8005886 <_strtol_l.constprop.0+0x9a>
 8005820:	782c      	ldrb	r4, [r5, #0]
 8005822:	2701      	movs	r7, #1
 8005824:	1cb5      	adds	r5, r6, #2
 8005826:	2b00      	cmp	r3, #0
 8005828:	d05b      	beq.n	80058e2 <_strtol_l.constprop.0+0xf6>
 800582a:	2b10      	cmp	r3, #16
 800582c:	d109      	bne.n	8005842 <_strtol_l.constprop.0+0x56>
 800582e:	2c30      	cmp	r4, #48	; 0x30
 8005830:	d107      	bne.n	8005842 <_strtol_l.constprop.0+0x56>
 8005832:	782c      	ldrb	r4, [r5, #0]
 8005834:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8005838:	2c58      	cmp	r4, #88	; 0x58
 800583a:	d14d      	bne.n	80058d8 <_strtol_l.constprop.0+0xec>
 800583c:	786c      	ldrb	r4, [r5, #1]
 800583e:	2310      	movs	r3, #16
 8005840:	3502      	adds	r5, #2
 8005842:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8005846:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800584a:	f04f 0c00 	mov.w	ip, #0
 800584e:	fbb8 f9f3 	udiv	r9, r8, r3
 8005852:	4666      	mov	r6, ip
 8005854:	fb03 8a19 	mls	sl, r3, r9, r8
 8005858:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800585c:	f1be 0f09 	cmp.w	lr, #9
 8005860:	d816      	bhi.n	8005890 <_strtol_l.constprop.0+0xa4>
 8005862:	4674      	mov	r4, lr
 8005864:	42a3      	cmp	r3, r4
 8005866:	dd24      	ble.n	80058b2 <_strtol_l.constprop.0+0xc6>
 8005868:	f1bc 0f00 	cmp.w	ip, #0
 800586c:	db1e      	blt.n	80058ac <_strtol_l.constprop.0+0xc0>
 800586e:	45b1      	cmp	r9, r6
 8005870:	d31c      	bcc.n	80058ac <_strtol_l.constprop.0+0xc0>
 8005872:	d101      	bne.n	8005878 <_strtol_l.constprop.0+0x8c>
 8005874:	45a2      	cmp	sl, r4
 8005876:	db19      	blt.n	80058ac <_strtol_l.constprop.0+0xc0>
 8005878:	fb06 4603 	mla	r6, r6, r3, r4
 800587c:	f04f 0c01 	mov.w	ip, #1
 8005880:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005884:	e7e8      	b.n	8005858 <_strtol_l.constprop.0+0x6c>
 8005886:	2c2b      	cmp	r4, #43	; 0x2b
 8005888:	bf04      	itt	eq
 800588a:	782c      	ldrbeq	r4, [r5, #0]
 800588c:	1cb5      	addeq	r5, r6, #2
 800588e:	e7ca      	b.n	8005826 <_strtol_l.constprop.0+0x3a>
 8005890:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8005894:	f1be 0f19 	cmp.w	lr, #25
 8005898:	d801      	bhi.n	800589e <_strtol_l.constprop.0+0xb2>
 800589a:	3c37      	subs	r4, #55	; 0x37
 800589c:	e7e2      	b.n	8005864 <_strtol_l.constprop.0+0x78>
 800589e:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80058a2:	f1be 0f19 	cmp.w	lr, #25
 80058a6:	d804      	bhi.n	80058b2 <_strtol_l.constprop.0+0xc6>
 80058a8:	3c57      	subs	r4, #87	; 0x57
 80058aa:	e7db      	b.n	8005864 <_strtol_l.constprop.0+0x78>
 80058ac:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80058b0:	e7e6      	b.n	8005880 <_strtol_l.constprop.0+0x94>
 80058b2:	f1bc 0f00 	cmp.w	ip, #0
 80058b6:	da05      	bge.n	80058c4 <_strtol_l.constprop.0+0xd8>
 80058b8:	2322      	movs	r3, #34	; 0x22
 80058ba:	6003      	str	r3, [r0, #0]
 80058bc:	4646      	mov	r6, r8
 80058be:	b942      	cbnz	r2, 80058d2 <_strtol_l.constprop.0+0xe6>
 80058c0:	4630      	mov	r0, r6
 80058c2:	e79e      	b.n	8005802 <_strtol_l.constprop.0+0x16>
 80058c4:	b107      	cbz	r7, 80058c8 <_strtol_l.constprop.0+0xdc>
 80058c6:	4276      	negs	r6, r6
 80058c8:	2a00      	cmp	r2, #0
 80058ca:	d0f9      	beq.n	80058c0 <_strtol_l.constprop.0+0xd4>
 80058cc:	f1bc 0f00 	cmp.w	ip, #0
 80058d0:	d000      	beq.n	80058d4 <_strtol_l.constprop.0+0xe8>
 80058d2:	1e69      	subs	r1, r5, #1
 80058d4:	6011      	str	r1, [r2, #0]
 80058d6:	e7f3      	b.n	80058c0 <_strtol_l.constprop.0+0xd4>
 80058d8:	2430      	movs	r4, #48	; 0x30
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d1b1      	bne.n	8005842 <_strtol_l.constprop.0+0x56>
 80058de:	2308      	movs	r3, #8
 80058e0:	e7af      	b.n	8005842 <_strtol_l.constprop.0+0x56>
 80058e2:	2c30      	cmp	r4, #48	; 0x30
 80058e4:	d0a5      	beq.n	8005832 <_strtol_l.constprop.0+0x46>
 80058e6:	230a      	movs	r3, #10
 80058e8:	e7ab      	b.n	8005842 <_strtol_l.constprop.0+0x56>
 80058ea:	bf00      	nop
 80058ec:	08005ad9 	.word	0x08005ad9

080058f0 <strtol>:
 80058f0:	4613      	mov	r3, r2
 80058f2:	460a      	mov	r2, r1
 80058f4:	4601      	mov	r1, r0
 80058f6:	4802      	ldr	r0, [pc, #8]	; (8005900 <strtol+0x10>)
 80058f8:	6800      	ldr	r0, [r0, #0]
 80058fa:	f7ff bf77 	b.w	80057ec <_strtol_l.constprop.0>
 80058fe:	bf00      	nop
 8005900:	20001dcc 	.word	0x20001dcc

08005904 <_init>:
 8005904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005906:	bf00      	nop
 8005908:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800590a:	bc08      	pop	{r3}
 800590c:	469e      	mov	lr, r3
 800590e:	4770      	bx	lr

08005910 <_fini>:
 8005910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005912:	bf00      	nop
 8005914:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005916:	bc08      	pop	{r3}
 8005918:	469e      	mov	lr, r3
 800591a:	4770      	bx	lr
