// Seed: 3172019259
module module_0;
  assign id_1 = 1;
  module_2 modCall_1 (id_1);
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input supply1 id_2,
    output tri id_3,
    input tri0 id_4,
    input tri0 id_5,
    input tri0 id_6,
    input wire id_7,
    input supply0 id_8,
    input tri1 id_9,
    output uwire id_10,
    input wor id_11,
    output wor id_12
);
  this id_14;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  assign id_2 = -1;
  id_3(
      !id_1
  );
  assign module_0.id_1 = 0;
  wire id_4, id_5;
endmodule
