$date
	Thu Apr 23 11:25:17 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module test_bench $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ start $end
$var reg 1 % stop $end
$scope module memory_switch $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ start $end
$var wire 1 % stop $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#50
1#
#100
1"
#200
0"
#300
1"
#400
0"
#500
1"
#550
1%
#600
0"
#700
1"
#800
0"
#900
1"
#1000
0"
#1100
1"
#1200
0"
#1300
1"
#1400
0"
#1500
1"
#1550
0%
#1600
0"
#1700
1"
#1800
0"
#1900
1"
#2000
0"
#2050
1%
#2100
1"
#2200
0"
#2300
1"
#2400
0"
#2500
1"
#2550
1$
#2600
0"
#2700
1!
1"
#2800
0"
#2900
1"
#3000
0"
#3050
