// Seed: 1086892664
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  tri1 id_20;
  assign id_13 = 1;
  wire id_21;
  wand id_22 = 1;
  wire id_23;
  tri  id_24;
  wand id_25 = 'h0;
  module_0(
      id_21, id_21, id_3, id_2, id_23, id_19, id_20, id_18, id_4, id_24
  ); id_26 :
  assert property (@(posedge id_8[1'b0]) id_14)
  else $display(1, id_20, $display, module_1, id_24, 1 < 1, id_10[""==1'b0], 1, id_13, id_11);
  wire id_27;
endmodule
