# compile vhdl design source files
vhdl xil_defaultlib  "../../../computer_assignment_1.srcs/sources_1/imports/Project 1/task1.vhd"
vhdl xil_defaultlib  "../../../computer_assignment_1.srcs/sim_1/imports/Project 1/task1_tb.vhd"

# Do not sort compile order
nosort
