// Seed: 3377891586
`define pp_2 0
`default_nettype id_0 `timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output id_1
);
  assign id_1 = id_0;
  assign id_1 = 1'b0;
endmodule
