

================================================================
== Vivado HLS Report for 'rozmycie'
================================================================
* Date:           Wed Jan  8 11:40:45 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Rozmycie_Gaussa
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.283|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  4618012|  4618012|  4618012|  4618012|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |      Latency      | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- OUT_LOOP_IN_LOOP  |  4618010|  4618010|        11|          5|          1|  923601|    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      5|      -|      -|
|Expression       |        -|      0|      0|    512|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        2|      -|     16|      2|
|Multiplexer      |        -|      -|      -|    239|
|Register         |        -|      -|    426|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        2|      5|    442|    753|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        1|      6|      1|      4|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-----------------------------------------------+-------------------------------------------+--------------+
    |                    Instance                   |                   Module                  |  Expression  |
    +-----------------------------------------------+-------------------------------------------+--------------+
    |filtr_Gauss_mac_muladd_8ns_8s_16ns_16_1_1_U9   |filtr_Gauss_mac_muladd_8ns_8s_16ns_16_1_1  | i0 + i1 * i2 |
    |filtr_Gauss_mac_muladd_8ns_8s_16ns_16_1_1_U10  |filtr_Gauss_mac_muladd_8ns_8s_16ns_16_1_1  | i0 + i1 * i2 |
    |filtr_Gauss_mac_muladd_8ns_8s_16ns_16_1_1_U11  |filtr_Gauss_mac_muladd_8ns_8s_16ns_16_1_1  | i0 + i1 * i2 |
    |filtr_Gauss_mac_muladd_8ns_8s_16ns_16_1_1_U12  |filtr_Gauss_mac_muladd_8ns_8s_16ns_16_1_1  | i0 + i1 * i2 |
    |filtr_Gauss_mac_muladd_8ns_8s_16s_16_1_1_U13   |filtr_Gauss_mac_muladd_8ns_8s_16s_16_1_1   | i0 * i1 + i2 |
    +-----------------------------------------------+-------------------------------------------+--------------+

    * Memory: 
    +----------------+-----------------------+---------+----+----+------+-----+------+-------------+
    |     Memory     |         Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-----------------------+---------+----+----+------+-----+------+-------------+
    |buffer_val_0_U  |rozmycie_buffer_val_0  |        1|   0|   0|  1280|    8|     1|        10240|
    |buffer_val_1_U  |rozmycie_buffer_val_0  |        1|   0|   0|  1280|    8|     1|        10240|
    |coeff_tab_V_U   |rozmycie_coeff_tab_V   |        0|  16|   2|     9|    8|     1|           72|
    +----------------+-----------------------+---------+----+----+------+-----+------+-------------+
    |Total           |                       |        2|  16|   2|  2569|   24|     3|        20552|
    +----------------+-----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_676_p2                      |     *    |      0|  0|  41|           8|           8|
    |grp_fu_684_p2                      |     *    |      0|  0|  41|           8|           8|
    |ret_V_1_2_i_fu_571_p2              |     *    |      0|  0|  41|           8|           8|
    |ret_V_2_2_i_fu_478_p2              |     *    |      0|  0|  41|           8|           8|
    |acc_V_2_2_i_fu_639_p2              |     +    |      0|  0|  16|          16|          16|
    |i_1_fu_316_p2                      |     +    |      0|  0|  14|          10|           1|
    |indvar_flatten_next_fu_295_p2      |     +    |      0|  0|  27|          20|           1|
    |j_fu_587_p2                        |     +    |      0|  0|  13|          11|           1|
    |tmp5_fu_618_p2                     |     +    |      0|  0|  23|          16|          16|
    |tmp8_fu_635_p2                     |     +    |      0|  0|  16|          16|          16|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0   |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter0_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter0_stage1  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op63_load_state2      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op71_load_state3      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op81_read_state3      |    and   |      0|  0|   2|           1|           1|
    |or_cond5_fu_652_p2                 |    and   |      0|  0|   2|           1|           1|
    |or_cond6_fu_442_p2                 |    and   |      0|  0|   2|           1|           1|
    |tmp3_fu_644_p2                     |    and   |      0|  0|   2|           1|           1|
    |tmp4_fu_648_p2                     |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_289_p2         |   icmp   |      0|  0|  18|          20|          18|
    |exitcond_fu_322_p2                 |   icmp   |      0|  0|  13|          11|          11|
    |icmp1_fu_366_p2                    |   icmp   |      0|  0|  13|           9|           1|
    |icmp2_fu_382_p2                    |   icmp   |      0|  0|  13|           9|           1|
    |icmp_fu_558_p2                     |   icmp   |      0|  0|  13|          10|           1|
    |tmp_2_mid1_fu_396_p2               |   icmp   |      0|  0|  13|          10|           1|
    |tmp_4_fu_424_p2                    |   icmp   |      0|  0|  13|          11|          11|
    |tmp_8_fu_436_p2                    |   icmp   |      0|  0|  13|          11|           1|
    |tmp_fu_342_p2                      |   icmp   |      0|  0|  13|          10|          10|
    |tmp_mid1_fu_336_p2                 |   icmp   |      0|  0|  13|          10|          10|
    |tmp_s_fu_402_p2                    |   icmp   |      0|  0|  13|          10|           1|
    |ap_block_pp0                       |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |col_assign_mid2_fu_328_p3          |  select  |      0|  0|  11|           1|           1|
    |i_mid2_fu_416_p3                   |  select  |      0|  0|  10|           1|          10|
    |img_out_data_stream_V_din          |  select  |      0|  0|   8|           1|           8|
    |okno_val_0_0_fu_487_p3             |  select  |      0|  0|   8|           1|           8|
    |okno_val_1_0_fu_542_p3             |  select  |      0|  0|   8|           1|           8|
    |okno_val_2_0_fu_535_p3             |  select  |      0|  0|   8|           1|           8|
    |tmp_1_mid2_fu_388_p3               |  select  |      0|  0|   2|           1|           1|
    |tmp_2_mid2_fu_408_p3               |  select  |      0|  0|   2|           1|           1|
    |tmp_mid2_fu_348_p3                 |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 512|         267|         212|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  41|          8|    1|          8|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_phi_mux_col_assign_phi_fu_255_p4      |   9|          2|   11|         22|
    |ap_phi_mux_i_phi_fu_244_p4               |   9|          2|   10|         20|
    |ap_phi_mux_indvar_flatten_phi_fu_233_p4  |   9|          2|   20|         40|
    |buffer_val_0_address0                    |  15|          3|   11|         33|
    |buffer_val_1_address0                    |  15|          3|   11|         33|
    |coeff_tab_V_address0                     |  33|          6|    4|         24|
    |coeff_tab_V_address1                     |  27|          5|    4|         20|
    |col_assign_reg_251                       |   9|          2|   11|         22|
    |i_reg_240                                |   9|          2|   10|         20|
    |img_in_data_stream_V_blk_n               |   9|          2|    1|          2|
    |img_out_data_stream_V_blk_n              |   9|          2|    1|          2|
    |indvar_flatten_reg_229                   |   9|          2|   20|         40|
    |real_start                               |   9|          2|    1|          2|
    |reg_275                                  |   9|          2|    8|         16|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 239|         49|  126|        308|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_V_2_2_i_reg_910               |  16|   0|   16|          0|
    |ap_CS_fsm                         |   7|   0|    7|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |buffer_val_0_addr_reg_826         |  11|   0|   11|          0|
    |buffer_val_1_addr_reg_821         |  11|   0|   11|          0|
    |coeff_tab_V_load_3_reg_835        |   8|   0|    8|          0|
    |coeff_tab_V_load_6_reg_880        |   8|   0|    8|          0|
    |col_assign_mid2_reg_792           |  11|   0|   11|          0|
    |col_assign_reg_251                |  11|   0|   11|          0|
    |exitcond_flatten_reg_783          |   1|   0|    1|          0|
    |i_mid2_reg_808                    |  10|   0|   10|          0|
    |i_reg_240                         |  10|   0|   10|          0|
    |icmp_reg_870                      |   1|   0|    1|          0|
    |icmp_reg_870_pp0_iter1_reg        |   1|   0|    1|          0|
    |indvar_flatten_next_reg_787       |  20|   0|   20|          0|
    |indvar_flatten_reg_229            |  20|   0|   20|          0|
    |j_reg_885                         |  11|   0|   11|          0|
    |okno_val_0_0_1_fu_152             |   8|   0|    8|          0|
    |okno_val_0_1_fu_128               |   8|   0|    8|          0|
    |okno_val_0_2_fu_132               |   8|   0|    8|          0|
    |okno_val_0_2_load_reg_768         |   8|   0|    8|          0|
    |okno_val_1_0_reg_865              |   8|   0|    8|          0|
    |okno_val_1_1_fu_136               |   8|   0|    8|          0|
    |okno_val_1_1_load_1_reg_850       |   8|   0|    8|          0|
    |okno_val_1_2_fu_140               |   8|   0|    8|          0|
    |okno_val_1_2_load_reg_773         |   8|   0|    8|          0|
    |okno_val_2_0_reg_860              |   8|   0|    8|          0|
    |okno_val_2_1_fu_144               |   8|   0|    8|          0|
    |okno_val_2_1_load_1_reg_855       |   8|   0|    8|          0|
    |okno_val_2_2_fu_148               |   8|   0|    8|          0|
    |okno_val_2_2_load_reg_778         |   8|   0|    8|          0|
    |or_cond6_reg_831                  |   1|   0|    1|          0|
    |or_cond6_reg_831_pp0_iter1_reg    |   1|   0|    1|          0|
    |reg_271                           |   8|   0|    8|          0|
    |reg_275                           |   8|   0|    8|          0|
    |ret_V_1_2_i_reg_875               |  16|   0|   16|          0|
    |ret_V_2_2_i_reg_840               |  16|   0|   16|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |tmp11_reg_900                     |  16|   0|   16|          0|
    |tmp1_1_fu_160                     |   8|   0|   32|         24|
    |tmp2_1_fu_156                     |   8|   0|   32|         24|
    |tmp5_reg_895                      |  16|   0|   16|          0|
    |tmp6_reg_845                      |  16|   0|   16|          0|
    |tmp7_reg_890                      |  16|   0|   16|          0|
    |tmp9_reg_905                      |  16|   0|   16|          0|
    |tmp_1_mid2_reg_803                |   1|   0|    1|          0|
    |tmp_1_mid2_reg_803_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_4_reg_813                     |   1|   0|    1|          0|
    |tmp_4_reg_813_pp0_iter1_reg       |   1|   0|    1|          0|
    |tmp_mid2_reg_798                  |   1|   0|    1|          0|
    |tmp_mid2_reg_798_pp0_iter1_reg    |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 426|   0|  474|         48|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |        rozmycie       | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |        rozmycie       | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |        rozmycie       | return value |
|start_full_n                  |  in |    1| ap_ctrl_hs |        rozmycie       | return value |
|ap_done                       | out |    1| ap_ctrl_hs |        rozmycie       | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs |        rozmycie       | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |        rozmycie       | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |        rozmycie       | return value |
|start_out                     | out |    1| ap_ctrl_hs |        rozmycie       | return value |
|start_write                   | out |    1| ap_ctrl_hs |        rozmycie       | return value |
|img_in_data_stream_V_dout     |  in |    8|   ap_fifo  |  img_in_data_stream_V |    pointer   |
|img_in_data_stream_V_empty_n  |  in |    1|   ap_fifo  |  img_in_data_stream_V |    pointer   |
|img_in_data_stream_V_read     | out |    1|   ap_fifo  |  img_in_data_stream_V |    pointer   |
|img_out_data_stream_V_din     | out |    8|   ap_fifo  | img_out_data_stream_V |    pointer   |
|img_out_data_stream_V_full_n  |  in |    1|   ap_fifo  | img_out_data_stream_V |    pointer   |
|img_out_data_stream_V_write   | out |    1|   ap_fifo  | img_out_data_stream_V |    pointer   |
+------------------------------+-----+-----+------------+-----------------------+--------------+

