<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `memory/src/lib.rs`."><title>lib.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-e56847b5.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="prjunnamed_memory" data-themes="" data-resource-suffix="" data-rustdoc-version="1.91.1 (ed61e7d7e 2025-11-07)" data-channel="1.91.1" data-search-js="search-e256b49e.js" data-stringdex-js="stringdex-c3e638e9.js" data-settings-js="settings-c38705f0.js" ><script src="../../static.files/storage-e2aeef58.js"></script><script defer src="../../static.files/src-script-813739b1.js"></script><script defer src="../../src-files.js"></script><script defer src="../../static.files/main-6dc2a7f3.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">prjunnamed_memory/</div>lib.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-4"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="doccomment">//! This library contains various common utilities for writing target-specific memory lowering passes.
<a href=#2 id=2 data-nosnippet>2</a>//!
<a href=#3 id=3 data-nosnippet>3</a>//! Target-specific memory lowering passes are organized roughly as follows:
<a href=#4 id=4 data-nosnippet>4</a>//!
<a href=#5 id=5 data-nosnippet>5</a>//! - for each memory in the design:
<a href=#6 id=6 data-nosnippet>6</a>//!   - a list of candidate lowerings is assembled:
<a href=#7 id=7 data-nosnippet>7</a>//!     - if a lowering mode (ff / lutram / blockram / hugeram) is explicitly selected, only the relevant
<a href=#8 id=8 data-nosnippet>8</a>//!       target cells types are considered
<a href=#9 id=9 data-nosnippet>9</a>//!     - for each available type of target cell:
<a href=#10 id=10 data-nosnippet>10</a>//!       - hard requirements are checked, and the target cell is rejected if they are unmet, eg:
<a href=#11 id=11 data-nosnippet>11</a>//!         - memories with more write ports than the target cell are rejected
<a href=#12 id=12 data-nosnippet>12</a>//!         - memories with asynchronous read ports are rejected if not supported by target cell
<a href=#13 id=13 data-nosnippet>13</a>//!       - a set of candidate "swizzle" transformations is assembled, for rearranging the memory geometry
<a href=#14 id=14 data-nosnippet>14</a>//!         to match the target cell
<a href=#15 id=15 data-nosnippet>15</a>//!         - the candidate swizzles are created according to target-specific rules, with some help from
<a href=#16 id=16 data-nosnippet>16</a>//!           common functions for eg. legalizing write mask granularity
<a href=#17 id=17 data-nosnippet>17</a>//!       - the best swizzle is selected, according to some metric (such as inserted soft mux depth or number
<a href=#18 id=18 data-nosnippet>18</a>//!         of used target cells)
<a href=#19 id=19 data-nosnippet>19</a>//!       - when a memory needs to be split/duplicated because of excessive read port count, each of the
<a href=#20 id=20 data-nosnippet>20</a>//!         split/duplicated sub-memories will have its own swizzle
<a href=#21 id=21 data-nosnippet>21</a>//!       - if a swizzle is egregiously bad (uses more resources than the entire FPGA has available), it is
<a href=#22 id=22 data-nosnippet>22</a>//!         rejected
<a href=#23 id=23 data-nosnippet>23</a>//!     - if applicable, a "fallback" lowering candidate is inserted into the list of candidates
<a href=#24 id=24 data-nosnippet>24</a>//!       - no fallback lowering if multiple write port domains present
<a href=#25 id=25 data-nosnippet>25</a>//!       - lowering to FFs for RAMs (very expensive)
<a href=#26 id=26 data-nosnippet>26</a>//!       - lowering to LUTs for ROMs (somewhat expensive)
<a href=#27 id=27 data-nosnippet>27</a>//!   - if no candidates are available, synthesis is aborted with a fatal error
<a href=#28 id=28 data-nosnippet>28</a>//!   - one of the candidate lowerings is picked, according to some target-specific heuristic
<a href=#29 id=29 data-nosnippet>29</a>//!     - initial heuristic will simply switch between target cells based on memory depth
<a href=#30 id=30 data-nosnippet>30</a>//!     - in the future, we will want to take target resource counts into account (moving the depth threshold
<a href=#31 id=31 data-nosnippet>31</a>//!       to avoid overfilling the FPGA)
<a href=#32 id=32 data-nosnippet>32</a>//!   - if the "fallback" lowering candidate has been selected, the common lowering code is called to perform it
<a href=#33 id=33 data-nosnippet>33</a>//!   - otherwise, target cell lowering is performed:
<a href=#34 id=34 data-nosnippet>34</a>//!     - the memory is split into sub-memories (using common code), as required to satisfy max read port count,
<a href=#35 id=35 data-nosnippet>35</a>//!       then each sub-memory is processed independently
<a href=#36 id=36 data-nosnippet>36</a>//!     - various fixup transformations (implemented in common code, but driven by target code) are performed on
<a href=#37 id=37 data-nosnippet>37</a>//!       the memory to match it with target cell capabilities:
<a href=#38 id=38 data-nosnippet>38</a>//!       - sync read ports are converted to async if required
<a href=#39 id=39 data-nosnippet>39</a>//!       - read port enable / clear / reset / initial value are unmapped and emulated if not supported
<a href=#40 id=40 data-nosnippet>40</a>//!       - transparency is unmapped and emulated if not supported
<a href=#41 id=41 data-nosnippet>41</a>//!       - read-first relations are emulated if not supported
<a href=#42 id=42 data-nosnippet>42</a>//!     - the swizzle (computed earlier) is applied to the memory (using common code), aligning its geometry
<a href=#43 id=43 data-nosnippet>43</a>//!       with the target cell
<a href=#44 id=44 data-nosnippet>44</a>//!     - the memory is consumed and converted into actual target cells
<a href=#45 id=45 data-nosnippet>45</a>//!     - any target-specific post-processing (such as merging output pipeline registers) is performed
<a href=#46 id=46 data-nosnippet>46</a>
<a href=#47 id=47 data-nosnippet>47</a></span><span class="kw">use </span>std::collections::{btree_map, BTreeMap};
<a href=#48 id=48 data-nosnippet>48</a>
<a href=#49 id=49 data-nosnippet>49</a><span class="kw">use </span>prjunnamed_netlist::{
<a href=#50 id=50 data-nosnippet>50</a>    Const, ControlNet, Design, FlipFlop, Memory, MemoryPortRelation, MemoryReadFlipFlop, MemoryReadPort,
<a href=#51 id=51 data-nosnippet>51</a>    MemoryWritePort, Net, Trit, Value,
<a href=#52 id=52 data-nosnippet>52</a>};
<a href=#53 id=53 data-nosnippet>53</a>
<a href=#54 id=54 data-nosnippet>54</a><span class="doccomment">/// Describes a "swizzle" transformation, used to align memory geometry to target requirements.
<a href=#55 id=55 data-nosnippet>55</a>///
<a href=#56 id=56 data-nosnippet>56</a>/// This structure is constructed by the target, with some help from common code.
<a href=#57 id=57 data-nosnippet>57</a>///
<a href=#58 id=58 data-nosnippet>58</a>/// The swizzle transformation involves the following steps:
<a href=#59 id=59 data-nosnippet>59</a>///
<a href=#60 id=60 data-nosnippet>60</a>/// 1. The data swizzle is applied to the write data, write mask, and read data signals.  This is used
<a href=#61 id=61 data-nosnippet>61</a>///    to insert dummy data bits to ensure that target cell's write mask granularity requirements are met.
<a href=#62 id=62 data-nosnippet>62</a>///
<a href=#63 id=63 data-nosnippet>63</a>/// 2. The address bits selected by `soft_addr_bits_mask` are removed from all ports, and implemented using soft
<a href=#64 id=64 data-nosnippet>64</a>///    logic.  This has the following effects:
<a href=#65 id=65 data-nosnippet>65</a>///
<a href=#66 id=66 data-nosnippet>66</a>///    - memory depth is divided by two (for each removed address bit)
<a href=#67 id=67 data-nosnippet>67</a>///    - memory width is multiplied by two (for each removed address bit)
<a href=#68 id=68 data-nosnippet>68</a>///    - for each write port:
<a href=#69 id=69 data-nosnippet>69</a>///      - if the removed address bit was implicit (as part of a wide port), the port width doesn't change
<a href=#70 id=70 data-nosnippet>70</a>///      - otherwise, the port width is multiplied by two, and a mux is inserted
<a href=#71 id=71 data-nosnippet>71</a>///    - for each write port:
<a href=#72 id=72 data-nosnippet>72</a>///      - if the removed address bit was implicit (as part of a wide port), the port width doesn't change
<a href=#73 id=73 data-nosnippet>73</a>///      - otherwise, the port width is multiplied by two, and write mask is adjusted with address decoding logic
<a href=#74 id=74 data-nosnippet>74</a>///
<a href=#75 id=75 data-nosnippet>75</a>///    This part of the transformation is used to deal with memories that have excessively asymmetric port widths.
<a href=#76 id=76 data-nosnippet>76</a>///
<a href=#77 id=77 data-nosnippet>77</a>/// 3. The `wide_log2` of every write port is adjusted up to the factor requested in `write_wide_log2`, by doubling
<a href=#78 id=78 data-nosnippet>78</a>///    port width and inserting write address decode logic as necessary.  It is an error if the requested factor
<a href=#79 id=79 data-nosnippet>79</a>///    is smaller than the current one (after applying step #2).
<a href=#80 id=80 data-nosnippet>80</a>///
<a href=#81 id=81 data-nosnippet>81</a>///    This is used for funny cases like iCE40 memories, which require using 16-bit write ports to have per-bit
<a href=#82 id=82 data-nosnippet>82</a>///    write masks.
<a href=#83 id=83 data-nosnippet>83</a>///
<a href=#84 id=84 data-nosnippet>84</a>/// 4. The `wide_log2` of every read port is adjusted up to the factor requested in `read_wide_log2`, by doubling
<a href=#85 id=85 data-nosnippet>85</a>///    port width and inserting muxes as necessary.  It is an error if the requested factor is smaller than the
<a href=#86 id=86 data-nosnippet>86</a>///    current one (after applying step #2).
<a href=#87 id=87 data-nosnippet>87</a>///
<a href=#88 id=88 data-nosnippet>88</a>///    This is used for obscure cases requiring a *minimum* port width asymmetry such as the Xilinx `RAM64X8SW` cell.
<a href=#89 id=89 data-nosnippet>89</a>///
<a href=#90 id=90 data-nosnippet>90</a>/// 5. The memory depth is adjusted to be at most `2 ** hard_addr_bits`.  Further, all read and write ports are
<a href=#91 id=91 data-nosnippet>91</a>///    adjusted to have an address signal that is exactly `hard_addr_bits - port.wide_log2()` bits.
<a href=#92 id=92 data-nosnippet>92</a>///
<a href=#93 id=93 data-nosnippet>93</a>///    If the memory has larger depth than this limit, it is split up into `2 ** hard_addr_bits`-deep chunks,
<a href=#94 id=94 data-nosnippet>94</a>///    the chunks are assembled "side-by-side" (converting depth to width), and appropriate read multiplexers
<a href=#95 id=95 data-nosnippet>95</a>///    and write address decoders are inserted.
<a href=#96 id=96 data-nosnippet>96</a>///
<a href=#97 id=97 data-nosnippet>97</a>/// 6. The memory is cut along its width, into `data_width_unit`-sized chunks, which are returned as individual
<a href=#98 id=98 data-nosnippet>98</a>///    [`Memory`] structures.  The last chunk is padded with dummy bits.
<a href=#99 id=99 data-nosnippet>99</a></span><span class="attr">#[derive(Debug, Clone, PartialEq, Eq)]
<a href=#100 id=100 data-nosnippet>100</a></span><span class="kw">pub struct </span>MemorySwizzle {
<a href=#101 id=101 data-nosnippet>101</a>    <span class="doccomment">/// The data swizzle.  In the first step, the data width of the memory is adjusted to the length of this
<a href=#102 id=102 data-nosnippet>102</a>    /// vector.  Each bit of the new memory width is described by an entry of this vector.  A `Some(idx)` means
<a href=#103 id=103 data-nosnippet>103</a>    /// that the bit should correspond to the given bit slice in the original memory, while a `None` means
<a href=#104 id=104 data-nosnippet>104</a>    /// a dummy bit inserted for legalization purposes.
<a href=#105 id=105 data-nosnippet>105</a>    </span><span class="kw">pub </span>data_swizzle: Vec&lt;<span class="prelude-ty">Option</span>&lt;usize&gt;&gt;,
<a href=#106 id=106 data-nosnippet>106</a>    <span class="kw">pub </span>soft_addr_bits_mask: u32,
<a href=#107 id=107 data-nosnippet>107</a>    <span class="kw">pub </span>write_wide_log2: Vec&lt;usize&gt;,
<a href=#108 id=108 data-nosnippet>108</a>    <span class="kw">pub </span>read_wide_log2: Vec&lt;usize&gt;,
<a href=#109 id=109 data-nosnippet>109</a>    <span class="kw">pub </span>hard_addr_bits: usize,
<a href=#110 id=110 data-nosnippet>110</a>    <span class="kw">pub </span>data_width_unit: usize,
<a href=#111 id=111 data-nosnippet>111</a>}
<a href=#112 id=112 data-nosnippet>112</a>
<a href=#113 id=113 data-nosnippet>113</a><span class="doccomment">/// An extension trait for `Memory` with assorted memory lowering utility functions.
<a href=#114 id=114 data-nosnippet>114</a></span><span class="kw">pub trait </span>MemoryExt {
<a href=#115 id=115 data-nosnippet>115</a>    <span class="doccomment">/// Returns a new memory, with the same dimensions and write ports as this one, but only the selected
<a href=#116 id=116 data-nosnippet>116</a>    /// subset of read ports.
<a href=#117 id=117 data-nosnippet>117</a>    ///
<a href=#118 id=118 data-nosnippet>118</a>    /// `output` should be the output value of the memory.  This function will slice out the bits corresponding
<a href=#119 id=119 data-nosnippet>119</a>    /// to the selected read ports, and return them.
<a href=#120 id=120 data-nosnippet>120</a>    </span><span class="kw">fn </span>extract_read_ports(<span class="kw-2">&amp;</span><span class="self">self</span>, ports: <span class="kw-2">&amp;</span>[usize], output: <span class="kw-2">&amp;</span>Value) -&gt; (Memory, Value);
<a href=#121 id=121 data-nosnippet>121</a>
<a href=#122 id=122 data-nosnippet>122</a>    <span class="doccomment">/// Converts a synchronous read port to an asynchronous read port, by effectively extracting a flip-flop.
<a href=#123 id=123 data-nosnippet>123</a>    /// If transparency relations are involved, soft transparency logic is inserted.
<a href=#124 id=124 data-nosnippet>124</a>    ///
<a href=#125 id=125 data-nosnippet>125</a>    /// `output` is the output value of the memory cell.  This function performs a `replace_value` on the bits
<a href=#126 id=126 data-nosnippet>126</a>    /// corresponding to the converted port, and changes them in-place in the argument to newly-added void nets
<a href=#127 id=127 data-nosnippet>127</a>    /// that are to be driven by the newly-converted port.  Thus, the original memory cell must be unalived, and
<a href=#128 id=128 data-nosnippet>128</a>    /// `replace_value` must be called on the new value of `output`, possibly after further lowering.
<a href=#129 id=129 data-nosnippet>129</a>    ///
<a href=#130 id=130 data-nosnippet>130</a>    /// If the given read port is already asynchronous, the function will return without doing anything.
<a href=#131 id=131 data-nosnippet>131</a>    </span><span class="kw">fn </span>unmap_read_dff(<span class="kw-2">&amp;mut </span><span class="self">self</span>, design: <span class="kw-2">&amp;</span>Design, port_index: usize, output: <span class="kw-2">&amp;mut </span>Value);
<a href=#132 id=132 data-nosnippet>132</a>
<a href=#133 id=133 data-nosnippet>133</a>    <span class="doccomment">/// Unmaps the following features from a synchronous read port:
<a href=#134 id=134 data-nosnippet>134</a>    ///
<a href=#135 id=135 data-nosnippet>135</a>    /// - reset
<a href=#136 id=136 data-nosnippet>136</a>    /// - clear
<a href=#137 id=137 data-nosnippet>137</a>    /// - initial value
<a href=#138 id=138 data-nosnippet>138</a>    /// - if `include_transparency` is true, all `MemoryPortRelation::Transparent` relations
<a href=#139 id=139 data-nosnippet>139</a>    ///
<a href=#140 id=140 data-nosnippet>140</a>    /// If none of the above are used on the given port, the function will return without doing anything.
<a href=#141 id=141 data-nosnippet>141</a>    ///
<a href=#142 id=142 data-nosnippet>142</a>    /// Note that, if any of the above features is unmapped, all of reset, clear, and initial value can be unmapped
<a href=#143 id=143 data-nosnippet>143</a>    /// for free (it would actually be more complex to *not* unmap them).  Thus, we do not have granular controls
<a href=#144 id=144 data-nosnippet>144</a>    /// for them.
<a href=#145 id=145 data-nosnippet>145</a>    ///
<a href=#146 id=146 data-nosnippet>146</a>    /// This function must not be called on asynchronous read ports.
<a href=#147 id=147 data-nosnippet>147</a>    </span><span class="kw">fn </span>unmap_read_init_reset_transparency(
<a href=#148 id=148 data-nosnippet>148</a>        <span class="kw-2">&amp;mut </span><span class="self">self</span>,
<a href=#149 id=149 data-nosnippet>149</a>        design: <span class="kw-2">&amp;</span>Design,
<a href=#150 id=150 data-nosnippet>150</a>        port_index: usize,
<a href=#151 id=151 data-nosnippet>151</a>        include_transparency: bool,
<a href=#152 id=152 data-nosnippet>152</a>        output: <span class="kw-2">&amp;mut </span>Value,
<a href=#153 id=153 data-nosnippet>153</a>    );
<a href=#154 id=154 data-nosnippet>154</a>
<a href=#155 id=155 data-nosnippet>155</a>    <span class="comment">// TODO: needs a `can_emulate_read_before_write()`
<a href=#156 id=156 data-nosnippet>156</a>
<a href=#157 id=157 data-nosnippet>157</a>    </span><span class="doccomment">/// Emulates all read-before-write relations in the memory.
<a href=#158 id=158 data-nosnippet>158</a>    ///
<a href=#159 id=159 data-nosnippet>159</a>    /// This function has strict preconditions:
<a href=#160 id=160 data-nosnippet>160</a>    ///
<a href=#161 id=161 data-nosnippet>161</a>    /// - all read ports must be synchronous and have the same clock
<a href=#162 id=162 data-nosnippet>162</a>    /// - a single write port cannot have both read-before-write and transparent relations
<a href=#163 id=163 data-nosnippet>163</a>    ///
<a href=#164 id=164 data-nosnippet>164</a>    /// If there are no read-before-write relations in the memory, this function will return without doing anything.
<a href=#165 id=165 data-nosnippet>165</a>    ///
<a href=#166 id=166 data-nosnippet>166</a>    /// The read-before-write relations are emulated by delaying all write ports with read-before-write relations
<a href=#167 id=167 data-nosnippet>167</a>    /// by half a cycle:  the clock polarity of the relevant write ports is flipped, and flip-flops (clocked by
<a href=#168 id=168 data-nosnippet>168</a>    /// the original clock) are added on the data, mask, and address inputs.
<a href=#169 id=169 data-nosnippet>169</a>    </span><span class="kw">fn </span>emulate_read_before_write(<span class="kw-2">&amp;mut </span><span class="self">self</span>, design: <span class="kw-2">&amp;</span>Design);
<a href=#170 id=170 data-nosnippet>170</a>
<a href=#171 id=171 data-nosnippet>171</a>    <span class="doccomment">/// Constructs a `data_swizzle` for the [`MemorySwizzle`] structure, ensuring that the resulting memory
<a href=#172 id=172 data-nosnippet>172</a>    /// will satisfy mask granularity constraints for all write ports.  The argument must contain one number
<a href=#173 id=173 data-nosnippet>173</a>    /// for each write port, specifying its mask granularity in bits.  For each write port, the result will
<a href=#174 id=174 data-nosnippet>174</a>    /// satisfy the following constraints:
<a href=#175 id=175 data-nosnippet>175</a>    ///
<a href=#176 id=176 data-nosnippet>176</a>    /// - the result's length will be divisible by the specified granularity
<a href=#177 id=177 data-nosnippet>177</a>    /// - every aligned group of `granularity` bits will consist only of bits that share the same `mask` net
<a href=#178 id=178 data-nosnippet>178</a>    ///   in the write port; if the write port is wide, this rule applies individually to all of its subports
<a href=#179 id=179 data-nosnippet>179</a>    </span><span class="kw">fn </span>make_data_swizzle(<span class="kw-2">&amp;</span><span class="self">self</span>, write_port_granularity: <span class="kw-2">&amp;</span>[usize]) -&gt; Vec&lt;<span class="prelude-ty">Option</span>&lt;usize&gt;&gt;;
<a href=#180 id=180 data-nosnippet>180</a>
<a href=#181 id=181 data-nosnippet>181</a>    <span class="doccomment">/// Returns the depths of the memories that would be returned by `swizzle`, for cost estimation purposes.
<a href=#182 id=182 data-nosnippet>182</a>    /// Each entry in the result vector corresponds to one memory.
<a href=#183 id=183 data-nosnippet>183</a>    ///
<a href=#184 id=184 data-nosnippet>184</a>    /// For the simple case of the target mapping every memory to a single target cell, the length
<a href=#185 id=185 data-nosnippet>185</a>    /// of the returned vector is equal to the number of target cells used.  For more advanced mappings
<a href=#186 id=186 data-nosnippet>186</a>    /// where the target can lower a memory to multiple target cells (e.g. where hardware cascade or chip
<a href=#187 id=187 data-nosnippet>187</a>    /// selects are involved), the target can look at the exact memory depths required and perform its own
<a href=#188 id=188 data-nosnippet>188</a>    /// computations.
<a href=#189 id=189 data-nosnippet>189</a>    </span><span class="kw">fn </span>swizzle_depths(<span class="kw-2">&amp;</span><span class="self">self</span>, swizzle: <span class="kw-2">&amp;</span>MemorySwizzle) -&gt; Vec&lt;usize&gt;;
<a href=#190 id=190 data-nosnippet>190</a>
<a href=#191 id=191 data-nosnippet>191</a>    <span class="doccomment">/// Returns the number of soft-decoded address bits for each write port and read port for a given `swizzle`.
<a href=#192 id=192 data-nosnippet>192</a>    ///
<a href=#193 id=193 data-nosnippet>193</a>    /// Assumes that the swizzle applies to a memory where `extract_read_ports` has been called first with
<a href=#194 id=194 data-nosnippet>194</a>    /// the given `read_ports` argument.
<a href=#195 id=195 data-nosnippet>195</a>    ///
<a href=#196 id=196 data-nosnippet>196</a>    /// The first returned vector is the number of soft-decoded address bits for each write port, and the second
<a href=#197 id=197 data-nosnippet>197</a>    /// is the number of soft-decoded address bits for each read port included in `read_ports`.
<a href=#198 id=198 data-nosnippet>198</a>    </span><span class="kw">fn </span>swizzle_mux_bits(<span class="kw-2">&amp;</span><span class="self">self</span>, read_ports: <span class="kw-2">&amp;</span>[usize], swizzle: <span class="kw-2">&amp;</span>MemorySwizzle) -&gt; (Vec&lt;usize&gt;, Vec&lt;usize&gt;);
<a href=#199 id=199 data-nosnippet>199</a>
<a href=#200 id=200 data-nosnippet>200</a>    <span class="doccomment">/// Performs a [`MemorySwizzle`] transformation on a memory, and returns a list of new memories with
<a href=#201 id=201 data-nosnippet>201</a>    /// the corresponding outputs that need to be driven.  The memories should be further lowered by the target.
<a href=#202 id=202 data-nosnippet>202</a>    </span><span class="kw">fn </span>swizzle(<span class="self">self</span>, design: <span class="kw-2">&amp;</span>Design, output: <span class="kw-2">&amp;</span>Value, swizzle: <span class="kw-2">&amp;</span>MemorySwizzle) -&gt; Vec&lt;(Memory, Value)&gt;;
<a href=#203 id=203 data-nosnippet>203</a>
<a href=#204 id=204 data-nosnippet>204</a>    <span class="doccomment">/// Returns true iff the memory is legal for fallback lowering.
<a href=#205 id=205 data-nosnippet>205</a>    ///
<a href=#206 id=206 data-nosnippet>206</a>    /// A memory is legal for fallback lowering iff all write ports share the same clock.
<a href=#207 id=207 data-nosnippet>207</a>    </span><span class="kw">fn </span>can_lower_fallback(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool;
<a href=#208 id=208 data-nosnippet>208</a>
<a href=#209 id=209 data-nosnippet>209</a>    <span class="doccomment">/// Performs fallback lowering of the memory.
<a href=#210 id=210 data-nosnippet>210</a>    ///
<a href=#211 id=211 data-nosnippet>211</a>    /// If the memory has write ports, a flip-flop is created for every bit of the memory, with associated
<a href=#212 id=212 data-nosnippet>212</a>    /// write address decoding logic and read muxes.  It is thus *very* inefficient unless the memory depth
<a href=#213 id=213 data-nosnippet>213</a>    /// is *very* small.
<a href=#214 id=214 data-nosnippet>214</a>    ///
<a href=#215 id=215 data-nosnippet>215</a>    /// If the memory has no write ports, it is lowered to just a tree of muxes for every read port, with
<a href=#216 id=216 data-nosnippet>216</a>    /// constants at the leafs.  On FPGA targets, this will be lowered to a fairly simple tree of LUTs,
<a href=#217 id=217 data-nosnippet>217</a>    /// which can be reasonably efficient for memories of small depth.
<a href=#218 id=218 data-nosnippet>218</a>    </span><span class="kw">fn </span>lower_fallback(<span class="self">self</span>, design: <span class="kw-2">&amp;</span>Design, output: <span class="kw-2">&amp;</span>Value);
<a href=#219 id=219 data-nosnippet>219</a>}
<a href=#220 id=220 data-nosnippet>220</a>
<a href=#221 id=221 data-nosnippet>221</a><span class="comment">// creates a transparency emulation mux, to be used by both sync-to-async conversion and transparency emulation.
<a href=#222 id=222 data-nosnippet>222</a>// the data and mask given must be the same width as the read port.  the result is new data and mask:
<a href=#223 id=223 data-nosnippet>223</a>// if the write port is writing to the same address as the read port is reading, the write data will be
<a href=#224 id=224 data-nosnippet>224</a>// multiplexed onto the newly-returned data according to the write mask, and the new mask will be an OR of
<a href=#225 id=225 data-nosnippet>225</a>// the input mask and the write mask.  otherwise, the returned data and mask are the same as the input.
<a href=#226 id=226 data-nosnippet>226</a>// the mask can be None if the caller doesn't need to track it.
<a href=#227 id=227 data-nosnippet>227</a></span><span class="kw">fn </span>transparency_mux(
<a href=#228 id=228 data-nosnippet>228</a>    memory: <span class="kw-2">&amp;</span>Memory,
<a href=#229 id=229 data-nosnippet>229</a>    design: <span class="kw-2">&amp;</span>Design,
<a href=#230 id=230 data-nosnippet>230</a>    read_port_index: usize,
<a href=#231 id=231 data-nosnippet>231</a>    write_port_index: usize,
<a href=#232 id=232 data-nosnippet>232</a>    data: Value,
<a href=#233 id=233 data-nosnippet>233</a>    mask: <span class="prelude-ty">Option</span>&lt;Value&gt;,
<a href=#234 id=234 data-nosnippet>234</a>) -&gt; (Value, <span class="prelude-ty">Option</span>&lt;Value&gt;) {
<a href=#235 id=235 data-nosnippet>235</a>    <span class="kw">let </span>read_port = <span class="kw-2">&amp;</span>memory.read_ports[read_port_index];
<a href=#236 id=236 data-nosnippet>236</a>    <span class="kw">let </span>write_port = <span class="kw-2">&amp;</span>memory.write_ports[write_port_index];
<a href=#237 id=237 data-nosnippet>237</a>
<a href=#238 id=238 data-nosnippet>238</a>    <span class="comment">// adjust write data/mask to read port width
<a href=#239 id=239 data-nosnippet>239</a>    </span><span class="kw">let </span>write_wide_log2 = write_port.wide_log2(memory);
<a href=#240 id=240 data-nosnippet>240</a>    <span class="kw">let </span>read_wide_log2 = read_port.wide_log2(memory);
<a href=#241 id=241 data-nosnippet>241</a>    <span class="kw">let </span>(write_addr, read_addr, write_data, write_mask) = <span class="kw">match </span>write_wide_log2.cmp(<span class="kw-2">&amp;</span>read_wide_log2) {
<a href=#242 id=242 data-nosnippet>242</a>        std::cmp::Ordering::Less =&gt; {
<a href=#243 id=243 data-nosnippet>243</a>            <span class="comment">// read wider than write: demux write data/mask using lower write addr bits
<a href=#244 id=244 data-nosnippet>244</a>            </span><span class="kw">let </span>wide_log2_diff = read_wide_log2 - write_wide_log2;
<a href=#245 id=245 data-nosnippet>245</a>            <span class="kw">let </span>select = write_port.addr.slice(..wide_log2_diff);
<a href=#246 id=246 data-nosnippet>246</a>            <span class="kw">let </span>write_addr = write_port.addr.slice(wide_log2_diff..);
<a href=#247 id=247 data-nosnippet>247</a>            <span class="kw">let </span>write_data =
<a href=#248 id=248 data-nosnippet>248</a>                design.add_shl(write_port.data.zext(read_port.data_len), <span class="kw-2">&amp;</span>select, write_port.data.len() <span class="kw">as </span>u32);
<a href=#249 id=249 data-nosnippet>249</a>            <span class="kw">let </span>write_mask =
<a href=#250 id=250 data-nosnippet>250</a>                design.add_shl(write_port.mask.zext(read_port.data_len), <span class="kw-2">&amp;</span>select, write_port.mask.len() <span class="kw">as </span>u32);
<a href=#251 id=251 data-nosnippet>251</a>            (write_addr, read_port.addr.clone(), write_data, write_mask)
<a href=#252 id=252 data-nosnippet>252</a>        }
<a href=#253 id=253 data-nosnippet>253</a>        std::cmp::Ordering::Equal =&gt; {
<a href=#254 id=254 data-nosnippet>254</a>            (write_port.addr.clone(), read_port.addr.clone(), write_port.data.clone(), write_port.mask.clone())
<a href=#255 id=255 data-nosnippet>255</a>        }
<a href=#256 id=256 data-nosnippet>256</a>        std::cmp::Ordering::Greater =&gt; {
<a href=#257 id=257 data-nosnippet>257</a>            <span class="comment">// write wider than read: select write data/mask slices from wrport using lower read addr bits
<a href=#258 id=258 data-nosnippet>258</a>            </span><span class="kw">let </span>wide_log2_diff = write_wide_log2 - read_wide_log2;
<a href=#259 id=259 data-nosnippet>259</a>            <span class="kw">let </span>select = read_port.addr.slice(..wide_log2_diff);
<a href=#260 id=260 data-nosnippet>260</a>            <span class="kw">let </span>read_addr = read_port.addr.slice(wide_log2_diff..);
<a href=#261 id=261 data-nosnippet>261</a>            <span class="kw">let </span>write_data =
<a href=#262 id=262 data-nosnippet>262</a>                design.add_ushr(<span class="kw-2">&amp;</span>write_port.data, <span class="kw-2">&amp;</span>select, read_port.data_len <span class="kw">as </span>u32).slice(..read_port.data_len);
<a href=#263 id=263 data-nosnippet>263</a>            <span class="kw">let </span>write_mask =
<a href=#264 id=264 data-nosnippet>264</a>                design.add_ushr(<span class="kw-2">&amp;</span>write_port.mask, <span class="kw-2">&amp;</span>select, read_port.data_len <span class="kw">as </span>u32).slice(..read_port.data_len);
<a href=#265 id=265 data-nosnippet>265</a>            (write_port.addr.clone(), read_addr, write_data, write_mask)
<a href=#266 id=266 data-nosnippet>266</a>        }
<a href=#267 id=267 data-nosnippet>267</a>    };
<a href=#268 id=268 data-nosnippet>268</a>
<a href=#269 id=269 data-nosnippet>269</a>    <span class="comment">// compare the relevant address bits
<a href=#270 id=270 data-nosnippet>270</a>    </span><span class="kw">let </span>max_addr_width = std::cmp::max(read_addr.len(), write_addr.len());
<a href=#271 id=271 data-nosnippet>271</a>    <span class="kw">let </span>addr_eq = design.add_eq(read_addr.zext(max_addr_width), write_addr.zext(max_addr_width));
<a href=#272 id=272 data-nosnippet>272</a>
<a href=#273 id=273 data-nosnippet>273</a>    <span class="comment">// perform actual muxing
<a href=#274 id=274 data-nosnippet>274</a>    </span><span class="kw">let </span>sel_write = design.add_dedup_mux(addr_eq, <span class="kw-2">&amp;</span>write_mask, Value::zero(write_mask.len()));
<a href=#275 id=275 data-nosnippet>275</a>    <span class="kw">let </span>new_data = design.add_bitwise_mux(sel_write, write_data, data);
<a href=#276 id=276 data-nosnippet>276</a>    <span class="kw">let </span>new_mask = mask.map(|mask| design.add_dedup_mux(addr_eq, design.add_or(<span class="kw-2">&amp;</span>mask, write_mask), mask));
<a href=#277 id=277 data-nosnippet>277</a>
<a href=#278 id=278 data-nosnippet>278</a>    (new_data, new_mask)
<a href=#279 id=279 data-nosnippet>279</a>}
<a href=#280 id=280 data-nosnippet>280</a>
<a href=#281 id=281 data-nosnippet>281</a><span class="kw">impl </span>MemoryExt <span class="kw">for </span>Memory {
<a href=#282 id=282 data-nosnippet>282</a>    <span class="kw">fn </span>extract_read_ports(<span class="kw-2">&amp;</span><span class="self">self</span>, ports: <span class="kw-2">&amp;</span>[usize], output: <span class="kw-2">&amp;</span>Value) -&gt; (Memory, Value) {
<a href=#283 id=283 data-nosnippet>283</a>        <span class="kw">let </span><span class="kw-2">mut </span>new_memory = Memory {
<a href=#284 id=284 data-nosnippet>284</a>            depth: <span class="self">self</span>.depth,
<a href=#285 id=285 data-nosnippet>285</a>            width: <span class="self">self</span>.width,
<a href=#286 id=286 data-nosnippet>286</a>            init_value: <span class="self">self</span>.init_value.clone(),
<a href=#287 id=287 data-nosnippet>287</a>            write_ports: <span class="self">self</span>.write_ports.clone(),
<a href=#288 id=288 data-nosnippet>288</a>            read_ports: <span class="macro">vec!</span>[],
<a href=#289 id=289 data-nosnippet>289</a>        };
<a href=#290 id=290 data-nosnippet>290</a>        <span class="kw">let </span><span class="kw-2">mut </span>new_output = Value::new();
<a href=#291 id=291 data-nosnippet>291</a>        <span class="kw">for </span><span class="kw-2">&amp;</span>port_index <span class="kw">in </span>ports {
<a href=#292 id=292 data-nosnippet>292</a>            new_memory.read_ports.push(<span class="self">self</span>.read_ports[port_index].clone());
<a href=#293 id=293 data-nosnippet>293</a>            <span class="kw">let </span>output_slice = <span class="self">self</span>.read_port_output_slice(port_index);
<a href=#294 id=294 data-nosnippet>294</a>            new_output.extend(output.slice(output_slice));
<a href=#295 id=295 data-nosnippet>295</a>        }
<a href=#296 id=296 data-nosnippet>296</a>        (new_memory, new_output)
<a href=#297 id=297 data-nosnippet>297</a>    }
<a href=#298 id=298 data-nosnippet>298</a>
<a href=#299 id=299 data-nosnippet>299</a>    <span class="kw">fn </span>unmap_read_dff(<span class="kw-2">&amp;mut </span><span class="self">self</span>, design: <span class="kw-2">&amp;</span>Design, port_index: usize, output: <span class="kw-2">&amp;mut </span>Value) {
<a href=#300 id=300 data-nosnippet>300</a>        <span class="kw">let </span>read_port = <span class="kw-2">&amp;mut </span><span class="self">self</span>.read_ports[port_index];
<a href=#301 id=301 data-nosnippet>301</a>        <span class="kw">let </span><span class="prelude-val">Some</span>(port_flip_flop) = read_port.flip_flop.take() <span class="kw">else </span>{
<a href=#302 id=302 data-nosnippet>302</a>            <span class="kw">return</span>;
<a href=#303 id=303 data-nosnippet>303</a>        };
<a href=#304 id=304 data-nosnippet>304</a>        <span class="kw">let </span>new_port_output = design.add_void(read_port.data_len);
<a href=#305 id=305 data-nosnippet>305</a>        <span class="kw">let </span><span class="kw-2">mut </span>data = new_port_output.clone();
<a href=#306 id=306 data-nosnippet>306</a>        <span class="kw">for </span>(write_port_index, relation) <span class="kw">in </span>port_flip_flop.relations.into_iter().enumerate() {
<a href=#307 id=307 data-nosnippet>307</a>            <span class="kw">if </span>relation == MemoryPortRelation::Transparent {
<a href=#308 id=308 data-nosnippet>308</a>                (data, <span class="kw">_</span>) = transparency_mux(<span class="self">self</span>, design, port_index, write_port_index, data, <span class="prelude-val">None</span>);
<a href=#309 id=309 data-nosnippet>309</a>            }
<a href=#310 id=310 data-nosnippet>310</a>        }
<a href=#311 id=311 data-nosnippet>311</a>        <span class="kw">let </span>q = design.add_dff(FlipFlop {
<a href=#312 id=312 data-nosnippet>312</a>            data,
<a href=#313 id=313 data-nosnippet>313</a>            clock: port_flip_flop.clock,
<a href=#314 id=314 data-nosnippet>314</a>            clear: port_flip_flop.clear,
<a href=#315 id=315 data-nosnippet>315</a>            reset: port_flip_flop.reset,
<a href=#316 id=316 data-nosnippet>316</a>            enable: port_flip_flop.enable,
<a href=#317 id=317 data-nosnippet>317</a>            reset_over_enable: port_flip_flop.reset_over_enable,
<a href=#318 id=318 data-nosnippet>318</a>            clear_value: port_flip_flop.clear_value,
<a href=#319 id=319 data-nosnippet>319</a>            reset_value: port_flip_flop.reset_value,
<a href=#320 id=320 data-nosnippet>320</a>            init_value: port_flip_flop.init_value,
<a href=#321 id=321 data-nosnippet>321</a>        });
<a href=#322 id=322 data-nosnippet>322</a>        <span class="kw">let </span>output_slice = <span class="self">self</span>.read_port_output_slice(port_index);
<a href=#323 id=323 data-nosnippet>323</a>        design.replace_value(output.slice(output_slice.clone()), q);
<a href=#324 id=324 data-nosnippet>324</a>        output[output_slice.clone()].copy_from_slice(<span class="kw-2">&amp;</span>new_port_output[..]);
<a href=#325 id=325 data-nosnippet>325</a>    }
<a href=#326 id=326 data-nosnippet>326</a>
<a href=#327 id=327 data-nosnippet>327</a>    <span class="kw">fn </span>unmap_read_init_reset_transparency(
<a href=#328 id=328 data-nosnippet>328</a>        <span class="kw-2">&amp;mut </span><span class="self">self</span>,
<a href=#329 id=329 data-nosnippet>329</a>        design: <span class="kw-2">&amp;</span>Design,
<a href=#330 id=330 data-nosnippet>330</a>        port_index: usize,
<a href=#331 id=331 data-nosnippet>331</a>        include_transparency: bool,
<a href=#332 id=332 data-nosnippet>332</a>        output: <span class="kw-2">&amp;mut </span>Value,
<a href=#333 id=333 data-nosnippet>333</a>    ) {
<a href=#334 id=334 data-nosnippet>334</a>        <span class="kw">let </span>read_port = <span class="kw-2">&amp;</span><span class="self">self</span>.read_ports[port_index];
<a href=#335 id=335 data-nosnippet>335</a>        <span class="kw">let </span>port_flip_flop = read_port.flip_flop.as_ref().unwrap();
<a href=#336 id=336 data-nosnippet>336</a>
<a href=#337 id=337 data-nosnippet>337</a>        <span class="kw">let </span>has_init = port_flip_flop.has_init_value();
<a href=#338 id=338 data-nosnippet>338</a>        <span class="kw">let </span>has_reset = port_flip_flop.has_reset();
<a href=#339 id=339 data-nosnippet>339</a>        <span class="kw">let </span>has_clear = port_flip_flop.has_clear();
<a href=#340 id=340 data-nosnippet>340</a>
<a href=#341 id=341 data-nosnippet>341</a>        <span class="comment">// create transparency data and mask values. data is the value that should override the read data,
<a href=#342 id=342 data-nosnippet>342</a>        // and mask is the validity mask corresponding to it.
<a href=#343 id=343 data-nosnippet>343</a>        // if not unmapping transparency, just set them to (X, 0).
<a href=#344 id=344 data-nosnippet>344</a>        </span><span class="kw">let </span><span class="kw-2">mut </span>data = Value::undef(read_port.data_len);
<a href=#345 id=345 data-nosnippet>345</a>        <span class="kw">let </span><span class="kw-2">mut </span>mask = <span class="prelude-val">Some</span>(Value::zero(read_port.data_len));
<a href=#346 id=346 data-nosnippet>346</a>        <span class="kw">let </span><span class="kw-2">mut </span>has_transparency = <span class="bool-val">false</span>;
<a href=#347 id=347 data-nosnippet>347</a>        <span class="kw">if </span>include_transparency {
<a href=#348 id=348 data-nosnippet>348</a>            <span class="kw">for </span>(write_port_index, <span class="kw-2">&amp;</span>relation) <span class="kw">in </span>port_flip_flop.relations.iter().enumerate() {
<a href=#349 id=349 data-nosnippet>349</a>                <span class="kw">if </span>relation == MemoryPortRelation::Transparent {
<a href=#350 id=350 data-nosnippet>350</a>                    (data, mask) = transparency_mux(<span class="self">self</span>, design, port_index, write_port_index, data, mask);
<a href=#351 id=351 data-nosnippet>351</a>                    has_transparency = <span class="bool-val">true</span>;
<a href=#352 id=352 data-nosnippet>352</a>                }
<a href=#353 id=353 data-nosnippet>353</a>            }
<a href=#354 id=354 data-nosnippet>354</a>        }
<a href=#355 id=355 data-nosnippet>355</a>        <span class="kw">let </span>mask = mask.unwrap();
<a href=#356 id=356 data-nosnippet>356</a>
<a href=#357 id=357 data-nosnippet>357</a>        <span class="kw">if </span>!has_init &amp;&amp; !has_reset &amp;&amp; !has_clear &amp;&amp; !has_transparency {
<a href=#358 id=358 data-nosnippet>358</a>            <span class="kw">return</span>;
<a href=#359 id=359 data-nosnippet>359</a>        }
<a href=#360 id=360 data-nosnippet>360</a>
<a href=#361 id=361 data-nosnippet>361</a>        <span class="comment">// now delay the above by one cycle, and also mix in the unmapped clear/reset/init into it.
<a href=#362 id=362 data-nosnippet>362</a>        </span><span class="kw">let </span>read_port = <span class="kw-2">&amp;mut </span><span class="self">self</span>.read_ports[port_index];
<a href=#363 id=363 data-nosnippet>363</a>        <span class="kw">let </span>port_flip_flop = read_port.flip_flop.as_mut().unwrap();
<a href=#364 id=364 data-nosnippet>364</a>        <span class="kw">let </span>data = design.add_dff(FlipFlop {
<a href=#365 id=365 data-nosnippet>365</a>            data,
<a href=#366 id=366 data-nosnippet>366</a>            clock: port_flip_flop.clock,
<a href=#367 id=367 data-nosnippet>367</a>            clear: port_flip_flop.clear,
<a href=#368 id=368 data-nosnippet>368</a>            reset: port_flip_flop.reset,
<a href=#369 id=369 data-nosnippet>369</a>            enable: port_flip_flop.enable,
<a href=#370 id=370 data-nosnippet>370</a>            reset_over_enable: port_flip_flop.reset_over_enable,
<a href=#371 id=371 data-nosnippet>371</a>            clear_value: std::mem::replace(<span class="kw-2">&amp;mut </span>port_flip_flop.clear_value, Const::undef(read_port.data_len)),
<a href=#372 id=372 data-nosnippet>372</a>            reset_value: std::mem::replace(<span class="kw-2">&amp;mut </span>port_flip_flop.reset_value, Const::undef(read_port.data_len)),
<a href=#373 id=373 data-nosnippet>373</a>            init_value: std::mem::replace(<span class="kw-2">&amp;mut </span>port_flip_flop.init_value, Const::undef(read_port.data_len)),
<a href=#374 id=374 data-nosnippet>374</a>        });
<a href=#375 id=375 data-nosnippet>375</a>        <span class="kw">let </span>mask = design.add_dedup_dff(FlipFlop {
<a href=#376 id=376 data-nosnippet>376</a>            data: mask,
<a href=#377 id=377 data-nosnippet>377</a>            clock: port_flip_flop.clock,
<a href=#378 id=378 data-nosnippet>378</a>            clear: port_flip_flop.clear,
<a href=#379 id=379 data-nosnippet>379</a>            reset: port_flip_flop.reset,
<a href=#380 id=380 data-nosnippet>380</a>            enable: port_flip_flop.enable,
<a href=#381 id=381 data-nosnippet>381</a>            reset_over_enable: port_flip_flop.reset_over_enable,
<a href=#382 id=382 data-nosnippet>382</a>            clear_value: Const::ones(read_port.data_len),
<a href=#383 id=383 data-nosnippet>383</a>            reset_value: Const::ones(read_port.data_len),
<a href=#384 id=384 data-nosnippet>384</a>            init_value: <span class="kw">if </span>has_init { Const::ones(read_port.data_len) } <span class="kw">else </span>{ Const::undef(read_port.data_len) },
<a href=#385 id=385 data-nosnippet>385</a>        });
<a href=#386 id=386 data-nosnippet>386</a>        <span class="kw">if </span>include_transparency {
<a href=#387 id=387 data-nosnippet>387</a>            <span class="kw">for </span>relation <span class="kw">in </span><span class="kw-2">&amp;mut </span>port_flip_flop.relations {
<a href=#388 id=388 data-nosnippet>388</a>                <span class="kw">if </span><span class="kw-2">*</span>relation == MemoryPortRelation::Transparent {
<a href=#389 id=389 data-nosnippet>389</a>                    <span class="kw-2">*</span>relation = MemoryPortRelation::Undefined;
<a href=#390 id=390 data-nosnippet>390</a>                }
<a href=#391 id=391 data-nosnippet>391</a>            }
<a href=#392 id=392 data-nosnippet>392</a>        }
<a href=#393 id=393 data-nosnippet>393</a>        port_flip_flop.clear = ControlNet::ZERO;
<a href=#394 id=394 data-nosnippet>394</a>        port_flip_flop.reset = ControlNet::ZERO;
<a href=#395 id=395 data-nosnippet>395</a>
<a href=#396 id=396 data-nosnippet>396</a>        <span class="comment">// perform the actual muxing.
<a href=#397 id=397 data-nosnippet>397</a>        </span><span class="kw">let </span>new_port_output = design.add_void(read_port.data_len);
<a href=#398 id=398 data-nosnippet>398</a>        <span class="kw">let </span>mux = design.add_bitwise_mux(mask, data, <span class="kw-2">&amp;</span>new_port_output);
<a href=#399 id=399 data-nosnippet>399</a>
<a href=#400 id=400 data-nosnippet>400</a>        <span class="comment">// and do the replacement.
<a href=#401 id=401 data-nosnippet>401</a>        </span><span class="kw">let </span>output_slice = <span class="self">self</span>.read_port_output_slice(port_index);
<a href=#402 id=402 data-nosnippet>402</a>        design.replace_value(output.slice(output_slice.clone()), mux);
<a href=#403 id=403 data-nosnippet>403</a>        output[output_slice.clone()].copy_from_slice(<span class="kw-2">&amp;</span>new_port_output[..]);
<a href=#404 id=404 data-nosnippet>404</a>    }
<a href=#405 id=405 data-nosnippet>405</a>
<a href=#406 id=406 data-nosnippet>406</a>    <span class="kw">fn </span>emulate_read_before_write(<span class="kw-2">&amp;mut </span><span class="self">self</span>, design: <span class="kw-2">&amp;</span>Design) {
<a href=#407 id=407 data-nosnippet>407</a>        <span class="kw">let </span><span class="kw-2">mut </span>rdfirst_write_ports = <span class="macro">vec!</span>[<span class="bool-val">false</span>; <span class="self">self</span>.write_ports.len()];
<a href=#408 id=408 data-nosnippet>408</a>        <span class="kw">let </span><span class="kw-2">mut </span>transparent_write_ports = <span class="macro">vec!</span>[<span class="bool-val">false</span>; <span class="self">self</span>.write_ports.len()];
<a href=#409 id=409 data-nosnippet>409</a>
<a href=#410 id=410 data-nosnippet>410</a>        <span class="kw">for </span>port <span class="kw">in </span><span class="kw-2">&amp;</span><span class="self">self</span>.read_ports {
<a href=#411 id=411 data-nosnippet>411</a>            <span class="kw">let </span>port_flip_flop = port.flip_flop.as_ref().unwrap();
<a href=#412 id=412 data-nosnippet>412</a>            <span class="macro">assert_eq!</span>(
<a href=#413 id=413 data-nosnippet>413</a>                port_flip_flop.clock,
<a href=#414 id=414 data-nosnippet>414</a>                <span class="self">self</span>.read_ports[<span class="number">0</span>].flip_flop.as_ref().unwrap().clock,
<a href=#415 id=415 data-nosnippet>415</a>                <span class="string">"all read ports must have the same clock"
<a href=#416 id=416 data-nosnippet>416</a>            </span>);
<a href=#417 id=417 data-nosnippet>417</a>            <span class="kw">for </span>(write_port_index, <span class="kw-2">&amp;</span>relation) <span class="kw">in </span>port_flip_flop.relations.iter().enumerate() {
<a href=#418 id=418 data-nosnippet>418</a>                <span class="kw">match </span>relation {
<a href=#419 id=419 data-nosnippet>419</a>                    MemoryPortRelation::Undefined =&gt; (),
<a href=#420 id=420 data-nosnippet>420</a>                    MemoryPortRelation::ReadBeforeWrite =&gt; rdfirst_write_ports[write_port_index] = <span class="bool-val">true</span>,
<a href=#421 id=421 data-nosnippet>421</a>                    MemoryPortRelation::Transparent =&gt; transparent_write_ports[write_port_index] = <span class="bool-val">true</span>,
<a href=#422 id=422 data-nosnippet>422</a>                }
<a href=#423 id=423 data-nosnippet>423</a>            }
<a href=#424 id=424 data-nosnippet>424</a>        }
<a href=#425 id=425 data-nosnippet>425</a>
<a href=#426 id=426 data-nosnippet>426</a>        <span class="kw">let </span>init_undef = <span class="self">self</span>.init_value.is_undef();
<a href=#427 id=427 data-nosnippet>427</a>
<a href=#428 id=428 data-nosnippet>428</a>        <span class="kw">for </span>(port_index, port) <span class="kw">in </span><span class="self">self</span>.write_ports.iter_mut().enumerate() {
<a href=#429 id=429 data-nosnippet>429</a>            <span class="kw">if </span>!rdfirst_write_ports[port_index] {
<a href=#430 id=430 data-nosnippet>430</a>                <span class="kw">continue</span>;
<a href=#431 id=431 data-nosnippet>431</a>            }
<a href=#432 id=432 data-nosnippet>432</a>            <span class="macro">assert!</span>(
<a href=#433 id=433 data-nosnippet>433</a>                !transparent_write_ports[port_index],
<a href=#434 id=434 data-nosnippet>434</a>                <span class="string">"a single write port cannot have both a read-before-write and a transparent relation to two read ports"
<a href=#435 id=435 data-nosnippet>435</a>            </span>);
<a href=#436 id=436 data-nosnippet>436</a>            port.addr = design.add_dff(FlipFlop::new(std::mem::take(<span class="kw-2">&amp;mut </span>port.addr), port.clock));
<a href=#437 id=437 data-nosnippet>437</a>            port.data = design.add_dff(FlipFlop::new(std::mem::take(<span class="kw-2">&amp;mut </span>port.data), port.clock));
<a href=#438 id=438 data-nosnippet>438</a>            port.mask = design.add_dedup_dff(
<a href=#439 id=439 data-nosnippet>439</a>                FlipFlop::new(std::mem::take(<span class="kw-2">&amp;mut </span>port.mask), port.clock).with_init(<span class="kw">if </span>init_undef {
<a href=#440 id=440 data-nosnippet>440</a>                    Const::undef(port.data.len())
<a href=#441 id=441 data-nosnippet>441</a>                } <span class="kw">else </span>{
<a href=#442 id=442 data-nosnippet>442</a>                    Const::zero(port.data.len())
<a href=#443 id=443 data-nosnippet>443</a>                }),
<a href=#444 id=444 data-nosnippet>444</a>            );
<a href=#445 id=445 data-nosnippet>445</a>            port.clock = !port.clock;
<a href=#446 id=446 data-nosnippet>446</a>            <span class="kw">for </span>read_port <span class="kw">in </span><span class="kw-2">&amp;mut </span><span class="self">self</span>.read_ports {
<a href=#447 id=447 data-nosnippet>447</a>                <span class="kw">let </span>read_ff = read_port.flip_flop.as_mut().unwrap();
<a href=#448 id=448 data-nosnippet>448</a>                read_ff.relations[port_index] = MemoryPortRelation::Undefined;
<a href=#449 id=449 data-nosnippet>449</a>            }
<a href=#450 id=450 data-nosnippet>450</a>        }
<a href=#451 id=451 data-nosnippet>451</a>    }
<a href=#452 id=452 data-nosnippet>452</a>
<a href=#453 id=453 data-nosnippet>453</a>    <span class="kw">fn </span>make_data_swizzle(<span class="kw-2">&amp;</span><span class="self">self</span>, write_port_granularity: <span class="kw-2">&amp;</span>[usize]) -&gt; Vec&lt;<span class="prelude-ty">Option</span>&lt;usize&gt;&gt; {
<a href=#454 id=454 data-nosnippet>454</a>        <span class="macro">assert_eq!</span>(<span class="self">self</span>.write_ports.len(), write_port_granularity.len());
<a href=#455 id=455 data-nosnippet>455</a>        <span class="kw">let </span>mask_slices = Vec::from_iter((<span class="number">0</span>..<span class="self">self</span>.width).map(|bit_index| {
<a href=#456 id=456 data-nosnippet>456</a>            Vec::from_iter(<span class="self">self</span>.write_ports.iter().map(|port| {
<a href=#457 id=457 data-nosnippet>457</a>                Value::from_iter(
<a href=#458 id=458 data-nosnippet>458</a>                    (<span class="number">0</span>..(port.data.len() / <span class="self">self</span>.width))
<a href=#459 id=459 data-nosnippet>459</a>                        .map(|subport_index| port.mask[subport_index * <span class="self">self</span>.width + bit_index]),
<a href=#460 id=460 data-nosnippet>460</a>                )
<a href=#461 id=461 data-nosnippet>461</a>            }))
<a href=#462 id=462 data-nosnippet>462</a>        }));
<a href=#463 id=463 data-nosnippet>463</a>        <span class="kw">let </span><span class="kw-2">mut </span>result = <span class="macro">vec!</span>[];
<a href=#464 id=464 data-nosnippet>464</a>        <span class="kw">for </span>bit_index <span class="kw">in </span><span class="number">0</span>..<span class="self">self</span>.width {
<a href=#465 id=465 data-nosnippet>465</a>            <span class="lifetime">'check_slices</span>: <span class="kw">loop </span>{
<a href=#466 id=466 data-nosnippet>466</a>                <span class="kw">for </span>(port_index, <span class="kw-2">&amp;</span>port_granularity) <span class="kw">in </span>write_port_granularity.iter().enumerate() {
<a href=#467 id=467 data-nosnippet>467</a>                    <span class="kw">if </span>result.len() % port_granularity != <span class="number">0 </span>{
<a href=#468 id=468 data-nosnippet>468</a>                        <span class="kw">if </span>mask_slices[bit_index][port_index] != mask_slices[bit_index - <span class="number">1</span>][port_index] {
<a href=#469 id=469 data-nosnippet>469</a>                            result.push(<span class="prelude-val">None</span>);
<a href=#470 id=470 data-nosnippet>470</a>                            <span class="kw">continue </span><span class="lifetime">'check_slices</span>;
<a href=#471 id=471 data-nosnippet>471</a>                        }
<a href=#472 id=472 data-nosnippet>472</a>                    }
<a href=#473 id=473 data-nosnippet>473</a>                }
<a href=#474 id=474 data-nosnippet>474</a>                <span class="kw">break</span>;
<a href=#475 id=475 data-nosnippet>475</a>            }
<a href=#476 id=476 data-nosnippet>476</a>            result.push(<span class="prelude-val">Some</span>(bit_index));
<a href=#477 id=477 data-nosnippet>477</a>        }
<a href=#478 id=478 data-nosnippet>478</a>        <span class="lifetime">'align</span>: <span class="kw">loop </span>{
<a href=#479 id=479 data-nosnippet>479</a>            <span class="kw">for </span><span class="kw-2">&amp;</span>port_granularity <span class="kw">in </span>write_port_granularity {
<a href=#480 id=480 data-nosnippet>480</a>                <span class="kw">if </span>result.len() % port_granularity != <span class="number">0 </span>{
<a href=#481 id=481 data-nosnippet>481</a>                    result.push(<span class="prelude-val">None</span>);
<a href=#482 id=482 data-nosnippet>482</a>                    <span class="kw">continue </span><span class="lifetime">'align</span>;
<a href=#483 id=483 data-nosnippet>483</a>                }
<a href=#484 id=484 data-nosnippet>484</a>            }
<a href=#485 id=485 data-nosnippet>485</a>            <span class="kw">break</span>;
<a href=#486 id=486 data-nosnippet>486</a>        }
<a href=#487 id=487 data-nosnippet>487</a>        result
<a href=#488 id=488 data-nosnippet>488</a>    }
<a href=#489 id=489 data-nosnippet>489</a>
<a href=#490 id=490 data-nosnippet>490</a>    <span class="kw">fn </span>swizzle_depths(<span class="kw-2">&amp;</span><span class="self">self</span>, swizzle: <span class="kw-2">&amp;</span>MemorySwizzle) -&gt; Vec&lt;usize&gt; {
<a href=#491 id=491 data-nosnippet>491</a>        <span class="comment">// compute how many low soft address bits there are
<a href=#492 id=492 data-nosnippet>492</a>        </span><span class="kw">let </span>soft_addr_bits = swizzle.soft_addr_bits_mask.count_ones() <span class="kw">as </span>usize;
<a href=#493 id=493 data-nosnippet>493</a>        <span class="comment">// compute the dimensions of memory after swizzle steps 1-2 applied
<a href=#494 id=494 data-nosnippet>494</a>        </span><span class="kw">let </span>base_width = swizzle.data_swizzle.len() &lt;&lt; soft_addr_bits;
<a href=#495 id=495 data-nosnippet>495</a>        <span class="kw">let </span>base_depth = <span class="self">self</span>.depth &gt;&gt; soft_addr_bits;
<a href=#496 id=496 data-nosnippet>496</a>        <span class="comment">// compute how many chunks created in step 5 require the full `2 ** hard_addr_bits` depth
<a href=#497 id=497 data-nosnippet>497</a>        </span><span class="kw">let </span>num_chunks_full = base_depth &gt;&gt; swizzle.hard_addr_bits;
<a href=#498 id=498 data-nosnippet>498</a>        <span class="kw">let </span>depth_full = <span class="number">1 </span>&lt;&lt; swizzle.hard_addr_bits;
<a href=#499 id=499 data-nosnippet>499</a>        <span class="comment">// compute the depth of the last, partial chunk created in step 5
<a href=#500 id=500 data-nosnippet>500</a>        </span><span class="kw">let </span>depth_partial = base_depth &amp; ((<span class="number">1 </span>&lt;&lt; swizzle.hard_addr_bits) - <span class="number">1</span>);
<a href=#501 id=501 data-nosnippet>501</a>        <span class="comment">// determine how much of the width of memory created in step 5 requires the full depth
<a href=#502 id=502 data-nosnippet>502</a>        </span><span class="kw">let </span>width_full = base_width * num_chunks_full;
<a href=#503 id=503 data-nosnippet>503</a>        <span class="comment">// and determine its total width
<a href=#504 id=504 data-nosnippet>504</a>        </span><span class="kw">let </span>width_total = <span class="kw">if </span>depth_partial != <span class="number">0 </span>{ width_full + base_width } <span class="kw">else </span>{ width_full };
<a href=#505 id=505 data-nosnippet>505</a>        <span class="comment">// now align up both of these numbers to `data_width_unit` chunks
<a href=#506 id=506 data-nosnippet>506</a>        </span><span class="kw">let </span>num_mems_full = width_full.div_ceil(swizzle.data_width_unit);
<a href=#507 id=507 data-nosnippet>507</a>        <span class="kw">let </span>num_mems_total = width_total.div_ceil(swizzle.data_width_unit);
<a href=#508 id=508 data-nosnippet>508</a>        <span class="comment">// and compute the final result
<a href=#509 id=509 data-nosnippet>509</a>        </span><span class="kw">let </span><span class="kw-2">mut </span>result = <span class="macro">vec!</span>[depth_full; num_mems_full];
<a href=#510 id=510 data-nosnippet>510</a>        <span class="kw">while </span>result.len() &lt; num_mems_total {
<a href=#511 id=511 data-nosnippet>511</a>            result.push(depth_partial);
<a href=#512 id=512 data-nosnippet>512</a>        }
<a href=#513 id=513 data-nosnippet>513</a>        result
<a href=#514 id=514 data-nosnippet>514</a>    }
<a href=#515 id=515 data-nosnippet>515</a>
<a href=#516 id=516 data-nosnippet>516</a>    <span class="kw">fn </span>swizzle_mux_bits(<span class="kw-2">&amp;</span><span class="self">self</span>, read_ports: <span class="kw-2">&amp;</span>[usize], swizzle: <span class="kw-2">&amp;</span>MemorySwizzle) -&gt; (Vec&lt;usize&gt;, Vec&lt;usize&gt;) {
<a href=#517 id=517 data-nosnippet>517</a>        <span class="kw">let </span>soft_addr_bits = swizzle.soft_addr_bits_mask.count_ones() <span class="kw">as </span>usize;
<a href=#518 id=518 data-nosnippet>518</a>        <span class="kw">let </span>chunks = <span class="self">self</span>.depth.div_ceil(<span class="number">1 </span>&lt;&lt; (soft_addr_bits + swizzle.hard_addr_bits));
<a href=#519 id=519 data-nosnippet>519</a>        <span class="kw">let </span>chunks_mux_bits = <span class="kw">if </span>chunks &lt;= <span class="number">1 </span>{ <span class="number">0 </span>} <span class="kw">else </span>{ (chunks - <span class="number">1</span>).ilog2() <span class="kw">as </span>usize + <span class="number">1 </span>};
<a href=#520 id=520 data-nosnippet>520</a>        <span class="kw">let </span>write_mux_bits = Vec::from_iter(<span class="self">self</span>.write_ports.iter().zip(swizzle.write_wide_log2.iter()).map(
<a href=#521 id=521 data-nosnippet>521</a>            |(port, <span class="kw-2">&amp;</span>new_wide_log2)| {
<a href=#522 id=522 data-nosnippet>522</a>                <span class="kw">let </span>old_wide_log2 = port.wide_log2(<span class="self">self</span>);
<a href=#523 id=523 data-nosnippet>523</a>                chunks_mux_bits + soft_addr_bits + new_wide_log2 - old_wide_log2
<a href=#524 id=524 data-nosnippet>524</a>            },
<a href=#525 id=525 data-nosnippet>525</a>        ));
<a href=#526 id=526 data-nosnippet>526</a>        <span class="kw">let </span>read_mux_bits = Vec::from_iter(read_ports.iter().zip(swizzle.read_wide_log2.iter()).map(
<a href=#527 id=527 data-nosnippet>527</a>            |(<span class="kw-2">&amp;</span>port_index, <span class="kw-2">&amp;</span>new_wide_log2)| {
<a href=#528 id=528 data-nosnippet>528</a>                <span class="kw">let </span>port = <span class="kw-2">&amp;</span><span class="self">self</span>.read_ports[port_index];
<a href=#529 id=529 data-nosnippet>529</a>                <span class="kw">let </span>old_wide_log2 = port.wide_log2(<span class="self">self</span>);
<a href=#530 id=530 data-nosnippet>530</a>                chunks_mux_bits + soft_addr_bits + new_wide_log2 - old_wide_log2
<a href=#531 id=531 data-nosnippet>531</a>            },
<a href=#532 id=532 data-nosnippet>532</a>        ));
<a href=#533 id=533 data-nosnippet>533</a>        (write_mux_bits, read_mux_bits)
<a href=#534 id=534 data-nosnippet>534</a>    }
<a href=#535 id=535 data-nosnippet>535</a>
<a href=#536 id=536 data-nosnippet>536</a>    <span class="kw">fn </span>swizzle(<span class="kw-2">mut </span><span class="self">self</span>, design: <span class="kw-2">&amp;</span>Design, output: <span class="kw-2">&amp;</span>Value, swizzle: <span class="kw-2">&amp;</span>MemorySwizzle) -&gt; Vec&lt;(Memory, Value)&gt; {
<a href=#537 id=537 data-nosnippet>537</a>        <span class="comment">// 0-width memories can have no outputs, and can just be unalived without remorse.
<a href=#538 id=538 data-nosnippet>538</a>        </span><span class="kw">if </span><span class="self">self</span>.width == <span class="number">0 </span>{
<a href=#539 id=539 data-nosnippet>539</a>            <span class="kw">return </span><span class="macro">vec!</span>[];
<a href=#540 id=540 data-nosnippet>540</a>        }
<a href=#541 id=541 data-nosnippet>541</a>        <span class="comment">// 0-depth memories are annoying to deal with  get them out of the way.
<a href=#542 id=542 data-nosnippet>542</a>        </span><span class="kw">if </span><span class="self">self</span>.depth == <span class="number">0 </span>{
<a href=#543 id=543 data-nosnippet>543</a>            <span class="comment">// while you cannot really read any row, the read ports can still have well-defined values
<a href=#544 id=544 data-nosnippet>544</a>            // because of initial values and resets.  deal with them by converting them to async ones.
<a href=#545 id=545 data-nosnippet>545</a>            </span><span class="kw">let </span><span class="kw-2">mut </span>output = output.clone();
<a href=#546 id=546 data-nosnippet>546</a>            <span class="kw">for </span>port_index <span class="kw">in </span><span class="number">0</span>..<span class="self">self</span>.read_ports.len() {
<a href=#547 id=547 data-nosnippet>547</a>                <span class="self">self</span>.unmap_read_dff(design, port_index, <span class="kw-2">&amp;mut </span>output);
<a href=#548 id=548 data-nosnippet>548</a>            }
<a href=#549 id=549 data-nosnippet>549</a>            <span class="comment">// now we have only asynchronous read ports, and can replace all their outputs with undef.
<a href=#550 id=550 data-nosnippet>550</a>            </span>design.replace_value(<span class="kw-2">&amp;</span>output, Value::undef(output.len()));
<a href=#551 id=551 data-nosnippet>551</a>            <span class="kw">return </span><span class="macro">vec!</span>[];
<a href=#552 id=552 data-nosnippet>552</a>        }
<a href=#553 id=553 data-nosnippet>553</a>
<a href=#554 id=554 data-nosnippet>554</a>        <span class="comment">// first, replicate the calculations from `swizzle_size`
<a href=#555 id=555 data-nosnippet>555</a>        </span><span class="kw">let </span>soft_addr_bits = swizzle.soft_addr_bits_mask.count_ones() <span class="kw">as </span>usize;
<a href=#556 id=556 data-nosnippet>556</a>        <span class="kw">let </span>base_width = swizzle.data_swizzle.len() &lt;&lt; soft_addr_bits;
<a href=#557 id=557 data-nosnippet>557</a>        <span class="kw">let </span>base_depth = <span class="self">self</span>.depth &gt;&gt; soft_addr_bits;
<a href=#558 id=558 data-nosnippet>558</a>        <span class="kw">let </span>depth_full = <span class="number">1 </span>&lt;&lt; swizzle.hard_addr_bits;
<a href=#559 id=559 data-nosnippet>559</a>        <span class="kw">let </span>depth_partial = base_depth &amp; ((<span class="number">1 </span>&lt;&lt; swizzle.hard_addr_bits) - <span class="number">1</span>);
<a href=#560 id=560 data-nosnippet>560</a>        <span class="kw">let </span>num_chunks_full = base_depth &gt;&gt; swizzle.hard_addr_bits;
<a href=#561 id=561 data-nosnippet>561</a>        <span class="kw">let </span>num_chunks_total = <span class="kw">if </span>depth_partial == <span class="number">0 </span>{ num_chunks_full } <span class="kw">else </span>{ num_chunks_full + <span class="number">1 </span>};
<a href=#562 id=562 data-nosnippet>562</a>        <span class="kw">let </span>width_full = base_width * num_chunks_full;
<a href=#563 id=563 data-nosnippet>563</a>        <span class="kw">let </span>width_total = base_width * num_chunks_total;
<a href=#564 id=564 data-nosnippet>564</a>        <span class="kw">let </span>num_mems_full = width_full.div_ceil(swizzle.data_width_unit);
<a href=#565 id=565 data-nosnippet>565</a>        <span class="kw">let </span>num_mems_total = width_total.div_ceil(swizzle.data_width_unit);
<a href=#566 id=566 data-nosnippet>566</a>        <span class="kw">let </span>width_total_aligned = num_mems_total * swizzle.data_width_unit;
<a href=#567 id=567 data-nosnippet>567</a>
<a href=#568 id=568 data-nosnippet>568</a>        <span class="comment">// performs steps 2-5 of the transformation on a port's address; the first value returned is
<a href=#569 id=569 data-nosnippet>569</a>        // the new address for the port (a subset of the original address bits, potentially padded with 0 at the top),
<a href=#570 id=570 data-nosnippet>570</a>        // while the second value is the remaining address bits (known as mux addr), which should be used to form
<a href=#571 id=571 data-nosnippet>571</a>        // a mux / write address decoder.
<a href=#572 id=572 data-nosnippet>572</a>        // the third value describes the swizzle for the data bits: it is indexed first by the mux_addr value, second by
<a href=#573 id=573 data-nosnippet>573</a>        // the original port's subport index. the value is (new subport index, chunk index within the new port).
<a href=#574 id=574 data-nosnippet>574</a>        </span><span class="kw">fn </span>swizzle_addr(
<a href=#575 id=575 data-nosnippet>575</a>            addr: <span class="kw-2">&amp;</span>Value,
<a href=#576 id=576 data-nosnippet>576</a>            swizzle: <span class="kw-2">&amp;</span>MemorySwizzle,
<a href=#577 id=577 data-nosnippet>577</a>            num_chunks_total: usize,
<a href=#578 id=578 data-nosnippet>578</a>            orig_wide_log2: usize,
<a href=#579 id=579 data-nosnippet>579</a>            new_wide_log2: usize,
<a href=#580 id=580 data-nosnippet>580</a>        ) -&gt; (Value, Value, Vec&lt;Vec&lt;(usize, usize)&gt;&gt;) {
<a href=#581 id=581 data-nosnippet>581</a>            <span class="attr">#[derive(Clone, Copy)]
<a href=#582 id=582 data-nosnippet>582</a>            </span><span class="kw">enum </span>BitDisposition {
<a href=#583 id=583 data-nosnippet>583</a>                NewSubportBit(usize),
<a href=#584 id=584 data-nosnippet>584</a>                ChunkIndexBit(usize),
<a href=#585 id=585 data-nosnippet>585</a>            }
<a href=#586 id=586 data-nosnippet>586</a>
<a href=#587 id=587 data-nosnippet>587</a>            <span class="kw">let </span><span class="kw-2">mut </span>num_chunks_port = num_chunks_total;
<a href=#588 id=588 data-nosnippet>588</a>            <span class="kw">let </span><span class="kw-2">mut </span>hw_addr = Value::new();
<a href=#589 id=589 data-nosnippet>589</a>            <span class="kw">let </span><span class="kw-2">mut </span>mux_addr = Value::new();
<a href=#590 id=590 data-nosnippet>590</a>            <span class="kw">let </span><span class="kw-2">mut </span>old_subport_bit_disposition = <span class="macro">vec!</span>[];
<a href=#591 id=591 data-nosnippet>591</a>            <span class="kw">let </span><span class="kw-2">mut </span>mux_addr_bit_disposition = <span class="macro">vec!</span>[];
<a href=#592 id=592 data-nosnippet>592</a>            <span class="kw">let </span><span class="kw-2">mut </span>new_subport_bit = <span class="number">0</span>;
<a href=#593 id=593 data-nosnippet>593</a>            <span class="kw">let </span><span class="kw-2">mut </span>new_chunk_bit = <span class="number">0</span>;
<a href=#594 id=594 data-nosnippet>594</a>            <span class="kw">for </span>addr_bit_index <span class="kw">in </span><span class="number">0</span>..orig_wide_log2 {
<a href=#595 id=595 data-nosnippet>595</a>                <span class="kw">if </span>((swizzle.soft_addr_bits_mask &gt;&gt; addr_bit_index) &amp; <span class="number">1</span>) != <span class="number">0 </span>{
<a href=#596 id=596 data-nosnippet>596</a>                    old_subport_bit_disposition.push(BitDisposition::ChunkIndexBit(new_chunk_bit));
<a href=#597 id=597 data-nosnippet>597</a>                    new_chunk_bit += <span class="number">1</span>;
<a href=#598 id=598 data-nosnippet>598</a>                } <span class="kw">else </span>{
<a href=#599 id=599 data-nosnippet>599</a>                    old_subport_bit_disposition.push(BitDisposition::NewSubportBit(new_subport_bit));
<a href=#600 id=600 data-nosnippet>600</a>                    new_subport_bit += <span class="number">1</span>;
<a href=#601 id=601 data-nosnippet>601</a>                }
<a href=#602 id=602 data-nosnippet>602</a>            }
<a href=#603 id=603 data-nosnippet>603</a>            <span class="macro">assert!</span>(new_subport_bit &lt;= new_wide_log2);
<a href=#604 id=604 data-nosnippet>604</a>            <span class="kw">for </span>(addr_bit_index, addr_bit) <span class="kw">in </span>(orig_wide_log2..).zip(addr) {
<a href=#605 id=605 data-nosnippet>605</a>                <span class="kw">if </span>((swizzle.soft_addr_bits_mask &gt;&gt; addr_bit_index) &amp; <span class="number">1</span>) != <span class="number">0 </span>{
<a href=#606 id=606 data-nosnippet>606</a>                    mux_addr_bit_disposition.push(BitDisposition::ChunkIndexBit(new_chunk_bit));
<a href=#607 id=607 data-nosnippet>607</a>                    new_chunk_bit += <span class="number">1</span>;
<a href=#608 id=608 data-nosnippet>608</a>                    mux_addr.push(addr_bit);
<a href=#609 id=609 data-nosnippet>609</a>                    num_chunks_port <span class="kw-2">*</span>= <span class="number">2</span>;
<a href=#610 id=610 data-nosnippet>610</a>                } <span class="kw">else if </span>new_subport_bit != new_wide_log2 {
<a href=#611 id=611 data-nosnippet>611</a>                    mux_addr_bit_disposition.push(BitDisposition::NewSubportBit(new_subport_bit));
<a href=#612 id=612 data-nosnippet>612</a>                    new_subport_bit += <span class="number">1</span>;
<a href=#613 id=613 data-nosnippet>613</a>                    mux_addr.push(addr_bit);
<a href=#614 id=614 data-nosnippet>614</a>                    num_chunks_port <span class="kw-2">*</span>= <span class="number">2</span>;
<a href=#615 id=615 data-nosnippet>615</a>                } <span class="kw">else if </span>hw_addr.len() != swizzle.hard_addr_bits - new_wide_log2 {
<a href=#616 id=616 data-nosnippet>616</a>                    hw_addr.push(addr_bit);
<a href=#617 id=617 data-nosnippet>617</a>                } <span class="kw">else </span>{
<a href=#618 id=618 data-nosnippet>618</a>                    mux_addr_bit_disposition.push(BitDisposition::ChunkIndexBit(new_chunk_bit));
<a href=#619 id=619 data-nosnippet>619</a>                    new_chunk_bit += <span class="number">1</span>;
<a href=#620 id=620 data-nosnippet>620</a>                    mux_addr.push(addr_bit);
<a href=#621 id=621 data-nosnippet>621</a>                }
<a href=#622 id=622 data-nosnippet>622</a>            }
<a href=#623 id=623 data-nosnippet>623</a>            <span class="macro">assert!</span>(hw_addr.len() &lt;= swizzle.hard_addr_bits - new_wide_log2);
<a href=#624 id=624 data-nosnippet>624</a>            <span class="kw">while </span>hw_addr.len() &lt; swizzle.hard_addr_bits - new_wide_log2 {
<a href=#625 id=625 data-nosnippet>625</a>                hw_addr.push(Net::ZERO);
<a href=#626 id=626 data-nosnippet>626</a>            }
<a href=#627 id=627 data-nosnippet>627</a>            <span class="kw">let </span>useful_mux_bits = <span class="kw">if </span>num_chunks_port &lt; <span class="number">2 </span>{ <span class="number">0 </span>} <span class="kw">else </span>{ (num_chunks_port - <span class="number">1</span>).ilog2() <span class="kw">as </span>usize + <span class="number">1 </span>};
<a href=#628 id=628 data-nosnippet>628</a>            <span class="kw">while </span>mux_addr.len() &lt; useful_mux_bits {
<a href=#629 id=629 data-nosnippet>629</a>                mux_addr_bit_disposition.push(BitDisposition::ChunkIndexBit(new_chunk_bit));
<a href=#630 id=630 data-nosnippet>630</a>                new_chunk_bit += <span class="number">1</span>;
<a href=#631 id=631 data-nosnippet>631</a>                mux_addr.push(Net::ZERO);
<a href=#632 id=632 data-nosnippet>632</a>            }
<a href=#633 id=633 data-nosnippet>633</a>
<a href=#634 id=634 data-nosnippet>634</a>            <span class="kw">let </span><span class="kw-2">mut </span>data_swizzle = Vec::from_iter(std::iter::repeat_n(<span class="macro">vec!</span>[], num_chunks_port));
<a href=#635 id=635 data-nosnippet>635</a>            <span class="kw">for </span>port_chunk <span class="kw">in </span><span class="number">0</span>..num_chunks_port {
<a href=#636 id=636 data-nosnippet>636</a>                <span class="kw">for </span>orig_subport <span class="kw">in </span><span class="number">0</span>..(<span class="number">1 </span>&lt;&lt; orig_wide_log2) {
<a href=#637 id=637 data-nosnippet>637</a>                    <span class="kw">let </span><span class="kw-2">mut </span>new_subport = <span class="number">0</span>;
<a href=#638 id=638 data-nosnippet>638</a>                    <span class="kw">let </span><span class="kw-2">mut </span>new_chunk = <span class="number">0</span>;
<a href=#639 id=639 data-nosnippet>639</a>                    <span class="kw">for </span>(bit, disposition) <span class="kw">in </span>old_subport_bit_disposition.iter().copied().enumerate() {
<a href=#640 id=640 data-nosnippet>640</a>                        <span class="kw">let </span>bit_val = (orig_subport &gt;&gt; bit) &amp; <span class="number">1</span>;
<a href=#641 id=641 data-nosnippet>641</a>                        <span class="kw">match </span>disposition {
<a href=#642 id=642 data-nosnippet>642</a>                            BitDisposition::NewSubportBit(new_bit) =&gt; new_subport |= bit_val &lt;&lt; new_bit,
<a href=#643 id=643 data-nosnippet>643</a>                            BitDisposition::ChunkIndexBit(new_bit) =&gt; new_chunk |= bit_val &lt;&lt; new_bit,
<a href=#644 id=644 data-nosnippet>644</a>                        }
<a href=#645 id=645 data-nosnippet>645</a>                    }
<a href=#646 id=646 data-nosnippet>646</a>                    <span class="kw">for </span>(bit, disposition) <span class="kw">in </span>mux_addr_bit_disposition.iter().copied().enumerate() {
<a href=#647 id=647 data-nosnippet>647</a>                        <span class="kw">if </span>bit &gt;= useful_mux_bits {
<a href=#648 id=648 data-nosnippet>648</a>                            <span class="kw">continue</span>;
<a href=#649 id=649 data-nosnippet>649</a>                        }
<a href=#650 id=650 data-nosnippet>650</a>                        <span class="kw">let </span>bit_val = (port_chunk &gt;&gt; bit) &amp; <span class="number">1</span>;
<a href=#651 id=651 data-nosnippet>651</a>                        <span class="kw">match </span>disposition {
<a href=#652 id=652 data-nosnippet>652</a>                            BitDisposition::NewSubportBit(new_bit) =&gt; new_subport |= bit_val &lt;&lt; new_bit,
<a href=#653 id=653 data-nosnippet>653</a>                            BitDisposition::ChunkIndexBit(new_bit) =&gt; new_chunk |= bit_val &lt;&lt; new_bit,
<a href=#654 id=654 data-nosnippet>654</a>                        }
<a href=#655 id=655 data-nosnippet>655</a>                    }
<a href=#656 id=656 data-nosnippet>656</a>
<a href=#657 id=657 data-nosnippet>657</a>                    data_swizzle[port_chunk].push((new_subport, new_chunk));
<a href=#658 id=658 data-nosnippet>658</a>                }
<a href=#659 id=659 data-nosnippet>659</a>            }
<a href=#660 id=660 data-nosnippet>660</a>
<a href=#661 id=661 data-nosnippet>661</a>            (hw_addr, mux_addr, data_swizzle)
<a href=#662 id=662 data-nosnippet>662</a>        }
<a href=#663 id=663 data-nosnippet>663</a>
<a href=#664 id=664 data-nosnippet>664</a>        <span class="comment">// perform steps 1-5 of the transformation on the write ports; this is done in a somewhat weird way:
<a href=#665 id=665 data-nosnippet>665</a>        // each write port is split into `1 &lt;&lt; wide_log2` chunks, which are later reassembled
<a href=#666 id=666 data-nosnippet>666</a>        // when emitting the final memories.  this is done to make the slicing easier.
<a href=#667 id=667 data-nosnippet>667</a>        </span><span class="kw">let </span><span class="kw-2">mut </span>write_ports = <span class="macro">vec!</span>[];
<a href=#668 id=668 data-nosnippet>668</a>        <span class="kw">for </span>(port_index, orig_port) <span class="kw">in </span><span class="self">self</span>.write_ports.iter().enumerate() {
<a href=#669 id=669 data-nosnippet>669</a>            <span class="kw">let </span>orig_wide_log2 = orig_port.wide_log2(<span class="kw-2">&amp;</span><span class="self">self</span>);
<a href=#670 id=670 data-nosnippet>670</a>            <span class="kw">let </span>new_wide_log2 = swizzle.write_wide_log2[port_index];
<a href=#671 id=671 data-nosnippet>671</a>            <span class="kw">let </span>(new_addr, mux_addr, data_swizzle) =
<a href=#672 id=672 data-nosnippet>672</a>                swizzle_addr(<span class="kw-2">&amp;</span>orig_port.addr, swizzle, num_chunks_total, orig_wide_log2, new_wide_log2);
<a href=#673 id=673 data-nosnippet>673</a>            <span class="kw">let </span><span class="kw-2">mut </span>subports = <span class="macro">vec!</span>[];
<a href=#674 id=674 data-nosnippet>674</a>            <span class="kw">for _ in </span><span class="number">0</span>..(<span class="number">1 </span>&lt;&lt; new_wide_log2) {
<a href=#675 id=675 data-nosnippet>675</a>                subports.push(MemoryWritePort {
<a href=#676 id=676 data-nosnippet>676</a>                    addr: new_addr.clone(),
<a href=#677 id=677 data-nosnippet>677</a>                    data: Value::undef(width_total_aligned),
<a href=#678 id=678 data-nosnippet>678</a>                    mask: Value::zero(width_total_aligned),
<a href=#679 id=679 data-nosnippet>679</a>                    clock: orig_port.clock,
<a href=#680 id=680 data-nosnippet>680</a>                });
<a href=#681 id=681 data-nosnippet>681</a>            }
<a href=#682 id=682 data-nosnippet>682</a>            <span class="kw">for </span>(mux_index, mux_index_data_swizzle) <span class="kw">in </span>data_swizzle.into_iter().enumerate() {
<a href=#683 id=683 data-nosnippet>683</a>                <span class="kw">let </span>mux_match = design.add_eq(<span class="kw-2">&amp;</span>mux_addr, Const::from_uint(mux_index <span class="kw">as </span>u128, mux_addr.len()));
<a href=#684 id=684 data-nosnippet>684</a>                <span class="kw">let </span><span class="kw-2">mut </span>new_data = Value::new();
<a href=#685 id=685 data-nosnippet>685</a>                <span class="kw">let </span><span class="kw-2">mut </span>new_mask = Value::new();
<a href=#686 id=686 data-nosnippet>686</a>                <span class="comment">// when creating the write mask, whenever a dummy bit needs to be inserted, make it a duplicate
<a href=#687 id=687 data-nosnippet>687</a>                // of the previous bit instead of an X.  this ensures that any mask granularity constraints
<a href=#688 id=688 data-nosnippet>688</a>                // are met (such constraints are generally the reason why dummy bits are inserted into the swizzle
<a href=#689 id=689 data-nosnippet>689</a>                // anyway).
<a href=#690 id=690 data-nosnippet>690</a>                </span><span class="kw">for </span>orig_subport_index <span class="kw">in </span><span class="number">0</span>..(<span class="number">1 </span>&lt;&lt; orig_wide_log2) {
<a href=#691 id=691 data-nosnippet>691</a>                    <span class="kw">for </span><span class="kw-2">&amp;</span>source <span class="kw">in </span><span class="kw-2">&amp;</span>swizzle.data_swizzle {
<a href=#692 id=692 data-nosnippet>692</a>                        <span class="kw">match </span>source {
<a href=#693 id=693 data-nosnippet>693</a>                            <span class="prelude-val">Some</span>(index) =&gt; {
<a href=#694 id=694 data-nosnippet>694</a>                                new_data.push(orig_port.data[orig_subport_index * <span class="self">self</span>.width + index]);
<a href=#695 id=695 data-nosnippet>695</a>                                new_mask.push(orig_port.mask[orig_subport_index * <span class="self">self</span>.width + index]);
<a href=#696 id=696 data-nosnippet>696</a>                            }
<a href=#697 id=697 data-nosnippet>697</a>                            <span class="prelude-val">None </span>=&gt; {
<a href=#698 id=698 data-nosnippet>698</a>                                new_data.push(Net::UNDEF);
<a href=#699 id=699 data-nosnippet>699</a>                                <span class="kw">if </span>new_mask.is_empty() {
<a href=#700 id=700 data-nosnippet>700</a>                                    new_mask.push(Net::UNDEF);
<a href=#701 id=701 data-nosnippet>701</a>                                } <span class="kw">else </span>{
<a href=#702 id=702 data-nosnippet>702</a>                                    new_mask.push(new_mask.msb());
<a href=#703 id=703 data-nosnippet>703</a>                                }
<a href=#704 id=704 data-nosnippet>704</a>                            }
<a href=#705 id=705 data-nosnippet>705</a>                        }
<a href=#706 id=706 data-nosnippet>706</a>                    }
<a href=#707 id=707 data-nosnippet>707</a>                }
<a href=#708 id=708 data-nosnippet>708</a>                <span class="kw">if </span>!mux_addr.is_empty() {
<a href=#709 id=709 data-nosnippet>709</a>                    new_mask = design.add_dedup_mux(
<a href=#710 id=710 data-nosnippet>710</a>                        mux_match,
<a href=#711 id=711 data-nosnippet>711</a>                        new_mask,
<a href=#712 id=712 data-nosnippet>712</a>                        Value::zero(swizzle.data_swizzle.len() &lt;&lt; orig_wide_log2),
<a href=#713 id=713 data-nosnippet>713</a>                    );
<a href=#714 id=714 data-nosnippet>714</a>                }
<a href=#715 id=715 data-nosnippet>715</a>                <span class="kw">for </span>(orig_subport_index, (new_subport_index, new_chunk_index)) <span class="kw">in
<a href=#716 id=716 data-nosnippet>716</a>                    </span>mux_index_data_swizzle.into_iter().enumerate()
<a href=#717 id=717 data-nosnippet>717</a>                {
<a href=#718 id=718 data-nosnippet>718</a>                    <span class="kw">let </span>new_chunk_slice = new_chunk_index * swizzle.data_swizzle.len()
<a href=#719 id=719 data-nosnippet>719</a>                        ..(new_chunk_index + <span class="number">1</span>) * swizzle.data_swizzle.len();
<a href=#720 id=720 data-nosnippet>720</a>                    <span class="kw">let </span>orig_subport_slice = orig_subport_index * swizzle.data_swizzle.len()
<a href=#721 id=721 data-nosnippet>721</a>                        ..(orig_subport_index + <span class="number">1</span>) * swizzle.data_swizzle.len();
<a href=#722 id=722 data-nosnippet>722</a>                    subports[new_subport_index].data[new_chunk_slice.clone()]
<a href=#723 id=723 data-nosnippet>723</a>                        .copy_from_slice(<span class="kw-2">&amp;</span>new_data[orig_subport_slice.clone()]);
<a href=#724 id=724 data-nosnippet>724</a>                    subports[new_subport_index].mask[new_chunk_slice].copy_from_slice(<span class="kw-2">&amp;</span>new_mask[orig_subport_slice]);
<a href=#725 id=725 data-nosnippet>725</a>                }
<a href=#726 id=726 data-nosnippet>726</a>            }
<a href=#727 id=727 data-nosnippet>727</a>            write_ports.push(subports);
<a href=#728 id=728 data-nosnippet>728</a>        }
<a href=#729 id=729 data-nosnippet>729</a>
<a href=#730 id=730 data-nosnippet>730</a>        <span class="comment">// likewise, perform steps 1-5 of the transformation on the read ports, also in a chunky manner.
<a href=#731 id=731 data-nosnippet>731</a>        </span><span class="kw">let </span><span class="kw-2">mut </span>read_ports = <span class="macro">vec!</span>[];
<a href=#732 id=732 data-nosnippet>732</a>        <span class="kw">for </span>(port_index, orig_port) <span class="kw">in </span><span class="self">self</span>.read_ports.iter().enumerate() {
<a href=#733 id=733 data-nosnippet>733</a>            <span class="kw">let </span>orig_wide_log2 = orig_port.wide_log2(<span class="kw-2">&amp;</span><span class="self">self</span>);
<a href=#734 id=734 data-nosnippet>734</a>            <span class="kw">let </span>new_wide_log2 = swizzle.read_wide_log2[port_index];
<a href=#735 id=735 data-nosnippet>735</a>            <span class="kw">let </span>(new_addr, <span class="kw-2">mut </span>mux_addr, data_swizzle) =
<a href=#736 id=736 data-nosnippet>736</a>                swizzle_addr(<span class="kw-2">&amp;</span>orig_port.addr, swizzle, num_chunks_total, orig_wide_log2, new_wide_log2);
<a href=#737 id=737 data-nosnippet>737</a>            <span class="kw">let </span><span class="kw-2">mut </span>subports = <span class="macro">vec!</span>[];
<a href=#738 id=738 data-nosnippet>738</a>            <span class="kw">for _ in </span><span class="number">0</span>..(<span class="number">1 </span>&lt;&lt; new_wide_log2) {
<a href=#739 id=739 data-nosnippet>739</a>                subports.push((
<a href=#740 id=740 data-nosnippet>740</a>                    MemoryReadPort {
<a href=#741 id=741 data-nosnippet>741</a>                        addr: new_addr.clone(),
<a href=#742 id=742 data-nosnippet>742</a>                        data_len: width_total_aligned,
<a href=#743 id=743 data-nosnippet>743</a>                        flip_flop: orig_port.flip_flop.as_ref().map(|flip_flop| MemoryReadFlipFlop {
<a href=#744 id=744 data-nosnippet>744</a>                            clock: flip_flop.clock,
<a href=#745 id=745 data-nosnippet>745</a>                            clear: flip_flop.clear,
<a href=#746 id=746 data-nosnippet>746</a>                            reset: flip_flop.reset,
<a href=#747 id=747 data-nosnippet>747</a>                            enable: flip_flop.enable,
<a href=#748 id=748 data-nosnippet>748</a>                            reset_over_enable: flip_flop.reset_over_enable,
<a href=#749 id=749 data-nosnippet>749</a>                            clear_value: Const::undef(width_total_aligned),
<a href=#750 id=750 data-nosnippet>750</a>                            reset_value: Const::undef(width_total_aligned),
<a href=#751 id=751 data-nosnippet>751</a>                            init_value: Const::undef(width_total_aligned),
<a href=#752 id=752 data-nosnippet>752</a>                            relations: flip_flop.relations.clone(),
<a href=#753 id=753 data-nosnippet>753</a>                        }),
<a href=#754 id=754 data-nosnippet>754</a>                    },
<a href=#755 id=755 data-nosnippet>755</a>                    design.add_void(width_total_aligned),
<a href=#756 id=756 data-nosnippet>756</a>                ));
<a href=#757 id=757 data-nosnippet>757</a>            }
<a href=#758 id=758 data-nosnippet>758</a>            <span class="kw">if let </span><span class="prelude-val">Some</span>(<span class="kw-2">ref </span>flip_flop) = orig_port.flip_flop {
<a href=#759 id=759 data-nosnippet>759</a>                mux_addr = design.add_dff(FlipFlop::new(mux_addr, flip_flop.clock).with_enable(flip_flop.enable));
<a href=#760 id=760 data-nosnippet>760</a>            }
<a href=#761 id=761 data-nosnippet>761</a>            <span class="kw">let </span><span class="kw-2">mut </span>output_chunks = <span class="macro">vec!</span>[];
<a href=#762 id=762 data-nosnippet>762</a>            <span class="kw">for </span>mux_index_data_swizzle <span class="kw">in </span>data_swizzle {
<a href=#763 id=763 data-nosnippet>763</a>                <span class="kw">let </span><span class="kw-2">mut </span>output_chunk = Value::undef(orig_port.data_len);
<a href=#764 id=764 data-nosnippet>764</a>                <span class="kw">for </span>(orig_subport_index, (new_subport_index, new_chunk_index)) <span class="kw">in
<a href=#765 id=765 data-nosnippet>765</a>                    </span>mux_index_data_swizzle.into_iter().enumerate()
<a href=#766 id=766 data-nosnippet>766</a>                {
<a href=#767 id=767 data-nosnippet>767</a>                    <span class="kw">let </span>new_chunk_slice = new_chunk_index * swizzle.data_swizzle.len()
<a href=#768 id=768 data-nosnippet>768</a>                        ..(new_chunk_index + <span class="number">1</span>) * swizzle.data_swizzle.len();
<a href=#769 id=769 data-nosnippet>769</a>                    <span class="kw">if let </span><span class="prelude-val">Some</span>(<span class="kw-2">ref </span>flip_flop) = orig_port.flip_flop {
<a href=#770 id=770 data-nosnippet>770</a>                        <span class="kw">let </span>swizzle_const = |value: <span class="kw-2">&amp;</span>Const| {
<a href=#771 id=771 data-nosnippet>771</a>                            Const::from_iter(swizzle.data_swizzle.iter().map(|<span class="kw-2">&amp;</span>source| <span class="kw">match </span>source {
<a href=#772 id=772 data-nosnippet>772</a>                                <span class="prelude-val">Some</span>(index) =&gt; value[orig_subport_index * <span class="self">self</span>.width + index],
<a href=#773 id=773 data-nosnippet>773</a>                                <span class="prelude-val">None </span>=&gt; Trit::Undef,
<a href=#774 id=774 data-nosnippet>774</a>                            }))
<a href=#775 id=775 data-nosnippet>775</a>                        };
<a href=#776 id=776 data-nosnippet>776</a>                        <span class="kw">let </span>new_flip_flop = subports[new_subport_index].<span class="number">0</span>.flip_flop.as_mut().unwrap();
<a href=#777 id=777 data-nosnippet>777</a>                        new_flip_flop.clear_value[new_chunk_slice.clone()]
<a href=#778 id=778 data-nosnippet>778</a>                            .copy_from_slice(<span class="kw-2">&amp;</span>swizzle_const(<span class="kw-2">&amp;</span>flip_flop.clear_value)[..]);
<a href=#779 id=779 data-nosnippet>779</a>                        new_flip_flop.reset_value[new_chunk_slice.clone()]
<a href=#780 id=780 data-nosnippet>780</a>                            .copy_from_slice(<span class="kw-2">&amp;</span>swizzle_const(<span class="kw-2">&amp;</span>flip_flop.reset_value)[..]);
<a href=#781 id=781 data-nosnippet>781</a>                        new_flip_flop.init_value[new_chunk_slice.clone()]
<a href=#782 id=782 data-nosnippet>782</a>                            .copy_from_slice(<span class="kw-2">&amp;</span>swizzle_const(<span class="kw-2">&amp;</span>flip_flop.init_value)[..]);
<a href=#783 id=783 data-nosnippet>783</a>                    }
<a href=#784 id=784 data-nosnippet>784</a>                    <span class="kw">let </span>swizzled_output_chunk = subports[new_subport_index].<span class="number">1</span>.slice(new_chunk_slice);
<a href=#785 id=785 data-nosnippet>785</a>                    <span class="kw">for </span>(<span class="kw-2">&amp;</span>index, swizzled_output_bit) <span class="kw">in </span>swizzle.data_swizzle.iter().zip(swizzled_output_chunk) {
<a href=#786 id=786 data-nosnippet>786</a>                        <span class="kw">if let </span><span class="prelude-val">Some</span>(index) = index {
<a href=#787 id=787 data-nosnippet>787</a>                            output_chunk[orig_subport_index * <span class="self">self</span>.width + index] = swizzled_output_bit;
<a href=#788 id=788 data-nosnippet>788</a>                        }
<a href=#789 id=789 data-nosnippet>789</a>                    }
<a href=#790 id=790 data-nosnippet>790</a>                }
<a href=#791 id=791 data-nosnippet>791</a>                output_chunks.push(output_chunk);
<a href=#792 id=792 data-nosnippet>792</a>            }
<a href=#793 id=793 data-nosnippet>793</a>            <span class="comment">// create the mux tree bottom-up, halving the size of the output_chunks array each time
<a href=#794 id=794 data-nosnippet>794</a>            </span><span class="kw">for </span>addr_bit <span class="kw">in </span><span class="kw-2">&amp;</span>mux_addr {
<a href=#795 id=795 data-nosnippet>795</a>                output_chunks = Vec::from_iter(output_chunks.chunks(<span class="number">2</span>).map(|pair| {
<a href=#796 id=796 data-nosnippet>796</a>                    <span class="kw">if </span>pair.len() == <span class="number">2 </span>{
<a href=#797 id=797 data-nosnippet>797</a>                        design.add_mux(addr_bit, <span class="kw-2">&amp;</span>pair[<span class="number">1</span>], <span class="kw-2">&amp;</span>pair[<span class="number">0</span>])
<a href=#798 id=798 data-nosnippet>798</a>                    } <span class="kw">else </span>{
<a href=#799 id=799 data-nosnippet>799</a>                        <span class="comment">// we may be reading out-of-bounds. could also use a mux-with-undef here, but there's little point.
<a href=#800 id=800 data-nosnippet>800</a>                        </span>pair[<span class="number">0</span>].clone()
<a href=#801 id=801 data-nosnippet>801</a>                    }
<a href=#802 id=802 data-nosnippet>802</a>                }))
<a href=#803 id=803 data-nosnippet>803</a>            }
<a href=#804 id=804 data-nosnippet>804</a>            <span class="kw">let </span>[port_output] = output_chunks.try_into().unwrap();
<a href=#805 id=805 data-nosnippet>805</a>            design.replace_value(output.slice(<span class="self">self</span>.read_port_output_slice(port_index)), port_output);
<a href=#806 id=806 data-nosnippet>806</a>            read_ports.push(subports);
<a href=#807 id=807 data-nosnippet>807</a>        }
<a href=#808 id=808 data-nosnippet>808</a>
<a href=#809 id=809 data-nosnippet>809</a>        <span class="comment">// prepare the memories, applying step 6 (not including initial values)
<a href=#810 id=810 data-nosnippet>810</a>        </span><span class="kw">let </span><span class="kw-2">mut </span>result = <span class="macro">vec!</span>[];
<a href=#811 id=811 data-nosnippet>811</a>        <span class="kw">for </span>index <span class="kw">in </span><span class="number">0</span>..num_mems_total {
<a href=#812 id=812 data-nosnippet>812</a>            <span class="kw">let </span>data_slice = index * swizzle.data_width_unit..(index + <span class="number">1</span>) * swizzle.data_width_unit;
<a href=#813 id=813 data-nosnippet>813</a>            <span class="kw">let </span>depth = <span class="kw">if </span>index &lt; num_mems_full { depth_full } <span class="kw">else </span>{ depth_partial };
<a href=#814 id=814 data-nosnippet>814</a>            <span class="kw">let </span><span class="kw-2">mut </span>memory = Memory {
<a href=#815 id=815 data-nosnippet>815</a>                depth,
<a href=#816 id=816 data-nosnippet>816</a>                width: swizzle.data_width_unit,
<a href=#817 id=817 data-nosnippet>817</a>                init_value: Const::undef(depth * swizzle.data_width_unit),
<a href=#818 id=818 data-nosnippet>818</a>                write_ports: <span class="macro">vec!</span>[],
<a href=#819 id=819 data-nosnippet>819</a>                read_ports: <span class="macro">vec!</span>[],
<a href=#820 id=820 data-nosnippet>820</a>            };
<a href=#821 id=821 data-nosnippet>821</a>            <span class="kw">for </span>write_subports <span class="kw">in </span><span class="kw-2">&amp;</span>write_ports {
<a href=#822 id=822 data-nosnippet>822</a>                <span class="kw">let </span><span class="kw-2">mut </span>port = MemoryWritePort {
<a href=#823 id=823 data-nosnippet>823</a>                    addr: write_subports[<span class="number">0</span>].addr.clone(),
<a href=#824 id=824 data-nosnippet>824</a>                    data: Value::new(),
<a href=#825 id=825 data-nosnippet>825</a>                    mask: Value::new(),
<a href=#826 id=826 data-nosnippet>826</a>                    clock: write_subports[<span class="number">0</span>].clock,
<a href=#827 id=827 data-nosnippet>827</a>                };
<a href=#828 id=828 data-nosnippet>828</a>                <span class="kw">for </span>subport <span class="kw">in </span>write_subports {
<a href=#829 id=829 data-nosnippet>829</a>                    port.data.extend(subport.data.slice(data_slice.clone()));
<a href=#830 id=830 data-nosnippet>830</a>                    port.mask.extend(subport.mask.slice(data_slice.clone()));
<a href=#831 id=831 data-nosnippet>831</a>                }
<a href=#832 id=832 data-nosnippet>832</a>                memory.write_ports.push(port);
<a href=#833 id=833 data-nosnippet>833</a>            }
<a href=#834 id=834 data-nosnippet>834</a>            <span class="kw">let </span><span class="kw-2">mut </span>new_output = Value::new();
<a href=#835 id=835 data-nosnippet>835</a>            <span class="kw">for </span>read_subports <span class="kw">in </span><span class="kw-2">&amp;</span>read_ports {
<a href=#836 id=836 data-nosnippet>836</a>                <span class="kw">let </span><span class="kw-2">mut </span>port = MemoryReadPort {
<a href=#837 id=837 data-nosnippet>837</a>                    addr: read_subports[<span class="number">0</span>].<span class="number">0</span>.addr.clone(),
<a href=#838 id=838 data-nosnippet>838</a>                    data_len: swizzle.data_width_unit * read_subports.len(),
<a href=#839 id=839 data-nosnippet>839</a>                    flip_flop: read_subports[<span class="number">0</span>].<span class="number">0</span>.flip_flop.as_ref().map(|flip_flop| MemoryReadFlipFlop {
<a href=#840 id=840 data-nosnippet>840</a>                        clock: flip_flop.clock,
<a href=#841 id=841 data-nosnippet>841</a>                        clear: flip_flop.clear,
<a href=#842 id=842 data-nosnippet>842</a>                        reset: flip_flop.reset,
<a href=#843 id=843 data-nosnippet>843</a>                        enable: flip_flop.enable,
<a href=#844 id=844 data-nosnippet>844</a>                        reset_over_enable: flip_flop.reset_over_enable,
<a href=#845 id=845 data-nosnippet>845</a>                        clear_value: Const::new(),
<a href=#846 id=846 data-nosnippet>846</a>                        reset_value: Const::new(),
<a href=#847 id=847 data-nosnippet>847</a>                        init_value: Const::new(),
<a href=#848 id=848 data-nosnippet>848</a>                        relations: flip_flop.relations.clone(),
<a href=#849 id=849 data-nosnippet>849</a>                    }),
<a href=#850 id=850 data-nosnippet>850</a>                };
<a href=#851 id=851 data-nosnippet>851</a>                <span class="kw">for </span>(subport, subport_output) <span class="kw">in </span>read_subports {
<a href=#852 id=852 data-nosnippet>852</a>                    <span class="kw">if let </span><span class="prelude-val">Some</span>(<span class="kw-2">ref </span>subport_flip_flop) = subport.flip_flop {
<a href=#853 id=853 data-nosnippet>853</a>                        <span class="kw">let </span>port_flip_flop = port.flip_flop.as_mut().unwrap();
<a href=#854 id=854 data-nosnippet>854</a>                        port_flip_flop.clear_value.extend(subport_flip_flop.clear_value.slice(data_slice.clone()));
<a href=#855 id=855 data-nosnippet>855</a>                        port_flip_flop.reset_value.extend(subport_flip_flop.reset_value.slice(data_slice.clone()));
<a href=#856 id=856 data-nosnippet>856</a>                        port_flip_flop.init_value.extend(subport_flip_flop.init_value.slice(data_slice.clone()));
<a href=#857 id=857 data-nosnippet>857</a>                    }
<a href=#858 id=858 data-nosnippet>858</a>                    new_output.extend(subport_output.slice(data_slice.clone()));
<a href=#859 id=859 data-nosnippet>859</a>                }
<a href=#860 id=860 data-nosnippet>860</a>                memory.read_ports.push(port);
<a href=#861 id=861 data-nosnippet>861</a>            }
<a href=#862 id=862 data-nosnippet>862</a>            result.push((memory, new_output));
<a href=#863 id=863 data-nosnippet>863</a>        }
<a href=#864 id=864 data-nosnippet>864</a>
<a href=#865 id=865 data-nosnippet>865</a>        <span class="comment">// fill initial values.
<a href=#866 id=866 data-nosnippet>866</a>        </span><span class="kw">for </span>row <span class="kw">in </span><span class="number">0</span>..<span class="self">self</span>.depth {
<a href=#867 id=867 data-nosnippet>867</a>            <span class="kw">let </span>orig_value = <span class="self">self</span>.init_value.slice(row * <span class="self">self</span>.width..(row + <span class="number">1</span>) * <span class="self">self</span>.width);
<a href=#868 id=868 data-nosnippet>868</a>            <span class="comment">// apply step 1
<a href=#869 id=869 data-nosnippet>869</a>            </span><span class="kw">let </span>swizzled_value = Const::from_iter(swizzle.data_swizzle.iter().map(|<span class="kw-2">&amp;</span>index| <span class="kw">match </span>index {
<a href=#870 id=870 data-nosnippet>870</a>                <span class="prelude-val">None </span>=&gt; Trit::Undef,
<a href=#871 id=871 data-nosnippet>871</a>                <span class="prelude-val">Some</span>(index) =&gt; orig_value[index],
<a href=#872 id=872 data-nosnippet>872</a>            }));
<a href=#873 id=873 data-nosnippet>873</a>            <span class="comment">// apply steps 2 and 5 to the row index
<a href=#874 id=874 data-nosnippet>874</a>            </span><span class="kw">let </span><span class="kw-2">mut </span>new_row = <span class="number">0</span>;
<a href=#875 id=875 data-nosnippet>875</a>            <span class="kw">let </span><span class="kw-2">mut </span>new_row_bit = <span class="number">0</span>;
<a href=#876 id=876 data-nosnippet>876</a>            <span class="kw">let </span><span class="kw-2">mut </span>chunk_index = <span class="number">0</span>;
<a href=#877 id=877 data-nosnippet>877</a>            <span class="kw">let </span><span class="kw-2">mut </span>chunk_index_bit = <span class="number">0</span>;
<a href=#878 id=878 data-nosnippet>878</a>            <span class="macro">assert!</span>(row &lt; (<span class="number">1 </span>&lt;&lt; <span class="number">32</span>));
<a href=#879 id=879 data-nosnippet>879</a>            <span class="kw">for </span>bit <span class="kw">in </span><span class="number">0</span>..<span class="number">32 </span>{
<a href=#880 id=880 data-nosnippet>880</a>                <span class="kw">let </span>bit_value = (row &gt;&gt; bit) &amp; <span class="number">1</span>;
<a href=#881 id=881 data-nosnippet>881</a>                <span class="kw">if </span>((swizzle.soft_addr_bits_mask &gt;&gt; bit) &amp; <span class="number">1</span>) != <span class="number">0 </span>|| new_row_bit == swizzle.hard_addr_bits {
<a href=#882 id=882 data-nosnippet>882</a>                    chunk_index |= bit_value &lt;&lt; chunk_index_bit;
<a href=#883 id=883 data-nosnippet>883</a>                    chunk_index_bit += <span class="number">1</span>;
<a href=#884 id=884 data-nosnippet>884</a>                } <span class="kw">else </span>{
<a href=#885 id=885 data-nosnippet>885</a>                    new_row |= bit_value &lt;&lt; new_row_bit;
<a href=#886 id=886 data-nosnippet>886</a>                    new_row_bit += <span class="number">1</span>;
<a href=#887 id=887 data-nosnippet>887</a>                }
<a href=#888 id=888 data-nosnippet>888</a>            }
<a href=#889 id=889 data-nosnippet>889</a>            <span class="macro">assert_eq!</span>(new_row_bit, swizzle.hard_addr_bits);
<a href=#890 id=890 data-nosnippet>890</a>            <span class="comment">// apply step 6
<a href=#891 id=891 data-nosnippet>891</a>            </span><span class="kw">for </span>(index, bit) <span class="kw">in </span>swizzled_value.iter().enumerate() {
<a href=#892 id=892 data-nosnippet>892</a>                <span class="kw">let </span>full_index = chunk_index * swizzle.data_swizzle.len() + index;
<a href=#893 id=893 data-nosnippet>893</a>                <span class="kw">let </span>mem_index = full_index / swizzle.data_width_unit;
<a href=#894 id=894 data-nosnippet>894</a>                <span class="kw">let </span>mem_bit_index = full_index % swizzle.data_width_unit;
<a href=#895 id=895 data-nosnippet>895</a>                result[mem_index].<span class="number">0</span>.init_value[new_row * swizzle.data_width_unit + mem_bit_index] = bit;
<a href=#896 id=896 data-nosnippet>896</a>            }
<a href=#897 id=897 data-nosnippet>897</a>        }
<a href=#898 id=898 data-nosnippet>898</a>
<a href=#899 id=899 data-nosnippet>899</a>        result
<a href=#900 id=900 data-nosnippet>900</a>    }
<a href=#901 id=901 data-nosnippet>901</a>
<a href=#902 id=902 data-nosnippet>902</a>    <span class="kw">fn </span>can_lower_fallback(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
<a href=#903 id=903 data-nosnippet>903</a>        <span class="kw">for </span>port <span class="kw">in </span><span class="kw-2">&amp;</span><span class="self">self</span>.write_ports {
<a href=#904 id=904 data-nosnippet>904</a>            <span class="kw">if </span>port.clock != <span class="self">self</span>.write_ports[<span class="number">0</span>].clock {
<a href=#905 id=905 data-nosnippet>905</a>                <span class="kw">return </span><span class="bool-val">false</span>;
<a href=#906 id=906 data-nosnippet>906</a>            }
<a href=#907 id=907 data-nosnippet>907</a>        }
<a href=#908 id=908 data-nosnippet>908</a>        <span class="bool-val">true
<a href=#909 id=909 data-nosnippet>909</a>    </span>}
<a href=#910 id=910 data-nosnippet>910</a>
<a href=#911 id=911 data-nosnippet>911</a>    <span class="kw">fn </span>lower_fallback(<span class="kw-2">mut </span><span class="self">self</span>, design: <span class="kw-2">&amp;</span>Design, output: <span class="kw-2">&amp;</span>Value) {
<a href=#912 id=912 data-nosnippet>912</a>        <span class="kw">let </span><span class="kw-2">mut </span>write_clock = <span class="prelude-val">None</span>;
<a href=#913 id=913 data-nosnippet>913</a>        <span class="kw">for </span>write_port <span class="kw">in </span><span class="kw-2">&amp;</span><span class="self">self</span>.write_ports {
<a href=#914 id=914 data-nosnippet>914</a>            <span class="kw">if </span>write_clock.is_none() {
<a href=#915 id=915 data-nosnippet>915</a>                write_clock = <span class="prelude-val">Some</span>(write_port.clock);
<a href=#916 id=916 data-nosnippet>916</a>            } <span class="kw">else if </span>write_clock != <span class="prelude-val">Some</span>(write_port.clock) {
<a href=#917 id=917 data-nosnippet>917</a>                <span class="macro">panic!</span>(<span class="string">"trying to lower memory with multiple write clocks"</span>);
<a href=#918 id=918 data-nosnippet>918</a>            }
<a href=#919 id=919 data-nosnippet>919</a>        }
<a href=#920 id=920 data-nosnippet>920</a>        <span class="kw">let </span><span class="kw-2">mut </span>output = output.clone();
<a href=#921 id=921 data-nosnippet>921</a>        <span class="comment">// convert all read ports to async first.
<a href=#922 id=922 data-nosnippet>922</a>        </span><span class="kw">for </span>port_index <span class="kw">in </span><span class="number">0</span>..<span class="self">self</span>.read_ports.len() {
<a href=#923 id=923 data-nosnippet>923</a>            <span class="self">self</span>.unmap_read_dff(design, port_index, <span class="kw-2">&amp;mut </span>output);
<a href=#924 id=924 data-nosnippet>924</a>        }
<a href=#925 id=925 data-nosnippet>925</a>        <span class="kw">let </span>max_wide_log2 = <span class="self">self
<a href=#926 id=926 data-nosnippet>926</a>            </span>.write_ports
<a href=#927 id=927 data-nosnippet>927</a>            .iter()
<a href=#928 id=928 data-nosnippet>928</a>            .map(|port| port.wide_log2(<span class="kw-2">&amp;</span><span class="self">self</span>))
<a href=#929 id=929 data-nosnippet>929</a>            .max()
<a href=#930 id=930 data-nosnippet>930</a>            .unwrap_or(<span class="number">0</span>)
<a href=#931 id=931 data-nosnippet>931</a>            .max(<span class="self">self</span>.read_ports.iter().map(|port| port.wide_log2(<span class="kw-2">&amp;</span><span class="self">self</span>)).max().unwrap_or(<span class="number">0</span>));
<a href=#932 id=932 data-nosnippet>932</a>        <span class="comment">// create a swizzle structure.  this will effectively split the memory into one sub-memory per row.
<a href=#933 id=933 data-nosnippet>933</a>        </span><span class="kw">let </span>swizzle = MemorySwizzle {
<a href=#934 id=934 data-nosnippet>934</a>            data_swizzle: Vec::from_iter((<span class="number">0</span>..<span class="self">self</span>.width).map(<span class="prelude-val">Some</span>)),
<a href=#935 id=935 data-nosnippet>935</a>            soft_addr_bits_mask: (<span class="number">1 </span>&lt;&lt; max_wide_log2) - <span class="number">1</span>,
<a href=#936 id=936 data-nosnippet>936</a>            write_wide_log2: <span class="macro">vec!</span>[<span class="number">0</span>; <span class="self">self</span>.write_ports.len()],
<a href=#937 id=937 data-nosnippet>937</a>            read_wide_log2: <span class="macro">vec!</span>[<span class="number">0</span>; <span class="self">self</span>.read_ports.len()],
<a href=#938 id=938 data-nosnippet>938</a>            hard_addr_bits: <span class="number">0</span>,
<a href=#939 id=939 data-nosnippet>939</a>            data_width_unit: <span class="self">self</span>.width,
<a href=#940 id=940 data-nosnippet>940</a>        };
<a href=#941 id=941 data-nosnippet>941</a>        <span class="kw">for </span>(memory, mem_output) <span class="kw">in </span><span class="self">self</span>.swizzle(design, <span class="kw-2">&amp;</span>output, <span class="kw-2">&amp;</span>swizzle) {
<a href=#942 id=942 data-nosnippet>942</a>            <span class="macro">assert_eq!</span>(memory.depth, <span class="number">1</span>);
<a href=#943 id=943 data-nosnippet>943</a>            <span class="kw">let </span>data = <span class="kw">if </span>memory.write_ports.is_empty() {
<a href=#944 id=944 data-nosnippet>944</a>                Value::from(memory.init_value)
<a href=#945 id=945 data-nosnippet>945</a>            } <span class="kw">else </span>{
<a href=#946 id=946 data-nosnippet>946</a>                <span class="kw">let </span>q = design.add_void(memory.width);
<a href=#947 id=947 data-nosnippet>947</a>                <span class="kw">let </span><span class="kw-2">mut </span>data = q.clone();
<a href=#948 id=948 data-nosnippet>948</a>                <span class="kw">for </span>port <span class="kw">in </span>memory.write_ports {
<a href=#949 id=949 data-nosnippet>949</a>                    <span class="macro">assert_eq!</span>(port.data.len(), data.len());
<a href=#950 id=950 data-nosnippet>950</a>                    <span class="comment">// multiplex our data onto the chain
<a href=#951 id=951 data-nosnippet>951</a>                    </span>data = design.add_bitwise_mux(port.mask, port.data, data);
<a href=#952 id=952 data-nosnippet>952</a>                }
<a href=#953 id=953 data-nosnippet>953</a>                design.replace_value(
<a href=#954 id=954 data-nosnippet>954</a>                    <span class="kw-2">&amp;</span>q,
<a href=#955 id=955 data-nosnippet>955</a>                    design.add_dff(FlipFlop::new(data, write_clock.unwrap()).with_init(memory.init_value)),
<a href=#956 id=956 data-nosnippet>956</a>                );
<a href=#957 id=957 data-nosnippet>957</a>                q
<a href=#958 id=958 data-nosnippet>958</a>            };
<a href=#959 id=959 data-nosnippet>959</a>            <span class="comment">// all read ports are asynchronous, and there is only a single row in the memory.
<a href=#960 id=960 data-nosnippet>960</a>            // just wire it straight to all read data outputs.
<a href=#961 id=961 data-nosnippet>961</a>            </span><span class="kw">for </span>(port_index, port) <span class="kw">in </span>memory.read_ports.into_iter().enumerate() {
<a href=#962 id=962 data-nosnippet>962</a>                design
<a href=#963 id=963 data-nosnippet>963</a>                    .replace_value(mem_output.slice(port_index * memory.width..(port_index + <span class="number">1</span>) * memory.width), <span class="kw-2">&amp;</span>data);
<a href=#964 id=964 data-nosnippet>964</a>                <span class="macro">assert_eq!</span>(port.data_len, data.len());
<a href=#965 id=965 data-nosnippet>965</a>            }
<a href=#966 id=966 data-nosnippet>966</a>        }
<a href=#967 id=967 data-nosnippet>967</a>    }
<a href=#968 id=968 data-nosnippet>968</a>}
<a href=#969 id=969 data-nosnippet>969</a>
<a href=#970 id=970 data-nosnippet>970</a><span class="kw">trait </span>DesignExt {
<a href=#971 id=971 data-nosnippet>971</a>    <span class="kw">fn </span>add_dedup_dff(<span class="kw-2">&amp;</span><span class="self">self</span>, flip_flop: FlipFlop) -&gt; Value;
<a href=#972 id=972 data-nosnippet>972</a>    <span class="kw">fn </span>add_dedup_mux(<span class="kw-2">&amp;</span><span class="self">self</span>, arg1: <span class="kw">impl </span>Into&lt;ControlNet&gt;, arg2: <span class="kw">impl </span>Into&lt;Value&gt;, arg3: <span class="kw">impl </span>Into&lt;Value&gt;) -&gt; Value;
<a href=#973 id=973 data-nosnippet>973</a>    <span class="kw">fn </span>add_bitwise_mux(<span class="kw-2">&amp;</span><span class="self">self</span>, arg1: <span class="kw">impl </span>Into&lt;Value&gt;, arg2: <span class="kw">impl </span>Into&lt;Value&gt;, arg3: <span class="kw">impl </span>Into&lt;Value&gt;) -&gt; Value;
<a href=#974 id=974 data-nosnippet>974</a>}
<a href=#975 id=975 data-nosnippet>975</a>
<a href=#976 id=976 data-nosnippet>976</a><span class="kw">impl </span>DesignExt <span class="kw">for </span>Design {
<a href=#977 id=977 data-nosnippet>977</a>    <span class="kw">fn </span>add_dedup_dff(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="kw-2">mut </span>flip_flop: FlipFlop) -&gt; Value {
<a href=#978 id=978 data-nosnippet>978</a>        <span class="kw">let </span><span class="kw-2">mut </span>cache = BTreeMap::new();
<a href=#979 id=979 data-nosnippet>979</a>        <span class="kw">let </span><span class="kw-2">mut </span>result_swizzle = <span class="macro">vec!</span>[];
<a href=#980 id=980 data-nosnippet>980</a>        <span class="kw">let </span><span class="kw-2">mut </span>dedup_data = Value::new();
<a href=#981 id=981 data-nosnippet>981</a>        <span class="kw">let </span><span class="kw-2">mut </span>dedup_reset_value = Const::new();
<a href=#982 id=982 data-nosnippet>982</a>        <span class="kw">let </span><span class="kw-2">mut </span>dedup_clear_value = Const::new();
<a href=#983 id=983 data-nosnippet>983</a>        <span class="kw">let </span><span class="kw-2">mut </span>dedup_init_value = Const::new();
<a href=#984 id=984 data-nosnippet>984</a>
<a href=#985 id=985 data-nosnippet>985</a>        <span class="kw">for </span>(((data_bit, reset_bit), clear_bit), init_bit) <span class="kw">in
<a href=#986 id=986 data-nosnippet>986</a>            </span>flip_flop.data.iter().zip(flip_flop.reset_value).zip(flip_flop.clear_value).zip(flip_flop.init_value)
<a href=#987 id=987 data-nosnippet>987</a>        {
<a href=#988 id=988 data-nosnippet>988</a>            <span class="kw">match </span>cache.entry((data_bit, reset_bit, clear_bit, init_bit)) {
<a href=#989 id=989 data-nosnippet>989</a>                btree_map::Entry::Vacant(entry) =&gt; {
<a href=#990 id=990 data-nosnippet>990</a>                    <span class="kw">let </span>index = dedup_data.len();
<a href=#991 id=991 data-nosnippet>991</a>                    dedup_data.push(data_bit);
<a href=#992 id=992 data-nosnippet>992</a>                    dedup_reset_value.push(reset_bit);
<a href=#993 id=993 data-nosnippet>993</a>                    dedup_clear_value.push(clear_bit);
<a href=#994 id=994 data-nosnippet>994</a>                    dedup_init_value.push(init_bit);
<a href=#995 id=995 data-nosnippet>995</a>                    result_swizzle.push(index);
<a href=#996 id=996 data-nosnippet>996</a>                    entry.insert(index);
<a href=#997 id=997 data-nosnippet>997</a>                }
<a href=#998 id=998 data-nosnippet>998</a>                btree_map::Entry::Occupied(entry) =&gt; {
<a href=#999 id=999 data-nosnippet>999</a>                    result_swizzle.push(<span class="kw-2">*</span>entry.get());
<a href=#1000 id=1000 data-nosnippet>1000</a>                }
<a href=#1001 id=1001 data-nosnippet>1001</a>            }
<a href=#1002 id=1002 data-nosnippet>1002</a>        }
<a href=#1003 id=1003 data-nosnippet>1003</a>        flip_flop.data = dedup_data;
<a href=#1004 id=1004 data-nosnippet>1004</a>        flip_flop.reset_value = dedup_reset_value;
<a href=#1005 id=1005 data-nosnippet>1005</a>        flip_flop.clear_value = dedup_clear_value;
<a href=#1006 id=1006 data-nosnippet>1006</a>        flip_flop.init_value = dedup_init_value;
<a href=#1007 id=1007 data-nosnippet>1007</a>        <span class="kw">let </span>dedup_result = <span class="self">self</span>.add_dff(flip_flop);
<a href=#1008 id=1008 data-nosnippet>1008</a>        Value::from_iter(result_swizzle.iter().map(|<span class="kw-2">&amp;</span>index| dedup_result[index]))
<a href=#1009 id=1009 data-nosnippet>1009</a>    }
<a href=#1010 id=1010 data-nosnippet>1010</a>
<a href=#1011 id=1011 data-nosnippet>1011</a>    <span class="kw">fn </span>add_dedup_mux(<span class="kw-2">&amp;</span><span class="self">self</span>, arg1: <span class="kw">impl </span>Into&lt;ControlNet&gt;, arg2: <span class="kw">impl </span>Into&lt;Value&gt;, arg3: <span class="kw">impl </span>Into&lt;Value&gt;) -&gt; Value {
<a href=#1012 id=1012 data-nosnippet>1012</a>        <span class="kw">let </span>arg1 = arg1.into();
<a href=#1013 id=1013 data-nosnippet>1013</a>        <span class="kw">let </span>arg2 = arg2.into();
<a href=#1014 id=1014 data-nosnippet>1014</a>        <span class="kw">let </span>arg3 = arg3.into();
<a href=#1015 id=1015 data-nosnippet>1015</a>        <span class="kw">let </span><span class="kw-2">mut </span>cache = BTreeMap::new();
<a href=#1016 id=1016 data-nosnippet>1016</a>        <span class="kw">let </span><span class="kw-2">mut </span>result_swizzle = <span class="macro">vec!</span>[];
<a href=#1017 id=1017 data-nosnippet>1017</a>        <span class="kw">let </span><span class="kw-2">mut </span>dedup_arg2 = Value::new();
<a href=#1018 id=1018 data-nosnippet>1018</a>        <span class="kw">let </span><span class="kw-2">mut </span>dedup_arg3 = Value::new();
<a href=#1019 id=1019 data-nosnippet>1019</a>        <span class="kw">for </span>(arg2_bit, arg3_bit) <span class="kw">in </span>arg2.iter().zip(arg3) {
<a href=#1020 id=1020 data-nosnippet>1020</a>            <span class="kw">match </span>cache.entry((arg2_bit, arg3_bit)) {
<a href=#1021 id=1021 data-nosnippet>1021</a>                btree_map::Entry::Vacant(entry) =&gt; {
<a href=#1022 id=1022 data-nosnippet>1022</a>                    <span class="kw">let </span>index = dedup_arg2.len();
<a href=#1023 id=1023 data-nosnippet>1023</a>                    dedup_arg2.push(arg2_bit);
<a href=#1024 id=1024 data-nosnippet>1024</a>                    dedup_arg3.push(arg3_bit);
<a href=#1025 id=1025 data-nosnippet>1025</a>                    result_swizzle.push(index);
<a href=#1026 id=1026 data-nosnippet>1026</a>                    entry.insert(index);
<a href=#1027 id=1027 data-nosnippet>1027</a>                }
<a href=#1028 id=1028 data-nosnippet>1028</a>                btree_map::Entry::Occupied(entry) =&gt; {
<a href=#1029 id=1029 data-nosnippet>1029</a>                    result_swizzle.push(<span class="kw-2">*</span>entry.get());
<a href=#1030 id=1030 data-nosnippet>1030</a>                }
<a href=#1031 id=1031 data-nosnippet>1031</a>            }
<a href=#1032 id=1032 data-nosnippet>1032</a>        }
<a href=#1033 id=1033 data-nosnippet>1033</a>        <span class="kw">let </span>dedup_result = <span class="self">self</span>.add_mux(arg1, dedup_arg2, dedup_arg3);
<a href=#1034 id=1034 data-nosnippet>1034</a>        Value::from_iter(result_swizzle.iter().map(|<span class="kw-2">&amp;</span>index| dedup_result[index]))
<a href=#1035 id=1035 data-nosnippet>1035</a>    }
<a href=#1036 id=1036 data-nosnippet>1036</a>
<a href=#1037 id=1037 data-nosnippet>1037</a>    <span class="kw">fn </span>add_bitwise_mux(<span class="kw-2">&amp;</span><span class="self">self</span>, arg1: <span class="kw">impl </span>Into&lt;Value&gt;, arg2: <span class="kw">impl </span>Into&lt;Value&gt;, arg3: <span class="kw">impl </span>Into&lt;Value&gt;) -&gt; Value {
<a href=#1038 id=1038 data-nosnippet>1038</a>        <span class="kw">let </span>arg1 = arg1.into();
<a href=#1039 id=1039 data-nosnippet>1039</a>        <span class="kw">let </span>arg2 = arg2.into();
<a href=#1040 id=1040 data-nosnippet>1040</a>        <span class="kw">let </span>arg3 = arg3.into();
<a href=#1041 id=1041 data-nosnippet>1041</a>        <span class="kw">let </span><span class="kw-2">mut </span>result = Value::new();
<a href=#1042 id=1042 data-nosnippet>1042</a>        <span class="kw">let </span><span class="kw-2">mut </span>index = <span class="number">0</span>;
<a href=#1043 id=1043 data-nosnippet>1043</a>        <span class="macro">assert_eq!</span>(arg1.len(), arg2.len());
<a href=#1044 id=1044 data-nosnippet>1044</a>        <span class="macro">assert_eq!</span>(arg1.len(), arg3.len());
<a href=#1045 id=1045 data-nosnippet>1045</a>        <span class="kw">while </span>index &lt; arg1.len() {
<a href=#1046 id=1046 data-nosnippet>1046</a>            <span class="kw">let </span><span class="kw-2">mut </span>end_index = index;
<a href=#1047 id=1047 data-nosnippet>1047</a>            <span class="kw">while </span>end_index &lt; arg1.len() &amp;&amp; arg1[end_index] == arg1[index] {
<a href=#1048 id=1048 data-nosnippet>1048</a>                end_index += <span class="number">1</span>;
<a href=#1049 id=1049 data-nosnippet>1049</a>            }
<a href=#1050 id=1050 data-nosnippet>1050</a>            <span class="kw">let </span>arg2_chunk = arg2.slice(index..end_index);
<a href=#1051 id=1051 data-nosnippet>1051</a>            <span class="kw">let </span>arg3_chunk = arg3.slice(index..end_index);
<a href=#1052 id=1052 data-nosnippet>1052</a>            result.extend(<span class="self">self</span>.add_dedup_mux(arg1[index], arg2_chunk, arg3_chunk));
<a href=#1053 id=1053 data-nosnippet>1053</a>            index = end_index;
<a href=#1054 id=1054 data-nosnippet>1054</a>        }
<a href=#1055 id=1055 data-nosnippet>1055</a>        result
<a href=#1056 id=1056 data-nosnippet>1056</a>    }
<a href=#1057 id=1057 data-nosnippet>1057</a>}</code></pre></div></section></main></body></html>