<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/arm/globalDefinitions_arm.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="c1_LIRAssembler_arm.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="interp_masm_arm.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/arm/globalDefinitions_arm.hpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
 1 /*
<span class="line-modified"> 2  * Copyright (c) 2008, 2019, Oracle and/or its affiliates. All rights reserved.</span>
 3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
 4  *
 5  * This code is free software; you can redistribute it and/or modify it
 6  * under the terms of the GNU General Public License version 2 only, as
 7  * published by the Free Software Foundation.
 8  *
 9  * This code is distributed in the hope that it will be useful, but WITHOUT
10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
12  * version 2 for more details (a copy is included in the LICENSE file that
13  * accompanied this code).
14  *
15  * You should have received a copy of the GNU General Public License version
16  * 2 along with this work; if not, write to the Free Software Foundation,
17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
18  *
19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
20  * or visit www.oracle.com if you need additional information or have any
21  * questions.
22  *
</pre>
<hr />
<pre>
45 #define SUPPORTS_NATIVE_CX8
46 #endif
47 
48 // arm32 is not specified as multi-copy-atomic
49 // So we must not #define CPU_MULTI_COPY_ATOMIC
50 
51 #define STUBROUTINES_MD_HPP    &quot;stubRoutines_arm.hpp&quot;
52 #define INTERP_MASM_MD_HPP     &quot;interp_masm_arm.hpp&quot;
53 #define TEMPLATETABLE_MD_HPP   &quot;templateTable_arm.hpp&quot;
54 #define ADGLOBALS_MD_HPP       &quot;adfiles/adGlobals_arm_32.hpp&quot;
55 #define AD_MD_HPP              &quot;adfiles/ad_arm_32.hpp&quot;
56 #define C1_LIRGENERATOR_MD_HPP &quot;c1_LIRGenerator_arm.hpp&quot;
57 
58 #ifdef TARGET_COMPILER_gcc
59 #ifdef ARM32
60 #undef BREAKPOINT
61 #define BREAKPOINT __asm__ volatile (&quot;bkpt&quot;)
62 #endif
63 #endif
64 


65 #endif // CPU_ARM_GLOBALDEFINITIONS_ARM_HPP
</pre>
</td>
<td>
<hr />
<pre>
 1 /*
<span class="line-modified"> 2  * Copyright (c) 2008, 2020, Oracle and/or its affiliates. All rights reserved.</span>
 3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
 4  *
 5  * This code is free software; you can redistribute it and/or modify it
 6  * under the terms of the GNU General Public License version 2 only, as
 7  * published by the Free Software Foundation.
 8  *
 9  * This code is distributed in the hope that it will be useful, but WITHOUT
10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
12  * version 2 for more details (a copy is included in the LICENSE file that
13  * accompanied this code).
14  *
15  * You should have received a copy of the GNU General Public License version
16  * 2 along with this work; if not, write to the Free Software Foundation,
17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
18  *
19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
20  * or visit www.oracle.com if you need additional information or have any
21  * questions.
22  *
</pre>
<hr />
<pre>
45 #define SUPPORTS_NATIVE_CX8
46 #endif
47 
48 // arm32 is not specified as multi-copy-atomic
49 // So we must not #define CPU_MULTI_COPY_ATOMIC
50 
51 #define STUBROUTINES_MD_HPP    &quot;stubRoutines_arm.hpp&quot;
52 #define INTERP_MASM_MD_HPP     &quot;interp_masm_arm.hpp&quot;
53 #define TEMPLATETABLE_MD_HPP   &quot;templateTable_arm.hpp&quot;
54 #define ADGLOBALS_MD_HPP       &quot;adfiles/adGlobals_arm_32.hpp&quot;
55 #define AD_MD_HPP              &quot;adfiles/ad_arm_32.hpp&quot;
56 #define C1_LIRGENERATOR_MD_HPP &quot;c1_LIRGenerator_arm.hpp&quot;
57 
58 #ifdef TARGET_COMPILER_gcc
59 #ifdef ARM32
60 #undef BREAKPOINT
61 #define BREAKPOINT __asm__ volatile (&quot;bkpt&quot;)
62 #endif
63 #endif
64 
<span class="line-added">65 #define THREAD_LOCAL_POLL</span>
<span class="line-added">66 </span>
67 #endif // CPU_ARM_GLOBALDEFINITIONS_ARM_HPP
</pre>
</td>
</tr>
</table>
<center><a href="c1_LIRAssembler_arm.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="interp_masm_arm.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>