#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Feb  7 23:29:52 2023
# Process ID: 12332
# Current directory: /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1
# Command line: vivado -log ember_fpga_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ember_fpga_wrapper.tcl -notrace
# Log file: /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper.vdi
# Journal file: /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source ember_fpga_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/xilinx/vivado/2020.2/Vivado/2020.2/data/ip'.
Command: link_design -top ember_fpga_wrapper -part xc7k325tffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.dcp' for cell 'ember_fpga_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clkmux_0_0/ember_fpga_clkmux_0_0.dcp' for cell 'ember_fpga_i/clkmux_0'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_rram_top_wrapper_0_0/ember_fpga_rram_top_wrapper_0_0.dcp' for cell 'ember_fpga_i/rram_top_wrapper_0'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_vio_0_0/ember_fpga_vio_0_0.dcp' for cell 'ember_fpga_i/vio_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2618.941 ; gain = 0.000 ; free physical = 117911 ; free virtual = 231481
INFO: [Netlist 29-17] Analyzing 906 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ember_fpga_i/vio_0 UUID: e1eecb9d-20ce-597d-8029-19ec1dcb2190 
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0_board.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0_board.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3036.355 ; gain = 417.414 ; free physical = 117381 ; free virtual = 230952
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_vio_0_0/ember_fpga_vio_0_0.xdc] for cell 'ember_fpga_i/vio_0'
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_vio_0_0/ember_fpga_vio_0_0.xdc] for cell 'ember_fpga_i/vio_0'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/imports/constrs_1/imports/ember-fpga/Genesys2_EMBER.xdc]
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/imports/constrs_1/imports/ember-fpga/Genesys2_EMBER.xdc]
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/new/Genesys2_EMBER_Impl.xdc]
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/new/Genesys2_EMBER_Impl.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3036.359 ; gain = 0.000 ; free physical = 117385 ; free virtual = 230956
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 3036.359 ; gain = 417.418 ; free physical = 117385 ; free virtual = 230956
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3108.398 ; gain = 64.043 ; free physical = 117374 ; free virtual = 230945

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d3f9c6c9

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3108.398 ; gain = 0.000 ; free physical = 117368 ; free virtual = 230939

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = fc8a9ce6b0d91fbc.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3254.148 ; gain = 0.000 ; free physical = 117180 ; free virtual = 230754
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1581a46b6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 3254.148 ; gain = 43.777 ; free physical = 117180 ; free virtual = 230754

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1dcf57250

Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 3254.148 ; gain = 43.777 ; free physical = 117186 ; free virtual = 230759
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 8 cells
INFO: [Opt 31-1021] In phase Retarget, 95 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1dcf57250

Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 3254.148 ; gain = 43.777 ; free physical = 117186 ; free virtual = 230759
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 94 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1d6dac889

Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 3254.148 ; gain = 43.777 ; free physical = 117185 ; free virtual = 230759
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 965 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1d6dac889

Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 3254.148 ; gain = 43.777 ; free physical = 117185 ; free virtual = 230759
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1d6dac889

Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 3254.148 ; gain = 43.777 ; free physical = 117185 ; free virtual = 230759
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 171220098

Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 3254.148 ; gain = 43.777 ; free physical = 117185 ; free virtual = 230759
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 104 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               8  |                                             95  |
|  Constant propagation         |               0  |               0  |                                             94  |
|  Sweep                        |               1  |               0  |                                            965  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            104  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3254.148 ; gain = 0.000 ; free physical = 117185 ; free virtual = 230759
Ending Logic Optimization Task | Checksum: 173d95d29

Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 3254.148 ; gain = 43.777 ; free physical = 117185 ; free virtual = 230759

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 173d95d29

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3254.148 ; gain = 0.000 ; free physical = 117184 ; free virtual = 230757

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 173d95d29

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3254.148 ; gain = 0.000 ; free physical = 117184 ; free virtual = 230757

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3254.148 ; gain = 0.000 ; free physical = 117184 ; free virtual = 230757
Ending Netlist Obfuscation Task | Checksum: 173d95d29

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3254.148 ; gain = 0.000 ; free physical = 117184 ; free virtual = 230757
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 3254.148 ; gain = 217.781 ; free physical = 117183 ; free virtual = 230757
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3262.148 ; gain = 0.000 ; free physical = 117178 ; free virtual = 230753
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ember_fpga_wrapper_drc_opted.rpt -pb ember_fpga_wrapper_drc_opted.pb -rpx ember_fpga_wrapper_drc_opted.rpx
Command: report_drc -file ember_fpga_wrapper_drc_opted.rpt -pb ember_fpga_wrapper_drc_opted.pb -rpx ember_fpga_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3482.023 ; gain = 0.000 ; free physical = 117094 ; free virtual = 230669
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d8a9902f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3482.023 ; gain = 0.000 ; free physical = 117094 ; free virtual = 230669
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3482.023 ; gain = 0.000 ; free physical = 117094 ; free virtual = 230669

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16d07eed7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3482.023 ; gain = 0.000 ; free physical = 117115 ; free virtual = 230691

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1902aded4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3482.023 ; gain = 0.000 ; free physical = 117110 ; free virtual = 230685

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1902aded4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3482.023 ; gain = 0.000 ; free physical = 117110 ; free virtual = 230685
Phase 1 Placer Initialization | Checksum: 1902aded4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3482.023 ; gain = 0.000 ; free physical = 117106 ; free virtual = 230682

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a74979b1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3482.023 ; gain = 0.000 ; free physical = 117088 ; free virtual = 230664

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b5d94092

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3482.023 ; gain = 0.000 ; free physical = 117088 ; free virtual = 230663

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 14 LUTNM shape to break, 163 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 14, two critical 0, total 14, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 74 nets or cells. Created 14 new cells, deleted 60 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3482.023 ; gain = 0.000 ; free physical = 117026 ; free virtual = 230601

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           14  |             60  |                    74  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           14  |             60  |                    74  |           0  |           8  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 135c28ed2

Time (s): cpu = 00:00:34 ; elapsed = 00:00:11 . Memory (MB): peak = 3482.023 ; gain = 0.000 ; free physical = 117025 ; free virtual = 230601
Phase 2.3 Global Placement Core | Checksum: 1f87d42e2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:12 . Memory (MB): peak = 3482.023 ; gain = 0.000 ; free physical = 117021 ; free virtual = 230597
Phase 2 Global Placement | Checksum: 1f87d42e2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:12 . Memory (MB): peak = 3482.023 ; gain = 0.000 ; free physical = 117025 ; free virtual = 230601

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14d268eaa

Time (s): cpu = 00:00:37 ; elapsed = 00:00:12 . Memory (MB): peak = 3482.023 ; gain = 0.000 ; free physical = 117021 ; free virtual = 230597

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1909abd29

Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 3482.023 ; gain = 0.000 ; free physical = 117024 ; free virtual = 230599

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e87065f0

Time (s): cpu = 00:00:41 ; elapsed = 00:00:14 . Memory (MB): peak = 3482.023 ; gain = 0.000 ; free physical = 117024 ; free virtual = 230599

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b180b35f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:14 . Memory (MB): peak = 3482.023 ; gain = 0.000 ; free physical = 117024 ; free virtual = 230599

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: bc64ab93

Time (s): cpu = 00:00:44 ; elapsed = 00:00:14 . Memory (MB): peak = 3482.023 ; gain = 0.000 ; free physical = 117022 ; free virtual = 230598

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 13bcd7077

Time (s): cpu = 00:00:49 ; elapsed = 00:00:19 . Memory (MB): peak = 3482.023 ; gain = 0.000 ; free physical = 117010 ; free virtual = 230586

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: f14fd8ad

Time (s): cpu = 00:00:49 ; elapsed = 00:00:20 . Memory (MB): peak = 3482.023 ; gain = 0.000 ; free physical = 117010 ; free virtual = 230586

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 12440961e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:20 . Memory (MB): peak = 3482.023 ; gain = 0.000 ; free physical = 117010 ; free virtual = 230586
Phase 3 Detail Placement | Checksum: 12440961e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:20 . Memory (MB): peak = 3482.023 ; gain = 0.000 ; free physical = 117010 ; free virtual = 230586

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 144bd7256

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.109 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 19289309b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3482.023 ; gain = 0.000 ; free physical = 117010 ; free virtual = 230586
INFO: [Place 46-33] Processed net ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 15796d5dd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3482.023 ; gain = 0.000 ; free physical = 117010 ; free virtual = 230586
Phase 4.1.1.1 BUFG Insertion | Checksum: 144bd7256

Time (s): cpu = 00:00:56 ; elapsed = 00:00:22 . Memory (MB): peak = 3482.023 ; gain = 0.000 ; free physical = 117010 ; free virtual = 230586
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.534. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:58 ; elapsed = 00:00:23 . Memory (MB): peak = 3482.023 ; gain = 0.000 ; free physical = 117010 ; free virtual = 230586
Phase 4.1 Post Commit Optimization | Checksum: ff11ea4b

Time (s): cpu = 00:00:58 ; elapsed = 00:00:23 . Memory (MB): peak = 3482.023 ; gain = 0.000 ; free physical = 117010 ; free virtual = 230586

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ff11ea4b

Time (s): cpu = 00:00:58 ; elapsed = 00:00:24 . Memory (MB): peak = 3482.023 ; gain = 0.000 ; free physical = 117017 ; free virtual = 230593

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: ff11ea4b

Time (s): cpu = 00:00:58 ; elapsed = 00:00:24 . Memory (MB): peak = 3482.023 ; gain = 0.000 ; free physical = 117013 ; free virtual = 230588
Phase 4.3 Placer Reporting | Checksum: ff11ea4b

Time (s): cpu = 00:00:58 ; elapsed = 00:00:24 . Memory (MB): peak = 3482.023 ; gain = 0.000 ; free physical = 117013 ; free virtual = 230588

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3482.023 ; gain = 0.000 ; free physical = 117013 ; free virtual = 230588

Time (s): cpu = 00:00:58 ; elapsed = 00:00:24 . Memory (MB): peak = 3482.023 ; gain = 0.000 ; free physical = 117013 ; free virtual = 230588
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ee8edaa1

Time (s): cpu = 00:00:58 ; elapsed = 00:00:24 . Memory (MB): peak = 3482.023 ; gain = 0.000 ; free physical = 117013 ; free virtual = 230588
Ending Placer Task | Checksum: c2456881

Time (s): cpu = 00:00:58 ; elapsed = 00:00:24 . Memory (MB): peak = 3482.023 ; gain = 0.000 ; free physical = 117013 ; free virtual = 230588
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:01 ; elapsed = 00:00:26 . Memory (MB): peak = 3482.023 ; gain = 0.000 ; free physical = 117095 ; free virtual = 230671
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3482.023 ; gain = 0.000 ; free physical = 117070 ; free virtual = 230657
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ember_fpga_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3482.023 ; gain = 0.000 ; free physical = 117073 ; free virtual = 230651
INFO: [runtcl-4] Executing : report_utilization -file ember_fpga_wrapper_utilization_placed.rpt -pb ember_fpga_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ember_fpga_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3482.023 ; gain = 0.000 ; free physical = 117094 ; free virtual = 230673
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3482.023 ; gain = 0.000 ; free physical = 117035 ; free virtual = 230626
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 63c57dfd ConstDB: 0 ShapeSum: 5e7fea84 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10ba6fac6

Time (s): cpu = 00:00:39 ; elapsed = 00:00:23 . Memory (MB): peak = 3672.473 ; gain = 153.055 ; free physical = 116768 ; free virtual = 230350
Post Restoration Checksum: NetGraph: 7663ddf6 NumContArr: 95431cd0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10ba6fac6

Time (s): cpu = 00:00:39 ; elapsed = 00:00:23 . Memory (MB): peak = 3672.473 ; gain = 153.055 ; free physical = 116781 ; free virtual = 230364

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10ba6fac6

Time (s): cpu = 00:00:39 ; elapsed = 00:00:23 . Memory (MB): peak = 3702.469 ; gain = 183.051 ; free physical = 116737 ; free virtual = 230319

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10ba6fac6

Time (s): cpu = 00:00:39 ; elapsed = 00:00:23 . Memory (MB): peak = 3702.469 ; gain = 183.051 ; free physical = 116737 ; free virtual = 230319
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1d3716a38

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 3744.578 ; gain = 225.160 ; free physical = 116729 ; free virtual = 230311
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.422 | TNS=-1.876 | WHS=-0.478 | THS=-981.894|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: e438b18b

Time (s): cpu = 00:00:55 ; elapsed = 00:00:29 . Memory (MB): peak = 3744.578 ; gain = 225.160 ; free physical = 116715 ; free virtual = 230297
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.422 | TNS=-1.821 | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 15e221ca8

Time (s): cpu = 00:00:55 ; elapsed = 00:00:29 . Memory (MB): peak = 3760.578 ; gain = 241.160 ; free physical = 116715 ; free virtual = 230297
Phase 2 Router Initialization | Checksum: 150d5b981

Time (s): cpu = 00:00:55 ; elapsed = 00:00:29 . Memory (MB): peak = 3760.578 ; gain = 241.160 ; free physical = 116715 ; free virtual = 230297

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7676
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7676
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 150d5b981

Time (s): cpu = 00:00:56 ; elapsed = 00:00:30 . Memory (MB): peak = 3760.578 ; gain = 241.160 ; free physical = 116713 ; free virtual = 230295
Phase 3 Initial Routing | Checksum: 1af04c4d9

Time (s): cpu = 00:01:02 ; elapsed = 00:00:31 . Memory (MB): peak = 3853.578 ; gain = 334.160 ; free physical = 116672 ; free virtual = 230254
INFO: [Route 35-580] Design has 6 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 | ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[158]/D|
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 | ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[156]/D|
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |                             ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state_reg[1]/D|
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |   ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_reg[5]/D|
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |                             ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state_reg[3]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2103
 Number of Nodes with overlaps = 479
 Number of Nodes with overlaps = 164
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.264 | TNS=-0.617 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a14fb38c

Time (s): cpu = 00:01:29 ; elapsed = 00:00:47 . Memory (MB): peak = 3853.578 ; gain = 334.160 ; free physical = 116691 ; free virtual = 230273

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.139 | TNS=-0.162 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1badd0ea9

Time (s): cpu = 00:01:33 ; elapsed = 00:00:50 . Memory (MB): peak = 3853.578 ; gain = 334.160 ; free physical = 116694 ; free virtual = 230276

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.059 | TNS=-0.083 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1759f00c1

Time (s): cpu = 00:01:38 ; elapsed = 00:00:53 . Memory (MB): peak = 3853.578 ; gain = 334.160 ; free physical = 116695 ; free virtual = 230277

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.059 | TNS=-0.083 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1424263d1

Time (s): cpu = 00:01:42 ; elapsed = 00:00:56 . Memory (MB): peak = 3853.578 ; gain = 334.160 ; free physical = 116694 ; free virtual = 230276
Phase 4 Rip-up And Reroute | Checksum: 1424263d1

Time (s): cpu = 00:01:42 ; elapsed = 00:00:56 . Memory (MB): peak = 3853.578 ; gain = 334.160 ; free physical = 116694 ; free virtual = 230276

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1075e77b1

Time (s): cpu = 00:01:44 ; elapsed = 00:00:57 . Memory (MB): peak = 3853.578 ; gain = 334.160 ; free physical = 116693 ; free virtual = 230276
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.059 | TNS=-0.083 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 176f217e1

Time (s): cpu = 00:01:45 ; elapsed = 00:00:57 . Memory (MB): peak = 3853.578 ; gain = 334.160 ; free physical = 116693 ; free virtual = 230276

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 176f217e1

Time (s): cpu = 00:01:45 ; elapsed = 00:00:57 . Memory (MB): peak = 3853.578 ; gain = 334.160 ; free physical = 116693 ; free virtual = 230276
Phase 5 Delay and Skew Optimization | Checksum: 176f217e1

Time (s): cpu = 00:01:45 ; elapsed = 00:00:57 . Memory (MB): peak = 3853.578 ; gain = 334.160 ; free physical = 116693 ; free virtual = 230276

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a32d70f2

Time (s): cpu = 00:01:47 ; elapsed = 00:00:58 . Memory (MB): peak = 3853.578 ; gain = 334.160 ; free physical = 116694 ; free virtual = 230276
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.056 | TNS=-0.080 | WHS=-0.405 | THS=-0.589 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 1e950b071

Time (s): cpu = 00:01:48 ; elapsed = 00:00:59 . Memory (MB): peak = 3853.578 ; gain = 334.160 ; free physical = 116687 ; free virtual = 230269
Phase 6.1 Hold Fix Iter | Checksum: 1e950b071

Time (s): cpu = 00:01:48 ; elapsed = 00:00:59 . Memory (MB): peak = 3853.578 ; gain = 334.160 ; free physical = 116687 ; free virtual = 230269

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.056 | TNS=-0.080 | WHS=-0.008 | THS=-0.008 |

Phase 6.2 Additional Hold Fix | Checksum: 9b75254d

Time (s): cpu = 00:01:51 ; elapsed = 00:01:01 . Memory (MB): peak = 3853.578 ; gain = 334.160 ; free physical = 116682 ; free virtual = 230264
Phase 6 Post Hold Fix | Checksum: 101af9876

Time (s): cpu = 00:01:52 ; elapsed = 00:01:01 . Memory (MB): peak = 3853.578 ; gain = 334.160 ; free physical = 116681 ; free virtual = 230264

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.708193 %
  Global Horizontal Routing Utilization  = 0.871654 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 63.0631%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 71.1712%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 80.8824%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: fa8a5986

Time (s): cpu = 00:01:53 ; elapsed = 00:01:01 . Memory (MB): peak = 3853.578 ; gain = 334.160 ; free physical = 116681 ; free virtual = 230263

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: fa8a5986

Time (s): cpu = 00:01:53 ; elapsed = 00:01:01 . Memory (MB): peak = 3853.578 ; gain = 334.160 ; free physical = 116679 ; free virtual = 230262

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1920cc9e1

Time (s): cpu = 00:01:54 ; elapsed = 00:01:02 . Memory (MB): peak = 3885.590 ; gain = 366.172 ; free physical = 116679 ; free virtual = 230262

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.056 | TNS=-0.080 | WHS=0.050  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1920cc9e1

Time (s): cpu = 00:01:54 ; elapsed = 00:01:02 . Memory (MB): peak = 3885.590 ; gain = 366.172 ; free physical = 116682 ; free virtual = 230264
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:54 ; elapsed = 00:01:02 . Memory (MB): peak = 3885.590 ; gain = 366.172 ; free physical = 116758 ; free virtual = 230340

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:01 ; elapsed = 00:01:05 . Memory (MB): peak = 3885.590 ; gain = 403.566 ; free physical = 116758 ; free virtual = 230340
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3885.590 ; gain = 0.000 ; free physical = 116728 ; free virtual = 230325
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ember_fpga_wrapper_drc_routed.rpt -pb ember_fpga_wrapper_drc_routed.pb -rpx ember_fpga_wrapper_drc_routed.rpx
Command: report_drc -file ember_fpga_wrapper_drc_routed.rpt -pb ember_fpga_wrapper_drc_routed.pb -rpx ember_fpga_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ember_fpga_wrapper_methodology_drc_routed.rpt -pb ember_fpga_wrapper_methodology_drc_routed.pb -rpx ember_fpga_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ember_fpga_wrapper_methodology_drc_routed.rpt -pb ember_fpga_wrapper_methodology_drc_routed.pb -rpx ember_fpga_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ember_fpga_wrapper_power_routed.rpt -pb ember_fpga_wrapper_power_summary_routed.pb -rpx ember_fpga_wrapper_power_routed.rpx
Command: report_power -file ember_fpga_wrapper_power_routed.rpt -pb ember_fpga_wrapper_power_summary_routed.pb -rpx ember_fpga_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
131 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ember_fpga_wrapper_route_status.rpt -pb ember_fpga_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ember_fpga_wrapper_timing_summary_routed.rpt -pb ember_fpga_wrapper_timing_summary_routed.pb -rpx ember_fpga_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file ember_fpga_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ember_fpga_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ember_fpga_wrapper_bus_skew_routed.rpt -pb ember_fpga_wrapper_bus_skew_routed.pb -rpx ember_fpga_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3941.625 ; gain = 0.000 ; free physical = 116721 ; free virtual = 230314

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.056 | TNS=-0.079 | WHS=0.053 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1cb4a89f6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3941.625 ; gain = 0.000 ; free physical = 116704 ; free virtual = 230296

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.056 | TNS=-0.079 | WHS=0.053 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[157].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[157].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[157]_i_2_n_0.
INFO: [Physopt 32-710] Processed net ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[157]_i_2_n_0. Critical path length was reduced through logic transformation on cell ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[157]_i_2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.035. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[3]_0[70].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[158].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[158].
INFO: [Physopt 32-710] Processed net ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr_d[158]. Critical path length was reduced through logic transformation on cell ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[158]_i_1_comp.
INFO: [Physopt 32-735] Processed net ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[158]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.059 | TNS=0.000 | WHS=0.053 | THS=0.000 |
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.059 | TNS=0.000 | WHS=0.053 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 1cb4a89f6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3941.625 ; gain = 0.000 ; free physical = 116703 ; free virtual = 230295
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3941.625 ; gain = 0.000 ; free physical = 116703 ; free virtual = 230295
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.059 | TNS=0.000 | WHS=0.053 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.115  |          0.079  |            0  |              0  |                     2  |           0  |           1  |  00:00:05  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3941.625 ; gain = 0.000 ; free physical = 116703 ; free virtual = 230295
Ending Physical Synthesis Task | Checksum: 2033a1de2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3941.625 ; gain = 0.000 ; free physical = 116703 ; free virtual = 230295
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3941.625 ; gain = 0.000 ; free physical = 116862 ; free virtual = 230455
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3941.625 ; gain = 0.000 ; free physical = 116836 ; free virtual = 230442
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_postroute_physopt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file ember_fpga_wrapper_timing_summary_postroute_physopted.rpt -pb ember_fpga_wrapper_timing_summary_postroute_physopted.pb -rpx ember_fpga_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ember_fpga_wrapper_bus_skew_postroute_physopted.rpt -pb ember_fpga_wrapper_bus_skew_postroute_physopted.pb -rpx ember_fpga_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Feb  7 23:33:38 2023...
#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Feb  7 23:38:47 2023
# Process ID: 14585
# Current directory: /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1
# Command line: vivado -log ember_fpga_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ember_fpga_wrapper.tcl -notrace
# Log file: /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper.vdi
# Journal file: /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source ember_fpga_wrapper.tcl -notrace
Command: open_checkpoint ember_fpga_wrapper_postroute_physopt.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2512.883 ; gain = 0.000 ; free physical = 118494 ; free virtual = 232089
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2515.133 ; gain = 0.000 ; free physical = 118025 ; free virtual = 231620
INFO: [Netlist 29-17] Analyzing 924 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2956.270 ; gain = 5.938 ; free physical = 117411 ; free virtual = 231005
Restored from archive | CPU: 0.900000 secs | Memory: 11.637436 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2956.270 ; gain = 5.938 ; free physical = 117411 ; free virtual = 231005
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2956.270 ; gain = 0.000 ; free physical = 117407 ; free virtual = 231002
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2956.270 ; gain = 443.391 ; free physical = 117406 ; free virtual = 231001
Command: write_bitstream -force ember_fpga_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/xilinx/vivado/2020.2/Vivado/2020.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ember_fpga_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Feb  7 23:40:03 2023. For additional details about this file, please refer to the WebTalk help file at /cad/xilinx/vivado/2020.2/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 3601.855 ; gain = 645.586 ; free physical = 117297 ; free virtual = 230903
INFO: [Common 17-206] Exiting Vivado at Tue Feb  7 23:40:04 2023...
