$date
	Sat Oct 22 23:21:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#343608
b1011 !
1"
#343610
b1011 &
b1011 %
1$
#343611
0"
#343614
b100010 &
b100010 %
#343618
b10001 &
b10001 %
#343622
b110100 &
b110100 %
#343626
b11010 &
b11010 %
#343630
b1101 &
b1101 %
#343634
b101000 &
b101000 %
#343638
b10100 &
b10100 %
#343642
b1010 &
b1010 %
#343646
b101 &
b101 %
#343650
b10000 &
b10000 %
#343654
b1000 &
b1000 %
#343658
b100 &
b100 %
#343662
b10 &
b10 %
#343666
b1 &
b1 %
1#
#343670
b0 &
0#
b0 %
0$
#1419734
b11 &
b11 %
1$
b11 !
1"
#1419735
0"
#1419738
b1010 &
b1010 %
#1419742
b101 &
b101 %
#1419746
b10000 &
b10000 %
#1419750
b1000 &
b1000 %
#1419754
b100 &
b100 %
#1419758
b10 &
b10 %
#1419762
b1 &
b1 %
1#
#1419766
b0 &
0#
b0 %
0$
#2328290
b10 &
b10 %
1$
b10 !
1"
#2328291
0"
#2328294
b1 &
1#
b1 %
#2328298
b0 &
b0 %
0#
0$
#4500012
